
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/01_Xilinx_FPGA/00_BasicMicroblaze/MyIP/AXI_OLED_SSD1306'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 333.977 ; gain = 55.902
Command: synth_design -top design_1_wrapper -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12076 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 452.715 ; gain = 111.844
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function gpo_bit_used does not always return a value [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:1139]
WARNING: [Synth 8-2048] function xpm_fifo_getmemtype does not always return a value [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/f10a/hdl/lib_fifo_v1_0_rfs.vhd:358]
WARNING: [Synth 8-2048] function get_read_mode does not always return a value [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/f10a/hdl/lib_fifo_v1_0_rfs.vhd:375]
WARNING: [Synth 8-2048] function getmemtype does not always return a value [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/f10a/hdl/lib_fifo_v1_0_rfs.vhd:2365]
WARNING: [Synth 8-2048] function get_read_mode does not always return a value [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/f10a/hdl/lib_fifo_v1_0_rfs.vhd:2379]
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_SSD1306_OLED_ML_0_0' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_SSD1306_OLED_ML_0_0/synth/design_1_SSD1306_OLED_ML_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'SSD1306_OLED_ML' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/a15e/IPSRC/SSD1306_OLED_ML.v:17]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SSD1306_OLED_v1_0_S00_AXI' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/a15e/IPSRC/SSD1306_OLED_v1_0_S00_AXI.v:18]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SpiCtrl' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/a15e/IPSRC/SpiCtrl.v:20]
INFO: [Synth 8-256] done synthesizing module 'SpiCtrl' (1#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/a15e/IPSRC/SpiCtrl.v:20]
INFO: [Synth 8-638] synthesizing module 'Delay' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/a15e/IPSRC/Delay.v:19]
INFO: [Synth 8-256] done synthesizing module 'Delay' (2#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/a15e/IPSRC/Delay.v:19]
INFO: [Synth 8-638] synthesizing module 'charLib' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_SSD1306_OLED_ML_0_0/IPSRC/charLib/charLib/synth/charLib.vhd:69]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: charLib.mif - type: string 
	Parameter C_INIT_FILE bound to: charLib.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     1.3396 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'd:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_SSD1306_OLED_ML_0_0/IPSRC/charLib/charLib/synth/charLib.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'charLib' (11#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_SSD1306_OLED_ML_0_0/IPSRC/charLib/charLib/synth/charLib.vhd:69]
WARNING: [Synth 8-350] instance 'CHAR_LIB_COMP' of module 'charLib' requires 5 connections, but only 3 given [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/a15e/IPSRC/SSD1306_OLED_v1_0_S00_AXI.v:832]
INFO: [Synth 8-256] done synthesizing module 'SSD1306_OLED_v1_0_S00_AXI' (12#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/a15e/IPSRC/SSD1306_OLED_v1_0_S00_AXI.v:18]
INFO: [Synth 8-256] done synthesizing module 'SSD1306_OLED_ML' (13#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/a15e/IPSRC/SSD1306_OLED_ML.v:17]
INFO: [Synth 8-256] done synthesizing module 'design_1_SSD1306_OLED_ML_0_0' (14#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_SSD1306_OLED_ML_0_0/synth/design_1_SSD1306_OLED_ML_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:84]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'd:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:167]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:1295]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:1296]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' (15#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' (15#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' (15#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' (15#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (16#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (17#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (18#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-226] default block is never used [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 8 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (19#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[7].GPIO_DBus_i_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.gpio_Data_In_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:486]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (20#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (21#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_iic_0_0' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/synth/design_1_axi_iic_0_0.vhd:91]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-3491] module 'axi_iic' declared at 'd:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:6799' bound to instance 'U0' of component 'axi_iic' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/synth/design_1_axi_iic_0_0.vhd:179]
INFO: [Synth 8-638] synthesizing module 'axi_iic' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:6870]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'iic' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:6187]
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_TX_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_RC_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'axi_ipif_ssp1' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:5661]
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 7 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b001000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized26' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized26' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized27' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized27' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized28' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized28' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized29' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized29' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized30' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized30' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized31' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized31' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized32' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized32' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized33' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized33' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized34' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized34' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized35' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized35' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized36' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized36' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized37' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized37' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized38' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b10000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized38' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized39' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b10001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized39' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (22#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8e66/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 256'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (23#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8e66/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_18_soft_reset' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:141]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_18_soft_reset' (24#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'axi_ipif_ssp1' (25#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:5661]
INFO: [Synth 8-638] synthesizing module 'reg_interface' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:1677]
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_TX_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_TX_FIFO_BITS bound to: 4 - type: integer 
	Parameter C_RC_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_RC_FIFO_BITS bound to: 4 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SIZE bound to: 10 - type: integer 
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
WARNING: [Synth 8-6014] Unused sequential element ro_a_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:2273]
INFO: [Synth 8-256] done synthesizing module 'reg_interface' (26#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:1677]
INFO: [Synth 8-638] synthesizing module 'filter' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:4985]
	Parameter SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter SDA_INERTIAL_DELAY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:1307]
	Parameter C_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_DEFAULT bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (26#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'debounce' (27#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:1307]
INFO: [Synth 8-256] done synthesizing module 'filter' (28#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:4985]
INFO: [Synth 8-638] synthesizing module 'iic_control' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:2908]
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_SIZE bound to: 10 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_18_upcnt_n' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
	Parameter C_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_18_upcnt_n' (29#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
INFO: [Synth 8-638] synthesizing module 'shift8' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:897]
INFO: [Synth 8-256] done synthesizing module 'shift8' (30#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:897]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_18_upcnt_n__parameterized0' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
	Parameter C_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_18_upcnt_n__parameterized0' (30#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
WARNING: [Synth 8-6014] Unused sequential element sda_cout_reg_d1_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:3658]
WARNING: [Synth 8-6014] Unused sequential element gen_stop_and_scl_hi_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:3874]
INFO: [Synth 8-256] done synthesizing module 'iic_control' (31#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:2908]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_18_SRL_FIFO' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3951' bound to instance 'Data_Exists_DFF' of component 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:543]
INFO: [Synth 8-638] synthesizing module 'FDR' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3951]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDR' (32#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3951]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (33#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_I' of component 'XORCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-638] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (34#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (35#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_I' of component 'XORCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_I' of component 'XORCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_I' of component 'XORCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (36#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_18_SRL_FIFO' (37#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
INFO: [Synth 8-638] synthesizing module 'dynamic_master' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:5204]
WARNING: [Synth 8-6014] Unused sequential element dynamic_MSMS_d_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:5265]
INFO: [Synth 8-256] done synthesizing module 'dynamic_master' (38#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:5204]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_18_SRL_FIFO__parameterized0' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
	Parameter C_DATA_BITS bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3951' bound to instance 'Data_Exists_DFF' of component 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:543]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_I' of component 'XORCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_I' of component 'XORCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_I' of component 'XORCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_I' of component 'XORCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_18_SRL_FIFO__parameterized0' (38#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
INFO: [Synth 8-256] done synthesizing module 'iic' (39#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:6187]
INFO: [Synth 8-256] done synthesizing module 'axi_iic' (40#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:6870]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_iic_0_0' (41#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/synth/design_1_axi_iic_0_0.vhd:91]
WARNING: [Synth 8-350] instance 'axi_iic_0' of module 'design_1_axi_iic_0_0' requires 27 connections, but only 26 given [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/synth/design_1.v:409]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_quad_spi_0_0' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/synth/design_1_axi_quad_spi_0_0.vhd:97]
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_SUB_FAMILY bound to: kintex7 - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 256 - type: integer 
	Parameter C_SCK_RATIO bound to: 16 - type: integer 
	Parameter C_DUAL_QUAD_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_USE_STARTUP_EXT bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI4_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_quad_spi' declared at 'd:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:32803' bound to instance 'U0' of component 'axi_quad_spi' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/synth/design_1_axi_quad_spi_0_0.vhd:286]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:33039]
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_SUB_FAMILY bound to: kintex7 - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 256 - type: integer 
	Parameter C_SCK_RATIO bound to: 16 - type: integer 
	Parameter C_DUAL_QUAD_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_USE_STARTUP_EXT bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI4_HIGHADDR bound to: 0 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi_top' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:31312]
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_SUB_FAMILY bound to: kintex7 - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 256 - type: integer 
	Parameter C_SCK_RATIO bound to: 16 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI4_HIGHADDR bound to: 0 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:31144]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:31146]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:31147]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:31149]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:31150]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO0_I_REG' to cell 'FD' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:31780]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO1_I_REG' to cell 'FD' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:31791]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO2_I_REG' to cell 'FD' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:31802]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO3_I_REG' to cell 'FD' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:31814]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized1' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000001111100 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 20 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized1' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_IPIF_ABUS_WIDTH bound to: 7 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 124 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 20 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized1' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 124 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized40' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 7 - type: integer 
	Parameter C_BAR bound to: 7'b0000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized40' (41#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized41' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 7 - type: integer 
	Parameter C_BAR bound to: 7'b1000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized41' (41#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized42' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized42' (41#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized43' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized43' (41#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized44' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized44' (41#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized45' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized45' (41#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized46' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized46' (41#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized47' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized47' (41#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized48' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized48' (41#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized49' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized49' (41#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized50' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 7 - type: integer 
	Parameter C_BAR bound to: 7'b1100000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized50' (41#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized1' (41#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized1' (41#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized1' (41#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'qspi_core_interface' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:17852]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_SUB_FAMILY bound to: kintex7 - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_NUM_CE_SIGNALS bound to: 32 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 256 - type: integer 
	Parameter C_SCK_RATIO bound to: 16 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_FIFO_EXIST bound to: 1 - type: integer 
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_OCCUPANCY_NUM_BITS bound to: 8 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 448'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
	Parameter C_SPISR_REG_WIDTH bound to: 11 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reset_sync_module' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:2426]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RESET_SYNC_AX2S_1' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:2455]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RESET_SYNC_AX2S_2' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:2463]
INFO: [Synth 8-256] done synthesizing module 'reset_sync_module' (42#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:2426]
INFO: [Synth 8-638] synthesizing module 'cross_clk_sync_fifo_1' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:13595]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 256 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CMD_ERR_S2AX_1_CDC' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:13878]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CMD_ERR_S2AX_2' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:13886]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_D1_REG_S2AX_1_CDC' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:13897]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_D1_REG_S2AX_2' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:13905]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_PULSE_S2AX_1_CDC' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:13931]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_PULSE_S2AX_2' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:13939]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_PULSE_S2AX_3' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:13947]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MST_N_SLV_MODE_S2AX_1_CDC' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:13960]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MST_N_SLV_MODE_S2AX_2' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:13968]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SLV_MODF_STRB_S2AX_1_CDC' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:13993]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SLV_MODF_STRB_S2AX_2' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:14001]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SLV_MODF_STRB_S2AX_3' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:14009]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MODF_STROBE_S2AX_1_CDC' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:14034]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MODF_STROBE_S2AX_2' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:14042]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MODF_STROBE_S2AX_3' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:14050]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_EMPTY_AX2S_1_CDC' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:14063]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_EMPTY_AX2S_2' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:14071]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TX_FIFO_EMPTY_S2AX_1_CDC' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:14083]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TX_FIFO_EMPTY_S2AX_2' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:14091]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'TX_EMPT_4_SPISR_S2AX_1_CDC' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:14103]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'TX_EMPT_4_SPISR_S2AX_2' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:14111]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TX_FIFO_FULL_AX2S_1_CDC' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:14122]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TX_FIFO_FULL_AX2S_2' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:14130]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPIXFER_DONE_S2AX_1_CDC' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:14141]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPIXFER_DONE_S2AX_2' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:14149]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_RST_AX2S_1_CDC' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:14174]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_RST_AX2S_2' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:14182]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_FULL_S2AX_1_CDC' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:14196]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_FULL_S2AX_2' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:14204]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SYNC_SPIXFER_DONE_S2AX_1_CDC' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:14227]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SYNC_SPIXFER_DONE_S2AX_2' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:14235]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SYNC_SPIXFER_DONE_S2AX_3' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:14243]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DTR_UNDERRUN_S2AX_1_CDC' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:14253]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DTR_UNDERRUN_S2AX_2' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:14261]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_0_LOOP_AX2S_1_CDC' to cell 'FDR' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:14271]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cross_clk_sync_fifo_1' (43#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:13595]
INFO: [Synth 8-638] synthesizing module 'async_fifo_fg' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/f10a/hdl/lib_fifo_v1_0_rfs.vhd:255]
	Parameter C_ALLOW_2N_DEPTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 256 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_RD_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_USE_BLOCKMEM bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1228]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_async_rst' (44#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single' (45#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:390]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray' (50#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fg' (69#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/f10a/hdl/lib_fifo_v1_0_rfs.vhd:255]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (69#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi_v3_2_14_counter_f' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:669]
	Parameter C_NUM_BITS bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi_v3_2_14_counter_f' (70#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:669]
INFO: [Synth 8-638] synthesizing module 'qspi_fifo_ifmodule' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:12122]
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qspi_fifo_ifmodule' (71#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:12122]
INFO: [Synth 8-638] synthesizing module 'qspi_occupancy_reg' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:3647]
	Parameter C_OCCUPANCY_NUM_BITS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qspi_occupancy_reg' (72#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:3647]
INFO: [Synth 8-638] synthesizing module 'qspi_mode_0_module' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:7855]
	Parameter C_SCK_RATIO bound to: 16 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
	Parameter C_SUB_FAMILY bound to: kintex7 - type: string 
	Parameter C_FIFO_EXIST bound to: 1 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element transfer_start_d2_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:8788]
WARNING: [Synth 8-6014] Unused sequential element transfer_start_d3_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:8789]
WARNING: [Synth 8-6014] Unused sequential element SPIXfer_done_int_pulse_d3_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:8846]
WARNING: [Synth 8-6014] Unused sequential element SS_Asserted_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:10024]
WARNING: [Synth 8-6014] Unused sequential element SS_Asserted_1dly_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:10025]
INFO: [Synth 8-4471] merging register 'MODF_strobe_int_reg' into 'MODF_strobe_reg' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:10054]
WARNING: [Synth 8-6014] Unused sequential element MODF_strobe_int_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:10054]
INFO: [Synth 8-256] done synthesizing module 'qspi_mode_0_module' (73#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:7855]
INFO: [Synth 8-638] synthesizing module 'qspi_cntrl_reg' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:12477]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qspi_cntrl_reg' (74#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:12477]
INFO: [Synth 8-638] synthesizing module 'qspi_status_slave_sel_reg' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:2658]
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_SPISR_REG_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qspi_status_slave_sel_reg' (75#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:2658]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi_v3_2_14_soft_reset' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:874]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi_v3_2_14_soft_reset' (76#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:874]
INFO: [Synth 8-638] synthesizing module 'interrupt_control__parameterized0' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8e66/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 448'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interrupt_control__parameterized0' (76#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8e66/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.Bus2IP_WrCE_d1_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:18451]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.Bus2IP_WrCE_d2_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:18452]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.Bus2IP_WrCE_d3_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:18453]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_RdAck_core_reg_d1_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:18552]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_RdAck_core_reg_1_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:18554]
WARNING: [Synth 8-3848] Net cfgclk in module/entity qspi_core_interface does not have driver. [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:17829]
WARNING: [Synth 8-3848] Net cfgmclk in module/entity qspi_core_interface does not have driver. [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:17830]
WARNING: [Synth 8-3848] Net eos in module/entity qspi_core_interface does not have driver. [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:17831]
WARNING: [Synth 8-3848] Net preq in module/entity qspi_core_interface does not have driver. [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:17832]
WARNING: [Synth 8-3848] Net di in module/entity qspi_core_interface does not have driver. [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:17833]
WARNING: [Synth 8-3848] Net SPISR_0_CMD_Error_int in module/entity qspi_core_interface does not have driver. [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:18062]
WARNING: [Synth 8-3848] Net Mst_N_Slv_mode_frm_spi_clk in module/entity qspi_core_interface does not have driver. [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:18191]
INFO: [Synth 8-256] done synthesizing module 'qspi_core_interface' (77#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:17852]
WARNING: [Synth 8-3848] Net s_axi4_awready in module/entity axi_quad_spi_top does not have driver. [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:31203]
WARNING: [Synth 8-3848] Net s_axi4_wready in module/entity axi_quad_spi_top does not have driver. [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:31211]
WARNING: [Synth 8-3848] Net s_axi4_bid in module/entity axi_quad_spi_top does not have driver. [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:31215]
WARNING: [Synth 8-3848] Net s_axi4_bresp in module/entity axi_quad_spi_top does not have driver. [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:31216]
WARNING: [Synth 8-3848] Net s_axi4_bvalid in module/entity axi_quad_spi_top does not have driver. [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:31217]
WARNING: [Synth 8-3848] Net s_axi4_arready in module/entity axi_quad_spi_top does not have driver. [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:31231]
WARNING: [Synth 8-3848] Net s_axi4_rid in module/entity axi_quad_spi_top does not have driver. [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:31235]
WARNING: [Synth 8-3848] Net s_axi4_rdata in module/entity axi_quad_spi_top does not have driver. [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:31236]
WARNING: [Synth 8-3848] Net s_axi4_rresp in module/entity axi_quad_spi_top does not have driver. [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:31237]
WARNING: [Synth 8-3848] Net s_axi4_rlast in module/entity axi_quad_spi_top does not have driver. [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:31238]
WARNING: [Synth 8-3848] Net s_axi4_rvalid in module/entity axi_quad_spi_top does not have driver. [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:31239]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi_top' (78#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:31312]
WARNING: [Synth 8-3848] Net io0_1_o in module/entity axi_quad_spi does not have driver. [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:32982]
WARNING: [Synth 8-3848] Net io0_1_t in module/entity axi_quad_spi does not have driver. [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:32983]
WARNING: [Synth 8-3848] Net io1_1_o in module/entity axi_quad_spi does not have driver. [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:32986]
WARNING: [Synth 8-3848] Net io1_1_t in module/entity axi_quad_spi does not have driver. [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:32987]
WARNING: [Synth 8-3848] Net io2_1_o in module/entity axi_quad_spi does not have driver. [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:32992]
WARNING: [Synth 8-3848] Net io2_1_t in module/entity axi_quad_spi does not have driver. [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:32993]
WARNING: [Synth 8-3848] Net io3_1_o in module/entity axi_quad_spi does not have driver. [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:32996]
WARNING: [Synth 8-3848] Net io3_1_t in module/entity axi_quad_spi does not have driver. [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:32997]
WARNING: [Synth 8-3848] Net ss_1_o in module/entity axi_quad_spi does not have driver. [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:33012]
WARNING: [Synth 8-3848] Net ss_1_t in module/entity axi_quad_spi does not have driver. [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:33013]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi' (79#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:33039]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_quad_spi_0_0' (80#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/synth/design_1_axi_quad_spi_0_0.vhd:97]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_timer_0_0' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:90]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'axi_timer' declared at 'd:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:2082' bound to instance 'U0' of component 'axi_timer' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:167]
INFO: [Synth 8-638] synthesizing module 'axi_timer' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:2141]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:2106]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:2107]
INFO: [Synth 8-638] synthesizing module 'tc_core' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:1698]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_NB bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-638] synthesizing module 'MUXCY' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611]
INFO: [Synth 8-256] done synthesizing module 'MUXCY' (81#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (82#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
INFO: [Synth 8-638] synthesizing module 'count_module' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:1434]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'axi_timer_v2_0_17_counter_f' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
	Parameter C_NUM_BITS bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_timer_v2_0_17_counter_f' (83#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'count_module' (84#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:1434]
INFO: [Synth 8-638] synthesizing module 'timer_control' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'timer_control' (85#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'tc_core' (86#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:1698]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized2' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000011111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized2' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_IPIF_ABUS_WIDTH bound to: 5 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized2' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized2' (86#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized2' (86#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized2' (86#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_timer' (87#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:2141]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_timer_0_0' (88#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:90]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'design_1_axi_timer_0_0' requires 26 connections, but only 24 given [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/synth/design_1.v:470]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd:86]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_uartlite' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2160]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2109]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'uartlite_core' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1615]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'baudrate' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1418]
	Parameter C_RATIO bound to: 651 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'baudrate' (89#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1418]
INFO: [Synth 8-3919] null assignment ignored [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:909]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dynshreg_i_f' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:168]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 1 - type: integer 
	Parameter C_INIT_VALUE bound to: 1'b0 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_i_f' (90#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:168]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (91#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (92#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (93#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (94#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rx' (95#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:909]
INFO: [Synth 8-638] synthesizing module 'uartlite_tx' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dynshreg_i_f__parameterized0' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:168]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 1 - type: integer 
	Parameter C_INIT_VALUE bound to: 16'b1000000000000000 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_i_f__parameterized0' (95#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'uartlite_tx' (96#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
INFO: [Synth 8-256] done synthesizing module 'uartlite_core' (97#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1615]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized3' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000001111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized3' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 4 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized3' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized3' (97#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized3' (97#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized3' (97#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite' (98#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2160]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_uartlite_0_0' (99#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_1_0' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_0/synth/design_1_axi_uartlite_1_0.vhd:86]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_uartlite_1_0' (100#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_0/synth/design_1_axi_uartlite_1_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v:70]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0_clk_wiz' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19468]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (101#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25757]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 20.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 20.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (102#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25757]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (103#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1_0_clk_wiz' (104#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1_0' (105#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v:70]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd:94]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MDM' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:14013]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:15517]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (106#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (107#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:6649]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_12_MB_FDRE' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:450]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_12_MB_FDRE' (108#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:450]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:3117]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (109#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (110#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_12_MB_SRL16E' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_12_MB_SRL16E' (111#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010100111 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_12_MB_SRL16E__parameterized0' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010100111 
	Parameter INIT bound to: 16'b0100001010100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_12_MB_SRL16E__parameterized0' (111#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_12_MB_SRL16E__parameterized1' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_12_MB_SRL16E__parameterized1' (111#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_12_MB_SRL16E__parameterized2' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_12_MB_SRL16E__parameterized2' (111#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:759]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:3879]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:4117]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:4118]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:4131]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:4132]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_12_MB_FDRSE' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:842]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_12_MB_FDRSE' (112#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:842]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_12_SRL_FIFO' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1771]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_12_MB_MUXCY_XORCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:943]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_12_MB_MUXCY_XORCY' (113#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:943]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_12_MB_XORCY' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1037]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_12_MB_XORCY' (114#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1037]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_12_MB_SRL16E__parameterized3' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_12_MB_SRL16E__parameterized3' (114#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_12_SRL_FIFO' (115#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1771]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (116#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:3117]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (117#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:6649]
INFO: [Synth 8-256] done synthesizing module 'MDM' (118#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:14013]
INFO: [Synth 8-256] done synthesizing module 'design_1_mdm_1_0' (119#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd:94]
WARNING: [Synth 8-350] instance 'mdm_1' of module 'design_1_mdm_1_0' requires 30 connections, but only 29 given [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/synth/design_1.v:545]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:116]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: design_1_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 1 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_0' (171#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:116]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'design_1_microblaze_0_0' requires 52 connections, but only 51 given [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/synth/design_1.v:577]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_intc_0' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/synth/design_1_microblaze_0_axi_intc_0.vhd:85]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_INSTANCE bound to: design_1_microblaze_0_axi_intc_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 5 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: 32'b11111111111111111111111111111010 
	Parameter C_KIND_OF_EDGE bound to: 32'b11111111111111111111111111111111 
	Parameter C_KIND_OF_LVL bound to: 32'b11111111111111111111111111111111 
	Parameter C_ASYNC_INTR bound to: 32'b11111111111111111111111111100000 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 32'b00000000000000000000000000010000 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 0 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_intc' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cf04/hdl/axi_intc_v4_1_vh_rfs.vhd:3769]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_INSTANCE bound to: design_1_microblaze_0_axi_intc_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 5 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: -6 - type: integer 
	Parameter C_KIND_OF_EDGE bound to: -1 - type: integer 
	Parameter C_KIND_OF_LVL bound to: -1 - type: integer 
	Parameter C_ASYNC_INTR bound to: -32 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 16 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 0 - type: integer 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cf04/hdl/axi_intc_v4_1_vh_rfs.vhd:3696]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cf04/hdl/axi_intc_v4_1_vh_rfs.vhd:3697]
INFO: [Synth 8-638] synthesizing module 'intc_core' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cf04/hdl/axi_intc_v4_1_vh_rfs.vhd:782]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 5 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: -6 - type: integer 
	Parameter C_KIND_OF_EDGE bound to: -1 - type: integer 
	Parameter C_KIND_OF_LVL bound to: -1 - type: integer 
	Parameter C_ASYNC_INTR bound to: -32 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 0 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 16 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cf04/hdl/axi_intc_v4_1_vh_rfs.vhd:752]
WARNING: [Synth 8-6014] Unused sequential element ack_or_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cf04/hdl/axi_intc_v4_1_vh_rfs.vhd:2851]
INFO: [Synth 8-256] done synthesizing module 'intc_core' (172#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cf04/hdl/axi_intc_v4_1_vh_rfs.vhd:782]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized4' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000101111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized4' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 383 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized4' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 383 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized51' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized51' (172#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized4' (172#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized4' (172#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized4' (172#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_intc' (173#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cf04/hdl/axi_intc_v4_1_vh_rfs.vhd:3769]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_intc_0' (174#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/synth/design_1_microblaze_0_axi_intc_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_0' [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/synth/design_1.v:889]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/synth/design_1.v:2293]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (175#1) [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/synth/design_1.v:2293]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/synth/design_1.v:2425]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (176#1) [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/synth/design_1.v:2425]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7ANRHB' [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/synth/design_1.v:2557]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7ANRHB' (177#1) [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/synth/design_1.v:2557]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1W07O72' [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/synth/design_1.v:2689]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1W07O72' (178#1) [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/synth/design_1.v:2689]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_5LX7BU' [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/synth/design_1.v:2821]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_5LX7BU' (179#1) [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/synth/design_1.v:2821]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1XR4ZAZ' [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/synth/design_1.v:2953]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1XR4ZAZ' (180#1) [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/synth/design_1.v:2953]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_4YOIXL' [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/synth/design_1.v:3085]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_4YOIXL' (181#1) [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/synth/design_1.v:3085]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1YO2N20' [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/synth/design_1.v:3217]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1YO2N20' (182#1) [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/synth/design_1.v:3217]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_2FYR80' [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/synth/design_1.v:3349]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_2FYR80' (183#1) [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/synth/design_1.v:3349]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/synth/design_1.v:3729]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (184#1) [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/synth/design_1.v:3729]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_axi_crossbar' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 9 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 576'b000000000000000000000000000000000100010010100001000000000000000000000000000000000000000000000000010000000110000100000000000000000000000000000000000000000000000001000000011000000000000000000000000000000000000000000000000000000100000111000000000000000000000000000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100000010000000000000000000000000000000000000000000000000000000010000010100000000000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 288'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000110000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 288'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 288'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 288'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 288'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 9'b111111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 9'b111111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_crossbar_sasd' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 9 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 576'b000000000000000000000000000000000100010010100001000000000000000000000000000000000000000000000000010000000110000100000000000000000000000000000000000000000000000001000000011000000000000000000000000000000000000000000000000000000100000111000000000000000000000000000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100000010000000000000000000000000000000000000000000000000000000010000010100000000000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 576'b000000000000000000000000000000000100010010100001111111111111111100000000000000000000000000000000010000000110000111111111111111110000000000000000000000000000000001000000011000001111111111111111000000000000000000000000000000000100000111000000111111111111111100000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000001000000000000001111111111111111000000000000000000000000000000000100000010000000111111111111111100000000000000000000000000000000010000010100000000001111111111110000000000000000000000000000000001000001001000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 9'b111111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 9'b111111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 10 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 4 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 4 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 9'b000000000 
	Parameter P_M_AXILITE_MASK bound to: 9'b000000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_addr_decoder' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_TARGETS bound to: 9 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 4 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 576'b000000000000000000000000000000000100010010100001000000000000000000000000000000000000000000000000010000000110000100000000000000000000000000000000000000000000000001000000011000000000000000000000000000000000000000000000000000000100000111000000000000000000000000000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100000010000000000000000000000000000000000000000000000000000000010000010100000000000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 576'b000000000000000000000000000000000100010010100001111111111111111100000000000000000000000000000000010000000110000111111111111111110000000000000000000000000000000001000000011000001111111111111111000000000000000000000000000000000100000111000000111111111111111100000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000001000000000000001111111111111111000000000000000000000000000000000100000010000000111111111111111100000000000000000000000000000000010000010100000000001111111111110000000000000000000000000000000001000001001000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 10'b0111111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (185#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (186#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (186#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000001000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (186#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (186#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (186#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000011100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (186#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (186#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000110000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (186#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' (186#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_addr_decoder' (187#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_decerr_slave' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_decerr_slave' (188#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_addr_arbiter_sasd' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_addr_arbiter_sasd' (189#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_splitter' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_splitter' (190#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_splitter__parameterized0' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_splitter__parameterized0' (190#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 10 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (191#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (191#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 10 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (191#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' (192#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 10 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (192#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_crossbar_sasd' (193#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_axi_crossbar' (194#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (195#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (196#1) [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/synth/design_1.v:889]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/synth/design_1.v:3495]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (197#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (198#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (199#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (200#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FDS' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:4087]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'FDS' (201#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:4087]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (202#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_v10_0' (203#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd:89]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'design_1_dlmb_v10_0' requires 25 connections, but only 24 given [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/synth/design_1.v:3641]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized1' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized1' (203#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (203#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (203#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_bram_if_cntlr_0' (204#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_v10_0' (205#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd:89]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'design_1_ilmb_v10_0' requires 25 connections, but only 24 given [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/synth/design_1.v:3687]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:80]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: design_1_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 8 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_0' (209#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:80]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'design_1_lmb_bram_0' requires 16 connections, but only 14 given [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/synth/design_1.v:3712]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (210#1) [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/synth/design_1.v:3495]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_xlconcat_0' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat_v2_1_1_xlconcat' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 5 - type: integer 
	Parameter NUM_PORTS bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (211#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_xlconcat_0' (212#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/synth/design_1_rst_clk_wiz_1_100M_0.vhd:74]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (213#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (213#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (214#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset_v5_0_12_upcnt_n' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset_v5_0_12_upcnt_n' (215#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (216#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (217#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_clk_wiz_1_100M_0' (218#1) [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/synth/design_1_rst_clk_wiz_1_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'design_1_rst_clk_wiz_1_100M_0' requires 10 connections, but only 9 given [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/synth/design_1.v:877]
INFO: [Synth 8-256] done synthesizing module 'design_1' (219#1) [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (220#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (221#1) [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:49 ; elapsed = 00:02:53 . Memory (MB): peak = 1095.496 ; gain = 754.625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin CHAR_LIB_COMP:wea[0] to constant 0 [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/a15e/IPSRC/SSD1306_OLED_v1_0_S00_AXI.v:832]
WARNING: [Synth 8-3295] tying undriven pin CHAR_LIB_COMP:dina[7] to constant 0 [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/a15e/IPSRC/SSD1306_OLED_v1_0_S00_AXI.v:832]
WARNING: [Synth 8-3295] tying undriven pin CHAR_LIB_COMP:dina[6] to constant 0 [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/a15e/IPSRC/SSD1306_OLED_v1_0_S00_AXI.v:832]
WARNING: [Synth 8-3295] tying undriven pin CHAR_LIB_COMP:dina[5] to constant 0 [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/a15e/IPSRC/SSD1306_OLED_v1_0_S00_AXI.v:832]
WARNING: [Synth 8-3295] tying undriven pin CHAR_LIB_COMP:dina[4] to constant 0 [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/a15e/IPSRC/SSD1306_OLED_v1_0_S00_AXI.v:832]
WARNING: [Synth 8-3295] tying undriven pin CHAR_LIB_COMP:dina[3] to constant 0 [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/a15e/IPSRC/SSD1306_OLED_v1_0_S00_AXI.v:832]
WARNING: [Synth 8-3295] tying undriven pin CHAR_LIB_COMP:dina[2] to constant 0 [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/a15e/IPSRC/SSD1306_OLED_v1_0_S00_AXI.v:832]
WARNING: [Synth 8-3295] tying undriven pin CHAR_LIB_COMP:dina[1] to constant 0 [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/a15e/IPSRC/SSD1306_OLED_v1_0_S00_AXI.v:832]
WARNING: [Synth 8-3295] tying undriven pin CHAR_LIB_COMP:dina[0] to constant 0 [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/a15e/IPSRC/SSD1306_OLED_v1_0_S00_AXI.v:832]
INFO: [Synth 8-3295] tying undriven pin FIFO_EXISTS.CLK_CROSS_I:SPISR_0_CMD_Error_cdc_from_spi to constant 0 [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:19281]
INFO: [Synth 8-3295] tying undriven pin FIFO_EXISTS.CLK_CROSS_I:Mst_N_Slv_mode_cdc_from_spi to constant 0 [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:19281]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:52 ; elapsed = 00:02:56 . Memory (MB): peak = 1095.496 ; gain = 754.625
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 980 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Finished Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_i/axi_iic_0/U0'
Finished Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_i/axi_iic_0/U0'
Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Finished Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_0/design_1_axi_uartlite_1_0_board.xdc] for cell 'design_1_i/axi_uartlite_1/U0'
Finished Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_0/design_1_axi_uartlite_1_0_board.xdc] for cell 'design_1_i/axi_uartlite_1/U0'
Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_0/design_1_axi_uartlite_1_0.xdc] for cell 'design_1_i/axi_uartlite_1/U0'
Finished Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_0/design_1_axi_uartlite_1_0.xdc] for cell 'design_1_i/axi_uartlite_1/U0'
Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/constrs_1/new/pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/constrs_1/new/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 683 instances were transformed.
  FD => FDRE: 11 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 310 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 48 instances
  FDS => FDSE: 3 instances
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 96 instances
  MULT_AND => LUT2: 1 instances
  MUXCY_L => MUXCY: 156 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1286.746 ; gain = 0.543
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:20 ; elapsed = 00:03:25 . Memory (MB): peak = 1286.746 ; gain = 945.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:20 ; elapsed = 00:03:25 . Memory (MB): peak = 1286.746 ; gain = 945.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0/U0. (constraint file  D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.runs/synth_1/dont_touch.xdc, line 73).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_intc/U0. (constraint file  D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.runs/synth_1/dont_touch.xdc, line 80).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1/U0. (constraint file  D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.runs/synth_1/dont_touch.xdc, line 88).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_1/inst. (constraint file  D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.runs/synth_1/dont_touch.xdc, line 95).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_1_100M/U0. (constraint file  D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.runs/synth_1/dont_touch.xdc, line 103).
Applied set_property DONT_TOUCH = true for design_1_i/axi_iic_0/U0. (constraint file  D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.runs/synth_1/dont_touch.xdc, line 111).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0/U0. (constraint file  D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.runs/synth_1/dont_touch.xdc, line 116).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0/U0. (constraint file  D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.runs/synth_1/dont_touch.xdc, line 124).
Applied set_property DONT_TOUCH = true for design_1_i/axi_timer_0/U0. (constraint file  D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.runs/synth_1/dont_touch.xdc, line 135).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0/U0. (constraint file  D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.runs/synth_1/dont_touch.xdc, line 140).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_1/U0. (constraint file  D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.runs/synth_1/dont_touch.xdc, line 148).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10/U0. (constraint file  D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.runs/synth_1/dont_touch.xdc, line 158).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10/U0. (constraint file  D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.runs/synth_1/dont_touch.xdc, line 163).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/SSD1306_OLED_ML_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/CHAR_LIB_COMP. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_iic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM /inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM /inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM /inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM /inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:20 ; elapsed = 00:03:25 . Memory (MB): peak = 1286.746 ; gain = 945.875
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "SPI_FIN" won't be mapped to RAM because address size (40) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "current_state" won't be mapped to RAM because address size (40) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (40) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "shift_counter" won't be mapped to RAM because address size (40) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/a15e/IPSRC/SpiCtrl.v:59]
WARNING: [Synth 8-6014] Unused sequential element shift_counter_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/a15e/IPSRC/SpiCtrl.v:120]
INFO: [Synth 8-5545] ROM "current_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ms_counter" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ms_counter_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/a15e/IPSRC/Delay.v:95]
INFO: [Synth 8-5545] ROM "current_screen" won't be mapped to RAM because address size (144) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_res" won't be mapped to RAM because address size (144) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vdd" won't be mapped to RAM because address size (144) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vbat" won't be mapped to RAM because address size (144) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "after_page_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "temp_char" won't be mapped to RAM because address size (144) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "after_char_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clear_screen_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "temp_addr" won't be mapped to RAM because address size (144) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_spi_en" won't be mapped to RAM because address size (144) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_delay_en" won't be mapped to RAM because address size (144) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "RST_internal" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/a15e/IPSRC/SSD1306_OLED_v1_0_S00_AXI.v:1551]
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element INCLUDE_DPHASE_TIMER.dpto_cnt_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2674]
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element INCLUDE_DPHASE_TIMER.dpto_cnt_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2674]
WARNING: [Synth 8-6014] Unused sequential element q_int_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:758]
INFO: [Synth 8-802] inferred FSM for state register 'scl_state_reg' in module 'iic_control'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'iic_control'
INFO: [Synth 8-5544] ROM "dtc_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scl_cout" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "detect_stop_b" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AckDataState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aas_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element rdByteCntr_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:5381]
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element INCLUDE_DPHASE_TIMER.dpto_cnt_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2674]
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element OTHER_RATIO_GENERATE.Count_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:9047]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:176]
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element INCLUDE_DPHASE_TIMER.dpto_cnt_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2674]
INFO: [Synth 8-5546] ROM "EN_16x_Baud" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[0] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[1] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[2] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[3] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[4] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[5] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[6] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[7] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[8] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[9] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[10] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[11] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[12] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[13] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[14] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[15] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[0] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[1] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[2] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[3] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[4] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[5] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[6] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[7] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[8] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[9] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[10] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[11] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[12] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[13] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[14] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[15] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[0] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[1] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[2] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[3] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[4] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[5] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[6] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[7] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[8] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[9] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[10] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[11] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[12] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[13] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[14] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[15] was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:243]
INFO: [Synth 8-5544] ROM "mux_sel_is_zero" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mb_data_overrun" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_Write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_Read" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element shift_Count_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:3602]
WARNING: [Synth 8-6014] Unused sequential element Use_Serial_Unified_Completion.count_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:3971]
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "of_Sel_SPR_MSR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dbg_hit" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ivr_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element INCLUDE_DPHASE_TIMER.dpto_cnt_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2674]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3572]
WARNING: [Synth 8-6014] Unused sequential element gen_axilite.s_axi_wready_i_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3572]
INFO: [Synth 8-5544] ROM "f_mux_return9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element q_int_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:138]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
WARNING: [Synth 8-6014] Unused sequential element seq_cnt_en_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                scl_idle |                             0000 |                             0000
              start_wait |                             0001 |                             0001
                   start |                             0010 |                             0010
              start_edge |                             0011 |                             0011
            scl_low_edge |                             0100 |                             0100
                 scl_low |                             0101 |                             0101
           scl_high_edge |                             0110 |                             0110
                scl_high |                             0111 |                             0111
               stop_edge |                             1000 |                             1000
               stop_wait |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'scl_state_reg' using encoding 'sequential' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000001 |                              000
                  header |                          0000010 |                              001
              ack_header |                          0000100 |                              010
                rcv_data |                          0001000 |                              011
                ack_data |                          0100000 |                              100
               xmit_data |                          0010000 |                              101
                wait_ack |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'iic_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:38 ; elapsed = 00:04:45 . Memory (MB): peak = 1286.746 ; gain = 945.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |SSD1306_OLED_v1_0_S00_AXI__GB0    |           1|     51389|
|2     |SSD1306_OLED_v1_0_S00_AXI__GB1    |           1|     18048|
|3     |SSD1306_OLED_v1_0_S00_AXI__GB2    |           1|     22960|
|4     |SSD1306_OLED_v1_0_S00_AXI__GB3    |           1|     36080|
|5     |SSD1306_OLED_v1_0_S00_AXI__GB4    |           1|     39360|
|6     |SSD1306_OLED_v1_0_S00_AXI__GB5    |           1|     47560|
|7     |SSD1306_OLED_v1_0_S00_AXI__GB6    |           1|     62320|
|8     |design_1_clk_wiz_1_0_clk_wiz__GC0 |           1|         3|
|9     |design_1__GC0                     |           1|     22662|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 6     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 4     
	   3 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 4     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 201   
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	             4096 Bit    Registers := 1     
	              143 Bit    Registers := 1     
	              112 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               40 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 75    
	               30 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 15    
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 193   
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 28    
	                4 Bit    Registers := 25    
	                3 Bit    Registers := 13    
	                2 Bit    Registers := 62    
	                1 Bit    Registers := 949   
+---Muxes : 
	  19 Input    143 Bit        Muxes := 1     
	   2 Input    143 Bit        Muxes := 1     
	  60 Input    112 Bit        Muxes := 1     
	   2 Input    103 Bit        Muxes := 1     
	   2 Input     95 Bit        Muxes := 2     
	   2 Input     87 Bit        Muxes := 1     
	   4 Input     87 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 2     
	   3 Input     33 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 62    
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 1     
	   3 Input     31 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input     15 Bit        Muxes := 10    
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	  60 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 9     
	   3 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 30    
	  60 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	  21 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	  60 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	  24 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 40    
	   5 Input      2 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 682   
	   4 Input      1 Bit        Muxes := 23    
	  60 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 9     
	  10 Input      1 Bit        Muxes := 10    
	  12 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SpiCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     31 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Delay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 1     
+---Muxes : 
	   3 Input     31 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SSD1306_OLED_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              143 Bit    Registers := 1     
	              112 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 34    
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 132   
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	  19 Input    143 Bit        Muxes := 1     
	   2 Input    143 Bit        Muxes := 1     
	  60 Input    112 Bit        Muxes := 1     
	   2 Input    103 Bit        Muxes := 1     
	   2 Input     95 Bit        Muxes := 2     
	   2 Input     87 Bit        Muxes := 1     
	   4 Input     87 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 33    
	  60 Input     11 Bit        Muxes := 1     
	  60 Input      8 Bit        Muxes := 1     
	  60 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	  60 Input      1 Bit        Muxes := 9     
Module axi_lite_ipif_v3_0_4_pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module GPIO_Core 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 39    
Module slave_attachment__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module interrupt_control 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
Module axi_iic_v2_0_18_soft_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_ipif_ssp1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module reg_interface 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_iic_v2_0_18_upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_iic_v2_0_18_upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shift8__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shift8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_iic_v2_0_18_upcnt_n__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module iic_control 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 54    
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	  21 Input      7 Bit        Muxes := 1     
	  24 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 40    
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 10    
Module axi_iic_v2_0_18_SRL_FIFO__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_iic_v2_0_18_SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module dynamic_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_iic_v2_0_18_SRL_FIFO__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module iic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized5__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized6__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized7__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized8__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized9__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized10__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized11__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized12__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized13__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized14__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized15__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized16__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized17__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized18__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized19__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized42__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized43__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized44__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized45__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized46__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized47__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized48__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized49__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 36    
Module slave_attachment__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module qspi_cntrl_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module axi_quad_spi_v3_2_14_soft_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module interrupt_control__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 16    
Module cross_clk_sync_fifo_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	                1 Bit    Registers := 6     
Module xpm_cdc_async_rst__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_cdc_gray__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	                8 Bit    Registers := 4     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	                8 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
Module compare__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module compare__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module rd_handshaking_flags 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_dc_as 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
Module compare__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module compare__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module compare__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_handshaking_flags 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module wr_dc_as 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module axi_quad_spi_v3_2_14_counter_f__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xpm_cdc_async_rst__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module dmem__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module memory__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_cdc_gray__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	                8 Bit    Registers := 4     
Module xpm_cdc_gray__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	                8 Bit    Registers := 4     
Module rd_bin_cntr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
Module compare__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module compare__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module compare__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module rd_status_flags_as__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module rd_handshaking_flags__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_dc_as__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module rd_fwft__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
Module compare__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module compare__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module compare__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module wr_status_flags_as__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_handshaking_flags__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module wr_dc_as__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module axi_quad_spi_v3_2_14_counter_f 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module qspi_fifo_ifmodule 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module qspi_mode_0_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   4 Input      1 Bit        Muxes := 1     
Module qspi_status_slave_sel_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module qspi_core_interface 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module axi_quad_spi_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_timer_v2_0_17_counter_f__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module count_module__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module timer_control 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module axi_timer_v2_0_17_counter_f 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module count_module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized42__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized43__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized44__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized45__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized46__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized47__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized48__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized49__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module slave_attachment__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module baudrate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module uartlite_rx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module cntr_incr_decr_addn_f__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module uartlite_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module uartlite_core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_lite_ipif_v3_0_4_pselect_f__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module baudrate__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module uartlite_rx__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module cntr_incr_decr_addn_f__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module uartlite_tx__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module uartlite_core__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_lite_ipif_v3_0_4_pselect_f__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module mdm_v3_2_12_SRL_FIFO__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mdm_v3_2_12_SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module JTAG_CONTROL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	  12 Input      1 Bit        Muxes := 1     
Module MDM_Core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module mb_sync_bit__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PC_Module_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PreFetch_Buffer_gti 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module jump_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Decode_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 138   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 54    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
Module Operand_Select_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 3     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Shift_Logic_Module_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module Byte_Doublet_Handle_gti 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
Module Data_Flow_Logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module msr_reg_gti 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module exception_registers_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               13 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Flow_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module DAXI_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module mb_sync_bit__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Debug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 68    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 52    
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module MicroBlaze_GTi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
Module intc_core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 37    
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized5__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized6__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized7__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized8__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized9__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized10__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized11__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized12__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized13__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized14__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized15__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized16__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized17__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized18__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized19__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 20    
Module slave_attachment__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module axi_intc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_crossbar_v2_1_16_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module axi_crossbar_v2_1_16_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_16_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_16_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_16_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module generic_baseblocks_v2_1_0_mux_enc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module generic_baseblocks_v2_1_0_mux_enc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module generic_baseblocks_v2_1_0_mux_enc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module axi_register_slice_v2_1_15_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module axi_crossbar_v2_1_16_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module lmb_bram_if_cntlr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module lmb_bram_if_cntlr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module bindec__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module proc_sys_reset_v5_0_12_upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (40) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "current_state" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "shift_counter" won't be mapped to RAM because address size (40) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SPI_FIN" won't be mapped to RAM because address size (40) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/a15e/IPSRC/SpiCtrl.v:59]
WARNING: [Synth 8-6014] Unused sequential element shift_counter_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/a15e/IPSRC/SpiCtrl.v:120]
INFO: [Synth 8-5545] ROM "clk_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ms_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "current_state" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element ms_counter_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/a15e/IPSRC/Delay.v:95]
INFO: [Synth 8-5546] ROM "RST_internal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "temp_char" won't be mapped to RAM because address size (103) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_res" won't be mapped to RAM because address size (103) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vbat" won't be mapped to RAM because address size (103) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vdd" won't be mapped to RAM because address size (103) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_spi_en" won't be mapped to RAM because address size (103) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "current_screen" won't be mapped to RAM because address size (103) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_addr" won't be mapped to RAM because address size (103) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_delay_en" won't be mapped to RAM because address size (103) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/a15e/IPSRC/SSD1306_OLED_v1_0_S00_AXI.v:1551]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[0]' (FDE) to 'after_char_state_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\after_update_state_reg[0] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[1]' (FDE) to 'after_char_state_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\after_update_state_reg[1] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[8]' (FDE) to 'after_char_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\after_update_state_reg[8] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[9]' (FDE) to 'after_char_state_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\after_update_state_reg[9] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[12]' (FDE) to 'after_char_state_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\after_update_state_reg[12] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[32]' (FDE) to 'after_char_state_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\after_update_state_reg[32] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[33]' (FDE) to 'after_char_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\after_update_state_reg[33] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[41]' (FDE) to 'after_char_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[40]' (FDE) to 'after_char_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[44]' (FDE) to 'after_char_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[64]' (FDE) to 'after_char_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[65]' (FDE) to 'after_char_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[72]' (FDE) to 'after_char_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[73]' (FDE) to 'after_char_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[76]' (FDE) to 'after_char_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[2]' (FDE) to 'after_char_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\after_update_state_reg[2] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[34]' (FDE) to 'after_char_state_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\after_update_state_reg[34] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[66]' (FDE) to 'after_char_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[24]' (FDE) to 'after_char_state_reg[17]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\after_update_state_reg[24] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[56]' (FDE) to 'after_char_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[88]' (FDE) to 'after_char_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[10]' (FDE) to 'after_char_state_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\after_update_state_reg[10] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[42]' (FDE) to 'after_char_state_reg[17]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[74]' (FDE) to 'after_char_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[28]' (FDE) to 'after_char_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\after_update_state_reg[28] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[60]' (FDE) to 'after_char_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[92]' (FDE) to 'after_char_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[18]' (FDE) to 'after_char_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\after_update_state_reg[18] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[50]' (FDE) to 'after_char_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[82]' (FDE) to 'after_char_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[26]' (FDE) to 'after_char_state_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\after_update_state_reg[26] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[58]' (FDE) to 'after_char_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[90]' (FDE) to 'after_char_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[17]' (FDE) to 'after_char_state_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\after_update_state_reg[17] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[25]' (FDE) to 'after_char_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\after_update_state_reg[25] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[49]' (FDE) to 'after_char_state_reg[20]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[57]' (FDE) to 'after_char_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[81]' (FDE) to 'after_char_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[89]' (FDE) to 'after_char_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[14]' (FDE) to 'after_char_state_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\after_update_state_reg[14] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[46]' (FDE) to 'after_char_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[16]' (FDE) to 'after_char_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\after_update_state_reg[16] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[48]' (FDE) to 'after_char_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[78]' (FDE) to 'after_char_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[80]' (FDE) to 'after_char_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[6]' (FDE) to 'after_char_state_reg[21]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\after_update_state_reg[6] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[38]' (FDE) to 'after_char_state_reg[21]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\after_update_state_reg[38] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[27]' (FDE) to 'after_char_state_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\after_update_state_reg[27] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[59]' (FDE) to 'after_char_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[70]' (FDE) to 'after_char_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[91]' (FDE) to 'after_char_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[19]' (FDE) to 'after_char_state_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\after_update_state_reg[19] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[51]' (FDE) to 'after_char_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[83]' (FDE) to 'after_char_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[20]' (FDE) to 'after_char_state_reg[43]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\after_update_state_reg[20] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[4]' (FDE) to 'after_char_state_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\after_update_state_reg[4] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[36]' (FDE) to 'after_char_state_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\after_update_state_reg[36] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[52]' (FDE) to 'after_char_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[68]' (FDE) to 'after_char_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[84]' (FDE) to 'after_char_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[3]' (FDE) to 'after_char_state_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\after_update_state_reg[3] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[11]' (FDE) to 'after_char_state_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\after_update_state_reg[11] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[35]' (FDE) to 'after_char_state_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\after_update_state_reg[35] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[43]' (FDE) to 'after_char_state_reg[45]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[67]' (FDE) to 'after_char_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[75]' (FDE) to 'after_char_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[13]' (FDE) to 'after_char_state_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\after_update_state_reg[13] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[77]' (FDE) to 'after_char_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[21]' (FDE) to 'after_char_state_reg[22]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\after_update_state_reg[21] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[53]' (FDE) to 'after_char_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[85]' (FDE) to 'after_char_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[29]' (FDE) to 'after_char_state_reg[22]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\after_update_state_reg[29] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[61]' (FDE) to 'after_char_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[93]' (FDE) to 'after_char_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[5]' (FDE) to 'after_char_state_reg[62]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\after_update_state_reg[5] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[37]' (FDE) to 'after_char_state_reg[22]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\after_update_state_reg[37] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[69]' (FDE) to 'after_char_state_reg[62]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[7]' (FDE) to 'after_char_state_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\after_update_state_reg[7] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[15]' (FDE) to 'after_char_state_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\after_update_state_reg[15] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[22]' (FDE) to 'after_char_state_reg[30]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\after_update_state_reg[22] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[30]' (FDE) to 'after_char_state_reg[54]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\after_update_state_reg[30] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[23]' (FDE) to 'after_char_state_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\after_update_state_reg[23] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[31]' (FDE) to 'after_char_state_reg[39]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\after_update_state_reg[31] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[39]' (FDE) to 'after_char_state_reg[47]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\after_update_state_reg[39] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[47]' (FDE) to 'after_char_state_reg[55]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\after_char_state_reg[54] )
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[55]' (FDE) to 'after_char_state_reg[63]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[62]' (FDE) to 'after_char_state_reg[86]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[63]' (FDE) to 'after_char_state_reg[71]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[71]' (FDE) to 'after_char_state_reg[79]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[79]' (FDE) to 'after_char_state_reg[87]'
INFO: [Synth 8-3886] merging instance 'after_char_state_reg[86]' (FDE) to 'after_char_state_reg[94]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\after_char_state_reg[87] )
INFO: [Synth 8-3886] merging instance 'after_page_state_reg[41]' (FDE) to 'after_page_state_reg[69]'
INFO: [Synth 8-3886] merging instance 'after_page_state_reg[40]' (FDE) to 'after_page_state_reg[78]'
INFO: [Synth 8-3886] merging instance 'after_page_state_reg[44]' (FDE) to 'after_page_state_reg[69]'
INFO: [Synth 8-3886] merging instance 'after_page_state_reg[64]' (FDE) to 'after_page_state_reg[69]'
INFO: [Synth 8-3886] merging instance 'after_page_state_reg[65]' (FDE) to 'after_page_state_reg[97]'
INFO: [Synth 8-3886] merging instance 'after_page_state_reg[72]' (FDE) to 'after_page_state_reg[142]'
INFO: [Synth 8-3886] merging instance 'after_page_state_reg[73]' (FDE) to 'after_page_state_reg[142]'
INFO: [Synth 8-3886] merging instance 'after_page_state_reg[76]' (FDE) to 'after_page_state_reg[142]'
INFO: [Synth 8-3886] merging instance 'after_state_reg[96]' (FDE) to 'after_state_reg[111]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\after_state_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\after_page_state_reg[142] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DELAY_COMP/\current_state_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SPI_COMP/\current_state_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\current_state_reg[143] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\after_state_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\after_page_state_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\after_state_reg[76] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\after_page_state_reg[32] )
WARNING: [Synth 8-3332] Sequential element (current_state_reg[39]) is unused and will be removed from module SpiCtrl.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[12]) is unused and will be removed from module Delay.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DELAY_COMP/\current_state_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (SPI_COMP/\current_state_reg[30] )
WARNING: [Synth 8-3332] Sequential element (current_state_reg[30]) is unused and will be removed from module SpiCtrl.
WARNING: [Synth 8-3332] Sequential element (current_state_reg[30]) is unused and will be removed from module Delay.
WARNING: [Synth 8-3330] design SSD1306_OLED_v1_0_S00_AXI__GB3 has an empty top module
WARNING: [Synth 8-3330] design SSD1306_OLED_v1_0_S00_AXI__GB4 has an empty top module
WARNING: [Synth 8-3330] design SSD1306_OLED_v1_0_S00_AXI__GB5 has an empty top module
WARNING: [Synth 8-3330] design SSD1306_OLED_v1_0_S00_AXI__GB6 has an empty top module
INFO: [Synth 8-5546] ROM "mb_data_overrun" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_Write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_Read" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:1684]
INFO: [Synth 8-4471] merging register 'NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.bus2ip_reset_ipif_inverted_reg' into 'NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:31901]
INFO: [Synth 8-5546] ROM "UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MDM_Core_I1/JTAG_CONTROL_I/fifo_Write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MDM_Core_I1/JTAG_CONTROL_I/fifo_Read" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [d:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.srcs/sources_1/bd/design_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_iic_0/U0/\X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30] )
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3332] Sequential element (X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3332] Sequential element (X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/irpt_rdack_d1_reg) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3332] Sequential element (X_IIC/REG_INTERFACE_I/adr_i_reg[7]) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[9].GEN_REG_STATUS.ip_irpt_status_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[10].GEN_REG_STATUS.ip_irpt_status_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[11].GEN_REG_STATUS.ip_irpt_status_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[12].GEN_REG_STATUS.ip_irpt_status_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[13].GEN_REG_STATUS.ip_irpt_status_reg_reg[13] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.CMD_ERR_S2AX_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.CMD_ERR_S2AX_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.MST_N_SLV_MODE_S2AX_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.MST_N_SLV_MODE_S2AX_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.RX_FIFO_EMPTY_AX2S_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.RX_FIFO_EMPTY_AX2S_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_FIFO_EMPTY_S2AX_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_FIFO_EMPTY_S2AX_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_FIFO_FULL_AX2S_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_FIFO_FULL_AX2S_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPIXFER_DONE_S2AX_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPIXFER_DONE_S2AX_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.RX_FIFO_FULL_S2AX_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.RX_FIFO_FULL_S2AX_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_5_TXFIFO_AX2S_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_5_TXFIFO_AX2S_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_6_RXFIFO_RST_AX2S_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_6_RXFIFO_RST_AX2S_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/MST_TRANS_INHIBIT_D1_I) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[1]) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[18]) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[19]) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[20]) is unused and will be removed from module axi_quad_spi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_timer_0/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_timer_0/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mdm_1/U0/\MDM_Core_I1/Use_BSCAN.Config_Reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_watchpoint_brk_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_mul_instr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stack_violation_occurence/Single_Synchronize.use_async_reset.sync_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_failed_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_MSR_set_decode_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.watchpoint_brk_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_EA_I_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Instr_Excep_combo_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4074] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:27 ; elapsed = 00:07:59 . Memory (MB): peak = 1286.746 ; gain = 945.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------------------+
|Module Name       | RTL Object                                                                                                                                                                                                                                   | Inference      | Size (Depth x Width) | Primitives                 | 
+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------------------+
|axi_quad_spi_0/U0 | NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 256 x 8              | RAM64X1D x 8  RAM64M x 8   | 
|axi_quad_spi_0/U0 | NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 256 x 8              | RAM64X1D x 8  RAM64M x 8   | 
+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |SSD1306_OLED_v1_0_S00_AXI__GB0    |           1|     11039|
|2     |SSD1306_OLED_v1_0_S00_AXI__GB1    |           1|        48|
|3     |SSD1306_OLED_v1_0_S00_AXI__GB2    |           1|        40|
|4     |SSD1306_OLED_v1_0_S00_AXI__GB3    |           1|         0|
|5     |SSD1306_OLED_v1_0_S00_AXI__GB4    |           1|         0|
|6     |SSD1306_OLED_v1_0_S00_AXI__GB5    |           1|         0|
|7     |SSD1306_OLED_v1_0_S00_AXI__GB6    |           1|         0|
|8     |design_1_clk_wiz_1_0_clk_wiz__GC0 |           1|         3|
|9     |design_1__GC0                     |           1|     14176|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'microblaze_0/U0/Reset' to pin 'rst_clk_wiz_1_100M/U0/FDRE_inst/Q'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:37 ; elapsed = 00:08:09 . Memory (MB): peak = 1286.746 ; gain = 945.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:09 ; elapsed = 00:08:41 . Memory (MB): peak = 1426.309 ; gain = 1085.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------------------+
|Module Name       | RTL Object                                                                                                                                                                                                                                   | Inference      | Size (Depth x Width) | Primitives                 | 
+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------------------+
|axi_quad_spi_0/U0 | NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 256 x 8              | RAM64X1D x 8  RAM64M x 8   | 
|axi_quad_spi_0/U0 | NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 256 x 8              | RAM64X1D x 8  RAM64M x 8   | 
+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |SSD1306_OLED_v1_0_S00_AXI__GB0    |           1|     11038|
|2     |SSD1306_OLED_v1_0_S00_AXI__GB1    |           1|         4|
|3     |design_1_clk_wiz_1_0_clk_wiz__GC0 |           1|         3|
|4     |design_1__GC0                     |           1|     14176|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:19 ; elapsed = 00:09:07 . Memory (MB): peak = 1426.309 ; gain = 1085.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |SSD1306_OLED_v1_0_S00_AXI__GB0 |           1|      4995|
|2     |design_1__GC0                  |           1|      7752|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin inst/SSD1306_OLED_v1_0_S00_AXI_inst/CHAR_LIB_COMP:wea[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/SSD1306_OLED_v1_0_S00_AXI_inst/CHAR_LIB_COMP:dina[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/SSD1306_OLED_v1_0_S00_AXI_inst/CHAR_LIB_COMP:dina[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/SSD1306_OLED_v1_0_S00_AXI_inst/CHAR_LIB_COMP:dina[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/SSD1306_OLED_v1_0_S00_AXI_inst/CHAR_LIB_COMP:dina[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/SSD1306_OLED_v1_0_S00_AXI_inst/CHAR_LIB_COMP:dina[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/SSD1306_OLED_v1_0_S00_AXI_inst/CHAR_LIB_COMP:dina[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/SSD1306_OLED_v1_0_S00_AXI_inst/CHAR_LIB_COMP:dina[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/SSD1306_OLED_v1_0_S00_AXI_inst/CHAR_LIB_COMP:dina[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:23 ; elapsed = 00:09:12 . Memory (MB): peak = 1426.309 ; gain = 1085.438
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:23 ; elapsed = 00:09:12 . Memory (MB): peak = 1426.309 ; gain = 1085.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:25 ; elapsed = 00:09:14 . Memory (MB): peak = 1426.309 ; gain = 1085.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:25 ; elapsed = 00:09:14 . Memory (MB): peak = 1426.309 ; gain = 1085.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:26 ; elapsed = 00:09:14 . Memory (MB): peak = 1426.309 ; gain = 1085.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:26 ; elapsed = 00:09:15 . Memory (MB): peak = 1426.309 ; gain = 1085.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|axi_quad_spi       | NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.read_ack_delay_6_reg                    | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|axi_uartlite       | UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[15][0]                                                                  | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|axi_uartlite       | UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[15][0]                                                       | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|MDM                | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]                                                                                               | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]                                                                                               | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]                                                                                                | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|blk_mem_gen_v8_4_1 | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                  | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[15] | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__1     | INFERRED_GEN.data_reg[15] | 16     | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__2     | INFERRED_GEN.data_reg[15] | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | PC_Buffer_reg[3]          | 4      | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__4     | ibuffer_reg[3]            | 4      | 43         | 43     | 0       | 0      | 0      | 0      | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2B1L    |     1|
|2     |BSCANE2    |     1|
|3     |BUFG       |     4|
|4     |CARRY4     |    39|
|5     |LUT1       |    68|
|6     |LUT2       |   622|
|7     |LUT3       |   685|
|8     |LUT4       |   756|
|9     |LUT5       |   913|
|10    |LUT6       |  2567|
|11    |LUT6_2     |    80|
|12    |MMCME2_ADV |     1|
|13    |MULT_AND   |     1|
|14    |MUXCY      |    64|
|15    |MUXCY_L    |   151|
|16    |MUXF7      |   393|
|17    |MUXF8      |    72|
|18    |RAM32M     |    16|
|19    |RAM64M     |    16|
|20    |RAM64X1D   |    16|
|21    |RAMB18E1   |     1|
|22    |RAMB36E1   |     8|
|23    |SRL16      |     1|
|24    |SRL16E     |   169|
|25    |SRLC16E    |     8|
|26    |XORCY      |   114|
|27    |FD         |     8|
|28    |FDCE       |   412|
|29    |FDC_1      |     1|
|30    |FDE        |    32|
|31    |FDPE       |    59|
|32    |FDR        |   181|
|33    |FDRE       |  4954|
|34    |FDRE_1     |     1|
|35    |FDS        |     3|
|36    |FDSE       |   295|
|37    |IBUF       |     4|
|38    |IOBUF      |     6|
|39    |OBUF       |    17|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------------------------------+----------------------------------------------------+------+
|      |Instance                                                                                         |Module                                              |Cells |
+------+-------------------------------------------------------------------------------------------------+----------------------------------------------------+------+
|1     |top                                                                                              |                                                    | 12740|
|2     |  design_1_i                                                                                     |design_1                                            | 12714|
|3     |    SSD1306_OLED_ML_0                                                                            |design_1_SSD1306_OLED_ML_0_0                        |  5005|
|4     |      inst                                                                                       |SSD1306_OLED_ML                                     |  5005|
|5     |        SSD1306_OLED_v1_0_S00_AXI_inst                                                           |SSD1306_OLED_v1_0_S00_AXI                           |  5005|
|6     |          CHAR_LIB_COMP                                                                          |charLib                                             |     1|
|7     |            U0                                                                                   |blk_mem_gen_v8_4_1                                  |     1|
|8     |              inst_blk_mem_gen                                                                   |blk_mem_gen_v8_4_1_synth                            |     1|
|9     |                \gnbram.gnativebmg.native_blk_mem_gen                                            |blk_mem_gen_top                                     |     1|
|10    |                  \valid.cstr                                                                    |blk_mem_gen_generic_cstr                            |     1|
|11    |                    \ramloop[0].ram.r                                                            |blk_mem_gen_prim_width                              |     1|
|12    |                      \prim_init.ram                                                             |blk_mem_gen_prim_wrapper_init                       |     1|
|13    |          DELAY_COMP                                                                             |Delay                                               |    78|
|14    |          SPI_COMP                                                                               |SpiCtrl                                             |    59|
|15    |    clk_wiz_1                                                                                    |design_1_clk_wiz_1_0                                |     4|
|16    |      inst                                                                                       |design_1_clk_wiz_1_0_clk_wiz                        |     4|
|17    |    axi_gpio_0                                                                                   |design_1_axi_gpio_0_0                               |   121|
|18    |      U0                                                                                         |axi_gpio                                            |   121|
|19    |        AXI_LITE_IPIF_I                                                                          |axi_lite_ipif                                       |    72|
|20    |          I_SLAVE_ATTACHMENT                                                                     |slave_attachment                                    |    72|
|21    |            I_DECODER                                                                            |address_decoder                                     |    26|
|22    |        gpio_core_1                                                                              |GPIO_Core                                           |    38|
|23    |    axi_iic_0                                                                                    |design_1_axi_iic_0_0                                |   867|
|24    |      U0                                                                                         |axi_iic                                             |   867|
|25    |        X_IIC                                                                                    |iic                                                 |   867|
|26    |          DYN_MASTER_I                                                                           |dynamic_master                                      |    33|
|27    |          FILTER_I                                                                               |filter                                              |    11|
|28    |            SCL_DEBOUNCE                                                                         |debounce                                            |     6|
|29    |              INPUT_DOUBLE_REGS                                                                  |cdc_sync__parameterized0_673                        |     6|
|30    |            SDA_DEBOUNCE                                                                         |debounce_671                                        |     5|
|31    |              INPUT_DOUBLE_REGS                                                                  |cdc_sync__parameterized0_672                        |     5|
|32    |          IIC_CONTROL_I                                                                          |iic_control                                         |   271|
|33    |            BITCNT                                                                               |axi_iic_v2_0_18_upcnt_n__parameterized0             |    15|
|34    |            CLKCNT                                                                               |axi_iic_v2_0_18_upcnt_n                             |    28|
|35    |            I2CDATA_REG                                                                          |shift8                                              |    18|
|36    |            I2CHEADER_REG                                                                        |shift8_669                                          |    15|
|37    |            SETUP_CNT                                                                            |axi_iic_v2_0_18_upcnt_n_670                         |    25|
|38    |          READ_FIFO_I                                                                            |axi_iic_v2_0_18_SRL_FIFO                            |    29|
|39    |          REG_INTERFACE_I                                                                        |reg_interface                                       |   211|
|40    |          WRITE_FIFO_CTRL_I                                                                      |axi_iic_v2_0_18_SRL_FIFO__parameterized0            |    21|
|41    |          WRITE_FIFO_I                                                                           |axi_iic_v2_0_18_SRL_FIFO_668                        |    33|
|42    |          X_AXI_IPIF_SSP1                                                                        |axi_ipif_ssp1                                       |   254|
|43    |            AXI_LITE_IPIF_I                                                                      |axi_lite_ipif__parameterized0                       |   214|
|44    |              I_SLAVE_ATTACHMENT                                                                 |slave_attachment__parameterized0                    |   214|
|45    |                I_DECODER                                                                        |address_decoder__parameterized0                     |   113|
|46    |            X_INTERRUPT_CONTROL                                                                  |interrupt_control                                   |    23|
|47    |            X_SOFT_RESET                                                                         |axi_iic_v2_0_18_soft_reset                          |    13|
|48    |    axi_quad_spi_0                                                                               |design_1_axi_quad_spi_0_0                           |  1242|
|49    |      U0                                                                                         |axi_quad_spi                                        |  1242|
|50    |        \NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                           |axi_quad_spi_top                                    |  1242|
|51    |          \QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                    |axi_lite_ipif__parameterized1                       |   188|
|52    |            I_SLAVE_ATTACHMENT                                                                   |slave_attachment__parameterized1                    |   188|
|53    |              I_DECODER                                                                          |address_decoder__parameterized1                     |   123|
|54    |                \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |axi_lite_ipif_v3_0_4_pselect_f__parameterized4      |     1|
|55    |                \MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |axi_lite_ipif_v3_0_4_pselect_f__parameterized14     |     1|
|56    |                \MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |axi_lite_ipif_v3_0_4_pselect_f__parameterized15     |     1|
|57    |                \MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |axi_lite_ipif_v3_0_4_pselect_f__parameterized16     |     1|
|58    |                \MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |axi_lite_ipif_v3_0_4_pselect_f__parameterized17     |     1|
|59    |                \MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |axi_lite_ipif_v3_0_4_pselect_f__parameterized18     |     1|
|60    |                \MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |axi_lite_ipif_v3_0_4_pselect_f__parameterized5      |     1|
|61    |                \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |axi_lite_ipif_v3_0_4_pselect_f__parameterized6      |     1|
|62    |                \MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |axi_lite_ipif_v3_0_4_pselect_f__parameterized7      |     1|
|63    |                \MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |axi_lite_ipif_v3_0_4_pselect_f__parameterized8      |     1|
|64    |                \MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |axi_lite_ipif_v3_0_4_pselect_f__parameterized9      |     1|
|65    |                \MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |axi_lite_ipif_v3_0_4_pselect_f__parameterized10     |     1|
|66    |                \MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |axi_lite_ipif_v3_0_4_pselect_f__parameterized11     |     1|
|67    |                \MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |axi_lite_ipif_v3_0_4_pselect_f__parameterized12     |     1|
|68    |                \MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |axi_lite_ipif_v3_0_4_pselect_f__parameterized13     |     1|
|69    |                \MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |axi_lite_ipif_v3_0_4_pselect_f__parameterized44_664 |     1|
|70    |                \MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |axi_lite_ipif_v3_0_4_pselect_f__parameterized48_665 |     1|
|71    |                \MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |axi_lite_ipif_v3_0_4_pselect_f__parameterized44_666 |     1|
|72    |                \MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |axi_lite_ipif_v3_0_4_pselect_f__parameterized48_667 |     1|
|73    |          \QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                              |qspi_core_interface                                 |  1052|
|74    |            CONTROL_REG_I                                                                        |qspi_cntrl_reg                                      |    22|
|75    |            \FIFO_EXISTS.CLK_CROSS_I                                                             |cross_clk_sync_fifo_1                               |    82|
|76    |            \FIFO_EXISTS.FIFO_IF_MODULE_I                                                        |qspi_fifo_ifmodule                                  |     7|
|77    |            \FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                        |cdc_sync__parameterized1                            |     2|
|78    |            \FIFO_EXISTS.RX_FIFO_FULL_CNTR_I                                                     |axi_quad_spi_v3_2_14_counter_f                      |    30|
|79    |            \FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                       |cdc_sync__parameterized1_653                        |     4|
|80    |            \FIFO_EXISTS.RX_FIFO_II                                                              |async_fifo_fg__xdcDup__1                            |   295|
|81    |              \lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                  |fifo_generator_v13_2_1__xdcDup__1                   |   295|
|82    |                inst_fifo_gen                                                                    |fifo_generator_v13_2_1_synth__xdcDup__1             |   295|
|83    |                  \gconvfifo.rf                                                                  |fifo_generator_top__xdcDup__1                       |   295|
|84    |                    \grf.rf                                                                      |fifo_generator_ramfifo__xdcDup__1                   |   295|
|85    |                      \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__1                              |   111|
|86    |                        wr_pntr_cdc_inst                                                         |xpm_cdc_gray__4                                     |    46|
|87    |                        rd_pntr_cdc_inst                                                         |xpm_cdc_gray                                        |    46|
|88    |                      \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic_655                                        |    56|
|89    |                        \gr1.gr1_int.rfwft                                                       |rd_fwft_661                                         |    21|
|90    |                        \gras.rsts                                                               |rd_status_flags_as_662                              |     2|
|91    |                        rpntr                                                                    |rd_bin_cntr_663                                     |    33|
|92    |                      \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic_656                                        |    55|
|93    |                        \gwas.wsts                                                               |wr_status_flags_as_659                              |     5|
|94    |                        wpntr                                                                    |wr_bin_cntr_660                                     |    50|
|95    |                      \gntv_or_sync_fifo.mem                                                     |memory_657                                          |    45|
|96    |                        \gdm.dm_gen.dm                                                           |dmem_658                                            |    32|
|97    |                      rstblk                                                                     |reset_blk_ramfifo__xdcDup__1                        |    28|
|98    |                        \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__4                                |     2|
|99    |                        \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst                                   |     2|
|100   |                        \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__4                                   |     4|
|101   |                        \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single                                      |     4|
|102   |            \FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                    |axi_quad_spi_v3_2_14_counter_f_654                  |    29|
|103   |            \FIFO_EXISTS.TX_FIFO_II                                                              |async_fifo_fg                                       |   285|
|104   |              \lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                  |fifo_generator_v13_2_1                              |   285|
|105   |                inst_fifo_gen                                                                    |fifo_generator_v13_2_1_synth                        |   285|
|106   |                  \gconvfifo.rf                                                                  |fifo_generator_top                                  |   285|
|107   |                    \grf.rf                                                                      |fifo_generator_ramfifo                              |   285|
|108   |                      \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs                                         |    92|
|109   |                        wr_pntr_cdc_inst                                                         |xpm_cdc_gray__2                                     |    46|
|110   |                        rd_pntr_cdc_inst                                                         |xpm_cdc_gray__3                                     |    46|
|111   |                      \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic                                            |    59|
|112   |                        \gr1.gr1_int.rfwft                                                       |rd_fwft                                             |    15|
|113   |                        \gras.rsts                                                               |rd_status_flags_as                                  |     2|
|114   |                        rpntr                                                                    |rd_bin_cntr                                         |    42|
|115   |                      \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic                                            |    65|
|116   |                        \gwas.wsts                                                               |wr_status_flags_as                                  |     5|
|117   |                        wpntr                                                                    |wr_bin_cntr                                         |    60|
|118   |                      \gntv_or_sync_fifo.mem                                                     |memory                                              |    41|
|119   |                        \gdm.dm_gen.dm                                                           |dmem                                                |    32|
|120   |                      rstblk                                                                     |reset_blk_ramfifo                                   |    28|
|121   |                        \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__2                                |     2|
|122   |                        \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__3                                |     2|
|123   |                        \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__2                                   |     4|
|124   |                        \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__3                                   |     4|
|125   |            INTERRUPT_CONTROL_I                                                                  |interrupt_control__parameterized0                   |    32|
|126   |            \LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                     |qspi_mode_0_module                                  |   159|
|127   |            RESET_SYNC_AXI_SPI_CLK_INST                                                          |reset_sync_module                                   |     4|
|128   |            SOFT_RESET_I                                                                         |axi_quad_spi_v3_2_14_soft_reset                     |    38|
|129   |            \STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                        |qspi_status_slave_sel_reg                           |     2|
|130   |    axi_timer_0                                                                                  |design_1_axi_timer_0_0                              |   671|
|131   |      U0                                                                                         |axi_timer                                           |   671|
|132   |        AXI4_LITE_I                                                                              |axi_lite_ipif__parameterized2                       |   194|
|133   |          I_SLAVE_ATTACHMENT                                                                     |slave_attachment__parameterized2                    |   194|
|134   |            I_DECODER                                                                            |address_decoder__parameterized2                     |   126|
|135   |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |axi_lite_ipif_v3_0_4_pselect_f__parameterized42     |     1|
|136   |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |axi_lite_ipif_v3_0_4_pselect_f__parameterized44     |     1|
|137   |              \MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |axi_lite_ipif_v3_0_4_pselect_f__parameterized46     |     1|
|138   |              \MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |axi_lite_ipif_v3_0_4_pselect_f__parameterized47     |     1|
|139   |              \MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |axi_lite_ipif_v3_0_4_pselect_f__parameterized48     |     1|
|140   |              \MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |axi_lite_ipif_v3_0_4_pselect_f__parameterized49     |     1|
|141   |        TC_CORE_I                                                                                |tc_core                                             |   477|
|142   |          COUNTER_0_I                                                                            |count_module                                        |   139|
|143   |            COUNTER_I                                                                            |axi_timer_v2_0_17_counter_f_652                     |   107|
|144   |          \GEN_SECOND_TIMER.COUNTER_1_I                                                          |count_module_648                                    |   172|
|145   |            COUNTER_I                                                                            |axi_timer_v2_0_17_counter_f                         |   140|
|146   |          READ_MUX_I                                                                             |mux_onehot_f                                        |    64|
|147   |          TIMER_CONTROL_I                                                                        |timer_control                                       |   101|
|148   |            INPUT_DOUBLE_REGS                                                                    |cdc_sync__parameterized0_649                        |     5|
|149   |            INPUT_DOUBLE_REGS2                                                                   |cdc_sync__parameterized0_650                        |     5|
|150   |            INPUT_DOUBLE_REGS3                                                                   |cdc_sync__parameterized0_651                        |    14|
|151   |    axi_uartlite_0                                                                               |design_1_axi_uartlite_0_0                           |   227|
|152   |      U0                                                                                         |axi_uartlite                                        |   227|
|153   |        AXI_LITE_IPIF_I                                                                          |axi_lite_ipif__parameterized3_628                   |    65|
|154   |          I_SLAVE_ATTACHMENT                                                                     |slave_attachment__parameterized3_644                |    65|
|155   |            I_DECODER                                                                            |address_decoder__parameterized3_645                 |    37|
|156   |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |axi_lite_ipif_v3_0_4_pselect_f_646                  |     1|
|157   |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |axi_lite_ipif_v3_0_4_pselect_f__parameterized1_647  |     1|
|158   |        UARTLITE_CORE_I                                                                          |uartlite_core_629                                   |   162|
|159   |          BAUD_RATE_I                                                                            |baudrate_630                                        |    26|
|160   |          UARTLITE_RX_I                                                                          |uartlite_rx_631                                     |    76|
|161   |            DELAY_16_I                                                                           |dynshreg_i_f_638                                    |    17|
|162   |            INPUT_DOUBLE_REGS3                                                                   |cdc_sync__parameterized0_639                        |     5|
|163   |            SRL_FIFO_I                                                                           |srl_fifo_f_640                                      |    27|
|164   |              I_SRL_FIFO_RBU_F                                                                   |srl_fifo_rbu_f_641                                  |    27|
|165   |                CNTR_INCR_DECR_ADDN_F_I                                                          |cntr_incr_decr_addn_f_642                           |    16|
|166   |                DYNSHREG_F_I                                                                     |dynshreg_f_643                                      |     9|
|167   |          UARTLITE_TX_I                                                                          |uartlite_tx_632                                     |    51|
|168   |            MID_START_BIT_SRL16_I                                                                |dynshreg_i_f__parameterized0_633                    |     3|
|169   |            SRL_FIFO_I                                                                           |srl_fifo_f_634                                      |    32|
|170   |              I_SRL_FIFO_RBU_F                                                                   |srl_fifo_rbu_f_635                                  |    32|
|171   |                CNTR_INCR_DECR_ADDN_F_I                                                          |cntr_incr_decr_addn_f_636                           |    18|
|172   |                DYNSHREG_F_I                                                                     |dynshreg_f_637                                      |    13|
|173   |    axi_uartlite_1                                                                               |design_1_axi_uartlite_1_0                           |   227|
|174   |      U0                                                                                         |axi_uartlite__1                                     |   227|
|175   |        AXI_LITE_IPIF_I                                                                          |axi_lite_ipif__parameterized3_619                   |    65|
|176   |          I_SLAVE_ATTACHMENT                                                                     |slave_attachment__parameterized3_624                |    65|
|177   |            I_DECODER                                                                            |address_decoder__parameterized3_625                 |    37|
|178   |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |axi_lite_ipif_v3_0_4_pselect_f_626                  |     1|
|179   |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |axi_lite_ipif_v3_0_4_pselect_f__parameterized1_627  |     1|
|180   |        UARTLITE_CORE_I                                                                          |uartlite_core                                       |   162|
|181   |          BAUD_RATE_I                                                                            |baudrate                                            |    26|
|182   |          UARTLITE_RX_I                                                                          |uartlite_rx                                         |    76|
|183   |            DELAY_16_I                                                                           |dynshreg_i_f                                        |    17|
|184   |            INPUT_DOUBLE_REGS3                                                                   |cdc_sync__parameterized0                            |     5|
|185   |            SRL_FIFO_I                                                                           |srl_fifo_f_620                                      |    27|
|186   |              I_SRL_FIFO_RBU_F                                                                   |srl_fifo_rbu_f_621                                  |    27|
|187   |                CNTR_INCR_DECR_ADDN_F_I                                                          |cntr_incr_decr_addn_f_622                           |    16|
|188   |                DYNSHREG_F_I                                                                     |dynshreg_f_623                                      |     9|
|189   |          UARTLITE_TX_I                                                                          |uartlite_tx                                         |    51|
|190   |            MID_START_BIT_SRL16_I                                                                |dynshreg_i_f__parameterized0                        |     3|
|191   |            SRL_FIFO_I                                                                           |srl_fifo_f                                          |    32|
|192   |              I_SRL_FIFO_RBU_F                                                                   |srl_fifo_rbu_f                                      |    32|
|193   |                CNTR_INCR_DECR_ADDN_F_I                                                          |cntr_incr_decr_addn_f                               |    18|
|194   |                DYNSHREG_F_I                                                                     |dynshreg_f                                          |    13|
|195   |    mdm_1                                                                                        |design_1_mdm_1_0                                    |   396|
|196   |      U0                                                                                         |MDM                                                 |   396|
|197   |        MDM_Core_I1                                                                              |MDM_Core                                            |   323|
|198   |          JTAG_CONTROL_I                                                                         |JTAG_CONTROL                                        |   268|
|199   |            \Use_BSCAN.FDC_I                                                                     |MB_FDC_1                                            |    43|
|200   |            \Use_BSCAN.SYNC_FDRE                                                                 |MB_FDRE_1                                           |     4|
|201   |            \Use_Config_SRL16E.SRL16E_1                                                          |mdm_v3_2_12_MB_SRL16E                               |     1|
|202   |            \Use_Config_SRL16E.SRL16E_2                                                          |mdm_v3_2_12_MB_SRL16E__parameterized0               |     1|
|203   |            \Use_ID_SRL16E.SRL16E_ID_1                                                           |mdm_v3_2_12_MB_SRL16E__parameterized1               |     1|
|204   |            \Use_ID_SRL16E.SRL16E_ID_2                                                           |mdm_v3_2_12_MB_SRL16E__parameterized2               |     4|
|205   |            \Use_UART.Ext_BRK_FDRSE                                                              |mdm_v3_2_12_MB_FDRSE                                |     2|
|206   |            \Use_UART.RX_FIFO_I                                                                  |mdm_v3_2_12_SRL_FIFO                                |    30|
|207   |              \Addr_Counters[0].FDRE_I                                                           |mdm_v3_2_12_MB_FDRE_603                             |     2|
|208   |              \Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                             |mdm_v3_2_12_MB_MUXCY_XORCY_604                      |     2|
|209   |              \Addr_Counters[1].FDRE_I                                                           |mdm_v3_2_12_MB_FDRE_605                             |     2|
|210   |              \Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                             |mdm_v3_2_12_MB_MUXCY_XORCY_606                      |     2|
|211   |              \Addr_Counters[2].FDRE_I                                                           |mdm_v3_2_12_MB_FDRE_607                             |     7|
|212   |              \Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                             |mdm_v3_2_12_MB_MUXCY_XORCY_608                      |     2|
|213   |              \Addr_Counters[3].FDRE_I                                                           |mdm_v3_2_12_MB_FDRE_609                             |     2|
|214   |              \Addr_Counters[3].No_MuxCY.XORCY_I                                                 |mdm_v3_2_12_MB_XORCY_610                            |     1|
|215   |              \FIFO_RAM[0].D16.SRL16E_I                                                          |mdm_v3_2_12_MB_SRL16E__parameterized3_611           |     1|
|216   |              \FIFO_RAM[1].D16.SRL16E_I                                                          |mdm_v3_2_12_MB_SRL16E__parameterized3_612           |     1|
|217   |              \FIFO_RAM[2].D16.SRL16E_I                                                          |mdm_v3_2_12_MB_SRL16E__parameterized3_613           |     1|
|218   |              \FIFO_RAM[3].D16.SRL16E_I                                                          |mdm_v3_2_12_MB_SRL16E__parameterized3_614           |     1|
|219   |              \FIFO_RAM[4].D16.SRL16E_I                                                          |mdm_v3_2_12_MB_SRL16E__parameterized3_615           |     1|
|220   |              \FIFO_RAM[5].D16.SRL16E_I                                                          |mdm_v3_2_12_MB_SRL16E__parameterized3_616           |     1|
|221   |              \FIFO_RAM[6].D16.SRL16E_I                                                          |mdm_v3_2_12_MB_SRL16E__parameterized3_617           |     1|
|222   |              \FIFO_RAM[7].D16.SRL16E_I                                                          |mdm_v3_2_12_MB_SRL16E__parameterized3_618           |     1|
|223   |            \Use_UART.TX_FIFO_I                                                                  |mdm_v3_2_12_SRL_FIFO_589                            |    36|
|224   |              \Addr_Counters[0].FDRE_I                                                           |mdm_v3_2_12_MB_FDRE_590                             |     2|
|225   |              \Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                             |mdm_v3_2_12_MB_MUXCY_XORCY                          |     2|
|226   |              \Addr_Counters[1].FDRE_I                                                           |mdm_v3_2_12_MB_FDRE_591                             |     2|
|227   |              \Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                             |mdm_v3_2_12_MB_MUXCY_XORCY_592                      |     2|
|228   |              \Addr_Counters[2].FDRE_I                                                           |mdm_v3_2_12_MB_FDRE_593                             |     7|
|229   |              \Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                             |mdm_v3_2_12_MB_MUXCY_XORCY_594                      |     2|
|230   |              \Addr_Counters[3].FDRE_I                                                           |mdm_v3_2_12_MB_FDRE_595                             |     2|
|231   |              \Addr_Counters[3].No_MuxCY.XORCY_I                                                 |mdm_v3_2_12_MB_XORCY                                |     1|
|232   |              \FIFO_RAM[0].D16.SRL16E_I                                                          |mdm_v3_2_12_MB_SRL16E__parameterized3               |     2|
|233   |              \FIFO_RAM[1].D16.SRL16E_I                                                          |mdm_v3_2_12_MB_SRL16E__parameterized3_596           |     2|
|234   |              \FIFO_RAM[2].D16.SRL16E_I                                                          |mdm_v3_2_12_MB_SRL16E__parameterized3_597           |     2|
|235   |              \FIFO_RAM[3].D16.SRL16E_I                                                          |mdm_v3_2_12_MB_SRL16E__parameterized3_598           |     2|
|236   |              \FIFO_RAM[4].D16.SRL16E_I                                                          |mdm_v3_2_12_MB_SRL16E__parameterized3_599           |     1|
|237   |              \FIFO_RAM[5].D16.SRL16E_I                                                          |mdm_v3_2_12_MB_SRL16E__parameterized3_600           |     1|
|238   |              \FIFO_RAM[6].D16.SRL16E_I                                                          |mdm_v3_2_12_MB_SRL16E__parameterized3_601           |     1|
|239   |              \FIFO_RAM[7].D16.SRL16E_I                                                          |mdm_v3_2_12_MB_SRL16E__parameterized3_602           |     2|
|240   |          \Use_Uart.TX_Buffer_Empty_FDRE                                                         |mdm_v3_2_12_MB_FDRE                                 |     1|
|241   |        \No_Dbg_Reg_Access.BUFG_DRCK                                                             |MB_BUFG                                             |     1|
|242   |        \Use_AXI_IPIF.AXI_LITE_IPIF_I                                                            |axi_lite_ipif__parameterized3                       |    62|
|243   |          I_SLAVE_ATTACHMENT                                                                     |slave_attachment__parameterized3                    |    62|
|244   |            I_DECODER                                                                            |address_decoder__parameterized3                     |    34|
|245   |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |axi_lite_ipif_v3_0_4_pselect_f                      |     1|
|246   |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |axi_lite_ipif_v3_0_4_pselect_f__parameterized1      |     1|
|247   |        \Use_E2.BSCAN_I                                                                          |MB_BSCANE2                                          |     9|
|248   |    microblaze_0                                                                                 |design_1_microblaze_0_0                             |  3092|
|249   |      U0                                                                                         |MicroBlaze                                          |  3092|
|250   |        MicroBlaze_Core_I                                                                        |MicroBlaze_Core                                     |  2724|
|251   |          \Performance.Core                                                                      |MicroBlaze_GTi                                      |  2714|
|252   |            Data_Flow_I                                                                          |Data_Flow_gti                                       |   639|
|253   |              ALU_I                                                                              |ALU                                                 |   101|
|254   |                \Use_Carry_Decoding.CarryIn_MUXCY                                                |microblaze_v10_0_5_MB_MUXCY_495                     |     1|
|255   |                \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                               |ALU_Bit__parameterized2                             |     6|
|256   |                  \Last_Bit.I_ALU_LUT_2                                                          |MB_LUT4                                             |     1|
|257   |                  \Last_Bit.I_ALU_LUT_V5                                                         |microblaze_v10_0_5_MB_LUT6__parameterized5          |     1|
|258   |                  \Last_Bit.MULT_AND_I                                                           |MB_MULT_AND                                         |     1|
|259   |                  \Last_Bit.MUXCY_XOR_I                                                          |microblaze_v10_0_5_MB_MUXCY_XORCY_587               |     2|
|260   |                  \Last_Bit.Pre_MUXCY_I                                                          |microblaze_v10_0_5_MB_MUXCY_588                     |     1|
|261   |                \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                              |ALU_Bit                                             |     3|
|262   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                     |MB_LUT6_2_585                                       |     1|
|263   |                  \Not_Last_Bit.MUXCY_XOR_I                                                      |microblaze_v10_0_5_MB_MUXCY_XORCY_586               |     2|
|264   |                \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                              |ALU_Bit_496                                         |     3|
|265   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                     |MB_LUT6_2_583                                       |     1|
|266   |                  \Not_Last_Bit.MUXCY_XOR_I                                                      |microblaze_v10_0_5_MB_MUXCY_XORCY_584               |     2|
|267   |                \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                              |ALU_Bit_497                                         |     3|
|268   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                     |MB_LUT6_2_581                                       |     1|
|269   |                  \Not_Last_Bit.MUXCY_XOR_I                                                      |microblaze_v10_0_5_MB_MUXCY_XORCY_582               |     2|
|270   |                \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                              |ALU_Bit_498                                         |     3|
|271   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                     |MB_LUT6_2_579                                       |     1|
|272   |                  \Not_Last_Bit.MUXCY_XOR_I                                                      |microblaze_v10_0_5_MB_MUXCY_XORCY_580               |     2|
|273   |                \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                              |ALU_Bit_499                                         |     3|
|274   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                     |MB_LUT6_2_577                                       |     1|
|275   |                  \Not_Last_Bit.MUXCY_XOR_I                                                      |microblaze_v10_0_5_MB_MUXCY_XORCY_578               |     2|
|276   |                \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                              |ALU_Bit_500                                         |     3|
|277   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                     |MB_LUT6_2_575                                       |     1|
|278   |                  \Not_Last_Bit.MUXCY_XOR_I                                                      |microblaze_v10_0_5_MB_MUXCY_XORCY_576               |     2|
|279   |                \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                              |ALU_Bit_501                                         |     3|
|280   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                     |MB_LUT6_2_573                                       |     1|
|281   |                  \Not_Last_Bit.MUXCY_XOR_I                                                      |microblaze_v10_0_5_MB_MUXCY_XORCY_574               |     2|
|282   |                \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                              |ALU_Bit_502                                         |     3|
|283   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                     |MB_LUT6_2_571                                       |     1|
|284   |                  \Not_Last_Bit.MUXCY_XOR_I                                                      |microblaze_v10_0_5_MB_MUXCY_XORCY_572               |     2|
|285   |                \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                              |ALU_Bit_503                                         |     3|
|286   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                     |MB_LUT6_2_569                                       |     1|
|287   |                  \Not_Last_Bit.MUXCY_XOR_I                                                      |microblaze_v10_0_5_MB_MUXCY_XORCY_570               |     2|
|288   |                \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                              |ALU_Bit_504                                         |     3|
|289   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                     |MB_LUT6_2_567                                       |     1|
|290   |                  \Not_Last_Bit.MUXCY_XOR_I                                                      |microblaze_v10_0_5_MB_MUXCY_XORCY_568               |     2|
|291   |                \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                               |ALU_Bit_505                                         |     3|
|292   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                     |MB_LUT6_2_565                                       |     1|
|293   |                  \Not_Last_Bit.MUXCY_XOR_I                                                      |microblaze_v10_0_5_MB_MUXCY_XORCY_566               |     2|
|294   |                \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                              |ALU_Bit_506                                         |     3|
|295   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                     |MB_LUT6_2_563                                       |     1|
|296   |                  \Not_Last_Bit.MUXCY_XOR_I                                                      |microblaze_v10_0_5_MB_MUXCY_XORCY_564               |     2|
|297   |                \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                              |ALU_Bit_507                                         |     3|
|298   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                     |MB_LUT6_2_561                                       |     1|
|299   |                  \Not_Last_Bit.MUXCY_XOR_I                                                      |microblaze_v10_0_5_MB_MUXCY_XORCY_562               |     2|
|300   |                \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                              |ALU_Bit_508                                         |     3|
|301   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                     |MB_LUT6_2_559                                       |     1|
|302   |                  \Not_Last_Bit.MUXCY_XOR_I                                                      |microblaze_v10_0_5_MB_MUXCY_XORCY_560               |     2|
|303   |                \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                              |ALU_Bit_509                                         |     3|
|304   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                     |MB_LUT6_2_557                                       |     1|
|305   |                  \Not_Last_Bit.MUXCY_XOR_I                                                      |microblaze_v10_0_5_MB_MUXCY_XORCY_558               |     2|
|306   |                \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                              |ALU_Bit_510                                         |     3|
|307   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                     |MB_LUT6_2_555                                       |     1|
|308   |                  \Not_Last_Bit.MUXCY_XOR_I                                                      |microblaze_v10_0_5_MB_MUXCY_XORCY_556               |     2|
|309   |                \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                              |ALU_Bit_511                                         |     3|
|310   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                     |MB_LUT6_2_553                                       |     1|
|311   |                  \Not_Last_Bit.MUXCY_XOR_I                                                      |microblaze_v10_0_5_MB_MUXCY_XORCY_554               |     2|
|312   |                \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                              |ALU_Bit_512                                         |     3|
|313   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                     |MB_LUT6_2_551                                       |     1|
|314   |                  \Not_Last_Bit.MUXCY_XOR_I                                                      |microblaze_v10_0_5_MB_MUXCY_XORCY_552               |     2|
|315   |                \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                              |ALU_Bit_513                                         |     3|
|316   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                     |MB_LUT6_2_549                                       |     1|
|317   |                  \Not_Last_Bit.MUXCY_XOR_I                                                      |microblaze_v10_0_5_MB_MUXCY_XORCY_550               |     2|
|318   |                \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                              |ALU_Bit_514                                         |     3|
|319   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                     |MB_LUT6_2_547                                       |     1|
|320   |                  \Not_Last_Bit.MUXCY_XOR_I                                                      |microblaze_v10_0_5_MB_MUXCY_XORCY_548               |     2|
|321   |                \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                              |ALU_Bit_515                                         |     3|
|322   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                     |MB_LUT6_2_545                                       |     1|
|323   |                  \Not_Last_Bit.MUXCY_XOR_I                                                      |microblaze_v10_0_5_MB_MUXCY_XORCY_546               |     2|
|324   |                \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                               |ALU_Bit_516                                         |     3|
|325   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                     |MB_LUT6_2_543                                       |     1|
|326   |                  \Not_Last_Bit.MUXCY_XOR_I                                                      |microblaze_v10_0_5_MB_MUXCY_XORCY_544               |     2|
|327   |                \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                              |ALU_Bit_517                                         |     3|
|328   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                     |MB_LUT6_2_541                                       |     1|
|329   |                  \Not_Last_Bit.MUXCY_XOR_I                                                      |microblaze_v10_0_5_MB_MUXCY_XORCY_542               |     2|
|330   |                \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                              |ALU_Bit_518                                         |     3|
|331   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                     |MB_LUT6_2_539                                       |     1|
|332   |                  \Not_Last_Bit.MUXCY_XOR_I                                                      |microblaze_v10_0_5_MB_MUXCY_XORCY_540               |     2|
|333   |                \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                               |ALU_Bit_519                                         |     3|
|334   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                     |MB_LUT6_2_537                                       |     1|
|335   |                  \Not_Last_Bit.MUXCY_XOR_I                                                      |microblaze_v10_0_5_MB_MUXCY_XORCY_538               |     2|
|336   |                \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                               |ALU_Bit_520                                         |     3|
|337   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                     |MB_LUT6_2_535                                       |     1|
|338   |                  \Not_Last_Bit.MUXCY_XOR_I                                                      |microblaze_v10_0_5_MB_MUXCY_XORCY_536               |     2|
|339   |                \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                               |ALU_Bit_521                                         |     3|
|340   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                     |MB_LUT6_2_533                                       |     1|
|341   |                  \Not_Last_Bit.MUXCY_XOR_I                                                      |microblaze_v10_0_5_MB_MUXCY_XORCY_534               |     2|
|342   |                \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                               |ALU_Bit_522                                         |     3|
|343   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                     |MB_LUT6_2_531                                       |     1|
|344   |                  \Not_Last_Bit.MUXCY_XOR_I                                                      |microblaze_v10_0_5_MB_MUXCY_XORCY_532               |     2|
|345   |                \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                               |ALU_Bit_523                                         |     3|
|346   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                     |MB_LUT6_2_529                                       |     1|
|347   |                  \Not_Last_Bit.MUXCY_XOR_I                                                      |microblaze_v10_0_5_MB_MUXCY_XORCY_530               |     2|
|348   |                \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                               |ALU_Bit_524                                         |     3|
|349   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                     |MB_LUT6_2_527                                       |     1|
|350   |                  \Not_Last_Bit.MUXCY_XOR_I                                                      |microblaze_v10_0_5_MB_MUXCY_XORCY_528               |     2|
|351   |                \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                               |ALU_Bit_525                                         |     3|
|352   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                     |MB_LUT6_2                                           |     1|
|353   |                  \Not_Last_Bit.MUXCY_XOR_I                                                      |microblaze_v10_0_5_MB_MUXCY_XORCY_526               |     2|
|354   |              Byte_Doublet_Handle_gti_I                                                          |Byte_Doublet_Handle_gti                             |    45|
|355   |              Data_Flow_Logic_I                                                                  |Data_Flow_Logic                                     |    64|
|356   |                \Gen_Bits[0].MEM_EX_Result_Inst                                                  |microblaze_v10_0_5_MB_FDRE_463                      |     1|
|357   |                \Gen_Bits[10].MEM_EX_Result_Inst                                                 |microblaze_v10_0_5_MB_FDRE_464                      |     1|
|358   |                \Gen_Bits[11].MEM_EX_Result_Inst                                                 |microblaze_v10_0_5_MB_FDRE_465                      |     1|
|359   |                \Gen_Bits[12].MEM_EX_Result_Inst                                                 |microblaze_v10_0_5_MB_FDRE_466                      |     1|
|360   |                \Gen_Bits[13].MEM_EX_Result_Inst                                                 |microblaze_v10_0_5_MB_FDRE_467                      |     1|
|361   |                \Gen_Bits[14].MEM_EX_Result_Inst                                                 |microblaze_v10_0_5_MB_FDRE_468                      |     1|
|362   |                \Gen_Bits[15].MEM_EX_Result_Inst                                                 |microblaze_v10_0_5_MB_FDRE_469                      |     1|
|363   |                \Gen_Bits[16].MEM_EX_Result_Inst                                                 |microblaze_v10_0_5_MB_FDRE_470                      |     1|
|364   |                \Gen_Bits[17].MEM_EX_Result_Inst                                                 |microblaze_v10_0_5_MB_FDRE_471                      |     1|
|365   |                \Gen_Bits[18].MEM_EX_Result_Inst                                                 |microblaze_v10_0_5_MB_FDRE_472                      |     1|
|366   |                \Gen_Bits[19].MEM_EX_Result_Inst                                                 |microblaze_v10_0_5_MB_FDRE_473                      |     1|
|367   |                \Gen_Bits[1].MEM_EX_Result_Inst                                                  |microblaze_v10_0_5_MB_FDRE_474                      |     1|
|368   |                \Gen_Bits[20].MEM_EX_Result_Inst                                                 |microblaze_v10_0_5_MB_FDRE_475                      |     1|
|369   |                \Gen_Bits[21].MEM_EX_Result_Inst                                                 |microblaze_v10_0_5_MB_FDRE_476                      |     1|
|370   |                \Gen_Bits[22].MEM_EX_Result_Inst                                                 |microblaze_v10_0_5_MB_FDRE_477                      |     1|
|371   |                \Gen_Bits[23].MEM_EX_Result_Inst                                                 |microblaze_v10_0_5_MB_FDRE_478                      |     1|
|372   |                \Gen_Bits[24].MEM_EX_Result_Inst                                                 |microblaze_v10_0_5_MB_FDRE_479                      |     1|
|373   |                \Gen_Bits[25].MEM_EX_Result_Inst                                                 |microblaze_v10_0_5_MB_FDRE_480                      |     1|
|374   |                \Gen_Bits[26].MEM_EX_Result_Inst                                                 |microblaze_v10_0_5_MB_FDRE_481                      |     1|
|375   |                \Gen_Bits[27].MEM_EX_Result_Inst                                                 |microblaze_v10_0_5_MB_FDRE_482                      |     1|
|376   |                \Gen_Bits[28].MEM_EX_Result_Inst                                                 |microblaze_v10_0_5_MB_FDRE_483                      |     1|
|377   |                \Gen_Bits[29].MEM_EX_Result_Inst                                                 |microblaze_v10_0_5_MB_FDRE_484                      |     1|
|378   |                \Gen_Bits[2].MEM_EX_Result_Inst                                                  |microblaze_v10_0_5_MB_FDRE_485                      |     1|
|379   |                \Gen_Bits[30].MEM_EX_Result_Inst                                                 |microblaze_v10_0_5_MB_FDRE_486                      |     1|
|380   |                \Gen_Bits[31].MEM_EX_Result_Inst                                                 |microblaze_v10_0_5_MB_FDRE_487                      |     1|
|381   |                \Gen_Bits[3].MEM_EX_Result_Inst                                                  |microblaze_v10_0_5_MB_FDRE_488                      |     1|
|382   |                \Gen_Bits[4].MEM_EX_Result_Inst                                                  |microblaze_v10_0_5_MB_FDRE_489                      |     1|
|383   |                \Gen_Bits[5].MEM_EX_Result_Inst                                                  |microblaze_v10_0_5_MB_FDRE_490                      |     1|
|384   |                \Gen_Bits[6].MEM_EX_Result_Inst                                                  |microblaze_v10_0_5_MB_FDRE_491                      |     1|
|385   |                \Gen_Bits[7].MEM_EX_Result_Inst                                                  |microblaze_v10_0_5_MB_FDRE_492                      |     1|
|386   |                \Gen_Bits[8].MEM_EX_Result_Inst                                                  |microblaze_v10_0_5_MB_FDRE_493                      |     1|
|387   |                \Gen_Bits[9].MEM_EX_Result_Inst                                                  |microblaze_v10_0_5_MB_FDRE_494                      |     1|
|388   |              Operand_Select_I                                                                   |Operand_Select_gti                                  |   217|
|389   |                \Gen_Bit[0].MUXF7_I1                                                             |microblaze_v10_0_5_MB_MUXF7_431                     |     2|
|390   |                \Gen_Bit[10].MUXF7_I1                                                            |microblaze_v10_0_5_MB_MUXF7_432                     |     2|
|391   |                \Gen_Bit[11].MUXF7_I1                                                            |microblaze_v10_0_5_MB_MUXF7_433                     |     2|
|392   |                \Gen_Bit[12].MUXF7_I1                                                            |microblaze_v10_0_5_MB_MUXF7_434                     |     2|
|393   |                \Gen_Bit[13].MUXF7_I1                                                            |microblaze_v10_0_5_MB_MUXF7_435                     |     2|
|394   |                \Gen_Bit[14].MUXF7_I1                                                            |microblaze_v10_0_5_MB_MUXF7_436                     |     2|
|395   |                \Gen_Bit[15].MUXF7_I1                                                            |microblaze_v10_0_5_MB_MUXF7_437                     |     2|
|396   |                \Gen_Bit[16].MUXF7_I1                                                            |microblaze_v10_0_5_MB_MUXF7_438                     |     2|
|397   |                \Gen_Bit[17].MUXF7_I1                                                            |microblaze_v10_0_5_MB_MUXF7_439                     |     2|
|398   |                \Gen_Bit[18].MUXF7_I1                                                            |microblaze_v10_0_5_MB_MUXF7_440                     |     2|
|399   |                \Gen_Bit[19].MUXF7_I1                                                            |microblaze_v10_0_5_MB_MUXF7_441                     |     2|
|400   |                \Gen_Bit[1].MUXF7_I1                                                             |microblaze_v10_0_5_MB_MUXF7_442                     |     2|
|401   |                \Gen_Bit[20].MUXF7_I1                                                            |microblaze_v10_0_5_MB_MUXF7_443                     |     2|
|402   |                \Gen_Bit[21].MUXF7_I1                                                            |microblaze_v10_0_5_MB_MUXF7_444                     |     2|
|403   |                \Gen_Bit[22].MUXF7_I1                                                            |microblaze_v10_0_5_MB_MUXF7_445                     |     2|
|404   |                \Gen_Bit[23].MUXF7_I1                                                            |microblaze_v10_0_5_MB_MUXF7_446                     |     2|
|405   |                \Gen_Bit[24].MUXF7_I1                                                            |microblaze_v10_0_5_MB_MUXF7_447                     |     2|
|406   |                \Gen_Bit[25].MUXF7_I1                                                            |microblaze_v10_0_5_MB_MUXF7_448                     |     2|
|407   |                \Gen_Bit[26].MUXF7_I1                                                            |microblaze_v10_0_5_MB_MUXF7_449                     |     2|
|408   |                \Gen_Bit[27].MUXF7_I1                                                            |microblaze_v10_0_5_MB_MUXF7_450                     |     2|
|409   |                \Gen_Bit[28].MUXF7_I1                                                            |microblaze_v10_0_5_MB_MUXF7_451                     |     2|
|410   |                \Gen_Bit[29].MUXF7_I1                                                            |microblaze_v10_0_5_MB_MUXF7_452                     |     2|
|411   |                \Gen_Bit[2].MUXF7_I1                                                             |microblaze_v10_0_5_MB_MUXF7_453                     |     2|
|412   |                \Gen_Bit[30].MUXF7_I1                                                            |microblaze_v10_0_5_MB_MUXF7_454                     |     2|
|413   |                \Gen_Bit[31].MUXF7_I1                                                            |microblaze_v10_0_5_MB_MUXF7_455                     |     2|
|414   |                \Gen_Bit[3].MUXF7_I1                                                             |microblaze_v10_0_5_MB_MUXF7_456                     |     2|
|415   |                \Gen_Bit[4].MUXF7_I1                                                             |microblaze_v10_0_5_MB_MUXF7_457                     |     2|
|416   |                \Gen_Bit[5].MUXF7_I1                                                             |microblaze_v10_0_5_MB_MUXF7_458                     |     2|
|417   |                \Gen_Bit[6].MUXF7_I1                                                             |microblaze_v10_0_5_MB_MUXF7_459                     |     2|
|418   |                \Gen_Bit[7].MUXF7_I1                                                             |microblaze_v10_0_5_MB_MUXF7_460                     |     2|
|419   |                \Gen_Bit[8].MUXF7_I1                                                             |microblaze_v10_0_5_MB_MUXF7_461                     |     2|
|420   |                \Gen_Bit[9].MUXF7_I1                                                             |microblaze_v10_0_5_MB_MUXF7_462                     |     2|
|421   |              Register_File_I                                                                    |Register_File_gti                                   |    16|
|422   |                \Using_LUT6.All_RAM32M[0].ram32m_i                                               |MB_RAM32M                                           |     1|
|423   |                \Using_LUT6.All_RAM32M[10].ram32m_i                                              |MB_RAM32M_416                                       |     1|
|424   |                \Using_LUT6.All_RAM32M[11].ram32m_i                                              |MB_RAM32M_417                                       |     1|
|425   |                \Using_LUT6.All_RAM32M[12].ram32m_i                                              |MB_RAM32M_418                                       |     1|
|426   |                \Using_LUT6.All_RAM32M[13].ram32m_i                                              |MB_RAM32M_419                                       |     1|
|427   |                \Using_LUT6.All_RAM32M[14].ram32m_i                                              |MB_RAM32M_420                                       |     1|
|428   |                \Using_LUT6.All_RAM32M[15].ram32m_i                                              |MB_RAM32M_421                                       |     1|
|429   |                \Using_LUT6.All_RAM32M[1].ram32m_i                                               |MB_RAM32M_422                                       |     1|
|430   |                \Using_LUT6.All_RAM32M[2].ram32m_i                                               |MB_RAM32M_423                                       |     1|
|431   |                \Using_LUT6.All_RAM32M[3].ram32m_i                                               |MB_RAM32M_424                                       |     1|
|432   |                \Using_LUT6.All_RAM32M[4].ram32m_i                                               |MB_RAM32M_425                                       |     1|
|433   |                \Using_LUT6.All_RAM32M[5].ram32m_i                                               |MB_RAM32M_426                                       |     1|
|434   |                \Using_LUT6.All_RAM32M[6].ram32m_i                                               |MB_RAM32M_427                                       |     1|
|435   |                \Using_LUT6.All_RAM32M[7].ram32m_i                                               |MB_RAM32M_428                                       |     1|
|436   |                \Using_LUT6.All_RAM32M[8].ram32m_i                                               |MB_RAM32M_429                                       |     1|
|437   |                \Using_LUT6.All_RAM32M[9].ram32m_i                                               |MB_RAM32M_430                                       |     1|
|438   |              Shift_Logic_Module_I                                                               |Shift_Logic_Module_gti                              |     0|
|439   |              \Using_DAXI_ALU_Carry.Direct_MUXCY_I                                               |microblaze_v10_0_5_MB_MUXCY_304                     |     1|
|440   |              \Using_DAXI_ALU_Carry.Post_MUXCY_I                                                 |microblaze_v10_0_5_MB_MUXCY_305                     |     1|
|441   |              \Using_DAXI_ALU_Carry.direct_lut_INST                                              |MB_LUT6_2__parameterized1                           |     1|
|442   |              Zero_Detect_I                                                                      |Zero_Detect_gti                                     |    12|
|443   |                Part_Of_Zero_Carry_Start                                                         |microblaze_v10_0_5_MB_MUXCY_409                     |     1|
|444   |                \Zero_Detecting[0].I_Part_Of_Zero_Detect                                         |microblaze_v10_0_5_MB_MUXCY_410                     |     1|
|445   |                \Zero_Detecting[1].I_Part_Of_Zero_Detect                                         |microblaze_v10_0_5_MB_MUXCY_411                     |     1|
|446   |                \Zero_Detecting[2].I_Part_Of_Zero_Detect                                         |microblaze_v10_0_5_MB_MUXCY_412                     |     1|
|447   |                \Zero_Detecting[3].I_Part_Of_Zero_Detect                                         |microblaze_v10_0_5_MB_MUXCY_413                     |     1|
|448   |                \Zero_Detecting[4].I_Part_Of_Zero_Detect                                         |microblaze_v10_0_5_MB_MUXCY_414                     |     1|
|449   |                \Zero_Detecting[5].I_Part_Of_Zero_Detect                                         |microblaze_v10_0_5_MB_MUXCY_415                     |     1|
|450   |              exception_registers_I1                                                             |exception_registers_gti                             |   160|
|451   |                CarryIn_MUXCY                                                                    |microblaze_v10_0_5_MB_MUXCY_314                     |     1|
|452   |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                   |MB_LUT6_2__parameterized5                           |     1|
|453   |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                     |microblaze_v10_0_5_MB_MUXCY_XORCY_315               |     1|
|454   |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                       |MB_FDE                                              |     1|
|455   |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                  |MB_LUT6_2__parameterized5_316                       |     1|
|456   |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                    |microblaze_v10_0_5_MB_MUXCY_XORCY_317               |     2|
|457   |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                      |MB_FDE_318                                          |     1|
|458   |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                  |MB_LUT6_2__parameterized5_319                       |     1|
|459   |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                    |microblaze_v10_0_5_MB_MUXCY_XORCY_320               |     2|
|460   |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                      |MB_FDE_321                                          |     1|
|461   |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                  |MB_LUT6_2__parameterized5_322                       |     1|
|462   |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                    |microblaze_v10_0_5_MB_MUXCY_XORCY_323               |     2|
|463   |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                      |MB_FDE_324                                          |     1|
|464   |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                  |MB_LUT6_2__parameterized5_325                       |     1|
|465   |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                    |microblaze_v10_0_5_MB_MUXCY_XORCY_326               |     2|
|466   |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                      |MB_FDE_327                                          |     1|
|467   |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                  |MB_LUT6_2__parameterized5_328                       |     1|
|468   |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                    |microblaze_v10_0_5_MB_MUXCY_XORCY_329               |     2|
|469   |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                      |MB_FDE_330                                          |     1|
|470   |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                  |MB_LUT6_2__parameterized5_331                       |     1|
|471   |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                    |microblaze_v10_0_5_MB_MUXCY_XORCY_332               |     2|
|472   |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                      |MB_FDE_333                                          |     1|
|473   |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                  |MB_LUT6_2__parameterized5_334                       |     1|
|474   |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                    |microblaze_v10_0_5_MB_MUXCY_XORCY_335               |     4|
|475   |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                      |MB_FDE_336                                          |     1|
|476   |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                  |MB_LUT6_2__parameterized5_337                       |     1|
|477   |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                    |microblaze_v10_0_5_MB_MUXCY_XORCY_338               |     4|
|478   |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                      |MB_FDE_339                                          |     1|
|479   |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                  |MB_LUT6_2__parameterized5_340                       |     1|
|480   |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                    |microblaze_v10_0_5_MB_MUXCY_XORCY_341               |     4|
|481   |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                      |MB_FDE_342                                          |     1|
|482   |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                  |MB_LUT6_2__parameterized5_343                       |     1|
|483   |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                    |microblaze_v10_0_5_MB_MUXCY_XORCY_344               |     4|
|484   |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                      |MB_FDE_345                                          |     1|
|485   |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                   |MB_LUT6_2__parameterized5_346                       |     1|
|486   |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                     |microblaze_v10_0_5_MB_MUXCY_XORCY_347               |     2|
|487   |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                       |MB_FDE_348                                          |     1|
|488   |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                  |MB_LUT6_2__parameterized5_349                       |     1|
|489   |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                    |microblaze_v10_0_5_MB_MUXCY_XORCY_350               |     4|
|490   |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                      |MB_FDE_351                                          |     1|
|491   |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                  |MB_LUT6_2__parameterized5_352                       |     1|
|492   |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                    |microblaze_v10_0_5_MB_MUXCY_XORCY_353               |     4|
|493   |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                      |MB_FDE_354                                          |     1|
|494   |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                  |MB_LUT6_2__parameterized5_355                       |     1|
|495   |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                    |microblaze_v10_0_5_MB_MUXCY_XORCY_356               |     4|
|496   |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                      |MB_FDE_357                                          |     1|
|497   |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                  |MB_LUT6_2__parameterized5_358                       |     1|
|498   |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                    |microblaze_v10_0_5_MB_MUXCY_XORCY_359               |     4|
|499   |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                      |MB_FDE_360                                          |     1|
|500   |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                  |MB_LUT6_2__parameterized5_361                       |     1|
|501   |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                    |microblaze_v10_0_5_MB_MUXCY_XORCY_362               |     4|
|502   |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                      |MB_FDE_363                                          |     1|
|503   |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                  |MB_LUT6_2__parameterized5_364                       |     1|
|504   |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                    |microblaze_v10_0_5_MB_MUXCY_XORCY_365               |     4|
|505   |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                      |MB_FDE_366                                          |     1|
|506   |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                  |MB_LUT6_2__parameterized5_367                       |     1|
|507   |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                    |microblaze_v10_0_5_MB_MUXCY_XORCY_368               |     4|
|508   |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                      |MB_FDE_369                                          |     1|
|509   |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                  |MB_LUT6_2__parameterized5_370                       |     1|
|510   |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                    |microblaze_v10_0_5_MB_MUXCY_XORCY_371               |     4|
|511   |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                      |MB_FDE_372                                          |     1|
|512   |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                  |MB_LUT6_2__parameterized5_373                       |     1|
|513   |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                    |microblaze_v10_0_5_MB_MUXCY_XORCY_374               |     4|
|514   |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                      |MB_FDE_375                                          |     1|
|515   |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                  |MB_LUT6_2__parameterized5_376                       |     1|
|516   |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                    |microblaze_v10_0_5_MB_MUXCY_XORCY_377               |     4|
|517   |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                      |MB_FDE_378                                          |     1|
|518   |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                   |MB_LUT6_2__parameterized5_379                       |     1|
|519   |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                     |microblaze_v10_0_5_MB_MUXCY_XORCY_380               |     2|
|520   |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                       |MB_FDE_381                                          |     1|
|521   |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                  |MB_LUT6_2__parameterized5_382                       |     1|
|522   |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                    |microblaze_v10_0_5_MB_MUXCY_XORCY_383               |     4|
|523   |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                      |MB_FDE_384                                          |     1|
|524   |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                  |MB_LUT6_2__parameterized5_385                       |     1|
|525   |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                    |microblaze_v10_0_5_MB_MUXCY_XORCY_386               |     4|
|526   |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                      |MB_FDE_387                                          |     1|
|527   |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                   |MB_LUT6_2__parameterized5_388                       |     1|
|528   |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                     |microblaze_v10_0_5_MB_MUXCY_XORCY_389               |     2|
|529   |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                       |MB_FDE_390                                          |     1|
|530   |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                   |MB_LUT6_2__parameterized5_391                       |     1|
|531   |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                     |microblaze_v10_0_5_MB_MUXCY_XORCY_392               |     2|
|532   |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                       |MB_FDE_393                                          |     1|
|533   |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                   |MB_LUT6_2__parameterized5_394                       |     1|
|534   |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                     |microblaze_v10_0_5_MB_MUXCY_XORCY_395               |     2|
|535   |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                       |MB_FDE_396                                          |     1|
|536   |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                   |MB_LUT6_2__parameterized5_397                       |     1|
|537   |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                     |microblaze_v10_0_5_MB_MUXCY_XORCY_398               |     2|
|538   |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                       |MB_FDE_399                                          |     1|
|539   |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                   |MB_LUT6_2__parameterized5_400                       |     1|
|540   |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                     |microblaze_v10_0_5_MB_MUXCY_XORCY_401               |     2|
|541   |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                       |MB_FDE_402                                          |     1|
|542   |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                   |MB_LUT6_2__parameterized5_403                       |     1|
|543   |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                     |microblaze_v10_0_5_MB_MUXCY_XORCY_404               |     2|
|544   |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                       |MB_FDE_405                                          |     1|
|545   |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                   |MB_LUT6_2__parameterized5_406                       |     1|
|546   |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                     |microblaze_v10_0_5_MB_MUXCY_XORCY_407               |     2|
|547   |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                       |MB_FDE_408                                          |     1|
|548   |              msr_reg_i                                                                          |msr_reg_gti                                         |    21|
|549   |                \MEM_MSR_Bits[28].Using_FDR.MSR_I                                                |MB_FDR_306                                          |     2|
|550   |                \MEM_MSR_Bits[29].Using_FDR.MSR_I                                                |MB_FDR_307                                          |     3|
|551   |                \MEM_MSR_Bits[30].Using_FDR.MSR_I                                                |MB_FDR_308                                          |     2|
|552   |                \OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                           |MB_FDR_309                                          |     2|
|553   |                \OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                                           |MB_FDR_310                                          |     2|
|554   |                \OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                           |MB_FDR_311                                          |     2|
|555   |                \OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                           |MB_FDR_312                                          |     2|
|556   |                \OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                                           |MB_FDR_313                                          |     1|
|557   |            Decode_I                                                                             |Decode_gti                                          |  1433|
|558   |              PC_Module_I                                                                        |PC_Module_gti                                       |   315|
|559   |                \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                       |MB_FDR_211                                          |     2|
|560   |                \Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                        |microblaze_v10_0_5_MB_MUXF7_212                     |     2|
|561   |                \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                      |MB_FDR_213                                          |     2|
|562   |                \Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                       |microblaze_v10_0_5_MB_MUXF7_214                     |     2|
|563   |                \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                      |MB_FDR_215                                          |     2|
|564   |                \Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                       |microblaze_v10_0_5_MB_MUXF7_216                     |     2|
|565   |                \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                      |MB_FDR_217                                          |     2|
|566   |                \Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                       |microblaze_v10_0_5_MB_MUXF7_218                     |     2|
|567   |                \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                      |MB_FDR_219                                          |     2|
|568   |                \Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                       |microblaze_v10_0_5_MB_MUXF7_220                     |     2|
|569   |                \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                      |MB_FDR_221                                          |     2|
|570   |                \Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                       |microblaze_v10_0_5_MB_MUXF7_222                     |     2|
|571   |                \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                      |MB_FDR_223                                          |     2|
|572   |                \Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                       |microblaze_v10_0_5_MB_MUXF7_224                     |     2|
|573   |                \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                      |MB_FDR_225                                          |     2|
|574   |                \Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                       |microblaze_v10_0_5_MB_MUXF7_226                     |     2|
|575   |                \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                      |MB_FDR_227                                          |     2|
|576   |                \Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                       |microblaze_v10_0_5_MB_MUXF7_228                     |     2|
|577   |                \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                      |MB_FDR_229                                          |     2|
|578   |                \Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                       |microblaze_v10_0_5_MB_MUXF7_230                     |     2|
|579   |                \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                      |MB_FDR_231                                          |     2|
|580   |                \Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                       |microblaze_v10_0_5_MB_MUXF7_232                     |     2|
|581   |                \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                       |MB_FDR_233                                          |     2|
|582   |                \Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                        |microblaze_v10_0_5_MB_MUXF7_234                     |     2|
|583   |                \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                      |MB_FDR_235                                          |     2|
|584   |                \Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                       |microblaze_v10_0_5_MB_MUXF7_236                     |     2|
|585   |                \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                      |MB_FDR_237                                          |     2|
|586   |                \Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                       |microblaze_v10_0_5_MB_MUXF7_238                     |     2|
|587   |                \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                      |MB_FDR_239                                          |     2|
|588   |                \Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                       |microblaze_v10_0_5_MB_MUXF7_240                     |     2|
|589   |                \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                      |MB_FDR_241                                          |     2|
|590   |                \Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                       |microblaze_v10_0_5_MB_MUXF7_242                     |     2|
|591   |                \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                      |MB_FDR_243                                          |     2|
|592   |                \Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                       |microblaze_v10_0_5_MB_MUXF7_244                     |     2|
|593   |                \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                      |MB_FDR_245                                          |     2|
|594   |                \Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                       |microblaze_v10_0_5_MB_MUXF7_246                     |     2|
|595   |                \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                      |MB_FDR_247                                          |     2|
|596   |                \Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                       |microblaze_v10_0_5_MB_MUXF7_248                     |     2|
|597   |                \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                      |MB_FDR_249                                          |     2|
|598   |                \Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                       |microblaze_v10_0_5_MB_MUXF7_250                     |     2|
|599   |                \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                      |MB_FDR_251                                          |     2|
|600   |                \Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                       |microblaze_v10_0_5_MB_MUXF7_252                     |     2|
|601   |                \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                      |MB_FDR_253                                          |     2|
|602   |                \Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                       |microblaze_v10_0_5_MB_MUXF7_254                     |     2|
|603   |                \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                       |MB_FDR_255                                          |     2|
|604   |                \Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                        |microblaze_v10_0_5_MB_MUXF7_256                     |     2|
|605   |                \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                      |MB_FDR_257                                          |     2|
|606   |                \Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                       |microblaze_v10_0_5_MB_MUXF7_258                     |     2|
|607   |                \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                      |MB_FDR_259                                          |     2|
|608   |                \Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                       |microblaze_v10_0_5_MB_MUXF7_260                     |     2|
|609   |                \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                       |MB_FDR_261                                          |     2|
|610   |                \Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                        |microblaze_v10_0_5_MB_MUXF7_262                     |     2|
|611   |                \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                       |MB_FDR_263                                          |     2|
|612   |                \Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                        |microblaze_v10_0_5_MB_MUXF7_264                     |     2|
|613   |                \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                       |MB_FDR_265                                          |     2|
|614   |                \Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                        |microblaze_v10_0_5_MB_MUXF7_266                     |     2|
|615   |                \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                       |MB_FDR_267                                          |     2|
|616   |                \Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                        |microblaze_v10_0_5_MB_MUXF7_268                     |     2|
|617   |                \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                       |MB_FDR_269                                          |     2|
|618   |                \Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                        |microblaze_v10_0_5_MB_MUXF7_270                     |     2|
|619   |                \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                       |MB_FDR_271                                          |     2|
|620   |                \Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                        |microblaze_v10_0_5_MB_MUXF7_272                     |     2|
|621   |                \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                       |MB_FDR_273                                          |     2|
|622   |                \Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                        |microblaze_v10_0_5_MB_MUXF7_274                     |     2|
|623   |                \Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                               |microblaze_v10_0_5_MB_MUXCY_XORCY                   |     1|
|624   |                \Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                              |microblaze_v10_0_5_MB_MUXCY_XORCY_275               |     2|
|625   |                \Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                              |microblaze_v10_0_5_MB_MUXCY_XORCY_276               |     2|
|626   |                \Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                              |microblaze_v10_0_5_MB_MUXCY_XORCY_277               |     2|
|627   |                \Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                              |microblaze_v10_0_5_MB_MUXCY_XORCY_278               |     2|
|628   |                \Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                              |microblaze_v10_0_5_MB_MUXCY_XORCY_279               |     2|
|629   |                \Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                              |microblaze_v10_0_5_MB_MUXCY_XORCY_280               |     2|
|630   |                \Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                              |microblaze_v10_0_5_MB_MUXCY_XORCY_281               |     2|
|631   |                \Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                              |microblaze_v10_0_5_MB_MUXCY_XORCY_282               |     2|
|632   |                \Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                              |microblaze_v10_0_5_MB_MUXCY_XORCY_283               |     2|
|633   |                \Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                              |microblaze_v10_0_5_MB_MUXCY_XORCY_284               |     2|
|634   |                \Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                               |microblaze_v10_0_5_MB_MUXCY_XORCY_285               |     2|
|635   |                \Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                              |microblaze_v10_0_5_MB_MUXCY_XORCY_286               |     2|
|636   |                \Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                              |microblaze_v10_0_5_MB_MUXCY_XORCY_287               |     2|
|637   |                \Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                              |microblaze_v10_0_5_MB_MUXCY_XORCY_288               |     2|
|638   |                \Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                              |microblaze_v10_0_5_MB_MUXCY_XORCY_289               |     2|
|639   |                \Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                              |microblaze_v10_0_5_MB_MUXCY_XORCY_290               |     2|
|640   |                \Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                              |microblaze_v10_0_5_MB_MUXCY_XORCY_291               |     2|
|641   |                \Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                              |microblaze_v10_0_5_MB_MUXCY_XORCY_292               |     2|
|642   |                \Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                              |microblaze_v10_0_5_MB_MUXCY_XORCY_293               |     2|
|643   |                \Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                              |microblaze_v10_0_5_MB_MUXCY_XORCY_294               |     2|
|644   |                \Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                              |microblaze_v10_0_5_MB_MUXCY_XORCY_295               |     2|
|645   |                \Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                               |microblaze_v10_0_5_MB_MUXCY_XORCY_296               |     2|
|646   |                \Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                               |microblaze_v10_0_5_MB_MUXCY_XORCY_297               |     2|
|647   |                \Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                               |microblaze_v10_0_5_MB_MUXCY_XORCY_298               |     2|
|648   |                \Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                               |microblaze_v10_0_5_MB_MUXCY_XORCY_299               |     2|
|649   |                \Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                               |microblaze_v10_0_5_MB_MUXCY_XORCY_300               |     2|
|650   |                \Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                               |microblaze_v10_0_5_MB_MUXCY_XORCY_301               |     2|
|651   |                \Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                               |microblaze_v10_0_5_MB_MUXCY_XORCY_302               |     2|
|652   |                \Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                               |microblaze_v10_0_5_MB_MUXCY_XORCY_303               |     2|
|653   |              PreFetch_Buffer_I1                                                                 |PreFetch_Buffer_gti                                 |   512|
|654   |                \Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                              |MB_FDR_117                                          |     1|
|655   |                \Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                          |microblaze_v10_0_5_MB_LUT6                          |     1|
|656   |                \Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                              |MB_FDR_118                                          |     6|
|657   |                \Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                          |microblaze_v10_0_5_MB_LUT6_119                      |     1|
|658   |                \Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                              |MB_FDR_120                                          |     1|
|659   |                \Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                          |microblaze_v10_0_5_MB_LUT6_121                      |     1|
|660   |                \Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                              |MB_FDR_122                                          |    43|
|661   |                \Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                          |microblaze_v10_0_5_MB_LUT6_123                      |     1|
|662   |                \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                 |microblaze_v10_0_5_MB_LUT6__parameterized0          |     1|
|663   |                \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                             |microblaze_v10_0_5_MB_MUXF7                         |     2|
|664   |                \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                       |MB_FDR_124                                          |    13|
|665   |                \Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                     |microblaze_v10_0_5_MB_MUXF7_125                     |     1|
|666   |                \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                      |MB_FDR_126                                          |     4|
|667   |                \Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                    |microblaze_v10_0_5_MB_MUXF7_127                     |     1|
|668   |                \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                      |MB_FDR_128                                          |     1|
|669   |                \Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                    |microblaze_v10_0_5_MB_MUXF7_129                     |     1|
|670   |                \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                      |MB_FDR_130                                          |     5|
|671   |                \Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                    |microblaze_v10_0_5_MB_MUXF7_131                     |     1|
|672   |                \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                      |MB_FDR_132                                          |     1|
|673   |                \Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                    |microblaze_v10_0_5_MB_MUXF7_133                     |     1|
|674   |                \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                      |MB_FDR_134                                          |     1|
|675   |                \Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                    |microblaze_v10_0_5_MB_MUXF7_135                     |     1|
|676   |                \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                      |MB_FDR_136                                          |     1|
|677   |                \Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                    |microblaze_v10_0_5_MB_MUXF7_137                     |     1|
|678   |                \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                      |MB_FDR_138                                          |     3|
|679   |                \Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                    |microblaze_v10_0_5_MB_MUXF7_139                     |     1|
|680   |                \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                      |MB_FDR_140                                          |     1|
|681   |                \Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                    |microblaze_v10_0_5_MB_MUXF7_141                     |     1|
|682   |                \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                      |MB_FDR_142                                          |     1|
|683   |                \Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                    |microblaze_v10_0_5_MB_MUXF7_143                     |     1|
|684   |                \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                      |MB_FDR_144                                          |     1|
|685   |                \Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                    |microblaze_v10_0_5_MB_MUXF7_145                     |     1|
|686   |                \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                       |MB_FDR_146                                          |    52|
|687   |                \Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                     |microblaze_v10_0_5_MB_MUXF7_147                     |     1|
|688   |                \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                      |MB_FDR_148                                          |     1|
|689   |                \Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                    |microblaze_v10_0_5_MB_MUXF7_149                     |     1|
|690   |                \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                      |MB_FDR_150                                          |     4|
|691   |                \Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                    |microblaze_v10_0_5_MB_MUXF7_151                     |     1|
|692   |                \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                      |MB_FDR_152                                          |     2|
|693   |                \Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                    |microblaze_v10_0_5_MB_MUXF7_153                     |     1|
|694   |                \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                      |MB_FDR_154                                          |     1|
|695   |                \Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                    |microblaze_v10_0_5_MB_MUXF7_155                     |     1|
|696   |                \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                      |MB_FDR_156                                          |     1|
|697   |                \Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                    |microblaze_v10_0_5_MB_MUXF7_157                     |     1|
|698   |                \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                      |MB_FDR_158                                          |     2|
|699   |                \Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                    |microblaze_v10_0_5_MB_MUXF7_159                     |     1|
|700   |                \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                      |MB_FDR_160                                          |     2|
|701   |                \Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                    |microblaze_v10_0_5_MB_MUXF7_161                     |     1|
|702   |                \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                      |MB_FDR_162                                          |     2|
|703   |                \Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                    |microblaze_v10_0_5_MB_MUXF7_163                     |     1|
|704   |                \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                      |MB_FDR_164                                          |     1|
|705   |                \Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                    |microblaze_v10_0_5_MB_MUXF7_165                     |     1|
|706   |                \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                      |MB_FDR_166                                          |     2|
|707   |                \Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                    |microblaze_v10_0_5_MB_MUXF7_167                     |     1|
|708   |                \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                       |MB_FDR_168                                          |     6|
|709   |                \Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                     |microblaze_v10_0_5_MB_MUXF7_169                     |     1|
|710   |                \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                      |MB_FDR_170                                          |     3|
|711   |                \Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                    |microblaze_v10_0_5_MB_MUXF7_171                     |     1|
|712   |                \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                      |MB_FDR_172                                          |     2|
|713   |                \Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                    |microblaze_v10_0_5_MB_MUXF7_173                     |     1|
|714   |                \Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                      |MB_FDR_174                                          |     4|
|715   |                \Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                    |microblaze_v10_0_5_MB_MUXF7_175                     |     1|
|716   |                \Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                      |MB_FDR_176                                          |    38|
|717   |                \Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                    |microblaze_v10_0_5_MB_MUXF7_177                     |     1|
|718   |                \Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                      |MB_FDR_178                                          |     1|
|719   |                \Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                    |microblaze_v10_0_5_MB_MUXF7_179                     |     1|
|720   |                \Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                      |MB_FDR_180                                          |     1|
|721   |                \Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                    |microblaze_v10_0_5_MB_MUXF7_181                     |     1|
|722   |                \Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                      |MB_FDR_182                                          |     1|
|723   |                \Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                    |microblaze_v10_0_5_MB_MUXF7_183                     |     1|
|724   |                \Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                      |MB_FDR_184                                          |     4|
|725   |                \Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                    |microblaze_v10_0_5_MB_MUXF7_185                     |     1|
|726   |                \Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                      |MB_FDR_186                                          |    38|
|727   |                \Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                    |microblaze_v10_0_5_MB_MUXF7_187                     |     1|
|728   |                \Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                      |MB_FDR_188                                          |     1|
|729   |                \Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                    |microblaze_v10_0_5_MB_MUXF7_189                     |     1|
|730   |                \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                       |MB_FDR_190                                          |     8|
|731   |                \Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                     |microblaze_v10_0_5_MB_MUXF7_191                     |     1|
|732   |                \Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                      |MB_FDR_192                                          |     1|
|733   |                \Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                    |microblaze_v10_0_5_MB_MUXF7_193                     |     1|
|734   |                \Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                      |MB_FDR_194                                          |     1|
|735   |                \Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                    |microblaze_v10_0_5_MB_MUXF7_195                     |     1|
|736   |                \Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                      |MB_FDR_196                                          |     4|
|737   |                \Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                    |microblaze_v10_0_5_MB_MUXF7_197                     |     2|
|738   |                \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                       |MB_FDR_198                                          |    50|
|739   |                \Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                     |microblaze_v10_0_5_MB_MUXF7_199                     |     1|
|740   |                \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                       |MB_FDR_200                                          |     3|
|741   |                \Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                     |microblaze_v10_0_5_MB_MUXF7_201                     |     1|
|742   |                \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                       |MB_FDR_202                                          |     4|
|743   |                \Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                     |microblaze_v10_0_5_MB_MUXF7_203                     |     1|
|744   |                \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                       |MB_FDR_204                                          |    38|
|745   |                \Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                     |microblaze_v10_0_5_MB_MUXF7_205                     |     1|
|746   |                \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                       |MB_FDR_206                                          |     2|
|747   |                \Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                     |microblaze_v10_0_5_MB_MUXF7_207                     |     1|
|748   |                \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                       |MB_FDR_208                                          |     1|
|749   |                \Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                     |microblaze_v10_0_5_MB_MUXF7_209                     |     1|
|750   |                Last_Sel_DFF                                                                     |MB_FDS                                              |    43|
|751   |                Mux_Select_Empty_LUT6                                                            |microblaze_v10_0_5_MB_LUT6__parameterized1          |     1|
|752   |                Mux_Select_OF_Valid_LUT6                                                         |microblaze_v10_0_5_MB_LUT6__parameterized2          |     1|
|753   |                OF_Valid_DFF                                                                     |MB_FDR_210                                          |     7|
|754   |              \Use_MuxCy[10].OF_Piperun_Stage                                                    |microblaze_v10_0_5_carry_and                        |     1|
|755   |                MUXCY_I                                                                          |microblaze_v10_0_5_MB_MUXCY_116                     |     1|
|756   |              \Use_MuxCy[11].OF_Piperun_Stage                                                    |microblaze_v10_0_5_carry_and_60                     |     7|
|757   |                MUXCY_I                                                                          |microblaze_v10_0_5_MB_MUXCY_115                     |     7|
|758   |              \Use_MuxCy[1].OF_Piperun_Stage                                                     |microblaze_v10_0_5_carry_and_61                     |     1|
|759   |                MUXCY_I                                                                          |microblaze_v10_0_5_MB_MUXCY_114                     |     1|
|760   |              \Use_MuxCy[2].OF_Piperun_Stage                                                     |microblaze_v10_0_5_carry_and_62                     |     2|
|761   |                MUXCY_I                                                                          |microblaze_v10_0_5_MB_MUXCY_113                     |     2|
|762   |              \Use_MuxCy[3].OF_Piperun_Stage                                                     |microblaze_v10_0_5_carry_and_63                     |     8|
|763   |                MUXCY_I                                                                          |microblaze_v10_0_5_MB_MUXCY_112                     |     8|
|764   |              \Use_MuxCy[4].OF_Piperun_Stage                                                     |microblaze_v10_0_5_carry_and_64                     |     1|
|765   |                MUXCY_I                                                                          |microblaze_v10_0_5_MB_MUXCY_111                     |     1|
|766   |              \Use_MuxCy[5].OF_Piperun_Stage                                                     |microblaze_v10_0_5_carry_and_65                     |     1|
|767   |                MUXCY_I                                                                          |microblaze_v10_0_5_MB_MUXCY_110                     |     1|
|768   |              \Use_MuxCy[6].OF_Piperun_Stage                                                     |microblaze_v10_0_5_carry_and_66                     |     1|
|769   |                MUXCY_I                                                                          |microblaze_v10_0_5_MB_MUXCY_109                     |     1|
|770   |              \Use_MuxCy[7].OF_Piperun_Stage                                                     |microblaze_v10_0_5_carry_and_67                     |     1|
|771   |                MUXCY_I                                                                          |microblaze_v10_0_5_MB_MUXCY_108                     |     1|
|772   |              \Use_MuxCy[8].OF_Piperun_Stage                                                     |microblaze_v10_0_5_carry_and_68                     |     1|
|773   |                MUXCY_I                                                                          |microblaze_v10_0_5_MB_MUXCY_107                     |     1|
|774   |              \Use_MuxCy[9].OF_Piperun_Stage                                                     |microblaze_v10_0_5_carry_and_69                     |     1|
|775   |                MUXCY_I                                                                          |microblaze_v10_0_5_MB_MUXCY_106                     |     1|
|776   |              \Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                        |microblaze_v10_0_5_MB_FDRE                          |     3|
|777   |              \Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                                        |microblaze_v10_0_5_MB_FDRE_70                       |     3|
|778   |              \Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                        |microblaze_v10_0_5_MB_FDRE_71                       |     2|
|779   |              \Using_FPGA_2.ex_byte_access_i_Inst                                                |microblaze_v10_0_5_MB_FDRE_72                       |    33|
|780   |              \Using_FPGA_2.ex_doublet_access_i_Inst                                             |microblaze_v10_0_5_MB_FDRE_73                       |     5|
|781   |              \Using_FPGA_2.ex_is_load_instr_Inst                                                |microblaze_v10_0_5_MB_FDRE_74                       |     5|
|782   |              \Using_FPGA_2.ex_is_lwx_instr_Inst                                                 |microblaze_v10_0_5_MB_FDRE_75                       |     1|
|783   |              \Using_FPGA_2.ex_is_swx_instr_Inst                                                 |microblaze_v10_0_5_MB_FDRE_76                       |     7|
|784   |              \Using_FPGA_2.ex_load_store_instr_Inst                                             |microblaze_v10_0_5_MB_FDRE_77                       |     4|
|785   |              \Using_FPGA_2.ex_reverse_mem_access_inst                                           |microblaze_v10_0_5_MB_FDRE_78                       |     1|
|786   |              \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                          |microblaze_v10_0_5_MB_FDRE_79                       |     6|
|787   |              \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                           |MB_FDR                                              |     3|
|788   |              \Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                  |microblaze_v10_0_5_MB_LUT6__parameterized3          |     1|
|789   |              \Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                  |microblaze_v10_0_5_MB_LUT6__parameterized4          |     2|
|790   |              \Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                  |microblaze_v10_0_5_MB_LUT6__parameterized3_80       |     1|
|791   |              \Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                  |microblaze_v10_0_5_MB_LUT6__parameterized4_81       |     1|
|792   |              \Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                  |microblaze_v10_0_5_MB_LUT6__parameterized3_82       |     1|
|793   |              \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                  |microblaze_v10_0_5_MB_LUT6__parameterized4_83       |     1|
|794   |              \Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                 |microblaze_v10_0_5_MB_LUT6__parameterized3_84       |     2|
|795   |              \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                 |microblaze_v10_0_5_MB_LUT6__parameterized4_85       |     1|
|796   |              \Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                 |microblaze_v10_0_5_MB_LUT6__parameterized3_86       |     1|
|797   |              \Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                 |microblaze_v10_0_5_MB_LUT6__parameterized4_87       |     1|
|798   |              \Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                 |microblaze_v10_0_5_MB_LUT6__parameterized3_88       |     1|
|799   |              \Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                 |microblaze_v10_0_5_MB_LUT6__parameterized4_89       |     1|
|800   |              \Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                  |microblaze_v10_0_5_carry_and_90                     |     1|
|801   |                MUXCY_I                                                                          |microblaze_v10_0_5_MB_MUXCY_105                     |     1|
|802   |              if_pc_incr_carry_and_0                                                             |microblaze_v10_0_5_carry_and_91                     |     2|
|803   |                MUXCY_I                                                                          |microblaze_v10_0_5_MB_MUXCY_104                     |     2|
|804   |              if_pc_incr_carry_and_3                                                             |microblaze_v10_0_5_carry_and_92                     |     1|
|805   |                MUXCY_I                                                                          |microblaze_v10_0_5_MB_MUXCY_103                     |     1|
|806   |              jump_logic_I1                                                                      |jump_logic                                          |    64|
|807   |                MUXCY_JUMP_CARRY                                                                 |microblaze_v10_0_5_MB_MUXCY_97                      |     1|
|808   |                MUXCY_JUMP_CARRY2                                                                |microblaze_v10_0_5_MB_MUXCY_98                      |     3|
|809   |                MUXCY_JUMP_CARRY3                                                                |microblaze_v10_0_5_MB_MUXCY_99                      |     2|
|810   |                MUXCY_JUMP_CARRY4                                                                |microblaze_v10_0_5_MB_MUXCY_100                     |     1|
|811   |                MUXCY_JUMP_CARRY5                                                                |microblaze_v10_0_5_MB_MUXCY_101                     |     1|
|812   |                MUXCY_JUMP_CARRY6                                                                |microblaze_v10_0_5_MB_MUXCY_102                     |    45|
|813   |              mem_PipeRun_carry_and                                                              |microblaze_v10_0_5_carry_and_93                     |     5|
|814   |                MUXCY_I                                                                          |microblaze_v10_0_5_MB_MUXCY_96                      |     5|
|815   |              mem_wait_on_ready_N_carry_or                                                       |microblaze_v10_0_5_carry_or_94                      |     2|
|816   |                MUXCY_I                                                                          |microblaze_v10_0_5_MB_MUXCY_95                      |     2|
|817   |            \Use_DBUS.DAXI_Interface_I1                                                          |DAXI_interface                                      |   105|
|818   |            \Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                            |MB_AND2B1L                                          |     1|
|819   |            \Use_Debug_Logic.Master_Core.Debug_Perf                                              |Debug                                               |   412|
|820   |              \Serial_Dbg_Intf.SRL16E_1                                                          |microblaze_v10_0_5_MB_SRL16E                        |     1|
|821   |              \Serial_Dbg_Intf.SRL16E_2                                                          |microblaze_v10_0_5_MB_SRL16E__parameterized0        |     1|
|822   |              \Serial_Dbg_Intf.SRL16E_3                                                          |microblaze_v10_0_5_MB_SRL16E__parameterized3        |     1|
|823   |              \Serial_Dbg_Intf.SRL16E_4                                                          |microblaze_v10_0_5_MB_SRL16E__parameterized4        |     5|
|824   |              \Serial_Dbg_Intf.SRL16E_7                                                          |microblaze_v10_0_5_MB_SRL16E__parameterized0_18     |     1|
|825   |              \Serial_Dbg_Intf.SRL16E_8                                                          |microblaze_v10_0_5_MB_SRL16E__parameterized0_19     |     2|
|826   |              \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                             |microblaze_v10_0_5_MB_SRL16E__parameterized1        |     1|
|827   |              \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                             |microblaze_v10_0_5_MB_SRL16E__parameterized2        |     2|
|828   |              \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                             |microblaze_v10_0_5_MB_SRL16E__parameterized0_20     |     1|
|829   |              \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                             |microblaze_v10_0_5_MB_SRL16E__parameterized0_21     |     1|
|830   |              \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                             |microblaze_v10_0_5_MB_SRL16E__parameterized1_22     |     1|
|831   |              \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                             |microblaze_v10_0_5_MB_SRL16E__parameterized2_23     |     2|
|832   |              \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                             |microblaze_v10_0_5_MB_SRL16E__parameterized0_24     |     1|
|833   |              \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                             |microblaze_v10_0_5_MB_SRL16E__parameterized0_25     |     1|
|834   |              \Serial_Dbg_Intf.sync_dbg_brk_hit                                                  |mb_sync_bit__parameterized4                         |     1|
|835   |              \Serial_Dbg_Intf.sync_dbg_hit                                                      |mb_sync_vec                                         |     1|
|836   |                \sync_bits[0].sync_bit                                                           |mb_sync_bit__parameterized4_59                      |     1|
|837   |              \Serial_Dbg_Intf.sync_dbg_wakeup                                                   |mb_sync_bit__parameterized1_26                      |     3|
|838   |              \Serial_Dbg_Intf.sync_pause                                                        |mb_sync_bit__parameterized4_27                      |     2|
|839   |              \Serial_Dbg_Intf.sync_running_clock                                                |mb_sync_bit__parameterized4_28                      |     1|
|840   |              \Serial_Dbg_Intf.sync_sample                                                       |mb_sync_vec__parameterized1                         |    30|
|841   |                \sync_bits[0].sync_bit                                                           |mb_sync_bit_49                                      |     3|
|842   |                \sync_bits[1].sync_bit                                                           |mb_sync_bit_50                                      |     3|
|843   |                \sync_bits[2].sync_bit                                                           |mb_sync_bit_51                                      |     5|
|844   |                \sync_bits[3].sync_bit                                                           |mb_sync_bit_52                                      |     3|
|845   |                \sync_bits[4].sync_bit                                                           |mb_sync_bit_53                                      |     3|
|846   |                \sync_bits[5].sync_bit                                                           |mb_sync_bit_54                                      |     2|
|847   |                \sync_bits[6].sync_bit                                                           |mb_sync_bit_55                                      |     3|
|848   |                \sync_bits[7].sync_bit                                                           |mb_sync_bit_56                                      |     4|
|849   |                \sync_bits[8].sync_bit                                                           |mb_sync_bit_57                                      |     2|
|850   |                \sync_bits[9].sync_bit                                                           |mb_sync_bit_58                                      |     2|
|851   |              \Serial_Dbg_Intf.sync_sleep                                                        |mb_sync_bit__parameterized4_29                      |     2|
|852   |              \Serial_Dbg_Intf.sync_stop_CPU                                                     |mb_sync_bit__parameterized4_30                      |     1|
|853   |              \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I              |address_hit                                         |    22|
|854   |                \Compare[0].MUXCY_I                                                              |microblaze_v10_0_5_MB_MUXCY_33                      |     1|
|855   |                \Compare[0].SRLC16E_I                                                            |MB_SRLC16E                                          |     3|
|856   |                \Compare[1].MUXCY_I                                                              |microblaze_v10_0_5_MB_MUXCY_34                      |     1|
|857   |                \Compare[1].SRLC16E_I                                                            |MB_SRLC16E_35                                       |     1|
|858   |                \Compare[2].MUXCY_I                                                              |microblaze_v10_0_5_MB_MUXCY_36                      |     1|
|859   |                \Compare[2].SRLC16E_I                                                            |MB_SRLC16E_37                                       |     1|
|860   |                \Compare[3].MUXCY_I                                                              |microblaze_v10_0_5_MB_MUXCY_38                      |     1|
|861   |                \Compare[3].SRLC16E_I                                                            |MB_SRLC16E_39                                       |     1|
|862   |                \Compare[4].MUXCY_I                                                              |microblaze_v10_0_5_MB_MUXCY_40                      |     1|
|863   |                \Compare[4].SRLC16E_I                                                            |MB_SRLC16E_41                                       |     1|
|864   |                \Compare[5].MUXCY_I                                                              |microblaze_v10_0_5_MB_MUXCY_42                      |     1|
|865   |                \Compare[5].SRLC16E_I                                                            |MB_SRLC16E_43                                       |     1|
|866   |                \Compare[6].MUXCY_I                                                              |microblaze_v10_0_5_MB_MUXCY_44                      |     1|
|867   |                \Compare[6].SRLC16E_I                                                            |MB_SRLC16E_45                                       |     1|
|868   |                \Compare[7].MUXCY_I                                                              |microblaze_v10_0_5_MB_MUXCY_46                      |     1|
|869   |                \Compare[7].SRLC16E_I                                                            |MB_SRLC16E_47                                       |     1|
|870   |                \The_First_BreakPoints.MUXCY_Post                                                |microblaze_v10_0_5_MB_MUXCY_48                      |     4|
|871   |              sync_trig_ack_in_0                                                                 |mb_sync_bit__parameterized1_31                      |     2|
|872   |              sync_trig_out_0                                                                    |mb_sync_bit__parameterized1_32                      |     4|
|873   |            instr_mux_I                                                                          |instr_mux                                           |    19|
|874   |              \Mux_LD.LD_inst                                                                    |mux_bus                                             |    19|
|875   |                \Mux_Loop[0].I_MUX_LUT6                                                          |MB_LUT6_2__parameterized3                           |     4|
|876   |                \Mux_Loop[10].I_MUX_LUT6                                                         |MB_LUT6_2__parameterized3_3                         |     1|
|877   |                \Mux_Loop[11].I_MUX_LUT6                                                         |MB_LUT6_2__parameterized3_4                         |     1|
|878   |                \Mux_Loop[12].I_MUX_LUT6                                                         |MB_LUT6_2__parameterized3_5                         |     1|
|879   |                \Mux_Loop[13].I_MUX_LUT6                                                         |MB_LUT6_2__parameterized3_6                         |     1|
|880   |                \Mux_Loop[14].I_MUX_LUT6                                                         |MB_LUT6_2__parameterized3_7                         |     1|
|881   |                \Mux_Loop[15].I_MUX_LUT6                                                         |MB_LUT6_2__parameterized3_8                         |     1|
|882   |                \Mux_Loop[1].I_MUX_LUT6                                                          |MB_LUT6_2__parameterized3_9                         |     1|
|883   |                \Mux_Loop[2].I_MUX_LUT6                                                          |MB_LUT6_2__parameterized3_10                        |     1|
|884   |                \Mux_Loop[3].I_MUX_LUT6                                                          |MB_LUT6_2__parameterized3_11                        |     1|
|885   |                \Mux_Loop[4].I_MUX_LUT6                                                          |MB_LUT6_2__parameterized3_12                        |     1|
|886   |                \Mux_Loop[5].I_MUX_LUT6                                                          |MB_LUT6_2__parameterized3_13                        |     1|
|887   |                \Mux_Loop[6].I_MUX_LUT6                                                          |MB_LUT6_2__parameterized3_14                        |     1|
|888   |                \Mux_Loop[7].I_MUX_LUT6                                                          |MB_LUT6_2__parameterized3_15                        |     1|
|889   |                \Mux_Loop[8].I_MUX_LUT6                                                          |MB_LUT6_2__parameterized3_16                        |     1|
|890   |                \Mux_Loop[9].I_MUX_LUT6                                                          |MB_LUT6_2__parameterized3_17                        |     1|
|891   |            mem_databus_ready_sel_carry_or                                                       |microblaze_v10_0_5_carry_or                         |     1|
|892   |              MUXCY_I                                                                            |microblaze_v10_0_5_MB_MUXCY                         |     1|
|893   |          Reset_DFF                                                                              |mb_sync_bit                                         |     2|
|894   |          \Using_Async_Interrupt.Interrupt_DFF                                                   |mb_sync_bit__parameterized1                         |     1|
|895   |          \Using_Async_Wakeup_0.Wakeup_DFF                                                       |mb_sync_bit_1                                       |     2|
|896   |          \Using_Async_Wakeup_1.Wakeup_DFF                                                       |mb_sync_bit_2                                       |     3|
|897   |    microblaze_0_axi_intc                                                                        |design_1_microblaze_0_axi_intc_0                    |   224|
|898   |      U0                                                                                         |axi_intc                                            |   224|
|899   |        AXI_LITE_IPIF_I                                                                          |axi_lite_ipif__parameterized4                       |   133|
|900   |          I_SLAVE_ATTACHMENT                                                                     |slave_attachment__parameterized4                    |   133|
|901   |            I_DECODER                                                                            |address_decoder__parameterized4                     |    73|
|902   |        INTC_CORE_I                                                                              |intc_core                                           |    87|
|903   |    microblaze_0_axi_periph                                                                      |design_1_microblaze_0_axi_periph_0                  |   525|
|904   |      xbar                                                                                       |design_1_xbar_0                                     |   525|
|905   |        inst                                                                                     |axi_crossbar_v2_1_16_axi_crossbar                   |   525|
|906   |          \gen_sasd.crossbar_sasd_0                                                              |axi_crossbar_v2_1_16_crossbar_sasd                  |   525|
|907   |            addr_arbiter_inst                                                                    |axi_crossbar_v2_1_16_addr_arbiter_sasd              |   190|
|908   |            \gen_decerr.decerr_slave_inst                                                        |axi_crossbar_v2_1_16_decerr_slave                   |    14|
|909   |            reg_slice_r                                                                          |axi_register_slice_v2_1_15_axic_register_slice      |   270|
|910   |            splitter_ar                                                                          |axi_crossbar_v2_1_16_splitter__parameterized0       |     8|
|911   |            splitter_aw                                                                          |axi_crossbar_v2_1_16_splitter                       |    18|
|912   |    microblaze_0_xlconcat                                                                        |design_1_microblaze_0_xlconcat_0                    |     0|
|913   |    rst_clk_wiz_1_100M                                                                           |design_1_rst_clk_wiz_1_100M_0                       |    66|
|914   |      U0                                                                                         |proc_sys_reset                                      |    66|
|915   |        EXT_LPF                                                                                  |lpf                                                 |    23|
|916   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                             |cdc_sync__parameterized2                            |     6|
|917   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                             |cdc_sync__parameterized2_0                          |     6|
|918   |        SEQ                                                                                      |sequence_psr                                        |    38|
|919   |          SEQ_COUNTER                                                                            |proc_sys_reset_v5_0_12_upcnt_n                      |    13|
|920   |    microblaze_0_local_memory                                                                    |microblaze_0_local_memory_imp_1K0VQXK               |    47|
|921   |      dlmb_bram_if_cntlr                                                                         |design_1_dlmb_bram_if_cntlr_0                       |     8|
|922   |        U0                                                                                       |lmb_bram_if_cntlr                                   |     8|
|923   |      dlmb_v10                                                                                   |design_1_dlmb_v10_0                                 |     1|
|924   |        U0                                                                                       |lmb_v10                                             |     1|
|925   |      ilmb_bram_if_cntlr                                                                         |design_1_ilmb_bram_if_cntlr_0                       |     7|
|926   |        U0                                                                                       |lmb_bram_if_cntlr__parameterized1                   |     7|
|927   |      ilmb_v10                                                                                   |design_1_ilmb_v10_0                                 |     1|
|928   |        U0                                                                                       |lmb_v10__1                                          |     1|
|929   |      lmb_bram                                                                                   |design_1_lmb_bram_0                                 |    30|
|930   |        U0                                                                                       |blk_mem_gen_v8_4_1__parameterized1                  |    30|
|931   |          inst_blk_mem_gen                                                                       |blk_mem_gen_v8_4_1_synth__parameterized0            |    30|
|932   |            \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                               |blk_mem_gen_top__parameterized0                     |    30|
|933   |              \valid.cstr                                                                        |blk_mem_gen_generic_cstr__parameterized0            |    30|
|934   |                \ramloop[0].ram.r                                                                |blk_mem_gen_prim_width__parameterized0              |     3|
|935   |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper                            |     1|
|936   |                \ramloop[1].ram.r                                                                |blk_mem_gen_prim_width__parameterized1              |     1|
|937   |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized0            |     1|
|938   |                \ramloop[2].ram.r                                                                |blk_mem_gen_prim_width__parameterized2              |     1|
|939   |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized1            |     1|
|940   |                \ramloop[3].ram.r                                                                |blk_mem_gen_prim_width__parameterized3              |     1|
|941   |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized2            |     1|
|942   |                \ramloop[4].ram.r                                                                |blk_mem_gen_prim_width__parameterized4              |     1|
|943   |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized3            |     1|
|944   |                \ramloop[5].ram.r                                                                |blk_mem_gen_prim_width__parameterized5              |     1|
|945   |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized4            |     1|
|946   |                \ramloop[6].ram.r                                                                |blk_mem_gen_prim_width__parameterized6              |     1|
|947   |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized5            |     1|
|948   |                \ramloop[7].ram.r                                                                |blk_mem_gen_prim_width__parameterized7              |    21|
|949   |                  \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized6            |     5|
+------+-------------------------------------------------------------------------------------------------+----------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:26 ; elapsed = 00:09:15 . Memory (MB): peak = 1426.309 ; gain = 1085.438
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 347 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:13 ; elapsed = 00:08:54 . Memory (MB): peak = 1426.309 ; gain = 894.188
Synthesis Optimization Complete : Time (s): cpu = 00:08:26 ; elapsed = 00:09:16 . Memory (MB): peak = 1426.309 ; gain = 1085.438
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1209 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 437 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 75 instances
  FD => FDRE: 8 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 181 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 3 instances
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  MULT_AND => LUT2: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 16 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 16 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
1222 Infos, 276 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:35 ; elapsed = 00:09:27 . Memory (MB): peak = 1426.309 ; gain = 1092.332
INFO: [Common 17-1381] The checkpoint 'D:/01_Xilinx_FPGA/00_BasicMicroblaze/BasicMicroblaze/BasicMicroblaze.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.261 . Memory (MB): peak = 1426.309 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Aug 22 14:12:24 2019...
