

================================================================
== Vivado HLS Report for 'PE_11'
================================================================
* Date:           Thu Jan  9 20:27:58 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hypercube_kernel
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.329|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  2704783|    1|  2704783|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+---------+------------+-----------+-----------+------+----------+
        |             |    Latency    |  Iteration |  Initiation Interval  | Trip |          |
        |  Loop Name  | min |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +-------------+-----+---------+------------+-----------+-----------+------+----------+
        |- Loop 1     |   20|  2704760| 2 ~ 270476 |          -|          -|    10|    no    |
        | + Loop 1.1  |   50|       50|           5|          -|          -|    10|    no    |
        |- Loop 2     |   10|       10|           2|          1|          1|    10|    yes   |
        +-------------+-----+---------+------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 39 40 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 42 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 38 39 
12 --> 13 
13 --> 14 18 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 13 
18 --> 19 20 
19 --> 20 
20 --> 21 22 
21 --> 22 
22 --> 23 24 
23 --> 24 
24 --> 25 26 
25 --> 26 
26 --> 27 28 
27 --> 28 
28 --> 29 30 
29 --> 30 
30 --> 31 32 
31 --> 32 
32 --> 33 34 
33 --> 34 
34 --> 35 36 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 11 
39 --> 41 40 
40 --> 39 
41 --> 42 
42 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.38>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%outdata_q_V_read17 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %outdata_q_V_read)"   --->   Operation 43 'read' 'outdata_q_V_read17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%indata_q_V_offset_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %indata_q_V_offset)"   --->   Operation 44 'read' 'indata_q_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%max_vals_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %max_vals_V)"   --->   Operation 45 'read' 'max_vals_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%stage_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %stage)"   --->   Operation 46 'read' 'stage_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%A_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %A)"   --->   Operation 47 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_outdata_f_V = alloca [10 x i32], align 4" [../../../../src/hypercube_kernel.cpp:243]   --->   Operation 48 'alloca' 'tmp_outdata_f_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%indexcnt = alloca [10 x i32], align 16" [../../../../src/hypercube_kernel.cpp:246]   --->   Operation 49 'alloca' 'indexcnt' <Predicate = true> <Delay = 0.00> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 50 [1/1] (0.65ns)   --->   "%icmp_ln241 = icmp eq i4 %stage_read, 0" [../../../../src/hypercube_kernel.cpp:241]   --->   Operation 50 'icmp' 'icmp_ln241' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_695 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %A_read, i32 31)" [../../../../src/hypercube_kernel.cpp:241]   --->   Operation 51 'bitselect' 'tmp_695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.12ns)   --->   "%or_ln241 = or i1 %icmp_ln241, %tmp_695" [../../../../src/hypercube_kernel.cpp:241]   --->   Operation 52 'or' 'or_ln241' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.60ns)   --->   "br i1 %or_ln241, label %._crit_edge, label %.preheader65.preheader" [../../../../src/hypercube_kernel.cpp:241]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_outdata_q_V_73 = alloca i32"   --->   Operation 54 'alloca' 'tmp_outdata_q_V_73' <Predicate = (!or_ln241)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%indexbit_0 = alloca i32"   --->   Operation 55 'alloca' 'indexbit_0' <Predicate = (!or_ln241)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%firstflag_0 = alloca i1"   --->   Operation 56 'alloca' 'firstflag_0' <Predicate = (!or_ln241)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%cnt_67 = alloca i32"   --->   Operation 57 'alloca' 'cnt_67' <Predicate = (!or_ln241)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_outdata_q_V_012 = alloca i32"   --->   Operation 58 'alloca' 'tmp_outdata_q_V_012' <Predicate = (!or_ln241)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%indexcnt_addr = getelementptr inbounds [10 x i32]* %indexcnt, i64 0, i64 0" [../../../../src/hypercube_kernel.cpp:252]   --->   Operation 59 'getelementptr' 'indexcnt_addr' <Predicate = (!or_ln241)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.59ns)   --->   "store i32 0, i32* %indexcnt_addr, align 16" [../../../../src/hypercube_kernel.cpp:252]   --->   Operation 60 'store' <Predicate = (!or_ln241)> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 61 [1/1] (0.60ns)   --->   "store i32 0, i32* %cnt_67" [../../../../src/hypercube_kernel.cpp:254]   --->   Operation 61 'store' <Predicate = (!or_ln241)> <Delay = 0.60>
ST_1 : Operation 62 [1/1] (0.60ns)   --->   "store i1 true, i1* %firstflag_0" [../../../../src/hypercube_kernel.cpp:254]   --->   Operation 62 'store' <Predicate = (!or_ln241)> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.59>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%indexcnt_addr_596 = getelementptr inbounds [10 x i32]* %indexcnt, i64 0, i64 1" [../../../../src/hypercube_kernel.cpp:252]   --->   Operation 63 'getelementptr' 'indexcnt_addr_596' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.59ns)   --->   "store i32 0, i32* %indexcnt_addr_596, align 4" [../../../../src/hypercube_kernel.cpp:252]   --->   Operation 64 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 0.59>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%indexcnt_addr_597 = getelementptr inbounds [10 x i32]* %indexcnt, i64 0, i64 2" [../../../../src/hypercube_kernel.cpp:252]   --->   Operation 65 'getelementptr' 'indexcnt_addr_597' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.59ns)   --->   "store i32 0, i32* %indexcnt_addr_597, align 8" [../../../../src/hypercube_kernel.cpp:252]   --->   Operation 66 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 0.59>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%indexcnt_addr_598 = getelementptr inbounds [10 x i32]* %indexcnt, i64 0, i64 3" [../../../../src/hypercube_kernel.cpp:252]   --->   Operation 67 'getelementptr' 'indexcnt_addr_598' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.59ns)   --->   "store i32 0, i32* %indexcnt_addr_598, align 4" [../../../../src/hypercube_kernel.cpp:252]   --->   Operation 68 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 0.59>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%indexcnt_addr_599 = getelementptr inbounds [10 x i32]* %indexcnt, i64 0, i64 4" [../../../../src/hypercube_kernel.cpp:252]   --->   Operation 69 'getelementptr' 'indexcnt_addr_599' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.59ns)   --->   "store i32 0, i32* %indexcnt_addr_599, align 16" [../../../../src/hypercube_kernel.cpp:252]   --->   Operation 70 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 6 <SV = 5> <Delay = 0.59>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%indexcnt_addr_600 = getelementptr inbounds [10 x i32]* %indexcnt, i64 0, i64 5" [../../../../src/hypercube_kernel.cpp:252]   --->   Operation 71 'getelementptr' 'indexcnt_addr_600' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.59ns)   --->   "store i32 0, i32* %indexcnt_addr_600, align 4" [../../../../src/hypercube_kernel.cpp:252]   --->   Operation 72 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 7 <SV = 6> <Delay = 0.59>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%indexcnt_addr_601 = getelementptr inbounds [10 x i32]* %indexcnt, i64 0, i64 6" [../../../../src/hypercube_kernel.cpp:252]   --->   Operation 73 'getelementptr' 'indexcnt_addr_601' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.59ns)   --->   "store i32 0, i32* %indexcnt_addr_601, align 8" [../../../../src/hypercube_kernel.cpp:252]   --->   Operation 74 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 8 <SV = 7> <Delay = 0.59>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%indexcnt_addr_602 = getelementptr inbounds [10 x i32]* %indexcnt, i64 0, i64 7" [../../../../src/hypercube_kernel.cpp:252]   --->   Operation 75 'getelementptr' 'indexcnt_addr_602' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.59ns)   --->   "store i32 0, i32* %indexcnt_addr_602, align 4" [../../../../src/hypercube_kernel.cpp:252]   --->   Operation 76 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 9 <SV = 8> <Delay = 0.59>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%indexcnt_addr_603 = getelementptr inbounds [10 x i32]* %indexcnt, i64 0, i64 8" [../../../../src/hypercube_kernel.cpp:252]   --->   Operation 77 'getelementptr' 'indexcnt_addr_603' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.59ns)   --->   "store i32 0, i32* %indexcnt_addr_603, align 16" [../../../../src/hypercube_kernel.cpp:252]   --->   Operation 78 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 10 <SV = 9> <Delay = 2.03>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([10 x i32]* %indexcnt, [1 x i8]* @p_str, [14 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [../../../../src/hypercube_kernel.cpp:247]   --->   Operation 79 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.33ns)   --->   "%add_ln249 = add i4 -1, %stage_read" [../../../../src/hypercube_kernel.cpp:249]   --->   Operation 80 'add' 'add_ln249' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i4 %add_ln249 to i32" [../../../../src/hypercube_kernel.cpp:249]   --->   Operation 81 'zext' 'zext_ln249' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln249_133 = zext i4 %add_ln249 to i11" [../../../../src/hypercube_kernel.cpp:249]   --->   Operation 82 'zext' 'zext_ln249_133' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.55ns)   --->   "%shl_ln249 = shl i11 1, %zext_ln249_133" [../../../../src/hypercube_kernel.cpp:249]   --->   Operation 83 'shl' 'shl_ln249' <Predicate = true> <Delay = 0.55> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 84 [1/1] (0.53ns)   --->   "%indexbit = add i11 -1, %shl_ln249" [../../../../src/hypercube_kernel.cpp:249]   --->   Operation 84 'add' 'indexbit' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln249_134 = zext i11 %indexbit to i32" [../../../../src/hypercube_kernel.cpp:249]   --->   Operation 85 'zext' 'zext_ln249_134' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%indexcnt_addr_604 = getelementptr inbounds [10 x i32]* %indexcnt, i64 0, i64 9" [../../../../src/hypercube_kernel.cpp:252]   --->   Operation 86 'getelementptr' 'indexcnt_addr_604' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.59ns)   --->   "store i32 0, i32* %indexcnt_addr_604, align 4" [../../../../src/hypercube_kernel.cpp:252]   --->   Operation 87 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln256 = trunc i32 %A_read to i31" [../../../../src/hypercube_kernel.cpp:256]   --->   Operation 88 'trunc' 'trunc_ln256' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.60ns)   --->   "store i32 %zext_ln249_134, i32* %indexbit_0" [../../../../src/hypercube_kernel.cpp:254]   --->   Operation 89 'store' <Predicate = true> <Delay = 0.60>
ST_10 : Operation 90 [1/1] (0.60ns)   --->   "br label %.preheader65" [../../../../src/hypercube_kernel.cpp:254]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.60>

State 11 <SV = 10> <Delay = 1.53>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%i1_0 = phi i4 [ 0, %.preheader65.preheader ], [ %i, %.preheader65.backedge ]"   --->   Operation 91 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_outdata_q_V_73_load = load i32* %tmp_outdata_q_V_73"   --->   Operation 92 'load' 'tmp_outdata_q_V_73_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln254 = zext i4 %i1_0 to i10" [../../../../src/hypercube_kernel.cpp:254]   --->   Operation 93 'zext' 'zext_ln254' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln254_67 = zext i4 %i1_0 to i32" [../../../../src/hypercube_kernel.cpp:254]   --->   Operation 94 'zext' 'zext_ln254_67' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.65ns)   --->   "%icmp_ln254 = icmp eq i4 %i1_0, -6" [../../../../src/hypercube_kernel.cpp:254]   --->   Operation 95 'icmp' 'icmp_ln254' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 96 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.33ns)   --->   "%i = add i4 %i1_0, 1" [../../../../src/hypercube_kernel.cpp:254]   --->   Operation 97 'add' 'i' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %icmp_ln254, label %.preheader.preheader, label %1" [../../../../src/hypercube_kernel.cpp:254]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (1.05ns)   --->   "%ashr_ln255 = ashr i32 %A_read, %zext_ln254_67" [../../../../src/hypercube_kernel.cpp:255]   --->   Operation 99 'ashr' 'ashr_ln255' <Predicate = (!icmp_ln254)> <Delay = 1.05> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln255 = trunc i32 %ashr_ln255 to i1" [../../../../src/hypercube_kernel.cpp:255]   --->   Operation 100 'trunc' 'trunc_ln255' <Predicate = (!icmp_ln254)> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %trunc_ln255, label %2, label %.preheader65.backedge" [../../../../src/hypercube_kernel.cpp:255]   --->   Operation 101 'br' <Predicate = (!icmp_ln254)> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node parents)   --->   "%shl_ln256 = shl i10 1, %zext_ln254" [../../../../src/hypercube_kernel.cpp:256]   --->   Operation 102 'shl' 'shl_ln256' <Predicate = (!icmp_ln254 & trunc_ln255)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node parents)   --->   "%zext_ln256 = zext i10 %shl_ln256 to i31" [../../../../src/hypercube_kernel.cpp:256]   --->   Operation 103 'zext' 'zext_ln256' <Predicate = (!icmp_ln254 & trunc_ln255)> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.55ns) (out node of the LUT)   --->   "%parents = xor i31 %zext_ln256, %trunc_ln256" [../../../../src/hypercube_kernel.cpp:256]   --->   Operation 104 'xor' 'parents' <Predicate = (!icmp_ln254 & trunc_ln255)> <Delay = 0.55> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [2/2] (0.00ns)   --->   "%s_V = call fastcc i32 @calc_bdeu_local_score(i4 %i1_0, i31 %parents, [1000 x i32]* %dataset_V, i32 %max_vals_V_read)" [../../../../src/hypercube_kernel.cpp:257]   --->   Operation 105 'call' 's_V' <Predicate = (!icmp_ln254 & trunc_ln255)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 106 [1/1] (0.60ns)   --->   "br label %.preheader"   --->   Operation 106 'br' <Predicate = (icmp_ln254)> <Delay = 0.60>

State 12 <SV = 11> <Delay = 0.60>
ST_12 : Operation 107 [1/2] (0.00ns)   --->   "%s_V = call fastcc i32 @calc_bdeu_local_score(i4 %i1_0, i31 %parents, [1000 x i32]* %dataset_V, i32 %max_vals_V_read)" [../../../../src/hypercube_kernel.cpp:257]   --->   Operation 107 'call' 's_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 108 [1/1] (0.60ns)   --->   "br label %3" [../../../../src/hypercube_kernel.cpp:259]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.60>

State 13 <SV = 12> <Delay = 0.89>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i32 [ %s_V, %2 ], [ %f_V_134, %_ifconv ]"   --->   Operation 109 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%k_0 = phi i4 [ 0, %2 ], [ %k, %_ifconv ]"   --->   Operation 110 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln259 = zext i4 %k_0 to i10" [../../../../src/hypercube_kernel.cpp:259]   --->   Operation 111 'zext' 'zext_ln259' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.65ns)   --->   "%icmp_ln259 = icmp eq i4 %k_0, -6" [../../../../src/hypercube_kernel.cpp:259]   --->   Operation 112 'icmp' 'icmp_ln259' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 113 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.33ns)   --->   "%k = add i4 %k_0, 1" [../../../../src/hypercube_kernel.cpp:259]   --->   Operation 114 'add' 'k' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %icmp_ln259, label %.preheader.0, label %_ifconv" [../../../../src/hypercube_kernel.cpp:259]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%indexbit_0_load54 = load i32* %indexbit_0" [../../../../src/hypercube_kernel.cpp:254]   --->   Operation 116 'load' 'indexbit_0_load54' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln260)   --->   "%shl_ln260 = shl i10 1, %zext_ln259" [../../../../src/hypercube_kernel.cpp:260]   --->   Operation 117 'shl' 'shl_ln260' <Predicate = (!icmp_ln259)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln260)   --->   "%trunc_ln254_67 = trunc i32 %indexbit_0_load54 to i10" [../../../../src/hypercube_kernel.cpp:254]   --->   Operation 118 'trunc' 'trunc_ln254_67' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln260)   --->   "%and_ln260 = and i10 %shl_ln260, %trunc_ln254_67" [../../../../src/hypercube_kernel.cpp:260]   --->   Operation 119 'and' 'and_ln260' <Predicate = (!icmp_ln259)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (0.60ns) (out node of the LUT)   --->   "%icmp_ln260 = icmp eq i10 %and_ln260, 0" [../../../../src/hypercube_kernel.cpp:260]   --->   Operation 120 'icmp' 'icmp_ln260' <Predicate = (!icmp_ln259)> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln261 = zext i4 %k_0 to i64" [../../../../src/hypercube_kernel.cpp:261]   --->   Operation 121 'zext' 'zext_ln261' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%indexcnt_addr_4 = getelementptr inbounds [10 x i32]* %indexcnt, i64 0, i64 %zext_ln261" [../../../../src/hypercube_kernel.cpp:261]   --->   Operation 122 'getelementptr' 'indexcnt_addr_4' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_13 : Operation 123 [2/2] (0.59ns)   --->   "%indexcnt_load = load i32* %indexcnt_addr_4, align 4" [../../../../src/hypercube_kernel.cpp:261]   --->   Operation 123 'load' 'indexcnt_load' <Predicate = (!icmp_ln259)> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%indexbit_0_load52 = load i32* %indexbit_0" [../../../../src/hypercube_kernel.cpp:254]   --->   Operation 124 'load' 'indexbit_0_load52' <Predicate = (icmp_ln259)> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln254 = trunc i32 %indexbit_0_load52 to i1" [../../../../src/hypercube_kernel.cpp:254]   --->   Operation 125 'trunc' 'trunc_ln254' <Predicate = (icmp_ln259)> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %trunc_ln254, label %4, label %._crit_edge68.0" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 126 'br' <Predicate = (icmp_ln259)> <Delay = 0.00>
ST_13 : Operation 127 [2/2] (0.59ns)   --->   "%indexcnt_load_661 = load i32* %indexcnt_addr, align 16" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 127 'load' 'indexcnt_load_661' <Predicate = (icmp_ln259 & trunc_ln254)> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 14 <SV = 13> <Delay = 1.43>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_145 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_0, i3 0)" [/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../../../../src/hypercube_kernel.cpp:261]   --->   Operation 128 'bitconcatenate' 'tmp_145' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln1495 = zext i7 %tmp_145 to i8" [/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../../../../src/hypercube_kernel.cpp:261]   --->   Operation 129 'zext' 'zext_ln1495' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_146 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %k_0, i1 false)" [/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../../../../src/hypercube_kernel.cpp:261]   --->   Operation 130 'bitconcatenate' 'tmp_146' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln1495_67 = zext i5 %tmp_146 to i8" [/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../../../../src/hypercube_kernel.cpp:261]   --->   Operation 131 'zext' 'zext_ln1495_67' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1495 = add i8 %zext_ln1495, %zext_ln1495_67" [/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../../../../src/hypercube_kernel.cpp:261]   --->   Operation 132 'add' 'add_ln1495' <Predicate = (!icmp_ln260)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 133 [1/2] (0.59ns)   --->   "%indexcnt_load = load i32* %indexcnt_addr_4, align 4" [../../../../src/hypercube_kernel.cpp:261]   --->   Operation 133 'load' 'indexcnt_load' <Predicate = true> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln1495 = trunc i32 %indexcnt_load to i8" [/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../../../../src/hypercube_kernel.cpp:261]   --->   Operation 134 'trunc' 'trunc_ln1495' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1495_67 = add i8 %trunc_ln1495, %add_ln1495" [/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../../../../src/hypercube_kernel.cpp:261]   --->   Operation 135 'add' 'add_ln1495_67' <Predicate = (!icmp_ln260)> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 1.15>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln1495 = sext i8 %add_ln1495_67 to i64" [/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../../../../src/hypercube_kernel.cpp:261]   --->   Operation 136 'sext' 'sext_ln1495' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%indata_10_f_V_addr = getelementptr [100 x i32]* %indata_10_f_V, i64 0, i64 %sext_ln1495" [/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../../../../src/hypercube_kernel.cpp:261]   --->   Operation 137 'getelementptr' 'indata_10_f_V_addr' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%indata_80_f_V_addr = getelementptr [100 x i32]* %indata_80_f_V, i64 0, i64 %sext_ln1495" [/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../../../../src/hypercube_kernel.cpp:261]   --->   Operation 138 'getelementptr' 'indata_80_f_V_addr' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%indata_150_f_V_addr = getelementptr [100 x i32]* %indata_150_f_V, i64 0, i64 %sext_ln1495" [/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../../../../src/hypercube_kernel.cpp:261]   --->   Operation 139 'getelementptr' 'indata_150_f_V_addr' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%indata_220_f_V_addr = getelementptr [100 x i32]* %indata_220_f_V, i64 0, i64 %sext_ln1495" [/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../../../../src/hypercube_kernel.cpp:261]   --->   Operation 140 'getelementptr' 'indata_220_f_V_addr' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_15 : Operation 141 [2/2] (1.15ns)   --->   "%indata_10_f_V_load = load i32* %indata_10_f_V_addr, align 4" [/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../../../../src/hypercube_kernel.cpp:261]   --->   Operation 141 'load' 'indata_10_f_V_load' <Predicate = (!icmp_ln260)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_15 : Operation 142 [2/2] (1.15ns)   --->   "%indata_80_f_V_load = load i32* %indata_80_f_V_addr, align 4" [/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../../../../src/hypercube_kernel.cpp:261]   --->   Operation 142 'load' 'indata_80_f_V_load' <Predicate = (!icmp_ln260)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_15 : Operation 143 [2/2] (1.15ns)   --->   "%indata_150_f_V_load = load i32* %indata_150_f_V_addr, align 4" [/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../../../../src/hypercube_kernel.cpp:261]   --->   Operation 143 'load' 'indata_150_f_V_load' <Predicate = (!icmp_ln260)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_15 : Operation 144 [2/2] (1.15ns)   --->   "%indata_220_f_V_load = load i32* %indata_220_f_V_addr, align 4" [/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../../../../src/hypercube_kernel.cpp:261]   --->   Operation 144 'load' 'indata_220_f_V_load' <Predicate = (!icmp_ln260)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 16 <SV = 15> <Delay = 2.22>
ST_16 : Operation 145 [1/2] (1.15ns)   --->   "%indata_10_f_V_load = load i32* %indata_10_f_V_addr, align 4" [/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../../../../src/hypercube_kernel.cpp:261]   --->   Operation 145 'load' 'indata_10_f_V_load' <Predicate = (!icmp_ln260)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_16 : Operation 146 [1/2] (1.15ns)   --->   "%indata_80_f_V_load = load i32* %indata_80_f_V_addr, align 4" [/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../../../../src/hypercube_kernel.cpp:261]   --->   Operation 146 'load' 'indata_80_f_V_load' <Predicate = (!icmp_ln260)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_16 : Operation 147 [1/2] (1.15ns)   --->   "%indata_150_f_V_load = load i32* %indata_150_f_V_addr, align 4" [/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../../../../src/hypercube_kernel.cpp:261]   --->   Operation 147 'load' 'indata_150_f_V_load' <Predicate = (!icmp_ln260)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_16 : Operation 148 [1/2] (1.15ns)   --->   "%indata_220_f_V_load = load i32* %indata_220_f_V_addr, align 4" [/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../../../../src/hypercube_kernel.cpp:261]   --->   Operation 148 'load' 'indata_220_f_V_load' <Predicate = (!icmp_ln260)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_16 : Operation 149 [1/1] (1.06ns)   --->   "%tmp = call i32 @_ssdm_op_Mux.ap_auto.252i32.i8(i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 %indata_10_f_V_load, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 %indata_80_f_V_load, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 %indata_150_f_V_load, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 %indata_220_f_V_load, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i8 %indata_q_V_offset_read)" [/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../../../../src/hypercube_kernel.cpp:261]   --->   Operation 149 'mux' 'tmp' <Predicate = (!icmp_ln260)> <Delay = 1.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.08>
ST_17 : Operation 150 [1/1] (0.85ns)   --->   "%icmp_ln1495 = icmp slt i32 %p_Val2_s, %tmp" [/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../../../../src/hypercube_kernel.cpp:261]   --->   Operation 150 'icmp' 'icmp_ln1495' <Predicate = (!icmp_ln260)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node f_V_134)   --->   "%f_V_133 = select i1 %icmp_ln1495, i32 %tmp, i32 %p_Val2_s" [/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../../../../src/hypercube_kernel.cpp:261]   --->   Operation 151 'select' 'f_V_133' <Predicate = (!icmp_ln260)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 152 [1/1] (0.22ns) (out node of the LUT)   --->   "%f_V_134 = select i1 %icmp_ln260, i32 %p_Val2_s, i32 %f_V_133" [../../../../src/hypercube_kernel.cpp:260]   --->   Operation 152 'select' 'f_V_134' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 153 [1/1] (0.00ns)   --->   "br label %3" [../../../../src/hypercube_kernel.cpp:259]   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 13> <Delay = 1.85>
ST_18 : Operation 154 [1/2] (0.59ns)   --->   "%indexcnt_load_661 = load i32* %indexcnt_addr, align 16" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 154 'load' 'indexcnt_load_661' <Predicate = (trunc_ln254)> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_18 : Operation 155 [1/1] (0.66ns)   --->   "%add_ln267 = add nsw i32 %indexcnt_load_661, 1" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 155 'add' 'add_ln267' <Predicate = (trunc_ln254)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 156 [1/1] (0.59ns)   --->   "store i32 %add_ln267, i32* %indexcnt_addr, align 16" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 156 'store' <Predicate = (trunc_ln254)> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_18 : Operation 157 [1/1] (0.00ns)   --->   "br label %._crit_edge68.0" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 157 'br' <Predicate = (trunc_ln254)> <Delay = 0.00>
ST_18 : Operation 158 [1/1] (0.00ns)   --->   "%indexbit_0_load53 = load i32* %indexbit_0" [../../../../src/hypercube_kernel.cpp:254]   --->   Operation 158 'load' 'indexbit_0_load53' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_696 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %indexbit_0_load53, i32 1)" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 159 'bitselect' 'tmp_696' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 160 [1/1] (0.00ns)   --->   "br i1 %tmp_696, label %5, label %._crit_edge68.1" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 14> <Delay = 0.59>
ST_19 : Operation 161 [2/2] (0.59ns)   --->   "%indexcnt_load_662 = load i32* %indexcnt_addr_596, align 4" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 161 'load' 'indexcnt_load_662' <Predicate = true> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 20 <SV = 15> <Delay = 1.85>
ST_20 : Operation 162 [1/2] (0.59ns)   --->   "%indexcnt_load_662 = load i32* %indexcnt_addr_596, align 4" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 162 'load' 'indexcnt_load_662' <Predicate = (tmp_696)> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_20 : Operation 163 [1/1] (0.66ns)   --->   "%add_ln267_1 = add nsw i32 %indexcnt_load_662, 1" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 163 'add' 'add_ln267_1' <Predicate = (tmp_696)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 164 [1/1] (0.59ns)   --->   "store i32 %add_ln267_1, i32* %indexcnt_addr_596, align 4" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 164 'store' <Predicate = (tmp_696)> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_20 : Operation 165 [1/1] (0.00ns)   --->   "br label %._crit_edge68.1" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 165 'br' <Predicate = (tmp_696)> <Delay = 0.00>
ST_20 : Operation 166 [1/1] (0.00ns)   --->   "%indexbit_0_load51 = load i32* %indexbit_0" [../../../../src/hypercube_kernel.cpp:254]   --->   Operation 166 'load' 'indexbit_0_load51' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_697 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %indexbit_0_load51, i32 2)" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 167 'bitselect' 'tmp_697' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %tmp_697, label %6, label %._crit_edge68.2" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 16> <Delay = 0.59>
ST_21 : Operation 169 [2/2] (0.59ns)   --->   "%indexcnt_load_663 = load i32* %indexcnt_addr_597, align 8" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 169 'load' 'indexcnt_load_663' <Predicate = true> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 22 <SV = 17> <Delay = 1.85>
ST_22 : Operation 170 [1/2] (0.59ns)   --->   "%indexcnt_load_663 = load i32* %indexcnt_addr_597, align 8" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 170 'load' 'indexcnt_load_663' <Predicate = (tmp_697)> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_22 : Operation 171 [1/1] (0.66ns)   --->   "%add_ln267_2 = add nsw i32 %indexcnt_load_663, 1" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 171 'add' 'add_ln267_2' <Predicate = (tmp_697)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 172 [1/1] (0.59ns)   --->   "store i32 %add_ln267_2, i32* %indexcnt_addr_597, align 8" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 172 'store' <Predicate = (tmp_697)> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_22 : Operation 173 [1/1] (0.00ns)   --->   "br label %._crit_edge68.2" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 173 'br' <Predicate = (tmp_697)> <Delay = 0.00>
ST_22 : Operation 174 [1/1] (0.00ns)   --->   "%indexbit_0_load_74 = load i32* %indexbit_0" [../../../../src/hypercube_kernel.cpp:254]   --->   Operation 174 'load' 'indexbit_0_load_74' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_698 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %indexbit_0_load_74, i32 3)" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 175 'bitselect' 'tmp_698' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "br i1 %tmp_698, label %7, label %._crit_edge68.3" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 18> <Delay = 0.59>
ST_23 : Operation 177 [2/2] (0.59ns)   --->   "%indexcnt_load_664 = load i32* %indexcnt_addr_598, align 4" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 177 'load' 'indexcnt_load_664' <Predicate = true> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 24 <SV = 19> <Delay = 1.85>
ST_24 : Operation 178 [1/2] (0.59ns)   --->   "%indexcnt_load_664 = load i32* %indexcnt_addr_598, align 4" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 178 'load' 'indexcnt_load_664' <Predicate = (tmp_698)> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_24 : Operation 179 [1/1] (0.66ns)   --->   "%add_ln267_3 = add nsw i32 %indexcnt_load_664, 1" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 179 'add' 'add_ln267_3' <Predicate = (tmp_698)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 180 [1/1] (0.59ns)   --->   "store i32 %add_ln267_3, i32* %indexcnt_addr_598, align 4" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 180 'store' <Predicate = (tmp_698)> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_24 : Operation 181 [1/1] (0.00ns)   --->   "br label %._crit_edge68.3" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 181 'br' <Predicate = (tmp_698)> <Delay = 0.00>
ST_24 : Operation 182 [1/1] (0.00ns)   --->   "%indexbit_0_load49 = load i32* %indexbit_0" [../../../../src/hypercube_kernel.cpp:254]   --->   Operation 182 'load' 'indexbit_0_load49' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_699 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %indexbit_0_load49, i32 4)" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 183 'bitselect' 'tmp_699' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 184 [1/1] (0.00ns)   --->   "br i1 %tmp_699, label %8, label %._crit_edge68.4" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.00>

State 25 <SV = 20> <Delay = 0.59>
ST_25 : Operation 185 [2/2] (0.59ns)   --->   "%indexcnt_load_665 = load i32* %indexcnt_addr_599, align 16" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 185 'load' 'indexcnt_load_665' <Predicate = true> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 26 <SV = 21> <Delay = 1.85>
ST_26 : Operation 186 [1/2] (0.59ns)   --->   "%indexcnt_load_665 = load i32* %indexcnt_addr_599, align 16" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 186 'load' 'indexcnt_load_665' <Predicate = (tmp_699)> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_26 : Operation 187 [1/1] (0.66ns)   --->   "%add_ln267_4 = add nsw i32 %indexcnt_load_665, 1" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 187 'add' 'add_ln267_4' <Predicate = (tmp_699)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 188 [1/1] (0.59ns)   --->   "store i32 %add_ln267_4, i32* %indexcnt_addr_599, align 16" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 188 'store' <Predicate = (tmp_699)> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_26 : Operation 189 [1/1] (0.00ns)   --->   "br label %._crit_edge68.4" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 189 'br' <Predicate = (tmp_699)> <Delay = 0.00>
ST_26 : Operation 190 [1/1] (0.00ns)   --->   "%indexbit_0_load48 = load i32* %indexbit_0" [../../../../src/hypercube_kernel.cpp:254]   --->   Operation 190 'load' 'indexbit_0_load48' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_700 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %indexbit_0_load48, i32 5)" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 191 'bitselect' 'tmp_700' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 192 [1/1] (0.00ns)   --->   "br i1 %tmp_700, label %9, label %._crit_edge68.5" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 192 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 22> <Delay = 0.59>
ST_27 : Operation 193 [2/2] (0.59ns)   --->   "%indexcnt_load_666 = load i32* %indexcnt_addr_600, align 4" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 193 'load' 'indexcnt_load_666' <Predicate = true> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 28 <SV = 23> <Delay = 1.85>
ST_28 : Operation 194 [1/2] (0.59ns)   --->   "%indexcnt_load_666 = load i32* %indexcnt_addr_600, align 4" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 194 'load' 'indexcnt_load_666' <Predicate = (tmp_700)> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_28 : Operation 195 [1/1] (0.66ns)   --->   "%add_ln267_5 = add nsw i32 %indexcnt_load_666, 1" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 195 'add' 'add_ln267_5' <Predicate = (tmp_700)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 196 [1/1] (0.59ns)   --->   "store i32 %add_ln267_5, i32* %indexcnt_addr_600, align 4" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 196 'store' <Predicate = (tmp_700)> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_28 : Operation 197 [1/1] (0.00ns)   --->   "br label %._crit_edge68.5" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 197 'br' <Predicate = (tmp_700)> <Delay = 0.00>
ST_28 : Operation 198 [1/1] (0.00ns)   --->   "%indexbit_0_load47 = load i32* %indexbit_0" [../../../../src/hypercube_kernel.cpp:254]   --->   Operation 198 'load' 'indexbit_0_load47' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_701 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %indexbit_0_load47, i32 6)" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 199 'bitselect' 'tmp_701' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 200 [1/1] (0.00ns)   --->   "br i1 %tmp_701, label %10, label %._crit_edge68.6" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 200 'br' <Predicate = true> <Delay = 0.00>

State 29 <SV = 24> <Delay = 0.59>
ST_29 : Operation 201 [2/2] (0.59ns)   --->   "%indexcnt_load_667 = load i32* %indexcnt_addr_601, align 8" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 201 'load' 'indexcnt_load_667' <Predicate = true> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 30 <SV = 25> <Delay = 1.85>
ST_30 : Operation 202 [1/2] (0.59ns)   --->   "%indexcnt_load_667 = load i32* %indexcnt_addr_601, align 8" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 202 'load' 'indexcnt_load_667' <Predicate = (tmp_701)> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_30 : Operation 203 [1/1] (0.66ns)   --->   "%add_ln267_6 = add nsw i32 %indexcnt_load_667, 1" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 203 'add' 'add_ln267_6' <Predicate = (tmp_701)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 204 [1/1] (0.59ns)   --->   "store i32 %add_ln267_6, i32* %indexcnt_addr_601, align 8" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 204 'store' <Predicate = (tmp_701)> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_30 : Operation 205 [1/1] (0.00ns)   --->   "br label %._crit_edge68.6" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 205 'br' <Predicate = (tmp_701)> <Delay = 0.00>
ST_30 : Operation 206 [1/1] (0.00ns)   --->   "%indexbit_0_load46 = load i32* %indexbit_0" [../../../../src/hypercube_kernel.cpp:254]   --->   Operation 206 'load' 'indexbit_0_load46' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_702 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %indexbit_0_load46, i32 7)" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 207 'bitselect' 'tmp_702' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 208 [1/1] (0.00ns)   --->   "br i1 %tmp_702, label %11, label %._crit_edge68.7" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 208 'br' <Predicate = true> <Delay = 0.00>

State 31 <SV = 26> <Delay = 0.59>
ST_31 : Operation 209 [2/2] (0.59ns)   --->   "%indexcnt_load_668 = load i32* %indexcnt_addr_602, align 4" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 209 'load' 'indexcnt_load_668' <Predicate = true> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 32 <SV = 27> <Delay = 1.85>
ST_32 : Operation 210 [1/2] (0.59ns)   --->   "%indexcnt_load_668 = load i32* %indexcnt_addr_602, align 4" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 210 'load' 'indexcnt_load_668' <Predicate = (tmp_702)> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_32 : Operation 211 [1/1] (0.66ns)   --->   "%add_ln267_7 = add nsw i32 %indexcnt_load_668, 1" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 211 'add' 'add_ln267_7' <Predicate = (tmp_702)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 212 [1/1] (0.59ns)   --->   "store i32 %add_ln267_7, i32* %indexcnt_addr_602, align 4" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 212 'store' <Predicate = (tmp_702)> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_32 : Operation 213 [1/1] (0.00ns)   --->   "br label %._crit_edge68.7" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 213 'br' <Predicate = (tmp_702)> <Delay = 0.00>
ST_32 : Operation 214 [1/1] (0.00ns)   --->   "%indexbit_0_load45 = load i32* %indexbit_0" [../../../../src/hypercube_kernel.cpp:254]   --->   Operation 214 'load' 'indexbit_0_load45' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_703 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %indexbit_0_load45, i32 8)" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 215 'bitselect' 'tmp_703' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 216 [1/1] (0.00ns)   --->   "br i1 %tmp_703, label %12, label %._crit_edge68.8" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 216 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 28> <Delay = 0.59>
ST_33 : Operation 217 [2/2] (0.59ns)   --->   "%indexcnt_load_669 = load i32* %indexcnt_addr_603, align 16" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 217 'load' 'indexcnt_load_669' <Predicate = true> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 34 <SV = 29> <Delay = 1.85>
ST_34 : Operation 218 [1/2] (0.59ns)   --->   "%indexcnt_load_669 = load i32* %indexcnt_addr_603, align 16" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 218 'load' 'indexcnt_load_669' <Predicate = (tmp_703)> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_34 : Operation 219 [1/1] (0.66ns)   --->   "%add_ln267_8 = add nsw i32 %indexcnt_load_669, 1" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 219 'add' 'add_ln267_8' <Predicate = (tmp_703)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 220 [1/1] (0.59ns)   --->   "store i32 %add_ln267_8, i32* %indexcnt_addr_603, align 16" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 220 'store' <Predicate = (tmp_703)> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_34 : Operation 221 [1/1] (0.00ns)   --->   "br label %._crit_edge68.8" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 221 'br' <Predicate = (tmp_703)> <Delay = 0.00>
ST_34 : Operation 222 [1/1] (0.00ns)   --->   "%indexbit_0_load = load i32* %indexbit_0" [../../../../src/hypercube_kernel.cpp:254]   --->   Operation 222 'load' 'indexbit_0_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_704 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %indexbit_0_load, i32 9)" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 223 'bitselect' 'tmp_704' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 224 [1/1] (0.00ns)   --->   "br i1 %tmp_704, label %13, label %._crit_edge68.9_ifconv" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 224 'br' <Predicate = true> <Delay = 0.00>

State 35 <SV = 30> <Delay = 0.59>
ST_35 : Operation 225 [2/2] (0.59ns)   --->   "%indexcnt_load_670 = load i32* %indexcnt_addr_604, align 4" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 225 'load' 'indexcnt_load_670' <Predicate = true> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 36 <SV = 31> <Delay = 1.85>
ST_36 : Operation 226 [1/2] (0.59ns)   --->   "%indexcnt_load_670 = load i32* %indexcnt_addr_604, align 4" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 226 'load' 'indexcnt_load_670' <Predicate = (tmp_704)> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_36 : Operation 227 [1/1] (0.66ns)   --->   "%add_ln267_9 = add nsw i32 %indexcnt_load_670, 1" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 227 'add' 'add_ln267_9' <Predicate = (tmp_704)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 228 [1/1] (0.59ns)   --->   "store i32 %add_ln267_9, i32* %indexcnt_addr_604, align 4" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 228 'store' <Predicate = (tmp_704)> <Delay = 0.59> <Core = "RAM_1P_LUTRAM">   --->   Core 45 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_36 : Operation 229 [1/1] (0.00ns)   --->   "br label %._crit_edge68.9_ifconv" [../../../../src/hypercube_kernel.cpp:267]   --->   Operation 229 'br' <Predicate = (tmp_704)> <Delay = 0.00>
ST_36 : Operation 230 [1/1] (0.00ns)   --->   "%indexbit_0_load55 = load i32* %indexbit_0" [../../../../src/hypercube_kernel.cpp:269]   --->   Operation 230 'load' 'indexbit_0_load55' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 231 [1/1] (0.00ns)   --->   "%cnt_67_load = load i32* %cnt_67" [../../../../src/hypercube_kernel.cpp:275]   --->   Operation 231 'load' 'cnt_67_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln = call i11 @_ssdm_op_PartSelect.i11.i32.i32.i32(i32 %indexbit_0_load55, i32 1, i32 11)" [../../../../src/hypercube_kernel.cpp:269]   --->   Operation 232 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 233 [1/1] (0.24ns)   --->   "%or_ln269 = or i11 %trunc_ln, %shl_ln249" [../../../../src/hypercube_kernel.cpp:269]   --->   Operation 233 'or' 'or_ln269' <Predicate = true> <Delay = 0.24> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_s = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %indexbit_0_load55, i32 12, i32 31)" [../../../../src/hypercube_kernel.cpp:269]   --->   Operation 234 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 235 [1/1] (0.00ns)   --->   "%indexbit_67 = call i31 @_ssdm_op_BitConcatenate.i31.i20.i11(i20 %tmp_s, i11 %or_ln269)" [../../../../src/hypercube_kernel.cpp:269]   --->   Operation 235 'bitconcatenate' 'indexbit_67' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln269 = zext i31 %indexbit_67 to i32" [../../../../src/hypercube_kernel.cpp:269]   --->   Operation 236 'zext' 'zext_ln269' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 237 [1/1] (0.66ns)   --->   "%sub_ln271 = sub i32 %zext_ln249, %cnt_67_load" [../../../../src/hypercube_kernel.cpp:271]   --->   Operation 237 'sub' 'sub_ln271' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln271 = sext i32 %sub_ln271 to i64" [../../../../src/hypercube_kernel.cpp:271]   --->   Operation 238 'sext' 'sext_ln271' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 239 [1/1] (0.00ns)   --->   "%indata_10_q_V_addr = getelementptr [10 x i32]* %indata_10_q_V, i64 0, i64 %sext_ln271" [../../../../src/hypercube_kernel.cpp:271]   --->   Operation 239 'getelementptr' 'indata_10_q_V_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 240 [2/2] (0.59ns)   --->   "%indata_10_q_V_load = load i32* %indata_10_q_V_addr, align 4" [../../../../src/hypercube_kernel.cpp:271]   --->   Operation 240 'load' 'indata_10_q_V_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_36 : Operation 241 [1/1] (0.00ns)   --->   "%indata_80_q_V_addr = getelementptr [10 x i32]* %indata_80_q_V, i64 0, i64 %sext_ln271" [../../../../src/hypercube_kernel.cpp:271]   --->   Operation 241 'getelementptr' 'indata_80_q_V_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 242 [2/2] (0.59ns)   --->   "%indata_80_q_V_load = load i32* %indata_80_q_V_addr, align 4" [../../../../src/hypercube_kernel.cpp:271]   --->   Operation 242 'load' 'indata_80_q_V_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_36 : Operation 243 [1/1] (0.00ns)   --->   "%indata_150_q_V_addr = getelementptr [10 x i32]* %indata_150_q_V, i64 0, i64 %sext_ln271" [../../../../src/hypercube_kernel.cpp:271]   --->   Operation 243 'getelementptr' 'indata_150_q_V_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 244 [2/2] (0.59ns)   --->   "%indata_150_q_V_load = load i32* %indata_150_q_V_addr, align 4" [../../../../src/hypercube_kernel.cpp:271]   --->   Operation 244 'load' 'indata_150_q_V_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_36 : Operation 245 [1/1] (0.00ns)   --->   "%indata_220_q_V_addr = getelementptr [10 x i32]* %indata_220_q_V, i64 0, i64 %sext_ln271" [../../../../src/hypercube_kernel.cpp:271]   --->   Operation 245 'getelementptr' 'indata_220_q_V_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 246 [2/2] (0.59ns)   --->   "%indata_220_q_V_load = load i32* %indata_220_q_V_addr, align 4" [../../../../src/hypercube_kernel.cpp:271]   --->   Operation 246 'load' 'indata_220_q_V_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_36 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln272 = sext i32 %cnt_67_load to i64" [../../../../src/hypercube_kernel.cpp:272]   --->   Operation 247 'sext' 'sext_ln272' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_outdata_f_V_addr_1 = getelementptr [10 x i32]* %tmp_outdata_f_V, i64 0, i64 %sext_ln272" [../../../../src/hypercube_kernel.cpp:272]   --->   Operation 248 'getelementptr' 'tmp_outdata_f_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 249 [1/1] (0.59ns)   --->   "store i32 %p_Val2_s, i32* %tmp_outdata_f_V_addr_1, align 4" [../../../../src/hypercube_kernel.cpp:272]   --->   Operation 249 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_36 : Operation 250 [1/1] (0.66ns)   --->   "%cnt = add nsw i32 %cnt_67_load, 1" [../../../../src/hypercube_kernel.cpp:275]   --->   Operation 250 'add' 'cnt' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 251 [1/1] (0.60ns)   --->   "store i32 %cnt, i32* %cnt_67" [../../../../src/hypercube_kernel.cpp:276]   --->   Operation 251 'store' <Predicate = true> <Delay = 0.60>
ST_36 : Operation 252 [1/1] (0.60ns)   --->   "store i32 %zext_ln269, i32* %indexbit_0" [../../../../src/hypercube_kernel.cpp:276]   --->   Operation 252 'store' <Predicate = true> <Delay = 0.60>

State 37 <SV = 32> <Delay = 2.32>
ST_37 : Operation 253 [1/2] (0.59ns)   --->   "%indata_10_q_V_load = load i32* %indata_10_q_V_addr, align 4" [../../../../src/hypercube_kernel.cpp:271]   --->   Operation 253 'load' 'indata_10_q_V_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_37 : Operation 254 [1/2] (0.59ns)   --->   "%indata_80_q_V_load = load i32* %indata_80_q_V_addr, align 4" [../../../../src/hypercube_kernel.cpp:271]   --->   Operation 254 'load' 'indata_80_q_V_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_37 : Operation 255 [1/2] (0.59ns)   --->   "%indata_150_q_V_load = load i32* %indata_150_q_V_addr, align 4" [../../../../src/hypercube_kernel.cpp:271]   --->   Operation 255 'load' 'indata_150_q_V_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_37 : Operation 256 [1/2] (0.59ns)   --->   "%indata_220_q_V_load = load i32* %indata_220_q_V_addr, align 4" [../../../../src/hypercube_kernel.cpp:271]   --->   Operation 256 'load' 'indata_220_q_V_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_37 : Operation 257 [1/1] (1.06ns)   --->   "%p_Val2_73 = call i32 @_ssdm_op_Mux.ap_auto.252i32.i8(i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 %indata_10_q_V_load, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 %indata_80_q_V_load, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 %indata_150_q_V_load, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 %indata_220_q_V_load, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i8 %indata_q_V_offset_read)" [../../../../src/hypercube_kernel.cpp:271]   --->   Operation 257 'mux' 'p_Val2_73' <Predicate = true> <Delay = 1.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 258 [1/1] (0.66ns)   --->   "%nowq_V = add i32 %p_Val2_s, %p_Val2_73" [../../../../src/hypercube_kernel.cpp:271]   --->   Operation 258 'add' 'nowq_V' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 33> <Delay = 1.08>
ST_38 : Operation 259 [1/1] (0.00ns)   --->   "%firstflag_0_load = load i1* %firstflag_0"   --->   Operation 259 'load' 'firstflag_0_load' <Predicate = (trunc_ln255)> <Delay = 0.00>
ST_38 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_outdata_q_V_012_load = load i32* %tmp_outdata_q_V_012" [/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../../../../src/hypercube_kernel.cpp:273]   --->   Operation 260 'load' 'tmp_outdata_q_V_012_load' <Predicate = (trunc_ln255)> <Delay = 0.00>
ST_38 : Operation 261 [1/1] (0.85ns)   --->   "%icmp_ln1495_1 = icmp slt i32 %tmp_outdata_q_V_012_load, %nowq_V" [/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../../../../src/hypercube_kernel.cpp:273]   --->   Operation 261 'icmp' 'icmp_ln1495_1' <Predicate = (trunc_ln255)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node tmp_outdata_q_V)   --->   "%select_ln215 = select i1 %icmp_ln1495_1, i32 %nowq_V, i32 %tmp_outdata_q_V_012_load" [/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../../../../src/hypercube_kernel.cpp:273]   --->   Operation 262 'select' 'select_ln215' <Predicate = (trunc_ln255)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 263 [1/1] (0.22ns) (out node of the LUT)   --->   "%tmp_outdata_q_V = select i1 %firstflag_0_load, i32 %nowq_V, i32 %select_ln215" [../../../../src/hypercube_kernel.cpp:271]   --->   Operation 263 'select' 'tmp_outdata_q_V' <Predicate = (trunc_ln255)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 264 [1/1] (0.00ns)   --->   "store i32 %tmp_outdata_q_V, i32* %tmp_outdata_q_V_012" [../../../../src/hypercube_kernel.cpp:276]   --->   Operation 264 'store' <Predicate = (trunc_ln255)> <Delay = 0.00>
ST_38 : Operation 265 [1/1] (0.60ns)   --->   "store i1 false, i1* %firstflag_0" [../../../../src/hypercube_kernel.cpp:276]   --->   Operation 265 'store' <Predicate = (trunc_ln255)> <Delay = 0.60>
ST_38 : Operation 266 [1/1] (0.00ns)   --->   "store i32 %tmp_outdata_q_V, i32* %tmp_outdata_q_V_73" [../../../../src/hypercube_kernel.cpp:276]   --->   Operation 266 'store' <Predicate = (trunc_ln255)> <Delay = 0.00>
ST_38 : Operation 267 [1/1] (0.00ns)   --->   "br label %.preheader65.backedge" [../../../../src/hypercube_kernel.cpp:276]   --->   Operation 267 'br' <Predicate = (trunc_ln255)> <Delay = 0.00>
ST_38 : Operation 268 [1/1] (0.00ns)   --->   "br label %.preheader65"   --->   Operation 268 'br' <Predicate = true> <Delay = 0.00>

State 39 <SV = 11> <Delay = 0.89>
ST_39 : Operation 269 [1/1] (0.00ns)   --->   "%p_i0_0_i = phi i4 [ %p_i0, %15 ], [ 0, %.preheader.preheader ]"   --->   Operation 269 'phi' 'p_i0_0_i' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 270 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)"   --->   Operation 270 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 271 [1/1] (0.65ns)   --->   "%icmp_ln232 = icmp eq i4 %p_i0_0_i, -6" [../../../../src/hypercube_kernel.cpp:232->../../../../src/hypercube_kernel.cpp:278]   --->   Operation 271 'icmp' 'icmp_ln232' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 272 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 272 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 273 [1/1] (0.33ns)   --->   "%p_i0 = add i4 %p_i0_0_i, 1" [../../../../src/hypercube_kernel.cpp:232->../../../../src/hypercube_kernel.cpp:278]   --->   Operation 273 'add' 'p_i0' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 274 [1/1] (0.00ns)   --->   "br i1 %icmp_ln232, label %._crit_edge.loopexit, label %14" [../../../../src/hypercube_kernel.cpp:232->../../../../src/hypercube_kernel.cpp:278]   --->   Operation 274 'br' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 275 [1/1] (0.00ns)   --->   "%p_i0_0_i_cast = zext i4 %p_i0_0_i to i64" [../../../../src/hypercube_kernel.cpp:232->../../../../src/hypercube_kernel.cpp:278]   --->   Operation 275 'zext' 'p_i0_0_i_cast' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_39 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_outdata_f_V_addr = getelementptr [10 x i32]* %tmp_outdata_f_V, i64 0, i64 %p_i0_0_i_cast" [../../../../src/hypercube_kernel.cpp:232->../../../../src/hypercube_kernel.cpp:278]   --->   Operation 276 'getelementptr' 'tmp_outdata_f_V_addr' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_39 : Operation 277 [2/2] (0.59ns)   --->   "%tmp_outdata_f_V_load = load i32* %tmp_outdata_f_V_addr, align 4" [../../../../src/hypercube_kernel.cpp:232->../../../../src/hypercube_kernel.cpp:278]   --->   Operation 277 'load' 'tmp_outdata_f_V_load' <Predicate = (!icmp_ln232)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_39 : Operation 278 [1/1] (0.00ns)   --->   "%outdata_10_f_V_addr = getelementptr [10 x i32]* %outdata_10_f_V, i64 0, i64 %p_i0_0_i_cast" [../../../../src/hypercube_kernel.cpp:232->../../../../src/hypercube_kernel.cpp:278]   --->   Operation 278 'getelementptr' 'outdata_10_f_V_addr' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_39 : Operation 279 [1/1] (0.00ns)   --->   "%outdata_80_f_V_addr = getelementptr [10 x i32]* %outdata_80_f_V, i64 0, i64 %p_i0_0_i_cast" [../../../../src/hypercube_kernel.cpp:232->../../../../src/hypercube_kernel.cpp:278]   --->   Operation 279 'getelementptr' 'outdata_80_f_V_addr' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_39 : Operation 280 [1/1] (0.00ns)   --->   "%outdata_150_f_V_addr = getelementptr [10 x i32]* %outdata_150_f_V, i64 0, i64 %p_i0_0_i_cast" [../../../../src/hypercube_kernel.cpp:232->../../../../src/hypercube_kernel.cpp:278]   --->   Operation 280 'getelementptr' 'outdata_150_f_V_addr' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_39 : Operation 281 [1/1] (0.00ns)   --->   "%outdata_220_f_V_addr = getelementptr [10 x i32]* %outdata_220_f_V, i64 0, i64 %p_i0_0_i_cast" [../../../../src/hypercube_kernel.cpp:232->../../../../src/hypercube_kernel.cpp:278]   --->   Operation 281 'getelementptr' 'outdata_220_f_V_addr' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_39 : Operation 282 [1/1] (0.00ns)   --->   "br label %.preheader" [../../../../src/hypercube_kernel.cpp:232->../../../../src/hypercube_kernel.cpp:278]   --->   Operation 282 'br' <Predicate = (!icmp_ln232)> <Delay = 0.00>

State 40 <SV = 12> <Delay = 1.18>
ST_40 : Operation 283 [1/2] (0.59ns)   --->   "%tmp_outdata_f_V_load = load i32* %tmp_outdata_f_V_addr, align 4" [../../../../src/hypercube_kernel.cpp:232->../../../../src/hypercube_kernel.cpp:278]   --->   Operation 283 'load' 'tmp_outdata_f_V_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_40 : Operation 284 [1/1] (0.65ns)   --->   "switch i8 %indata_q_V_offset_read, label %branch150 [
    i8 80, label %branch80
    i8 -36, label %branch220
    i8 10, label %branch10
  ]" [../../../../src/hypercube_kernel.cpp:232->../../../../src/hypercube_kernel.cpp:278]   --->   Operation 284 'switch' <Predicate = true> <Delay = 0.65>
ST_40 : Operation 285 [1/1] (0.59ns)   --->   "store i32 %tmp_outdata_f_V_load, i32* %outdata_10_f_V_addr, align 4" [../../../../src/hypercube_kernel.cpp:232->../../../../src/hypercube_kernel.cpp:278]   --->   Operation 285 'store' <Predicate = (indata_q_V_offset_read == 10)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_40 : Operation 286 [1/1] (0.00ns)   --->   "br label %15" [../../../../src/hypercube_kernel.cpp:232->../../../../src/hypercube_kernel.cpp:278]   --->   Operation 286 'br' <Predicate = (indata_q_V_offset_read == 10)> <Delay = 0.00>
ST_40 : Operation 287 [1/1] (0.59ns)   --->   "store i32 %tmp_outdata_f_V_load, i32* %outdata_220_f_V_addr, align 4" [../../../../src/hypercube_kernel.cpp:232->../../../../src/hypercube_kernel.cpp:278]   --->   Operation 287 'store' <Predicate = (indata_q_V_offset_read == 220)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_40 : Operation 288 [1/1] (0.00ns)   --->   "br label %15" [../../../../src/hypercube_kernel.cpp:232->../../../../src/hypercube_kernel.cpp:278]   --->   Operation 288 'br' <Predicate = (indata_q_V_offset_read == 220)> <Delay = 0.00>
ST_40 : Operation 289 [1/1] (0.59ns)   --->   "store i32 %tmp_outdata_f_V_load, i32* %outdata_80_f_V_addr, align 4" [../../../../src/hypercube_kernel.cpp:232->../../../../src/hypercube_kernel.cpp:278]   --->   Operation 289 'store' <Predicate = (indata_q_V_offset_read == 80)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_40 : Operation 290 [1/1] (0.00ns)   --->   "br label %15" [../../../../src/hypercube_kernel.cpp:232->../../../../src/hypercube_kernel.cpp:278]   --->   Operation 290 'br' <Predicate = (indata_q_V_offset_read == 80)> <Delay = 0.00>
ST_40 : Operation 291 [1/1] (0.59ns)   --->   "store i32 %tmp_outdata_f_V_load, i32* %outdata_150_f_V_addr, align 4" [../../../../src/hypercube_kernel.cpp:232->../../../../src/hypercube_kernel.cpp:278]   --->   Operation 291 'store' <Predicate = (indata_q_V_offset_read != 80 & indata_q_V_offset_read != 220 & indata_q_V_offset_read != 10)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_40 : Operation 292 [1/1] (0.00ns)   --->   "br label %15" [../../../../src/hypercube_kernel.cpp:232->../../../../src/hypercube_kernel.cpp:278]   --->   Operation 292 'br' <Predicate = (indata_q_V_offset_read != 80 & indata_q_V_offset_read != 220 & indata_q_V_offset_read != 10)> <Delay = 0.00>

State 41 <SV = 12> <Delay = 0.60>
ST_41 : Operation 293 [1/1] (0.60ns)   --->   "br label %._crit_edge"   --->   Operation 293 'br' <Predicate = true> <Delay = 0.60>

State 42 <SV = 13> <Delay = 0.00>
ST_42 : Operation 294 [1/1] (0.00ns)   --->   "%phi_ln279 = phi i32 [ %outdata_q_V_read17, %0 ], [ %tmp_outdata_q_V_73_load, %._crit_edge.loopexit ]" [../../../../src/hypercube_kernel.cpp:279]   --->   Operation 294 'phi' 'phi_ln279' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 295 [1/1] (0.00ns)   --->   "ret i32 %phi_ln279" [../../../../src/hypercube_kernel.cpp:279]   --->   Operation 295 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.38ns
The critical path consists of the following:
	wire read on port 'stage' [23]  (0 ns)
	'icmp' operation ('icmp_ln241', ../../../../src/hypercube_kernel.cpp:241) [27]  (0.656 ns)
	'or' operation ('or_ln241', ../../../../src/hypercube_kernel.cpp:241) [29]  (0.122 ns)
	multiplexor before 'phi' operation ('outdata.q.V', ../../../../src/hypercube_kernel.cpp:279) with incoming values : ('outdata.q.V') ('tmp_outdata_q_V_73_load') [288]  (0.603 ns)

 <State 2>: 0.594ns
The critical path consists of the following:
	'getelementptr' operation ('indexcnt_addr_596', ../../../../src/hypercube_kernel.cpp:252) [46]  (0 ns)
	'store' operation ('store_ln252', ../../../../src/hypercube_kernel.cpp:252) of constant 0 on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [47]  (0.594 ns)

 <State 3>: 0.594ns
The critical path consists of the following:
	'getelementptr' operation ('indexcnt_addr_597', ../../../../src/hypercube_kernel.cpp:252) [48]  (0 ns)
	'store' operation ('store_ln252', ../../../../src/hypercube_kernel.cpp:252) of constant 0 on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [49]  (0.594 ns)

 <State 4>: 0.594ns
The critical path consists of the following:
	'getelementptr' operation ('indexcnt_addr_598', ../../../../src/hypercube_kernel.cpp:252) [50]  (0 ns)
	'store' operation ('store_ln252', ../../../../src/hypercube_kernel.cpp:252) of constant 0 on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [51]  (0.594 ns)

 <State 5>: 0.594ns
The critical path consists of the following:
	'getelementptr' operation ('indexcnt_addr_599', ../../../../src/hypercube_kernel.cpp:252) [52]  (0 ns)
	'store' operation ('store_ln252', ../../../../src/hypercube_kernel.cpp:252) of constant 0 on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [53]  (0.594 ns)

 <State 6>: 0.594ns
The critical path consists of the following:
	'getelementptr' operation ('indexcnt_addr_600', ../../../../src/hypercube_kernel.cpp:252) [54]  (0 ns)
	'store' operation ('store_ln252', ../../../../src/hypercube_kernel.cpp:252) of constant 0 on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [55]  (0.594 ns)

 <State 7>: 0.594ns
The critical path consists of the following:
	'getelementptr' operation ('indexcnt_addr_601', ../../../../src/hypercube_kernel.cpp:252) [56]  (0 ns)
	'store' operation ('store_ln252', ../../../../src/hypercube_kernel.cpp:252) of constant 0 on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [57]  (0.594 ns)

 <State 8>: 0.594ns
The critical path consists of the following:
	'getelementptr' operation ('indexcnt_addr_602', ../../../../src/hypercube_kernel.cpp:252) [58]  (0 ns)
	'store' operation ('store_ln252', ../../../../src/hypercube_kernel.cpp:252) of constant 0 on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [59]  (0.594 ns)

 <State 9>: 0.594ns
The critical path consists of the following:
	'getelementptr' operation ('indexcnt_addr_603', ../../../../src/hypercube_kernel.cpp:252) [60]  (0 ns)
	'store' operation ('store_ln252', ../../../../src/hypercube_kernel.cpp:252) of constant 0 on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [61]  (0.594 ns)

 <State 10>: 2.03ns
The critical path consists of the following:
	'add' operation ('add_ln249', ../../../../src/hypercube_kernel.cpp:249) [38]  (0.336 ns)
	'shl' operation ('shl_ln249', ../../../../src/hypercube_kernel.cpp:249) [41]  (0.557 ns)
	'add' operation ('indexbit', ../../../../src/hypercube_kernel.cpp:249) [42]  (0.534 ns)
	'store' operation ('store_ln254', ../../../../src/hypercube_kernel.cpp:254) of variable 'zext_ln249_134', ../../../../src/hypercube_kernel.cpp:249 on local variable 'indexbit_0' [67]  (0.603 ns)

 <State 11>: 1.54ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../../../../src/hypercube_kernel.cpp:254) [70]  (0 ns)
	'ashr' operation ('ashr_ln255', ../../../../src/hypercube_kernel.cpp:255) [79]  (1.05 ns)
	blocking operation 0.485 ns on control path)

 <State 12>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('f.V') with incoming values : ('s.V', ../../../../src/hypercube_kernel.cpp:257) ('f.V', ../../../../src/hypercube_kernel.cpp:260) [89]  (0.603 ns)

 <State 13>: 0.899ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln259', ../../../../src/hypercube_kernel.cpp:259) [92]  (0.656 ns)
	blocking operation 0.243 ns on control path)

 <State 14>: 1.43ns
The critical path consists of the following:
	'load' operation ('indexcnt_load', ../../../../src/hypercube_kernel.cpp:261) on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [109]  (0.594 ns)
	'add' operation ('add_ln1495_67', /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../../../../src/hypercube_kernel.cpp:261) [111]  (0.838 ns)

 <State 15>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('indata_10_f_V_addr', /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../../../../src/hypercube_kernel.cpp:261) [113]  (0 ns)
	'load' operation ('indata_10_f_V_load', /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../../../../src/hypercube_kernel.cpp:261) on array 'indata_10_f_V' [117]  (1.16 ns)

 <State 16>: 2.22ns
The critical path consists of the following:
	'load' operation ('indata_10_f_V_load', /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../../../../src/hypercube_kernel.cpp:261) on array 'indata_10_f_V' [117]  (1.16 ns)
	'mux' operation ('tmp', /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../../../../src/hypercube_kernel.cpp:261) [121]  (1.07 ns)

 <State 17>: 1.09ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1495', /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../../../../src/hypercube_kernel.cpp:261) [122]  (0.859 ns)
	'select' operation ('f.V', /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../../../../src/hypercube_kernel.cpp:261) [123]  (0 ns)
	'select' operation ('f.V', ../../../../src/hypercube_kernel.cpp:260) [124]  (0.227 ns)

 <State 18>: 1.86ns
The critical path consists of the following:
	'load' operation ('indexcnt_load_661', ../../../../src/hypercube_kernel.cpp:267) on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [131]  (0.594 ns)
	'add' operation ('add_ln267', ../../../../src/hypercube_kernel.cpp:267) [132]  (0.669 ns)
	'store' operation ('store_ln267', ../../../../src/hypercube_kernel.cpp:267) of variable 'add_ln267', ../../../../src/hypercube_kernel.cpp:267 on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [133]  (0.594 ns)

 <State 19>: 0.594ns
The critical path consists of the following:
	'load' operation ('indexcnt_load_662', ../../../../src/hypercube_kernel.cpp:267) on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [140]  (0.594 ns)

 <State 20>: 1.86ns
The critical path consists of the following:
	'load' operation ('indexcnt_load_662', ../../../../src/hypercube_kernel.cpp:267) on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [140]  (0.594 ns)
	'add' operation ('add_ln267_1', ../../../../src/hypercube_kernel.cpp:267) [141]  (0.669 ns)
	'store' operation ('store_ln267', ../../../../src/hypercube_kernel.cpp:267) of variable 'add_ln267_1', ../../../../src/hypercube_kernel.cpp:267 on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [142]  (0.594 ns)

 <State 21>: 0.594ns
The critical path consists of the following:
	'load' operation ('indexcnt_load_663', ../../../../src/hypercube_kernel.cpp:267) on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [149]  (0.594 ns)

 <State 22>: 1.86ns
The critical path consists of the following:
	'load' operation ('indexcnt_load_663', ../../../../src/hypercube_kernel.cpp:267) on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [149]  (0.594 ns)
	'add' operation ('add_ln267_2', ../../../../src/hypercube_kernel.cpp:267) [150]  (0.669 ns)
	'store' operation ('store_ln267', ../../../../src/hypercube_kernel.cpp:267) of variable 'add_ln267_2', ../../../../src/hypercube_kernel.cpp:267 on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [151]  (0.594 ns)

 <State 23>: 0.594ns
The critical path consists of the following:
	'load' operation ('indexcnt_load_664', ../../../../src/hypercube_kernel.cpp:267) on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [158]  (0.594 ns)

 <State 24>: 1.86ns
The critical path consists of the following:
	'load' operation ('indexcnt_load_664', ../../../../src/hypercube_kernel.cpp:267) on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [158]  (0.594 ns)
	'add' operation ('add_ln267_3', ../../../../src/hypercube_kernel.cpp:267) [159]  (0.669 ns)
	'store' operation ('store_ln267', ../../../../src/hypercube_kernel.cpp:267) of variable 'add_ln267_3', ../../../../src/hypercube_kernel.cpp:267 on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [160]  (0.594 ns)

 <State 25>: 0.594ns
The critical path consists of the following:
	'load' operation ('indexcnt_load_665', ../../../../src/hypercube_kernel.cpp:267) on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [167]  (0.594 ns)

 <State 26>: 1.86ns
The critical path consists of the following:
	'load' operation ('indexcnt_load_665', ../../../../src/hypercube_kernel.cpp:267) on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [167]  (0.594 ns)
	'add' operation ('add_ln267_4', ../../../../src/hypercube_kernel.cpp:267) [168]  (0.669 ns)
	'store' operation ('store_ln267', ../../../../src/hypercube_kernel.cpp:267) of variable 'add_ln267_4', ../../../../src/hypercube_kernel.cpp:267 on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [169]  (0.594 ns)

 <State 27>: 0.594ns
The critical path consists of the following:
	'load' operation ('indexcnt_load_666', ../../../../src/hypercube_kernel.cpp:267) on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [176]  (0.594 ns)

 <State 28>: 1.86ns
The critical path consists of the following:
	'load' operation ('indexcnt_load_666', ../../../../src/hypercube_kernel.cpp:267) on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [176]  (0.594 ns)
	'add' operation ('add_ln267_5', ../../../../src/hypercube_kernel.cpp:267) [177]  (0.669 ns)
	'store' operation ('store_ln267', ../../../../src/hypercube_kernel.cpp:267) of variable 'add_ln267_5', ../../../../src/hypercube_kernel.cpp:267 on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [178]  (0.594 ns)

 <State 29>: 0.594ns
The critical path consists of the following:
	'load' operation ('indexcnt_load_667', ../../../../src/hypercube_kernel.cpp:267) on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [185]  (0.594 ns)

 <State 30>: 1.86ns
The critical path consists of the following:
	'load' operation ('indexcnt_load_667', ../../../../src/hypercube_kernel.cpp:267) on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [185]  (0.594 ns)
	'add' operation ('add_ln267_6', ../../../../src/hypercube_kernel.cpp:267) [186]  (0.669 ns)
	'store' operation ('store_ln267', ../../../../src/hypercube_kernel.cpp:267) of variable 'add_ln267_6', ../../../../src/hypercube_kernel.cpp:267 on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [187]  (0.594 ns)

 <State 31>: 0.594ns
The critical path consists of the following:
	'load' operation ('indexcnt_load_668', ../../../../src/hypercube_kernel.cpp:267) on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [194]  (0.594 ns)

 <State 32>: 1.86ns
The critical path consists of the following:
	'load' operation ('indexcnt_load_668', ../../../../src/hypercube_kernel.cpp:267) on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [194]  (0.594 ns)
	'add' operation ('add_ln267_7', ../../../../src/hypercube_kernel.cpp:267) [195]  (0.669 ns)
	'store' operation ('store_ln267', ../../../../src/hypercube_kernel.cpp:267) of variable 'add_ln267_7', ../../../../src/hypercube_kernel.cpp:267 on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [196]  (0.594 ns)

 <State 33>: 0.594ns
The critical path consists of the following:
	'load' operation ('indexcnt_load_669', ../../../../src/hypercube_kernel.cpp:267) on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [203]  (0.594 ns)

 <State 34>: 1.86ns
The critical path consists of the following:
	'load' operation ('indexcnt_load_669', ../../../../src/hypercube_kernel.cpp:267) on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [203]  (0.594 ns)
	'add' operation ('add_ln267_8', ../../../../src/hypercube_kernel.cpp:267) [204]  (0.669 ns)
	'store' operation ('store_ln267', ../../../../src/hypercube_kernel.cpp:267) of variable 'add_ln267_8', ../../../../src/hypercube_kernel.cpp:267 on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [205]  (0.594 ns)

 <State 35>: 0.594ns
The critical path consists of the following:
	'load' operation ('indexcnt_load_670', ../../../../src/hypercube_kernel.cpp:267) on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [212]  (0.594 ns)

 <State 36>: 1.86ns
The critical path consists of the following:
	'load' operation ('indexcnt_load_670', ../../../../src/hypercube_kernel.cpp:267) on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [212]  (0.594 ns)
	'add' operation ('add_ln267_9', ../../../../src/hypercube_kernel.cpp:267) [213]  (0.669 ns)
	'store' operation ('store_ln267', ../../../../src/hypercube_kernel.cpp:267) of variable 'add_ln267_9', ../../../../src/hypercube_kernel.cpp:267 on array 'indexcnt', ../../../../src/hypercube_kernel.cpp:246 [214]  (0.594 ns)

 <State 37>: 2.33ns
The critical path consists of the following:
	'load' operation ('indata_10_q_V_load', ../../../../src/hypercube_kernel.cpp:271) on array 'indata_10_q_V' [229]  (0.594 ns)
	'mux' operation ('__Val2__', ../../../../src/hypercube_kernel.cpp:271) [236]  (1.07 ns)
	'add' operation ('nowq.V', ../../../../src/hypercube_kernel.cpp:271) [237]  (0.669 ns)

 <State 38>: 1.09ns
The critical path consists of the following:
	'load' operation ('tmp_outdata_q_V_012_load', /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../../../../src/hypercube_kernel.cpp:273) on local variable 'tmp_outdata.q.V' [220]  (0 ns)
	'icmp' operation ('icmp_ln1495_1', /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../../../../src/hypercube_kernel.cpp:273) [241]  (0.859 ns)
	'select' operation ('select_ln215', /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->../../../../src/hypercube_kernel.cpp:273) [242]  (0 ns)
	'select' operation ('tmp_outdata.q.V', ../../../../src/hypercube_kernel.cpp:271) [243]  (0.227 ns)

 <State 39>: 0.899ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln232', ../../../../src/hypercube_kernel.cpp:232->../../../../src/hypercube_kernel.cpp:278) [258]  (0.656 ns)
	blocking operation 0.243 ns on control path)

 <State 40>: 1.19ns
The critical path consists of the following:
	'load' operation ('tmp_outdata_f_V_load', ../../../../src/hypercube_kernel.cpp:232->../../../../src/hypercube_kernel.cpp:278) on array 'tmp_outdata.f.V', ../../../../src/hypercube_kernel.cpp:243 [265]  (0.594 ns)
	'store' operation ('store_ln232', ../../../../src/hypercube_kernel.cpp:232->../../../../src/hypercube_kernel.cpp:278) of variable 'tmp_outdata_f_V_load', ../../../../src/hypercube_kernel.cpp:232->../../../../src/hypercube_kernel.cpp:278 on array 'outdata_10_f_V' [272]  (0.594 ns)

 <State 41>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('outdata.q.V', ../../../../src/hypercube_kernel.cpp:279) with incoming values : ('outdata.q.V') ('tmp_outdata_q_V_73_load') [288]  (0.603 ns)

 <State 42>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
