#Config file for LLC, memory, and Decoupled Supply/Compute Queues

#Tile Configs
60,num_accels #num accelerators
60,num_IS #num intelligent storage tiles

#Technology
5,technology_node #tech node in nm, enter 5, 14, or 22
5000,chip_freq #freq in MHz

#LLC
0,ideal_cache
20971520,cache_size
6,cache_latency
8,cache_assoc
64,cache_linesize
8,cache_load_ports
8,cache_store_ports

#Memory
#Simple DRAM Model
1,SimpleDRAM #set 1 for simple dram model, 0 for DRAMSim
120,dram_bw #peak simple DRAM Bandwidth (GB/s)
200,dram_latency #minimum simple DRAM latency in cycles
4,mem_read_ports
4,mem_write_ports

#DESC
128,SAB_size
128,SVB_size
64,commBuff_size
512,commQ_size
128,term_buffer_size
3,desc_latency

#MosaicSim Configs
50,mem_chunk_size # save sim memory consumption by reading from tracefile chunk by chunk, set to -1 to read everything at once
