# å·¥å…·å’Œå®ç”¨è„šæœ¬

å…¶ä»–å®ç”¨å·¥å…·å’Œé…ç½®æ–‡ä»¶ã€‚

## ğŸ“ æ–‡ä»¶

| æ–‡ä»¶ | åŠŸèƒ½ |
|------|------|
| `simulate_flow.py` | å®Œæ•´è®¾è®¡æµç¨‹æ¨¡æ‹Ÿï¼ˆæ— éœ€å®é™…å·¥å…·ï¼‰ |
| `gen_xs_blackbox.py` | é¦™å±±é»‘ç›’ç”Ÿæˆå™¨ |
| `rv_p4.sdc` | è®¾è®¡çº¦æŸæ–‡ä»¶ï¼ˆSDC æ ¼å¼ï¼‰ |

---

## ğŸ¯ simulate_flow.py

**åŠŸèƒ½**ï¼šæ¨¡æ‹Ÿå®Œæ•´ ASIC è®¾è®¡æµç¨‹ï¼ˆæ¼”ç¤ºç”¨ï¼‰

**ç”¨é€”**ï¼š
- æ— éœ€å®‰è£… Yosysã€OpenROAD ç­‰å·¥å…·
- å¿«é€Ÿæ¼”ç¤ºè®¾è®¡æµç¨‹
- ç”Ÿæˆé¢„æœŸçš„è¾“å‡ºç»“æœ

**è¿è¡Œ**ï¼š

```bash
python3 simulate_flow.py
```

**è¾“å‡º**ï¼š

```
â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
  RV-P4 ASIC Design Flow Simulation
â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

[1/8] SYNTHESIS
----------------------------------------------
Input:  rtl/**/*.sv
Tool:   Yosys (ISC)
Status: SIMULATED âœ“
Output: synthesis_results/rv_p4_netlist.v (12.5 KB)
        synthesis_results/area_report.txt

[2/8] PLACEMENT
----------------------------------------------
Input:  rv_p4_netlist.v
Tool:   OpenROAD (Apache 2.0)
Status: SIMULATED âœ“
Output: implementation/place_route/rv_p4_placed.def

...

â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
âœ“ All stages completed successfully!
â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

Summary Report:
  Synthesis:     âœ“ Gate-level netlist generated
  Placement:     âœ“ Module placement optimized
  Routing:       âœ“ Signal routing completed
  STA:           âœ“ Timing closure achieved (+8 ps)
  Power:         âœ“ 156 mW @ 27Â°C
  DRC:           âœ“ 0 violations
  LVS:           âœ“ Layout matches schematic
  GDS:           âœ“ GDS-II file generated

Die Size:        9.47 Ã— 9.47 mm
Core Area:       46.5 mmÂ²
Total Area:      89.8 mmÂ²
Utilization:     68.5%
Frequency:       1.6 GHz
Power:           156 mW

Ready for tapeout! ğŸ‰
```

**ç‰¹ç‚¹**ï¼š
- âœ“ å®Œæ•´çš„æµç¨‹æ¼”ç¤º
- âœ“ æ¨¡æ‹Ÿè¾“å‡ºæ–‡ä»¶ç”Ÿæˆ
- âœ“ è¯¦ç»†çš„è¿›åº¦æŠ¥å‘Š
- âœ“ æœ€ç»ˆæ±‡æ€»ä¿¡æ¯

**ä½•æ—¶ä½¿ç”¨**ï¼š
- æ¼”ç¤ºè®¾è®¡æµç¨‹ç»™éæŠ€æœ¯äººå‘˜
- ç”Ÿæˆæ¼”ç¤ºæŠ¥å‘Š
- å·¥å…·ä¸å¯ç”¨æ—¶çš„å¤‡é€‰æ–¹æ¡ˆ
- éªŒè¯æµç¨‹é…ç½®

---

## ğŸ”§ gen_xs_blackbox.py

**åŠŸèƒ½**ï¼šä¸ºé¦™å±± RISC-V æ ¸ç”Ÿæˆé»‘ç›’æ¨¡å‹

**ç”¨é€”**ï¼š
- åœ¨ RTL ä»¿çœŸä¸­ä½¿ç”¨é¦™å±±é»‘ç›’ï¼ˆåŠ å¿«ä»¿çœŸï¼‰
- ç”Ÿæˆ Verilog æ¥å£å®šä¹‰
- éšè—é¦™å±±å†…éƒ¨å®ç°ç»†èŠ‚

**è¿è¡Œ**ï¼š

```bash
python3 gen_xs_blackbox.py
```

**ç”Ÿæˆçš„é»‘ç›’æ¥å£**ï¼š

```verilog
module xiangshan_blackbox (
    // Clock and Reset
    input clk,
    input rst_n,

    // Memory Interface (AXI)
    output [63:0] axi_awaddr,
    output [7:0]  axi_awlen,
    output [2:0]  axi_awsize,
    output        axi_awvalid,
    input         axi_awready,

    output [63:0] axi_wdata,
    output [7:0]  axi_wstrb,
    output        axi_wlast,
    output        axi_wvalid,
    input         axi_wready,

    input [63:0]  axi_rdata,
    input [1:0]   axi_rresp,
    input         axi_rlast,
    input         axi_rvalid,
    output        axi_rready,

    // Control Plane Interface
    output [31:0] ctrl_addr,
    output [31:0] ctrl_data,
    output [3:0]  ctrl_mask,
    output        ctrl_valid,
    input         ctrl_ready,

    // Interrupts
    input [31:0]  irq
);

    // é»‘ç›’å®ç°éšè—é¦™å±±å†…éƒ¨é€»è¾‘
    // ä»…ä¿ç•™æ¥å£å®šä¹‰ä¾›é›†æˆä½¿ç”¨

endmodule
```

**è¾“å‡º**ï¼š
- `xiangshan_blackbox.v` - é»‘ç›’æ¥å£æ–‡ä»¶
- `xiangshan_blackbox.sv` - SystemVerilog ç‰ˆæœ¬

**ä½¿ç”¨åœºæ™¯**ï¼š
- é›†æˆéªŒè¯ï¼ˆæ— éœ€å¤§å‹é¦™å±±æ•°æ®åº“ï¼‰
- åˆ†å±‚è®¾è®¡ï¼ˆæ§åˆ¶é¢å’Œæ•°æ®é¢åˆ†ç¦»ï¼‰
- ä»¿çœŸåŠ é€Ÿ

---

## âš™ï¸ rv_p4.sdc

**åŠŸèƒ½**ï¼šè®¾è®¡çº¦æŸæ–‡ä»¶ï¼ˆSynopsys Design Constraintsï¼‰

**å†…å®¹**ï¼šå®šä¹‰è®¾è®¡çš„æ—¶åºã€åŠŸç‡å’Œå…¶ä»–çº¦æŸ

### æ—¶é’Ÿå®šä¹‰

```tcl
# ä¸»æ•°æ®å¹³é¢æ—¶é’Ÿ
create_clock -name clk_dp -period 0.625 [get_ports clk_dp]

# æ§åˆ¶å¹³é¢æ—¶é’Ÿ
create_clock -name clk_cpu -period 0.667 [get_ports clk_cpu]

# æ§åˆ¶å™¨æ—¶é’Ÿ
create_clock -name clk_ctrl -period 5.0 [get_ports clk_ctrl]

# MAC æ—¶é’Ÿ
create_clock -name clk_mac -period 2.56 [get_ports clk_mac]
```

### å¼‚æ­¥æ—¶é’ŸåŸŸ

```tcl
# å®šä¹‰æ—¶é’ŸåŸŸé—´çš„å¼‚æ­¥å…³ç³»
set_clock_groups -asynchronous \
    -group {clk_dp} \
    -group {clk_cpu} \
    -group {clk_ctrl} \
    -group {clk_mac}
```

### I/O å»¶è¿Ÿ

```tcl
# è¾“å…¥å»¶è¿Ÿ
set_input_delay 0.2 -clock clk_dp [get_ports din*]

# è¾“å‡ºå»¶è¿Ÿ
set_output_delay 0.2 -clock clk_dp [get_ports dout*]
```

### æ—¶é’ŸåŸŸäº¤å‰ï¼ˆCDCï¼‰

```tcl
# ä» clk_dp åˆ° clk_cpu çš„å¼‚æ­¥ä¿¡å·
set_max_delay 3.0 -from [get_ports async_sig_dp] -to [get_ports async_sig_cpu]
```

### åŠŸç‡çº¦æŸ

```tcl
# æœ€å¤§åŠŸè€— 200 mW
set_max_power 200 -all
```

### å¤šå‘¨æœŸè·¯å¾„

```tcl
# è·¨è¶Šå¤šä¸ªæ—¶é’Ÿçš„æ…¢è·¯å¾„
set_multicycle_path 2 -from [get_pins src_reg/Q] -to [get_pins dst_reg/D]
```

### è™šå‡è·¯å¾„

```tcl
# å¤šè·¯é€‰æ‹©å™¨é€‰æ‹©ä¸åŒæ—¶é’Ÿçš„ä¿¡å·ï¼ˆæ­£å¸¸ä¸ä¼šåŒæ—¶å‘ç”Ÿï¼‰
set_false_path -from [get_clocks clk_dp] -to [get_clocks clk_cpu]
```

---

## ğŸš€ ä½¿ç”¨ç¤ºä¾‹

### è¿è¡Œæµç¨‹æ¨¡æ‹Ÿ

```bash
cd /home/serve-ide/rv_p4/scripts/utils

# ç”Ÿæˆæ¼”ç¤ºæŠ¥å‘Š
python3 simulate_flow.py

# æŸ¥çœ‹è¾“å‡º
less ../../implementation/design_summary.txt
```

### ç”Ÿæˆé¦™å±±é»‘ç›’

```bash
python3 gen_xs_blackbox.py

# åœ¨ RTL ä¸­ä½¿ç”¨é»‘ç›’
# åœ¨ tb/cosim/cosim_main.cpp ä¸­å¼•ç”¨æ¥å£å®šä¹‰
```

### ä½¿ç”¨çº¦æŸæ–‡ä»¶

çº¦æŸæ–‡ä»¶è¢«è‡ªåŠ¨ä½¿ç”¨åœ¨ï¼š
- `scripts/asic-flow/run_openroad_place.py` - æ”¾ç½®çº¦æŸ
- `scripts/asic-flow/run_openroad_route.py` - å¸ƒçº¿çº¦æŸ
- `scripts/asic-flow/run_opensta.py` - æ—¶åºåˆ†æçº¦æŸ

**æ‰‹åŠ¨éªŒè¯çº¦æŸ**ï¼š

```bash
# ä½¿ç”¨ OpenSTA æ£€æŸ¥çº¦æŸ
opensta << EOF
read_liberty \$PDK_ROOT/sky130/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib
read_verilog synthesis_results/rv_p4_netlist.v
read_sdc rv_p4.sdc

# æ£€æŸ¥çº¦æŸ
check_constraint -all

# æŠ¥å‘Šæ—¶åº
report_checks -digits 3

exit
EOF
```

---

## ğŸ“š ç›¸å…³æ–‡æ¡£

- `../README.md` - Scripts æ€»è§ˆ
- `../../docs/03-asic-flow/GDS_II_AUTOMATION_GUIDE.md` - å®Œæ•´æŒ‡å—
- `../../Makefile.asic` - è‡ªåŠ¨åŒ– Make æ–‡ä»¶

---

## ğŸ”— çº¦æŸæ–‡ä»¶è¯­æ³•å‚è€ƒ

### å¸¸ç”¨ SDC å‘½ä»¤

```tcl
# æ—¶é’Ÿ
create_clock                # å®šä¹‰æ—¶é’Ÿ
create_generated_clock      # ç”Ÿæˆçš„æ—¶é’Ÿ
set_clock_groups            # æ—¶é’Ÿç»„å…³ç³»
set_propagated_clock        # ä¼ æ’­æ—¶é’Ÿ

# å»¶è¿Ÿ
set_input_delay             # è¾“å…¥ç«¯å»¶è¿Ÿ
set_output_delay            # è¾“å‡ºç«¯å»¶è¿Ÿ
set_max_delay               # æœ€å¤§å»¶è¿Ÿçº¦æŸ
set_min_delay               # æœ€å°å»¶è¿Ÿçº¦æŸ

# æ—¶é’Ÿå…³ç³»
set_multicycle_path         # å¤šå‘¨æœŸè·¯å¾„
set_false_path              # è™šå‡è·¯å¾„

# åŠŸç‡
set_max_power               # æœ€å¤§åŠŸè€—
set_max_leakage             # æœ€å¤§æ³„æ¼åŠŸè€—

# é¢ç§¯
set_max_area                # æœ€å¤§é¢ç§¯
```

---

**æœ€åæ›´æ–°**ï¼š2026-02-19
