

================================================================
== Vitis HLS Report for 'convolution_func_2'
================================================================
* Date:           Fri Jul 18 13:03:38 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.189 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    17473|    17473|  0.175 ms|  0.175 ms|  17473|  17473|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_77_1   |    17472|    17472|       546|          -|          -|    32|        no|
        | + VITIS_LOOP_79_2  |      543|      543|        34|          -|          -|    16|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 4 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%oc = alloca i32 1" [cnn_layer.cpp:77]   --->   Operation 13 'alloca' 'oc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.29ns)   --->   "%store_ln77 = store i6 0, i6 %oc" [cnn_layer.cpp:77]   --->   Operation 14 'store' 'store_ln77' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln77 = br void %VITIS_LOOP_79_2" [cnn_layer.cpp:77]   --->   Operation 15 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%oc_3 = load i6 %oc" [cnn_layer.cpp:77]   --->   Operation 16 'load' 'oc_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.28ns)   --->   "%icmp_ln77 = icmp_eq  i6 %oc_3, i6 32" [cnn_layer.cpp:77]   --->   Operation 17 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.28ns)   --->   "%add_ln77 = add i6 %oc_3, i6 1" [cnn_layer.cpp:77]   --->   Operation 18 'add' 'add_ln77' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %VITIS_LOOP_79_2.split, void %for.end68" [cnn_layer.cpp:77]   --->   Operation 19 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = trunc i6 %oc_3" [cnn_layer.cpp:77]   --->   Operation 20 'trunc' 'empty' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%oc_cast_cast = zext i5 %empty" [cnn_layer.cpp:77]   --->   Operation 21 'zext' 'oc_cast_cast' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%local_bias_addr = getelementptr i16 %local_bias, i32 0, i32 %oc_cast_cast" [cnn_layer.cpp:77]   --->   Operation 22 'getelementptr' 'local_bias_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (1.75ns)   --->   "%local_bias_load = load i5 %local_bias_addr" [cnn_layer.cpp:77]   --->   Operation 23 'load' 'local_bias_load' <Predicate = (!icmp_ln77)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%local_weights_0_0_addr = getelementptr i16 %local_weights_0_0, i32 0, i32 %oc_cast_cast" [cnn_layer.cpp:77]   --->   Operation 24 'getelementptr' 'local_weights_0_0_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (1.75ns)   --->   "%local_weights_0_0_load = load i5 %local_weights_0_0_addr" [cnn_layer.cpp:77]   --->   Operation 25 'load' 'local_weights_0_0_load' <Predicate = (!icmp_ln77)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%local_weights_0_1_addr = getelementptr i16 %local_weights_0_1, i32 0, i32 %oc_cast_cast" [cnn_layer.cpp:77]   --->   Operation 26 'getelementptr' 'local_weights_0_1_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.75ns)   --->   "%local_weights_0_1_load = load i5 %local_weights_0_1_addr" [cnn_layer.cpp:77]   --->   Operation 27 'load' 'local_weights_0_1_load' <Predicate = (!icmp_ln77)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%local_weights_0_2_addr = getelementptr i16 %local_weights_0_2, i32 0, i32 %oc_cast_cast" [cnn_layer.cpp:77]   --->   Operation 28 'getelementptr' 'local_weights_0_2_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (1.75ns)   --->   "%local_weights_0_2_load = load i5 %local_weights_0_2_addr" [cnn_layer.cpp:77]   --->   Operation 29 'load' 'local_weights_0_2_load' <Predicate = (!icmp_ln77)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%local_weights_1_0_addr = getelementptr i16 %local_weights_1_0, i32 0, i32 %oc_cast_cast" [cnn_layer.cpp:77]   --->   Operation 30 'getelementptr' 'local_weights_1_0_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (1.75ns)   --->   "%local_weights_1_0_load = load i5 %local_weights_1_0_addr" [cnn_layer.cpp:77]   --->   Operation 31 'load' 'local_weights_1_0_load' <Predicate = (!icmp_ln77)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%local_weights_1_1_addr = getelementptr i16 %local_weights_1_1, i32 0, i32 %oc_cast_cast" [cnn_layer.cpp:77]   --->   Operation 32 'getelementptr' 'local_weights_1_1_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (1.75ns)   --->   "%local_weights_1_1_load = load i5 %local_weights_1_1_addr" [cnn_layer.cpp:77]   --->   Operation 33 'load' 'local_weights_1_1_load' <Predicate = (!icmp_ln77)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%local_weights_1_2_addr = getelementptr i16 %local_weights_1_2, i32 0, i32 %oc_cast_cast" [cnn_layer.cpp:77]   --->   Operation 34 'getelementptr' 'local_weights_1_2_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (1.75ns)   --->   "%local_weights_1_2_load = load i5 %local_weights_1_2_addr" [cnn_layer.cpp:77]   --->   Operation 35 'load' 'local_weights_1_2_load' <Predicate = (!icmp_ln77)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%local_weights_2_0_addr = getelementptr i16 %local_weights_2_0, i32 0, i32 %oc_cast_cast" [cnn_layer.cpp:77]   --->   Operation 36 'getelementptr' 'local_weights_2_0_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (1.75ns)   --->   "%local_weights_2_0_load = load i5 %local_weights_2_0_addr" [cnn_layer.cpp:77]   --->   Operation 37 'load' 'local_weights_2_0_load' <Predicate = (!icmp_ln77)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%local_weights_2_1_addr = getelementptr i16 %local_weights_2_1, i32 0, i32 %oc_cast_cast" [cnn_layer.cpp:77]   --->   Operation 38 'getelementptr' 'local_weights_2_1_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (1.75ns)   --->   "%local_weights_2_1_load = load i5 %local_weights_2_1_addr" [cnn_layer.cpp:77]   --->   Operation 39 'load' 'local_weights_2_1_load' <Predicate = (!icmp_ln77)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%local_weights_2_2_addr = getelementptr i16 %local_weights_2_2, i32 0, i32 %oc_cast_cast" [cnn_layer.cpp:77]   --->   Operation 40 'getelementptr' 'local_weights_2_2_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (1.75ns)   --->   "%local_weights_2_2_load = load i5 %local_weights_2_2_addr" [cnn_layer.cpp:77]   --->   Operation 41 'load' 'local_weights_2_2_load' <Predicate = (!icmp_ln77)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln99 = ret" [cnn_layer.cpp:99]   --->   Operation 42 'ret' 'ret_ln99' <Predicate = (icmp_ln77)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln78 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [cnn_layer.cpp:78]   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [cnn_layer.cpp:77]   --->   Operation 44 'specloopname' 'specloopname_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/2] ( I:1.75ns O:1.75ns )   --->   "%local_bias_load = load i5 %local_bias_addr" [cnn_layer.cpp:77]   --->   Operation 45 'load' 'local_bias_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sum = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %local_bias_load, i12 0" [cnn_layer.cpp:77]   --->   Operation 46 'bitconcatenate' 'sum' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/2] ( I:1.75ns O:1.75ns )   --->   "%local_weights_0_0_load = load i5 %local_weights_0_0_addr" [cnn_layer.cpp:77]   --->   Operation 47 'load' 'local_weights_0_0_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 48 [1/2] ( I:1.75ns O:1.75ns )   --->   "%local_weights_0_1_load = load i5 %local_weights_0_1_addr" [cnn_layer.cpp:77]   --->   Operation 48 'load' 'local_weights_0_1_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 49 [1/2] ( I:1.75ns O:1.75ns )   --->   "%local_weights_0_2_load = load i5 %local_weights_0_2_addr" [cnn_layer.cpp:77]   --->   Operation 49 'load' 'local_weights_0_2_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 50 [1/2] ( I:1.75ns O:1.75ns )   --->   "%local_weights_1_0_load = load i5 %local_weights_1_0_addr" [cnn_layer.cpp:77]   --->   Operation 50 'load' 'local_weights_1_0_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 51 [1/2] ( I:1.75ns O:1.75ns )   --->   "%local_weights_1_1_load = load i5 %local_weights_1_1_addr" [cnn_layer.cpp:77]   --->   Operation 51 'load' 'local_weights_1_1_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 52 [1/2] ( I:1.75ns O:1.75ns )   --->   "%local_weights_1_2_load = load i5 %local_weights_1_2_addr" [cnn_layer.cpp:77]   --->   Operation 52 'load' 'local_weights_1_2_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 53 [1/2] ( I:1.75ns O:1.75ns )   --->   "%local_weights_2_0_load = load i5 %local_weights_2_0_addr" [cnn_layer.cpp:77]   --->   Operation 53 'load' 'local_weights_2_0_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 54 [1/2] ( I:1.75ns O:1.75ns )   --->   "%local_weights_2_1_load = load i5 %local_weights_2_1_addr" [cnn_layer.cpp:77]   --->   Operation 54 'load' 'local_weights_2_1_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 55 [1/2] ( I:1.75ns O:1.75ns )   --->   "%local_weights_2_2_load = load i5 %local_weights_2_2_addr" [cnn_layer.cpp:77]   --->   Operation 55 'load' 'local_weights_2_2_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 56 [1/1] (1.29ns)   --->   "%br_ln79 = br void %VITIS_LOOP_81_3" [cnn_layer.cpp:79]   --->   Operation 56 'br' 'br_ln79' <Predicate = true> <Delay = 1.29>

State 4 <SV = 3> <Delay = 2.36>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%i = phi i4 0, void %VITIS_LOOP_79_2.split, i4 %empty_62, void %VITIS_LOOP_81_3" [cnn_layer.cpp:79]   --->   Operation 57 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [8/8] (2.36ns)   --->   "%urem_ln79 = urem i4 %i, i4 3" [cnn_layer.cpp:79]   --->   Operation 58 'urem' 'urem_ln79' <Predicate = true> <Delay = 2.36> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 2> <Delay = 2.36> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.36>
ST_5 : Operation 59 [7/8] (2.36ns)   --->   "%urem_ln79 = urem i4 %i, i4 3" [cnn_layer.cpp:79]   --->   Operation 59 'urem' 'urem_ln79' <Predicate = true> <Delay = 2.36> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 2> <Delay = 2.36> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.36>
ST_6 : Operation 60 [6/8] (2.36ns)   --->   "%urem_ln79 = urem i4 %i, i4 3" [cnn_layer.cpp:79]   --->   Operation 60 'urem' 'urem_ln79' <Predicate = true> <Delay = 2.36> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 2> <Delay = 2.36> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.36>
ST_7 : Operation 61 [5/8] (2.36ns)   --->   "%urem_ln79 = urem i4 %i, i4 3" [cnn_layer.cpp:79]   --->   Operation 61 'urem' 'urem_ln79' <Predicate = true> <Delay = 2.36> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 2> <Delay = 2.36> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.16>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i4 %i" [cnn_layer.cpp:79]   --->   Operation 62 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [4/8] (2.36ns)   --->   "%urem_ln79 = urem i4 %i, i4 3" [cnn_layer.cpp:79]   --->   Operation 63 'urem' 'urem_ln79' <Predicate = true> <Delay = 2.36> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 2> <Delay = 2.36> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 64 [1/1] (2.18ns) (grouped into DSP with root node mul_ln81)   --->   "%empty_60 = add i5 %zext_ln79, i5 2" [cnn_layer.cpp:79]   --->   Operation 64 'add' 'empty_60' <Predicate = true> <Delay = 2.18> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 65 [1/1] (0.00ns) (grouped into DSP with root node mul_ln81)   --->   "%zext_ln81 = zext i5 %empty_60" [cnn_layer.cpp:81]   --->   Operation 65 'zext' 'zext_ln81' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [4/4] (0.98ns) (root node of the DSP)   --->   "%mul_ln81 = mul i11 %zext_ln81, i11 43" [cnn_layer.cpp:81]   --->   Operation 66 'mul' 'mul_ln81' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.36>
ST_9 : Operation 67 [3/8] (2.36ns)   --->   "%urem_ln79 = urem i4 %i, i4 3" [cnn_layer.cpp:79]   --->   Operation 67 'urem' 'urem_ln79' <Predicate = true> <Delay = 2.36> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 2> <Delay = 2.36> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 68 [3/4] (0.98ns) (root node of the DSP)   --->   "%mul_ln81 = mul i11 %zext_ln81, i11 43" [cnn_layer.cpp:81]   --->   Operation 68 'mul' 'mul_ln81' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 2.36>
ST_10 : Operation 69 [2/8] (2.36ns)   --->   "%urem_ln79 = urem i4 %i, i4 3" [cnn_layer.cpp:79]   --->   Operation 69 'urem' 'urem_ln79' <Predicate = true> <Delay = 2.36> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 2> <Delay = 2.36> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 70 [2/4] (0.98ns) (root node of the DSP)   --->   "%mul_ln81 = mul i11 %zext_ln81, i11 43" [cnn_layer.cpp:81]   --->   Operation 70 'mul' 'mul_ln81' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 5.40>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i4 %i" [cnn_layer.cpp:79]   --->   Operation 71 'zext' 'zext_ln79_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (3.29ns)   --->   "%mul_ln79 = mul i9 %zext_ln79_1, i9 22" [cnn_layer.cpp:79]   --->   Operation 72 'mul' 'mul_ln79' <Predicate = true> <Delay = 3.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %mul_ln79, i32 6, i32 8" [cnn_layer.cpp:79]   --->   Operation 73 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/8] (2.36ns)   --->   "%urem_ln79 = urem i4 %i, i4 3" [cnn_layer.cpp:79]   --->   Operation 74 'urem' 'urem_ln79' <Predicate = true> <Delay = 2.36> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 2> <Delay = 2.36> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i2 %urem_ln79" [cnn_layer.cpp:79]   --->   Operation 75 'trunc' 'trunc_ln79' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln81 = mul i11 %zext_ln81, i11 43" [cnn_layer.cpp:81]   --->   Operation 76 'mul' 'mul_ln81' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul_ln81, i32 7, i32 10" [cnn_layer.cpp:81]   --->   Operation 77 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.99ns)   --->   "%empty_61 = add i5 %zext_ln79, i5 1" [cnn_layer.cpp:79]   --->   Operation 78 'add' 'empty_61' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%empty_62 = trunc i5 %empty_61" [cnn_layer.cpp:79]   --->   Operation 79 'trunc' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%p_cast564 = zext i5 %empty_61" [cnn_layer.cpp:79]   --->   Operation 80 'zext' 'p_cast564' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (3.39ns)   --->   "%mul = mul i11 %p_cast564, i11 43" [cnn_layer.cpp:79]   --->   Operation 81 'mul' 'mul' <Predicate = true> <Delay = 3.39> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul, i32 7, i32 10" [cnn_layer.cpp:79]   --->   Operation 82 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i2 @_ssdm_op_PartSelect.i2.i9.i32.i32, i9 %mul_ln79, i32 6, i32 7" [cnn_layer.cpp:90]   --->   Operation 83 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_44 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %tmp, i1 0" [cnn_layer.cpp:90]   --->   Operation 84 'bitconcatenate' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_45 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %tmp_43, i3 0" [cnn_layer.cpp:90]   --->   Operation 85 'bitconcatenate' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i4 %tmp_44" [cnn_layer.cpp:90]   --->   Operation 86 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (1.02ns)   --->   "%sub_ln90 = sub i5 %tmp_45, i5 %zext_ln90" [cnn_layer.cpp:90]   --->   Operation 87 'sub' 'sub_ln90' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %mul, i32 7, i32 8" [cnn_layer.cpp:90]   --->   Operation 88 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_47 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_42, i1 0" [cnn_layer.cpp:90]   --->   Operation 89 'bitconcatenate' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_48 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %tmp_46, i3 0" [cnn_layer.cpp:90]   --->   Operation 90 'bitconcatenate' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (1.02ns)   --->   "%sub_ln90_1 = sub i5 %tmp_48, i5 %tmp_47" [cnn_layer.cpp:90]   --->   Operation 91 'sub' 'sub_ln90_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %mul_ln81, i32 7, i32 8" [cnn_layer.cpp:90]   --->   Operation 92 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_50 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_41, i1 0" [cnn_layer.cpp:90]   --->   Operation 93 'bitconcatenate' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %tmp_49, i3 0" [cnn_layer.cpp:90]   --->   Operation 94 'bitconcatenate' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (1.02ns)   --->   "%sub_ln90_2 = sub i5 %tmp_51, i5 %tmp_50" [cnn_layer.cpp:90]   --->   Operation 95 'sub' 'sub_ln90_2' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [2/2] (0.00ns)   --->   "%call_ln90 = call void @convolution_func.2_Pipeline_VITIS_LOOP_81_3, i5 %sub_ln90, i16 %input_buf_0_0, i5 %sub_ln90_1, i5 %sub_ln90_2, i16 %input_buf_0_1, i16 %input_buf_0_2, i16 %input_buf_1_0, i16 %input_buf_1_1, i16 %input_buf_1_2, i16 %input_buf_2_0, i16 %input_buf_2_1, i16 %input_buf_2_2, i2 %trunc_ln79, i16 %local_weights_2_0_load, i16 %local_weights_2_1_load, i16 %local_weights_2_2_load, i16 %local_weights_0_0_load, i16 %local_weights_0_1_load, i16 %local_weights_0_2_load, i16 %local_weights_1_0_load, i16 %local_weights_1_1_load, i16 %local_weights_1_2_load, i28 %sum, i5 %empty, i4 %i, i15 %output_buf" [cnn_layer.cpp:90]   --->   Operation 96 'call' 'call_ln90' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 97 [1/1] (1.02ns)   --->   "%icmp_ln79 = icmp_eq  i5 %empty_61, i5 16" [cnn_layer.cpp:79]   --->   Operation 97 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.29>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [cnn_layer.cpp:79]   --->   Operation 98 'specloopname' 'specloopname_ln79' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 99 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/2] (0.00ns)   --->   "%call_ln90 = call void @convolution_func.2_Pipeline_VITIS_LOOP_81_3, i5 %sub_ln90, i16 %input_buf_0_0, i5 %sub_ln90_1, i5 %sub_ln90_2, i16 %input_buf_0_1, i16 %input_buf_0_2, i16 %input_buf_1_0, i16 %input_buf_1_1, i16 %input_buf_1_2, i16 %input_buf_2_0, i16 %input_buf_2_1, i16 %input_buf_2_2, i2 %trunc_ln79, i16 %local_weights_2_0_load, i16 %local_weights_2_1_load, i16 %local_weights_2_2_load, i16 %local_weights_0_0_load, i16 %local_weights_0_1_load, i16 %local_weights_0_2_load, i16 %local_weights_1_0_load, i16 %local_weights_1_1_load, i16 %local_weights_1_2_load, i28 %sum, i5 %empty, i4 %i, i15 %output_buf" [cnn_layer.cpp:90]   --->   Operation 100 'call' 'call_ln90' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %VITIS_LOOP_81_3, void %for.inc66" [cnn_layer.cpp:79]   --->   Operation 101 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (1.29ns)   --->   "%store_ln77 = store i6 %add_ln77, i6 %oc" [cnn_layer.cpp:77]   --->   Operation 102 'store' 'store_ln77' <Predicate = (icmp_ln79)> <Delay = 1.29>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln77 = br void %VITIS_LOOP_79_2" [cnn_layer.cpp:77]   --->   Operation 103 'br' 'br_ln77' <Predicate = (icmp_ln79)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.298ns
The critical path consists of the following:
	'alloca' operation 6 bit ('oc', cnn_layer.cpp:77) [21]  (0.000 ns)
	'store' operation 0 bit ('store_ln77', cnn_layer.cpp:77) of constant 0 on local variable 'oc', cnn_layer.cpp:77 [22]  (1.298 ns)

 <State 2>: 1.755ns
The critical path consists of the following:
	'load' operation 6 bit ('oc', cnn_layer.cpp:77) on local variable 'oc', cnn_layer.cpp:77 [25]  (0.000 ns)
	'getelementptr' operation 5 bit ('local_bias_addr', cnn_layer.cpp:77) [34]  (0.000 ns)
	'load' operation 16 bit ('local_bias_load', cnn_layer.cpp:77) on array 'local_bias' [35]  (1.755 ns)

 <State 3>: 1.755ns
The critical path consists of the following:
	'load' operation 16 bit ('local_bias_load', cnn_layer.cpp:77) on array 'local_bias' [35]  (1.755 ns)

 <State 4>: 2.365ns
The critical path consists of the following:
	'phi' operation 4 bit ('i', cnn_layer.cpp:79) with incoming values : ('empty_62', cnn_layer.cpp:79) [57]  (0.000 ns)
	'urem' operation 2 bit ('urem_ln79', cnn_layer.cpp:79) [63]  (2.365 ns)

 <State 5>: 2.365ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln79', cnn_layer.cpp:79) [63]  (2.365 ns)

 <State 6>: 2.365ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln79', cnn_layer.cpp:79) [63]  (2.365 ns)

 <State 7>: 2.365ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln79', cnn_layer.cpp:79) [63]  (2.365 ns)

 <State 8>: 3.160ns
The critical path consists of the following:
	'add' operation 5 bit of DSP[67] ('empty_60', cnn_layer.cpp:79) [65]  (2.180 ns)
	'mul' operation 11 bit of DSP[67] ('mul_ln81', cnn_layer.cpp:81) [67]  (0.980 ns)

 <State 9>: 2.365ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln79', cnn_layer.cpp:79) [63]  (2.365 ns)

 <State 10>: 2.365ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln79', cnn_layer.cpp:79) [63]  (2.365 ns)

 <State 11>: 5.409ns
The critical path consists of the following:
	'add' operation 5 bit ('empty_61', cnn_layer.cpp:79) [69]  (0.997 ns)
	'mul' operation 11 bit ('mul', cnn_layer.cpp:79) [72]  (3.390 ns)
	'sub' operation 5 bit ('sub_ln90_1', cnn_layer.cpp:90) [82]  (1.022 ns)

 <State 12>: 1.298ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln77', cnn_layer.cpp:77) of variable 'add_ln77', cnn_layer.cpp:77 on local variable 'oc', cnn_layer.cpp:77 [92]  (1.298 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
