
*** Running vivado
    with args -log design_1_myip_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_myip_0_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_myip_0_0.tcl -notrace
Command: synth_design -top design_1_myip_0_0 -part xc7vx485tffg1157-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7700 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 341.953 ; gain = 132.738
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port a is neither a static name nor a globally static expression [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/multiplier.vhd:51]
WARNING: [Synth 8-1565] actual for formal port b is neither a static name nor a globally static expression [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/multiplier.vhd:51]
WARNING: [Synth 8-1565] actual for formal port a is neither a static name nor a globally static expression [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/multiplier.vhd:52]
WARNING: [Synth 8-1565] actual for formal port a is neither a static name nor a globally static expression [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/multiplier.vhd:53]
WARNING: [Synth 8-1565] actual for formal port input2 is neither a static name nor a globally static expression [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_1x8_multiplier.vhd:86]
WARNING: [Synth 8-1565] actual for formal port input1 is neither a static name nor a globally static expression [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_8x8_multiplier.vhd:210]
WARNING: [Synth 8-1565] actual for formal port input2 is neither a static name nor a globally static expression [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_8x8_multiplier.vhd:210]
WARNING: [Synth 8-1565] actual for formal port input1 is neither a static name nor a globally static expression [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_8x8_multiplier.vhd:212]
WARNING: [Synth 8-1565] actual for formal port input2 is neither a static name nor a globally static expression [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_8x8_multiplier.vhd:212]
WARNING: [Synth 8-1565] actual for formal port input1 is neither a static name nor a globally static expression [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_8x8_multiplier.vhd:214]
WARNING: [Synth 8-1565] actual for formal port input2 is neither a static name nor a globally static expression [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_8x8_multiplier.vhd:214]
WARNING: [Synth 8-1565] actual for formal port input1 is neither a static name nor a globally static expression [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_8x8_multiplier.vhd:216]
WARNING: [Synth 8-1565] actual for formal port input2 is neither a static name nor a globally static expression [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_8x8_multiplier.vhd:216]
WARNING: [Synth 8-1565] actual for formal port input1 is neither a static name nor a globally static expression [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_8x8_multiplier.vhd:219]
WARNING: [Synth 8-1565] actual for formal port input2 is neither a static name nor a globally static expression [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_8x8_multiplier.vhd:220]
WARNING: [Synth 8-1565] actual for formal port input1 is neither a static name nor a globally static expression [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_8x8_multiplier.vhd:221]
WARNING: [Synth 8-1565] actual for formal port input2 is neither a static name nor a globally static expression [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_8x8_multiplier.vhd:222]
WARNING: [Synth 8-1565] actual for formal port input1 is neither a static name nor a globally static expression [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_8x8_multiplier.vhd:224]
WARNING: [Synth 8-1565] actual for formal port input2 is neither a static name nor a globally static expression [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_8x8_multiplier.vhd:225]
INFO: [Synth 8-638] synthesizing module 'design_1_myip_0_0' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/synth/design_1_myip_0_0.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'myip_v1_0' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/hdl/myip_v1_0.vhd:5' bound to instance 'U0' of component 'myip_v1_0' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/synth/design_1_myip_0_0.vhd:143]
INFO: [Synth 8-638] synthesizing module 'myip_v1_0' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/hdl/myip_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'myip_v1_0_S00_AXI' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/hdl/myip_v1_0_S00_AXI.vhd:5' bound to instance 'myip_v1_0_S00_AXI_inst' of component 'myip_v1_0_S00_AXI' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/hdl/myip_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'myip_v1_0_S00_AXI' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/hdl/myip_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'BCD_8x8_multiplier' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_8x8_multiplier.vhd:35' bound to instance 'MUL' of component 'BCD_8x8_multiplier' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/hdl/myip_v1_0_S00_AXI.vhd:469]
INFO: [Synth 8-638] synthesizing module 'BCD_8x8_multiplier' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_8x8_multiplier.vhd:145]
INFO: [Synth 8-3491] module 'BCD_1x8_multiplier' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_1x8_multiplier.vhd:34' bound to instance 'mul0' of component 'BCD_1x8_multiplier' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_8x8_multiplier.vhd:193]
INFO: [Synth 8-638] synthesizing module 'BCD_1x8_multiplier' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_1x8_multiplier.vhd:41]
INFO: [Synth 8-3491] module 'BCD_multiplier' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_multiplier.vhd:34' bound to instance 'com0' of component 'BCD_multiplier' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_1x8_multiplier.vhd:63]
INFO: [Synth 8-638] synthesizing module 'BCD_multiplier' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_multiplier.vhd:41]
INFO: [Synth 8-3491] module 'half_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/half_adder.vhd:35' bound to instance 'HA1' of component 'half_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_multiplier.vhd:92]
INFO: [Synth 8-638] synthesizing module 'half_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/half_adder.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'half_adder' (1#1) [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/half_adder.vhd:40]
INFO: [Synth 8-3491] module 'half_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/half_adder.vhd:35' bound to instance 'HA2' of component 'half_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_multiplier.vhd:93]
INFO: [Synth 8-3491] module 'full_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/full_adder.vhd:34' bound to instance 'FA1' of component 'full_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_multiplier.vhd:95]
INFO: [Synth 8-638] synthesizing module 'full_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/full_adder.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (2#1) [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/full_adder.vhd:40]
INFO: [Synth 8-3491] module 'full_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/full_adder.vhd:34' bound to instance 'FA2' of component 'full_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_multiplier.vhd:96]
INFO: [Synth 8-3491] module 'full_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/full_adder.vhd:34' bound to instance 'FA3' of component 'full_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_multiplier.vhd:97]
INFO: [Synth 8-3491] module 'full_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/full_adder.vhd:34' bound to instance 'FA4' of component 'full_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_multiplier.vhd:98]
INFO: [Synth 8-3491] module 'full_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/full_adder.vhd:34' bound to instance 'FA5' of component 'full_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_multiplier.vhd:99]
INFO: [Synth 8-3491] module 'full_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/full_adder.vhd:34' bound to instance 'FA6' of component 'full_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_multiplier.vhd:100]
INFO: [Synth 8-3491] module 'full_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/full_adder.vhd:34' bound to instance 'FA7' of component 'full_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_multiplier.vhd:101]
INFO: [Synth 8-3491] module 'multiplier' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/multiplier.vhd:34' bound to instance 'MA1' of component 'multiplier' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_multiplier.vhd:103]
INFO: [Synth 8-638] synthesizing module 'multiplier' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'full_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/full_adder.vhd:34' bound to instance 'FA1' of component 'full_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/multiplier.vhd:51]
INFO: [Synth 8-3491] module 'full_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/full_adder.vhd:34' bound to instance 'FA2' of component 'full_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/multiplier.vhd:52]
INFO: [Synth 8-3491] module 'full_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/full_adder.vhd:34' bound to instance 'FA3' of component 'full_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/multiplier.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'multiplier' (3#1) [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/multiplier.vhd:41]
INFO: [Synth 8-3491] module 'multiplier' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/multiplier.vhd:34' bound to instance 'MA2' of component 'multiplier' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_multiplier.vhd:104]
INFO: [Synth 8-3491] module 'multiplier' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/multiplier.vhd:34' bound to instance 'MA3' of component 'multiplier' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_multiplier.vhd:105]
INFO: [Synth 8-3491] module 'multiplier' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/multiplier.vhd:34' bound to instance 'MA4' of component 'multiplier' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_multiplier.vhd:106]
INFO: [Synth 8-3491] module 'BinaryToBCD' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BinaryToBCD.vhd:5' bound to instance 'bcd' of component 'BinaryToBCD' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_multiplier.vhd:110]
INFO: [Synth 8-638] synthesizing module 'BinaryToBCD' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BinaryToBCD.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'BinaryToBCD' (4#1) [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BinaryToBCD.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'BCD_multiplier' (5#1) [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_multiplier.vhd:41]
INFO: [Synth 8-3491] module 'BCD_multiplier' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_multiplier.vhd:34' bound to instance 'com1' of component 'BCD_multiplier' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_1x8_multiplier.vhd:64]
INFO: [Synth 8-3491] module 'BCD_multiplier' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_multiplier.vhd:34' bound to instance 'com2' of component 'BCD_multiplier' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_1x8_multiplier.vhd:65]
INFO: [Synth 8-3491] module 'BCD_multiplier' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_multiplier.vhd:34' bound to instance 'com3' of component 'BCD_multiplier' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_1x8_multiplier.vhd:66]
INFO: [Synth 8-3491] module 'BCD_multiplier' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_multiplier.vhd:34' bound to instance 'com4' of component 'BCD_multiplier' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_1x8_multiplier.vhd:67]
INFO: [Synth 8-3491] module 'BCD_multiplier' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_multiplier.vhd:34' bound to instance 'com5' of component 'BCD_multiplier' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_1x8_multiplier.vhd:68]
INFO: [Synth 8-3491] module 'BCD_multiplier' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_multiplier.vhd:34' bound to instance 'com6' of component 'BCD_multiplier' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_1x8_multiplier.vhd:69]
INFO: [Synth 8-3491] module 'BCD_multiplier' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_multiplier.vhd:34' bound to instance 'com7' of component 'BCD_multiplier' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_1x8_multiplier.vhd:70]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'adder0' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_1x8_multiplier.vhd:72]
INFO: [Synth 8-638] synthesizing module 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'BCD_adder' (6#1) [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:13]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'adder1' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_1x8_multiplier.vhd:74]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'adder2' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_1x8_multiplier.vhd:76]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'adder3' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_1x8_multiplier.vhd:78]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'adder4' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_1x8_multiplier.vhd:80]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'adder5' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_1x8_multiplier.vhd:82]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'adder6' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_1x8_multiplier.vhd:84]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'adder7' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_1x8_multiplier.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'BCD_1x8_multiplier' (7#1) [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_1x8_multiplier.vhd:41]
INFO: [Synth 8-3491] module 'BCD_1x8_multiplier' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_1x8_multiplier.vhd:34' bound to instance 'mul1' of component 'BCD_1x8_multiplier' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_8x8_multiplier.vhd:195]
INFO: [Synth 8-3491] module 'BCD_1x8_multiplier' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_1x8_multiplier.vhd:34' bound to instance 'mul2' of component 'BCD_1x8_multiplier' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_8x8_multiplier.vhd:197]
INFO: [Synth 8-3491] module 'BCD_1x8_multiplier' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_1x8_multiplier.vhd:34' bound to instance 'mul3' of component 'BCD_1x8_multiplier' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_8x8_multiplier.vhd:199]
INFO: [Synth 8-3491] module 'BCD_1x8_multiplier' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_1x8_multiplier.vhd:34' bound to instance 'mul4' of component 'BCD_1x8_multiplier' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_8x8_multiplier.vhd:201]
INFO: [Synth 8-3491] module 'BCD_1x8_multiplier' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_1x8_multiplier.vhd:34' bound to instance 'mul5' of component 'BCD_1x8_multiplier' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_8x8_multiplier.vhd:203]
INFO: [Synth 8-3491] module 'BCD_1x8_multiplier' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_1x8_multiplier.vhd:34' bound to instance 'mul6' of component 'BCD_1x8_multiplier' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_8x8_multiplier.vhd:205]
INFO: [Synth 8-3491] module 'BCD_1x8_multiplier' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_1x8_multiplier.vhd:34' bound to instance 'mul7' of component 'BCD_1x8_multiplier' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_8x8_multiplier.vhd:207]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'N_digit_BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:34' bound to instance 'adderb1b0' of component 'N_digit_BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_8x8_multiplier.vhd:210]
INFO: [Synth 8-638] synthesizing module 'N_digit_BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:45]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:58]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'N_digit_BCD_adder' (8#1) [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:45]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'N_digit_BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:34' bound to instance 'adderb3b2' of component 'N_digit_BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_8x8_multiplier.vhd:212]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'N_digit_BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:34' bound to instance 'adderb5b4' of component 'N_digit_BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_8x8_multiplier.vhd:214]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'N_digit_BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:34' bound to instance 'adderb7b6' of component 'N_digit_BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_8x8_multiplier.vhd:216]
	Parameter N bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'N_digit_BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:34' bound to instance 'adderb3b2b1b0' of component 'N_digit_BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_8x8_multiplier.vhd:219]
INFO: [Synth 8-638] synthesizing module 'N_digit_BCD_adder__parameterized4' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:45]
	Parameter N bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:58]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'N_digit_BCD_adder__parameterized4' (8#1) [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:45]
	Parameter N bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'N_digit_BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:34' bound to instance 'adderb7b6b5b4' of component 'N_digit_BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_8x8_multiplier.vhd:221]
INFO: [Synth 8-638] synthesizing module 'N_digit_BCD_adder__parameterized6' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:45]
	Parameter N bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:58]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'N_digit_BCD_adder__parameterized6' (8#1) [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:45]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'N_digit_BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:34' bound to instance 'adderoverall' of component 'N_digit_BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_8x8_multiplier.vhd:224]
INFO: [Synth 8-638] synthesizing module 'N_digit_BCD_adder__parameterized8' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:45]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:58]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Synth 8-3491] module 'BCD_adder' declared at 'd:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:5' bound to instance 'BCD' of component 'BCD_adder' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:63]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'N_digit_BCD_adder__parameterized8' (8#1) [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'BCD_8x8_multiplier' (9#1) [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_8x8_multiplier.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'myip_v1_0_S00_AXI' (10#1) [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/hdl/myip_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'myip_v1_0' (11#1) [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/hdl/myip_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_myip_0_0' (12#1) [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/synth/design_1_myip_0_0.vhd:82]
WARNING: [Synth 8-3331] design BCD_8x8_multiplier has unconnected port clk
WARNING: [Synth 8-3331] design BCD_8x8_multiplier has unconnected port rst
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 377.102 ; gain = 167.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 377.102 ; gain = 167.887
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.537 . Memory (MB): peak = 842.973 ; gain = 8.152
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 842.973 ; gain = 633.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 842.973 ; gain = 633.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 842.973 ; gain = 633.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 842.973 ; gain = 633.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 148   
	   2 Input      4 Bit       Adders := 916   
	   2 Input      2 Bit       Adders := 128   
	   3 Input      2 Bit       Adders := 1216  
+---Registers : 
	               32 Bit    Registers := 9     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	  11 Input     32 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 596   
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module half_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module full_adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module BinaryToBCD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 12    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 7     
Module BCD_adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module myip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	  11 Input     32 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design BCD_8x8_multiplier has unconnected port clk
WARNING: [Synth 8-3331] design BCD_8x8_multiplier has unconnected port rst
WARNING: [Synth 8-3331] design design_1_myip_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_myip_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_myip_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_myip_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_myip_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_myip_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/myip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/myip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/myip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/myip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/myip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/myip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/myip_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_myip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/myip_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_myip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/myip_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_myip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/myip_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_myip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/myip_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_myip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/myip_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_myip_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:36 ; elapsed = 04:33:49 . Memory (MB): peak = 842.973 ; gain = 633.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:48 ; elapsed = 04:34:02 . Memory (MB): peak = 906.230 ; gain = 697.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:50 ; elapsed = 04:34:05 . Memory (MB): peak = 911.094 ; gain = 701.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (U0/myip_v1_0_S00_AXI_inst/slv_reg4_reg[3]) is unused and will be removed from module design_1_myip_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'U0/myip_v1_0_S00_AXI_inst/slv_reg4_reg[3]/Q' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/hdl/myip_v1_0_S00_AXI.vhd:230]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/hdl/myip_v1_0_S00_AXI.vhd:230]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/hdl/myip_v1_0_S00_AXI.vhd:230]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:56 ; elapsed = 04:34:10 . Memory (MB): peak = 1291.148 ; gain = 1081.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:56 ; elapsed = 04:34:11 . Memory (MB): peak = 1291.148 ; gain = 1081.934
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/myip_v1_0_S00_AXI_inst/slv_reg4[2] with 1st driver pin 'U0/myip_v1_0_S00_AXI_inst/MUL/adderoverall/F[17].F_if2.BCD/sum2__4/O' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/myip_v1_0_S00_AXI_inst/slv_reg4[2] with 2nd driver pin 'U0/myip_v1_0_S00_AXI_inst/slv_reg4_reg[2]/Q' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/hdl/myip_v1_0_S00_AXI.vhd:230]
CRITICAL WARNING: [Synth 8-3352] multi-driven net n_0_3792 with 1st driver pin 'i_3792/O' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/synth/design_1_myip_0_0.vhd:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net n_0_3792 with 2nd driver pin 'U0/myip_v1_0_S00_AXI_inst/slv_reg4_reg[1]/Q' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/hdl/myip_v1_0_S00_AXI.vhd:230]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/myip_v1_0_S00_AXI_inst/slv_reg4[0] with 1st driver pin 'i_3793/O' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/src/BCD_adder.vhd:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/myip_v1_0_S00_AXI_inst/slv_reg4[0] with 2nd driver pin 'U0/myip_v1_0_S00_AXI_inst/slv_reg4_reg[0]/Q' [d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ipshared/f48c/hdl/myip_v1_0_S00_AXI.vhd:230]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        3|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:57 ; elapsed = 04:34:11 . Memory (MB): peak = 1291.148 ; gain = 1081.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:57 ; elapsed = 04:34:11 . Memory (MB): peak = 1291.148 ; gain = 1081.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:57 ; elapsed = 04:34:11 . Memory (MB): peak = 1291.148 ; gain = 1081.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:57 ; elapsed = 04:34:12 . Memory (MB): peak = 1291.148 ; gain = 1081.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:57 ; elapsed = 04:34:12 . Memory (MB): peak = 1291.148 ; gain = 1081.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     2|
|2     |LUT2  |   144|
|3     |LUT3  |   171|
|4     |LUT4  |   867|
|5     |LUT5  |   931|
|6     |LUT6  |  1799|
|7     |MUXF7 |    21|
|8     |FDRE  |   296|
|9     |FDSE  |     4|
+------+------+------+

Report Instance Areas: 
+------+----------------------------+----------------------------------+------+
|      |Instance                    |Module                            |Cells |
+------+----------------------------+----------------------------------+------+
|1     |top                         |                                  |  4235|
|2     |  U0                        |myip_v1_0                         |  4235|
|3     |    myip_v1_0_S00_AXI_inst  |myip_v1_0_S00_AXI                 |  4235|
|4     |      MUL                   |BCD_8x8_multiplier                |     1|
|5     |        adderoverall        |N_digit_BCD_adder__parameterized8 |     1|
|6     |          \F[17].F_if2.BCD  |BCD_adder                         |     1|
+------+----------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:57 ; elapsed = 04:34:12 . Memory (MB): peak = 1291.148 ; gain = 1081.934
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 9 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:23 ; elapsed = 04:33:40 . Memory (MB): peak = 1291.148 ; gain = 540.789
Synthesis Optimization Complete : Time (s): cpu = 00:03:57 ; elapsed = 04:34:12 . Memory (MB): peak = 1291.148 ; gain = 1081.934
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-101] Netlist 'design_1_myip_0_0' is not ideal for floorplanning, since the cellview 'myip_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
151 Infos, 36 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:54 ; elapsed = 04:34:06 . Memory (MB): peak = 1291.148 ; gain = 1033.090
INFO: [Common 17-1381] The checkpoint 'D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/design_1_myip_0_0_synth_1/design_1_myip_0_0.dcp' has been generated.
