LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
ENTITY counter IS
	PORT(
		INPUT : OUT STD_LOGIC;
      CLK : IN STD_LOGIC;
		RST: IN STD_LOGIC;
		OUTPUT: OUT STD_LOGIC
	);
END counter;

ARCHITECTURE arch_counter OF delay_counter IS
	
BEGIN

END ARCHITECTURE;