
stm32_parametric_eq.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d864  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001798  0800d9f0  0800d9f0  0001d9f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f188  0800f188  000200a4  2**0
                  CONTENTS
  4 .ARM          00000008  0800f188  0800f188  0001f188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f190  0800f190  000200a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f190  0800f190  0001f190  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f194  0800f194  0001f194  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a4  20000000  0800f198  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ce0  200000a4  0800f23c  000200a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000d84  0800f23c  00020d84  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000135b6  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002b52  00000000  00000000  0003368a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000db8  00000000  00000000  000361e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c90  00000000  00000000  00036f98  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00021fe7  00000000  00000000  00037c28  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000e11a  00000000  00000000  00059c0f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c64ae  00000000  00000000  00067d29  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0012e1d7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003db8  00000000  00000000  0012e254  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000a4 	.word	0x200000a4
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800d9d4 	.word	0x0800d9d4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000a8 	.word	0x200000a8
 80001c4:	0800d9d4 	.word	0x0800d9d4

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2iz>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa8:	d215      	bcs.n	8000ad6 <__aeabi_d2iz+0x36>
 8000aaa:	d511      	bpl.n	8000ad0 <__aeabi_d2iz+0x30>
 8000aac:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab4:	d912      	bls.n	8000adc <__aeabi_d2iz+0x3c>
 8000ab6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000abe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ac2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ac6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aca:	bf18      	it	ne
 8000acc:	4240      	negne	r0, r0
 8000ace:	4770      	bx	lr
 8000ad0:	f04f 0000 	mov.w	r0, #0
 8000ad4:	4770      	bx	lr
 8000ad6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ada:	d105      	bne.n	8000ae8 <__aeabi_d2iz+0x48>
 8000adc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ae0:	bf08      	it	eq
 8000ae2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ae6:	4770      	bx	lr
 8000ae8:	f04f 0000 	mov.w	r0, #0
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_d2uiz>:
 8000af0:	004a      	lsls	r2, r1, #1
 8000af2:	d211      	bcs.n	8000b18 <__aeabi_d2uiz+0x28>
 8000af4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000af8:	d211      	bcs.n	8000b1e <__aeabi_d2uiz+0x2e>
 8000afa:	d50d      	bpl.n	8000b18 <__aeabi_d2uiz+0x28>
 8000afc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b04:	d40e      	bmi.n	8000b24 <__aeabi_d2uiz+0x34>
 8000b06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b0a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b12:	fa23 f002 	lsr.w	r0, r3, r2
 8000b16:	4770      	bx	lr
 8000b18:	f04f 0000 	mov.w	r0, #0
 8000b1c:	4770      	bx	lr
 8000b1e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b22:	d102      	bne.n	8000b2a <__aeabi_d2uiz+0x3a>
 8000b24:	f04f 30ff 	mov.w	r0, #4294967295
 8000b28:	4770      	bx	lr
 8000b2a:	f04f 0000 	mov.w	r0, #0
 8000b2e:	4770      	bx	lr

08000b30 <__aeabi_d2f>:
 8000b30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b34:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b38:	bf24      	itt	cs
 8000b3a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b3e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b42:	d90d      	bls.n	8000b60 <__aeabi_d2f+0x30>
 8000b44:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b48:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b4c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b50:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b54:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b58:	bf08      	it	eq
 8000b5a:	f020 0001 	biceq.w	r0, r0, #1
 8000b5e:	4770      	bx	lr
 8000b60:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b64:	d121      	bne.n	8000baa <__aeabi_d2f+0x7a>
 8000b66:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b6a:	bfbc      	itt	lt
 8000b6c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b70:	4770      	bxlt	lr
 8000b72:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b76:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b7a:	f1c2 0218 	rsb	r2, r2, #24
 8000b7e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b82:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b86:	fa20 f002 	lsr.w	r0, r0, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	f040 0001 	orrne.w	r0, r0, #1
 8000b90:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b94:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b98:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b9c:	ea40 000c 	orr.w	r0, r0, ip
 8000ba0:	fa23 f302 	lsr.w	r3, r3, r2
 8000ba4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ba8:	e7cc      	b.n	8000b44 <__aeabi_d2f+0x14>
 8000baa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bae:	d107      	bne.n	8000bc0 <__aeabi_d2f+0x90>
 8000bb0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bb4:	bf1e      	ittt	ne
 8000bb6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bba:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bbe:	4770      	bxne	lr
 8000bc0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bc4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bc8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop

08000bd0 <__aeabi_uldivmod>:
 8000bd0:	b953      	cbnz	r3, 8000be8 <__aeabi_uldivmod+0x18>
 8000bd2:	b94a      	cbnz	r2, 8000be8 <__aeabi_uldivmod+0x18>
 8000bd4:	2900      	cmp	r1, #0
 8000bd6:	bf08      	it	eq
 8000bd8:	2800      	cmpeq	r0, #0
 8000bda:	bf1c      	itt	ne
 8000bdc:	f04f 31ff 	movne.w	r1, #4294967295
 8000be0:	f04f 30ff 	movne.w	r0, #4294967295
 8000be4:	f000 b972 	b.w	8000ecc <__aeabi_idiv0>
 8000be8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf0:	f000 f806 	bl	8000c00 <__udivmoddi4>
 8000bf4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bfc:	b004      	add	sp, #16
 8000bfe:	4770      	bx	lr

08000c00 <__udivmoddi4>:
 8000c00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c04:	9e08      	ldr	r6, [sp, #32]
 8000c06:	4604      	mov	r4, r0
 8000c08:	4688      	mov	r8, r1
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d14b      	bne.n	8000ca6 <__udivmoddi4+0xa6>
 8000c0e:	428a      	cmp	r2, r1
 8000c10:	4615      	mov	r5, r2
 8000c12:	d967      	bls.n	8000ce4 <__udivmoddi4+0xe4>
 8000c14:	fab2 f282 	clz	r2, r2
 8000c18:	b14a      	cbz	r2, 8000c2e <__udivmoddi4+0x2e>
 8000c1a:	f1c2 0720 	rsb	r7, r2, #32
 8000c1e:	fa01 f302 	lsl.w	r3, r1, r2
 8000c22:	fa20 f707 	lsr.w	r7, r0, r7
 8000c26:	4095      	lsls	r5, r2
 8000c28:	ea47 0803 	orr.w	r8, r7, r3
 8000c2c:	4094      	lsls	r4, r2
 8000c2e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c32:	0c23      	lsrs	r3, r4, #16
 8000c34:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c38:	fa1f fc85 	uxth.w	ip, r5
 8000c3c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c40:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c44:	fb07 f10c 	mul.w	r1, r7, ip
 8000c48:	4299      	cmp	r1, r3
 8000c4a:	d909      	bls.n	8000c60 <__udivmoddi4+0x60>
 8000c4c:	18eb      	adds	r3, r5, r3
 8000c4e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c52:	f080 811b 	bcs.w	8000e8c <__udivmoddi4+0x28c>
 8000c56:	4299      	cmp	r1, r3
 8000c58:	f240 8118 	bls.w	8000e8c <__udivmoddi4+0x28c>
 8000c5c:	3f02      	subs	r7, #2
 8000c5e:	442b      	add	r3, r5
 8000c60:	1a5b      	subs	r3, r3, r1
 8000c62:	b2a4      	uxth	r4, r4
 8000c64:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c68:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c6c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c70:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c74:	45a4      	cmp	ip, r4
 8000c76:	d909      	bls.n	8000c8c <__udivmoddi4+0x8c>
 8000c78:	192c      	adds	r4, r5, r4
 8000c7a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c7e:	f080 8107 	bcs.w	8000e90 <__udivmoddi4+0x290>
 8000c82:	45a4      	cmp	ip, r4
 8000c84:	f240 8104 	bls.w	8000e90 <__udivmoddi4+0x290>
 8000c88:	3802      	subs	r0, #2
 8000c8a:	442c      	add	r4, r5
 8000c8c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c90:	eba4 040c 	sub.w	r4, r4, ip
 8000c94:	2700      	movs	r7, #0
 8000c96:	b11e      	cbz	r6, 8000ca0 <__udivmoddi4+0xa0>
 8000c98:	40d4      	lsrs	r4, r2
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	e9c6 4300 	strd	r4, r3, [r6]
 8000ca0:	4639      	mov	r1, r7
 8000ca2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca6:	428b      	cmp	r3, r1
 8000ca8:	d909      	bls.n	8000cbe <__udivmoddi4+0xbe>
 8000caa:	2e00      	cmp	r6, #0
 8000cac:	f000 80eb 	beq.w	8000e86 <__udivmoddi4+0x286>
 8000cb0:	2700      	movs	r7, #0
 8000cb2:	e9c6 0100 	strd	r0, r1, [r6]
 8000cb6:	4638      	mov	r0, r7
 8000cb8:	4639      	mov	r1, r7
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	fab3 f783 	clz	r7, r3
 8000cc2:	2f00      	cmp	r7, #0
 8000cc4:	d147      	bne.n	8000d56 <__udivmoddi4+0x156>
 8000cc6:	428b      	cmp	r3, r1
 8000cc8:	d302      	bcc.n	8000cd0 <__udivmoddi4+0xd0>
 8000cca:	4282      	cmp	r2, r0
 8000ccc:	f200 80fa 	bhi.w	8000ec4 <__udivmoddi4+0x2c4>
 8000cd0:	1a84      	subs	r4, r0, r2
 8000cd2:	eb61 0303 	sbc.w	r3, r1, r3
 8000cd6:	2001      	movs	r0, #1
 8000cd8:	4698      	mov	r8, r3
 8000cda:	2e00      	cmp	r6, #0
 8000cdc:	d0e0      	beq.n	8000ca0 <__udivmoddi4+0xa0>
 8000cde:	e9c6 4800 	strd	r4, r8, [r6]
 8000ce2:	e7dd      	b.n	8000ca0 <__udivmoddi4+0xa0>
 8000ce4:	b902      	cbnz	r2, 8000ce8 <__udivmoddi4+0xe8>
 8000ce6:	deff      	udf	#255	; 0xff
 8000ce8:	fab2 f282 	clz	r2, r2
 8000cec:	2a00      	cmp	r2, #0
 8000cee:	f040 808f 	bne.w	8000e10 <__udivmoddi4+0x210>
 8000cf2:	1b49      	subs	r1, r1, r5
 8000cf4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cf8:	fa1f f885 	uxth.w	r8, r5
 8000cfc:	2701      	movs	r7, #1
 8000cfe:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d02:	0c23      	lsrs	r3, r4, #16
 8000d04:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d08:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d0c:	fb08 f10c 	mul.w	r1, r8, ip
 8000d10:	4299      	cmp	r1, r3
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x124>
 8000d14:	18eb      	adds	r3, r5, r3
 8000d16:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x122>
 8000d1c:	4299      	cmp	r1, r3
 8000d1e:	f200 80cd 	bhi.w	8000ebc <__udivmoddi4+0x2bc>
 8000d22:	4684      	mov	ip, r0
 8000d24:	1a59      	subs	r1, r3, r1
 8000d26:	b2a3      	uxth	r3, r4
 8000d28:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d2c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d30:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d34:	fb08 f800 	mul.w	r8, r8, r0
 8000d38:	45a0      	cmp	r8, r4
 8000d3a:	d907      	bls.n	8000d4c <__udivmoddi4+0x14c>
 8000d3c:	192c      	adds	r4, r5, r4
 8000d3e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0x14a>
 8000d44:	45a0      	cmp	r8, r4
 8000d46:	f200 80b6 	bhi.w	8000eb6 <__udivmoddi4+0x2b6>
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	eba4 0408 	sub.w	r4, r4, r8
 8000d50:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d54:	e79f      	b.n	8000c96 <__udivmoddi4+0x96>
 8000d56:	f1c7 0c20 	rsb	ip, r7, #32
 8000d5a:	40bb      	lsls	r3, r7
 8000d5c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d60:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d64:	fa01 f407 	lsl.w	r4, r1, r7
 8000d68:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d6c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d70:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d74:	4325      	orrs	r5, r4
 8000d76:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d7a:	0c2c      	lsrs	r4, r5, #16
 8000d7c:	fb08 3319 	mls	r3, r8, r9, r3
 8000d80:	fa1f fa8e 	uxth.w	sl, lr
 8000d84:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d88:	fb09 f40a 	mul.w	r4, r9, sl
 8000d8c:	429c      	cmp	r4, r3
 8000d8e:	fa02 f207 	lsl.w	r2, r2, r7
 8000d92:	fa00 f107 	lsl.w	r1, r0, r7
 8000d96:	d90b      	bls.n	8000db0 <__udivmoddi4+0x1b0>
 8000d98:	eb1e 0303 	adds.w	r3, lr, r3
 8000d9c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000da0:	f080 8087 	bcs.w	8000eb2 <__udivmoddi4+0x2b2>
 8000da4:	429c      	cmp	r4, r3
 8000da6:	f240 8084 	bls.w	8000eb2 <__udivmoddi4+0x2b2>
 8000daa:	f1a9 0902 	sub.w	r9, r9, #2
 8000dae:	4473      	add	r3, lr
 8000db0:	1b1b      	subs	r3, r3, r4
 8000db2:	b2ad      	uxth	r5, r5
 8000db4:	fbb3 f0f8 	udiv	r0, r3, r8
 8000db8:	fb08 3310 	mls	r3, r8, r0, r3
 8000dbc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000dc0:	fb00 fa0a 	mul.w	sl, r0, sl
 8000dc4:	45a2      	cmp	sl, r4
 8000dc6:	d908      	bls.n	8000dda <__udivmoddi4+0x1da>
 8000dc8:	eb1e 0404 	adds.w	r4, lr, r4
 8000dcc:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dd0:	d26b      	bcs.n	8000eaa <__udivmoddi4+0x2aa>
 8000dd2:	45a2      	cmp	sl, r4
 8000dd4:	d969      	bls.n	8000eaa <__udivmoddi4+0x2aa>
 8000dd6:	3802      	subs	r0, #2
 8000dd8:	4474      	add	r4, lr
 8000dda:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dde:	fba0 8902 	umull	r8, r9, r0, r2
 8000de2:	eba4 040a 	sub.w	r4, r4, sl
 8000de6:	454c      	cmp	r4, r9
 8000de8:	46c2      	mov	sl, r8
 8000dea:	464b      	mov	r3, r9
 8000dec:	d354      	bcc.n	8000e98 <__udivmoddi4+0x298>
 8000dee:	d051      	beq.n	8000e94 <__udivmoddi4+0x294>
 8000df0:	2e00      	cmp	r6, #0
 8000df2:	d069      	beq.n	8000ec8 <__udivmoddi4+0x2c8>
 8000df4:	ebb1 050a 	subs.w	r5, r1, sl
 8000df8:	eb64 0403 	sbc.w	r4, r4, r3
 8000dfc:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e00:	40fd      	lsrs	r5, r7
 8000e02:	40fc      	lsrs	r4, r7
 8000e04:	ea4c 0505 	orr.w	r5, ip, r5
 8000e08:	e9c6 5400 	strd	r5, r4, [r6]
 8000e0c:	2700      	movs	r7, #0
 8000e0e:	e747      	b.n	8000ca0 <__udivmoddi4+0xa0>
 8000e10:	f1c2 0320 	rsb	r3, r2, #32
 8000e14:	fa20 f703 	lsr.w	r7, r0, r3
 8000e18:	4095      	lsls	r5, r2
 8000e1a:	fa01 f002 	lsl.w	r0, r1, r2
 8000e1e:	fa21 f303 	lsr.w	r3, r1, r3
 8000e22:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e26:	4338      	orrs	r0, r7
 8000e28:	0c01      	lsrs	r1, r0, #16
 8000e2a:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e2e:	fa1f f885 	uxth.w	r8, r5
 8000e32:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e36:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e3a:	fb07 f308 	mul.w	r3, r7, r8
 8000e3e:	428b      	cmp	r3, r1
 8000e40:	fa04 f402 	lsl.w	r4, r4, r2
 8000e44:	d907      	bls.n	8000e56 <__udivmoddi4+0x256>
 8000e46:	1869      	adds	r1, r5, r1
 8000e48:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e4c:	d22f      	bcs.n	8000eae <__udivmoddi4+0x2ae>
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	d92d      	bls.n	8000eae <__udivmoddi4+0x2ae>
 8000e52:	3f02      	subs	r7, #2
 8000e54:	4429      	add	r1, r5
 8000e56:	1acb      	subs	r3, r1, r3
 8000e58:	b281      	uxth	r1, r0
 8000e5a:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e5e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e62:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e66:	fb00 f308 	mul.w	r3, r0, r8
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d907      	bls.n	8000e7e <__udivmoddi4+0x27e>
 8000e6e:	1869      	adds	r1, r5, r1
 8000e70:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e74:	d217      	bcs.n	8000ea6 <__udivmoddi4+0x2a6>
 8000e76:	428b      	cmp	r3, r1
 8000e78:	d915      	bls.n	8000ea6 <__udivmoddi4+0x2a6>
 8000e7a:	3802      	subs	r0, #2
 8000e7c:	4429      	add	r1, r5
 8000e7e:	1ac9      	subs	r1, r1, r3
 8000e80:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e84:	e73b      	b.n	8000cfe <__udivmoddi4+0xfe>
 8000e86:	4637      	mov	r7, r6
 8000e88:	4630      	mov	r0, r6
 8000e8a:	e709      	b.n	8000ca0 <__udivmoddi4+0xa0>
 8000e8c:	4607      	mov	r7, r0
 8000e8e:	e6e7      	b.n	8000c60 <__udivmoddi4+0x60>
 8000e90:	4618      	mov	r0, r3
 8000e92:	e6fb      	b.n	8000c8c <__udivmoddi4+0x8c>
 8000e94:	4541      	cmp	r1, r8
 8000e96:	d2ab      	bcs.n	8000df0 <__udivmoddi4+0x1f0>
 8000e98:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e9c:	eb69 020e 	sbc.w	r2, r9, lr
 8000ea0:	3801      	subs	r0, #1
 8000ea2:	4613      	mov	r3, r2
 8000ea4:	e7a4      	b.n	8000df0 <__udivmoddi4+0x1f0>
 8000ea6:	4660      	mov	r0, ip
 8000ea8:	e7e9      	b.n	8000e7e <__udivmoddi4+0x27e>
 8000eaa:	4618      	mov	r0, r3
 8000eac:	e795      	b.n	8000dda <__udivmoddi4+0x1da>
 8000eae:	4667      	mov	r7, ip
 8000eb0:	e7d1      	b.n	8000e56 <__udivmoddi4+0x256>
 8000eb2:	4681      	mov	r9, r0
 8000eb4:	e77c      	b.n	8000db0 <__udivmoddi4+0x1b0>
 8000eb6:	3802      	subs	r0, #2
 8000eb8:	442c      	add	r4, r5
 8000eba:	e747      	b.n	8000d4c <__udivmoddi4+0x14c>
 8000ebc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec0:	442b      	add	r3, r5
 8000ec2:	e72f      	b.n	8000d24 <__udivmoddi4+0x124>
 8000ec4:	4638      	mov	r0, r7
 8000ec6:	e708      	b.n	8000cda <__udivmoddi4+0xda>
 8000ec8:	4637      	mov	r7, r6
 8000eca:	e6e9      	b.n	8000ca0 <__udivmoddi4+0xa0>

08000ecc <__aeabi_idiv0>:
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop

08000ed0 <readWord>:
/* USER CODE BEGIN PFP */
void saveToEeprom(void);
void LoadFromEeprom(void);
//result_float = 0.0f;

float readWord(_Bool ch, uint8_t buffer){
 8000ed0:	b480      	push	{r7}
 8000ed2:	b085      	sub	sp, #20
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	460a      	mov	r2, r1
 8000eda:	71fb      	strb	r3, [r7, #7]
 8000edc:	4613      	mov	r3, r2
 8000ede:	71bb      	strb	r3, [r7, #6]
	int32_t result_int32 = 0;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	60fb      	str	r3, [r7, #12]
	uint32_t result_uint32 = 0;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	60bb      	str	r3, [r7, #8]
	if(!ch){
 8000ee8:	79fb      	ldrb	r3, [r7, #7]
 8000eea:	f083 0301 	eor.w	r3, r3, #1
 8000eee:	b2db      	uxtb	r3, r3
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d00e      	beq.n	8000f12 <readWord+0x42>
		/* read L ch */
		result_uint32 = (rxBuff[0+buffer]<<8) | (rxBuff[1+buffer]>>8);
 8000ef4:	79bb      	ldrb	r3, [r7, #6]
 8000ef6:	4a1a      	ldr	r2, [pc, #104]	; (8000f60 <readWord+0x90>)
 8000ef8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000efc:	021b      	lsls	r3, r3, #8
 8000efe:	79ba      	ldrb	r2, [r7, #6]
 8000f00:	3201      	adds	r2, #1
 8000f02:	4917      	ldr	r1, [pc, #92]	; (8000f60 <readWord+0x90>)
 8000f04:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8000f08:	0a12      	lsrs	r2, r2, #8
 8000f0a:	b292      	uxth	r2, r2
 8000f0c:	4313      	orrs	r3, r2
 8000f0e:	60bb      	str	r3, [r7, #8]
 8000f10:	e00e      	b.n	8000f30 <readWord+0x60>
	}
	else{
		/* write L ch */
		result_uint32 = (rxBuff[2+buffer]<<8) | (rxBuff[3+buffer]>>8);
 8000f12:	79bb      	ldrb	r3, [r7, #6]
 8000f14:	3302      	adds	r3, #2
 8000f16:	4a12      	ldr	r2, [pc, #72]	; (8000f60 <readWord+0x90>)
 8000f18:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f1c:	021b      	lsls	r3, r3, #8
 8000f1e:	79ba      	ldrb	r2, [r7, #6]
 8000f20:	3203      	adds	r2, #3
 8000f22:	490f      	ldr	r1, [pc, #60]	; (8000f60 <readWord+0x90>)
 8000f24:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8000f28:	0a12      	lsrs	r2, r2, #8
 8000f2a:	b292      	uxth	r2, r2
 8000f2c:	4313      	orrs	r3, r2
 8000f2e:	60bb      	str	r3, [r7, #8]
	}

	/* ubah 24bit 2's comp ke int 32 bit */
	if((result_uint32&(1<<23)) != 0){
 8000f30:	68bb      	ldr	r3, [r7, #8]
 8000f32:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d004      	beq.n	8000f44 <readWord+0x74>
		result_int32 = result_uint32 | ~((1<<24)-1);
 8000f3a:	68bb      	ldr	r3, [r7, #8]
 8000f3c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8000f40:	60fb      	str	r3, [r7, #12]
 8000f42:	e001      	b.n	8000f48 <readWord+0x78>
	}
	else{
		result_int32 = result_uint32;
 8000f44:	68bb      	ldr	r3, [r7, #8]
 8000f46:	60fb      	str	r3, [r7, #12]
	}
	return (float)result_int32;
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	ee07 3a90 	vmov	s15, r3
 8000f4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 8000f52:	eeb0 0a67 	vmov.f32	s0, s15
 8000f56:	3714      	adds	r7, #20
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5e:	4770      	bx	lr
 8000f60:	20000b7c 	.word	0x20000b7c

08000f64 <writeWord>:


void writeWord(float dataf, _Bool ch, uint8_t buffer){
 8000f64:	b480      	push	{r7}
 8000f66:	b085      	sub	sp, #20
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	ed87 0a01 	vstr	s0, [r7, #4]
 8000f6e:	4603      	mov	r3, r0
 8000f70:	460a      	mov	r2, r1
 8000f72:	70fb      	strb	r3, [r7, #3]
 8000f74:	4613      	mov	r3, r2
 8000f76:	70bb      	strb	r3, [r7, #2]
	uint32_t result_uint32 = 0;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	60fb      	str	r3, [r7, #12]
	/* ubah int 32bit ke 24bit 2's comp */
	if(dataf < 0){
 8000f7c:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f80:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f88:	d50b      	bpl.n	8000fa2 <writeWord+0x3e>
		result_uint32 |= (1<<24) | (int32_t)dataf;
 8000f8a:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f8e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f92:	ee17 2a90 	vmov	r2, s15
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	4313      	orrs	r3, r2
 8000f9a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000f9e:	60fb      	str	r3, [r7, #12]
 8000fa0:	e006      	b.n	8000fb0 <writeWord+0x4c>
	}
	else{
		result_uint32 = (int32_t)dataf;
 8000fa2:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fa6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000faa:	ee17 3a90 	vmov	r3, s15
 8000fae:	60fb      	str	r3, [r7, #12]
	}

	if(!ch){
 8000fb0:	78fb      	ldrb	r3, [r7, #3]
 8000fb2:	f083 0301 	eor.w	r3, r3, #1
 8000fb6:	b2db      	uxtb	r3, r3
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d010      	beq.n	8000fde <writeWord+0x7a>
		/* write L ch */
		txBuff[0+buffer] = (result_uint32>>8) & 0x0000FFFF;
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	0a1a      	lsrs	r2, r3, #8
 8000fc0:	78bb      	ldrb	r3, [r7, #2]
 8000fc2:	b291      	uxth	r1, r2
 8000fc4:	4a11      	ldr	r2, [pc, #68]	; (800100c <writeWord+0xa8>)
 8000fc6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		txBuff[1+buffer] = (result_uint32<<8) & 0x0000FF00;
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	b29a      	uxth	r2, r3
 8000fce:	78bb      	ldrb	r3, [r7, #2]
 8000fd0:	3301      	adds	r3, #1
 8000fd2:	0212      	lsls	r2, r2, #8
 8000fd4:	b291      	uxth	r1, r2
 8000fd6:	4a0d      	ldr	r2, [pc, #52]	; (800100c <writeWord+0xa8>)
 8000fd8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	else{
		/* write L ch */
		txBuff[2+buffer] = (result_uint32>>8) & 0x0000FFFF;
		txBuff[3+buffer] = (result_uint32<<8) & 0x0000FF00;
	}
}
 8000fdc:	e010      	b.n	8001000 <writeWord+0x9c>
		txBuff[2+buffer] = (result_uint32>>8) & 0x0000FFFF;
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	0a1a      	lsrs	r2, r3, #8
 8000fe2:	78bb      	ldrb	r3, [r7, #2]
 8000fe4:	3302      	adds	r3, #2
 8000fe6:	b291      	uxth	r1, r2
 8000fe8:	4a08      	ldr	r2, [pc, #32]	; (800100c <writeWord+0xa8>)
 8000fea:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		txBuff[3+buffer] = (result_uint32<<8) & 0x0000FF00;
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	b29a      	uxth	r2, r3
 8000ff2:	78bb      	ldrb	r3, [r7, #2]
 8000ff4:	3303      	adds	r3, #3
 8000ff6:	0212      	lsls	r2, r2, #8
 8000ff8:	b291      	uxth	r1, r2
 8000ffa:	4a04      	ldr	r2, [pc, #16]	; (800100c <writeWord+0xa8>)
 8000ffc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
}
 8001000:	bf00      	nop
 8001002:	3714      	adds	r7, #20
 8001004:	46bd      	mov	sp, r7
 8001006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100a:	4770      	bx	lr
 800100c:	20000640 	.word	0x20000640

08001010 <Calc_Coeff_Filter>:

void Calc_Coeff_Filter(void){
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
	/* Hitung koefisien filter Kanan */
	shelv(&R_cS1[0], 0, myPreset[EQ_preset].gain_R[0], myPreset[EQ_preset].fc_R[0], FREQSAMPLING);
 8001014:	4bdb      	ldr	r3, [pc, #876]	; (8001384 <Calc_Coeff_Filter+0x374>)
 8001016:	f993 3000 	ldrsb.w	r3, [r3]
 800101a:	4619      	mov	r1, r3
 800101c:	4ada      	ldr	r2, [pc, #872]	; (8001388 <Calc_Coeff_Filter+0x378>)
 800101e:	235c      	movs	r3, #92	; 0x5c
 8001020:	fb03 f301 	mul.w	r3, r3, r1
 8001024:	4413      	add	r3, r2
 8001026:	3304      	adds	r3, #4
 8001028:	edd3 7a00 	vldr	s15, [r3]
 800102c:	4bd5      	ldr	r3, [pc, #852]	; (8001384 <Calc_Coeff_Filter+0x374>)
 800102e:	f993 3000 	ldrsb.w	r3, [r3]
 8001032:	4619      	mov	r1, r3
 8001034:	4ad4      	ldr	r2, [pc, #848]	; (8001388 <Calc_Coeff_Filter+0x378>)
 8001036:	235c      	movs	r3, #92	; 0x5c
 8001038:	fb03 f301 	mul.w	r3, r3, r1
 800103c:	4413      	add	r3, r2
 800103e:	332c      	adds	r3, #44	; 0x2c
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	ee07 3a10 	vmov	s14, r3
 8001046:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800104a:	ed9f 1ad0 	vldr	s2, [pc, #832]	; 800138c <Calc_Coeff_Filter+0x37c>
 800104e:	eef0 0a47 	vmov.f32	s1, s14
 8001052:	eeb0 0a67 	vmov.f32	s0, s15
 8001056:	2100      	movs	r1, #0
 8001058:	48cd      	ldr	r0, [pc, #820]	; (8001390 <Calc_Coeff_Filter+0x380>)
 800105a:	f003 fc19 	bl	8004890 <shelv>
	peak(&R_cS2[0], myPreset[EQ_preset].gain_R[1], myPreset[EQ_preset].fc_R[1], myPreset[EQ_preset].bw_R[0], FREQSAMPLING);
 800105e:	4bc9      	ldr	r3, [pc, #804]	; (8001384 <Calc_Coeff_Filter+0x374>)
 8001060:	f993 3000 	ldrsb.w	r3, [r3]
 8001064:	4619      	mov	r1, r3
 8001066:	4ac8      	ldr	r2, [pc, #800]	; (8001388 <Calc_Coeff_Filter+0x378>)
 8001068:	235c      	movs	r3, #92	; 0x5c
 800106a:	fb03 f301 	mul.w	r3, r3, r1
 800106e:	4413      	add	r3, r2
 8001070:	3308      	adds	r3, #8
 8001072:	edd3 7a00 	vldr	s15, [r3]
 8001076:	4bc3      	ldr	r3, [pc, #780]	; (8001384 <Calc_Coeff_Filter+0x374>)
 8001078:	f993 3000 	ldrsb.w	r3, [r3]
 800107c:	4619      	mov	r1, r3
 800107e:	4ac2      	ldr	r2, [pc, #776]	; (8001388 <Calc_Coeff_Filter+0x378>)
 8001080:	235c      	movs	r3, #92	; 0x5c
 8001082:	fb03 f301 	mul.w	r3, r3, r1
 8001086:	4413      	add	r3, r2
 8001088:	3330      	adds	r3, #48	; 0x30
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	ee07 3a10 	vmov	s14, r3
 8001090:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8001094:	4bbb      	ldr	r3, [pc, #748]	; (8001384 <Calc_Coeff_Filter+0x374>)
 8001096:	f993 3000 	ldrsb.w	r3, [r3]
 800109a:	4619      	mov	r1, r3
 800109c:	4aba      	ldr	r2, [pc, #744]	; (8001388 <Calc_Coeff_Filter+0x378>)
 800109e:	235c      	movs	r3, #92	; 0x5c
 80010a0:	fb03 f301 	mul.w	r3, r3, r1
 80010a4:	4413      	add	r3, r2
 80010a6:	3354      	adds	r3, #84	; 0x54
 80010a8:	f993 3000 	ldrsb.w	r3, [r3]
 80010ac:	ee06 3a90 	vmov	s13, r3
 80010b0:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80010b4:	eddf 1ab5 	vldr	s3, [pc, #724]	; 800138c <Calc_Coeff_Filter+0x37c>
 80010b8:	eeb0 1a66 	vmov.f32	s2, s13
 80010bc:	eef0 0a47 	vmov.f32	s1, s14
 80010c0:	eeb0 0a67 	vmov.f32	s0, s15
 80010c4:	48b3      	ldr	r0, [pc, #716]	; (8001394 <Calc_Coeff_Filter+0x384>)
 80010c6:	f004 f9df 	bl	8005488 <peak>
	peak(&R_cS3[0], myPreset[EQ_preset].gain_R[2], myPreset[EQ_preset].fc_R[2], myPreset[EQ_preset].bw_R[1], FREQSAMPLING);
 80010ca:	4bae      	ldr	r3, [pc, #696]	; (8001384 <Calc_Coeff_Filter+0x374>)
 80010cc:	f993 3000 	ldrsb.w	r3, [r3]
 80010d0:	4619      	mov	r1, r3
 80010d2:	4aad      	ldr	r2, [pc, #692]	; (8001388 <Calc_Coeff_Filter+0x378>)
 80010d4:	235c      	movs	r3, #92	; 0x5c
 80010d6:	fb03 f301 	mul.w	r3, r3, r1
 80010da:	4413      	add	r3, r2
 80010dc:	330c      	adds	r3, #12
 80010de:	edd3 7a00 	vldr	s15, [r3]
 80010e2:	4ba8      	ldr	r3, [pc, #672]	; (8001384 <Calc_Coeff_Filter+0x374>)
 80010e4:	f993 3000 	ldrsb.w	r3, [r3]
 80010e8:	4619      	mov	r1, r3
 80010ea:	4aa7      	ldr	r2, [pc, #668]	; (8001388 <Calc_Coeff_Filter+0x378>)
 80010ec:	235c      	movs	r3, #92	; 0x5c
 80010ee:	fb03 f301 	mul.w	r3, r3, r1
 80010f2:	4413      	add	r3, r2
 80010f4:	3334      	adds	r3, #52	; 0x34
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	ee07 3a10 	vmov	s14, r3
 80010fc:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8001100:	4ba0      	ldr	r3, [pc, #640]	; (8001384 <Calc_Coeff_Filter+0x374>)
 8001102:	f993 3000 	ldrsb.w	r3, [r3]
 8001106:	4619      	mov	r1, r3
 8001108:	4a9f      	ldr	r2, [pc, #636]	; (8001388 <Calc_Coeff_Filter+0x378>)
 800110a:	235c      	movs	r3, #92	; 0x5c
 800110c:	fb03 f301 	mul.w	r3, r3, r1
 8001110:	4413      	add	r3, r2
 8001112:	3355      	adds	r3, #85	; 0x55
 8001114:	f993 3000 	ldrsb.w	r3, [r3]
 8001118:	ee06 3a90 	vmov	s13, r3
 800111c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8001120:	eddf 1a9a 	vldr	s3, [pc, #616]	; 800138c <Calc_Coeff_Filter+0x37c>
 8001124:	eeb0 1a66 	vmov.f32	s2, s13
 8001128:	eef0 0a47 	vmov.f32	s1, s14
 800112c:	eeb0 0a67 	vmov.f32	s0, s15
 8001130:	4899      	ldr	r0, [pc, #612]	; (8001398 <Calc_Coeff_Filter+0x388>)
 8001132:	f004 f9a9 	bl	8005488 <peak>
	peak(&R_cS4[0], myPreset[EQ_preset].gain_R[3], myPreset[EQ_preset].fc_R[3], myPreset[EQ_preset].bw_R[2], FREQSAMPLING);
 8001136:	4b93      	ldr	r3, [pc, #588]	; (8001384 <Calc_Coeff_Filter+0x374>)
 8001138:	f993 3000 	ldrsb.w	r3, [r3]
 800113c:	4619      	mov	r1, r3
 800113e:	4a92      	ldr	r2, [pc, #584]	; (8001388 <Calc_Coeff_Filter+0x378>)
 8001140:	235c      	movs	r3, #92	; 0x5c
 8001142:	fb03 f301 	mul.w	r3, r3, r1
 8001146:	4413      	add	r3, r2
 8001148:	3310      	adds	r3, #16
 800114a:	edd3 7a00 	vldr	s15, [r3]
 800114e:	4b8d      	ldr	r3, [pc, #564]	; (8001384 <Calc_Coeff_Filter+0x374>)
 8001150:	f993 3000 	ldrsb.w	r3, [r3]
 8001154:	4619      	mov	r1, r3
 8001156:	4a8c      	ldr	r2, [pc, #560]	; (8001388 <Calc_Coeff_Filter+0x378>)
 8001158:	235c      	movs	r3, #92	; 0x5c
 800115a:	fb03 f301 	mul.w	r3, r3, r1
 800115e:	4413      	add	r3, r2
 8001160:	3338      	adds	r3, #56	; 0x38
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	ee07 3a10 	vmov	s14, r3
 8001168:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800116c:	4b85      	ldr	r3, [pc, #532]	; (8001384 <Calc_Coeff_Filter+0x374>)
 800116e:	f993 3000 	ldrsb.w	r3, [r3]
 8001172:	4619      	mov	r1, r3
 8001174:	4a84      	ldr	r2, [pc, #528]	; (8001388 <Calc_Coeff_Filter+0x378>)
 8001176:	235c      	movs	r3, #92	; 0x5c
 8001178:	fb03 f301 	mul.w	r3, r3, r1
 800117c:	4413      	add	r3, r2
 800117e:	3356      	adds	r3, #86	; 0x56
 8001180:	f993 3000 	ldrsb.w	r3, [r3]
 8001184:	ee06 3a90 	vmov	s13, r3
 8001188:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800118c:	eddf 1a7f 	vldr	s3, [pc, #508]	; 800138c <Calc_Coeff_Filter+0x37c>
 8001190:	eeb0 1a66 	vmov.f32	s2, s13
 8001194:	eef0 0a47 	vmov.f32	s1, s14
 8001198:	eeb0 0a67 	vmov.f32	s0, s15
 800119c:	487f      	ldr	r0, [pc, #508]	; (800139c <Calc_Coeff_Filter+0x38c>)
 800119e:	f004 f973 	bl	8005488 <peak>
	shelv(&R_cS5[0], 1, myPreset[EQ_preset].gain_R[4], myPreset[EQ_preset].fc_R[4], FREQSAMPLING);
 80011a2:	4b78      	ldr	r3, [pc, #480]	; (8001384 <Calc_Coeff_Filter+0x374>)
 80011a4:	f993 3000 	ldrsb.w	r3, [r3]
 80011a8:	4619      	mov	r1, r3
 80011aa:	4a77      	ldr	r2, [pc, #476]	; (8001388 <Calc_Coeff_Filter+0x378>)
 80011ac:	235c      	movs	r3, #92	; 0x5c
 80011ae:	fb03 f301 	mul.w	r3, r3, r1
 80011b2:	4413      	add	r3, r2
 80011b4:	3314      	adds	r3, #20
 80011b6:	edd3 7a00 	vldr	s15, [r3]
 80011ba:	4b72      	ldr	r3, [pc, #456]	; (8001384 <Calc_Coeff_Filter+0x374>)
 80011bc:	f993 3000 	ldrsb.w	r3, [r3]
 80011c0:	4619      	mov	r1, r3
 80011c2:	4a71      	ldr	r2, [pc, #452]	; (8001388 <Calc_Coeff_Filter+0x378>)
 80011c4:	235c      	movs	r3, #92	; 0x5c
 80011c6:	fb03 f301 	mul.w	r3, r3, r1
 80011ca:	4413      	add	r3, r2
 80011cc:	333c      	adds	r3, #60	; 0x3c
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	ee07 3a10 	vmov	s14, r3
 80011d4:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80011d8:	ed9f 1a6c 	vldr	s2, [pc, #432]	; 800138c <Calc_Coeff_Filter+0x37c>
 80011dc:	eef0 0a47 	vmov.f32	s1, s14
 80011e0:	eeb0 0a67 	vmov.f32	s0, s15
 80011e4:	2101      	movs	r1, #1
 80011e6:	486e      	ldr	r0, [pc, #440]	; (80013a0 <Calc_Coeff_Filter+0x390>)
 80011e8:	f003 fb52 	bl	8004890 <shelv>

	/* Hitung koefisien filter kiri */
	shelv(&L_cS1[0], 0, myPreset[EQ_preset].gain_L[0], myPreset[EQ_preset].fc_L[0], FREQSAMPLING);
 80011ec:	4b65      	ldr	r3, [pc, #404]	; (8001384 <Calc_Coeff_Filter+0x374>)
 80011ee:	f993 3000 	ldrsb.w	r3, [r3]
 80011f2:	4619      	mov	r1, r3
 80011f4:	4a64      	ldr	r2, [pc, #400]	; (8001388 <Calc_Coeff_Filter+0x378>)
 80011f6:	235c      	movs	r3, #92	; 0x5c
 80011f8:	fb03 f301 	mul.w	r3, r3, r1
 80011fc:	4413      	add	r3, r2
 80011fe:	3318      	adds	r3, #24
 8001200:	edd3 7a00 	vldr	s15, [r3]
 8001204:	4b5f      	ldr	r3, [pc, #380]	; (8001384 <Calc_Coeff_Filter+0x374>)
 8001206:	f993 3000 	ldrsb.w	r3, [r3]
 800120a:	4619      	mov	r1, r3
 800120c:	4a5e      	ldr	r2, [pc, #376]	; (8001388 <Calc_Coeff_Filter+0x378>)
 800120e:	235c      	movs	r3, #92	; 0x5c
 8001210:	fb03 f301 	mul.w	r3, r3, r1
 8001214:	4413      	add	r3, r2
 8001216:	3340      	adds	r3, #64	; 0x40
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	ee07 3a10 	vmov	s14, r3
 800121e:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8001222:	ed9f 1a5a 	vldr	s2, [pc, #360]	; 800138c <Calc_Coeff_Filter+0x37c>
 8001226:	eef0 0a47 	vmov.f32	s1, s14
 800122a:	eeb0 0a67 	vmov.f32	s0, s15
 800122e:	2100      	movs	r1, #0
 8001230:	485c      	ldr	r0, [pc, #368]	; (80013a4 <Calc_Coeff_Filter+0x394>)
 8001232:	f003 fb2d 	bl	8004890 <shelv>
	peak(&L_cS2[0], myPreset[EQ_preset].gain_L[1], myPreset[EQ_preset].fc_L[1], myPreset[EQ_preset].bw_L[0], FREQSAMPLING);
 8001236:	4b53      	ldr	r3, [pc, #332]	; (8001384 <Calc_Coeff_Filter+0x374>)
 8001238:	f993 3000 	ldrsb.w	r3, [r3]
 800123c:	4619      	mov	r1, r3
 800123e:	4a52      	ldr	r2, [pc, #328]	; (8001388 <Calc_Coeff_Filter+0x378>)
 8001240:	235c      	movs	r3, #92	; 0x5c
 8001242:	fb03 f301 	mul.w	r3, r3, r1
 8001246:	4413      	add	r3, r2
 8001248:	331c      	adds	r3, #28
 800124a:	edd3 7a00 	vldr	s15, [r3]
 800124e:	4b4d      	ldr	r3, [pc, #308]	; (8001384 <Calc_Coeff_Filter+0x374>)
 8001250:	f993 3000 	ldrsb.w	r3, [r3]
 8001254:	4619      	mov	r1, r3
 8001256:	4a4c      	ldr	r2, [pc, #304]	; (8001388 <Calc_Coeff_Filter+0x378>)
 8001258:	235c      	movs	r3, #92	; 0x5c
 800125a:	fb03 f301 	mul.w	r3, r3, r1
 800125e:	4413      	add	r3, r2
 8001260:	3344      	adds	r3, #68	; 0x44
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	ee07 3a10 	vmov	s14, r3
 8001268:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800126c:	4b45      	ldr	r3, [pc, #276]	; (8001384 <Calc_Coeff_Filter+0x374>)
 800126e:	f993 3000 	ldrsb.w	r3, [r3]
 8001272:	4619      	mov	r1, r3
 8001274:	4a44      	ldr	r2, [pc, #272]	; (8001388 <Calc_Coeff_Filter+0x378>)
 8001276:	235c      	movs	r3, #92	; 0x5c
 8001278:	fb03 f301 	mul.w	r3, r3, r1
 800127c:	4413      	add	r3, r2
 800127e:	3357      	adds	r3, #87	; 0x57
 8001280:	f993 3000 	ldrsb.w	r3, [r3]
 8001284:	ee06 3a90 	vmov	s13, r3
 8001288:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800128c:	eddf 1a3f 	vldr	s3, [pc, #252]	; 800138c <Calc_Coeff_Filter+0x37c>
 8001290:	eeb0 1a66 	vmov.f32	s2, s13
 8001294:	eef0 0a47 	vmov.f32	s1, s14
 8001298:	eeb0 0a67 	vmov.f32	s0, s15
 800129c:	4842      	ldr	r0, [pc, #264]	; (80013a8 <Calc_Coeff_Filter+0x398>)
 800129e:	f004 f8f3 	bl	8005488 <peak>
	peak(&L_cS3[0], myPreset[EQ_preset].gain_L[2], myPreset[EQ_preset].fc_L[2], myPreset[EQ_preset].bw_L[1], FREQSAMPLING);
 80012a2:	4b38      	ldr	r3, [pc, #224]	; (8001384 <Calc_Coeff_Filter+0x374>)
 80012a4:	f993 3000 	ldrsb.w	r3, [r3]
 80012a8:	4619      	mov	r1, r3
 80012aa:	4a37      	ldr	r2, [pc, #220]	; (8001388 <Calc_Coeff_Filter+0x378>)
 80012ac:	235c      	movs	r3, #92	; 0x5c
 80012ae:	fb03 f301 	mul.w	r3, r3, r1
 80012b2:	4413      	add	r3, r2
 80012b4:	3320      	adds	r3, #32
 80012b6:	edd3 7a00 	vldr	s15, [r3]
 80012ba:	4b32      	ldr	r3, [pc, #200]	; (8001384 <Calc_Coeff_Filter+0x374>)
 80012bc:	f993 3000 	ldrsb.w	r3, [r3]
 80012c0:	4619      	mov	r1, r3
 80012c2:	4a31      	ldr	r2, [pc, #196]	; (8001388 <Calc_Coeff_Filter+0x378>)
 80012c4:	235c      	movs	r3, #92	; 0x5c
 80012c6:	fb03 f301 	mul.w	r3, r3, r1
 80012ca:	4413      	add	r3, r2
 80012cc:	3348      	adds	r3, #72	; 0x48
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	ee07 3a10 	vmov	s14, r3
 80012d4:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80012d8:	4b2a      	ldr	r3, [pc, #168]	; (8001384 <Calc_Coeff_Filter+0x374>)
 80012da:	f993 3000 	ldrsb.w	r3, [r3]
 80012de:	4619      	mov	r1, r3
 80012e0:	4a29      	ldr	r2, [pc, #164]	; (8001388 <Calc_Coeff_Filter+0x378>)
 80012e2:	235c      	movs	r3, #92	; 0x5c
 80012e4:	fb03 f301 	mul.w	r3, r3, r1
 80012e8:	4413      	add	r3, r2
 80012ea:	3358      	adds	r3, #88	; 0x58
 80012ec:	f993 3000 	ldrsb.w	r3, [r3]
 80012f0:	ee06 3a90 	vmov	s13, r3
 80012f4:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80012f8:	eddf 1a24 	vldr	s3, [pc, #144]	; 800138c <Calc_Coeff_Filter+0x37c>
 80012fc:	eeb0 1a66 	vmov.f32	s2, s13
 8001300:	eef0 0a47 	vmov.f32	s1, s14
 8001304:	eeb0 0a67 	vmov.f32	s0, s15
 8001308:	4828      	ldr	r0, [pc, #160]	; (80013ac <Calc_Coeff_Filter+0x39c>)
 800130a:	f004 f8bd 	bl	8005488 <peak>
	peak(&L_cS4[0], myPreset[EQ_preset].gain_L[3], myPreset[EQ_preset].fc_L[3], myPreset[EQ_preset].bw_L[2], FREQSAMPLING);
 800130e:	4b1d      	ldr	r3, [pc, #116]	; (8001384 <Calc_Coeff_Filter+0x374>)
 8001310:	f993 3000 	ldrsb.w	r3, [r3]
 8001314:	4619      	mov	r1, r3
 8001316:	4a1c      	ldr	r2, [pc, #112]	; (8001388 <Calc_Coeff_Filter+0x378>)
 8001318:	235c      	movs	r3, #92	; 0x5c
 800131a:	fb03 f301 	mul.w	r3, r3, r1
 800131e:	4413      	add	r3, r2
 8001320:	3324      	adds	r3, #36	; 0x24
 8001322:	edd3 7a00 	vldr	s15, [r3]
 8001326:	4b17      	ldr	r3, [pc, #92]	; (8001384 <Calc_Coeff_Filter+0x374>)
 8001328:	f993 3000 	ldrsb.w	r3, [r3]
 800132c:	4619      	mov	r1, r3
 800132e:	4a16      	ldr	r2, [pc, #88]	; (8001388 <Calc_Coeff_Filter+0x378>)
 8001330:	235c      	movs	r3, #92	; 0x5c
 8001332:	fb03 f301 	mul.w	r3, r3, r1
 8001336:	4413      	add	r3, r2
 8001338:	334c      	adds	r3, #76	; 0x4c
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	ee07 3a10 	vmov	s14, r3
 8001340:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8001344:	4b0f      	ldr	r3, [pc, #60]	; (8001384 <Calc_Coeff_Filter+0x374>)
 8001346:	f993 3000 	ldrsb.w	r3, [r3]
 800134a:	4619      	mov	r1, r3
 800134c:	4a0e      	ldr	r2, [pc, #56]	; (8001388 <Calc_Coeff_Filter+0x378>)
 800134e:	235c      	movs	r3, #92	; 0x5c
 8001350:	fb03 f301 	mul.w	r3, r3, r1
 8001354:	4413      	add	r3, r2
 8001356:	3359      	adds	r3, #89	; 0x59
 8001358:	f993 3000 	ldrsb.w	r3, [r3]
 800135c:	ee06 3a90 	vmov	s13, r3
 8001360:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8001364:	eddf 1a09 	vldr	s3, [pc, #36]	; 800138c <Calc_Coeff_Filter+0x37c>
 8001368:	eeb0 1a66 	vmov.f32	s2, s13
 800136c:	eef0 0a47 	vmov.f32	s1, s14
 8001370:	eeb0 0a67 	vmov.f32	s0, s15
 8001374:	480e      	ldr	r0, [pc, #56]	; (80013b0 <Calc_Coeff_Filter+0x3a0>)
 8001376:	f004 f887 	bl	8005488 <peak>
	shelv(&L_cS5[0], 1, myPreset[EQ_preset].gain_L[4], myPreset[EQ_preset].fc_L[4], FREQSAMPLING);
 800137a:	4b02      	ldr	r3, [pc, #8]	; (8001384 <Calc_Coeff_Filter+0x374>)
 800137c:	f993 3000 	ldrsb.w	r3, [r3]
 8001380:	4619      	mov	r1, r3
 8001382:	e017      	b.n	80013b4 <Calc_Coeff_Filter+0x3a4>
 8001384:	20000540 	.word	0x20000540
 8001388:	20000794 	.word	0x20000794
 800138c:	473b8000 	.word	0x473b8000
 8001390:	20000ba4 	.word	0x20000ba4
 8001394:	20000560 	.word	0x20000560
 8001398:	20000b3c 	.word	0x20000b3c
 800139c:	20000728 	.word	0x20000728
 80013a0:	20000bb8 	.word	0x20000bb8
 80013a4:	20000d04 	.word	0x20000d04
 80013a8:	20000cec 	.word	0x20000cec
 80013ac:	20000b90 	.word	0x20000b90
 80013b0:	200005d8 	.word	0x200005d8
 80013b4:	4a11      	ldr	r2, [pc, #68]	; (80013fc <Calc_Coeff_Filter+0x3ec>)
 80013b6:	235c      	movs	r3, #92	; 0x5c
 80013b8:	fb03 f301 	mul.w	r3, r3, r1
 80013bc:	4413      	add	r3, r2
 80013be:	3328      	adds	r3, #40	; 0x28
 80013c0:	edd3 7a00 	vldr	s15, [r3]
 80013c4:	4b0e      	ldr	r3, [pc, #56]	; (8001400 <Calc_Coeff_Filter+0x3f0>)
 80013c6:	f993 3000 	ldrsb.w	r3, [r3]
 80013ca:	4619      	mov	r1, r3
 80013cc:	4a0b      	ldr	r2, [pc, #44]	; (80013fc <Calc_Coeff_Filter+0x3ec>)
 80013ce:	235c      	movs	r3, #92	; 0x5c
 80013d0:	fb03 f301 	mul.w	r3, r3, r1
 80013d4:	4413      	add	r3, r2
 80013d6:	3350      	adds	r3, #80	; 0x50
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	ee07 3a10 	vmov	s14, r3
 80013de:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80013e2:	ed9f 1a08 	vldr	s2, [pc, #32]	; 8001404 <Calc_Coeff_Filter+0x3f4>
 80013e6:	eef0 0a47 	vmov.f32	s1, s14
 80013ea:	eeb0 0a67 	vmov.f32	s0, s15
 80013ee:	2101      	movs	r1, #1
 80013f0:	4805      	ldr	r0, [pc, #20]	; (8001408 <Calc_Coeff_Filter+0x3f8>)
 80013f2:	f003 fa4d 	bl	8004890 <shelv>
}
 80013f6:	bf00      	nop
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	20000794 	.word	0x20000794
 8001400:	20000540 	.word	0x20000540
 8001404:	473b8000 	.word	0x473b8000
 8001408:	20000600 	.word	0x20000600

0800140c <Default_Setting>:

void Default_Setting(void){
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
	int8_t i = 0;
 8001412:	2300      	movs	r3, #0
 8001414:	71fb      	strb	r3, [r7, #7]
	int8_t j = 0;
 8001416:	2300      	movs	r3, #0
 8001418:	71bb      	strb	r3, [r7, #6]

	for(i=0; i<MAX_PRESET; i++){
 800141a:	2300      	movs	r3, #0
 800141c:	71fb      	strb	r3, [r7, #7]
 800141e:	e0d2      	b.n	80015c6 <Default_Setting+0x1ba>
		myPreset[i].level_R = 100;
 8001420:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001424:	4a6e      	ldr	r2, [pc, #440]	; (80015e0 <Default_Setting+0x1d4>)
 8001426:	215c      	movs	r1, #92	; 0x5c
 8001428:	fb01 f303 	mul.w	r3, r1, r3
 800142c:	4413      	add	r3, r2
 800142e:	2264      	movs	r2, #100	; 0x64
 8001430:	701a      	strb	r2, [r3, #0]
		myPreset[i].level_L = 100;
 8001432:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001436:	4a6a      	ldr	r2, [pc, #424]	; (80015e0 <Default_Setting+0x1d4>)
 8001438:	215c      	movs	r1, #92	; 0x5c
 800143a:	fb01 f303 	mul.w	r3, r1, r3
 800143e:	4413      	add	r3, r2
 8001440:	3301      	adds	r3, #1
 8001442:	2264      	movs	r2, #100	; 0x64
 8001444:	701a      	strb	r2, [r3, #0]

		for(j=0; j<MAX_BAND; j++){
 8001446:	2300      	movs	r3, #0
 8001448:	71bb      	strb	r3, [r7, #6]
 800144a:	e046      	b.n	80014da <Default_Setting+0xce>
			myPreset[i].gain_R[j] = 0;
 800144c:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8001450:	f997 1006 	ldrsb.w	r1, [r7, #6]
 8001454:	4862      	ldr	r0, [pc, #392]	; (80015e0 <Default_Setting+0x1d4>)
 8001456:	4613      	mov	r3, r2
 8001458:	005b      	lsls	r3, r3, #1
 800145a:	4413      	add	r3, r2
 800145c:	00db      	lsls	r3, r3, #3
 800145e:	1a9b      	subs	r3, r3, r2
 8001460:	440b      	add	r3, r1
 8001462:	009b      	lsls	r3, r3, #2
 8001464:	4403      	add	r3, r0
 8001466:	3304      	adds	r3, #4
 8001468:	f04f 0200 	mov.w	r2, #0
 800146c:	601a      	str	r2, [r3, #0]
			myPreset[i].gain_L[j] = 0;
 800146e:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8001472:	f997 1006 	ldrsb.w	r1, [r7, #6]
 8001476:	485a      	ldr	r0, [pc, #360]	; (80015e0 <Default_Setting+0x1d4>)
 8001478:	4613      	mov	r3, r2
 800147a:	005b      	lsls	r3, r3, #1
 800147c:	4413      	add	r3, r2
 800147e:	00db      	lsls	r3, r3, #3
 8001480:	1a9b      	subs	r3, r3, r2
 8001482:	440b      	add	r3, r1
 8001484:	3306      	adds	r3, #6
 8001486:	009b      	lsls	r3, r3, #2
 8001488:	4403      	add	r3, r0
 800148a:	f04f 0200 	mov.w	r2, #0
 800148e:	601a      	str	r2, [r3, #0]

			if(EQ_band<3){
 8001490:	4b54      	ldr	r3, [pc, #336]	; (80015e4 <Default_Setting+0x1d8>)
 8001492:	f993 3000 	ldrsb.w	r3, [r3]
 8001496:	2b02      	cmp	r3, #2
 8001498:	dc19      	bgt.n	80014ce <Default_Setting+0xc2>
				myPreset[i].bw_R[j] = 100;
 800149a:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800149e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80014a2:	494f      	ldr	r1, [pc, #316]	; (80015e0 <Default_Setting+0x1d4>)
 80014a4:	205c      	movs	r0, #92	; 0x5c
 80014a6:	fb00 f202 	mul.w	r2, r0, r2
 80014aa:	440a      	add	r2, r1
 80014ac:	4413      	add	r3, r2
 80014ae:	3354      	adds	r3, #84	; 0x54
 80014b0:	2264      	movs	r2, #100	; 0x64
 80014b2:	701a      	strb	r2, [r3, #0]
				myPreset[i].bw_L[j] = 100;
 80014b4:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80014b8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80014bc:	4948      	ldr	r1, [pc, #288]	; (80015e0 <Default_Setting+0x1d4>)
 80014be:	205c      	movs	r0, #92	; 0x5c
 80014c0:	fb00 f202 	mul.w	r2, r0, r2
 80014c4:	440a      	add	r2, r1
 80014c6:	4413      	add	r3, r2
 80014c8:	3357      	adds	r3, #87	; 0x57
 80014ca:	2264      	movs	r2, #100	; 0x64
 80014cc:	701a      	strb	r2, [r3, #0]
		for(j=0; j<MAX_BAND; j++){
 80014ce:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80014d2:	b2db      	uxtb	r3, r3
 80014d4:	3301      	adds	r3, #1
 80014d6:	b2db      	uxtb	r3, r3
 80014d8:	71bb      	strb	r3, [r7, #6]
 80014da:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80014de:	2b04      	cmp	r3, #4
 80014e0:	ddb4      	ble.n	800144c <Default_Setting+0x40>
			}

		}

		myPreset[i].fc_R[0] = 70;
 80014e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014e6:	4a3e      	ldr	r2, [pc, #248]	; (80015e0 <Default_Setting+0x1d4>)
 80014e8:	215c      	movs	r1, #92	; 0x5c
 80014ea:	fb01 f303 	mul.w	r3, r1, r3
 80014ee:	4413      	add	r3, r2
 80014f0:	332c      	adds	r3, #44	; 0x2c
 80014f2:	2246      	movs	r2, #70	; 0x46
 80014f4:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_R[1] = 300;
 80014f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014fa:	4a39      	ldr	r2, [pc, #228]	; (80015e0 <Default_Setting+0x1d4>)
 80014fc:	215c      	movs	r1, #92	; 0x5c
 80014fe:	fb01 f303 	mul.w	r3, r1, r3
 8001502:	4413      	add	r3, r2
 8001504:	3330      	adds	r3, #48	; 0x30
 8001506:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800150a:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_R[2] = 1000;
 800150c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001510:	4a33      	ldr	r2, [pc, #204]	; (80015e0 <Default_Setting+0x1d4>)
 8001512:	215c      	movs	r1, #92	; 0x5c
 8001514:	fb01 f303 	mul.w	r3, r1, r3
 8001518:	4413      	add	r3, r2
 800151a:	3334      	adds	r3, #52	; 0x34
 800151c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001520:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_R[3] = 3000;
 8001522:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001526:	4a2e      	ldr	r2, [pc, #184]	; (80015e0 <Default_Setting+0x1d4>)
 8001528:	215c      	movs	r1, #92	; 0x5c
 800152a:	fb01 f303 	mul.w	r3, r1, r3
 800152e:	4413      	add	r3, r2
 8001530:	3338      	adds	r3, #56	; 0x38
 8001532:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001536:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_R[4] = 12000;
 8001538:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800153c:	4a28      	ldr	r2, [pc, #160]	; (80015e0 <Default_Setting+0x1d4>)
 800153e:	215c      	movs	r1, #92	; 0x5c
 8001540:	fb01 f303 	mul.w	r3, r1, r3
 8001544:	4413      	add	r3, r2
 8001546:	333c      	adds	r3, #60	; 0x3c
 8001548:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 800154c:	601a      	str	r2, [r3, #0]

		myPreset[i].fc_L[0] = 70;
 800154e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001552:	4a23      	ldr	r2, [pc, #140]	; (80015e0 <Default_Setting+0x1d4>)
 8001554:	215c      	movs	r1, #92	; 0x5c
 8001556:	fb01 f303 	mul.w	r3, r1, r3
 800155a:	4413      	add	r3, r2
 800155c:	3340      	adds	r3, #64	; 0x40
 800155e:	2246      	movs	r2, #70	; 0x46
 8001560:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_L[1] = 300;
 8001562:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001566:	4a1e      	ldr	r2, [pc, #120]	; (80015e0 <Default_Setting+0x1d4>)
 8001568:	215c      	movs	r1, #92	; 0x5c
 800156a:	fb01 f303 	mul.w	r3, r1, r3
 800156e:	4413      	add	r3, r2
 8001570:	3344      	adds	r3, #68	; 0x44
 8001572:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001576:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_L[2] = 1000;
 8001578:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800157c:	4a18      	ldr	r2, [pc, #96]	; (80015e0 <Default_Setting+0x1d4>)
 800157e:	215c      	movs	r1, #92	; 0x5c
 8001580:	fb01 f303 	mul.w	r3, r1, r3
 8001584:	4413      	add	r3, r2
 8001586:	3348      	adds	r3, #72	; 0x48
 8001588:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800158c:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_L[3] = 3000;
 800158e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001592:	4a13      	ldr	r2, [pc, #76]	; (80015e0 <Default_Setting+0x1d4>)
 8001594:	215c      	movs	r1, #92	; 0x5c
 8001596:	fb01 f303 	mul.w	r3, r1, r3
 800159a:	4413      	add	r3, r2
 800159c:	334c      	adds	r3, #76	; 0x4c
 800159e:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80015a2:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_L[4] = 12000;
 80015a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015a8:	4a0d      	ldr	r2, [pc, #52]	; (80015e0 <Default_Setting+0x1d4>)
 80015aa:	215c      	movs	r1, #92	; 0x5c
 80015ac:	fb01 f303 	mul.w	r3, r1, r3
 80015b0:	4413      	add	r3, r2
 80015b2:	3350      	adds	r3, #80	; 0x50
 80015b4:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 80015b8:	601a      	str	r2, [r3, #0]
	for(i=0; i<MAX_PRESET; i++){
 80015ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015be:	b2db      	uxtb	r3, r3
 80015c0:	3301      	adds	r3, #1
 80015c2:	b2db      	uxtb	r3, r3
 80015c4:	71fb      	strb	r3, [r7, #7]
 80015c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ca:	2b09      	cmp	r3, #9
 80015cc:	f77f af28 	ble.w	8001420 <Default_Setting+0x14>
	}
	HAL_Delay(10);
 80015d0:	200a      	movs	r0, #10
 80015d2:	f005 ff81 	bl	80074d8 <HAL_Delay>
}
 80015d6:	bf00      	nop
 80015d8:	3708      	adds	r7, #8
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	20000794 	.word	0x20000794
 80015e4:	20000b38 	.word	0x20000b38

080015e8 <myTask>:
//				Display_GotoXY(73, 19);
//				Display_PutUint(EQ_level_R[EQ_preset], 3, &Font_11x18, 0);
//				Display_Putc('%', &Font_11x18, 0);
//				Display_UpdateScreen();

void myTask(void){
 80015e8:	b5b0      	push	{r4, r5, r7, lr}
 80015ea:	b082      	sub	sp, #8
 80015ec:	af02      	add	r7, sp, #8
	static _Bool l_bw_selected = 0;
	static _Bool r_bw_selected = 0;

	static uint8_t last_state = preset;

	switch(state_home){
 80015ee:	4bbb      	ldr	r3, [pc, #748]	; (80018dc <myTask+0x2f4>)
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	2b0e      	cmp	r3, #14
 80015f4:	f202 8397 	bhi.w	8003d26 <myTask+0x273e>
 80015f8:	a201      	add	r2, pc, #4	; (adr r2, 8001600 <myTask+0x18>)
 80015fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015fe:	bf00      	nop
 8001600:	0800163d 	.word	0x0800163d
 8001604:	0800166d 	.word	0x0800166d
 8001608:	08001877 	.word	0x08001877
 800160c:	080019c5 	.word	0x080019c5
 8001610:	08001b41 	.word	0x08001b41
 8001614:	08001ca3 	.word	0x08001ca3
 8001618:	08001d17 	.word	0x08001d17
 800161c:	080027e5 	.word	0x080027e5
 8001620:	080028f9 	.word	0x080028f9
 8001624:	08002bd5 	.word	0x08002bd5
 8001628:	08002eb1 	.word	0x08002eb1
 800162c:	080033ab 	.word	0x080033ab
 8001630:	08003887 	.word	0x08003887
 8001634:	08003add 	.word	0x08003add
 8001638:	08001cdb 	.word	0x08001cdb
	case start:
		Display_GotoXY(6, 2);
 800163c:	2102      	movs	r1, #2
 800163e:	2006      	movs	r0, #6
 8001640:	f004 fd7c 	bl	800613c <Display_GotoXY>
		Display_Puts("Selamat Datang ", &Font_7x10, 1);
 8001644:	2201      	movs	r2, #1
 8001646:	49a6      	ldr	r1, [pc, #664]	; (80018e0 <myTask+0x2f8>)
 8001648:	48a6      	ldr	r0, [pc, #664]	; (80018e4 <myTask+0x2fc>)
 800164a:	f004 fe0d 	bl	8006268 <Display_Puts>
		Display_UpdateScreen();
 800164e:	f004 fccf 	bl	8005ff0 <Display_UpdateScreen>
		/* Baca preset dari EEPROM */
		LoadFromEeprom();
 8001652:	f002 ffa7 	bl	80045a4 <LoadFromEeprom>
		/* Hitung koefisien filter untuk pertama kaili on */
		Calc_Coeff_Filter();
 8001656:	f7ff fcdb 	bl	8001010 <Calc_Coeff_Filter>
		HAL_Delay(1000);
 800165a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800165e:	f005 ff3b 	bl	80074d8 <HAL_Delay>
		state_home = display_home;
 8001662:	4b9e      	ldr	r3, [pc, #632]	; (80018dc <myTask+0x2f4>)
 8001664:	2201      	movs	r2, #1
 8001666:	701a      	strb	r2, [r3, #0]
		break;
 8001668:	f002 bb5d 	b.w	8003d26 <myTask+0x273e>
	case display_home:
		/* clear baris 1 */
		Display_DrawFilledRectangle(0, 0, 128, 12, 0);
 800166c:	2300      	movs	r3, #0
 800166e:	9300      	str	r3, [sp, #0]
 8001670:	230c      	movs	r3, #12
 8001672:	2280      	movs	r2, #128	; 0x80
 8001674:	2100      	movs	r1, #0
 8001676:	2000      	movs	r0, #0
 8001678:	f005 f953 	bl	8006922 <Display_DrawFilledRectangle>
		/* tampilan preset */
		preset_selected? Display_DrawFilledRectangle(0, 0, 128, 12, 1) : Display_DrawRectangle(0, 0, 128, 12, 1);
 800167c:	4b9a      	ldr	r3, [pc, #616]	; (80018e8 <myTask+0x300>)
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d008      	beq.n	8001696 <myTask+0xae>
 8001684:	2301      	movs	r3, #1
 8001686:	9300      	str	r3, [sp, #0]
 8001688:	230c      	movs	r3, #12
 800168a:	2280      	movs	r2, #128	; 0x80
 800168c:	2100      	movs	r1, #0
 800168e:	2000      	movs	r0, #0
 8001690:	f005 f947 	bl	8006922 <Display_DrawFilledRectangle>
 8001694:	e007      	b.n	80016a6 <myTask+0xbe>
 8001696:	2301      	movs	r3, #1
 8001698:	9300      	str	r3, [sp, #0]
 800169a:	230c      	movs	r3, #12
 800169c:	2280      	movs	r2, #128	; 0x80
 800169e:	2100      	movs	r1, #0
 80016a0:	2000      	movs	r0, #0
 80016a2:	f005 f8d4 	bl	800684e <Display_DrawRectangle>
		Display_GotoXY((128-(8*7))/2, 2);
 80016a6:	2102      	movs	r1, #2
 80016a8:	2024      	movs	r0, #36	; 0x24
 80016aa:	f004 fd47 	bl	800613c <Display_GotoXY>
		Display_Puts("PRESET ", &Font_7x10, !preset_selected);
 80016ae:	4b8e      	ldr	r3, [pc, #568]	; (80018e8 <myTask+0x300>)
 80016b0:	781b      	ldrb	r3, [r3, #0]
 80016b2:	f083 0301 	eor.w	r3, r3, #1
 80016b6:	b2db      	uxtb	r3, r3
 80016b8:	461a      	mov	r2, r3
 80016ba:	4989      	ldr	r1, [pc, #548]	; (80018e0 <myTask+0x2f8>)
 80016bc:	488b      	ldr	r0, [pc, #556]	; (80018ec <myTask+0x304>)
 80016be:	f004 fdd3 	bl	8006268 <Display_Puts>
		Display_PutUint(EQ_preset,&Font_7x10 , !preset_selected);
 80016c2:	4b8b      	ldr	r3, [pc, #556]	; (80018f0 <myTask+0x308>)
 80016c4:	f993 3000 	ldrsb.w	r3, [r3]
 80016c8:	b298      	uxth	r0, r3
 80016ca:	4b87      	ldr	r3, [pc, #540]	; (80018e8 <myTask+0x300>)
 80016cc:	781b      	ldrb	r3, [r3, #0]
 80016ce:	f083 0301 	eor.w	r3, r3, #1
 80016d2:	b2db      	uxtb	r3, r3
 80016d4:	461a      	mov	r2, r3
 80016d6:	4982      	ldr	r1, [pc, #520]	; (80018e0 <myTask+0x2f8>)
 80016d8:	f004 fe80 	bl	80063dc <Display_PutUint>
		/* clear baris 2 */
		Display_DrawFilledRectangle(0, 17, 128, 21, 0);
 80016dc:	2300      	movs	r3, #0
 80016de:	9300      	str	r3, [sp, #0]
 80016e0:	2315      	movs	r3, #21
 80016e2:	2280      	movs	r2, #128	; 0x80
 80016e4:	2111      	movs	r1, #17
 80016e6:	2000      	movs	r0, #0
 80016e8:	f005 f91b 	bl	8006922 <Display_DrawFilledRectangle>

		/* tampilan L level */
		l_selected? Display_DrawFilledRectangle(0, 17, 61, 21, 1) : Display_DrawRectangle(0, 17, 61, 21, 1);
 80016ec:	4b81      	ldr	r3, [pc, #516]	; (80018f4 <myTask+0x30c>)
 80016ee:	781b      	ldrb	r3, [r3, #0]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d008      	beq.n	8001706 <myTask+0x11e>
 80016f4:	2301      	movs	r3, #1
 80016f6:	9300      	str	r3, [sp, #0]
 80016f8:	2315      	movs	r3, #21
 80016fa:	223d      	movs	r2, #61	; 0x3d
 80016fc:	2111      	movs	r1, #17
 80016fe:	2000      	movs	r0, #0
 8001700:	f005 f90f 	bl	8006922 <Display_DrawFilledRectangle>
 8001704:	e007      	b.n	8001716 <myTask+0x12e>
 8001706:	2301      	movs	r3, #1
 8001708:	9300      	str	r3, [sp, #0]
 800170a:	2315      	movs	r3, #21
 800170c:	223d      	movs	r2, #61	; 0x3d
 800170e:	2111      	movs	r1, #17
 8001710:	2000      	movs	r0, #0
 8001712:	f005 f89c 	bl	800684e <Display_DrawRectangle>
		if(myPreset[EQ_preset].level_L >= 100)	Display_GotoXY((61-(11*4))/2, 19);
 8001716:	4b76      	ldr	r3, [pc, #472]	; (80018f0 <myTask+0x308>)
 8001718:	f993 3000 	ldrsb.w	r3, [r3]
 800171c:	4619      	mov	r1, r3
 800171e:	4a76      	ldr	r2, [pc, #472]	; (80018f8 <myTask+0x310>)
 8001720:	235c      	movs	r3, #92	; 0x5c
 8001722:	fb03 f301 	mul.w	r3, r3, r1
 8001726:	4413      	add	r3, r2
 8001728:	3301      	adds	r3, #1
 800172a:	f993 3000 	ldrsb.w	r3, [r3]
 800172e:	2b63      	cmp	r3, #99	; 0x63
 8001730:	dd04      	ble.n	800173c <myTask+0x154>
 8001732:	2113      	movs	r1, #19
 8001734:	2008      	movs	r0, #8
 8001736:	f004 fd01 	bl	800613c <Display_GotoXY>
 800173a:	e016      	b.n	800176a <myTask+0x182>
		else if(myPreset[EQ_preset].level_L >= 10)	Display_GotoXY((61-(11*3))/2, 19);
 800173c:	4b6c      	ldr	r3, [pc, #432]	; (80018f0 <myTask+0x308>)
 800173e:	f993 3000 	ldrsb.w	r3, [r3]
 8001742:	4619      	mov	r1, r3
 8001744:	4a6c      	ldr	r2, [pc, #432]	; (80018f8 <myTask+0x310>)
 8001746:	235c      	movs	r3, #92	; 0x5c
 8001748:	fb03 f301 	mul.w	r3, r3, r1
 800174c:	4413      	add	r3, r2
 800174e:	3301      	adds	r3, #1
 8001750:	f993 3000 	ldrsb.w	r3, [r3]
 8001754:	2b09      	cmp	r3, #9
 8001756:	dd04      	ble.n	8001762 <myTask+0x17a>
 8001758:	2113      	movs	r1, #19
 800175a:	200e      	movs	r0, #14
 800175c:	f004 fcee 	bl	800613c <Display_GotoXY>
 8001760:	e003      	b.n	800176a <myTask+0x182>
		else Display_GotoXY((61-(11*2))/2, 19);
 8001762:	2113      	movs	r1, #19
 8001764:	2013      	movs	r0, #19
 8001766:	f004 fce9 	bl	800613c <Display_GotoXY>
		Display_PutUint(myPreset[EQ_preset].level_L, &Font_11x18, !l_selected);
 800176a:	4b61      	ldr	r3, [pc, #388]	; (80018f0 <myTask+0x308>)
 800176c:	f993 3000 	ldrsb.w	r3, [r3]
 8001770:	4619      	mov	r1, r3
 8001772:	4a61      	ldr	r2, [pc, #388]	; (80018f8 <myTask+0x310>)
 8001774:	235c      	movs	r3, #92	; 0x5c
 8001776:	fb03 f301 	mul.w	r3, r3, r1
 800177a:	4413      	add	r3, r2
 800177c:	3301      	adds	r3, #1
 800177e:	f993 3000 	ldrsb.w	r3, [r3]
 8001782:	b298      	uxth	r0, r3
 8001784:	4b5b      	ldr	r3, [pc, #364]	; (80018f4 <myTask+0x30c>)
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	f083 0301 	eor.w	r3, r3, #1
 800178c:	b2db      	uxtb	r3, r3
 800178e:	461a      	mov	r2, r3
 8001790:	495a      	ldr	r1, [pc, #360]	; (80018fc <myTask+0x314>)
 8001792:	f004 fe23 	bl	80063dc <Display_PutUint>
		Display_Putc('%', &Font_11x18, !l_selected);
 8001796:	4b57      	ldr	r3, [pc, #348]	; (80018f4 <myTask+0x30c>)
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	f083 0301 	eor.w	r3, r3, #1
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	461a      	mov	r2, r3
 80017a2:	4956      	ldr	r1, [pc, #344]	; (80018fc <myTask+0x314>)
 80017a4:	2025      	movs	r0, #37	; 0x25
 80017a6:	f004 fcdf 	bl	8006168 <Display_Putc>

		/* tampilan R level */
		r_selected? Display_DrawFilledRectangle(66, 17, 61, 21, 1) : Display_DrawRectangle(66, 17, 61, 21, 1);
 80017aa:	4b55      	ldr	r3, [pc, #340]	; (8001900 <myTask+0x318>)
 80017ac:	781b      	ldrb	r3, [r3, #0]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d008      	beq.n	80017c4 <myTask+0x1dc>
 80017b2:	2301      	movs	r3, #1
 80017b4:	9300      	str	r3, [sp, #0]
 80017b6:	2315      	movs	r3, #21
 80017b8:	223d      	movs	r2, #61	; 0x3d
 80017ba:	2111      	movs	r1, #17
 80017bc:	2042      	movs	r0, #66	; 0x42
 80017be:	f005 f8b0 	bl	8006922 <Display_DrawFilledRectangle>
 80017c2:	e007      	b.n	80017d4 <myTask+0x1ec>
 80017c4:	2301      	movs	r3, #1
 80017c6:	9300      	str	r3, [sp, #0]
 80017c8:	2315      	movs	r3, #21
 80017ca:	223d      	movs	r2, #61	; 0x3d
 80017cc:	2111      	movs	r1, #17
 80017ce:	2042      	movs	r0, #66	; 0x42
 80017d0:	f005 f83d 	bl	800684e <Display_DrawRectangle>
		if(myPreset[EQ_preset].level_R >= 100)	Display_GotoXY(66+(61-(11*4))/2, 19);
 80017d4:	4b46      	ldr	r3, [pc, #280]	; (80018f0 <myTask+0x308>)
 80017d6:	f993 3000 	ldrsb.w	r3, [r3]
 80017da:	4619      	mov	r1, r3
 80017dc:	4a46      	ldr	r2, [pc, #280]	; (80018f8 <myTask+0x310>)
 80017de:	235c      	movs	r3, #92	; 0x5c
 80017e0:	fb03 f301 	mul.w	r3, r3, r1
 80017e4:	4413      	add	r3, r2
 80017e6:	f993 3000 	ldrsb.w	r3, [r3]
 80017ea:	2b63      	cmp	r3, #99	; 0x63
 80017ec:	dd04      	ble.n	80017f8 <myTask+0x210>
 80017ee:	2113      	movs	r1, #19
 80017f0:	204a      	movs	r0, #74	; 0x4a
 80017f2:	f004 fca3 	bl	800613c <Display_GotoXY>
 80017f6:	e015      	b.n	8001824 <myTask+0x23c>
		else if(myPreset[EQ_preset].level_R >= 10)	Display_GotoXY(66+(61-(11*3))/2, 19);
 80017f8:	4b3d      	ldr	r3, [pc, #244]	; (80018f0 <myTask+0x308>)
 80017fa:	f993 3000 	ldrsb.w	r3, [r3]
 80017fe:	4619      	mov	r1, r3
 8001800:	4a3d      	ldr	r2, [pc, #244]	; (80018f8 <myTask+0x310>)
 8001802:	235c      	movs	r3, #92	; 0x5c
 8001804:	fb03 f301 	mul.w	r3, r3, r1
 8001808:	4413      	add	r3, r2
 800180a:	f993 3000 	ldrsb.w	r3, [r3]
 800180e:	2b09      	cmp	r3, #9
 8001810:	dd04      	ble.n	800181c <myTask+0x234>
 8001812:	2113      	movs	r1, #19
 8001814:	2050      	movs	r0, #80	; 0x50
 8001816:	f004 fc91 	bl	800613c <Display_GotoXY>
 800181a:	e003      	b.n	8001824 <myTask+0x23c>
		else Display_GotoXY(66+(61-(11*2))/2, 19);
 800181c:	2113      	movs	r1, #19
 800181e:	2055      	movs	r0, #85	; 0x55
 8001820:	f004 fc8c 	bl	800613c <Display_GotoXY>
		Display_PutUint(myPreset[EQ_preset].level_R, &Font_11x18, !r_selected);
 8001824:	4b32      	ldr	r3, [pc, #200]	; (80018f0 <myTask+0x308>)
 8001826:	f993 3000 	ldrsb.w	r3, [r3]
 800182a:	4619      	mov	r1, r3
 800182c:	4a32      	ldr	r2, [pc, #200]	; (80018f8 <myTask+0x310>)
 800182e:	235c      	movs	r3, #92	; 0x5c
 8001830:	fb03 f301 	mul.w	r3, r3, r1
 8001834:	4413      	add	r3, r2
 8001836:	f993 3000 	ldrsb.w	r3, [r3]
 800183a:	b298      	uxth	r0, r3
 800183c:	4b30      	ldr	r3, [pc, #192]	; (8001900 <myTask+0x318>)
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	f083 0301 	eor.w	r3, r3, #1
 8001844:	b2db      	uxtb	r3, r3
 8001846:	461a      	mov	r2, r3
 8001848:	492c      	ldr	r1, [pc, #176]	; (80018fc <myTask+0x314>)
 800184a:	f004 fdc7 	bl	80063dc <Display_PutUint>
		Display_Putc('%', &Font_11x18, !r_selected);
 800184e:	4b2c      	ldr	r3, [pc, #176]	; (8001900 <myTask+0x318>)
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	f083 0301 	eor.w	r3, r3, #1
 8001856:	b2db      	uxtb	r3, r3
 8001858:	461a      	mov	r2, r3
 800185a:	4928      	ldr	r1, [pc, #160]	; (80018fc <myTask+0x314>)
 800185c:	2025      	movs	r0, #37	; 0x25
 800185e:	f004 fc83 	bl	8006168 <Display_Putc>

		/* Update semua layar */
		Display_UpdateScreen();
 8001862:	f004 fbc5 	bl	8005ff0 <Display_UpdateScreen>

		/* Hitung koefisien filter setiap pergantian parameter */
		Calc_Coeff_Filter();
 8001866:	f7ff fbd3 	bl	8001010 <Calc_Coeff_Filter>

		state_home = last_state;
 800186a:	4b26      	ldr	r3, [pc, #152]	; (8001904 <myTask+0x31c>)
 800186c:	781a      	ldrb	r2, [r3, #0]
 800186e:	4b1b      	ldr	r3, [pc, #108]	; (80018dc <myTask+0x2f4>)
 8001870:	701a      	strb	r2, [r3, #0]

		break;
 8001872:	f002 ba58 	b.w	8003d26 <myTask+0x273e>

	case preset:
		if(switchUp()==2){
 8001876:	f005 fa3d 	bl	8006cf4 <switchUp>
 800187a:	4603      	mov	r3, r0
 800187c:	2b02      	cmp	r3, #2
 800187e:	d102      	bne.n	8001886 <myTask+0x29e>
			state_home = set_default;
 8001880:	4b16      	ldr	r3, [pc, #88]	; (80018dc <myTask+0x2f4>)
 8001882:	220e      	movs	r2, #14
 8001884:	701a      	strb	r2, [r3, #0]

		}
		if(switchUp()==1){
 8001886:	f005 fa35 	bl	8006cf4 <switchUp>
 800188a:	4603      	mov	r3, r0
 800188c:	2b01      	cmp	r3, #1
 800188e:	d10e      	bne.n	80018ae <myTask+0x2c6>
			preset_selected = 0;
 8001890:	4b15      	ldr	r3, [pc, #84]	; (80018e8 <myTask+0x300>)
 8001892:	2200      	movs	r2, #0
 8001894:	701a      	strb	r2, [r3, #0]
			l_selected = 0;
 8001896:	4b17      	ldr	r3, [pc, #92]	; (80018f4 <myTask+0x30c>)
 8001898:	2200      	movs	r2, #0
 800189a:	701a      	strb	r2, [r3, #0]
			r_selected = 1;
 800189c:	4b18      	ldr	r3, [pc, #96]	; (8001900 <myTask+0x318>)
 800189e:	2201      	movs	r2, #1
 80018a0:	701a      	strb	r2, [r3, #0]
			state_home = save;
 80018a2:	4b0e      	ldr	r3, [pc, #56]	; (80018dc <myTask+0x2f4>)
 80018a4:	2205      	movs	r2, #5
 80018a6:	701a      	strb	r2, [r3, #0]
			last_state = r_level;
 80018a8:	4b16      	ldr	r3, [pc, #88]	; (8001904 <myTask+0x31c>)
 80018aa:	2204      	movs	r2, #4
 80018ac:	701a      	strb	r2, [r3, #0]
		}
		if(switchDown()){
 80018ae:	f005 f99d 	bl	8006bec <switchDown>
 80018b2:	4603      	mov	r3, r0
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d027      	beq.n	8001908 <myTask+0x320>
			preset_selected = 0;
 80018b8:	4b0b      	ldr	r3, [pc, #44]	; (80018e8 <myTask+0x300>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	701a      	strb	r2, [r3, #0]
			l_selected = 1;
 80018be:	4b0d      	ldr	r3, [pc, #52]	; (80018f4 <myTask+0x30c>)
 80018c0:	2201      	movs	r2, #1
 80018c2:	701a      	strb	r2, [r3, #0]
			r_selected = 0;
 80018c4:	4b0e      	ldr	r3, [pc, #56]	; (8001900 <myTask+0x318>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	701a      	strb	r2, [r3, #0]
			state_home = save;
 80018ca:	4b04      	ldr	r3, [pc, #16]	; (80018dc <myTask+0x2f4>)
 80018cc:	2205      	movs	r2, #5
 80018ce:	701a      	strb	r2, [r3, #0]
			last_state = l_level;
 80018d0:	4b0c      	ldr	r3, [pc, #48]	; (8001904 <myTask+0x31c>)
 80018d2:	2203      	movs	r2, #3
 80018d4:	701a      	strb	r2, [r3, #0]
		else if(switchEncoder()){
			state_home = display_setting;
			last_state = band;
			Display_Clear();
		}
		break;
 80018d6:	f002 ba13 	b.w	8003d00 <myTask+0x2718>
 80018da:	bf00      	nop
 80018dc:	200004e0 	.word	0x200004e0
 80018e0:	20000018 	.word	0x20000018
 80018e4:	0800d9f0 	.word	0x0800d9f0
 80018e8:	20000015 	.word	0x20000015
 80018ec:	0800da00 	.word	0x0800da00
 80018f0:	20000540 	.word	0x20000540
 80018f4:	200000c0 	.word	0x200000c0
 80018f8:	20000794 	.word	0x20000794
 80018fc:	20000020 	.word	0x20000020
 8001900:	200000c1 	.word	0x200000c1
 8001904:	20000016 	.word	0x20000016
		else if(switchRight()){
 8001908:	f005 f9c8 	bl	8006c9c <switchRight>
 800190c:	4603      	mov	r3, r0
 800190e:	2b00      	cmp	r3, #0
 8001910:	d021      	beq.n	8001956 <myTask+0x36e>
			EQ_preset++;
 8001912:	4b84      	ldr	r3, [pc, #528]	; (8001b24 <myTask+0x53c>)
 8001914:	f993 3000 	ldrsb.w	r3, [r3]
 8001918:	b2db      	uxtb	r3, r3
 800191a:	3301      	adds	r3, #1
 800191c:	b2db      	uxtb	r3, r3
 800191e:	b25a      	sxtb	r2, r3
 8001920:	4b80      	ldr	r3, [pc, #512]	; (8001b24 <myTask+0x53c>)
 8001922:	701a      	strb	r2, [r3, #0]
			if(EQ_preset>9) EQ_preset=0;
 8001924:	4b7f      	ldr	r3, [pc, #508]	; (8001b24 <myTask+0x53c>)
 8001926:	f993 3000 	ldrsb.w	r3, [r3]
 800192a:	2b09      	cmp	r3, #9
 800192c:	dd02      	ble.n	8001934 <myTask+0x34c>
 800192e:	4b7d      	ldr	r3, [pc, #500]	; (8001b24 <myTask+0x53c>)
 8001930:	2200      	movs	r2, #0
 8001932:	701a      	strb	r2, [r3, #0]
			preset_selected = 1;
 8001934:	4b7c      	ldr	r3, [pc, #496]	; (8001b28 <myTask+0x540>)
 8001936:	2201      	movs	r2, #1
 8001938:	701a      	strb	r2, [r3, #0]
			l_selected = 0;
 800193a:	4b7c      	ldr	r3, [pc, #496]	; (8001b2c <myTask+0x544>)
 800193c:	2200      	movs	r2, #0
 800193e:	701a      	strb	r2, [r3, #0]
			r_selected = 0;
 8001940:	4b7b      	ldr	r3, [pc, #492]	; (8001b30 <myTask+0x548>)
 8001942:	2200      	movs	r2, #0
 8001944:	701a      	strb	r2, [r3, #0]
			state_home = display_home;
 8001946:	4b7b      	ldr	r3, [pc, #492]	; (8001b34 <myTask+0x54c>)
 8001948:	2201      	movs	r2, #1
 800194a:	701a      	strb	r2, [r3, #0]
			last_state = preset;
 800194c:	4b7a      	ldr	r3, [pc, #488]	; (8001b38 <myTask+0x550>)
 800194e:	2202      	movs	r2, #2
 8001950:	701a      	strb	r2, [r3, #0]
		break;
 8001952:	f002 b9d5 	b.w	8003d00 <myTask+0x2718>
		else if(switchLeft()){
 8001956:	f005 f975 	bl	8006c44 <switchLeft>
 800195a:	4603      	mov	r3, r0
 800195c:	2b00      	cmp	r3, #0
 800195e:	d021      	beq.n	80019a4 <myTask+0x3bc>
			EQ_preset--;
 8001960:	4b70      	ldr	r3, [pc, #448]	; (8001b24 <myTask+0x53c>)
 8001962:	f993 3000 	ldrsb.w	r3, [r3]
 8001966:	b2db      	uxtb	r3, r3
 8001968:	3b01      	subs	r3, #1
 800196a:	b2db      	uxtb	r3, r3
 800196c:	b25a      	sxtb	r2, r3
 800196e:	4b6d      	ldr	r3, [pc, #436]	; (8001b24 <myTask+0x53c>)
 8001970:	701a      	strb	r2, [r3, #0]
			if(EQ_preset<0) EQ_preset=9;
 8001972:	4b6c      	ldr	r3, [pc, #432]	; (8001b24 <myTask+0x53c>)
 8001974:	f993 3000 	ldrsb.w	r3, [r3]
 8001978:	2b00      	cmp	r3, #0
 800197a:	da02      	bge.n	8001982 <myTask+0x39a>
 800197c:	4b69      	ldr	r3, [pc, #420]	; (8001b24 <myTask+0x53c>)
 800197e:	2209      	movs	r2, #9
 8001980:	701a      	strb	r2, [r3, #0]
			preset_selected = 1;
 8001982:	4b69      	ldr	r3, [pc, #420]	; (8001b28 <myTask+0x540>)
 8001984:	2201      	movs	r2, #1
 8001986:	701a      	strb	r2, [r3, #0]
			l_selected = 0;
 8001988:	4b68      	ldr	r3, [pc, #416]	; (8001b2c <myTask+0x544>)
 800198a:	2200      	movs	r2, #0
 800198c:	701a      	strb	r2, [r3, #0]
			r_selected = 0;
 800198e:	4b68      	ldr	r3, [pc, #416]	; (8001b30 <myTask+0x548>)
 8001990:	2200      	movs	r2, #0
 8001992:	701a      	strb	r2, [r3, #0]
			state_home = display_home;
 8001994:	4b67      	ldr	r3, [pc, #412]	; (8001b34 <myTask+0x54c>)
 8001996:	2201      	movs	r2, #1
 8001998:	701a      	strb	r2, [r3, #0]
			last_state = preset;
 800199a:	4b67      	ldr	r3, [pc, #412]	; (8001b38 <myTask+0x550>)
 800199c:	2202      	movs	r2, #2
 800199e:	701a      	strb	r2, [r3, #0]
		break;
 80019a0:	f002 b9ae 	b.w	8003d00 <myTask+0x2718>
		else if(switchEncoder()){
 80019a4:	f005 f88e 	bl	8006ac4 <switchEncoder>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	f002 81a8 	beq.w	8003d00 <myTask+0x2718>
			state_home = display_setting;
 80019b0:	4b60      	ldr	r3, [pc, #384]	; (8001b34 <myTask+0x54c>)
 80019b2:	2206      	movs	r2, #6
 80019b4:	701a      	strb	r2, [r3, #0]
			last_state = band;
 80019b6:	4b60      	ldr	r3, [pc, #384]	; (8001b38 <myTask+0x550>)
 80019b8:	2207      	movs	r2, #7
 80019ba:	701a      	strb	r2, [r3, #0]
			Display_Clear();
 80019bc:	f004 fffe 	bl	80069bc <Display_Clear>
		break;
 80019c0:	f002 b99e 	b.w	8003d00 <myTask+0x2718>

	case l_level:
		if(encoderCW()){
 80019c4:	f005 f8aa 	bl	8006b1c <encoderCW>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d03b      	beq.n	8001a46 <myTask+0x45e>
			myPreset[EQ_preset].level_L += 1;
 80019ce:	4b55      	ldr	r3, [pc, #340]	; (8001b24 <myTask+0x53c>)
 80019d0:	f993 3000 	ldrsb.w	r3, [r3]
 80019d4:	4619      	mov	r1, r3
 80019d6:	4a59      	ldr	r2, [pc, #356]	; (8001b3c <myTask+0x554>)
 80019d8:	235c      	movs	r3, #92	; 0x5c
 80019da:	fb03 f301 	mul.w	r3, r3, r1
 80019de:	4413      	add	r3, r2
 80019e0:	3301      	adds	r3, #1
 80019e2:	f993 3000 	ldrsb.w	r3, [r3]
 80019e6:	b2db      	uxtb	r3, r3
 80019e8:	3301      	adds	r3, #1
 80019ea:	b2da      	uxtb	r2, r3
 80019ec:	4b4d      	ldr	r3, [pc, #308]	; (8001b24 <myTask+0x53c>)
 80019ee:	f993 3000 	ldrsb.w	r3, [r3]
 80019f2:	4618      	mov	r0, r3
 80019f4:	b251      	sxtb	r1, r2
 80019f6:	4a51      	ldr	r2, [pc, #324]	; (8001b3c <myTask+0x554>)
 80019f8:	235c      	movs	r3, #92	; 0x5c
 80019fa:	fb03 f300 	mul.w	r3, r3, r0
 80019fe:	4413      	add	r3, r2
 8001a00:	3301      	adds	r3, #1
 8001a02:	460a      	mov	r2, r1
 8001a04:	701a      	strb	r2, [r3, #0]
			if(myPreset[EQ_preset].level_L >= 100) myPreset[EQ_preset].level_L=100;
 8001a06:	4b47      	ldr	r3, [pc, #284]	; (8001b24 <myTask+0x53c>)
 8001a08:	f993 3000 	ldrsb.w	r3, [r3]
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	4a4b      	ldr	r2, [pc, #300]	; (8001b3c <myTask+0x554>)
 8001a10:	235c      	movs	r3, #92	; 0x5c
 8001a12:	fb03 f301 	mul.w	r3, r3, r1
 8001a16:	4413      	add	r3, r2
 8001a18:	3301      	adds	r3, #1
 8001a1a:	f993 3000 	ldrsb.w	r3, [r3]
 8001a1e:	2b63      	cmp	r3, #99	; 0x63
 8001a20:	dd0b      	ble.n	8001a3a <myTask+0x452>
 8001a22:	4b40      	ldr	r3, [pc, #256]	; (8001b24 <myTask+0x53c>)
 8001a24:	f993 3000 	ldrsb.w	r3, [r3]
 8001a28:	4619      	mov	r1, r3
 8001a2a:	4a44      	ldr	r2, [pc, #272]	; (8001b3c <myTask+0x554>)
 8001a2c:	235c      	movs	r3, #92	; 0x5c
 8001a2e:	fb03 f301 	mul.w	r3, r3, r1
 8001a32:	4413      	add	r3, r2
 8001a34:	3301      	adds	r3, #1
 8001a36:	2264      	movs	r2, #100	; 0x64
 8001a38:	701a      	strb	r2, [r3, #0]
			state_home = display_home;
 8001a3a:	4b3e      	ldr	r3, [pc, #248]	; (8001b34 <myTask+0x54c>)
 8001a3c:	2201      	movs	r2, #1
 8001a3e:	701a      	strb	r2, [r3, #0]
			last_state = l_level;
 8001a40:	4b3d      	ldr	r3, [pc, #244]	; (8001b38 <myTask+0x550>)
 8001a42:	2203      	movs	r2, #3
 8001a44:	701a      	strb	r2, [r3, #0]
		}
		if(encoderCCW()){
 8001a46:	f005 f89d 	bl	8006b84 <encoderCCW>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d03b      	beq.n	8001ac8 <myTask+0x4e0>
			myPreset[EQ_preset].level_L -= 1;
 8001a50:	4b34      	ldr	r3, [pc, #208]	; (8001b24 <myTask+0x53c>)
 8001a52:	f993 3000 	ldrsb.w	r3, [r3]
 8001a56:	4619      	mov	r1, r3
 8001a58:	4a38      	ldr	r2, [pc, #224]	; (8001b3c <myTask+0x554>)
 8001a5a:	235c      	movs	r3, #92	; 0x5c
 8001a5c:	fb03 f301 	mul.w	r3, r3, r1
 8001a60:	4413      	add	r3, r2
 8001a62:	3301      	adds	r3, #1
 8001a64:	f993 3000 	ldrsb.w	r3, [r3]
 8001a68:	b2db      	uxtb	r3, r3
 8001a6a:	3b01      	subs	r3, #1
 8001a6c:	b2da      	uxtb	r2, r3
 8001a6e:	4b2d      	ldr	r3, [pc, #180]	; (8001b24 <myTask+0x53c>)
 8001a70:	f993 3000 	ldrsb.w	r3, [r3]
 8001a74:	4618      	mov	r0, r3
 8001a76:	b251      	sxtb	r1, r2
 8001a78:	4a30      	ldr	r2, [pc, #192]	; (8001b3c <myTask+0x554>)
 8001a7a:	235c      	movs	r3, #92	; 0x5c
 8001a7c:	fb03 f300 	mul.w	r3, r3, r0
 8001a80:	4413      	add	r3, r2
 8001a82:	3301      	adds	r3, #1
 8001a84:	460a      	mov	r2, r1
 8001a86:	701a      	strb	r2, [r3, #0]
			if(myPreset[EQ_preset].level_L < 0) myPreset[EQ_preset].level_L=0;
 8001a88:	4b26      	ldr	r3, [pc, #152]	; (8001b24 <myTask+0x53c>)
 8001a8a:	f993 3000 	ldrsb.w	r3, [r3]
 8001a8e:	4619      	mov	r1, r3
 8001a90:	4a2a      	ldr	r2, [pc, #168]	; (8001b3c <myTask+0x554>)
 8001a92:	235c      	movs	r3, #92	; 0x5c
 8001a94:	fb03 f301 	mul.w	r3, r3, r1
 8001a98:	4413      	add	r3, r2
 8001a9a:	3301      	adds	r3, #1
 8001a9c:	f993 3000 	ldrsb.w	r3, [r3]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	da0b      	bge.n	8001abc <myTask+0x4d4>
 8001aa4:	4b1f      	ldr	r3, [pc, #124]	; (8001b24 <myTask+0x53c>)
 8001aa6:	f993 3000 	ldrsb.w	r3, [r3]
 8001aaa:	4619      	mov	r1, r3
 8001aac:	4a23      	ldr	r2, [pc, #140]	; (8001b3c <myTask+0x554>)
 8001aae:	235c      	movs	r3, #92	; 0x5c
 8001ab0:	fb03 f301 	mul.w	r3, r3, r1
 8001ab4:	4413      	add	r3, r2
 8001ab6:	3301      	adds	r3, #1
 8001ab8:	2200      	movs	r2, #0
 8001aba:	701a      	strb	r2, [r3, #0]
			state_home = display_home;
 8001abc:	4b1d      	ldr	r3, [pc, #116]	; (8001b34 <myTask+0x54c>)
 8001abe:	2201      	movs	r2, #1
 8001ac0:	701a      	strb	r2, [r3, #0]
			last_state = l_level;
 8001ac2:	4b1d      	ldr	r3, [pc, #116]	; (8001b38 <myTask+0x550>)
 8001ac4:	2203      	movs	r2, #3
 8001ac6:	701a      	strb	r2, [r3, #0]
		}
		if(switchUp()){
 8001ac8:	f005 f914 	bl	8006cf4 <switchUp>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d010      	beq.n	8001af4 <myTask+0x50c>
			preset_selected = 1;
 8001ad2:	4b15      	ldr	r3, [pc, #84]	; (8001b28 <myTask+0x540>)
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	701a      	strb	r2, [r3, #0]
			l_selected = 0;
 8001ad8:	4b14      	ldr	r3, [pc, #80]	; (8001b2c <myTask+0x544>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	701a      	strb	r2, [r3, #0]
			r_selected = 0;
 8001ade:	4b14      	ldr	r3, [pc, #80]	; (8001b30 <myTask+0x548>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	701a      	strb	r2, [r3, #0]
			state_home = save;
 8001ae4:	4b13      	ldr	r3, [pc, #76]	; (8001b34 <myTask+0x54c>)
 8001ae6:	2205      	movs	r2, #5
 8001ae8:	701a      	strb	r2, [r3, #0]
			last_state = preset;
 8001aea:	4b13      	ldr	r3, [pc, #76]	; (8001b38 <myTask+0x550>)
 8001aec:	2202      	movs	r2, #2
 8001aee:	701a      	strb	r2, [r3, #0]
			l_selected = 0;
			r_selected = 1;
			state_home = save;
			last_state = r_level;
		}
		break;
 8001af0:	f002 b908 	b.w	8003d04 <myTask+0x271c>
		else if(switchDown()){
 8001af4:	f005 f87a 	bl	8006bec <switchDown>
 8001af8:	4603      	mov	r3, r0
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	f002 8102 	beq.w	8003d04 <myTask+0x271c>
			preset_selected = 0;
 8001b00:	4b09      	ldr	r3, [pc, #36]	; (8001b28 <myTask+0x540>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	701a      	strb	r2, [r3, #0]
			l_selected = 0;
 8001b06:	4b09      	ldr	r3, [pc, #36]	; (8001b2c <myTask+0x544>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	701a      	strb	r2, [r3, #0]
			r_selected = 1;
 8001b0c:	4b08      	ldr	r3, [pc, #32]	; (8001b30 <myTask+0x548>)
 8001b0e:	2201      	movs	r2, #1
 8001b10:	701a      	strb	r2, [r3, #0]
			state_home = save;
 8001b12:	4b08      	ldr	r3, [pc, #32]	; (8001b34 <myTask+0x54c>)
 8001b14:	2205      	movs	r2, #5
 8001b16:	701a      	strb	r2, [r3, #0]
			last_state = r_level;
 8001b18:	4b07      	ldr	r3, [pc, #28]	; (8001b38 <myTask+0x550>)
 8001b1a:	2204      	movs	r2, #4
 8001b1c:	701a      	strb	r2, [r3, #0]
		break;
 8001b1e:	f002 b8f1 	b.w	8003d04 <myTask+0x271c>
 8001b22:	bf00      	nop
 8001b24:	20000540 	.word	0x20000540
 8001b28:	20000015 	.word	0x20000015
 8001b2c:	200000c0 	.word	0x200000c0
 8001b30:	200000c1 	.word	0x200000c1
 8001b34:	200004e0 	.word	0x200004e0
 8001b38:	20000016 	.word	0x20000016
 8001b3c:	20000794 	.word	0x20000794

	case r_level:
		if(encoderCW()){
 8001b40:	f004 ffec 	bl	8006b1c <encoderCW>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d037      	beq.n	8001bba <myTask+0x5d2>
			myPreset[EQ_preset].level_R += 1;
 8001b4a:	4bba      	ldr	r3, [pc, #744]	; (8001e34 <myTask+0x84c>)
 8001b4c:	f993 3000 	ldrsb.w	r3, [r3]
 8001b50:	4619      	mov	r1, r3
 8001b52:	4ab9      	ldr	r2, [pc, #740]	; (8001e38 <myTask+0x850>)
 8001b54:	235c      	movs	r3, #92	; 0x5c
 8001b56:	fb03 f301 	mul.w	r3, r3, r1
 8001b5a:	4413      	add	r3, r2
 8001b5c:	f993 3000 	ldrsb.w	r3, [r3]
 8001b60:	b2db      	uxtb	r3, r3
 8001b62:	3301      	adds	r3, #1
 8001b64:	b2da      	uxtb	r2, r3
 8001b66:	4bb3      	ldr	r3, [pc, #716]	; (8001e34 <myTask+0x84c>)
 8001b68:	f993 3000 	ldrsb.w	r3, [r3]
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	b251      	sxtb	r1, r2
 8001b70:	4ab1      	ldr	r2, [pc, #708]	; (8001e38 <myTask+0x850>)
 8001b72:	235c      	movs	r3, #92	; 0x5c
 8001b74:	fb03 f300 	mul.w	r3, r3, r0
 8001b78:	4413      	add	r3, r2
 8001b7a:	460a      	mov	r2, r1
 8001b7c:	701a      	strb	r2, [r3, #0]
			if(myPreset[EQ_preset].level_R >= 100) myPreset[EQ_preset].level_R=100;
 8001b7e:	4bad      	ldr	r3, [pc, #692]	; (8001e34 <myTask+0x84c>)
 8001b80:	f993 3000 	ldrsb.w	r3, [r3]
 8001b84:	4619      	mov	r1, r3
 8001b86:	4aac      	ldr	r2, [pc, #688]	; (8001e38 <myTask+0x850>)
 8001b88:	235c      	movs	r3, #92	; 0x5c
 8001b8a:	fb03 f301 	mul.w	r3, r3, r1
 8001b8e:	4413      	add	r3, r2
 8001b90:	f993 3000 	ldrsb.w	r3, [r3]
 8001b94:	2b63      	cmp	r3, #99	; 0x63
 8001b96:	dd0a      	ble.n	8001bae <myTask+0x5c6>
 8001b98:	4ba6      	ldr	r3, [pc, #664]	; (8001e34 <myTask+0x84c>)
 8001b9a:	f993 3000 	ldrsb.w	r3, [r3]
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	4aa5      	ldr	r2, [pc, #660]	; (8001e38 <myTask+0x850>)
 8001ba2:	235c      	movs	r3, #92	; 0x5c
 8001ba4:	fb03 f301 	mul.w	r3, r3, r1
 8001ba8:	4413      	add	r3, r2
 8001baa:	2264      	movs	r2, #100	; 0x64
 8001bac:	701a      	strb	r2, [r3, #0]
			state_home = display_home;
 8001bae:	4ba3      	ldr	r3, [pc, #652]	; (8001e3c <myTask+0x854>)
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	701a      	strb	r2, [r3, #0]
			last_state = r_level;
 8001bb4:	4ba2      	ldr	r3, [pc, #648]	; (8001e40 <myTask+0x858>)
 8001bb6:	2204      	movs	r2, #4
 8001bb8:	701a      	strb	r2, [r3, #0]
		}
		if(encoderCCW()){
 8001bba:	f004 ffe3 	bl	8006b84 <encoderCCW>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d037      	beq.n	8001c34 <myTask+0x64c>
			myPreset[EQ_preset].level_R -= 1;
 8001bc4:	4b9b      	ldr	r3, [pc, #620]	; (8001e34 <myTask+0x84c>)
 8001bc6:	f993 3000 	ldrsb.w	r3, [r3]
 8001bca:	4619      	mov	r1, r3
 8001bcc:	4a9a      	ldr	r2, [pc, #616]	; (8001e38 <myTask+0x850>)
 8001bce:	235c      	movs	r3, #92	; 0x5c
 8001bd0:	fb03 f301 	mul.w	r3, r3, r1
 8001bd4:	4413      	add	r3, r2
 8001bd6:	f993 3000 	ldrsb.w	r3, [r3]
 8001bda:	b2db      	uxtb	r3, r3
 8001bdc:	3b01      	subs	r3, #1
 8001bde:	b2da      	uxtb	r2, r3
 8001be0:	4b94      	ldr	r3, [pc, #592]	; (8001e34 <myTask+0x84c>)
 8001be2:	f993 3000 	ldrsb.w	r3, [r3]
 8001be6:	4618      	mov	r0, r3
 8001be8:	b251      	sxtb	r1, r2
 8001bea:	4a93      	ldr	r2, [pc, #588]	; (8001e38 <myTask+0x850>)
 8001bec:	235c      	movs	r3, #92	; 0x5c
 8001bee:	fb03 f300 	mul.w	r3, r3, r0
 8001bf2:	4413      	add	r3, r2
 8001bf4:	460a      	mov	r2, r1
 8001bf6:	701a      	strb	r2, [r3, #0]
			if(myPreset[EQ_preset].level_R < 0) myPreset[EQ_preset].level_R=0;
 8001bf8:	4b8e      	ldr	r3, [pc, #568]	; (8001e34 <myTask+0x84c>)
 8001bfa:	f993 3000 	ldrsb.w	r3, [r3]
 8001bfe:	4619      	mov	r1, r3
 8001c00:	4a8d      	ldr	r2, [pc, #564]	; (8001e38 <myTask+0x850>)
 8001c02:	235c      	movs	r3, #92	; 0x5c
 8001c04:	fb03 f301 	mul.w	r3, r3, r1
 8001c08:	4413      	add	r3, r2
 8001c0a:	f993 3000 	ldrsb.w	r3, [r3]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	da0a      	bge.n	8001c28 <myTask+0x640>
 8001c12:	4b88      	ldr	r3, [pc, #544]	; (8001e34 <myTask+0x84c>)
 8001c14:	f993 3000 	ldrsb.w	r3, [r3]
 8001c18:	4619      	mov	r1, r3
 8001c1a:	4a87      	ldr	r2, [pc, #540]	; (8001e38 <myTask+0x850>)
 8001c1c:	235c      	movs	r3, #92	; 0x5c
 8001c1e:	fb03 f301 	mul.w	r3, r3, r1
 8001c22:	4413      	add	r3, r2
 8001c24:	2200      	movs	r2, #0
 8001c26:	701a      	strb	r2, [r3, #0]
			state_home = display_home;
 8001c28:	4b84      	ldr	r3, [pc, #528]	; (8001e3c <myTask+0x854>)
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	701a      	strb	r2, [r3, #0]
			last_state = r_level;
 8001c2e:	4b84      	ldr	r3, [pc, #528]	; (8001e40 <myTask+0x858>)
 8001c30:	2204      	movs	r2, #4
 8001c32:	701a      	strb	r2, [r3, #0]
		}
		if(switchUp()){
 8001c34:	f005 f85e 	bl	8006cf4 <switchUp>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d00f      	beq.n	8001c5e <myTask+0x676>
			preset_selected = 0;
 8001c3e:	4b81      	ldr	r3, [pc, #516]	; (8001e44 <myTask+0x85c>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	701a      	strb	r2, [r3, #0]
			l_selected = 1;
 8001c44:	4b80      	ldr	r3, [pc, #512]	; (8001e48 <myTask+0x860>)
 8001c46:	2201      	movs	r2, #1
 8001c48:	701a      	strb	r2, [r3, #0]
			r_selected = 0;
 8001c4a:	4b80      	ldr	r3, [pc, #512]	; (8001e4c <myTask+0x864>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	701a      	strb	r2, [r3, #0]
			state_home = save;
 8001c50:	4b7a      	ldr	r3, [pc, #488]	; (8001e3c <myTask+0x854>)
 8001c52:	2205      	movs	r2, #5
 8001c54:	701a      	strb	r2, [r3, #0]
			last_state = l_level;
 8001c56:	4b7a      	ldr	r3, [pc, #488]	; (8001e40 <myTask+0x858>)
 8001c58:	2203      	movs	r2, #3
 8001c5a:	701a      	strb	r2, [r3, #0]
 8001c5c:	e013      	b.n	8001c86 <myTask+0x69e>
		}
		else if(switchDown()){
 8001c5e:	f004 ffc5 	bl	8006bec <switchDown>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d00e      	beq.n	8001c86 <myTask+0x69e>
			preset_selected = 1;
 8001c68:	4b76      	ldr	r3, [pc, #472]	; (8001e44 <myTask+0x85c>)
 8001c6a:	2201      	movs	r2, #1
 8001c6c:	701a      	strb	r2, [r3, #0]
			l_selected = 0;
 8001c6e:	4b76      	ldr	r3, [pc, #472]	; (8001e48 <myTask+0x860>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	701a      	strb	r2, [r3, #0]
			r_selected = 0;
 8001c74:	4b75      	ldr	r3, [pc, #468]	; (8001e4c <myTask+0x864>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	701a      	strb	r2, [r3, #0]
			state_home = save;
 8001c7a:	4b70      	ldr	r3, [pc, #448]	; (8001e3c <myTask+0x854>)
 8001c7c:	2205      	movs	r2, #5
 8001c7e:	701a      	strb	r2, [r3, #0]
			last_state = preset;
 8001c80:	4b6f      	ldr	r3, [pc, #444]	; (8001e40 <myTask+0x858>)
 8001c82:	2202      	movs	r2, #2
 8001c84:	701a      	strb	r2, [r3, #0]
		}
		if(switchEncoder()==1){
 8001c86:	f004 ff1d 	bl	8006ac4 <switchEncoder>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	f002 803b 	beq.w	8003d08 <myTask+0x2720>
			state_home = save;
 8001c92:	4b6a      	ldr	r3, [pc, #424]	; (8001e3c <myTask+0x854>)
 8001c94:	2205      	movs	r2, #5
 8001c96:	701a      	strb	r2, [r3, #0]
			last_state = preset;
 8001c98:	4b69      	ldr	r3, [pc, #420]	; (8001e40 <myTask+0x858>)
 8001c9a:	2202      	movs	r2, #2
 8001c9c:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001c9e:	f002 b833 	b.w	8003d08 <myTask+0x2720>

	case save:
		Display_GotoXY(3, 50);
 8001ca2:	2132      	movs	r1, #50	; 0x32
 8001ca4:	2003      	movs	r0, #3
 8001ca6:	f004 fa49 	bl	800613c <Display_GotoXY>
		Display_Puts("Saved !", &Font_7x10, 1);
 8001caa:	2201      	movs	r2, #1
 8001cac:	4968      	ldr	r1, [pc, #416]	; (8001e50 <myTask+0x868>)
 8001cae:	4869      	ldr	r0, [pc, #420]	; (8001e54 <myTask+0x86c>)
 8001cb0:	f004 fada 	bl	8006268 <Display_Puts>
		/* Update semua layar */
		Display_UpdateScreen();
 8001cb4:	f004 f99c 	bl	8005ff0 <Display_UpdateScreen>
		/* Simpan data di EEPROM */
		saveToEeprom();
 8001cb8:	f002 fc58 	bl	800456c <saveToEeprom>
		/* clear baris 3 */
		Display_DrawFilledRectangle(0, 49, 128, 12, 0);
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	9300      	str	r3, [sp, #0]
 8001cc0:	230c      	movs	r3, #12
 8001cc2:	2280      	movs	r2, #128	; 0x80
 8001cc4:	2131      	movs	r1, #49	; 0x31
 8001cc6:	2000      	movs	r0, #0
 8001cc8:	f004 fe2b 	bl	8006922 <Display_DrawFilledRectangle>
		Display_UpdateScreen();
 8001ccc:	f004 f990 	bl	8005ff0 <Display_UpdateScreen>
		state_home = display_home;
 8001cd0:	4b5a      	ldr	r3, [pc, #360]	; (8001e3c <myTask+0x854>)
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	701a      	strb	r2, [r3, #0]
		break;
 8001cd6:	f002 b826 	b.w	8003d26 <myTask+0x273e>

	case set_default:
		Display_GotoXY(3, 50);
 8001cda:	2132      	movs	r1, #50	; 0x32
 8001cdc:	2003      	movs	r0, #3
 8001cde:	f004 fa2d 	bl	800613c <Display_GotoXY>
		Display_Puts("Set to Default !", &Font_7x10, 1);
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	495a      	ldr	r1, [pc, #360]	; (8001e50 <myTask+0x868>)
 8001ce6:	485c      	ldr	r0, [pc, #368]	; (8001e58 <myTask+0x870>)
 8001ce8:	f004 fabe 	bl	8006268 <Display_Puts>
		/* Update semua layar */
		Display_UpdateScreen();
 8001cec:	f004 f980 	bl	8005ff0 <Display_UpdateScreen>
		/* panggil fungsi default */
		Default_Setting();
 8001cf0:	f7ff fb8c 	bl	800140c <Default_Setting>
		/* Simpan data di EEPROM */
		saveToEeprom();
 8001cf4:	f002 fc3a 	bl	800456c <saveToEeprom>
		/* clear baris 3 */
		Display_DrawFilledRectangle(0, 49, 128, 12, 0);
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	9300      	str	r3, [sp, #0]
 8001cfc:	230c      	movs	r3, #12
 8001cfe:	2280      	movs	r2, #128	; 0x80
 8001d00:	2131      	movs	r1, #49	; 0x31
 8001d02:	2000      	movs	r0, #0
 8001d04:	f004 fe0d 	bl	8006922 <Display_DrawFilledRectangle>
		Display_UpdateScreen();
 8001d08:	f004 f972 	bl	8005ff0 <Display_UpdateScreen>
		state_home = display_home;
 8001d0c:	4b4b      	ldr	r3, [pc, #300]	; (8001e3c <myTask+0x854>)
 8001d0e:	2201      	movs	r2, #1
 8001d10:	701a      	strb	r2, [r3, #0]
		break;
 8001d12:	f002 b808 	b.w	8003d26 <myTask+0x273e>

	case display_setting:
		/* clear baris 1 */
		Display_DrawFilledRectangle(0, 0, 128, 12, 0);
 8001d16:	2300      	movs	r3, #0
 8001d18:	9300      	str	r3, [sp, #0]
 8001d1a:	230c      	movs	r3, #12
 8001d1c:	2280      	movs	r2, #128	; 0x80
 8001d1e:	2100      	movs	r1, #0
 8001d20:	2000      	movs	r0, #0
 8001d22:	f004 fdfe 	bl	8006922 <Display_DrawFilledRectangle>
		/* tampilan band */
		band_selected? Display_DrawFilledRectangle(0, 0, 128, 12, 1) : Display_DrawRectangle(0, 0, 128, 12, 1);
 8001d26:	4b4d      	ldr	r3, [pc, #308]	; (8001e5c <myTask+0x874>)
 8001d28:	781b      	ldrb	r3, [r3, #0]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d008      	beq.n	8001d40 <myTask+0x758>
 8001d2e:	2301      	movs	r3, #1
 8001d30:	9300      	str	r3, [sp, #0]
 8001d32:	230c      	movs	r3, #12
 8001d34:	2280      	movs	r2, #128	; 0x80
 8001d36:	2100      	movs	r1, #0
 8001d38:	2000      	movs	r0, #0
 8001d3a:	f004 fdf2 	bl	8006922 <Display_DrawFilledRectangle>
 8001d3e:	e007      	b.n	8001d50 <myTask+0x768>
 8001d40:	2301      	movs	r3, #1
 8001d42:	9300      	str	r3, [sp, #0]
 8001d44:	230c      	movs	r3, #12
 8001d46:	2280      	movs	r2, #128	; 0x80
 8001d48:	2100      	movs	r1, #0
 8001d4a:	2000      	movs	r0, #0
 8001d4c:	f004 fd7f 	bl	800684e <Display_DrawRectangle>
		switch(EQ_band){
 8001d50:	4b43      	ldr	r3, [pc, #268]	; (8001e60 <myTask+0x878>)
 8001d52:	f993 3000 	ldrsb.w	r3, [r3]
 8001d56:	2b04      	cmp	r3, #4
 8001d58:	d857      	bhi.n	8001e0a <myTask+0x822>
 8001d5a:	a201      	add	r2, pc, #4	; (adr r2, 8001d60 <myTask+0x778>)
 8001d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d60:	08001d75 	.word	0x08001d75
 8001d64:	08001d93 	.word	0x08001d93
 8001d68:	08001db1 	.word	0x08001db1
 8001d6c:	08001dcf 	.word	0x08001dcf
 8001d70:	08001ded 	.word	0x08001ded
		case 0:
			Display_GotoXY((128-7*8)/2, 2);
 8001d74:	2102      	movs	r1, #2
 8001d76:	2024      	movs	r0, #36	; 0x24
 8001d78:	f004 f9e0 	bl	800613c <Display_GotoXY>
			Display_Puts("LOW FREQ", &Font_7x10, !band_selected); break;
 8001d7c:	4b37      	ldr	r3, [pc, #220]	; (8001e5c <myTask+0x874>)
 8001d7e:	781b      	ldrb	r3, [r3, #0]
 8001d80:	f083 0301 	eor.w	r3, r3, #1
 8001d84:	b2db      	uxtb	r3, r3
 8001d86:	461a      	mov	r2, r3
 8001d88:	4931      	ldr	r1, [pc, #196]	; (8001e50 <myTask+0x868>)
 8001d8a:	4836      	ldr	r0, [pc, #216]	; (8001e64 <myTask+0x87c>)
 8001d8c:	f004 fa6c 	bl	8006268 <Display_Puts>
 8001d90:	e03b      	b.n	8001e0a <myTask+0x822>
		case 1:
			Display_GotoXY((128-7*12)/2, 2);
 8001d92:	2102      	movs	r1, #2
 8001d94:	2016      	movs	r0, #22
 8001d96:	f004 f9d1 	bl	800613c <Display_GotoXY>
			Display_Puts("LOW-MID FREQ", &Font_7x10, !band_selected); break;
 8001d9a:	4b30      	ldr	r3, [pc, #192]	; (8001e5c <myTask+0x874>)
 8001d9c:	781b      	ldrb	r3, [r3, #0]
 8001d9e:	f083 0301 	eor.w	r3, r3, #1
 8001da2:	b2db      	uxtb	r3, r3
 8001da4:	461a      	mov	r2, r3
 8001da6:	492a      	ldr	r1, [pc, #168]	; (8001e50 <myTask+0x868>)
 8001da8:	482f      	ldr	r0, [pc, #188]	; (8001e68 <myTask+0x880>)
 8001daa:	f004 fa5d 	bl	8006268 <Display_Puts>
 8001dae:	e02c      	b.n	8001e0a <myTask+0x822>
		case 2:
			Display_GotoXY((128-7*8)/2, 2);
 8001db0:	2102      	movs	r1, #2
 8001db2:	2024      	movs	r0, #36	; 0x24
 8001db4:	f004 f9c2 	bl	800613c <Display_GotoXY>
			Display_Puts("MID FREQ", &Font_7x10, !band_selected); break;
 8001db8:	4b28      	ldr	r3, [pc, #160]	; (8001e5c <myTask+0x874>)
 8001dba:	781b      	ldrb	r3, [r3, #0]
 8001dbc:	f083 0301 	eor.w	r3, r3, #1
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	461a      	mov	r2, r3
 8001dc4:	4922      	ldr	r1, [pc, #136]	; (8001e50 <myTask+0x868>)
 8001dc6:	4829      	ldr	r0, [pc, #164]	; (8001e6c <myTask+0x884>)
 8001dc8:	f004 fa4e 	bl	8006268 <Display_Puts>
 8001dcc:	e01d      	b.n	8001e0a <myTask+0x822>
		case 3:
			Display_GotoXY((128-7*13)/2, 2);
 8001dce:	2102      	movs	r1, #2
 8001dd0:	2012      	movs	r0, #18
 8001dd2:	f004 f9b3 	bl	800613c <Display_GotoXY>
			Display_Puts("MID-HIGH FREQ", &Font_7x10, !band_selected); break;
 8001dd6:	4b21      	ldr	r3, [pc, #132]	; (8001e5c <myTask+0x874>)
 8001dd8:	781b      	ldrb	r3, [r3, #0]
 8001dda:	f083 0301 	eor.w	r3, r3, #1
 8001dde:	b2db      	uxtb	r3, r3
 8001de0:	461a      	mov	r2, r3
 8001de2:	491b      	ldr	r1, [pc, #108]	; (8001e50 <myTask+0x868>)
 8001de4:	4822      	ldr	r0, [pc, #136]	; (8001e70 <myTask+0x888>)
 8001de6:	f004 fa3f 	bl	8006268 <Display_Puts>
 8001dea:	e00e      	b.n	8001e0a <myTask+0x822>
		case 4:
			Display_GotoXY((128-7*9)/2, 2);
 8001dec:	2102      	movs	r1, #2
 8001dee:	2020      	movs	r0, #32
 8001df0:	f004 f9a4 	bl	800613c <Display_GotoXY>
			Display_Puts("HIGH FREQ", &Font_7x10, !band_selected); break;
 8001df4:	4b19      	ldr	r3, [pc, #100]	; (8001e5c <myTask+0x874>)
 8001df6:	781b      	ldrb	r3, [r3, #0]
 8001df8:	f083 0301 	eor.w	r3, r3, #1
 8001dfc:	b2db      	uxtb	r3, r3
 8001dfe:	461a      	mov	r2, r3
 8001e00:	4913      	ldr	r1, [pc, #76]	; (8001e50 <myTask+0x868>)
 8001e02:	481c      	ldr	r0, [pc, #112]	; (8001e74 <myTask+0x88c>)
 8001e04:	f004 fa30 	bl	8006268 <Display_Puts>
 8001e08:	bf00      	nop
		}

		/* clear baris 2 */
		Display_DrawFilledRectangle(0, 17, 128, 12, 0);
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	9300      	str	r3, [sp, #0]
 8001e0e:	230c      	movs	r3, #12
 8001e10:	2280      	movs	r2, #128	; 0x80
 8001e12:	2111      	movs	r1, #17
 8001e14:	2000      	movs	r0, #0
 8001e16:	f004 fd84 	bl	8006922 <Display_DrawFilledRectangle>
		/* tampilan gain L */
		l_gain_selected? Display_DrawFilledRectangle(0, 17, 61, 12, 1) : Display_DrawRectangle(0, 17, 61, 12, 1);
 8001e1a:	4b17      	ldr	r3, [pc, #92]	; (8001e78 <myTask+0x890>)
 8001e1c:	781b      	ldrb	r3, [r3, #0]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d02c      	beq.n	8001e7c <myTask+0x894>
 8001e22:	2301      	movs	r3, #1
 8001e24:	9300      	str	r3, [sp, #0]
 8001e26:	230c      	movs	r3, #12
 8001e28:	223d      	movs	r2, #61	; 0x3d
 8001e2a:	2111      	movs	r1, #17
 8001e2c:	2000      	movs	r0, #0
 8001e2e:	f004 fd78 	bl	8006922 <Display_DrawFilledRectangle>
 8001e32:	e02b      	b.n	8001e8c <myTask+0x8a4>
 8001e34:	20000540 	.word	0x20000540
 8001e38:	20000794 	.word	0x20000794
 8001e3c:	200004e0 	.word	0x200004e0
 8001e40:	20000016 	.word	0x20000016
 8001e44:	20000015 	.word	0x20000015
 8001e48:	200000c0 	.word	0x200000c0
 8001e4c:	200000c1 	.word	0x200000c1
 8001e50:	20000018 	.word	0x20000018
 8001e54:	0800da08 	.word	0x0800da08
 8001e58:	0800da10 	.word	0x0800da10
 8001e5c:	20000017 	.word	0x20000017
 8001e60:	20000b38 	.word	0x20000b38
 8001e64:	0800da24 	.word	0x0800da24
 8001e68:	0800da30 	.word	0x0800da30
 8001e6c:	0800da40 	.word	0x0800da40
 8001e70:	0800da4c 	.word	0x0800da4c
 8001e74:	0800da5c 	.word	0x0800da5c
 8001e78:	200000c2 	.word	0x200000c2
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	9300      	str	r3, [sp, #0]
 8001e80:	230c      	movs	r3, #12
 8001e82:	223d      	movs	r2, #61	; 0x3d
 8001e84:	2111      	movs	r1, #17
 8001e86:	2000      	movs	r0, #0
 8001e88:	f004 fce1 	bl	800684e <Display_DrawRectangle>
		if(myPreset[EQ_preset].gain_L[EQ_band]>=10) Display_GotoXY((61-7*6)/2, 19);
 8001e8c:	4bca      	ldr	r3, [pc, #808]	; (80021b8 <myTask+0xbd0>)
 8001e8e:	f993 3000 	ldrsb.w	r3, [r3]
 8001e92:	461a      	mov	r2, r3
 8001e94:	4bc9      	ldr	r3, [pc, #804]	; (80021bc <myTask+0xbd4>)
 8001e96:	f993 3000 	ldrsb.w	r3, [r3]
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	49c8      	ldr	r1, [pc, #800]	; (80021c0 <myTask+0xbd8>)
 8001e9e:	4613      	mov	r3, r2
 8001ea0:	005b      	lsls	r3, r3, #1
 8001ea2:	4413      	add	r3, r2
 8001ea4:	00db      	lsls	r3, r3, #3
 8001ea6:	1a9b      	subs	r3, r3, r2
 8001ea8:	4403      	add	r3, r0
 8001eaa:	3306      	adds	r3, #6
 8001eac:	009b      	lsls	r3, r3, #2
 8001eae:	440b      	add	r3, r1
 8001eb0:	edd3 7a00 	vldr	s15, [r3]
 8001eb4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001eb8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ebc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ec0:	db04      	blt.n	8001ecc <myTask+0x8e4>
 8001ec2:	2113      	movs	r1, #19
 8001ec4:	2009      	movs	r0, #9
 8001ec6:	f004 f939 	bl	800613c <Display_GotoXY>
 8001eca:	e041      	b.n	8001f50 <myTask+0x968>
		else if(myPreset[EQ_preset].gain_L[EQ_band]>=0) Display_GotoXY((61-7*5)/2, 19);
 8001ecc:	4bba      	ldr	r3, [pc, #744]	; (80021b8 <myTask+0xbd0>)
 8001ece:	f993 3000 	ldrsb.w	r3, [r3]
 8001ed2:	461a      	mov	r2, r3
 8001ed4:	4bb9      	ldr	r3, [pc, #740]	; (80021bc <myTask+0xbd4>)
 8001ed6:	f993 3000 	ldrsb.w	r3, [r3]
 8001eda:	4618      	mov	r0, r3
 8001edc:	49b8      	ldr	r1, [pc, #736]	; (80021c0 <myTask+0xbd8>)
 8001ede:	4613      	mov	r3, r2
 8001ee0:	005b      	lsls	r3, r3, #1
 8001ee2:	4413      	add	r3, r2
 8001ee4:	00db      	lsls	r3, r3, #3
 8001ee6:	1a9b      	subs	r3, r3, r2
 8001ee8:	4403      	add	r3, r0
 8001eea:	3306      	adds	r3, #6
 8001eec:	009b      	lsls	r3, r3, #2
 8001eee:	440b      	add	r3, r1
 8001ef0:	edd3 7a00 	vldr	s15, [r3]
 8001ef4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ef8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001efc:	db04      	blt.n	8001f08 <myTask+0x920>
 8001efe:	2113      	movs	r1, #19
 8001f00:	200d      	movs	r0, #13
 8001f02:	f004 f91b 	bl	800613c <Display_GotoXY>
 8001f06:	e023      	b.n	8001f50 <myTask+0x968>
		else if(myPreset[EQ_preset].gain_L[EQ_band]>= -10) Display_GotoXY((61-7*6)/2, 19);
 8001f08:	4bab      	ldr	r3, [pc, #684]	; (80021b8 <myTask+0xbd0>)
 8001f0a:	f993 3000 	ldrsb.w	r3, [r3]
 8001f0e:	461a      	mov	r2, r3
 8001f10:	4baa      	ldr	r3, [pc, #680]	; (80021bc <myTask+0xbd4>)
 8001f12:	f993 3000 	ldrsb.w	r3, [r3]
 8001f16:	4618      	mov	r0, r3
 8001f18:	49a9      	ldr	r1, [pc, #676]	; (80021c0 <myTask+0xbd8>)
 8001f1a:	4613      	mov	r3, r2
 8001f1c:	005b      	lsls	r3, r3, #1
 8001f1e:	4413      	add	r3, r2
 8001f20:	00db      	lsls	r3, r3, #3
 8001f22:	1a9b      	subs	r3, r3, r2
 8001f24:	4403      	add	r3, r0
 8001f26:	3306      	adds	r3, #6
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	440b      	add	r3, r1
 8001f2c:	edd3 7a00 	vldr	s15, [r3]
 8001f30:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 8001f34:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f3c:	db04      	blt.n	8001f48 <myTask+0x960>
 8001f3e:	2113      	movs	r1, #19
 8001f40:	2009      	movs	r0, #9
 8001f42:	f004 f8fb 	bl	800613c <Display_GotoXY>
 8001f46:	e003      	b.n	8001f50 <myTask+0x968>
		else Display_GotoXY((61-7*7)/2, 19);
 8001f48:	2113      	movs	r1, #19
 8001f4a:	2006      	movs	r0, #6
 8001f4c:	f004 f8f6 	bl	800613c <Display_GotoXY>
		Display_PutFloat(myPreset[EQ_preset].gain_L[EQ_band], 1, &Font_7x10, !l_gain_selected);
 8001f50:	4b99      	ldr	r3, [pc, #612]	; (80021b8 <myTask+0xbd0>)
 8001f52:	f993 3000 	ldrsb.w	r3, [r3]
 8001f56:	461a      	mov	r2, r3
 8001f58:	4b98      	ldr	r3, [pc, #608]	; (80021bc <myTask+0xbd4>)
 8001f5a:	f993 3000 	ldrsb.w	r3, [r3]
 8001f5e:	4618      	mov	r0, r3
 8001f60:	4997      	ldr	r1, [pc, #604]	; (80021c0 <myTask+0xbd8>)
 8001f62:	4613      	mov	r3, r2
 8001f64:	005b      	lsls	r3, r3, #1
 8001f66:	4413      	add	r3, r2
 8001f68:	00db      	lsls	r3, r3, #3
 8001f6a:	1a9b      	subs	r3, r3, r2
 8001f6c:	4403      	add	r3, r0
 8001f6e:	3306      	adds	r3, #6
 8001f70:	009b      	lsls	r3, r3, #2
 8001f72:	440b      	add	r3, r1
 8001f74:	edd3 7a00 	vldr	s15, [r3]
 8001f78:	4b92      	ldr	r3, [pc, #584]	; (80021c4 <myTask+0xbdc>)
 8001f7a:	781b      	ldrb	r3, [r3, #0]
 8001f7c:	f083 0301 	eor.w	r3, r3, #1
 8001f80:	b2db      	uxtb	r3, r3
 8001f82:	461a      	mov	r2, r3
 8001f84:	4990      	ldr	r1, [pc, #576]	; (80021c8 <myTask+0xbe0>)
 8001f86:	2001      	movs	r0, #1
 8001f88:	eeb0 0a67 	vmov.f32	s0, s15
 8001f8c:	f004 faf0 	bl	8006570 <Display_PutFloat>
		Display_Puts("dB", &Font_7x10, !l_gain_selected);
 8001f90:	4b8c      	ldr	r3, [pc, #560]	; (80021c4 <myTask+0xbdc>)
 8001f92:	781b      	ldrb	r3, [r3, #0]
 8001f94:	f083 0301 	eor.w	r3, r3, #1
 8001f98:	b2db      	uxtb	r3, r3
 8001f9a:	461a      	mov	r2, r3
 8001f9c:	498a      	ldr	r1, [pc, #552]	; (80021c8 <myTask+0xbe0>)
 8001f9e:	488b      	ldr	r0, [pc, #556]	; (80021cc <myTask+0xbe4>)
 8001fa0:	f004 f962 	bl	8006268 <Display_Puts>

		/* tampilan gain R */
		r_gain_selected? Display_DrawFilledRectangle(66, 17, 61, 12, 1) : Display_DrawRectangle(66, 17, 61, 12, 1);
 8001fa4:	4b8a      	ldr	r3, [pc, #552]	; (80021d0 <myTask+0xbe8>)
 8001fa6:	781b      	ldrb	r3, [r3, #0]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d008      	beq.n	8001fbe <myTask+0x9d6>
 8001fac:	2301      	movs	r3, #1
 8001fae:	9300      	str	r3, [sp, #0]
 8001fb0:	230c      	movs	r3, #12
 8001fb2:	223d      	movs	r2, #61	; 0x3d
 8001fb4:	2111      	movs	r1, #17
 8001fb6:	2042      	movs	r0, #66	; 0x42
 8001fb8:	f004 fcb3 	bl	8006922 <Display_DrawFilledRectangle>
 8001fbc:	e007      	b.n	8001fce <myTask+0x9e6>
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	9300      	str	r3, [sp, #0]
 8001fc2:	230c      	movs	r3, #12
 8001fc4:	223d      	movs	r2, #61	; 0x3d
 8001fc6:	2111      	movs	r1, #17
 8001fc8:	2042      	movs	r0, #66	; 0x42
 8001fca:	f004 fc40 	bl	800684e <Display_DrawRectangle>
		if(myPreset[EQ_preset].gain_R[EQ_band]>=10) Display_GotoXY(66+(61-7*6)/2, 19);
 8001fce:	4b7a      	ldr	r3, [pc, #488]	; (80021b8 <myTask+0xbd0>)
 8001fd0:	f993 3000 	ldrsb.w	r3, [r3]
 8001fd4:	461a      	mov	r2, r3
 8001fd6:	4b79      	ldr	r3, [pc, #484]	; (80021bc <myTask+0xbd4>)
 8001fd8:	f993 3000 	ldrsb.w	r3, [r3]
 8001fdc:	4618      	mov	r0, r3
 8001fde:	4978      	ldr	r1, [pc, #480]	; (80021c0 <myTask+0xbd8>)
 8001fe0:	4613      	mov	r3, r2
 8001fe2:	005b      	lsls	r3, r3, #1
 8001fe4:	4413      	add	r3, r2
 8001fe6:	00db      	lsls	r3, r3, #3
 8001fe8:	1a9b      	subs	r3, r3, r2
 8001fea:	4403      	add	r3, r0
 8001fec:	009b      	lsls	r3, r3, #2
 8001fee:	440b      	add	r3, r1
 8001ff0:	3304      	adds	r3, #4
 8001ff2:	edd3 7a00 	vldr	s15, [r3]
 8001ff6:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001ffa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ffe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002002:	db04      	blt.n	800200e <myTask+0xa26>
 8002004:	2113      	movs	r1, #19
 8002006:	204b      	movs	r0, #75	; 0x4b
 8002008:	f004 f898 	bl	800613c <Display_GotoXY>
 800200c:	e041      	b.n	8002092 <myTask+0xaaa>
		else if(myPreset[EQ_preset].gain_R[EQ_band]>=0) Display_GotoXY(66+(61-7*5)/2, 19);
 800200e:	4b6a      	ldr	r3, [pc, #424]	; (80021b8 <myTask+0xbd0>)
 8002010:	f993 3000 	ldrsb.w	r3, [r3]
 8002014:	461a      	mov	r2, r3
 8002016:	4b69      	ldr	r3, [pc, #420]	; (80021bc <myTask+0xbd4>)
 8002018:	f993 3000 	ldrsb.w	r3, [r3]
 800201c:	4618      	mov	r0, r3
 800201e:	4968      	ldr	r1, [pc, #416]	; (80021c0 <myTask+0xbd8>)
 8002020:	4613      	mov	r3, r2
 8002022:	005b      	lsls	r3, r3, #1
 8002024:	4413      	add	r3, r2
 8002026:	00db      	lsls	r3, r3, #3
 8002028:	1a9b      	subs	r3, r3, r2
 800202a:	4403      	add	r3, r0
 800202c:	009b      	lsls	r3, r3, #2
 800202e:	440b      	add	r3, r1
 8002030:	3304      	adds	r3, #4
 8002032:	edd3 7a00 	vldr	s15, [r3]
 8002036:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800203a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800203e:	db04      	blt.n	800204a <myTask+0xa62>
 8002040:	2113      	movs	r1, #19
 8002042:	204f      	movs	r0, #79	; 0x4f
 8002044:	f004 f87a 	bl	800613c <Display_GotoXY>
 8002048:	e023      	b.n	8002092 <myTask+0xaaa>
		else if(myPreset[EQ_preset].gain_R[EQ_band]>= -10) Display_GotoXY(66+(61-7*6)/2, 19);
 800204a:	4b5b      	ldr	r3, [pc, #364]	; (80021b8 <myTask+0xbd0>)
 800204c:	f993 3000 	ldrsb.w	r3, [r3]
 8002050:	461a      	mov	r2, r3
 8002052:	4b5a      	ldr	r3, [pc, #360]	; (80021bc <myTask+0xbd4>)
 8002054:	f993 3000 	ldrsb.w	r3, [r3]
 8002058:	4618      	mov	r0, r3
 800205a:	4959      	ldr	r1, [pc, #356]	; (80021c0 <myTask+0xbd8>)
 800205c:	4613      	mov	r3, r2
 800205e:	005b      	lsls	r3, r3, #1
 8002060:	4413      	add	r3, r2
 8002062:	00db      	lsls	r3, r3, #3
 8002064:	1a9b      	subs	r3, r3, r2
 8002066:	4403      	add	r3, r0
 8002068:	009b      	lsls	r3, r3, #2
 800206a:	440b      	add	r3, r1
 800206c:	3304      	adds	r3, #4
 800206e:	edd3 7a00 	vldr	s15, [r3]
 8002072:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 8002076:	eef4 7ac7 	vcmpe.f32	s15, s14
 800207a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800207e:	db04      	blt.n	800208a <myTask+0xaa2>
 8002080:	2113      	movs	r1, #19
 8002082:	204b      	movs	r0, #75	; 0x4b
 8002084:	f004 f85a 	bl	800613c <Display_GotoXY>
 8002088:	e003      	b.n	8002092 <myTask+0xaaa>
		else Display_GotoXY(66+(61-7*7)/2, 19);
 800208a:	2113      	movs	r1, #19
 800208c:	2048      	movs	r0, #72	; 0x48
 800208e:	f004 f855 	bl	800613c <Display_GotoXY>
		Display_PutFloat(myPreset[EQ_preset].gain_R[EQ_band], 1, &Font_7x10, !r_gain_selected);
 8002092:	4b49      	ldr	r3, [pc, #292]	; (80021b8 <myTask+0xbd0>)
 8002094:	f993 3000 	ldrsb.w	r3, [r3]
 8002098:	461a      	mov	r2, r3
 800209a:	4b48      	ldr	r3, [pc, #288]	; (80021bc <myTask+0xbd4>)
 800209c:	f993 3000 	ldrsb.w	r3, [r3]
 80020a0:	4618      	mov	r0, r3
 80020a2:	4947      	ldr	r1, [pc, #284]	; (80021c0 <myTask+0xbd8>)
 80020a4:	4613      	mov	r3, r2
 80020a6:	005b      	lsls	r3, r3, #1
 80020a8:	4413      	add	r3, r2
 80020aa:	00db      	lsls	r3, r3, #3
 80020ac:	1a9b      	subs	r3, r3, r2
 80020ae:	4403      	add	r3, r0
 80020b0:	009b      	lsls	r3, r3, #2
 80020b2:	440b      	add	r3, r1
 80020b4:	3304      	adds	r3, #4
 80020b6:	edd3 7a00 	vldr	s15, [r3]
 80020ba:	4b45      	ldr	r3, [pc, #276]	; (80021d0 <myTask+0xbe8>)
 80020bc:	781b      	ldrb	r3, [r3, #0]
 80020be:	f083 0301 	eor.w	r3, r3, #1
 80020c2:	b2db      	uxtb	r3, r3
 80020c4:	461a      	mov	r2, r3
 80020c6:	4940      	ldr	r1, [pc, #256]	; (80021c8 <myTask+0xbe0>)
 80020c8:	2001      	movs	r0, #1
 80020ca:	eeb0 0a67 	vmov.f32	s0, s15
 80020ce:	f004 fa4f 	bl	8006570 <Display_PutFloat>
		Display_Puts("dB", &Font_7x10, !r_gain_selected);
 80020d2:	4b3f      	ldr	r3, [pc, #252]	; (80021d0 <myTask+0xbe8>)
 80020d4:	781b      	ldrb	r3, [r3, #0]
 80020d6:	f083 0301 	eor.w	r3, r3, #1
 80020da:	b2db      	uxtb	r3, r3
 80020dc:	461a      	mov	r2, r3
 80020de:	493a      	ldr	r1, [pc, #232]	; (80021c8 <myTask+0xbe0>)
 80020e0:	483a      	ldr	r0, [pc, #232]	; (80021cc <myTask+0xbe4>)
 80020e2:	f004 f8c1 	bl	8006268 <Display_Puts>

		/* clear baris 3 */
		Display_DrawFilledRectangle(0, 34, 128, 12, 0);
 80020e6:	2300      	movs	r3, #0
 80020e8:	9300      	str	r3, [sp, #0]
 80020ea:	230c      	movs	r3, #12
 80020ec:	2280      	movs	r2, #128	; 0x80
 80020ee:	2122      	movs	r1, #34	; 0x22
 80020f0:	2000      	movs	r0, #0
 80020f2:	f004 fc16 	bl	8006922 <Display_DrawFilledRectangle>
		/* tampilan fc L */
		l_fc_selected? Display_DrawFilledRectangle(0, 34, 61, 12, 1) : Display_DrawRectangle(0, 34, 61, 12, 1);
 80020f6:	4b37      	ldr	r3, [pc, #220]	; (80021d4 <myTask+0xbec>)
 80020f8:	781b      	ldrb	r3, [r3, #0]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d008      	beq.n	8002110 <myTask+0xb28>
 80020fe:	2301      	movs	r3, #1
 8002100:	9300      	str	r3, [sp, #0]
 8002102:	230c      	movs	r3, #12
 8002104:	223d      	movs	r2, #61	; 0x3d
 8002106:	2122      	movs	r1, #34	; 0x22
 8002108:	2000      	movs	r0, #0
 800210a:	f004 fc0a 	bl	8006922 <Display_DrawFilledRectangle>
 800210e:	e007      	b.n	8002120 <myTask+0xb38>
 8002110:	2301      	movs	r3, #1
 8002112:	9300      	str	r3, [sp, #0]
 8002114:	230c      	movs	r3, #12
 8002116:	223d      	movs	r2, #61	; 0x3d
 8002118:	2122      	movs	r1, #34	; 0x22
 800211a:	2000      	movs	r0, #0
 800211c:	f004 fb97 	bl	800684e <Display_DrawRectangle>
		if(myPreset[EQ_preset].fc_L[EQ_band] >= 10000){
 8002120:	4b25      	ldr	r3, [pc, #148]	; (80021b8 <myTask+0xbd0>)
 8002122:	f993 3000 	ldrsb.w	r3, [r3]
 8002126:	461a      	mov	r2, r3
 8002128:	4b24      	ldr	r3, [pc, #144]	; (80021bc <myTask+0xbd4>)
 800212a:	f993 3000 	ldrsb.w	r3, [r3]
 800212e:	4618      	mov	r0, r3
 8002130:	4923      	ldr	r1, [pc, #140]	; (80021c0 <myTask+0xbd8>)
 8002132:	4613      	mov	r3, r2
 8002134:	005b      	lsls	r3, r3, #1
 8002136:	4413      	add	r3, r2
 8002138:	00db      	lsls	r3, r3, #3
 800213a:	1a9b      	subs	r3, r3, r2
 800213c:	4403      	add	r3, r0
 800213e:	3310      	adds	r3, #16
 8002140:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002144:	f242 720f 	movw	r2, #9999	; 0x270f
 8002148:	4293      	cmp	r3, r2
 800214a:	d949      	bls.n	80021e0 <myTask+0xbf8>
			Display_GotoXY((61-7*8)/2, 36);
 800214c:	2124      	movs	r1, #36	; 0x24
 800214e:	2002      	movs	r0, #2
 8002150:	f003 fff4 	bl	800613c <Display_GotoXY>
			Display_PutFloatDigit((float)myPreset[EQ_preset].fc_L[EQ_band]/1000.0f, 2, 2, &Font_7x10, !l_fc_selected);
 8002154:	4b18      	ldr	r3, [pc, #96]	; (80021b8 <myTask+0xbd0>)
 8002156:	f993 3000 	ldrsb.w	r3, [r3]
 800215a:	461a      	mov	r2, r3
 800215c:	4b17      	ldr	r3, [pc, #92]	; (80021bc <myTask+0xbd4>)
 800215e:	f993 3000 	ldrsb.w	r3, [r3]
 8002162:	4618      	mov	r0, r3
 8002164:	4916      	ldr	r1, [pc, #88]	; (80021c0 <myTask+0xbd8>)
 8002166:	4613      	mov	r3, r2
 8002168:	005b      	lsls	r3, r3, #1
 800216a:	4413      	add	r3, r2
 800216c:	00db      	lsls	r3, r3, #3
 800216e:	1a9b      	subs	r3, r3, r2
 8002170:	4403      	add	r3, r0
 8002172:	3310      	adds	r3, #16
 8002174:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002178:	ee07 3a90 	vmov	s15, r3
 800217c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002180:	ed9f 7a15 	vldr	s14, [pc, #84]	; 80021d8 <myTask+0xbf0>
 8002184:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002188:	4b12      	ldr	r3, [pc, #72]	; (80021d4 <myTask+0xbec>)
 800218a:	781b      	ldrb	r3, [r3, #0]
 800218c:	f083 0301 	eor.w	r3, r3, #1
 8002190:	b2db      	uxtb	r3, r3
 8002192:	4a0d      	ldr	r2, [pc, #52]	; (80021c8 <myTask+0xbe0>)
 8002194:	2102      	movs	r1, #2
 8002196:	2002      	movs	r0, #2
 8002198:	eeb0 0a66 	vmov.f32	s0, s13
 800219c:	f004 f970 	bl	8006480 <Display_PutFloatDigit>
			Display_Puts("kHz", &Font_7x10, !l_fc_selected);
 80021a0:	4b0c      	ldr	r3, [pc, #48]	; (80021d4 <myTask+0xbec>)
 80021a2:	781b      	ldrb	r3, [r3, #0]
 80021a4:	f083 0301 	eor.w	r3, r3, #1
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	461a      	mov	r2, r3
 80021ac:	4906      	ldr	r1, [pc, #24]	; (80021c8 <myTask+0xbe0>)
 80021ae:	480b      	ldr	r0, [pc, #44]	; (80021dc <myTask+0xbf4>)
 80021b0:	f004 f85a 	bl	8006268 <Display_Puts>
 80021b4:	e0cb      	b.n	800234e <myTask+0xd66>
 80021b6:	bf00      	nop
 80021b8:	20000540 	.word	0x20000540
 80021bc:	20000b38 	.word	0x20000b38
 80021c0:	20000794 	.word	0x20000794
 80021c4:	200000c2 	.word	0x200000c2
 80021c8:	20000018 	.word	0x20000018
 80021cc:	0800da68 	.word	0x0800da68
 80021d0:	200000c3 	.word	0x200000c3
 80021d4:	200000c4 	.word	0x200000c4
 80021d8:	447a0000 	.word	0x447a0000
 80021dc:	0800da6c 	.word	0x0800da6c
		}
		else if(myPreset[EQ_preset].fc_L[EQ_band] >= 1000){
 80021e0:	4bb4      	ldr	r3, [pc, #720]	; (80024b4 <myTask+0xecc>)
 80021e2:	f993 3000 	ldrsb.w	r3, [r3]
 80021e6:	461a      	mov	r2, r3
 80021e8:	4bb3      	ldr	r3, [pc, #716]	; (80024b8 <myTask+0xed0>)
 80021ea:	f993 3000 	ldrsb.w	r3, [r3]
 80021ee:	4618      	mov	r0, r3
 80021f0:	49b2      	ldr	r1, [pc, #712]	; (80024bc <myTask+0xed4>)
 80021f2:	4613      	mov	r3, r2
 80021f4:	005b      	lsls	r3, r3, #1
 80021f6:	4413      	add	r3, r2
 80021f8:	00db      	lsls	r3, r3, #3
 80021fa:	1a9b      	subs	r3, r3, r2
 80021fc:	4403      	add	r3, r0
 80021fe:	3310      	adds	r3, #16
 8002200:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002204:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002208:	d334      	bcc.n	8002274 <myTask+0xc8c>
			Display_GotoXY((61-7*7)/2, 36);
 800220a:	2124      	movs	r1, #36	; 0x24
 800220c:	2006      	movs	r0, #6
 800220e:	f003 ff95 	bl	800613c <Display_GotoXY>
			Display_PutFloatDigit((float)myPreset[EQ_preset].fc_L[EQ_band]/1000.0f, 1, 2, &Font_7x10, !l_fc_selected);
 8002212:	4ba8      	ldr	r3, [pc, #672]	; (80024b4 <myTask+0xecc>)
 8002214:	f993 3000 	ldrsb.w	r3, [r3]
 8002218:	461a      	mov	r2, r3
 800221a:	4ba7      	ldr	r3, [pc, #668]	; (80024b8 <myTask+0xed0>)
 800221c:	f993 3000 	ldrsb.w	r3, [r3]
 8002220:	4618      	mov	r0, r3
 8002222:	49a6      	ldr	r1, [pc, #664]	; (80024bc <myTask+0xed4>)
 8002224:	4613      	mov	r3, r2
 8002226:	005b      	lsls	r3, r3, #1
 8002228:	4413      	add	r3, r2
 800222a:	00db      	lsls	r3, r3, #3
 800222c:	1a9b      	subs	r3, r3, r2
 800222e:	4403      	add	r3, r0
 8002230:	3310      	adds	r3, #16
 8002232:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002236:	ee07 3a90 	vmov	s15, r3
 800223a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800223e:	ed9f 7aa0 	vldr	s14, [pc, #640]	; 80024c0 <myTask+0xed8>
 8002242:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002246:	4b9f      	ldr	r3, [pc, #636]	; (80024c4 <myTask+0xedc>)
 8002248:	781b      	ldrb	r3, [r3, #0]
 800224a:	f083 0301 	eor.w	r3, r3, #1
 800224e:	b2db      	uxtb	r3, r3
 8002250:	4a9d      	ldr	r2, [pc, #628]	; (80024c8 <myTask+0xee0>)
 8002252:	2102      	movs	r1, #2
 8002254:	2001      	movs	r0, #1
 8002256:	eeb0 0a66 	vmov.f32	s0, s13
 800225a:	f004 f911 	bl	8006480 <Display_PutFloatDigit>
			Display_Puts("kHz", &Font_7x10, !l_fc_selected);
 800225e:	4b99      	ldr	r3, [pc, #612]	; (80024c4 <myTask+0xedc>)
 8002260:	781b      	ldrb	r3, [r3, #0]
 8002262:	f083 0301 	eor.w	r3, r3, #1
 8002266:	b2db      	uxtb	r3, r3
 8002268:	461a      	mov	r2, r3
 800226a:	4997      	ldr	r1, [pc, #604]	; (80024c8 <myTask+0xee0>)
 800226c:	4897      	ldr	r0, [pc, #604]	; (80024cc <myTask+0xee4>)
 800226e:	f003 fffb 	bl	8006268 <Display_Puts>
 8002272:	e06c      	b.n	800234e <myTask+0xd66>
		}
		else if(myPreset[EQ_preset].fc_L[EQ_band] >= 100){
 8002274:	4b8f      	ldr	r3, [pc, #572]	; (80024b4 <myTask+0xecc>)
 8002276:	f993 3000 	ldrsb.w	r3, [r3]
 800227a:	461a      	mov	r2, r3
 800227c:	4b8e      	ldr	r3, [pc, #568]	; (80024b8 <myTask+0xed0>)
 800227e:	f993 3000 	ldrsb.w	r3, [r3]
 8002282:	4618      	mov	r0, r3
 8002284:	498d      	ldr	r1, [pc, #564]	; (80024bc <myTask+0xed4>)
 8002286:	4613      	mov	r3, r2
 8002288:	005b      	lsls	r3, r3, #1
 800228a:	4413      	add	r3, r2
 800228c:	00db      	lsls	r3, r3, #3
 800228e:	1a9b      	subs	r3, r3, r2
 8002290:	4403      	add	r3, r0
 8002292:	3310      	adds	r3, #16
 8002294:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002298:	2b63      	cmp	r3, #99	; 0x63
 800229a:	d92c      	bls.n	80022f6 <myTask+0xd0e>
			Display_GotoXY((61-7*5)/2, 36);
 800229c:	2124      	movs	r1, #36	; 0x24
 800229e:	200d      	movs	r0, #13
 80022a0:	f003 ff4c 	bl	800613c <Display_GotoXY>
			Display_PutInt(myPreset[EQ_preset].fc_L[EQ_band], 3,0, &Font_7x10, !l_fc_selected);
 80022a4:	4b83      	ldr	r3, [pc, #524]	; (80024b4 <myTask+0xecc>)
 80022a6:	f993 3000 	ldrsb.w	r3, [r3]
 80022aa:	461a      	mov	r2, r3
 80022ac:	4b82      	ldr	r3, [pc, #520]	; (80024b8 <myTask+0xed0>)
 80022ae:	f993 3000 	ldrsb.w	r3, [r3]
 80022b2:	4618      	mov	r0, r3
 80022b4:	4981      	ldr	r1, [pc, #516]	; (80024bc <myTask+0xed4>)
 80022b6:	4613      	mov	r3, r2
 80022b8:	005b      	lsls	r3, r3, #1
 80022ba:	4413      	add	r3, r2
 80022bc:	00db      	lsls	r3, r3, #3
 80022be:	1a9b      	subs	r3, r3, r2
 80022c0:	4403      	add	r3, r0
 80022c2:	3310      	adds	r3, #16
 80022c4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80022c8:	b218      	sxth	r0, r3
 80022ca:	4b7e      	ldr	r3, [pc, #504]	; (80024c4 <myTask+0xedc>)
 80022cc:	781b      	ldrb	r3, [r3, #0]
 80022ce:	f083 0301 	eor.w	r3, r3, #1
 80022d2:	b2db      	uxtb	r3, r3
 80022d4:	9300      	str	r3, [sp, #0]
 80022d6:	4b7c      	ldr	r3, [pc, #496]	; (80024c8 <myTask+0xee0>)
 80022d8:	2200      	movs	r2, #0
 80022da:	2103      	movs	r1, #3
 80022dc:	f004 f8a4 	bl	8006428 <Display_PutInt>
			Display_Puts("Hz", &Font_7x10, !l_fc_selected);
 80022e0:	4b78      	ldr	r3, [pc, #480]	; (80024c4 <myTask+0xedc>)
 80022e2:	781b      	ldrb	r3, [r3, #0]
 80022e4:	f083 0301 	eor.w	r3, r3, #1
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	461a      	mov	r2, r3
 80022ec:	4976      	ldr	r1, [pc, #472]	; (80024c8 <myTask+0xee0>)
 80022ee:	4878      	ldr	r0, [pc, #480]	; (80024d0 <myTask+0xee8>)
 80022f0:	f003 ffba 	bl	8006268 <Display_Puts>
 80022f4:	e02b      	b.n	800234e <myTask+0xd66>
		}
		else{
			Display_GotoXY((61-7*4)/2, 36);
 80022f6:	2124      	movs	r1, #36	; 0x24
 80022f8:	2010      	movs	r0, #16
 80022fa:	f003 ff1f 	bl	800613c <Display_GotoXY>
			Display_PutInt(myPreset[EQ_preset].fc_L[EQ_band], 2,0, &Font_7x10, !l_fc_selected);
 80022fe:	4b6d      	ldr	r3, [pc, #436]	; (80024b4 <myTask+0xecc>)
 8002300:	f993 3000 	ldrsb.w	r3, [r3]
 8002304:	461a      	mov	r2, r3
 8002306:	4b6c      	ldr	r3, [pc, #432]	; (80024b8 <myTask+0xed0>)
 8002308:	f993 3000 	ldrsb.w	r3, [r3]
 800230c:	4618      	mov	r0, r3
 800230e:	496b      	ldr	r1, [pc, #428]	; (80024bc <myTask+0xed4>)
 8002310:	4613      	mov	r3, r2
 8002312:	005b      	lsls	r3, r3, #1
 8002314:	4413      	add	r3, r2
 8002316:	00db      	lsls	r3, r3, #3
 8002318:	1a9b      	subs	r3, r3, r2
 800231a:	4403      	add	r3, r0
 800231c:	3310      	adds	r3, #16
 800231e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002322:	b218      	sxth	r0, r3
 8002324:	4b67      	ldr	r3, [pc, #412]	; (80024c4 <myTask+0xedc>)
 8002326:	781b      	ldrb	r3, [r3, #0]
 8002328:	f083 0301 	eor.w	r3, r3, #1
 800232c:	b2db      	uxtb	r3, r3
 800232e:	9300      	str	r3, [sp, #0]
 8002330:	4b65      	ldr	r3, [pc, #404]	; (80024c8 <myTask+0xee0>)
 8002332:	2200      	movs	r2, #0
 8002334:	2102      	movs	r1, #2
 8002336:	f004 f877 	bl	8006428 <Display_PutInt>
			Display_Puts("Hz", &Font_7x10, !l_fc_selected);
 800233a:	4b62      	ldr	r3, [pc, #392]	; (80024c4 <myTask+0xedc>)
 800233c:	781b      	ldrb	r3, [r3, #0]
 800233e:	f083 0301 	eor.w	r3, r3, #1
 8002342:	b2db      	uxtb	r3, r3
 8002344:	461a      	mov	r2, r3
 8002346:	4960      	ldr	r1, [pc, #384]	; (80024c8 <myTask+0xee0>)
 8002348:	4861      	ldr	r0, [pc, #388]	; (80024d0 <myTask+0xee8>)
 800234a:	f003 ff8d 	bl	8006268 <Display_Puts>
		}

		/* tampilan fc R */
		r_fc_selected? Display_DrawFilledRectangle(66, 34, 61, 12, 1) : Display_DrawRectangle(66, 34, 61, 12, 1);
 800234e:	4b61      	ldr	r3, [pc, #388]	; (80024d4 <myTask+0xeec>)
 8002350:	781b      	ldrb	r3, [r3, #0]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d008      	beq.n	8002368 <myTask+0xd80>
 8002356:	2301      	movs	r3, #1
 8002358:	9300      	str	r3, [sp, #0]
 800235a:	230c      	movs	r3, #12
 800235c:	223d      	movs	r2, #61	; 0x3d
 800235e:	2122      	movs	r1, #34	; 0x22
 8002360:	2042      	movs	r0, #66	; 0x42
 8002362:	f004 fade 	bl	8006922 <Display_DrawFilledRectangle>
 8002366:	e007      	b.n	8002378 <myTask+0xd90>
 8002368:	2301      	movs	r3, #1
 800236a:	9300      	str	r3, [sp, #0]
 800236c:	230c      	movs	r3, #12
 800236e:	223d      	movs	r2, #61	; 0x3d
 8002370:	2122      	movs	r1, #34	; 0x22
 8002372:	2042      	movs	r0, #66	; 0x42
 8002374:	f004 fa6b 	bl	800684e <Display_DrawRectangle>
		Display_GotoXY(69, 36);
 8002378:	2124      	movs	r1, #36	; 0x24
 800237a:	2045      	movs	r0, #69	; 0x45
 800237c:	f003 fede 	bl	800613c <Display_GotoXY>
		if(myPreset[EQ_preset].fc_R[EQ_band] >= 10000){
 8002380:	4b4c      	ldr	r3, [pc, #304]	; (80024b4 <myTask+0xecc>)
 8002382:	f993 3000 	ldrsb.w	r3, [r3]
 8002386:	461a      	mov	r2, r3
 8002388:	4b4b      	ldr	r3, [pc, #300]	; (80024b8 <myTask+0xed0>)
 800238a:	f993 3000 	ldrsb.w	r3, [r3]
 800238e:	4618      	mov	r0, r3
 8002390:	494a      	ldr	r1, [pc, #296]	; (80024bc <myTask+0xed4>)
 8002392:	4613      	mov	r3, r2
 8002394:	005b      	lsls	r3, r3, #1
 8002396:	4413      	add	r3, r2
 8002398:	00db      	lsls	r3, r3, #3
 800239a:	1a9b      	subs	r3, r3, r2
 800239c:	4403      	add	r3, r0
 800239e:	330a      	adds	r3, #10
 80023a0:	009b      	lsls	r3, r3, #2
 80023a2:	440b      	add	r3, r1
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	f242 720f 	movw	r2, #9999	; 0x270f
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d935      	bls.n	800241a <myTask+0xe32>
			Display_GotoXY(66+(61-7*8)/2, 36);
 80023ae:	2124      	movs	r1, #36	; 0x24
 80023b0:	2044      	movs	r0, #68	; 0x44
 80023b2:	f003 fec3 	bl	800613c <Display_GotoXY>
			Display_PutFloatDigit((float)myPreset[EQ_preset].fc_R[EQ_band]/1000.0f, 2, 2, &Font_7x10, !r_fc_selected);
 80023b6:	4b3f      	ldr	r3, [pc, #252]	; (80024b4 <myTask+0xecc>)
 80023b8:	f993 3000 	ldrsb.w	r3, [r3]
 80023bc:	461a      	mov	r2, r3
 80023be:	4b3e      	ldr	r3, [pc, #248]	; (80024b8 <myTask+0xed0>)
 80023c0:	f993 3000 	ldrsb.w	r3, [r3]
 80023c4:	4618      	mov	r0, r3
 80023c6:	493d      	ldr	r1, [pc, #244]	; (80024bc <myTask+0xed4>)
 80023c8:	4613      	mov	r3, r2
 80023ca:	005b      	lsls	r3, r3, #1
 80023cc:	4413      	add	r3, r2
 80023ce:	00db      	lsls	r3, r3, #3
 80023d0:	1a9b      	subs	r3, r3, r2
 80023d2:	4403      	add	r3, r0
 80023d4:	330a      	adds	r3, #10
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	440b      	add	r3, r1
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	ee07 3a90 	vmov	s15, r3
 80023e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023e4:	ed9f 7a36 	vldr	s14, [pc, #216]	; 80024c0 <myTask+0xed8>
 80023e8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80023ec:	4b39      	ldr	r3, [pc, #228]	; (80024d4 <myTask+0xeec>)
 80023ee:	781b      	ldrb	r3, [r3, #0]
 80023f0:	f083 0301 	eor.w	r3, r3, #1
 80023f4:	b2db      	uxtb	r3, r3
 80023f6:	4a34      	ldr	r2, [pc, #208]	; (80024c8 <myTask+0xee0>)
 80023f8:	2102      	movs	r1, #2
 80023fa:	2002      	movs	r0, #2
 80023fc:	eeb0 0a66 	vmov.f32	s0, s13
 8002400:	f004 f83e 	bl	8006480 <Display_PutFloatDigit>
			Display_Puts("kHz", &Font_7x10, !r_fc_selected);
 8002404:	4b33      	ldr	r3, [pc, #204]	; (80024d4 <myTask+0xeec>)
 8002406:	781b      	ldrb	r3, [r3, #0]
 8002408:	f083 0301 	eor.w	r3, r3, #1
 800240c:	b2db      	uxtb	r3, r3
 800240e:	461a      	mov	r2, r3
 8002410:	492d      	ldr	r1, [pc, #180]	; (80024c8 <myTask+0xee0>)
 8002412:	482e      	ldr	r0, [pc, #184]	; (80024cc <myTask+0xee4>)
 8002414:	f003 ff28 	bl	8006268 <Display_Puts>
 8002418:	e0ce      	b.n	80025b8 <myTask+0xfd0>
		}
		else if(myPreset[EQ_preset].fc_R[EQ_band] >= 1000){
 800241a:	4b26      	ldr	r3, [pc, #152]	; (80024b4 <myTask+0xecc>)
 800241c:	f993 3000 	ldrsb.w	r3, [r3]
 8002420:	461a      	mov	r2, r3
 8002422:	4b25      	ldr	r3, [pc, #148]	; (80024b8 <myTask+0xed0>)
 8002424:	f993 3000 	ldrsb.w	r3, [r3]
 8002428:	4618      	mov	r0, r3
 800242a:	4924      	ldr	r1, [pc, #144]	; (80024bc <myTask+0xed4>)
 800242c:	4613      	mov	r3, r2
 800242e:	005b      	lsls	r3, r3, #1
 8002430:	4413      	add	r3, r2
 8002432:	00db      	lsls	r3, r3, #3
 8002434:	1a9b      	subs	r3, r3, r2
 8002436:	4403      	add	r3, r0
 8002438:	330a      	adds	r3, #10
 800243a:	009b      	lsls	r3, r3, #2
 800243c:	440b      	add	r3, r1
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002444:	d348      	bcc.n	80024d8 <myTask+0xef0>
			Display_GotoXY(66+(61-7*7)/2, 36);
 8002446:	2124      	movs	r1, #36	; 0x24
 8002448:	2048      	movs	r0, #72	; 0x48
 800244a:	f003 fe77 	bl	800613c <Display_GotoXY>
			Display_PutFloatDigit((float)myPreset[EQ_preset].fc_R[EQ_band]/1000.0f, 1, 2, &Font_7x10, !r_fc_selected);
 800244e:	4b19      	ldr	r3, [pc, #100]	; (80024b4 <myTask+0xecc>)
 8002450:	f993 3000 	ldrsb.w	r3, [r3]
 8002454:	461a      	mov	r2, r3
 8002456:	4b18      	ldr	r3, [pc, #96]	; (80024b8 <myTask+0xed0>)
 8002458:	f993 3000 	ldrsb.w	r3, [r3]
 800245c:	4618      	mov	r0, r3
 800245e:	4917      	ldr	r1, [pc, #92]	; (80024bc <myTask+0xed4>)
 8002460:	4613      	mov	r3, r2
 8002462:	005b      	lsls	r3, r3, #1
 8002464:	4413      	add	r3, r2
 8002466:	00db      	lsls	r3, r3, #3
 8002468:	1a9b      	subs	r3, r3, r2
 800246a:	4403      	add	r3, r0
 800246c:	330a      	adds	r3, #10
 800246e:	009b      	lsls	r3, r3, #2
 8002470:	440b      	add	r3, r1
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	ee07 3a90 	vmov	s15, r3
 8002478:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800247c:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80024c0 <myTask+0xed8>
 8002480:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002484:	4b13      	ldr	r3, [pc, #76]	; (80024d4 <myTask+0xeec>)
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	f083 0301 	eor.w	r3, r3, #1
 800248c:	b2db      	uxtb	r3, r3
 800248e:	4a0e      	ldr	r2, [pc, #56]	; (80024c8 <myTask+0xee0>)
 8002490:	2102      	movs	r1, #2
 8002492:	2001      	movs	r0, #1
 8002494:	eeb0 0a66 	vmov.f32	s0, s13
 8002498:	f003 fff2 	bl	8006480 <Display_PutFloatDigit>
			Display_Puts("kHz", &Font_7x10, !r_fc_selected);
 800249c:	4b0d      	ldr	r3, [pc, #52]	; (80024d4 <myTask+0xeec>)
 800249e:	781b      	ldrb	r3, [r3, #0]
 80024a0:	f083 0301 	eor.w	r3, r3, #1
 80024a4:	b2db      	uxtb	r3, r3
 80024a6:	461a      	mov	r2, r3
 80024a8:	4907      	ldr	r1, [pc, #28]	; (80024c8 <myTask+0xee0>)
 80024aa:	4808      	ldr	r0, [pc, #32]	; (80024cc <myTask+0xee4>)
 80024ac:	f003 fedc 	bl	8006268 <Display_Puts>
 80024b0:	e082      	b.n	80025b8 <myTask+0xfd0>
 80024b2:	bf00      	nop
 80024b4:	20000540 	.word	0x20000540
 80024b8:	20000b38 	.word	0x20000b38
 80024bc:	20000794 	.word	0x20000794
 80024c0:	447a0000 	.word	0x447a0000
 80024c4:	200000c4 	.word	0x200000c4
 80024c8:	20000018 	.word	0x20000018
 80024cc:	0800da6c 	.word	0x0800da6c
 80024d0:	0800da70 	.word	0x0800da70
 80024d4:	200000c5 	.word	0x200000c5
		}
		else if(myPreset[EQ_preset].fc_R[EQ_band] >= 100){
 80024d8:	4bb7      	ldr	r3, [pc, #732]	; (80027b8 <myTask+0x11d0>)
 80024da:	f993 3000 	ldrsb.w	r3, [r3]
 80024de:	461a      	mov	r2, r3
 80024e0:	4bb6      	ldr	r3, [pc, #728]	; (80027bc <myTask+0x11d4>)
 80024e2:	f993 3000 	ldrsb.w	r3, [r3]
 80024e6:	4618      	mov	r0, r3
 80024e8:	49b5      	ldr	r1, [pc, #724]	; (80027c0 <myTask+0x11d8>)
 80024ea:	4613      	mov	r3, r2
 80024ec:	005b      	lsls	r3, r3, #1
 80024ee:	4413      	add	r3, r2
 80024f0:	00db      	lsls	r3, r3, #3
 80024f2:	1a9b      	subs	r3, r3, r2
 80024f4:	4403      	add	r3, r0
 80024f6:	330a      	adds	r3, #10
 80024f8:	009b      	lsls	r3, r3, #2
 80024fa:	440b      	add	r3, r1
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	2b63      	cmp	r3, #99	; 0x63
 8002500:	d92d      	bls.n	800255e <myTask+0xf76>
			Display_GotoXY(66+(61-7*5)/2, 36);
 8002502:	2124      	movs	r1, #36	; 0x24
 8002504:	204f      	movs	r0, #79	; 0x4f
 8002506:	f003 fe19 	bl	800613c <Display_GotoXY>
			Display_PutInt(myPreset[EQ_preset].fc_R[EQ_band], 3,0, &Font_7x10, !r_fc_selected);
 800250a:	4bab      	ldr	r3, [pc, #684]	; (80027b8 <myTask+0x11d0>)
 800250c:	f993 3000 	ldrsb.w	r3, [r3]
 8002510:	461a      	mov	r2, r3
 8002512:	4baa      	ldr	r3, [pc, #680]	; (80027bc <myTask+0x11d4>)
 8002514:	f993 3000 	ldrsb.w	r3, [r3]
 8002518:	4618      	mov	r0, r3
 800251a:	49a9      	ldr	r1, [pc, #676]	; (80027c0 <myTask+0x11d8>)
 800251c:	4613      	mov	r3, r2
 800251e:	005b      	lsls	r3, r3, #1
 8002520:	4413      	add	r3, r2
 8002522:	00db      	lsls	r3, r3, #3
 8002524:	1a9b      	subs	r3, r3, r2
 8002526:	4403      	add	r3, r0
 8002528:	330a      	adds	r3, #10
 800252a:	009b      	lsls	r3, r3, #2
 800252c:	440b      	add	r3, r1
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	b218      	sxth	r0, r3
 8002532:	4ba4      	ldr	r3, [pc, #656]	; (80027c4 <myTask+0x11dc>)
 8002534:	781b      	ldrb	r3, [r3, #0]
 8002536:	f083 0301 	eor.w	r3, r3, #1
 800253a:	b2db      	uxtb	r3, r3
 800253c:	9300      	str	r3, [sp, #0]
 800253e:	4ba2      	ldr	r3, [pc, #648]	; (80027c8 <myTask+0x11e0>)
 8002540:	2200      	movs	r2, #0
 8002542:	2103      	movs	r1, #3
 8002544:	f003 ff70 	bl	8006428 <Display_PutInt>
			Display_Puts("Hz", &Font_7x10, !r_fc_selected);
 8002548:	4b9e      	ldr	r3, [pc, #632]	; (80027c4 <myTask+0x11dc>)
 800254a:	781b      	ldrb	r3, [r3, #0]
 800254c:	f083 0301 	eor.w	r3, r3, #1
 8002550:	b2db      	uxtb	r3, r3
 8002552:	461a      	mov	r2, r3
 8002554:	499c      	ldr	r1, [pc, #624]	; (80027c8 <myTask+0x11e0>)
 8002556:	489d      	ldr	r0, [pc, #628]	; (80027cc <myTask+0x11e4>)
 8002558:	f003 fe86 	bl	8006268 <Display_Puts>
 800255c:	e02c      	b.n	80025b8 <myTask+0xfd0>
		}
		else{
			Display_GotoXY(66+(61-7*4)/2, 36);
 800255e:	2124      	movs	r1, #36	; 0x24
 8002560:	2052      	movs	r0, #82	; 0x52
 8002562:	f003 fdeb 	bl	800613c <Display_GotoXY>
			Display_PutInt(myPreset[EQ_preset].fc_R[EQ_band], 2,0, &Font_7x10, !r_fc_selected);
 8002566:	4b94      	ldr	r3, [pc, #592]	; (80027b8 <myTask+0x11d0>)
 8002568:	f993 3000 	ldrsb.w	r3, [r3]
 800256c:	461a      	mov	r2, r3
 800256e:	4b93      	ldr	r3, [pc, #588]	; (80027bc <myTask+0x11d4>)
 8002570:	f993 3000 	ldrsb.w	r3, [r3]
 8002574:	4618      	mov	r0, r3
 8002576:	4992      	ldr	r1, [pc, #584]	; (80027c0 <myTask+0x11d8>)
 8002578:	4613      	mov	r3, r2
 800257a:	005b      	lsls	r3, r3, #1
 800257c:	4413      	add	r3, r2
 800257e:	00db      	lsls	r3, r3, #3
 8002580:	1a9b      	subs	r3, r3, r2
 8002582:	4403      	add	r3, r0
 8002584:	330a      	adds	r3, #10
 8002586:	009b      	lsls	r3, r3, #2
 8002588:	440b      	add	r3, r1
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	b218      	sxth	r0, r3
 800258e:	4b8d      	ldr	r3, [pc, #564]	; (80027c4 <myTask+0x11dc>)
 8002590:	781b      	ldrb	r3, [r3, #0]
 8002592:	f083 0301 	eor.w	r3, r3, #1
 8002596:	b2db      	uxtb	r3, r3
 8002598:	9300      	str	r3, [sp, #0]
 800259a:	4b8b      	ldr	r3, [pc, #556]	; (80027c8 <myTask+0x11e0>)
 800259c:	2200      	movs	r2, #0
 800259e:	2102      	movs	r1, #2
 80025a0:	f003 ff42 	bl	8006428 <Display_PutInt>
			Display_Puts("Hz", &Font_7x10, !r_fc_selected);
 80025a4:	4b87      	ldr	r3, [pc, #540]	; (80027c4 <myTask+0x11dc>)
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	f083 0301 	eor.w	r3, r3, #1
 80025ac:	b2db      	uxtb	r3, r3
 80025ae:	461a      	mov	r2, r3
 80025b0:	4985      	ldr	r1, [pc, #532]	; (80027c8 <myTask+0x11e0>)
 80025b2:	4886      	ldr	r0, [pc, #536]	; (80027cc <myTask+0x11e4>)
 80025b4:	f003 fe58 	bl	8006268 <Display_Puts>
		}

		/* clear baris 3 */
		Display_DrawFilledRectangle(0, 51, 128, 12, 0);
 80025b8:	2300      	movs	r3, #0
 80025ba:	9300      	str	r3, [sp, #0]
 80025bc:	230c      	movs	r3, #12
 80025be:	2280      	movs	r2, #128	; 0x80
 80025c0:	2133      	movs	r1, #51	; 0x33
 80025c2:	2000      	movs	r0, #0
 80025c4:	f004 f9ad 	bl	8006922 <Display_DrawFilledRectangle>
		/* tampilan bw L */
		l_bw_selected? Display_DrawFilledRectangle(0, 51, 61, 12, 1) : Display_DrawRectangle(0, 51, 61, 12, 1);
 80025c8:	4b81      	ldr	r3, [pc, #516]	; (80027d0 <myTask+0x11e8>)
 80025ca:	781b      	ldrb	r3, [r3, #0]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d008      	beq.n	80025e2 <myTask+0xffa>
 80025d0:	2301      	movs	r3, #1
 80025d2:	9300      	str	r3, [sp, #0]
 80025d4:	230c      	movs	r3, #12
 80025d6:	223d      	movs	r2, #61	; 0x3d
 80025d8:	2133      	movs	r1, #51	; 0x33
 80025da:	2000      	movs	r0, #0
 80025dc:	f004 f9a1 	bl	8006922 <Display_DrawFilledRectangle>
 80025e0:	e007      	b.n	80025f2 <myTask+0x100a>
 80025e2:	2301      	movs	r3, #1
 80025e4:	9300      	str	r3, [sp, #0]
 80025e6:	230c      	movs	r3, #12
 80025e8:	223d      	movs	r2, #61	; 0x3d
 80025ea:	2133      	movs	r1, #51	; 0x33
 80025ec:	2000      	movs	r0, #0
 80025ee:	f004 f92e 	bl	800684e <Display_DrawRectangle>
		if(myPreset[EQ_preset].bw_L[EQ_band] >= 100)	Display_GotoXY((61-(7*4))/2, 53);
 80025f2:	4b71      	ldr	r3, [pc, #452]	; (80027b8 <myTask+0x11d0>)
 80025f4:	f993 3000 	ldrsb.w	r3, [r3]
 80025f8:	4618      	mov	r0, r3
 80025fa:	4b70      	ldr	r3, [pc, #448]	; (80027bc <myTask+0x11d4>)
 80025fc:	f993 3000 	ldrsb.w	r3, [r3]
 8002600:	4619      	mov	r1, r3
 8002602:	4a6f      	ldr	r2, [pc, #444]	; (80027c0 <myTask+0x11d8>)
 8002604:	235c      	movs	r3, #92	; 0x5c
 8002606:	fb03 f300 	mul.w	r3, r3, r0
 800260a:	4413      	add	r3, r2
 800260c:	440b      	add	r3, r1
 800260e:	3357      	adds	r3, #87	; 0x57
 8002610:	f993 3000 	ldrsb.w	r3, [r3]
 8002614:	2b63      	cmp	r3, #99	; 0x63
 8002616:	dd04      	ble.n	8002622 <myTask+0x103a>
 8002618:	2135      	movs	r1, #53	; 0x35
 800261a:	2010      	movs	r0, #16
 800261c:	f003 fd8e 	bl	800613c <Display_GotoXY>
 8002620:	e01b      	b.n	800265a <myTask+0x1072>
		else if(myPreset[EQ_preset].bw_L[EQ_band] >= 10)	Display_GotoXY((61-(7*3))/2, 53);
 8002622:	4b65      	ldr	r3, [pc, #404]	; (80027b8 <myTask+0x11d0>)
 8002624:	f993 3000 	ldrsb.w	r3, [r3]
 8002628:	4618      	mov	r0, r3
 800262a:	4b64      	ldr	r3, [pc, #400]	; (80027bc <myTask+0x11d4>)
 800262c:	f993 3000 	ldrsb.w	r3, [r3]
 8002630:	4619      	mov	r1, r3
 8002632:	4a63      	ldr	r2, [pc, #396]	; (80027c0 <myTask+0x11d8>)
 8002634:	235c      	movs	r3, #92	; 0x5c
 8002636:	fb03 f300 	mul.w	r3, r3, r0
 800263a:	4413      	add	r3, r2
 800263c:	440b      	add	r3, r1
 800263e:	3357      	adds	r3, #87	; 0x57
 8002640:	f993 3000 	ldrsb.w	r3, [r3]
 8002644:	2b09      	cmp	r3, #9
 8002646:	dd04      	ble.n	8002652 <myTask+0x106a>
 8002648:	2135      	movs	r1, #53	; 0x35
 800264a:	2014      	movs	r0, #20
 800264c:	f003 fd76 	bl	800613c <Display_GotoXY>
 8002650:	e003      	b.n	800265a <myTask+0x1072>
		else Display_GotoXY((61-(7*2))/2, 53);
 8002652:	2135      	movs	r1, #53	; 0x35
 8002654:	2017      	movs	r0, #23
 8002656:	f003 fd71 	bl	800613c <Display_GotoXY>
		Display_PutUint(myPreset[EQ_preset].bw_L[EQ_band], &Font_7x10, !l_bw_selected);
 800265a:	4b57      	ldr	r3, [pc, #348]	; (80027b8 <myTask+0x11d0>)
 800265c:	f993 3000 	ldrsb.w	r3, [r3]
 8002660:	4618      	mov	r0, r3
 8002662:	4b56      	ldr	r3, [pc, #344]	; (80027bc <myTask+0x11d4>)
 8002664:	f993 3000 	ldrsb.w	r3, [r3]
 8002668:	4619      	mov	r1, r3
 800266a:	4a55      	ldr	r2, [pc, #340]	; (80027c0 <myTask+0x11d8>)
 800266c:	235c      	movs	r3, #92	; 0x5c
 800266e:	fb03 f300 	mul.w	r3, r3, r0
 8002672:	4413      	add	r3, r2
 8002674:	440b      	add	r3, r1
 8002676:	3357      	adds	r3, #87	; 0x57
 8002678:	f993 3000 	ldrsb.w	r3, [r3]
 800267c:	b298      	uxth	r0, r3
 800267e:	4b54      	ldr	r3, [pc, #336]	; (80027d0 <myTask+0x11e8>)
 8002680:	781b      	ldrb	r3, [r3, #0]
 8002682:	f083 0301 	eor.w	r3, r3, #1
 8002686:	b2db      	uxtb	r3, r3
 8002688:	461a      	mov	r2, r3
 800268a:	494f      	ldr	r1, [pc, #316]	; (80027c8 <myTask+0x11e0>)
 800268c:	f003 fea6 	bl	80063dc <Display_PutUint>
		Display_Puts("%", &Font_7x10, !l_bw_selected);
 8002690:	4b4f      	ldr	r3, [pc, #316]	; (80027d0 <myTask+0x11e8>)
 8002692:	781b      	ldrb	r3, [r3, #0]
 8002694:	f083 0301 	eor.w	r3, r3, #1
 8002698:	b2db      	uxtb	r3, r3
 800269a:	461a      	mov	r2, r3
 800269c:	494a      	ldr	r1, [pc, #296]	; (80027c8 <myTask+0x11e0>)
 800269e:	484d      	ldr	r0, [pc, #308]	; (80027d4 <myTask+0x11ec>)
 80026a0:	f003 fde2 	bl	8006268 <Display_Puts>

		/* tampilan bw R */
		r_bw_selected? Display_DrawFilledRectangle(66, 51, 61, 12, 1) : Display_DrawRectangle(66, 51, 61, 12, 1);
 80026a4:	4b4c      	ldr	r3, [pc, #304]	; (80027d8 <myTask+0x11f0>)
 80026a6:	781b      	ldrb	r3, [r3, #0]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d008      	beq.n	80026be <myTask+0x10d6>
 80026ac:	2301      	movs	r3, #1
 80026ae:	9300      	str	r3, [sp, #0]
 80026b0:	230c      	movs	r3, #12
 80026b2:	223d      	movs	r2, #61	; 0x3d
 80026b4:	2133      	movs	r1, #51	; 0x33
 80026b6:	2042      	movs	r0, #66	; 0x42
 80026b8:	f004 f933 	bl	8006922 <Display_DrawFilledRectangle>
 80026bc:	e007      	b.n	80026ce <myTask+0x10e6>
 80026be:	2301      	movs	r3, #1
 80026c0:	9300      	str	r3, [sp, #0]
 80026c2:	230c      	movs	r3, #12
 80026c4:	223d      	movs	r2, #61	; 0x3d
 80026c6:	2133      	movs	r1, #51	; 0x33
 80026c8:	2042      	movs	r0, #66	; 0x42
 80026ca:	f004 f8c0 	bl	800684e <Display_DrawRectangle>
		if(myPreset[EQ_preset].bw_R[EQ_band] >= 100)	Display_GotoXY(66+(61-(7*4))/2, 53);
 80026ce:	4b3a      	ldr	r3, [pc, #232]	; (80027b8 <myTask+0x11d0>)
 80026d0:	f993 3000 	ldrsb.w	r3, [r3]
 80026d4:	4618      	mov	r0, r3
 80026d6:	4b39      	ldr	r3, [pc, #228]	; (80027bc <myTask+0x11d4>)
 80026d8:	f993 3000 	ldrsb.w	r3, [r3]
 80026dc:	4619      	mov	r1, r3
 80026de:	4a38      	ldr	r2, [pc, #224]	; (80027c0 <myTask+0x11d8>)
 80026e0:	235c      	movs	r3, #92	; 0x5c
 80026e2:	fb03 f300 	mul.w	r3, r3, r0
 80026e6:	4413      	add	r3, r2
 80026e8:	440b      	add	r3, r1
 80026ea:	3354      	adds	r3, #84	; 0x54
 80026ec:	f993 3000 	ldrsb.w	r3, [r3]
 80026f0:	2b63      	cmp	r3, #99	; 0x63
 80026f2:	dd04      	ble.n	80026fe <myTask+0x1116>
 80026f4:	2135      	movs	r1, #53	; 0x35
 80026f6:	2052      	movs	r0, #82	; 0x52
 80026f8:	f003 fd20 	bl	800613c <Display_GotoXY>
 80026fc:	e01b      	b.n	8002736 <myTask+0x114e>
		else if(myPreset[EQ_preset].bw_R[EQ_band] >= 10)	Display_GotoXY(66+(61-(7*3))/2, 53);
 80026fe:	4b2e      	ldr	r3, [pc, #184]	; (80027b8 <myTask+0x11d0>)
 8002700:	f993 3000 	ldrsb.w	r3, [r3]
 8002704:	4618      	mov	r0, r3
 8002706:	4b2d      	ldr	r3, [pc, #180]	; (80027bc <myTask+0x11d4>)
 8002708:	f993 3000 	ldrsb.w	r3, [r3]
 800270c:	4619      	mov	r1, r3
 800270e:	4a2c      	ldr	r2, [pc, #176]	; (80027c0 <myTask+0x11d8>)
 8002710:	235c      	movs	r3, #92	; 0x5c
 8002712:	fb03 f300 	mul.w	r3, r3, r0
 8002716:	4413      	add	r3, r2
 8002718:	440b      	add	r3, r1
 800271a:	3354      	adds	r3, #84	; 0x54
 800271c:	f993 3000 	ldrsb.w	r3, [r3]
 8002720:	2b09      	cmp	r3, #9
 8002722:	dd04      	ble.n	800272e <myTask+0x1146>
 8002724:	2135      	movs	r1, #53	; 0x35
 8002726:	2056      	movs	r0, #86	; 0x56
 8002728:	f003 fd08 	bl	800613c <Display_GotoXY>
 800272c:	e003      	b.n	8002736 <myTask+0x114e>
		else Display_GotoXY(66+(61-(7*2))/2, 53);
 800272e:	2135      	movs	r1, #53	; 0x35
 8002730:	2059      	movs	r0, #89	; 0x59
 8002732:	f003 fd03 	bl	800613c <Display_GotoXY>
		Display_PutUint(myPreset[EQ_preset].bw_R[EQ_band], &Font_7x10, !r_bw_selected);
 8002736:	4b20      	ldr	r3, [pc, #128]	; (80027b8 <myTask+0x11d0>)
 8002738:	f993 3000 	ldrsb.w	r3, [r3]
 800273c:	4618      	mov	r0, r3
 800273e:	4b1f      	ldr	r3, [pc, #124]	; (80027bc <myTask+0x11d4>)
 8002740:	f993 3000 	ldrsb.w	r3, [r3]
 8002744:	4619      	mov	r1, r3
 8002746:	4a1e      	ldr	r2, [pc, #120]	; (80027c0 <myTask+0x11d8>)
 8002748:	235c      	movs	r3, #92	; 0x5c
 800274a:	fb03 f300 	mul.w	r3, r3, r0
 800274e:	4413      	add	r3, r2
 8002750:	440b      	add	r3, r1
 8002752:	3354      	adds	r3, #84	; 0x54
 8002754:	f993 3000 	ldrsb.w	r3, [r3]
 8002758:	b298      	uxth	r0, r3
 800275a:	4b1f      	ldr	r3, [pc, #124]	; (80027d8 <myTask+0x11f0>)
 800275c:	781b      	ldrb	r3, [r3, #0]
 800275e:	f083 0301 	eor.w	r3, r3, #1
 8002762:	b2db      	uxtb	r3, r3
 8002764:	461a      	mov	r2, r3
 8002766:	4918      	ldr	r1, [pc, #96]	; (80027c8 <myTask+0x11e0>)
 8002768:	f003 fe38 	bl	80063dc <Display_PutUint>
		Display_Puts("%", &Font_7x10, !r_bw_selected);
 800276c:	4b1a      	ldr	r3, [pc, #104]	; (80027d8 <myTask+0x11f0>)
 800276e:	781b      	ldrb	r3, [r3, #0]
 8002770:	f083 0301 	eor.w	r3, r3, #1
 8002774:	b2db      	uxtb	r3, r3
 8002776:	461a      	mov	r2, r3
 8002778:	4913      	ldr	r1, [pc, #76]	; (80027c8 <myTask+0x11e0>)
 800277a:	4816      	ldr	r0, [pc, #88]	; (80027d4 <myTask+0x11ec>)
 800277c:	f003 fd74 	bl	8006268 <Display_Puts>

		if(EQ_band<1 || EQ_band>3) Display_DrawFilledRectangle(0, 51, 128, 12, 0);
 8002780:	4b0e      	ldr	r3, [pc, #56]	; (80027bc <myTask+0x11d4>)
 8002782:	f993 3000 	ldrsb.w	r3, [r3]
 8002786:	2b00      	cmp	r3, #0
 8002788:	dd04      	ble.n	8002794 <myTask+0x11ac>
 800278a:	4b0c      	ldr	r3, [pc, #48]	; (80027bc <myTask+0x11d4>)
 800278c:	f993 3000 	ldrsb.w	r3, [r3]
 8002790:	2b03      	cmp	r3, #3
 8002792:	dd07      	ble.n	80027a4 <myTask+0x11bc>
 8002794:	2300      	movs	r3, #0
 8002796:	9300      	str	r3, [sp, #0]
 8002798:	230c      	movs	r3, #12
 800279a:	2280      	movs	r2, #128	; 0x80
 800279c:	2133      	movs	r1, #51	; 0x33
 800279e:	2000      	movs	r0, #0
 80027a0:	f004 f8bf 	bl	8006922 <Display_DrawFilledRectangle>

		/* Hitung koefisien filter setiap pergantian parameter */
		Calc_Coeff_Filter();
 80027a4:	f7fe fc34 	bl	8001010 <Calc_Coeff_Filter>

		/* update screen */
		Display_UpdateScreen();
 80027a8:	f003 fc22 	bl	8005ff0 <Display_UpdateScreen>
		state_home = last_state;
 80027ac:	4b0b      	ldr	r3, [pc, #44]	; (80027dc <myTask+0x11f4>)
 80027ae:	781a      	ldrb	r2, [r3, #0]
 80027b0:	4b0b      	ldr	r3, [pc, #44]	; (80027e0 <myTask+0x11f8>)
 80027b2:	701a      	strb	r2, [r3, #0]
		break;
 80027b4:	f001 bab7 	b.w	8003d26 <myTask+0x273e>
 80027b8:	20000540 	.word	0x20000540
 80027bc:	20000b38 	.word	0x20000b38
 80027c0:	20000794 	.word	0x20000794
 80027c4:	200000c5 	.word	0x200000c5
 80027c8:	20000018 	.word	0x20000018
 80027cc:	0800da70 	.word	0x0800da70
 80027d0:	200000c6 	.word	0x200000c6
 80027d4:	0800da74 	.word	0x0800da74
 80027d8:	200000c7 	.word	0x200000c7
 80027dc:	20000016 	.word	0x20000016
 80027e0:	200004e0 	.word	0x200004e0

	case band:
		if(encoderCW()){
 80027e4:	f004 f99a 	bl	8006b1c <encoderCW>
 80027e8:	4603      	mov	r3, r0
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d016      	beq.n	800281c <myTask+0x1234>
			EQ_band++;
 80027ee:	4bc6      	ldr	r3, [pc, #792]	; (8002b08 <myTask+0x1520>)
 80027f0:	f993 3000 	ldrsb.w	r3, [r3]
 80027f4:	b2db      	uxtb	r3, r3
 80027f6:	3301      	adds	r3, #1
 80027f8:	b2db      	uxtb	r3, r3
 80027fa:	b25a      	sxtb	r2, r3
 80027fc:	4bc2      	ldr	r3, [pc, #776]	; (8002b08 <myTask+0x1520>)
 80027fe:	701a      	strb	r2, [r3, #0]
			if(EQ_band>4) EQ_band = 0;
 8002800:	4bc1      	ldr	r3, [pc, #772]	; (8002b08 <myTask+0x1520>)
 8002802:	f993 3000 	ldrsb.w	r3, [r3]
 8002806:	2b04      	cmp	r3, #4
 8002808:	dd02      	ble.n	8002810 <myTask+0x1228>
 800280a:	4bbf      	ldr	r3, [pc, #764]	; (8002b08 <myTask+0x1520>)
 800280c:	2200      	movs	r2, #0
 800280e:	701a      	strb	r2, [r3, #0]
			state_home = display_setting;
 8002810:	4bbe      	ldr	r3, [pc, #760]	; (8002b0c <myTask+0x1524>)
 8002812:	2206      	movs	r2, #6
 8002814:	701a      	strb	r2, [r3, #0]
			last_state = band;
 8002816:	4bbe      	ldr	r3, [pc, #760]	; (8002b10 <myTask+0x1528>)
 8002818:	2207      	movs	r2, #7
 800281a:	701a      	strb	r2, [r3, #0]
		}
		if(encoderCCW()){
 800281c:	f004 f9b2 	bl	8006b84 <encoderCCW>
 8002820:	4603      	mov	r3, r0
 8002822:	2b00      	cmp	r3, #0
 8002824:	d016      	beq.n	8002854 <myTask+0x126c>
			EQ_band--;
 8002826:	4bb8      	ldr	r3, [pc, #736]	; (8002b08 <myTask+0x1520>)
 8002828:	f993 3000 	ldrsb.w	r3, [r3]
 800282c:	b2db      	uxtb	r3, r3
 800282e:	3b01      	subs	r3, #1
 8002830:	b2db      	uxtb	r3, r3
 8002832:	b25a      	sxtb	r2, r3
 8002834:	4bb4      	ldr	r3, [pc, #720]	; (8002b08 <myTask+0x1520>)
 8002836:	701a      	strb	r2, [r3, #0]
			if(EQ_band<0) EQ_band = 4;
 8002838:	4bb3      	ldr	r3, [pc, #716]	; (8002b08 <myTask+0x1520>)
 800283a:	f993 3000 	ldrsb.w	r3, [r3]
 800283e:	2b00      	cmp	r3, #0
 8002840:	da02      	bge.n	8002848 <myTask+0x1260>
 8002842:	4bb1      	ldr	r3, [pc, #708]	; (8002b08 <myTask+0x1520>)
 8002844:	2204      	movs	r2, #4
 8002846:	701a      	strb	r2, [r3, #0]
			state_home = display_setting;
 8002848:	4bb0      	ldr	r3, [pc, #704]	; (8002b0c <myTask+0x1524>)
 800284a:	2206      	movs	r2, #6
 800284c:	701a      	strb	r2, [r3, #0]
			last_state = band;
 800284e:	4bb0      	ldr	r3, [pc, #704]	; (8002b10 <myTask+0x1528>)
 8002850:	2207      	movs	r2, #7
 8002852:	701a      	strb	r2, [r3, #0]
		}
		if(switchEncoder()){
 8002854:	f004 f936 	bl	8006ac4 <switchEncoder>
 8002858:	4603      	mov	r3, r0
 800285a:	2b00      	cmp	r3, #0
 800285c:	d007      	beq.n	800286e <myTask+0x1286>
			state_home = display_home;
 800285e:	4bab      	ldr	r3, [pc, #684]	; (8002b0c <myTask+0x1524>)
 8002860:	2201      	movs	r2, #1
 8002862:	701a      	strb	r2, [r3, #0]
			last_state = preset;
 8002864:	4baa      	ldr	r3, [pc, #680]	; (8002b10 <myTask+0x1528>)
 8002866:	2202      	movs	r2, #2
 8002868:	701a      	strb	r2, [r3, #0]
			Display_Clear();
 800286a:	f004 f8a7 	bl	80069bc <Display_Clear>
		}
		if(switchLeft()){
 800286e:	f004 f9e9 	bl	8006c44 <switchLeft>
 8002872:	4603      	mov	r3, r0
 8002874:	2b00      	cmp	r3, #0
 8002876:	d01c      	beq.n	80028b2 <myTask+0x12ca>
			band_selected = 0;
 8002878:	4ba6      	ldr	r3, [pc, #664]	; (8002b14 <myTask+0x152c>)
 800287a:	2200      	movs	r2, #0
 800287c:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 1;
 800287e:	4ba6      	ldr	r3, [pc, #664]	; (8002b18 <myTask+0x1530>)
 8002880:	2201      	movs	r2, #1
 8002882:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 8002884:	4ba5      	ldr	r3, [pc, #660]	; (8002b1c <myTask+0x1534>)
 8002886:	2200      	movs	r2, #0
 8002888:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 800288a:	4ba5      	ldr	r3, [pc, #660]	; (8002b20 <myTask+0x1538>)
 800288c:	2200      	movs	r2, #0
 800288e:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 8002890:	4ba4      	ldr	r3, [pc, #656]	; (8002b24 <myTask+0x153c>)
 8002892:	2200      	movs	r2, #0
 8002894:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 8002896:	4ba4      	ldr	r3, [pc, #656]	; (8002b28 <myTask+0x1540>)
 8002898:	2200      	movs	r2, #0
 800289a:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 800289c:	4ba3      	ldr	r3, [pc, #652]	; (8002b2c <myTask+0x1544>)
 800289e:	2200      	movs	r2, #0
 80028a0:	701a      	strb	r2, [r3, #0]

			state_home = display_setting;
 80028a2:	4b9a      	ldr	r3, [pc, #616]	; (8002b0c <myTask+0x1524>)
 80028a4:	2206      	movs	r2, #6
 80028a6:	701a      	strb	r2, [r3, #0]
			last_state = l_gain;
 80028a8:	4b99      	ldr	r3, [pc, #612]	; (8002b10 <myTask+0x1528>)
 80028aa:	2208      	movs	r2, #8
 80028ac:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;

			state_home = display_setting;
			last_state = r_gain;
		}
		break;
 80028ae:	f001 ba2d 	b.w	8003d0c <myTask+0x2724>
		else if(switchRight()){
 80028b2:	f004 f9f3 	bl	8006c9c <switchRight>
 80028b6:	4603      	mov	r3, r0
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	f001 8227 	beq.w	8003d0c <myTask+0x2724>
			band_selected = 0;
 80028be:	4b95      	ldr	r3, [pc, #596]	; (8002b14 <myTask+0x152c>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 80028c4:	4b94      	ldr	r3, [pc, #592]	; (8002b18 <myTask+0x1530>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 1;
 80028ca:	4b94      	ldr	r3, [pc, #592]	; (8002b1c <myTask+0x1534>)
 80028cc:	2201      	movs	r2, #1
 80028ce:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 80028d0:	4b93      	ldr	r3, [pc, #588]	; (8002b20 <myTask+0x1538>)
 80028d2:	2200      	movs	r2, #0
 80028d4:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 80028d6:	4b93      	ldr	r3, [pc, #588]	; (8002b24 <myTask+0x153c>)
 80028d8:	2200      	movs	r2, #0
 80028da:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 80028dc:	4b92      	ldr	r3, [pc, #584]	; (8002b28 <myTask+0x1540>)
 80028de:	2200      	movs	r2, #0
 80028e0:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 80028e2:	4b92      	ldr	r3, [pc, #584]	; (8002b2c <myTask+0x1544>)
 80028e4:	2200      	movs	r2, #0
 80028e6:	701a      	strb	r2, [r3, #0]
			state_home = display_setting;
 80028e8:	4b88      	ldr	r3, [pc, #544]	; (8002b0c <myTask+0x1524>)
 80028ea:	2206      	movs	r2, #6
 80028ec:	701a      	strb	r2, [r3, #0]
			last_state = r_gain;
 80028ee:	4b88      	ldr	r3, [pc, #544]	; (8002b10 <myTask+0x1528>)
 80028f0:	2209      	movs	r2, #9
 80028f2:	701a      	strb	r2, [r3, #0]
		break;
 80028f4:	f001 ba0a 	b.w	8003d0c <myTask+0x2724>

	case l_gain:
		if(encoderCW()){
 80028f8:	f004 f910 	bl	8006b1c <encoderCW>
 80028fc:	4603      	mov	r3, r0
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d06b      	beq.n	80029da <myTask+0x13f2>
			myPreset[EQ_preset].gain_L[EQ_band] += 0.1;
 8002902:	4b8b      	ldr	r3, [pc, #556]	; (8002b30 <myTask+0x1548>)
 8002904:	f993 3000 	ldrsb.w	r3, [r3]
 8002908:	461a      	mov	r2, r3
 800290a:	4b7f      	ldr	r3, [pc, #508]	; (8002b08 <myTask+0x1520>)
 800290c:	f993 3000 	ldrsb.w	r3, [r3]
 8002910:	4618      	mov	r0, r3
 8002912:	4988      	ldr	r1, [pc, #544]	; (8002b34 <myTask+0x154c>)
 8002914:	4613      	mov	r3, r2
 8002916:	005b      	lsls	r3, r3, #1
 8002918:	4413      	add	r3, r2
 800291a:	00db      	lsls	r3, r3, #3
 800291c:	1a9b      	subs	r3, r3, r2
 800291e:	4403      	add	r3, r0
 8002920:	3306      	adds	r3, #6
 8002922:	009b      	lsls	r3, r3, #2
 8002924:	440b      	add	r3, r1
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4618      	mov	r0, r3
 800292a:	f7fd fdb1 	bl	8000490 <__aeabi_f2d>
 800292e:	a374      	add	r3, pc, #464	; (adr r3, 8002b00 <myTask+0x1518>)
 8002930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002934:	f7fd fc4e 	bl	80001d4 <__adddf3>
 8002938:	4603      	mov	r3, r0
 800293a:	460c      	mov	r4, r1
 800293c:	4619      	mov	r1, r3
 800293e:	4622      	mov	r2, r4
 8002940:	4b7b      	ldr	r3, [pc, #492]	; (8002b30 <myTask+0x1548>)
 8002942:	f993 3000 	ldrsb.w	r3, [r3]
 8002946:	461c      	mov	r4, r3
 8002948:	4b6f      	ldr	r3, [pc, #444]	; (8002b08 <myTask+0x1520>)
 800294a:	f993 3000 	ldrsb.w	r3, [r3]
 800294e:	461d      	mov	r5, r3
 8002950:	4608      	mov	r0, r1
 8002952:	4611      	mov	r1, r2
 8002954:	f7fe f8ec 	bl	8000b30 <__aeabi_d2f>
 8002958:	4601      	mov	r1, r0
 800295a:	4a76      	ldr	r2, [pc, #472]	; (8002b34 <myTask+0x154c>)
 800295c:	4623      	mov	r3, r4
 800295e:	005b      	lsls	r3, r3, #1
 8002960:	4423      	add	r3, r4
 8002962:	00db      	lsls	r3, r3, #3
 8002964:	1b1b      	subs	r3, r3, r4
 8002966:	442b      	add	r3, r5
 8002968:	3306      	adds	r3, #6
 800296a:	009b      	lsls	r3, r3, #2
 800296c:	4413      	add	r3, r2
 800296e:	6019      	str	r1, [r3, #0]
			if(myPreset[EQ_preset].gain_L[EQ_band] > 12.0){
 8002970:	4b6f      	ldr	r3, [pc, #444]	; (8002b30 <myTask+0x1548>)
 8002972:	f993 3000 	ldrsb.w	r3, [r3]
 8002976:	461a      	mov	r2, r3
 8002978:	4b63      	ldr	r3, [pc, #396]	; (8002b08 <myTask+0x1520>)
 800297a:	f993 3000 	ldrsb.w	r3, [r3]
 800297e:	4618      	mov	r0, r3
 8002980:	496c      	ldr	r1, [pc, #432]	; (8002b34 <myTask+0x154c>)
 8002982:	4613      	mov	r3, r2
 8002984:	005b      	lsls	r3, r3, #1
 8002986:	4413      	add	r3, r2
 8002988:	00db      	lsls	r3, r3, #3
 800298a:	1a9b      	subs	r3, r3, r2
 800298c:	4403      	add	r3, r0
 800298e:	3306      	adds	r3, #6
 8002990:	009b      	lsls	r3, r3, #2
 8002992:	440b      	add	r3, r1
 8002994:	edd3 7a00 	vldr	s15, [r3]
 8002998:	eeb2 7a08 	vmov.f32	s14, #40	; 0x41400000  12.0
 800299c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029a4:	dd13      	ble.n	80029ce <myTask+0x13e6>
				myPreset[EQ_preset].gain_L[EQ_band] = -12.0;
 80029a6:	4b62      	ldr	r3, [pc, #392]	; (8002b30 <myTask+0x1548>)
 80029a8:	f993 3000 	ldrsb.w	r3, [r3]
 80029ac:	461a      	mov	r2, r3
 80029ae:	4b56      	ldr	r3, [pc, #344]	; (8002b08 <myTask+0x1520>)
 80029b0:	f993 3000 	ldrsb.w	r3, [r3]
 80029b4:	4618      	mov	r0, r3
 80029b6:	495f      	ldr	r1, [pc, #380]	; (8002b34 <myTask+0x154c>)
 80029b8:	4613      	mov	r3, r2
 80029ba:	005b      	lsls	r3, r3, #1
 80029bc:	4413      	add	r3, r2
 80029be:	00db      	lsls	r3, r3, #3
 80029c0:	1a9b      	subs	r3, r3, r2
 80029c2:	4403      	add	r3, r0
 80029c4:	3306      	adds	r3, #6
 80029c6:	009b      	lsls	r3, r3, #2
 80029c8:	440b      	add	r3, r1
 80029ca:	4a5b      	ldr	r2, [pc, #364]	; (8002b38 <myTask+0x1550>)
 80029cc:	601a      	str	r2, [r3, #0]
			}
			state_home = display_setting;
 80029ce:	4b4f      	ldr	r3, [pc, #316]	; (8002b0c <myTask+0x1524>)
 80029d0:	2206      	movs	r2, #6
 80029d2:	701a      	strb	r2, [r3, #0]
			last_state = l_gain;
 80029d4:	4b4e      	ldr	r3, [pc, #312]	; (8002b10 <myTask+0x1528>)
 80029d6:	2208      	movs	r2, #8
 80029d8:	701a      	strb	r2, [r3, #0]
		}
		if(encoderCCW()){
 80029da:	f004 f8d3 	bl	8006b84 <encoderCCW>
 80029de:	4603      	mov	r3, r0
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d06b      	beq.n	8002abc <myTask+0x14d4>
			myPreset[EQ_preset].gain_L[EQ_band] -= 0.1;
 80029e4:	4b52      	ldr	r3, [pc, #328]	; (8002b30 <myTask+0x1548>)
 80029e6:	f993 3000 	ldrsb.w	r3, [r3]
 80029ea:	461a      	mov	r2, r3
 80029ec:	4b46      	ldr	r3, [pc, #280]	; (8002b08 <myTask+0x1520>)
 80029ee:	f993 3000 	ldrsb.w	r3, [r3]
 80029f2:	4618      	mov	r0, r3
 80029f4:	494f      	ldr	r1, [pc, #316]	; (8002b34 <myTask+0x154c>)
 80029f6:	4613      	mov	r3, r2
 80029f8:	005b      	lsls	r3, r3, #1
 80029fa:	4413      	add	r3, r2
 80029fc:	00db      	lsls	r3, r3, #3
 80029fe:	1a9b      	subs	r3, r3, r2
 8002a00:	4403      	add	r3, r0
 8002a02:	3306      	adds	r3, #6
 8002a04:	009b      	lsls	r3, r3, #2
 8002a06:	440b      	add	r3, r1
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f7fd fd40 	bl	8000490 <__aeabi_f2d>
 8002a10:	a33b      	add	r3, pc, #236	; (adr r3, 8002b00 <myTask+0x1518>)
 8002a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a16:	f7fd fbdb 	bl	80001d0 <__aeabi_dsub>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	460c      	mov	r4, r1
 8002a1e:	4619      	mov	r1, r3
 8002a20:	4622      	mov	r2, r4
 8002a22:	4b43      	ldr	r3, [pc, #268]	; (8002b30 <myTask+0x1548>)
 8002a24:	f993 3000 	ldrsb.w	r3, [r3]
 8002a28:	461c      	mov	r4, r3
 8002a2a:	4b37      	ldr	r3, [pc, #220]	; (8002b08 <myTask+0x1520>)
 8002a2c:	f993 3000 	ldrsb.w	r3, [r3]
 8002a30:	461d      	mov	r5, r3
 8002a32:	4608      	mov	r0, r1
 8002a34:	4611      	mov	r1, r2
 8002a36:	f7fe f87b 	bl	8000b30 <__aeabi_d2f>
 8002a3a:	4601      	mov	r1, r0
 8002a3c:	4a3d      	ldr	r2, [pc, #244]	; (8002b34 <myTask+0x154c>)
 8002a3e:	4623      	mov	r3, r4
 8002a40:	005b      	lsls	r3, r3, #1
 8002a42:	4423      	add	r3, r4
 8002a44:	00db      	lsls	r3, r3, #3
 8002a46:	1b1b      	subs	r3, r3, r4
 8002a48:	442b      	add	r3, r5
 8002a4a:	3306      	adds	r3, #6
 8002a4c:	009b      	lsls	r3, r3, #2
 8002a4e:	4413      	add	r3, r2
 8002a50:	6019      	str	r1, [r3, #0]
			if(myPreset[EQ_preset].gain_L[EQ_band] < -12.0){
 8002a52:	4b37      	ldr	r3, [pc, #220]	; (8002b30 <myTask+0x1548>)
 8002a54:	f993 3000 	ldrsb.w	r3, [r3]
 8002a58:	461a      	mov	r2, r3
 8002a5a:	4b2b      	ldr	r3, [pc, #172]	; (8002b08 <myTask+0x1520>)
 8002a5c:	f993 3000 	ldrsb.w	r3, [r3]
 8002a60:	4618      	mov	r0, r3
 8002a62:	4934      	ldr	r1, [pc, #208]	; (8002b34 <myTask+0x154c>)
 8002a64:	4613      	mov	r3, r2
 8002a66:	005b      	lsls	r3, r3, #1
 8002a68:	4413      	add	r3, r2
 8002a6a:	00db      	lsls	r3, r3, #3
 8002a6c:	1a9b      	subs	r3, r3, r2
 8002a6e:	4403      	add	r3, r0
 8002a70:	3306      	adds	r3, #6
 8002a72:	009b      	lsls	r3, r3, #2
 8002a74:	440b      	add	r3, r1
 8002a76:	edd3 7a00 	vldr	s15, [r3]
 8002a7a:	eeba 7a08 	vmov.f32	s14, #168	; 0xc1400000 -12.0
 8002a7e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a86:	d513      	bpl.n	8002ab0 <myTask+0x14c8>
				myPreset[EQ_preset].gain_L[EQ_band] = 12.0;
 8002a88:	4b29      	ldr	r3, [pc, #164]	; (8002b30 <myTask+0x1548>)
 8002a8a:	f993 3000 	ldrsb.w	r3, [r3]
 8002a8e:	461a      	mov	r2, r3
 8002a90:	4b1d      	ldr	r3, [pc, #116]	; (8002b08 <myTask+0x1520>)
 8002a92:	f993 3000 	ldrsb.w	r3, [r3]
 8002a96:	4618      	mov	r0, r3
 8002a98:	4926      	ldr	r1, [pc, #152]	; (8002b34 <myTask+0x154c>)
 8002a9a:	4613      	mov	r3, r2
 8002a9c:	005b      	lsls	r3, r3, #1
 8002a9e:	4413      	add	r3, r2
 8002aa0:	00db      	lsls	r3, r3, #3
 8002aa2:	1a9b      	subs	r3, r3, r2
 8002aa4:	4403      	add	r3, r0
 8002aa6:	3306      	adds	r3, #6
 8002aa8:	009b      	lsls	r3, r3, #2
 8002aaa:	440b      	add	r3, r1
 8002aac:	4a23      	ldr	r2, [pc, #140]	; (8002b3c <myTask+0x1554>)
 8002aae:	601a      	str	r2, [r3, #0]
			}
			state_home = display_setting;
 8002ab0:	4b16      	ldr	r3, [pc, #88]	; (8002b0c <myTask+0x1524>)
 8002ab2:	2206      	movs	r2, #6
 8002ab4:	701a      	strb	r2, [r3, #0]
			last_state = l_gain;
 8002ab6:	4b16      	ldr	r3, [pc, #88]	; (8002b10 <myTask+0x1528>)
 8002ab8:	2208      	movs	r2, #8
 8002aba:	701a      	strb	r2, [r3, #0]
		}

		if(switchUp()){
 8002abc:	f004 f91a 	bl	8006cf4 <switchUp>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d03c      	beq.n	8002b40 <myTask+0x1558>
			band_selected = 1;
 8002ac6:	4b13      	ldr	r3, [pc, #76]	; (8002b14 <myTask+0x152c>)
 8002ac8:	2201      	movs	r2, #1
 8002aca:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 8002acc:	4b12      	ldr	r3, [pc, #72]	; (8002b18 <myTask+0x1530>)
 8002ace:	2200      	movs	r2, #0
 8002ad0:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 8002ad2:	4b12      	ldr	r3, [pc, #72]	; (8002b1c <myTask+0x1534>)
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 8002ad8:	4b11      	ldr	r3, [pc, #68]	; (8002b20 <myTask+0x1538>)
 8002ada:	2200      	movs	r2, #0
 8002adc:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 8002ade:	4b11      	ldr	r3, [pc, #68]	; (8002b24 <myTask+0x153c>)
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 8002ae4:	4b10      	ldr	r3, [pc, #64]	; (8002b28 <myTask+0x1540>)
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 8002aea:	4b10      	ldr	r3, [pc, #64]	; (8002b2c <myTask+0x1544>)
 8002aec:	2200      	movs	r2, #0
 8002aee:	701a      	strb	r2, [r3, #0]

			state_home = display_setting;
 8002af0:	4b06      	ldr	r3, [pc, #24]	; (8002b0c <myTask+0x1524>)
 8002af2:	2206      	movs	r2, #6
 8002af4:	701a      	strb	r2, [r3, #0]
			last_state = band;
 8002af6:	4b06      	ldr	r3, [pc, #24]	; (8002b10 <myTask+0x1528>)
 8002af8:	2207      	movs	r2, #7
 8002afa:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;

			state_home = display_setting;
			last_state = r_gain;
		}
		break;
 8002afc:	f001 b908 	b.w	8003d10 <myTask+0x2728>
 8002b00:	9999999a 	.word	0x9999999a
 8002b04:	3fb99999 	.word	0x3fb99999
 8002b08:	20000b38 	.word	0x20000b38
 8002b0c:	200004e0 	.word	0x200004e0
 8002b10:	20000016 	.word	0x20000016
 8002b14:	20000017 	.word	0x20000017
 8002b18:	200000c2 	.word	0x200000c2
 8002b1c:	200000c3 	.word	0x200000c3
 8002b20:	200000c4 	.word	0x200000c4
 8002b24:	200000c5 	.word	0x200000c5
 8002b28:	200000c6 	.word	0x200000c6
 8002b2c:	200000c7 	.word	0x200000c7
 8002b30:	20000540 	.word	0x20000540
 8002b34:	20000794 	.word	0x20000794
 8002b38:	c1400000 	.word	0xc1400000
 8002b3c:	41400000 	.word	0x41400000
		else if(switchDown()){
 8002b40:	f004 f854 	bl	8006bec <switchDown>
 8002b44:	4603      	mov	r3, r0
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d01c      	beq.n	8002b84 <myTask+0x159c>
			band_selected = 0;
 8002b4a:	4bcb      	ldr	r3, [pc, #812]	; (8002e78 <myTask+0x1890>)
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 8002b50:	4bca      	ldr	r3, [pc, #808]	; (8002e7c <myTask+0x1894>)
 8002b52:	2200      	movs	r2, #0
 8002b54:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 8002b56:	4bca      	ldr	r3, [pc, #808]	; (8002e80 <myTask+0x1898>)
 8002b58:	2200      	movs	r2, #0
 8002b5a:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 1;
 8002b5c:	4bc9      	ldr	r3, [pc, #804]	; (8002e84 <myTask+0x189c>)
 8002b5e:	2201      	movs	r2, #1
 8002b60:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 8002b62:	4bc9      	ldr	r3, [pc, #804]	; (8002e88 <myTask+0x18a0>)
 8002b64:	2200      	movs	r2, #0
 8002b66:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 8002b68:	4bc8      	ldr	r3, [pc, #800]	; (8002e8c <myTask+0x18a4>)
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 8002b6e:	4bc8      	ldr	r3, [pc, #800]	; (8002e90 <myTask+0x18a8>)
 8002b70:	2200      	movs	r2, #0
 8002b72:	701a      	strb	r2, [r3, #0]
			state_home = display_setting;
 8002b74:	4bc7      	ldr	r3, [pc, #796]	; (8002e94 <myTask+0x18ac>)
 8002b76:	2206      	movs	r2, #6
 8002b78:	701a      	strb	r2, [r3, #0]
			last_state = l_fc;
 8002b7a:	4bc7      	ldr	r3, [pc, #796]	; (8002e98 <myTask+0x18b0>)
 8002b7c:	220a      	movs	r2, #10
 8002b7e:	701a      	strb	r2, [r3, #0]
		break;
 8002b80:	f001 b8c6 	b.w	8003d10 <myTask+0x2728>
		else if(switchLeft() || switchRight()){
 8002b84:	f004 f85e 	bl	8006c44 <switchLeft>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d105      	bne.n	8002b9a <myTask+0x15b2>
 8002b8e:	f004 f885 	bl	8006c9c <switchRight>
 8002b92:	4603      	mov	r3, r0
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	f001 80bb 	beq.w	8003d10 <myTask+0x2728>
			band_selected = 0;
 8002b9a:	4bb7      	ldr	r3, [pc, #732]	; (8002e78 <myTask+0x1890>)
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 8002ba0:	4bb6      	ldr	r3, [pc, #728]	; (8002e7c <myTask+0x1894>)
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 1;
 8002ba6:	4bb6      	ldr	r3, [pc, #728]	; (8002e80 <myTask+0x1898>)
 8002ba8:	2201      	movs	r2, #1
 8002baa:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 8002bac:	4bb5      	ldr	r3, [pc, #724]	; (8002e84 <myTask+0x189c>)
 8002bae:	2200      	movs	r2, #0
 8002bb0:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 8002bb2:	4bb5      	ldr	r3, [pc, #724]	; (8002e88 <myTask+0x18a0>)
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 8002bb8:	4bb4      	ldr	r3, [pc, #720]	; (8002e8c <myTask+0x18a4>)
 8002bba:	2200      	movs	r2, #0
 8002bbc:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 8002bbe:	4bb4      	ldr	r3, [pc, #720]	; (8002e90 <myTask+0x18a8>)
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	701a      	strb	r2, [r3, #0]
			state_home = display_setting;
 8002bc4:	4bb3      	ldr	r3, [pc, #716]	; (8002e94 <myTask+0x18ac>)
 8002bc6:	2206      	movs	r2, #6
 8002bc8:	701a      	strb	r2, [r3, #0]
			last_state = r_gain;
 8002bca:	4bb3      	ldr	r3, [pc, #716]	; (8002e98 <myTask+0x18b0>)
 8002bcc:	2209      	movs	r2, #9
 8002bce:	701a      	strb	r2, [r3, #0]
		break;
 8002bd0:	f001 b89e 	b.w	8003d10 <myTask+0x2728>

	case r_gain:
		if(encoderCW()){
 8002bd4:	f003 ffa2 	bl	8006b1c <encoderCW>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d06b      	beq.n	8002cb6 <myTask+0x16ce>
			myPreset[EQ_preset].gain_R[EQ_band] += 0.1;
 8002bde:	4baf      	ldr	r3, [pc, #700]	; (8002e9c <myTask+0x18b4>)
 8002be0:	f993 3000 	ldrsb.w	r3, [r3]
 8002be4:	461a      	mov	r2, r3
 8002be6:	4bae      	ldr	r3, [pc, #696]	; (8002ea0 <myTask+0x18b8>)
 8002be8:	f993 3000 	ldrsb.w	r3, [r3]
 8002bec:	4618      	mov	r0, r3
 8002bee:	49ad      	ldr	r1, [pc, #692]	; (8002ea4 <myTask+0x18bc>)
 8002bf0:	4613      	mov	r3, r2
 8002bf2:	005b      	lsls	r3, r3, #1
 8002bf4:	4413      	add	r3, r2
 8002bf6:	00db      	lsls	r3, r3, #3
 8002bf8:	1a9b      	subs	r3, r3, r2
 8002bfa:	4403      	add	r3, r0
 8002bfc:	009b      	lsls	r3, r3, #2
 8002bfe:	440b      	add	r3, r1
 8002c00:	3304      	adds	r3, #4
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4618      	mov	r0, r3
 8002c06:	f7fd fc43 	bl	8000490 <__aeabi_f2d>
 8002c0a:	a399      	add	r3, pc, #612	; (adr r3, 8002e70 <myTask+0x1888>)
 8002c0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c10:	f7fd fae0 	bl	80001d4 <__adddf3>
 8002c14:	4603      	mov	r3, r0
 8002c16:	460c      	mov	r4, r1
 8002c18:	4619      	mov	r1, r3
 8002c1a:	4622      	mov	r2, r4
 8002c1c:	4b9f      	ldr	r3, [pc, #636]	; (8002e9c <myTask+0x18b4>)
 8002c1e:	f993 3000 	ldrsb.w	r3, [r3]
 8002c22:	461c      	mov	r4, r3
 8002c24:	4b9e      	ldr	r3, [pc, #632]	; (8002ea0 <myTask+0x18b8>)
 8002c26:	f993 3000 	ldrsb.w	r3, [r3]
 8002c2a:	461d      	mov	r5, r3
 8002c2c:	4608      	mov	r0, r1
 8002c2e:	4611      	mov	r1, r2
 8002c30:	f7fd ff7e 	bl	8000b30 <__aeabi_d2f>
 8002c34:	4601      	mov	r1, r0
 8002c36:	4a9b      	ldr	r2, [pc, #620]	; (8002ea4 <myTask+0x18bc>)
 8002c38:	4623      	mov	r3, r4
 8002c3a:	005b      	lsls	r3, r3, #1
 8002c3c:	4423      	add	r3, r4
 8002c3e:	00db      	lsls	r3, r3, #3
 8002c40:	1b1b      	subs	r3, r3, r4
 8002c42:	442b      	add	r3, r5
 8002c44:	009b      	lsls	r3, r3, #2
 8002c46:	4413      	add	r3, r2
 8002c48:	3304      	adds	r3, #4
 8002c4a:	6019      	str	r1, [r3, #0]
			if(myPreset[EQ_preset].gain_R[EQ_band] > 12.0){
 8002c4c:	4b93      	ldr	r3, [pc, #588]	; (8002e9c <myTask+0x18b4>)
 8002c4e:	f993 3000 	ldrsb.w	r3, [r3]
 8002c52:	461a      	mov	r2, r3
 8002c54:	4b92      	ldr	r3, [pc, #584]	; (8002ea0 <myTask+0x18b8>)
 8002c56:	f993 3000 	ldrsb.w	r3, [r3]
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	4991      	ldr	r1, [pc, #580]	; (8002ea4 <myTask+0x18bc>)
 8002c5e:	4613      	mov	r3, r2
 8002c60:	005b      	lsls	r3, r3, #1
 8002c62:	4413      	add	r3, r2
 8002c64:	00db      	lsls	r3, r3, #3
 8002c66:	1a9b      	subs	r3, r3, r2
 8002c68:	4403      	add	r3, r0
 8002c6a:	009b      	lsls	r3, r3, #2
 8002c6c:	440b      	add	r3, r1
 8002c6e:	3304      	adds	r3, #4
 8002c70:	edd3 7a00 	vldr	s15, [r3]
 8002c74:	eeb2 7a08 	vmov.f32	s14, #40	; 0x41400000  12.0
 8002c78:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c80:	dd13      	ble.n	8002caa <myTask+0x16c2>
				myPreset[EQ_preset].gain_R[EQ_band] = -12.0;
 8002c82:	4b86      	ldr	r3, [pc, #536]	; (8002e9c <myTask+0x18b4>)
 8002c84:	f993 3000 	ldrsb.w	r3, [r3]
 8002c88:	461a      	mov	r2, r3
 8002c8a:	4b85      	ldr	r3, [pc, #532]	; (8002ea0 <myTask+0x18b8>)
 8002c8c:	f993 3000 	ldrsb.w	r3, [r3]
 8002c90:	4618      	mov	r0, r3
 8002c92:	4984      	ldr	r1, [pc, #528]	; (8002ea4 <myTask+0x18bc>)
 8002c94:	4613      	mov	r3, r2
 8002c96:	005b      	lsls	r3, r3, #1
 8002c98:	4413      	add	r3, r2
 8002c9a:	00db      	lsls	r3, r3, #3
 8002c9c:	1a9b      	subs	r3, r3, r2
 8002c9e:	4403      	add	r3, r0
 8002ca0:	009b      	lsls	r3, r3, #2
 8002ca2:	440b      	add	r3, r1
 8002ca4:	3304      	adds	r3, #4
 8002ca6:	4a80      	ldr	r2, [pc, #512]	; (8002ea8 <myTask+0x18c0>)
 8002ca8:	601a      	str	r2, [r3, #0]
			}
			state_home = display_setting;
 8002caa:	4b7a      	ldr	r3, [pc, #488]	; (8002e94 <myTask+0x18ac>)
 8002cac:	2206      	movs	r2, #6
 8002cae:	701a      	strb	r2, [r3, #0]
			last_state = r_gain;
 8002cb0:	4b79      	ldr	r3, [pc, #484]	; (8002e98 <myTask+0x18b0>)
 8002cb2:	2209      	movs	r2, #9
 8002cb4:	701a      	strb	r2, [r3, #0]
		}
		if(encoderCCW()){
 8002cb6:	f003 ff65 	bl	8006b84 <encoderCCW>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d06b      	beq.n	8002d98 <myTask+0x17b0>
			myPreset[EQ_preset].gain_R[EQ_band] -= 0.1;
 8002cc0:	4b76      	ldr	r3, [pc, #472]	; (8002e9c <myTask+0x18b4>)
 8002cc2:	f993 3000 	ldrsb.w	r3, [r3]
 8002cc6:	461a      	mov	r2, r3
 8002cc8:	4b75      	ldr	r3, [pc, #468]	; (8002ea0 <myTask+0x18b8>)
 8002cca:	f993 3000 	ldrsb.w	r3, [r3]
 8002cce:	4618      	mov	r0, r3
 8002cd0:	4974      	ldr	r1, [pc, #464]	; (8002ea4 <myTask+0x18bc>)
 8002cd2:	4613      	mov	r3, r2
 8002cd4:	005b      	lsls	r3, r3, #1
 8002cd6:	4413      	add	r3, r2
 8002cd8:	00db      	lsls	r3, r3, #3
 8002cda:	1a9b      	subs	r3, r3, r2
 8002cdc:	4403      	add	r3, r0
 8002cde:	009b      	lsls	r3, r3, #2
 8002ce0:	440b      	add	r3, r1
 8002ce2:	3304      	adds	r3, #4
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f7fd fbd2 	bl	8000490 <__aeabi_f2d>
 8002cec:	a360      	add	r3, pc, #384	; (adr r3, 8002e70 <myTask+0x1888>)
 8002cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cf2:	f7fd fa6d 	bl	80001d0 <__aeabi_dsub>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	460c      	mov	r4, r1
 8002cfa:	4619      	mov	r1, r3
 8002cfc:	4622      	mov	r2, r4
 8002cfe:	4b67      	ldr	r3, [pc, #412]	; (8002e9c <myTask+0x18b4>)
 8002d00:	f993 3000 	ldrsb.w	r3, [r3]
 8002d04:	461c      	mov	r4, r3
 8002d06:	4b66      	ldr	r3, [pc, #408]	; (8002ea0 <myTask+0x18b8>)
 8002d08:	f993 3000 	ldrsb.w	r3, [r3]
 8002d0c:	461d      	mov	r5, r3
 8002d0e:	4608      	mov	r0, r1
 8002d10:	4611      	mov	r1, r2
 8002d12:	f7fd ff0d 	bl	8000b30 <__aeabi_d2f>
 8002d16:	4601      	mov	r1, r0
 8002d18:	4a62      	ldr	r2, [pc, #392]	; (8002ea4 <myTask+0x18bc>)
 8002d1a:	4623      	mov	r3, r4
 8002d1c:	005b      	lsls	r3, r3, #1
 8002d1e:	4423      	add	r3, r4
 8002d20:	00db      	lsls	r3, r3, #3
 8002d22:	1b1b      	subs	r3, r3, r4
 8002d24:	442b      	add	r3, r5
 8002d26:	009b      	lsls	r3, r3, #2
 8002d28:	4413      	add	r3, r2
 8002d2a:	3304      	adds	r3, #4
 8002d2c:	6019      	str	r1, [r3, #0]
			if(myPreset[EQ_preset].gain_R[EQ_band] < -12.0){
 8002d2e:	4b5b      	ldr	r3, [pc, #364]	; (8002e9c <myTask+0x18b4>)
 8002d30:	f993 3000 	ldrsb.w	r3, [r3]
 8002d34:	461a      	mov	r2, r3
 8002d36:	4b5a      	ldr	r3, [pc, #360]	; (8002ea0 <myTask+0x18b8>)
 8002d38:	f993 3000 	ldrsb.w	r3, [r3]
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	4959      	ldr	r1, [pc, #356]	; (8002ea4 <myTask+0x18bc>)
 8002d40:	4613      	mov	r3, r2
 8002d42:	005b      	lsls	r3, r3, #1
 8002d44:	4413      	add	r3, r2
 8002d46:	00db      	lsls	r3, r3, #3
 8002d48:	1a9b      	subs	r3, r3, r2
 8002d4a:	4403      	add	r3, r0
 8002d4c:	009b      	lsls	r3, r3, #2
 8002d4e:	440b      	add	r3, r1
 8002d50:	3304      	adds	r3, #4
 8002d52:	edd3 7a00 	vldr	s15, [r3]
 8002d56:	eeba 7a08 	vmov.f32	s14, #168	; 0xc1400000 -12.0
 8002d5a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d62:	d513      	bpl.n	8002d8c <myTask+0x17a4>
				myPreset[EQ_preset].gain_R[EQ_band] = 12.0;
 8002d64:	4b4d      	ldr	r3, [pc, #308]	; (8002e9c <myTask+0x18b4>)
 8002d66:	f993 3000 	ldrsb.w	r3, [r3]
 8002d6a:	461a      	mov	r2, r3
 8002d6c:	4b4c      	ldr	r3, [pc, #304]	; (8002ea0 <myTask+0x18b8>)
 8002d6e:	f993 3000 	ldrsb.w	r3, [r3]
 8002d72:	4618      	mov	r0, r3
 8002d74:	494b      	ldr	r1, [pc, #300]	; (8002ea4 <myTask+0x18bc>)
 8002d76:	4613      	mov	r3, r2
 8002d78:	005b      	lsls	r3, r3, #1
 8002d7a:	4413      	add	r3, r2
 8002d7c:	00db      	lsls	r3, r3, #3
 8002d7e:	1a9b      	subs	r3, r3, r2
 8002d80:	4403      	add	r3, r0
 8002d82:	009b      	lsls	r3, r3, #2
 8002d84:	440b      	add	r3, r1
 8002d86:	3304      	adds	r3, #4
 8002d88:	4a48      	ldr	r2, [pc, #288]	; (8002eac <myTask+0x18c4>)
 8002d8a:	601a      	str	r2, [r3, #0]
			}
			state_home = display_setting;
 8002d8c:	4b41      	ldr	r3, [pc, #260]	; (8002e94 <myTask+0x18ac>)
 8002d8e:	2206      	movs	r2, #6
 8002d90:	701a      	strb	r2, [r3, #0]
			last_state = r_gain;
 8002d92:	4b41      	ldr	r3, [pc, #260]	; (8002e98 <myTask+0x18b0>)
 8002d94:	2209      	movs	r2, #9
 8002d96:	701a      	strb	r2, [r3, #0]
		}
		if(switchUp()){
 8002d98:	f003 ffac 	bl	8006cf4 <switchUp>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d01c      	beq.n	8002ddc <myTask+0x17f4>
			band_selected = 1;
 8002da2:	4b35      	ldr	r3, [pc, #212]	; (8002e78 <myTask+0x1890>)
 8002da4:	2201      	movs	r2, #1
 8002da6:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 8002da8:	4b34      	ldr	r3, [pc, #208]	; (8002e7c <myTask+0x1894>)
 8002daa:	2200      	movs	r2, #0
 8002dac:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 8002dae:	4b34      	ldr	r3, [pc, #208]	; (8002e80 <myTask+0x1898>)
 8002db0:	2200      	movs	r2, #0
 8002db2:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 8002db4:	4b33      	ldr	r3, [pc, #204]	; (8002e84 <myTask+0x189c>)
 8002db6:	2200      	movs	r2, #0
 8002db8:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 8002dba:	4b33      	ldr	r3, [pc, #204]	; (8002e88 <myTask+0x18a0>)
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 8002dc0:	4b32      	ldr	r3, [pc, #200]	; (8002e8c <myTask+0x18a4>)
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 8002dc6:	4b32      	ldr	r3, [pc, #200]	; (8002e90 <myTask+0x18a8>)
 8002dc8:	2200      	movs	r2, #0
 8002dca:	701a      	strb	r2, [r3, #0]

			state_home = display_setting;
 8002dcc:	4b31      	ldr	r3, [pc, #196]	; (8002e94 <myTask+0x18ac>)
 8002dce:	2206      	movs	r2, #6
 8002dd0:	701a      	strb	r2, [r3, #0]
			last_state = band;
 8002dd2:	4b31      	ldr	r3, [pc, #196]	; (8002e98 <myTask+0x18b0>)
 8002dd4:	2207      	movs	r2, #7
 8002dd6:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;

			state_home = display_setting;
			last_state = l_gain;
		}
		break;
 8002dd8:	f000 bf9c 	b.w	8003d14 <myTask+0x272c>
		else if(switchDown()){
 8002ddc:	f003 ff06 	bl	8006bec <switchDown>
 8002de0:	4603      	mov	r3, r0
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d01c      	beq.n	8002e20 <myTask+0x1838>
			band_selected = 0;
 8002de6:	4b24      	ldr	r3, [pc, #144]	; (8002e78 <myTask+0x1890>)
 8002de8:	2200      	movs	r2, #0
 8002dea:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 8002dec:	4b23      	ldr	r3, [pc, #140]	; (8002e7c <myTask+0x1894>)
 8002dee:	2200      	movs	r2, #0
 8002df0:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 8002df2:	4b23      	ldr	r3, [pc, #140]	; (8002e80 <myTask+0x1898>)
 8002df4:	2200      	movs	r2, #0
 8002df6:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 8002df8:	4b22      	ldr	r3, [pc, #136]	; (8002e84 <myTask+0x189c>)
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 1;
 8002dfe:	4b22      	ldr	r3, [pc, #136]	; (8002e88 <myTask+0x18a0>)
 8002e00:	2201      	movs	r2, #1
 8002e02:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 8002e04:	4b21      	ldr	r3, [pc, #132]	; (8002e8c <myTask+0x18a4>)
 8002e06:	2200      	movs	r2, #0
 8002e08:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 8002e0a:	4b21      	ldr	r3, [pc, #132]	; (8002e90 <myTask+0x18a8>)
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	701a      	strb	r2, [r3, #0]
			state_home = display_setting;
 8002e10:	4b20      	ldr	r3, [pc, #128]	; (8002e94 <myTask+0x18ac>)
 8002e12:	2206      	movs	r2, #6
 8002e14:	701a      	strb	r2, [r3, #0]
			last_state = r_fc;
 8002e16:	4b20      	ldr	r3, [pc, #128]	; (8002e98 <myTask+0x18b0>)
 8002e18:	220b      	movs	r2, #11
 8002e1a:	701a      	strb	r2, [r3, #0]
		break;
 8002e1c:	f000 bf7a 	b.w	8003d14 <myTask+0x272c>
		else if(switchLeft() || switchRight()){
 8002e20:	f003 ff10 	bl	8006c44 <switchLeft>
 8002e24:	4603      	mov	r3, r0
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d105      	bne.n	8002e36 <myTask+0x184e>
 8002e2a:	f003 ff37 	bl	8006c9c <switchRight>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	f000 876f 	beq.w	8003d14 <myTask+0x272c>
			band_selected = 0;
 8002e36:	4b10      	ldr	r3, [pc, #64]	; (8002e78 <myTask+0x1890>)
 8002e38:	2200      	movs	r2, #0
 8002e3a:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 1;
 8002e3c:	4b0f      	ldr	r3, [pc, #60]	; (8002e7c <myTask+0x1894>)
 8002e3e:	2201      	movs	r2, #1
 8002e40:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 8002e42:	4b0f      	ldr	r3, [pc, #60]	; (8002e80 <myTask+0x1898>)
 8002e44:	2200      	movs	r2, #0
 8002e46:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 8002e48:	4b0e      	ldr	r3, [pc, #56]	; (8002e84 <myTask+0x189c>)
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 8002e4e:	4b0e      	ldr	r3, [pc, #56]	; (8002e88 <myTask+0x18a0>)
 8002e50:	2200      	movs	r2, #0
 8002e52:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 8002e54:	4b0d      	ldr	r3, [pc, #52]	; (8002e8c <myTask+0x18a4>)
 8002e56:	2200      	movs	r2, #0
 8002e58:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 8002e5a:	4b0d      	ldr	r3, [pc, #52]	; (8002e90 <myTask+0x18a8>)
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	701a      	strb	r2, [r3, #0]
			state_home = display_setting;
 8002e60:	4b0c      	ldr	r3, [pc, #48]	; (8002e94 <myTask+0x18ac>)
 8002e62:	2206      	movs	r2, #6
 8002e64:	701a      	strb	r2, [r3, #0]
			last_state = l_gain;
 8002e66:	4b0c      	ldr	r3, [pc, #48]	; (8002e98 <myTask+0x18b0>)
 8002e68:	2208      	movs	r2, #8
 8002e6a:	701a      	strb	r2, [r3, #0]
		break;
 8002e6c:	f000 bf52 	b.w	8003d14 <myTask+0x272c>
 8002e70:	9999999a 	.word	0x9999999a
 8002e74:	3fb99999 	.word	0x3fb99999
 8002e78:	20000017 	.word	0x20000017
 8002e7c:	200000c2 	.word	0x200000c2
 8002e80:	200000c3 	.word	0x200000c3
 8002e84:	200000c4 	.word	0x200000c4
 8002e88:	200000c5 	.word	0x200000c5
 8002e8c:	200000c6 	.word	0x200000c6
 8002e90:	200000c7 	.word	0x200000c7
 8002e94:	200004e0 	.word	0x200004e0
 8002e98:	20000016 	.word	0x20000016
 8002e9c:	20000540 	.word	0x20000540
 8002ea0:	20000b38 	.word	0x20000b38
 8002ea4:	20000794 	.word	0x20000794
 8002ea8:	c1400000 	.word	0xc1400000
 8002eac:	41400000 	.word	0x41400000

	case l_fc:
		if(encoderCW()){
 8002eb0:	f003 fe34 	bl	8006b1c <encoderCW>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	f000 80e9 	beq.w	800308e <myTask+0x1aa6>
			if(myPreset[EQ_preset].fc_L[EQ_band] >= 1000){
 8002ebc:	4bbc      	ldr	r3, [pc, #752]	; (80031b0 <myTask+0x1bc8>)
 8002ebe:	f993 3000 	ldrsb.w	r3, [r3]
 8002ec2:	461a      	mov	r2, r3
 8002ec4:	4bbb      	ldr	r3, [pc, #748]	; (80031b4 <myTask+0x1bcc>)
 8002ec6:	f993 3000 	ldrsb.w	r3, [r3]
 8002eca:	4618      	mov	r0, r3
 8002ecc:	49ba      	ldr	r1, [pc, #744]	; (80031b8 <myTask+0x1bd0>)
 8002ece:	4613      	mov	r3, r2
 8002ed0:	005b      	lsls	r3, r3, #1
 8002ed2:	4413      	add	r3, r2
 8002ed4:	00db      	lsls	r3, r3, #3
 8002ed6:	1a9b      	subs	r3, r3, r2
 8002ed8:	4403      	add	r3, r0
 8002eda:	3310      	adds	r3, #16
 8002edc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002ee0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002ee4:	d330      	bcc.n	8002f48 <myTask+0x1960>
				myPreset[EQ_preset].fc_L[EQ_band] += 100.0000000f;
 8002ee6:	4bb2      	ldr	r3, [pc, #712]	; (80031b0 <myTask+0x1bc8>)
 8002ee8:	f993 3000 	ldrsb.w	r3, [r3]
 8002eec:	461a      	mov	r2, r3
 8002eee:	4bb1      	ldr	r3, [pc, #708]	; (80031b4 <myTask+0x1bcc>)
 8002ef0:	f993 3000 	ldrsb.w	r3, [r3]
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	49b0      	ldr	r1, [pc, #704]	; (80031b8 <myTask+0x1bd0>)
 8002ef8:	4613      	mov	r3, r2
 8002efa:	005b      	lsls	r3, r3, #1
 8002efc:	4413      	add	r3, r2
 8002efe:	00db      	lsls	r3, r3, #3
 8002f00:	1a9b      	subs	r3, r3, r2
 8002f02:	4403      	add	r3, r0
 8002f04:	3310      	adds	r3, #16
 8002f06:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002f0a:	ee07 3a90 	vmov	s15, r3
 8002f0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f12:	ed9f 7aaa 	vldr	s14, [pc, #680]	; 80031bc <myTask+0x1bd4>
 8002f16:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002f1a:	4ba5      	ldr	r3, [pc, #660]	; (80031b0 <myTask+0x1bc8>)
 8002f1c:	f993 3000 	ldrsb.w	r3, [r3]
 8002f20:	461a      	mov	r2, r3
 8002f22:	4ba4      	ldr	r3, [pc, #656]	; (80031b4 <myTask+0x1bcc>)
 8002f24:	f993 3000 	ldrsb.w	r3, [r3]
 8002f28:	4618      	mov	r0, r3
 8002f2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f2e:	ee17 4a90 	vmov	r4, s15
 8002f32:	49a1      	ldr	r1, [pc, #644]	; (80031b8 <myTask+0x1bd0>)
 8002f34:	4613      	mov	r3, r2
 8002f36:	005b      	lsls	r3, r3, #1
 8002f38:	4413      	add	r3, r2
 8002f3a:	00db      	lsls	r3, r3, #3
 8002f3c:	1a9b      	subs	r3, r3, r2
 8002f3e:	4403      	add	r3, r0
 8002f40:	3310      	adds	r3, #16
 8002f42:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
 8002f46:	e074      	b.n	8003032 <myTask+0x1a4a>
			}
			else if(myPreset[EQ_preset].fc_L[EQ_band] >= 100){
 8002f48:	4b99      	ldr	r3, [pc, #612]	; (80031b0 <myTask+0x1bc8>)
 8002f4a:	f993 3000 	ldrsb.w	r3, [r3]
 8002f4e:	461a      	mov	r2, r3
 8002f50:	4b98      	ldr	r3, [pc, #608]	; (80031b4 <myTask+0x1bcc>)
 8002f52:	f993 3000 	ldrsb.w	r3, [r3]
 8002f56:	4618      	mov	r0, r3
 8002f58:	4997      	ldr	r1, [pc, #604]	; (80031b8 <myTask+0x1bd0>)
 8002f5a:	4613      	mov	r3, r2
 8002f5c:	005b      	lsls	r3, r3, #1
 8002f5e:	4413      	add	r3, r2
 8002f60:	00db      	lsls	r3, r3, #3
 8002f62:	1a9b      	subs	r3, r3, r2
 8002f64:	4403      	add	r3, r0
 8002f66:	3310      	adds	r3, #16
 8002f68:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002f6c:	2b63      	cmp	r3, #99	; 0x63
 8002f6e:	d930      	bls.n	8002fd2 <myTask+0x19ea>
				myPreset[EQ_preset].fc_L[EQ_band] += 10.0000000f;
 8002f70:	4b8f      	ldr	r3, [pc, #572]	; (80031b0 <myTask+0x1bc8>)
 8002f72:	f993 3000 	ldrsb.w	r3, [r3]
 8002f76:	461a      	mov	r2, r3
 8002f78:	4b8e      	ldr	r3, [pc, #568]	; (80031b4 <myTask+0x1bcc>)
 8002f7a:	f993 3000 	ldrsb.w	r3, [r3]
 8002f7e:	4618      	mov	r0, r3
 8002f80:	498d      	ldr	r1, [pc, #564]	; (80031b8 <myTask+0x1bd0>)
 8002f82:	4613      	mov	r3, r2
 8002f84:	005b      	lsls	r3, r3, #1
 8002f86:	4413      	add	r3, r2
 8002f88:	00db      	lsls	r3, r3, #3
 8002f8a:	1a9b      	subs	r3, r3, r2
 8002f8c:	4403      	add	r3, r0
 8002f8e:	3310      	adds	r3, #16
 8002f90:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002f94:	ee07 3a90 	vmov	s15, r3
 8002f98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f9c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002fa0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002fa4:	4b82      	ldr	r3, [pc, #520]	; (80031b0 <myTask+0x1bc8>)
 8002fa6:	f993 3000 	ldrsb.w	r3, [r3]
 8002faa:	461a      	mov	r2, r3
 8002fac:	4b81      	ldr	r3, [pc, #516]	; (80031b4 <myTask+0x1bcc>)
 8002fae:	f993 3000 	ldrsb.w	r3, [r3]
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002fb8:	ee17 4a90 	vmov	r4, s15
 8002fbc:	497e      	ldr	r1, [pc, #504]	; (80031b8 <myTask+0x1bd0>)
 8002fbe:	4613      	mov	r3, r2
 8002fc0:	005b      	lsls	r3, r3, #1
 8002fc2:	4413      	add	r3, r2
 8002fc4:	00db      	lsls	r3, r3, #3
 8002fc6:	1a9b      	subs	r3, r3, r2
 8002fc8:	4403      	add	r3, r0
 8002fca:	3310      	adds	r3, #16
 8002fcc:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
 8002fd0:	e02f      	b.n	8003032 <myTask+0x1a4a>
			}
			else{
				myPreset[EQ_preset].fc_L[EQ_band] += 1.0000000f;
 8002fd2:	4b77      	ldr	r3, [pc, #476]	; (80031b0 <myTask+0x1bc8>)
 8002fd4:	f993 3000 	ldrsb.w	r3, [r3]
 8002fd8:	461a      	mov	r2, r3
 8002fda:	4b76      	ldr	r3, [pc, #472]	; (80031b4 <myTask+0x1bcc>)
 8002fdc:	f993 3000 	ldrsb.w	r3, [r3]
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	4975      	ldr	r1, [pc, #468]	; (80031b8 <myTask+0x1bd0>)
 8002fe4:	4613      	mov	r3, r2
 8002fe6:	005b      	lsls	r3, r3, #1
 8002fe8:	4413      	add	r3, r2
 8002fea:	00db      	lsls	r3, r3, #3
 8002fec:	1a9b      	subs	r3, r3, r2
 8002fee:	4403      	add	r3, r0
 8002ff0:	3310      	adds	r3, #16
 8002ff2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002ff6:	ee07 3a90 	vmov	s15, r3
 8002ffa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ffe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003002:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003006:	4b6a      	ldr	r3, [pc, #424]	; (80031b0 <myTask+0x1bc8>)
 8003008:	f993 3000 	ldrsb.w	r3, [r3]
 800300c:	461a      	mov	r2, r3
 800300e:	4b69      	ldr	r3, [pc, #420]	; (80031b4 <myTask+0x1bcc>)
 8003010:	f993 3000 	ldrsb.w	r3, [r3]
 8003014:	4618      	mov	r0, r3
 8003016:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800301a:	ee17 4a90 	vmov	r4, s15
 800301e:	4966      	ldr	r1, [pc, #408]	; (80031b8 <myTask+0x1bd0>)
 8003020:	4613      	mov	r3, r2
 8003022:	005b      	lsls	r3, r3, #1
 8003024:	4413      	add	r3, r2
 8003026:	00db      	lsls	r3, r3, #3
 8003028:	1a9b      	subs	r3, r3, r2
 800302a:	4403      	add	r3, r0
 800302c:	3310      	adds	r3, #16
 800302e:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
			}

			if(myPreset[EQ_preset].fc_L[EQ_band] > 16000){
 8003032:	4b5f      	ldr	r3, [pc, #380]	; (80031b0 <myTask+0x1bc8>)
 8003034:	f993 3000 	ldrsb.w	r3, [r3]
 8003038:	461a      	mov	r2, r3
 800303a:	4b5e      	ldr	r3, [pc, #376]	; (80031b4 <myTask+0x1bcc>)
 800303c:	f993 3000 	ldrsb.w	r3, [r3]
 8003040:	4618      	mov	r0, r3
 8003042:	495d      	ldr	r1, [pc, #372]	; (80031b8 <myTask+0x1bd0>)
 8003044:	4613      	mov	r3, r2
 8003046:	005b      	lsls	r3, r3, #1
 8003048:	4413      	add	r3, r2
 800304a:	00db      	lsls	r3, r3, #3
 800304c:	1a9b      	subs	r3, r3, r2
 800304e:	4403      	add	r3, r0
 8003050:	3310      	adds	r3, #16
 8003052:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003056:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 800305a:	d912      	bls.n	8003082 <myTask+0x1a9a>
				myPreset[EQ_preset].fc_L[EQ_band] = 50;
 800305c:	4b54      	ldr	r3, [pc, #336]	; (80031b0 <myTask+0x1bc8>)
 800305e:	f993 3000 	ldrsb.w	r3, [r3]
 8003062:	461a      	mov	r2, r3
 8003064:	4b53      	ldr	r3, [pc, #332]	; (80031b4 <myTask+0x1bcc>)
 8003066:	f993 3000 	ldrsb.w	r3, [r3]
 800306a:	4618      	mov	r0, r3
 800306c:	4952      	ldr	r1, [pc, #328]	; (80031b8 <myTask+0x1bd0>)
 800306e:	4613      	mov	r3, r2
 8003070:	005b      	lsls	r3, r3, #1
 8003072:	4413      	add	r3, r2
 8003074:	00db      	lsls	r3, r3, #3
 8003076:	1a9b      	subs	r3, r3, r2
 8003078:	4403      	add	r3, r0
 800307a:	3310      	adds	r3, #16
 800307c:	2232      	movs	r2, #50	; 0x32
 800307e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			}

			state_home = display_setting;
 8003082:	4b4f      	ldr	r3, [pc, #316]	; (80031c0 <myTask+0x1bd8>)
 8003084:	2206      	movs	r2, #6
 8003086:	701a      	strb	r2, [r3, #0]
			last_state = l_fc;
 8003088:	4b4e      	ldr	r3, [pc, #312]	; (80031c4 <myTask+0x1bdc>)
 800308a:	220a      	movs	r2, #10
 800308c:	701a      	strb	r2, [r3, #0]
		}
		if(encoderCCW()){
 800308e:	f003 fd79 	bl	8006b84 <encoderCCW>
 8003092:	4603      	mov	r3, r0
 8003094:	2b00      	cmp	r3, #0
 8003096:	f000 80f5 	beq.w	8003284 <myTask+0x1c9c>
			if(myPreset[EQ_preset].fc_L[EQ_band] >= 1000){
 800309a:	4b45      	ldr	r3, [pc, #276]	; (80031b0 <myTask+0x1bc8>)
 800309c:	f993 3000 	ldrsb.w	r3, [r3]
 80030a0:	461a      	mov	r2, r3
 80030a2:	4b44      	ldr	r3, [pc, #272]	; (80031b4 <myTask+0x1bcc>)
 80030a4:	f993 3000 	ldrsb.w	r3, [r3]
 80030a8:	4618      	mov	r0, r3
 80030aa:	4943      	ldr	r1, [pc, #268]	; (80031b8 <myTask+0x1bd0>)
 80030ac:	4613      	mov	r3, r2
 80030ae:	005b      	lsls	r3, r3, #1
 80030b0:	4413      	add	r3, r2
 80030b2:	00db      	lsls	r3, r3, #3
 80030b4:	1a9b      	subs	r3, r3, r2
 80030b6:	4403      	add	r3, r0
 80030b8:	3310      	adds	r3, #16
 80030ba:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80030be:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80030c2:	d330      	bcc.n	8003126 <myTask+0x1b3e>
				myPreset[EQ_preset].fc_L[EQ_band] -= 100.0000000f;
 80030c4:	4b3a      	ldr	r3, [pc, #232]	; (80031b0 <myTask+0x1bc8>)
 80030c6:	f993 3000 	ldrsb.w	r3, [r3]
 80030ca:	461a      	mov	r2, r3
 80030cc:	4b39      	ldr	r3, [pc, #228]	; (80031b4 <myTask+0x1bcc>)
 80030ce:	f993 3000 	ldrsb.w	r3, [r3]
 80030d2:	4618      	mov	r0, r3
 80030d4:	4938      	ldr	r1, [pc, #224]	; (80031b8 <myTask+0x1bd0>)
 80030d6:	4613      	mov	r3, r2
 80030d8:	005b      	lsls	r3, r3, #1
 80030da:	4413      	add	r3, r2
 80030dc:	00db      	lsls	r3, r3, #3
 80030de:	1a9b      	subs	r3, r3, r2
 80030e0:	4403      	add	r3, r0
 80030e2:	3310      	adds	r3, #16
 80030e4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80030e8:	ee07 3a90 	vmov	s15, r3
 80030ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030f0:	ed9f 7a32 	vldr	s14, [pc, #200]	; 80031bc <myTask+0x1bd4>
 80030f4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80030f8:	4b2d      	ldr	r3, [pc, #180]	; (80031b0 <myTask+0x1bc8>)
 80030fa:	f993 3000 	ldrsb.w	r3, [r3]
 80030fe:	461a      	mov	r2, r3
 8003100:	4b2c      	ldr	r3, [pc, #176]	; (80031b4 <myTask+0x1bcc>)
 8003102:	f993 3000 	ldrsb.w	r3, [r3]
 8003106:	4618      	mov	r0, r3
 8003108:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800310c:	ee17 4a90 	vmov	r4, s15
 8003110:	4929      	ldr	r1, [pc, #164]	; (80031b8 <myTask+0x1bd0>)
 8003112:	4613      	mov	r3, r2
 8003114:	005b      	lsls	r3, r3, #1
 8003116:	4413      	add	r3, r2
 8003118:	00db      	lsls	r3, r3, #3
 800311a:	1a9b      	subs	r3, r3, r2
 800311c:	4403      	add	r3, r0
 800311e:	3310      	adds	r3, #16
 8003120:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
 8003124:	e080      	b.n	8003228 <myTask+0x1c40>
			}
			else if(myPreset[EQ_preset].fc_L[EQ_band] >= 100){
 8003126:	4b22      	ldr	r3, [pc, #136]	; (80031b0 <myTask+0x1bc8>)
 8003128:	f993 3000 	ldrsb.w	r3, [r3]
 800312c:	461a      	mov	r2, r3
 800312e:	4b21      	ldr	r3, [pc, #132]	; (80031b4 <myTask+0x1bcc>)
 8003130:	f993 3000 	ldrsb.w	r3, [r3]
 8003134:	4618      	mov	r0, r3
 8003136:	4920      	ldr	r1, [pc, #128]	; (80031b8 <myTask+0x1bd0>)
 8003138:	4613      	mov	r3, r2
 800313a:	005b      	lsls	r3, r3, #1
 800313c:	4413      	add	r3, r2
 800313e:	00db      	lsls	r3, r3, #3
 8003140:	1a9b      	subs	r3, r3, r2
 8003142:	4403      	add	r3, r0
 8003144:	3310      	adds	r3, #16
 8003146:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800314a:	2b63      	cmp	r3, #99	; 0x63
 800314c:	d93c      	bls.n	80031c8 <myTask+0x1be0>
				myPreset[EQ_preset].fc_L[EQ_band] -= 10.0000000f;
 800314e:	4b18      	ldr	r3, [pc, #96]	; (80031b0 <myTask+0x1bc8>)
 8003150:	f993 3000 	ldrsb.w	r3, [r3]
 8003154:	461a      	mov	r2, r3
 8003156:	4b17      	ldr	r3, [pc, #92]	; (80031b4 <myTask+0x1bcc>)
 8003158:	f993 3000 	ldrsb.w	r3, [r3]
 800315c:	4618      	mov	r0, r3
 800315e:	4916      	ldr	r1, [pc, #88]	; (80031b8 <myTask+0x1bd0>)
 8003160:	4613      	mov	r3, r2
 8003162:	005b      	lsls	r3, r3, #1
 8003164:	4413      	add	r3, r2
 8003166:	00db      	lsls	r3, r3, #3
 8003168:	1a9b      	subs	r3, r3, r2
 800316a:	4403      	add	r3, r0
 800316c:	3310      	adds	r3, #16
 800316e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003172:	ee07 3a90 	vmov	s15, r3
 8003176:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800317a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800317e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003182:	4b0b      	ldr	r3, [pc, #44]	; (80031b0 <myTask+0x1bc8>)
 8003184:	f993 3000 	ldrsb.w	r3, [r3]
 8003188:	461a      	mov	r2, r3
 800318a:	4b0a      	ldr	r3, [pc, #40]	; (80031b4 <myTask+0x1bcc>)
 800318c:	f993 3000 	ldrsb.w	r3, [r3]
 8003190:	4618      	mov	r0, r3
 8003192:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003196:	ee17 4a90 	vmov	r4, s15
 800319a:	4907      	ldr	r1, [pc, #28]	; (80031b8 <myTask+0x1bd0>)
 800319c:	4613      	mov	r3, r2
 800319e:	005b      	lsls	r3, r3, #1
 80031a0:	4413      	add	r3, r2
 80031a2:	00db      	lsls	r3, r3, #3
 80031a4:	1a9b      	subs	r3, r3, r2
 80031a6:	4403      	add	r3, r0
 80031a8:	3310      	adds	r3, #16
 80031aa:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
 80031ae:	e03b      	b.n	8003228 <myTask+0x1c40>
 80031b0:	20000540 	.word	0x20000540
 80031b4:	20000b38 	.word	0x20000b38
 80031b8:	20000794 	.word	0x20000794
 80031bc:	42c80000 	.word	0x42c80000
 80031c0:	200004e0 	.word	0x200004e0
 80031c4:	20000016 	.word	0x20000016
			}
			else{
				myPreset[EQ_preset].fc_L[EQ_band] -= 1.0000000f;
 80031c8:	4bb8      	ldr	r3, [pc, #736]	; (80034ac <myTask+0x1ec4>)
 80031ca:	f993 3000 	ldrsb.w	r3, [r3]
 80031ce:	461a      	mov	r2, r3
 80031d0:	4bb7      	ldr	r3, [pc, #732]	; (80034b0 <myTask+0x1ec8>)
 80031d2:	f993 3000 	ldrsb.w	r3, [r3]
 80031d6:	4618      	mov	r0, r3
 80031d8:	49b6      	ldr	r1, [pc, #728]	; (80034b4 <myTask+0x1ecc>)
 80031da:	4613      	mov	r3, r2
 80031dc:	005b      	lsls	r3, r3, #1
 80031de:	4413      	add	r3, r2
 80031e0:	00db      	lsls	r3, r3, #3
 80031e2:	1a9b      	subs	r3, r3, r2
 80031e4:	4403      	add	r3, r0
 80031e6:	3310      	adds	r3, #16
 80031e8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80031ec:	ee07 3a90 	vmov	s15, r3
 80031f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031f4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80031f8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80031fc:	4bab      	ldr	r3, [pc, #684]	; (80034ac <myTask+0x1ec4>)
 80031fe:	f993 3000 	ldrsb.w	r3, [r3]
 8003202:	461a      	mov	r2, r3
 8003204:	4baa      	ldr	r3, [pc, #680]	; (80034b0 <myTask+0x1ec8>)
 8003206:	f993 3000 	ldrsb.w	r3, [r3]
 800320a:	4618      	mov	r0, r3
 800320c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003210:	ee17 4a90 	vmov	r4, s15
 8003214:	49a7      	ldr	r1, [pc, #668]	; (80034b4 <myTask+0x1ecc>)
 8003216:	4613      	mov	r3, r2
 8003218:	005b      	lsls	r3, r3, #1
 800321a:	4413      	add	r3, r2
 800321c:	00db      	lsls	r3, r3, #3
 800321e:	1a9b      	subs	r3, r3, r2
 8003220:	4403      	add	r3, r0
 8003222:	3310      	adds	r3, #16
 8003224:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
			}

			if(myPreset[EQ_preset].fc_L[EQ_band] < 50){
 8003228:	4ba0      	ldr	r3, [pc, #640]	; (80034ac <myTask+0x1ec4>)
 800322a:	f993 3000 	ldrsb.w	r3, [r3]
 800322e:	461a      	mov	r2, r3
 8003230:	4b9f      	ldr	r3, [pc, #636]	; (80034b0 <myTask+0x1ec8>)
 8003232:	f993 3000 	ldrsb.w	r3, [r3]
 8003236:	4618      	mov	r0, r3
 8003238:	499e      	ldr	r1, [pc, #632]	; (80034b4 <myTask+0x1ecc>)
 800323a:	4613      	mov	r3, r2
 800323c:	005b      	lsls	r3, r3, #1
 800323e:	4413      	add	r3, r2
 8003240:	00db      	lsls	r3, r3, #3
 8003242:	1a9b      	subs	r3, r3, r2
 8003244:	4403      	add	r3, r0
 8003246:	3310      	adds	r3, #16
 8003248:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800324c:	2b31      	cmp	r3, #49	; 0x31
 800324e:	d813      	bhi.n	8003278 <myTask+0x1c90>
				myPreset[EQ_preset].fc_L[EQ_band] = 16000;
 8003250:	4b96      	ldr	r3, [pc, #600]	; (80034ac <myTask+0x1ec4>)
 8003252:	f993 3000 	ldrsb.w	r3, [r3]
 8003256:	461a      	mov	r2, r3
 8003258:	4b95      	ldr	r3, [pc, #596]	; (80034b0 <myTask+0x1ec8>)
 800325a:	f993 3000 	ldrsb.w	r3, [r3]
 800325e:	4618      	mov	r0, r3
 8003260:	4994      	ldr	r1, [pc, #592]	; (80034b4 <myTask+0x1ecc>)
 8003262:	4613      	mov	r3, r2
 8003264:	005b      	lsls	r3, r3, #1
 8003266:	4413      	add	r3, r2
 8003268:	00db      	lsls	r3, r3, #3
 800326a:	1a9b      	subs	r3, r3, r2
 800326c:	4403      	add	r3, r0
 800326e:	3310      	adds	r3, #16
 8003270:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8003274:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			}
			state_home = display_setting;
 8003278:	4b8f      	ldr	r3, [pc, #572]	; (80034b8 <myTask+0x1ed0>)
 800327a:	2206      	movs	r2, #6
 800327c:	701a      	strb	r2, [r3, #0]
			last_state = l_fc;
 800327e:	4b8f      	ldr	r3, [pc, #572]	; (80034bc <myTask+0x1ed4>)
 8003280:	220a      	movs	r2, #10
 8003282:	701a      	strb	r2, [r3, #0]
		}
		if(switchUp()){
 8003284:	f003 fd36 	bl	8006cf4 <switchUp>
 8003288:	4603      	mov	r3, r0
 800328a:	2b00      	cmp	r3, #0
 800328c:	d01c      	beq.n	80032c8 <myTask+0x1ce0>
			band_selected = 0;
 800328e:	4b8c      	ldr	r3, [pc, #560]	; (80034c0 <myTask+0x1ed8>)
 8003290:	2200      	movs	r2, #0
 8003292:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 1;
 8003294:	4b8b      	ldr	r3, [pc, #556]	; (80034c4 <myTask+0x1edc>)
 8003296:	2201      	movs	r2, #1
 8003298:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 800329a:	4b8b      	ldr	r3, [pc, #556]	; (80034c8 <myTask+0x1ee0>)
 800329c:	2200      	movs	r2, #0
 800329e:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 80032a0:	4b8a      	ldr	r3, [pc, #552]	; (80034cc <myTask+0x1ee4>)
 80032a2:	2200      	movs	r2, #0
 80032a4:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 80032a6:	4b8a      	ldr	r3, [pc, #552]	; (80034d0 <myTask+0x1ee8>)
 80032a8:	2200      	movs	r2, #0
 80032aa:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 80032ac:	4b89      	ldr	r3, [pc, #548]	; (80034d4 <myTask+0x1eec>)
 80032ae:	2200      	movs	r2, #0
 80032b0:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 80032b2:	4b89      	ldr	r3, [pc, #548]	; (80034d8 <myTask+0x1ef0>)
 80032b4:	2200      	movs	r2, #0
 80032b6:	701a      	strb	r2, [r3, #0]

			state_home = display_setting;
 80032b8:	4b7f      	ldr	r3, [pc, #508]	; (80034b8 <myTask+0x1ed0>)
 80032ba:	2206      	movs	r2, #6
 80032bc:	701a      	strb	r2, [r3, #0]
			last_state = l_gain;
 80032be:	4b7f      	ldr	r3, [pc, #508]	; (80034bc <myTask+0x1ed4>)
 80032c0:	2208      	movs	r2, #8
 80032c2:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;

			state_home = display_setting;
			last_state = r_fc;
		}
		break;
 80032c4:	f000 bd28 	b.w	8003d18 <myTask+0x2730>
		else if(switchDown()){
 80032c8:	f003 fc90 	bl	8006bec <switchDown>
 80032cc:	4603      	mov	r3, r0
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d043      	beq.n	800335a <myTask+0x1d72>
			if((EQ_band > 0) && (EQ_band <4)){
 80032d2:	4b77      	ldr	r3, [pc, #476]	; (80034b0 <myTask+0x1ec8>)
 80032d4:	f993 3000 	ldrsb.w	r3, [r3]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	dd21      	ble.n	8003320 <myTask+0x1d38>
 80032dc:	4b74      	ldr	r3, [pc, #464]	; (80034b0 <myTask+0x1ec8>)
 80032de:	f993 3000 	ldrsb.w	r3, [r3]
 80032e2:	2b03      	cmp	r3, #3
 80032e4:	dc1c      	bgt.n	8003320 <myTask+0x1d38>
				band_selected = 0;
 80032e6:	4b76      	ldr	r3, [pc, #472]	; (80034c0 <myTask+0x1ed8>)
 80032e8:	2200      	movs	r2, #0
 80032ea:	701a      	strb	r2, [r3, #0]
				l_gain_selected = 0;
 80032ec:	4b75      	ldr	r3, [pc, #468]	; (80034c4 <myTask+0x1edc>)
 80032ee:	2200      	movs	r2, #0
 80032f0:	701a      	strb	r2, [r3, #0]
				r_gain_selected = 0;
 80032f2:	4b75      	ldr	r3, [pc, #468]	; (80034c8 <myTask+0x1ee0>)
 80032f4:	2200      	movs	r2, #0
 80032f6:	701a      	strb	r2, [r3, #0]
				l_fc_selected = 0;
 80032f8:	4b74      	ldr	r3, [pc, #464]	; (80034cc <myTask+0x1ee4>)
 80032fa:	2200      	movs	r2, #0
 80032fc:	701a      	strb	r2, [r3, #0]
				r_fc_selected = 0;
 80032fe:	4b74      	ldr	r3, [pc, #464]	; (80034d0 <myTask+0x1ee8>)
 8003300:	2200      	movs	r2, #0
 8003302:	701a      	strb	r2, [r3, #0]
				l_bw_selected = 1;
 8003304:	4b73      	ldr	r3, [pc, #460]	; (80034d4 <myTask+0x1eec>)
 8003306:	2201      	movs	r2, #1
 8003308:	701a      	strb	r2, [r3, #0]
				r_bw_selected = 0;
 800330a:	4b73      	ldr	r3, [pc, #460]	; (80034d8 <myTask+0x1ef0>)
 800330c:	2200      	movs	r2, #0
 800330e:	701a      	strb	r2, [r3, #0]
				state_home = display_setting;
 8003310:	4b69      	ldr	r3, [pc, #420]	; (80034b8 <myTask+0x1ed0>)
 8003312:	2206      	movs	r2, #6
 8003314:	701a      	strb	r2, [r3, #0]
				last_state = l_bw;
 8003316:	4b69      	ldr	r3, [pc, #420]	; (80034bc <myTask+0x1ed4>)
 8003318:	220c      	movs	r2, #12
 800331a:	701a      	strb	r2, [r3, #0]
		break;
 800331c:	f000 bcfc 	b.w	8003d18 <myTask+0x2730>
				band_selected = 1;
 8003320:	4b67      	ldr	r3, [pc, #412]	; (80034c0 <myTask+0x1ed8>)
 8003322:	2201      	movs	r2, #1
 8003324:	701a      	strb	r2, [r3, #0]
				l_gain_selected = 0;
 8003326:	4b67      	ldr	r3, [pc, #412]	; (80034c4 <myTask+0x1edc>)
 8003328:	2200      	movs	r2, #0
 800332a:	701a      	strb	r2, [r3, #0]
				r_gain_selected = 0;
 800332c:	4b66      	ldr	r3, [pc, #408]	; (80034c8 <myTask+0x1ee0>)
 800332e:	2200      	movs	r2, #0
 8003330:	701a      	strb	r2, [r3, #0]
				l_fc_selected = 0;
 8003332:	4b66      	ldr	r3, [pc, #408]	; (80034cc <myTask+0x1ee4>)
 8003334:	2200      	movs	r2, #0
 8003336:	701a      	strb	r2, [r3, #0]
				r_fc_selected = 0;
 8003338:	4b65      	ldr	r3, [pc, #404]	; (80034d0 <myTask+0x1ee8>)
 800333a:	2200      	movs	r2, #0
 800333c:	701a      	strb	r2, [r3, #0]
				l_bw_selected = 0;
 800333e:	4b65      	ldr	r3, [pc, #404]	; (80034d4 <myTask+0x1eec>)
 8003340:	2200      	movs	r2, #0
 8003342:	701a      	strb	r2, [r3, #0]
				r_bw_selected = 0;
 8003344:	4b64      	ldr	r3, [pc, #400]	; (80034d8 <myTask+0x1ef0>)
 8003346:	2200      	movs	r2, #0
 8003348:	701a      	strb	r2, [r3, #0]
				state_home = display_setting;
 800334a:	4b5b      	ldr	r3, [pc, #364]	; (80034b8 <myTask+0x1ed0>)
 800334c:	2206      	movs	r2, #6
 800334e:	701a      	strb	r2, [r3, #0]
				last_state = band;
 8003350:	4b5a      	ldr	r3, [pc, #360]	; (80034bc <myTask+0x1ed4>)
 8003352:	2207      	movs	r2, #7
 8003354:	701a      	strb	r2, [r3, #0]
		break;
 8003356:	f000 bcdf 	b.w	8003d18 <myTask+0x2730>
		else if(switchLeft() || switchRight()){
 800335a:	f003 fc73 	bl	8006c44 <switchLeft>
 800335e:	4603      	mov	r3, r0
 8003360:	2b00      	cmp	r3, #0
 8003362:	d105      	bne.n	8003370 <myTask+0x1d88>
 8003364:	f003 fc9a 	bl	8006c9c <switchRight>
 8003368:	4603      	mov	r3, r0
 800336a:	2b00      	cmp	r3, #0
 800336c:	f000 84d4 	beq.w	8003d18 <myTask+0x2730>
			band_selected = 0;
 8003370:	4b53      	ldr	r3, [pc, #332]	; (80034c0 <myTask+0x1ed8>)
 8003372:	2200      	movs	r2, #0
 8003374:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 8003376:	4b53      	ldr	r3, [pc, #332]	; (80034c4 <myTask+0x1edc>)
 8003378:	2200      	movs	r2, #0
 800337a:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 800337c:	4b52      	ldr	r3, [pc, #328]	; (80034c8 <myTask+0x1ee0>)
 800337e:	2200      	movs	r2, #0
 8003380:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 8003382:	4b52      	ldr	r3, [pc, #328]	; (80034cc <myTask+0x1ee4>)
 8003384:	2200      	movs	r2, #0
 8003386:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 1;
 8003388:	4b51      	ldr	r3, [pc, #324]	; (80034d0 <myTask+0x1ee8>)
 800338a:	2201      	movs	r2, #1
 800338c:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 800338e:	4b51      	ldr	r3, [pc, #324]	; (80034d4 <myTask+0x1eec>)
 8003390:	2200      	movs	r2, #0
 8003392:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 8003394:	4b50      	ldr	r3, [pc, #320]	; (80034d8 <myTask+0x1ef0>)
 8003396:	2200      	movs	r2, #0
 8003398:	701a      	strb	r2, [r3, #0]
			state_home = display_setting;
 800339a:	4b47      	ldr	r3, [pc, #284]	; (80034b8 <myTask+0x1ed0>)
 800339c:	2206      	movs	r2, #6
 800339e:	701a      	strb	r2, [r3, #0]
			last_state = r_fc;
 80033a0:	4b46      	ldr	r3, [pc, #280]	; (80034bc <myTask+0x1ed4>)
 80033a2:	220b      	movs	r2, #11
 80033a4:	701a      	strb	r2, [r3, #0]
		break;
 80033a6:	f000 bcb7 	b.w	8003d18 <myTask+0x2730>

	case r_fc:
		if(encoderCW()){
 80033aa:	f003 fbb7 	bl	8006b1c <encoderCW>
 80033ae:	4603      	mov	r3, r0
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	f000 80e9 	beq.w	8003588 <myTask+0x1fa0>
			if(myPreset[EQ_preset].fc_R[EQ_band] >= 1000){
 80033b6:	4b3d      	ldr	r3, [pc, #244]	; (80034ac <myTask+0x1ec4>)
 80033b8:	f993 3000 	ldrsb.w	r3, [r3]
 80033bc:	461a      	mov	r2, r3
 80033be:	4b3c      	ldr	r3, [pc, #240]	; (80034b0 <myTask+0x1ec8>)
 80033c0:	f993 3000 	ldrsb.w	r3, [r3]
 80033c4:	4618      	mov	r0, r3
 80033c6:	493b      	ldr	r1, [pc, #236]	; (80034b4 <myTask+0x1ecc>)
 80033c8:	4613      	mov	r3, r2
 80033ca:	005b      	lsls	r3, r3, #1
 80033cc:	4413      	add	r3, r2
 80033ce:	00db      	lsls	r3, r3, #3
 80033d0:	1a9b      	subs	r3, r3, r2
 80033d2:	4403      	add	r3, r0
 80033d4:	330a      	adds	r3, #10
 80033d6:	009b      	lsls	r3, r3, #2
 80033d8:	440b      	add	r3, r1
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80033e0:	d327      	bcc.n	8003432 <myTask+0x1e4a>
				myPreset[EQ_preset].fc_R[EQ_band] += 100;
 80033e2:	4b32      	ldr	r3, [pc, #200]	; (80034ac <myTask+0x1ec4>)
 80033e4:	f993 3000 	ldrsb.w	r3, [r3]
 80033e8:	461a      	mov	r2, r3
 80033ea:	4b31      	ldr	r3, [pc, #196]	; (80034b0 <myTask+0x1ec8>)
 80033ec:	f993 3000 	ldrsb.w	r3, [r3]
 80033f0:	4618      	mov	r0, r3
 80033f2:	4930      	ldr	r1, [pc, #192]	; (80034b4 <myTask+0x1ecc>)
 80033f4:	4613      	mov	r3, r2
 80033f6:	005b      	lsls	r3, r3, #1
 80033f8:	4413      	add	r3, r2
 80033fa:	00db      	lsls	r3, r3, #3
 80033fc:	1a9b      	subs	r3, r3, r2
 80033fe:	4403      	add	r3, r0
 8003400:	330a      	adds	r3, #10
 8003402:	009b      	lsls	r3, r3, #2
 8003404:	440b      	add	r3, r1
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	4a28      	ldr	r2, [pc, #160]	; (80034ac <myTask+0x1ec4>)
 800340a:	f992 2000 	ldrsb.w	r2, [r2]
 800340e:	4928      	ldr	r1, [pc, #160]	; (80034b0 <myTask+0x1ec8>)
 8003410:	f991 1000 	ldrsb.w	r1, [r1]
 8003414:	460c      	mov	r4, r1
 8003416:	f103 0164 	add.w	r1, r3, #100	; 0x64
 800341a:	4826      	ldr	r0, [pc, #152]	; (80034b4 <myTask+0x1ecc>)
 800341c:	4613      	mov	r3, r2
 800341e:	005b      	lsls	r3, r3, #1
 8003420:	4413      	add	r3, r2
 8003422:	00db      	lsls	r3, r3, #3
 8003424:	1a9b      	subs	r3, r3, r2
 8003426:	4423      	add	r3, r4
 8003428:	330a      	adds	r3, #10
 800342a:	009b      	lsls	r3, r3, #2
 800342c:	4403      	add	r3, r0
 800342e:	6059      	str	r1, [r3, #4]
 8003430:	e07a      	b.n	8003528 <myTask+0x1f40>
			}
			else if(myPreset[EQ_preset].fc_R[EQ_band] >= 100){
 8003432:	4b1e      	ldr	r3, [pc, #120]	; (80034ac <myTask+0x1ec4>)
 8003434:	f993 3000 	ldrsb.w	r3, [r3]
 8003438:	461a      	mov	r2, r3
 800343a:	4b1d      	ldr	r3, [pc, #116]	; (80034b0 <myTask+0x1ec8>)
 800343c:	f993 3000 	ldrsb.w	r3, [r3]
 8003440:	4618      	mov	r0, r3
 8003442:	491c      	ldr	r1, [pc, #112]	; (80034b4 <myTask+0x1ecc>)
 8003444:	4613      	mov	r3, r2
 8003446:	005b      	lsls	r3, r3, #1
 8003448:	4413      	add	r3, r2
 800344a:	00db      	lsls	r3, r3, #3
 800344c:	1a9b      	subs	r3, r3, r2
 800344e:	4403      	add	r3, r0
 8003450:	330a      	adds	r3, #10
 8003452:	009b      	lsls	r3, r3, #2
 8003454:	440b      	add	r3, r1
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	2b63      	cmp	r3, #99	; 0x63
 800345a:	d93f      	bls.n	80034dc <myTask+0x1ef4>
				myPreset[EQ_preset].fc_R[EQ_band] += 10;
 800345c:	4b13      	ldr	r3, [pc, #76]	; (80034ac <myTask+0x1ec4>)
 800345e:	f993 3000 	ldrsb.w	r3, [r3]
 8003462:	461a      	mov	r2, r3
 8003464:	4b12      	ldr	r3, [pc, #72]	; (80034b0 <myTask+0x1ec8>)
 8003466:	f993 3000 	ldrsb.w	r3, [r3]
 800346a:	4618      	mov	r0, r3
 800346c:	4911      	ldr	r1, [pc, #68]	; (80034b4 <myTask+0x1ecc>)
 800346e:	4613      	mov	r3, r2
 8003470:	005b      	lsls	r3, r3, #1
 8003472:	4413      	add	r3, r2
 8003474:	00db      	lsls	r3, r3, #3
 8003476:	1a9b      	subs	r3, r3, r2
 8003478:	4403      	add	r3, r0
 800347a:	330a      	adds	r3, #10
 800347c:	009b      	lsls	r3, r3, #2
 800347e:	440b      	add	r3, r1
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	4a0a      	ldr	r2, [pc, #40]	; (80034ac <myTask+0x1ec4>)
 8003484:	f992 2000 	ldrsb.w	r2, [r2]
 8003488:	4909      	ldr	r1, [pc, #36]	; (80034b0 <myTask+0x1ec8>)
 800348a:	f991 1000 	ldrsb.w	r1, [r1]
 800348e:	460c      	mov	r4, r1
 8003490:	f103 010a 	add.w	r1, r3, #10
 8003494:	4807      	ldr	r0, [pc, #28]	; (80034b4 <myTask+0x1ecc>)
 8003496:	4613      	mov	r3, r2
 8003498:	005b      	lsls	r3, r3, #1
 800349a:	4413      	add	r3, r2
 800349c:	00db      	lsls	r3, r3, #3
 800349e:	1a9b      	subs	r3, r3, r2
 80034a0:	4423      	add	r3, r4
 80034a2:	330a      	adds	r3, #10
 80034a4:	009b      	lsls	r3, r3, #2
 80034a6:	4403      	add	r3, r0
 80034a8:	6059      	str	r1, [r3, #4]
 80034aa:	e03d      	b.n	8003528 <myTask+0x1f40>
 80034ac:	20000540 	.word	0x20000540
 80034b0:	20000b38 	.word	0x20000b38
 80034b4:	20000794 	.word	0x20000794
 80034b8:	200004e0 	.word	0x200004e0
 80034bc:	20000016 	.word	0x20000016
 80034c0:	20000017 	.word	0x20000017
 80034c4:	200000c2 	.word	0x200000c2
 80034c8:	200000c3 	.word	0x200000c3
 80034cc:	200000c4 	.word	0x200000c4
 80034d0:	200000c5 	.word	0x200000c5
 80034d4:	200000c6 	.word	0x200000c6
 80034d8:	200000c7 	.word	0x200000c7
			}
			else{
				myPreset[EQ_preset].fc_R[EQ_band] += 1;
 80034dc:	4bbc      	ldr	r3, [pc, #752]	; (80037d0 <myTask+0x21e8>)
 80034de:	f993 3000 	ldrsb.w	r3, [r3]
 80034e2:	461a      	mov	r2, r3
 80034e4:	4bbb      	ldr	r3, [pc, #748]	; (80037d4 <myTask+0x21ec>)
 80034e6:	f993 3000 	ldrsb.w	r3, [r3]
 80034ea:	4618      	mov	r0, r3
 80034ec:	49ba      	ldr	r1, [pc, #744]	; (80037d8 <myTask+0x21f0>)
 80034ee:	4613      	mov	r3, r2
 80034f0:	005b      	lsls	r3, r3, #1
 80034f2:	4413      	add	r3, r2
 80034f4:	00db      	lsls	r3, r3, #3
 80034f6:	1a9b      	subs	r3, r3, r2
 80034f8:	4403      	add	r3, r0
 80034fa:	330a      	adds	r3, #10
 80034fc:	009b      	lsls	r3, r3, #2
 80034fe:	440b      	add	r3, r1
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	4ab3      	ldr	r2, [pc, #716]	; (80037d0 <myTask+0x21e8>)
 8003504:	f992 2000 	ldrsb.w	r2, [r2]
 8003508:	49b2      	ldr	r1, [pc, #712]	; (80037d4 <myTask+0x21ec>)
 800350a:	f991 1000 	ldrsb.w	r1, [r1]
 800350e:	460c      	mov	r4, r1
 8003510:	1c59      	adds	r1, r3, #1
 8003512:	48b1      	ldr	r0, [pc, #708]	; (80037d8 <myTask+0x21f0>)
 8003514:	4613      	mov	r3, r2
 8003516:	005b      	lsls	r3, r3, #1
 8003518:	4413      	add	r3, r2
 800351a:	00db      	lsls	r3, r3, #3
 800351c:	1a9b      	subs	r3, r3, r2
 800351e:	4423      	add	r3, r4
 8003520:	330a      	adds	r3, #10
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	4403      	add	r3, r0
 8003526:	6059      	str	r1, [r3, #4]
			}

			if(myPreset[EQ_preset].fc_R[EQ_band] > 16000){
 8003528:	4ba9      	ldr	r3, [pc, #676]	; (80037d0 <myTask+0x21e8>)
 800352a:	f993 3000 	ldrsb.w	r3, [r3]
 800352e:	461a      	mov	r2, r3
 8003530:	4ba8      	ldr	r3, [pc, #672]	; (80037d4 <myTask+0x21ec>)
 8003532:	f993 3000 	ldrsb.w	r3, [r3]
 8003536:	4618      	mov	r0, r3
 8003538:	49a7      	ldr	r1, [pc, #668]	; (80037d8 <myTask+0x21f0>)
 800353a:	4613      	mov	r3, r2
 800353c:	005b      	lsls	r3, r3, #1
 800353e:	4413      	add	r3, r2
 8003540:	00db      	lsls	r3, r3, #3
 8003542:	1a9b      	subs	r3, r3, r2
 8003544:	4403      	add	r3, r0
 8003546:	330a      	adds	r3, #10
 8003548:	009b      	lsls	r3, r3, #2
 800354a:	440b      	add	r3, r1
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8003552:	d913      	bls.n	800357c <myTask+0x1f94>
				myPreset[EQ_preset].fc_R[EQ_band] = 50;
 8003554:	4b9e      	ldr	r3, [pc, #632]	; (80037d0 <myTask+0x21e8>)
 8003556:	f993 3000 	ldrsb.w	r3, [r3]
 800355a:	461a      	mov	r2, r3
 800355c:	4b9d      	ldr	r3, [pc, #628]	; (80037d4 <myTask+0x21ec>)
 800355e:	f993 3000 	ldrsb.w	r3, [r3]
 8003562:	4618      	mov	r0, r3
 8003564:	499c      	ldr	r1, [pc, #624]	; (80037d8 <myTask+0x21f0>)
 8003566:	4613      	mov	r3, r2
 8003568:	005b      	lsls	r3, r3, #1
 800356a:	4413      	add	r3, r2
 800356c:	00db      	lsls	r3, r3, #3
 800356e:	1a9b      	subs	r3, r3, r2
 8003570:	4403      	add	r3, r0
 8003572:	330a      	adds	r3, #10
 8003574:	009b      	lsls	r3, r3, #2
 8003576:	440b      	add	r3, r1
 8003578:	2232      	movs	r2, #50	; 0x32
 800357a:	605a      	str	r2, [r3, #4]
			}

			state_home = display_setting;
 800357c:	4b97      	ldr	r3, [pc, #604]	; (80037dc <myTask+0x21f4>)
 800357e:	2206      	movs	r2, #6
 8003580:	701a      	strb	r2, [r3, #0]
			last_state = r_fc;
 8003582:	4b97      	ldr	r3, [pc, #604]	; (80037e0 <myTask+0x21f8>)
 8003584:	220b      	movs	r2, #11
 8003586:	701a      	strb	r2, [r3, #0]
		}
		if(encoderCCW()){
 8003588:	f003 fafc 	bl	8006b84 <encoderCCW>
 800358c:	4603      	mov	r3, r0
 800358e:	2b00      	cmp	r3, #0
 8003590:	f000 80d1 	beq.w	8003736 <myTask+0x214e>
			if(myPreset[EQ_preset].fc_R[EQ_band] >= 1000){
 8003594:	4b8e      	ldr	r3, [pc, #568]	; (80037d0 <myTask+0x21e8>)
 8003596:	f993 3000 	ldrsb.w	r3, [r3]
 800359a:	461a      	mov	r2, r3
 800359c:	4b8d      	ldr	r3, [pc, #564]	; (80037d4 <myTask+0x21ec>)
 800359e:	f993 3000 	ldrsb.w	r3, [r3]
 80035a2:	4618      	mov	r0, r3
 80035a4:	498c      	ldr	r1, [pc, #560]	; (80037d8 <myTask+0x21f0>)
 80035a6:	4613      	mov	r3, r2
 80035a8:	005b      	lsls	r3, r3, #1
 80035aa:	4413      	add	r3, r2
 80035ac:	00db      	lsls	r3, r3, #3
 80035ae:	1a9b      	subs	r3, r3, r2
 80035b0:	4403      	add	r3, r0
 80035b2:	330a      	adds	r3, #10
 80035b4:	009b      	lsls	r3, r3, #2
 80035b6:	440b      	add	r3, r1
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80035be:	d327      	bcc.n	8003610 <myTask+0x2028>
				myPreset[EQ_preset].fc_R[EQ_band] -= 100;
 80035c0:	4b83      	ldr	r3, [pc, #524]	; (80037d0 <myTask+0x21e8>)
 80035c2:	f993 3000 	ldrsb.w	r3, [r3]
 80035c6:	461a      	mov	r2, r3
 80035c8:	4b82      	ldr	r3, [pc, #520]	; (80037d4 <myTask+0x21ec>)
 80035ca:	f993 3000 	ldrsb.w	r3, [r3]
 80035ce:	4618      	mov	r0, r3
 80035d0:	4981      	ldr	r1, [pc, #516]	; (80037d8 <myTask+0x21f0>)
 80035d2:	4613      	mov	r3, r2
 80035d4:	005b      	lsls	r3, r3, #1
 80035d6:	4413      	add	r3, r2
 80035d8:	00db      	lsls	r3, r3, #3
 80035da:	1a9b      	subs	r3, r3, r2
 80035dc:	4403      	add	r3, r0
 80035de:	330a      	adds	r3, #10
 80035e0:	009b      	lsls	r3, r3, #2
 80035e2:	440b      	add	r3, r1
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	4a7a      	ldr	r2, [pc, #488]	; (80037d0 <myTask+0x21e8>)
 80035e8:	f992 2000 	ldrsb.w	r2, [r2]
 80035ec:	4979      	ldr	r1, [pc, #484]	; (80037d4 <myTask+0x21ec>)
 80035ee:	f991 1000 	ldrsb.w	r1, [r1]
 80035f2:	460c      	mov	r4, r1
 80035f4:	f1a3 0164 	sub.w	r1, r3, #100	; 0x64
 80035f8:	4877      	ldr	r0, [pc, #476]	; (80037d8 <myTask+0x21f0>)
 80035fa:	4613      	mov	r3, r2
 80035fc:	005b      	lsls	r3, r3, #1
 80035fe:	4413      	add	r3, r2
 8003600:	00db      	lsls	r3, r3, #3
 8003602:	1a9b      	subs	r3, r3, r2
 8003604:	4423      	add	r3, r4
 8003606:	330a      	adds	r3, #10
 8003608:	009b      	lsls	r3, r3, #2
 800360a:	4403      	add	r3, r0
 800360c:	6059      	str	r1, [r3, #4]
 800360e:	e062      	b.n	80036d6 <myTask+0x20ee>
			}
			else if(myPreset[EQ_preset].fc_R[EQ_band] >= 100){
 8003610:	4b6f      	ldr	r3, [pc, #444]	; (80037d0 <myTask+0x21e8>)
 8003612:	f993 3000 	ldrsb.w	r3, [r3]
 8003616:	461a      	mov	r2, r3
 8003618:	4b6e      	ldr	r3, [pc, #440]	; (80037d4 <myTask+0x21ec>)
 800361a:	f993 3000 	ldrsb.w	r3, [r3]
 800361e:	4618      	mov	r0, r3
 8003620:	496d      	ldr	r1, [pc, #436]	; (80037d8 <myTask+0x21f0>)
 8003622:	4613      	mov	r3, r2
 8003624:	005b      	lsls	r3, r3, #1
 8003626:	4413      	add	r3, r2
 8003628:	00db      	lsls	r3, r3, #3
 800362a:	1a9b      	subs	r3, r3, r2
 800362c:	4403      	add	r3, r0
 800362e:	330a      	adds	r3, #10
 8003630:	009b      	lsls	r3, r3, #2
 8003632:	440b      	add	r3, r1
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	2b63      	cmp	r3, #99	; 0x63
 8003638:	d927      	bls.n	800368a <myTask+0x20a2>
				myPreset[EQ_preset].fc_R[EQ_band] -= 10;
 800363a:	4b65      	ldr	r3, [pc, #404]	; (80037d0 <myTask+0x21e8>)
 800363c:	f993 3000 	ldrsb.w	r3, [r3]
 8003640:	461a      	mov	r2, r3
 8003642:	4b64      	ldr	r3, [pc, #400]	; (80037d4 <myTask+0x21ec>)
 8003644:	f993 3000 	ldrsb.w	r3, [r3]
 8003648:	4618      	mov	r0, r3
 800364a:	4963      	ldr	r1, [pc, #396]	; (80037d8 <myTask+0x21f0>)
 800364c:	4613      	mov	r3, r2
 800364e:	005b      	lsls	r3, r3, #1
 8003650:	4413      	add	r3, r2
 8003652:	00db      	lsls	r3, r3, #3
 8003654:	1a9b      	subs	r3, r3, r2
 8003656:	4403      	add	r3, r0
 8003658:	330a      	adds	r3, #10
 800365a:	009b      	lsls	r3, r3, #2
 800365c:	440b      	add	r3, r1
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	4a5b      	ldr	r2, [pc, #364]	; (80037d0 <myTask+0x21e8>)
 8003662:	f992 2000 	ldrsb.w	r2, [r2]
 8003666:	495b      	ldr	r1, [pc, #364]	; (80037d4 <myTask+0x21ec>)
 8003668:	f991 1000 	ldrsb.w	r1, [r1]
 800366c:	460c      	mov	r4, r1
 800366e:	f1a3 010a 	sub.w	r1, r3, #10
 8003672:	4859      	ldr	r0, [pc, #356]	; (80037d8 <myTask+0x21f0>)
 8003674:	4613      	mov	r3, r2
 8003676:	005b      	lsls	r3, r3, #1
 8003678:	4413      	add	r3, r2
 800367a:	00db      	lsls	r3, r3, #3
 800367c:	1a9b      	subs	r3, r3, r2
 800367e:	4423      	add	r3, r4
 8003680:	330a      	adds	r3, #10
 8003682:	009b      	lsls	r3, r3, #2
 8003684:	4403      	add	r3, r0
 8003686:	6059      	str	r1, [r3, #4]
 8003688:	e025      	b.n	80036d6 <myTask+0x20ee>
			}
			else{
				myPreset[EQ_preset].fc_R[EQ_band] -= 1;
 800368a:	4b51      	ldr	r3, [pc, #324]	; (80037d0 <myTask+0x21e8>)
 800368c:	f993 3000 	ldrsb.w	r3, [r3]
 8003690:	461a      	mov	r2, r3
 8003692:	4b50      	ldr	r3, [pc, #320]	; (80037d4 <myTask+0x21ec>)
 8003694:	f993 3000 	ldrsb.w	r3, [r3]
 8003698:	4618      	mov	r0, r3
 800369a:	494f      	ldr	r1, [pc, #316]	; (80037d8 <myTask+0x21f0>)
 800369c:	4613      	mov	r3, r2
 800369e:	005b      	lsls	r3, r3, #1
 80036a0:	4413      	add	r3, r2
 80036a2:	00db      	lsls	r3, r3, #3
 80036a4:	1a9b      	subs	r3, r3, r2
 80036a6:	4403      	add	r3, r0
 80036a8:	330a      	adds	r3, #10
 80036aa:	009b      	lsls	r3, r3, #2
 80036ac:	440b      	add	r3, r1
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	4a47      	ldr	r2, [pc, #284]	; (80037d0 <myTask+0x21e8>)
 80036b2:	f992 2000 	ldrsb.w	r2, [r2]
 80036b6:	4947      	ldr	r1, [pc, #284]	; (80037d4 <myTask+0x21ec>)
 80036b8:	f991 1000 	ldrsb.w	r1, [r1]
 80036bc:	460c      	mov	r4, r1
 80036be:	1e59      	subs	r1, r3, #1
 80036c0:	4845      	ldr	r0, [pc, #276]	; (80037d8 <myTask+0x21f0>)
 80036c2:	4613      	mov	r3, r2
 80036c4:	005b      	lsls	r3, r3, #1
 80036c6:	4413      	add	r3, r2
 80036c8:	00db      	lsls	r3, r3, #3
 80036ca:	1a9b      	subs	r3, r3, r2
 80036cc:	4423      	add	r3, r4
 80036ce:	330a      	adds	r3, #10
 80036d0:	009b      	lsls	r3, r3, #2
 80036d2:	4403      	add	r3, r0
 80036d4:	6059      	str	r1, [r3, #4]
			}

			if(myPreset[EQ_preset].fc_R[EQ_band] < 50){
 80036d6:	4b3e      	ldr	r3, [pc, #248]	; (80037d0 <myTask+0x21e8>)
 80036d8:	f993 3000 	ldrsb.w	r3, [r3]
 80036dc:	461a      	mov	r2, r3
 80036de:	4b3d      	ldr	r3, [pc, #244]	; (80037d4 <myTask+0x21ec>)
 80036e0:	f993 3000 	ldrsb.w	r3, [r3]
 80036e4:	4618      	mov	r0, r3
 80036e6:	493c      	ldr	r1, [pc, #240]	; (80037d8 <myTask+0x21f0>)
 80036e8:	4613      	mov	r3, r2
 80036ea:	005b      	lsls	r3, r3, #1
 80036ec:	4413      	add	r3, r2
 80036ee:	00db      	lsls	r3, r3, #3
 80036f0:	1a9b      	subs	r3, r3, r2
 80036f2:	4403      	add	r3, r0
 80036f4:	330a      	adds	r3, #10
 80036f6:	009b      	lsls	r3, r3, #2
 80036f8:	440b      	add	r3, r1
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	2b31      	cmp	r3, #49	; 0x31
 80036fe:	d814      	bhi.n	800372a <myTask+0x2142>
				myPreset[EQ_preset].fc_R[EQ_band] = 16000;
 8003700:	4b33      	ldr	r3, [pc, #204]	; (80037d0 <myTask+0x21e8>)
 8003702:	f993 3000 	ldrsb.w	r3, [r3]
 8003706:	461a      	mov	r2, r3
 8003708:	4b32      	ldr	r3, [pc, #200]	; (80037d4 <myTask+0x21ec>)
 800370a:	f993 3000 	ldrsb.w	r3, [r3]
 800370e:	4618      	mov	r0, r3
 8003710:	4931      	ldr	r1, [pc, #196]	; (80037d8 <myTask+0x21f0>)
 8003712:	4613      	mov	r3, r2
 8003714:	005b      	lsls	r3, r3, #1
 8003716:	4413      	add	r3, r2
 8003718:	00db      	lsls	r3, r3, #3
 800371a:	1a9b      	subs	r3, r3, r2
 800371c:	4403      	add	r3, r0
 800371e:	330a      	adds	r3, #10
 8003720:	009b      	lsls	r3, r3, #2
 8003722:	440b      	add	r3, r1
 8003724:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8003728:	605a      	str	r2, [r3, #4]
			}
			state_home = display_setting;
 800372a:	4b2c      	ldr	r3, [pc, #176]	; (80037dc <myTask+0x21f4>)
 800372c:	2206      	movs	r2, #6
 800372e:	701a      	strb	r2, [r3, #0]
			last_state = r_fc;
 8003730:	4b2b      	ldr	r3, [pc, #172]	; (80037e0 <myTask+0x21f8>)
 8003732:	220b      	movs	r2, #11
 8003734:	701a      	strb	r2, [r3, #0]
		}
		if(switchUp()){
 8003736:	f003 fadd 	bl	8006cf4 <switchUp>
 800373a:	4603      	mov	r3, r0
 800373c:	2b00      	cmp	r3, #0
 800373e:	d01b      	beq.n	8003778 <myTask+0x2190>
			band_selected = 0;
 8003740:	4b28      	ldr	r3, [pc, #160]	; (80037e4 <myTask+0x21fc>)
 8003742:	2200      	movs	r2, #0
 8003744:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 8003746:	4b28      	ldr	r3, [pc, #160]	; (80037e8 <myTask+0x2200>)
 8003748:	2200      	movs	r2, #0
 800374a:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 1;
 800374c:	4b27      	ldr	r3, [pc, #156]	; (80037ec <myTask+0x2204>)
 800374e:	2201      	movs	r2, #1
 8003750:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 8003752:	4b27      	ldr	r3, [pc, #156]	; (80037f0 <myTask+0x2208>)
 8003754:	2200      	movs	r2, #0
 8003756:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 8003758:	4b26      	ldr	r3, [pc, #152]	; (80037f4 <myTask+0x220c>)
 800375a:	2200      	movs	r2, #0
 800375c:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 800375e:	4b26      	ldr	r3, [pc, #152]	; (80037f8 <myTask+0x2210>)
 8003760:	2200      	movs	r2, #0
 8003762:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 8003764:	4b25      	ldr	r3, [pc, #148]	; (80037fc <myTask+0x2214>)
 8003766:	2200      	movs	r2, #0
 8003768:	701a      	strb	r2, [r3, #0]

			state_home = display_setting;
 800376a:	4b1c      	ldr	r3, [pc, #112]	; (80037dc <myTask+0x21f4>)
 800376c:	2206      	movs	r2, #6
 800376e:	701a      	strb	r2, [r3, #0]
			last_state = r_gain;
 8003770:	4b1b      	ldr	r3, [pc, #108]	; (80037e0 <myTask+0x21f8>)
 8003772:	2209      	movs	r2, #9
 8003774:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;

			state_home = display_setting;
			last_state = l_fc;
		}
		break;
 8003776:	e2d1      	b.n	8003d1c <myTask+0x2734>
		else if(switchDown()){
 8003778:	f003 fa38 	bl	8006bec <switchDown>
 800377c:	4603      	mov	r3, r0
 800377e:	2b00      	cmp	r3, #0
 8003780:	d05a      	beq.n	8003838 <myTask+0x2250>
			if((EQ_band > 0) && (EQ_band <4)){
 8003782:	4b14      	ldr	r3, [pc, #80]	; (80037d4 <myTask+0x21ec>)
 8003784:	f993 3000 	ldrsb.w	r3, [r3]
 8003788:	2b00      	cmp	r3, #0
 800378a:	dd39      	ble.n	8003800 <myTask+0x2218>
 800378c:	4b11      	ldr	r3, [pc, #68]	; (80037d4 <myTask+0x21ec>)
 800378e:	f993 3000 	ldrsb.w	r3, [r3]
 8003792:	2b03      	cmp	r3, #3
 8003794:	dc34      	bgt.n	8003800 <myTask+0x2218>
				band_selected = 0;
 8003796:	4b13      	ldr	r3, [pc, #76]	; (80037e4 <myTask+0x21fc>)
 8003798:	2200      	movs	r2, #0
 800379a:	701a      	strb	r2, [r3, #0]
				l_gain_selected = 0;
 800379c:	4b12      	ldr	r3, [pc, #72]	; (80037e8 <myTask+0x2200>)
 800379e:	2200      	movs	r2, #0
 80037a0:	701a      	strb	r2, [r3, #0]
				r_gain_selected = 0;
 80037a2:	4b12      	ldr	r3, [pc, #72]	; (80037ec <myTask+0x2204>)
 80037a4:	2200      	movs	r2, #0
 80037a6:	701a      	strb	r2, [r3, #0]
				l_fc_selected = 0;
 80037a8:	4b11      	ldr	r3, [pc, #68]	; (80037f0 <myTask+0x2208>)
 80037aa:	2200      	movs	r2, #0
 80037ac:	701a      	strb	r2, [r3, #0]
				r_fc_selected = 0;
 80037ae:	4b11      	ldr	r3, [pc, #68]	; (80037f4 <myTask+0x220c>)
 80037b0:	2200      	movs	r2, #0
 80037b2:	701a      	strb	r2, [r3, #0]
				l_bw_selected = 0;
 80037b4:	4b10      	ldr	r3, [pc, #64]	; (80037f8 <myTask+0x2210>)
 80037b6:	2200      	movs	r2, #0
 80037b8:	701a      	strb	r2, [r3, #0]
				r_bw_selected = 1;
 80037ba:	4b10      	ldr	r3, [pc, #64]	; (80037fc <myTask+0x2214>)
 80037bc:	2201      	movs	r2, #1
 80037be:	701a      	strb	r2, [r3, #0]
				state_home = display_setting;
 80037c0:	4b06      	ldr	r3, [pc, #24]	; (80037dc <myTask+0x21f4>)
 80037c2:	2206      	movs	r2, #6
 80037c4:	701a      	strb	r2, [r3, #0]
				last_state = r_bw;
 80037c6:	4b06      	ldr	r3, [pc, #24]	; (80037e0 <myTask+0x21f8>)
 80037c8:	220d      	movs	r2, #13
 80037ca:	701a      	strb	r2, [r3, #0]
		break;
 80037cc:	e2a6      	b.n	8003d1c <myTask+0x2734>
 80037ce:	bf00      	nop
 80037d0:	20000540 	.word	0x20000540
 80037d4:	20000b38 	.word	0x20000b38
 80037d8:	20000794 	.word	0x20000794
 80037dc:	200004e0 	.word	0x200004e0
 80037e0:	20000016 	.word	0x20000016
 80037e4:	20000017 	.word	0x20000017
 80037e8:	200000c2 	.word	0x200000c2
 80037ec:	200000c3 	.word	0x200000c3
 80037f0:	200000c4 	.word	0x200000c4
 80037f4:	200000c5 	.word	0x200000c5
 80037f8:	200000c6 	.word	0x200000c6
 80037fc:	200000c7 	.word	0x200000c7
				band_selected = 1;
 8003800:	4baa      	ldr	r3, [pc, #680]	; (8003aac <myTask+0x24c4>)
 8003802:	2201      	movs	r2, #1
 8003804:	701a      	strb	r2, [r3, #0]
				l_gain_selected = 0;
 8003806:	4baa      	ldr	r3, [pc, #680]	; (8003ab0 <myTask+0x24c8>)
 8003808:	2200      	movs	r2, #0
 800380a:	701a      	strb	r2, [r3, #0]
				r_gain_selected = 0;
 800380c:	4ba9      	ldr	r3, [pc, #676]	; (8003ab4 <myTask+0x24cc>)
 800380e:	2200      	movs	r2, #0
 8003810:	701a      	strb	r2, [r3, #0]
				l_fc_selected = 0;
 8003812:	4ba9      	ldr	r3, [pc, #676]	; (8003ab8 <myTask+0x24d0>)
 8003814:	2200      	movs	r2, #0
 8003816:	701a      	strb	r2, [r3, #0]
				r_fc_selected = 0;
 8003818:	4ba8      	ldr	r3, [pc, #672]	; (8003abc <myTask+0x24d4>)
 800381a:	2200      	movs	r2, #0
 800381c:	701a      	strb	r2, [r3, #0]
				l_bw_selected = 0;
 800381e:	4ba8      	ldr	r3, [pc, #672]	; (8003ac0 <myTask+0x24d8>)
 8003820:	2200      	movs	r2, #0
 8003822:	701a      	strb	r2, [r3, #0]
				r_bw_selected = 0;
 8003824:	4ba7      	ldr	r3, [pc, #668]	; (8003ac4 <myTask+0x24dc>)
 8003826:	2200      	movs	r2, #0
 8003828:	701a      	strb	r2, [r3, #0]
				state_home = display_setting;
 800382a:	4ba7      	ldr	r3, [pc, #668]	; (8003ac8 <myTask+0x24e0>)
 800382c:	2206      	movs	r2, #6
 800382e:	701a      	strb	r2, [r3, #0]
				last_state = band;
 8003830:	4ba6      	ldr	r3, [pc, #664]	; (8003acc <myTask+0x24e4>)
 8003832:	2207      	movs	r2, #7
 8003834:	701a      	strb	r2, [r3, #0]
		break;
 8003836:	e271      	b.n	8003d1c <myTask+0x2734>
		else if(switchLeft() || switchRight()){
 8003838:	f003 fa04 	bl	8006c44 <switchLeft>
 800383c:	4603      	mov	r3, r0
 800383e:	2b00      	cmp	r3, #0
 8003840:	d105      	bne.n	800384e <myTask+0x2266>
 8003842:	f003 fa2b 	bl	8006c9c <switchRight>
 8003846:	4603      	mov	r3, r0
 8003848:	2b00      	cmp	r3, #0
 800384a:	f000 8267 	beq.w	8003d1c <myTask+0x2734>
			band_selected = 0;
 800384e:	4b97      	ldr	r3, [pc, #604]	; (8003aac <myTask+0x24c4>)
 8003850:	2200      	movs	r2, #0
 8003852:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 8003854:	4b96      	ldr	r3, [pc, #600]	; (8003ab0 <myTask+0x24c8>)
 8003856:	2200      	movs	r2, #0
 8003858:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 800385a:	4b96      	ldr	r3, [pc, #600]	; (8003ab4 <myTask+0x24cc>)
 800385c:	2200      	movs	r2, #0
 800385e:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 1;
 8003860:	4b95      	ldr	r3, [pc, #596]	; (8003ab8 <myTask+0x24d0>)
 8003862:	2201      	movs	r2, #1
 8003864:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 8003866:	4b95      	ldr	r3, [pc, #596]	; (8003abc <myTask+0x24d4>)
 8003868:	2200      	movs	r2, #0
 800386a:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 800386c:	4b94      	ldr	r3, [pc, #592]	; (8003ac0 <myTask+0x24d8>)
 800386e:	2200      	movs	r2, #0
 8003870:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 8003872:	4b94      	ldr	r3, [pc, #592]	; (8003ac4 <myTask+0x24dc>)
 8003874:	2200      	movs	r2, #0
 8003876:	701a      	strb	r2, [r3, #0]
			state_home = display_setting;
 8003878:	4b93      	ldr	r3, [pc, #588]	; (8003ac8 <myTask+0x24e0>)
 800387a:	2206      	movs	r2, #6
 800387c:	701a      	strb	r2, [r3, #0]
			last_state = l_fc;
 800387e:	4b93      	ldr	r3, [pc, #588]	; (8003acc <myTask+0x24e4>)
 8003880:	220a      	movs	r2, #10
 8003882:	701a      	strb	r2, [r3, #0]
		break;
 8003884:	e24a      	b.n	8003d1c <myTask+0x2734>

	case l_bw:
		if(encoderCW()){
 8003886:	f003 f949 	bl	8006b1c <encoderCW>
 800388a:	4603      	mov	r3, r0
 800388c:	2b00      	cmp	r3, #0
 800388e:	d04f      	beq.n	8003930 <myTask+0x2348>
			myPreset[EQ_preset].bw_L[EQ_band] += 1;
 8003890:	4b8f      	ldr	r3, [pc, #572]	; (8003ad0 <myTask+0x24e8>)
 8003892:	f993 3000 	ldrsb.w	r3, [r3]
 8003896:	4618      	mov	r0, r3
 8003898:	4b8e      	ldr	r3, [pc, #568]	; (8003ad4 <myTask+0x24ec>)
 800389a:	f993 3000 	ldrsb.w	r3, [r3]
 800389e:	4619      	mov	r1, r3
 80038a0:	4a8d      	ldr	r2, [pc, #564]	; (8003ad8 <myTask+0x24f0>)
 80038a2:	235c      	movs	r3, #92	; 0x5c
 80038a4:	fb03 f300 	mul.w	r3, r3, r0
 80038a8:	4413      	add	r3, r2
 80038aa:	440b      	add	r3, r1
 80038ac:	3357      	adds	r3, #87	; 0x57
 80038ae:	f993 3000 	ldrsb.w	r3, [r3]
 80038b2:	b2db      	uxtb	r3, r3
 80038b4:	3301      	adds	r3, #1
 80038b6:	b2da      	uxtb	r2, r3
 80038b8:	4b85      	ldr	r3, [pc, #532]	; (8003ad0 <myTask+0x24e8>)
 80038ba:	f993 3000 	ldrsb.w	r3, [r3]
 80038be:	461c      	mov	r4, r3
 80038c0:	4b84      	ldr	r3, [pc, #528]	; (8003ad4 <myTask+0x24ec>)
 80038c2:	f993 3000 	ldrsb.w	r3, [r3]
 80038c6:	4618      	mov	r0, r3
 80038c8:	b251      	sxtb	r1, r2
 80038ca:	4a83      	ldr	r2, [pc, #524]	; (8003ad8 <myTask+0x24f0>)
 80038cc:	235c      	movs	r3, #92	; 0x5c
 80038ce:	fb03 f304 	mul.w	r3, r3, r4
 80038d2:	4413      	add	r3, r2
 80038d4:	4403      	add	r3, r0
 80038d6:	3357      	adds	r3, #87	; 0x57
 80038d8:	460a      	mov	r2, r1
 80038da:	701a      	strb	r2, [r3, #0]
			if(myPreset[EQ_preset].bw_L[EQ_band] > 100){
 80038dc:	4b7c      	ldr	r3, [pc, #496]	; (8003ad0 <myTask+0x24e8>)
 80038de:	f993 3000 	ldrsb.w	r3, [r3]
 80038e2:	4618      	mov	r0, r3
 80038e4:	4b7b      	ldr	r3, [pc, #492]	; (8003ad4 <myTask+0x24ec>)
 80038e6:	f993 3000 	ldrsb.w	r3, [r3]
 80038ea:	4619      	mov	r1, r3
 80038ec:	4a7a      	ldr	r2, [pc, #488]	; (8003ad8 <myTask+0x24f0>)
 80038ee:	235c      	movs	r3, #92	; 0x5c
 80038f0:	fb03 f300 	mul.w	r3, r3, r0
 80038f4:	4413      	add	r3, r2
 80038f6:	440b      	add	r3, r1
 80038f8:	3357      	adds	r3, #87	; 0x57
 80038fa:	f993 3000 	ldrsb.w	r3, [r3]
 80038fe:	2b64      	cmp	r3, #100	; 0x64
 8003900:	dd10      	ble.n	8003924 <myTask+0x233c>
				myPreset[EQ_preset].bw_L[EQ_band] = 0;
 8003902:	4b73      	ldr	r3, [pc, #460]	; (8003ad0 <myTask+0x24e8>)
 8003904:	f993 3000 	ldrsb.w	r3, [r3]
 8003908:	4618      	mov	r0, r3
 800390a:	4b72      	ldr	r3, [pc, #456]	; (8003ad4 <myTask+0x24ec>)
 800390c:	f993 3000 	ldrsb.w	r3, [r3]
 8003910:	4619      	mov	r1, r3
 8003912:	4a71      	ldr	r2, [pc, #452]	; (8003ad8 <myTask+0x24f0>)
 8003914:	235c      	movs	r3, #92	; 0x5c
 8003916:	fb03 f300 	mul.w	r3, r3, r0
 800391a:	4413      	add	r3, r2
 800391c:	440b      	add	r3, r1
 800391e:	3357      	adds	r3, #87	; 0x57
 8003920:	2200      	movs	r2, #0
 8003922:	701a      	strb	r2, [r3, #0]
			}
			state_home = display_setting;
 8003924:	4b68      	ldr	r3, [pc, #416]	; (8003ac8 <myTask+0x24e0>)
 8003926:	2206      	movs	r2, #6
 8003928:	701a      	strb	r2, [r3, #0]
			last_state = l_bw;
 800392a:	4b68      	ldr	r3, [pc, #416]	; (8003acc <myTask+0x24e4>)
 800392c:	220c      	movs	r2, #12
 800392e:	701a      	strb	r2, [r3, #0]
		}
		if(encoderCCW()){
 8003930:	f003 f928 	bl	8006b84 <encoderCCW>
 8003934:	4603      	mov	r3, r0
 8003936:	2b00      	cmp	r3, #0
 8003938:	d04f      	beq.n	80039da <myTask+0x23f2>
			myPreset[EQ_preset].bw_L[EQ_band] -= 1;
 800393a:	4b65      	ldr	r3, [pc, #404]	; (8003ad0 <myTask+0x24e8>)
 800393c:	f993 3000 	ldrsb.w	r3, [r3]
 8003940:	4618      	mov	r0, r3
 8003942:	4b64      	ldr	r3, [pc, #400]	; (8003ad4 <myTask+0x24ec>)
 8003944:	f993 3000 	ldrsb.w	r3, [r3]
 8003948:	4619      	mov	r1, r3
 800394a:	4a63      	ldr	r2, [pc, #396]	; (8003ad8 <myTask+0x24f0>)
 800394c:	235c      	movs	r3, #92	; 0x5c
 800394e:	fb03 f300 	mul.w	r3, r3, r0
 8003952:	4413      	add	r3, r2
 8003954:	440b      	add	r3, r1
 8003956:	3357      	adds	r3, #87	; 0x57
 8003958:	f993 3000 	ldrsb.w	r3, [r3]
 800395c:	b2db      	uxtb	r3, r3
 800395e:	3b01      	subs	r3, #1
 8003960:	b2da      	uxtb	r2, r3
 8003962:	4b5b      	ldr	r3, [pc, #364]	; (8003ad0 <myTask+0x24e8>)
 8003964:	f993 3000 	ldrsb.w	r3, [r3]
 8003968:	461c      	mov	r4, r3
 800396a:	4b5a      	ldr	r3, [pc, #360]	; (8003ad4 <myTask+0x24ec>)
 800396c:	f993 3000 	ldrsb.w	r3, [r3]
 8003970:	4618      	mov	r0, r3
 8003972:	b251      	sxtb	r1, r2
 8003974:	4a58      	ldr	r2, [pc, #352]	; (8003ad8 <myTask+0x24f0>)
 8003976:	235c      	movs	r3, #92	; 0x5c
 8003978:	fb03 f304 	mul.w	r3, r3, r4
 800397c:	4413      	add	r3, r2
 800397e:	4403      	add	r3, r0
 8003980:	3357      	adds	r3, #87	; 0x57
 8003982:	460a      	mov	r2, r1
 8003984:	701a      	strb	r2, [r3, #0]
			if(myPreset[EQ_preset].bw_L[EQ_band] < 0){
 8003986:	4b52      	ldr	r3, [pc, #328]	; (8003ad0 <myTask+0x24e8>)
 8003988:	f993 3000 	ldrsb.w	r3, [r3]
 800398c:	4618      	mov	r0, r3
 800398e:	4b51      	ldr	r3, [pc, #324]	; (8003ad4 <myTask+0x24ec>)
 8003990:	f993 3000 	ldrsb.w	r3, [r3]
 8003994:	4619      	mov	r1, r3
 8003996:	4a50      	ldr	r2, [pc, #320]	; (8003ad8 <myTask+0x24f0>)
 8003998:	235c      	movs	r3, #92	; 0x5c
 800399a:	fb03 f300 	mul.w	r3, r3, r0
 800399e:	4413      	add	r3, r2
 80039a0:	440b      	add	r3, r1
 80039a2:	3357      	adds	r3, #87	; 0x57
 80039a4:	f993 3000 	ldrsb.w	r3, [r3]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	da10      	bge.n	80039ce <myTask+0x23e6>
				myPreset[EQ_preset].bw_L[EQ_band] = 100;
 80039ac:	4b48      	ldr	r3, [pc, #288]	; (8003ad0 <myTask+0x24e8>)
 80039ae:	f993 3000 	ldrsb.w	r3, [r3]
 80039b2:	4618      	mov	r0, r3
 80039b4:	4b47      	ldr	r3, [pc, #284]	; (8003ad4 <myTask+0x24ec>)
 80039b6:	f993 3000 	ldrsb.w	r3, [r3]
 80039ba:	4619      	mov	r1, r3
 80039bc:	4a46      	ldr	r2, [pc, #280]	; (8003ad8 <myTask+0x24f0>)
 80039be:	235c      	movs	r3, #92	; 0x5c
 80039c0:	fb03 f300 	mul.w	r3, r3, r0
 80039c4:	4413      	add	r3, r2
 80039c6:	440b      	add	r3, r1
 80039c8:	3357      	adds	r3, #87	; 0x57
 80039ca:	2264      	movs	r2, #100	; 0x64
 80039cc:	701a      	strb	r2, [r3, #0]
			}
			state_home = display_setting;
 80039ce:	4b3e      	ldr	r3, [pc, #248]	; (8003ac8 <myTask+0x24e0>)
 80039d0:	2206      	movs	r2, #6
 80039d2:	701a      	strb	r2, [r3, #0]
			last_state = l_bw;
 80039d4:	4b3d      	ldr	r3, [pc, #244]	; (8003acc <myTask+0x24e4>)
 80039d6:	220c      	movs	r2, #12
 80039d8:	701a      	strb	r2, [r3, #0]
		}
		if(switchUp()){
 80039da:	f003 f98b 	bl	8006cf4 <switchUp>
 80039de:	4603      	mov	r3, r0
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d01b      	beq.n	8003a1c <myTask+0x2434>
			band_selected = 0;
 80039e4:	4b31      	ldr	r3, [pc, #196]	; (8003aac <myTask+0x24c4>)
 80039e6:	2200      	movs	r2, #0
 80039e8:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 80039ea:	4b31      	ldr	r3, [pc, #196]	; (8003ab0 <myTask+0x24c8>)
 80039ec:	2200      	movs	r2, #0
 80039ee:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 80039f0:	4b30      	ldr	r3, [pc, #192]	; (8003ab4 <myTask+0x24cc>)
 80039f2:	2200      	movs	r2, #0
 80039f4:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 1;
 80039f6:	4b30      	ldr	r3, [pc, #192]	; (8003ab8 <myTask+0x24d0>)
 80039f8:	2201      	movs	r2, #1
 80039fa:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 80039fc:	4b2f      	ldr	r3, [pc, #188]	; (8003abc <myTask+0x24d4>)
 80039fe:	2200      	movs	r2, #0
 8003a00:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 8003a02:	4b2f      	ldr	r3, [pc, #188]	; (8003ac0 <myTask+0x24d8>)
 8003a04:	2200      	movs	r2, #0
 8003a06:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 8003a08:	4b2e      	ldr	r3, [pc, #184]	; (8003ac4 <myTask+0x24dc>)
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	701a      	strb	r2, [r3, #0]

			state_home = display_setting;
 8003a0e:	4b2e      	ldr	r3, [pc, #184]	; (8003ac8 <myTask+0x24e0>)
 8003a10:	2206      	movs	r2, #6
 8003a12:	701a      	strb	r2, [r3, #0]
			last_state = l_fc;
 8003a14:	4b2d      	ldr	r3, [pc, #180]	; (8003acc <myTask+0x24e4>)
 8003a16:	220a      	movs	r2, #10
 8003a18:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 1;

			state_home = display_setting;
			last_state = r_bw;
		}
		break;
 8003a1a:	e181      	b.n	8003d20 <myTask+0x2738>
		else if(switchDown()){
 8003a1c:	f003 f8e6 	bl	8006bec <switchDown>
 8003a20:	4603      	mov	r3, r0
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d01b      	beq.n	8003a5e <myTask+0x2476>
			band_selected = 1;
 8003a26:	4b21      	ldr	r3, [pc, #132]	; (8003aac <myTask+0x24c4>)
 8003a28:	2201      	movs	r2, #1
 8003a2a:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 8003a2c:	4b20      	ldr	r3, [pc, #128]	; (8003ab0 <myTask+0x24c8>)
 8003a2e:	2200      	movs	r2, #0
 8003a30:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 8003a32:	4b20      	ldr	r3, [pc, #128]	; (8003ab4 <myTask+0x24cc>)
 8003a34:	2200      	movs	r2, #0
 8003a36:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 8003a38:	4b1f      	ldr	r3, [pc, #124]	; (8003ab8 <myTask+0x24d0>)
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 8003a3e:	4b1f      	ldr	r3, [pc, #124]	; (8003abc <myTask+0x24d4>)
 8003a40:	2200      	movs	r2, #0
 8003a42:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 8003a44:	4b1e      	ldr	r3, [pc, #120]	; (8003ac0 <myTask+0x24d8>)
 8003a46:	2200      	movs	r2, #0
 8003a48:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 8003a4a:	4b1e      	ldr	r3, [pc, #120]	; (8003ac4 <myTask+0x24dc>)
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	701a      	strb	r2, [r3, #0]
			state_home = display_setting;
 8003a50:	4b1d      	ldr	r3, [pc, #116]	; (8003ac8 <myTask+0x24e0>)
 8003a52:	2206      	movs	r2, #6
 8003a54:	701a      	strb	r2, [r3, #0]
			last_state = band;
 8003a56:	4b1d      	ldr	r3, [pc, #116]	; (8003acc <myTask+0x24e4>)
 8003a58:	2207      	movs	r2, #7
 8003a5a:	701a      	strb	r2, [r3, #0]
		break;
 8003a5c:	e160      	b.n	8003d20 <myTask+0x2738>
		else if(switchLeft() || switchRight()){
 8003a5e:	f003 f8f1 	bl	8006c44 <switchLeft>
 8003a62:	4603      	mov	r3, r0
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d105      	bne.n	8003a74 <myTask+0x248c>
 8003a68:	f003 f918 	bl	8006c9c <switchRight>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	f000 8156 	beq.w	8003d20 <myTask+0x2738>
			band_selected = 0;
 8003a74:	4b0d      	ldr	r3, [pc, #52]	; (8003aac <myTask+0x24c4>)
 8003a76:	2200      	movs	r2, #0
 8003a78:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 8003a7a:	4b0d      	ldr	r3, [pc, #52]	; (8003ab0 <myTask+0x24c8>)
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 8003a80:	4b0c      	ldr	r3, [pc, #48]	; (8003ab4 <myTask+0x24cc>)
 8003a82:	2200      	movs	r2, #0
 8003a84:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 8003a86:	4b0c      	ldr	r3, [pc, #48]	; (8003ab8 <myTask+0x24d0>)
 8003a88:	2200      	movs	r2, #0
 8003a8a:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 8003a8c:	4b0b      	ldr	r3, [pc, #44]	; (8003abc <myTask+0x24d4>)
 8003a8e:	2200      	movs	r2, #0
 8003a90:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 8003a92:	4b0b      	ldr	r3, [pc, #44]	; (8003ac0 <myTask+0x24d8>)
 8003a94:	2200      	movs	r2, #0
 8003a96:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 1;
 8003a98:	4b0a      	ldr	r3, [pc, #40]	; (8003ac4 <myTask+0x24dc>)
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	701a      	strb	r2, [r3, #0]
			state_home = display_setting;
 8003a9e:	4b0a      	ldr	r3, [pc, #40]	; (8003ac8 <myTask+0x24e0>)
 8003aa0:	2206      	movs	r2, #6
 8003aa2:	701a      	strb	r2, [r3, #0]
			last_state = r_bw;
 8003aa4:	4b09      	ldr	r3, [pc, #36]	; (8003acc <myTask+0x24e4>)
 8003aa6:	220d      	movs	r2, #13
 8003aa8:	701a      	strb	r2, [r3, #0]
		break;
 8003aaa:	e139      	b.n	8003d20 <myTask+0x2738>
 8003aac:	20000017 	.word	0x20000017
 8003ab0:	200000c2 	.word	0x200000c2
 8003ab4:	200000c3 	.word	0x200000c3
 8003ab8:	200000c4 	.word	0x200000c4
 8003abc:	200000c5 	.word	0x200000c5
 8003ac0:	200000c6 	.word	0x200000c6
 8003ac4:	200000c7 	.word	0x200000c7
 8003ac8:	200004e0 	.word	0x200004e0
 8003acc:	20000016 	.word	0x20000016
 8003ad0:	20000540 	.word	0x20000540
 8003ad4:	20000b38 	.word	0x20000b38
 8003ad8:	20000794 	.word	0x20000794

	case r_bw:
		if(encoderCW()){
 8003adc:	f003 f81e 	bl	8006b1c <encoderCW>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d04f      	beq.n	8003b86 <myTask+0x259e>
			myPreset[EQ_preset].bw_R[EQ_band] += 1;
 8003ae6:	4b91      	ldr	r3, [pc, #580]	; (8003d2c <myTask+0x2744>)
 8003ae8:	f993 3000 	ldrsb.w	r3, [r3]
 8003aec:	4618      	mov	r0, r3
 8003aee:	4b90      	ldr	r3, [pc, #576]	; (8003d30 <myTask+0x2748>)
 8003af0:	f993 3000 	ldrsb.w	r3, [r3]
 8003af4:	4619      	mov	r1, r3
 8003af6:	4a8f      	ldr	r2, [pc, #572]	; (8003d34 <myTask+0x274c>)
 8003af8:	235c      	movs	r3, #92	; 0x5c
 8003afa:	fb03 f300 	mul.w	r3, r3, r0
 8003afe:	4413      	add	r3, r2
 8003b00:	440b      	add	r3, r1
 8003b02:	3354      	adds	r3, #84	; 0x54
 8003b04:	f993 3000 	ldrsb.w	r3, [r3]
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	3301      	adds	r3, #1
 8003b0c:	b2da      	uxtb	r2, r3
 8003b0e:	4b87      	ldr	r3, [pc, #540]	; (8003d2c <myTask+0x2744>)
 8003b10:	f993 3000 	ldrsb.w	r3, [r3]
 8003b14:	461c      	mov	r4, r3
 8003b16:	4b86      	ldr	r3, [pc, #536]	; (8003d30 <myTask+0x2748>)
 8003b18:	f993 3000 	ldrsb.w	r3, [r3]
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	b251      	sxtb	r1, r2
 8003b20:	4a84      	ldr	r2, [pc, #528]	; (8003d34 <myTask+0x274c>)
 8003b22:	235c      	movs	r3, #92	; 0x5c
 8003b24:	fb03 f304 	mul.w	r3, r3, r4
 8003b28:	4413      	add	r3, r2
 8003b2a:	4403      	add	r3, r0
 8003b2c:	3354      	adds	r3, #84	; 0x54
 8003b2e:	460a      	mov	r2, r1
 8003b30:	701a      	strb	r2, [r3, #0]
			if(myPreset[EQ_preset].bw_R[EQ_band] > 100){
 8003b32:	4b7e      	ldr	r3, [pc, #504]	; (8003d2c <myTask+0x2744>)
 8003b34:	f993 3000 	ldrsb.w	r3, [r3]
 8003b38:	4618      	mov	r0, r3
 8003b3a:	4b7d      	ldr	r3, [pc, #500]	; (8003d30 <myTask+0x2748>)
 8003b3c:	f993 3000 	ldrsb.w	r3, [r3]
 8003b40:	4619      	mov	r1, r3
 8003b42:	4a7c      	ldr	r2, [pc, #496]	; (8003d34 <myTask+0x274c>)
 8003b44:	235c      	movs	r3, #92	; 0x5c
 8003b46:	fb03 f300 	mul.w	r3, r3, r0
 8003b4a:	4413      	add	r3, r2
 8003b4c:	440b      	add	r3, r1
 8003b4e:	3354      	adds	r3, #84	; 0x54
 8003b50:	f993 3000 	ldrsb.w	r3, [r3]
 8003b54:	2b64      	cmp	r3, #100	; 0x64
 8003b56:	dd10      	ble.n	8003b7a <myTask+0x2592>
				myPreset[EQ_preset].bw_R[EQ_band] = 0;
 8003b58:	4b74      	ldr	r3, [pc, #464]	; (8003d2c <myTask+0x2744>)
 8003b5a:	f993 3000 	ldrsb.w	r3, [r3]
 8003b5e:	4618      	mov	r0, r3
 8003b60:	4b73      	ldr	r3, [pc, #460]	; (8003d30 <myTask+0x2748>)
 8003b62:	f993 3000 	ldrsb.w	r3, [r3]
 8003b66:	4619      	mov	r1, r3
 8003b68:	4a72      	ldr	r2, [pc, #456]	; (8003d34 <myTask+0x274c>)
 8003b6a:	235c      	movs	r3, #92	; 0x5c
 8003b6c:	fb03 f300 	mul.w	r3, r3, r0
 8003b70:	4413      	add	r3, r2
 8003b72:	440b      	add	r3, r1
 8003b74:	3354      	adds	r3, #84	; 0x54
 8003b76:	2200      	movs	r2, #0
 8003b78:	701a      	strb	r2, [r3, #0]
			}
			state_home = display_setting;
 8003b7a:	4b6f      	ldr	r3, [pc, #444]	; (8003d38 <myTask+0x2750>)
 8003b7c:	2206      	movs	r2, #6
 8003b7e:	701a      	strb	r2, [r3, #0]
			last_state = r_bw;
 8003b80:	4b6e      	ldr	r3, [pc, #440]	; (8003d3c <myTask+0x2754>)
 8003b82:	220d      	movs	r2, #13
 8003b84:	701a      	strb	r2, [r3, #0]
		}
		if(encoderCCW()){
 8003b86:	f002 fffd 	bl	8006b84 <encoderCCW>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d04f      	beq.n	8003c30 <myTask+0x2648>
			myPreset[EQ_preset].bw_R[EQ_band] -= 1;
 8003b90:	4b66      	ldr	r3, [pc, #408]	; (8003d2c <myTask+0x2744>)
 8003b92:	f993 3000 	ldrsb.w	r3, [r3]
 8003b96:	4618      	mov	r0, r3
 8003b98:	4b65      	ldr	r3, [pc, #404]	; (8003d30 <myTask+0x2748>)
 8003b9a:	f993 3000 	ldrsb.w	r3, [r3]
 8003b9e:	4619      	mov	r1, r3
 8003ba0:	4a64      	ldr	r2, [pc, #400]	; (8003d34 <myTask+0x274c>)
 8003ba2:	235c      	movs	r3, #92	; 0x5c
 8003ba4:	fb03 f300 	mul.w	r3, r3, r0
 8003ba8:	4413      	add	r3, r2
 8003baa:	440b      	add	r3, r1
 8003bac:	3354      	adds	r3, #84	; 0x54
 8003bae:	f993 3000 	ldrsb.w	r3, [r3]
 8003bb2:	b2db      	uxtb	r3, r3
 8003bb4:	3b01      	subs	r3, #1
 8003bb6:	b2da      	uxtb	r2, r3
 8003bb8:	4b5c      	ldr	r3, [pc, #368]	; (8003d2c <myTask+0x2744>)
 8003bba:	f993 3000 	ldrsb.w	r3, [r3]
 8003bbe:	461c      	mov	r4, r3
 8003bc0:	4b5b      	ldr	r3, [pc, #364]	; (8003d30 <myTask+0x2748>)
 8003bc2:	f993 3000 	ldrsb.w	r3, [r3]
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	b251      	sxtb	r1, r2
 8003bca:	4a5a      	ldr	r2, [pc, #360]	; (8003d34 <myTask+0x274c>)
 8003bcc:	235c      	movs	r3, #92	; 0x5c
 8003bce:	fb03 f304 	mul.w	r3, r3, r4
 8003bd2:	4413      	add	r3, r2
 8003bd4:	4403      	add	r3, r0
 8003bd6:	3354      	adds	r3, #84	; 0x54
 8003bd8:	460a      	mov	r2, r1
 8003bda:	701a      	strb	r2, [r3, #0]
			if(myPreset[EQ_preset].bw_R[EQ_band] < 0){
 8003bdc:	4b53      	ldr	r3, [pc, #332]	; (8003d2c <myTask+0x2744>)
 8003bde:	f993 3000 	ldrsb.w	r3, [r3]
 8003be2:	4618      	mov	r0, r3
 8003be4:	4b52      	ldr	r3, [pc, #328]	; (8003d30 <myTask+0x2748>)
 8003be6:	f993 3000 	ldrsb.w	r3, [r3]
 8003bea:	4619      	mov	r1, r3
 8003bec:	4a51      	ldr	r2, [pc, #324]	; (8003d34 <myTask+0x274c>)
 8003bee:	235c      	movs	r3, #92	; 0x5c
 8003bf0:	fb03 f300 	mul.w	r3, r3, r0
 8003bf4:	4413      	add	r3, r2
 8003bf6:	440b      	add	r3, r1
 8003bf8:	3354      	adds	r3, #84	; 0x54
 8003bfa:	f993 3000 	ldrsb.w	r3, [r3]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	da10      	bge.n	8003c24 <myTask+0x263c>
				myPreset[EQ_preset].bw_R[EQ_band] = 100;
 8003c02:	4b4a      	ldr	r3, [pc, #296]	; (8003d2c <myTask+0x2744>)
 8003c04:	f993 3000 	ldrsb.w	r3, [r3]
 8003c08:	4618      	mov	r0, r3
 8003c0a:	4b49      	ldr	r3, [pc, #292]	; (8003d30 <myTask+0x2748>)
 8003c0c:	f993 3000 	ldrsb.w	r3, [r3]
 8003c10:	4619      	mov	r1, r3
 8003c12:	4a48      	ldr	r2, [pc, #288]	; (8003d34 <myTask+0x274c>)
 8003c14:	235c      	movs	r3, #92	; 0x5c
 8003c16:	fb03 f300 	mul.w	r3, r3, r0
 8003c1a:	4413      	add	r3, r2
 8003c1c:	440b      	add	r3, r1
 8003c1e:	3354      	adds	r3, #84	; 0x54
 8003c20:	2264      	movs	r2, #100	; 0x64
 8003c22:	701a      	strb	r2, [r3, #0]
			}
			state_home = display_setting;
 8003c24:	4b44      	ldr	r3, [pc, #272]	; (8003d38 <myTask+0x2750>)
 8003c26:	2206      	movs	r2, #6
 8003c28:	701a      	strb	r2, [r3, #0]
			last_state = r_bw;
 8003c2a:	4b44      	ldr	r3, [pc, #272]	; (8003d3c <myTask+0x2754>)
 8003c2c:	220d      	movs	r2, #13
 8003c2e:	701a      	strb	r2, [r3, #0]
		}
		if(switchUp()){
 8003c30:	f003 f860 	bl	8006cf4 <switchUp>
 8003c34:	4603      	mov	r3, r0
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d01b      	beq.n	8003c72 <myTask+0x268a>
			band_selected = 0;
 8003c3a:	4b41      	ldr	r3, [pc, #260]	; (8003d40 <myTask+0x2758>)
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 8003c40:	4b40      	ldr	r3, [pc, #256]	; (8003d44 <myTask+0x275c>)
 8003c42:	2200      	movs	r2, #0
 8003c44:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 8003c46:	4b40      	ldr	r3, [pc, #256]	; (8003d48 <myTask+0x2760>)
 8003c48:	2200      	movs	r2, #0
 8003c4a:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 8003c4c:	4b3f      	ldr	r3, [pc, #252]	; (8003d4c <myTask+0x2764>)
 8003c4e:	2200      	movs	r2, #0
 8003c50:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 1;
 8003c52:	4b3f      	ldr	r3, [pc, #252]	; (8003d50 <myTask+0x2768>)
 8003c54:	2201      	movs	r2, #1
 8003c56:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 8003c58:	4b3e      	ldr	r3, [pc, #248]	; (8003d54 <myTask+0x276c>)
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 8003c5e:	4b3e      	ldr	r3, [pc, #248]	; (8003d58 <myTask+0x2770>)
 8003c60:	2200      	movs	r2, #0
 8003c62:	701a      	strb	r2, [r3, #0]

			state_home = display_setting;
 8003c64:	4b34      	ldr	r3, [pc, #208]	; (8003d38 <myTask+0x2750>)
 8003c66:	2206      	movs	r2, #6
 8003c68:	701a      	strb	r2, [r3, #0]
			last_state = r_fc;
 8003c6a:	4b34      	ldr	r3, [pc, #208]	; (8003d3c <myTask+0x2754>)
 8003c6c:	220b      	movs	r2, #11
 8003c6e:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;

			state_home = display_setting;
			last_state = l_bw;
		}
		break;
 8003c70:	e058      	b.n	8003d24 <myTask+0x273c>
		else if(switchDown()){
 8003c72:	f002 ffbb 	bl	8006bec <switchDown>
 8003c76:	4603      	mov	r3, r0
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d01b      	beq.n	8003cb4 <myTask+0x26cc>
			band_selected = 1;
 8003c7c:	4b30      	ldr	r3, [pc, #192]	; (8003d40 <myTask+0x2758>)
 8003c7e:	2201      	movs	r2, #1
 8003c80:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 8003c82:	4b30      	ldr	r3, [pc, #192]	; (8003d44 <myTask+0x275c>)
 8003c84:	2200      	movs	r2, #0
 8003c86:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 8003c88:	4b2f      	ldr	r3, [pc, #188]	; (8003d48 <myTask+0x2760>)
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 8003c8e:	4b2f      	ldr	r3, [pc, #188]	; (8003d4c <myTask+0x2764>)
 8003c90:	2200      	movs	r2, #0
 8003c92:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 8003c94:	4b2e      	ldr	r3, [pc, #184]	; (8003d50 <myTask+0x2768>)
 8003c96:	2200      	movs	r2, #0
 8003c98:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 8003c9a:	4b2e      	ldr	r3, [pc, #184]	; (8003d54 <myTask+0x276c>)
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 8003ca0:	4b2d      	ldr	r3, [pc, #180]	; (8003d58 <myTask+0x2770>)
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	701a      	strb	r2, [r3, #0]
			state_home = display_setting;
 8003ca6:	4b24      	ldr	r3, [pc, #144]	; (8003d38 <myTask+0x2750>)
 8003ca8:	2206      	movs	r2, #6
 8003caa:	701a      	strb	r2, [r3, #0]
			last_state = band;
 8003cac:	4b23      	ldr	r3, [pc, #140]	; (8003d3c <myTask+0x2754>)
 8003cae:	2207      	movs	r2, #7
 8003cb0:	701a      	strb	r2, [r3, #0]
		break;
 8003cb2:	e037      	b.n	8003d24 <myTask+0x273c>
		else if(switchLeft() || switchRight()){
 8003cb4:	f002 ffc6 	bl	8006c44 <switchLeft>
 8003cb8:	4603      	mov	r3, r0
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d104      	bne.n	8003cc8 <myTask+0x26e0>
 8003cbe:	f002 ffed 	bl	8006c9c <switchRight>
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d02d      	beq.n	8003d24 <myTask+0x273c>
			band_selected = 0;
 8003cc8:	4b1d      	ldr	r3, [pc, #116]	; (8003d40 <myTask+0x2758>)
 8003cca:	2200      	movs	r2, #0
 8003ccc:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 8003cce:	4b1d      	ldr	r3, [pc, #116]	; (8003d44 <myTask+0x275c>)
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 8003cd4:	4b1c      	ldr	r3, [pc, #112]	; (8003d48 <myTask+0x2760>)
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 8003cda:	4b1c      	ldr	r3, [pc, #112]	; (8003d4c <myTask+0x2764>)
 8003cdc:	2200      	movs	r2, #0
 8003cde:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 8003ce0:	4b1b      	ldr	r3, [pc, #108]	; (8003d50 <myTask+0x2768>)
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 1;
 8003ce6:	4b1b      	ldr	r3, [pc, #108]	; (8003d54 <myTask+0x276c>)
 8003ce8:	2201      	movs	r2, #1
 8003cea:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 8003cec:	4b1a      	ldr	r3, [pc, #104]	; (8003d58 <myTask+0x2770>)
 8003cee:	2200      	movs	r2, #0
 8003cf0:	701a      	strb	r2, [r3, #0]
			state_home = display_setting;
 8003cf2:	4b11      	ldr	r3, [pc, #68]	; (8003d38 <myTask+0x2750>)
 8003cf4:	2206      	movs	r2, #6
 8003cf6:	701a      	strb	r2, [r3, #0]
			last_state = l_bw;
 8003cf8:	4b10      	ldr	r3, [pc, #64]	; (8003d3c <myTask+0x2754>)
 8003cfa:	220c      	movs	r2, #12
 8003cfc:	701a      	strb	r2, [r3, #0]
		break;
 8003cfe:	e011      	b.n	8003d24 <myTask+0x273c>
		break;
 8003d00:	bf00      	nop
 8003d02:	e010      	b.n	8003d26 <myTask+0x273e>
		break;
 8003d04:	bf00      	nop
 8003d06:	e00e      	b.n	8003d26 <myTask+0x273e>
		break;
 8003d08:	bf00      	nop
 8003d0a:	e00c      	b.n	8003d26 <myTask+0x273e>
		break;
 8003d0c:	bf00      	nop
 8003d0e:	e00a      	b.n	8003d26 <myTask+0x273e>
		break;
 8003d10:	bf00      	nop
 8003d12:	e008      	b.n	8003d26 <myTask+0x273e>
		break;
 8003d14:	bf00      	nop
 8003d16:	e006      	b.n	8003d26 <myTask+0x273e>
		break;
 8003d18:	bf00      	nop
 8003d1a:	e004      	b.n	8003d26 <myTask+0x273e>
		break;
 8003d1c:	bf00      	nop
 8003d1e:	e002      	b.n	8003d26 <myTask+0x273e>
		break;
 8003d20:	bf00      	nop
 8003d22:	e000      	b.n	8003d26 <myTask+0x273e>
		break;
 8003d24:	bf00      	nop
	}
}
 8003d26:	bf00      	nop
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bdb0      	pop	{r4, r5, r7, pc}
 8003d2c:	20000540 	.word	0x20000540
 8003d30:	20000b38 	.word	0x20000b38
 8003d34:	20000794 	.word	0x20000794
 8003d38:	200004e0 	.word	0x200004e0
 8003d3c:	20000016 	.word	0x20000016
 8003d40:	20000017 	.word	0x20000017
 8003d44:	200000c2 	.word	0x200000c2
 8003d48:	200000c3 	.word	0x200000c3
 8003d4c:	200000c4 	.word	0x200000c4
 8003d50:	200000c5 	.word	0x200000c5
 8003d54:	200000c6 	.word	0x200000c6
 8003d58:	200000c7 	.word	0x200000c7

08003d5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b082      	sub	sp, #8
 8003d60:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003d62:	f003 fb47 	bl	80073f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003d66:	f000 f87b 	bl	8003e60 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	607b      	str	r3, [r7, #4]
 8003d6e:	4b32      	ldr	r3, [pc, #200]	; (8003e38 <main+0xdc>)
 8003d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d72:	4a31      	ldr	r2, [pc, #196]	; (8003e38 <main+0xdc>)
 8003d74:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003d78:	6313      	str	r3, [r2, #48]	; 0x30
 8003d7a:	4b2f      	ldr	r3, [pc, #188]	; (8003e38 <main+0xdc>)
 8003d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d7e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003d82:	607b      	str	r3, [r7, #4]
 8003d84:	687b      	ldr	r3, [r7, #4]

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003d86:	f000 f9e5 	bl	8004154 <MX_GPIO_Init>
  MX_I2S2_Init();
 8003d8a:	f000 f945 	bl	8004018 <MX_I2S2_Init>
  MX_DMA_Init();
 8003d8e:	f000 f99b 	bl	80040c8 <MX_DMA_Init>
  MX_I2C1_Init();
 8003d92:	f000 f8e5 	bl	8003f60 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8003d96:	f000 f96d 	bl	8004074 <MX_USART1_UART_Init>
  MX_I2C3_Init();
 8003d9a:	f000 f90f 	bl	8003fbc <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */
	HAL_Delay(20);
 8003d9e:	2014      	movs	r0, #20
 8003da0:	f003 fb9a 	bl	80074d8 <HAL_Delay>

	//  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);

//	Display_Init();
	Display_Init();
 8003da4:	f002 f860 	bl	8005e68 <Display_Init>
//	peak(&L_cS3[0], 0, 1000, 50, FREQSAMPLING);
//	peak(&L_cS4[0], 0, 5000, 50, FREQSAMPLING);
//	shelv(&L_cS5[0], 1, 0, 12000, FREQSAMPLING);
//
	/* DMA I2S dimulai */
	HAL_GPIO_WritePin(I2S_EN_GPIO_Port, I2S_EN_Pin, 1);
 8003da8:	2201      	movs	r2, #1
 8003daa:	2120      	movs	r1, #32
 8003dac:	4823      	ldr	r0, [pc, #140]	; (8003e3c <main+0xe0>)
 8003dae:	f004 fa11 	bl	80081d4 <HAL_GPIO_WritePin>
	HAL_I2SEx_TransmitReceive_DMA(&hi2s2, txBuff, rxBuff, BLOCK_SIZE);
 8003db2:	2304      	movs	r3, #4
 8003db4:	4a22      	ldr	r2, [pc, #136]	; (8003e40 <main+0xe4>)
 8003db6:	4923      	ldr	r1, [pc, #140]	; (8003e44 <main+0xe8>)
 8003db8:	4823      	ldr	r0, [pc, #140]	; (8003e48 <main+0xec>)
 8003dba:	f005 fe81 	bl	8009ac0 <HAL_I2SEx_TransmitReceive_DMA>
//  HAL_I2C_Mem_Write(&hi2c3, 0xA0, 32, I2C_MEMADD_SIZE_16BIT, kirim32bit2, sizeof(kirim32bit2), 1000);
//  HAL_Delay(50);

    /* terima */
//		myTask();
	HAL_GPIO_WritePin(L_SIGN_GPIO_Port, L_SIGN_Pin, 1);
 8003dbe:	2201      	movs	r2, #1
 8003dc0:	2102      	movs	r1, #2
 8003dc2:	4822      	ldr	r0, [pc, #136]	; (8003e4c <main+0xf0>)
 8003dc4:	f004 fa06 	bl	80081d4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R_SIGN_GPIO_Port, R_SIGN_Pin, 1);
 8003dc8:	2201      	movs	r2, #1
 8003dca:	2101      	movs	r1, #1
 8003dcc:	481f      	ldr	r0, [pc, #124]	; (8003e4c <main+0xf0>)
 8003dce:	f004 fa01 	bl	80081d4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 1);
 8003dd2:	2201      	movs	r2, #1
 8003dd4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003dd8:	481d      	ldr	r0, [pc, #116]	; (8003e50 <main+0xf4>)
 8003dda:	f004 f9fb 	bl	80081d4 <HAL_GPIO_WritePin>
//			pernahSatu = 1;
//		}
//		if(bakso==2){
//			pernahDua = 2;
//		}
		myTask();
 8003dde:	f7fd fc03 	bl	80015e8 <myTask>
		if(L_Samplef > 2000000){
 8003de2:	4b1c      	ldr	r3, [pc, #112]	; (8003e54 <main+0xf8>)
 8003de4:	edd3 7a00 	vldr	s15, [r3]
 8003de8:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8003e58 <main+0xfc>
 8003dec:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003df0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003df4:	dd05      	ble.n	8003e02 <main+0xa6>
			HAL_GPIO_WritePin(L_SIGN_GPIO_Port, L_SIGN_Pin, 0);
 8003df6:	2200      	movs	r2, #0
 8003df8:	2102      	movs	r1, #2
 8003dfa:	4814      	ldr	r0, [pc, #80]	; (8003e4c <main+0xf0>)
 8003dfc:	f004 f9ea 	bl	80081d4 <HAL_GPIO_WritePin>
 8003e00:	e004      	b.n	8003e0c <main+0xb0>
		}
		else{
			HAL_GPIO_WritePin(L_SIGN_GPIO_Port, L_SIGN_Pin, 1);
 8003e02:	2201      	movs	r2, #1
 8003e04:	2102      	movs	r1, #2
 8003e06:	4811      	ldr	r0, [pc, #68]	; (8003e4c <main+0xf0>)
 8003e08:	f004 f9e4 	bl	80081d4 <HAL_GPIO_WritePin>
		}

		if(R_Samplef > 2000000){
 8003e0c:	4b13      	ldr	r3, [pc, #76]	; (8003e5c <main+0x100>)
 8003e0e:	edd3 7a00 	vldr	s15, [r3]
 8003e12:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8003e58 <main+0xfc>
 8003e16:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003e1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e1e:	dd05      	ble.n	8003e2c <main+0xd0>
			HAL_GPIO_WritePin(R_SIGN_GPIO_Port, R_SIGN_Pin, 0);
 8003e20:	2200      	movs	r2, #0
 8003e22:	2101      	movs	r1, #1
 8003e24:	4809      	ldr	r0, [pc, #36]	; (8003e4c <main+0xf0>)
 8003e26:	f004 f9d5 	bl	80081d4 <HAL_GPIO_WritePin>
 8003e2a:	e7d8      	b.n	8003dde <main+0x82>
		}
		else{
			HAL_GPIO_WritePin(R_SIGN_GPIO_Port, R_SIGN_Pin, 1);
 8003e2c:	2201      	movs	r2, #1
 8003e2e:	2101      	movs	r1, #1
 8003e30:	4806      	ldr	r0, [pc, #24]	; (8003e4c <main+0xf0>)
 8003e32:	f004 f9cf 	bl	80081d4 <HAL_GPIO_WritePin>
		myTask();
 8003e36:	e7d2      	b.n	8003dde <main+0x82>
 8003e38:	40023800 	.word	0x40023800
 8003e3c:	40020800 	.word	0x40020800
 8003e40:	20000b7c 	.word	0x20000b7c
 8003e44:	20000640 	.word	0x20000640
 8003e48:	20000d2c 	.word	0x20000d2c
 8003e4c:	40020c00 	.word	0x40020c00
 8003e50:	40020400 	.word	0x40020400
 8003e54:	20000638 	.word	0x20000638
 8003e58:	49f42400 	.word	0x49f42400
 8003e5c:	20000d24 	.word	0x20000d24

08003e60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b098      	sub	sp, #96	; 0x60
 8003e64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003e66:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003e6a:	2230      	movs	r2, #48	; 0x30
 8003e6c:	2100      	movs	r1, #0
 8003e6e:	4618      	mov	r0, r3
 8003e70:	f007 fd3b 	bl	800b8ea <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003e74:	f107 031c 	add.w	r3, r7, #28
 8003e78:	2200      	movs	r2, #0
 8003e7a:	601a      	str	r2, [r3, #0]
 8003e7c:	605a      	str	r2, [r3, #4]
 8003e7e:	609a      	str	r2, [r3, #8]
 8003e80:	60da      	str	r2, [r3, #12]
 8003e82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003e84:	f107 030c 	add.w	r3, r7, #12
 8003e88:	2200      	movs	r2, #0
 8003e8a:	601a      	str	r2, [r3, #0]
 8003e8c:	605a      	str	r2, [r3, #4]
 8003e8e:	609a      	str	r2, [r3, #8]
 8003e90:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003e92:	2300      	movs	r3, #0
 8003e94:	60bb      	str	r3, [r7, #8]
 8003e96:	4b30      	ldr	r3, [pc, #192]	; (8003f58 <SystemClock_Config+0xf8>)
 8003e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e9a:	4a2f      	ldr	r2, [pc, #188]	; (8003f58 <SystemClock_Config+0xf8>)
 8003e9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ea0:	6413      	str	r3, [r2, #64]	; 0x40
 8003ea2:	4b2d      	ldr	r3, [pc, #180]	; (8003f58 <SystemClock_Config+0xf8>)
 8003ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ea6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003eaa:	60bb      	str	r3, [r7, #8]
 8003eac:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003eae:	2300      	movs	r3, #0
 8003eb0:	607b      	str	r3, [r7, #4]
 8003eb2:	4b2a      	ldr	r3, [pc, #168]	; (8003f5c <SystemClock_Config+0xfc>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4a29      	ldr	r2, [pc, #164]	; (8003f5c <SystemClock_Config+0xfc>)
 8003eb8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ebc:	6013      	str	r3, [r2, #0]
 8003ebe:	4b27      	ldr	r3, [pc, #156]	; (8003f5c <SystemClock_Config+0xfc>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ec6:	607b      	str	r3, [r7, #4]
 8003ec8:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003eca:	2302      	movs	r3, #2
 8003ecc:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003ed2:	2310      	movs	r3, #16
 8003ed4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003ed6:	2302      	movs	r3, #2
 8003ed8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003eda:	2300      	movs	r3, #0
 8003edc:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003ede:	2308      	movs	r3, #8
 8003ee0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 168;
 8003ee2:	23a8      	movs	r3, #168	; 0xa8
 8003ee4:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003ee6:	2302      	movs	r3, #2
 8003ee8:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003eea:	2304      	movs	r3, #4
 8003eec:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003eee:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	f006 fa78 	bl	800a3e8 <HAL_RCC_OscConfig>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d001      	beq.n	8003f02 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8003efe:	f000 fb97 	bl	8004630 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003f02:	230f      	movs	r3, #15
 8003f04:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003f06:	2302      	movs	r3, #2
 8003f08:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003f0e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003f12:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003f14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003f18:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003f1a:	f107 031c 	add.w	r3, r7, #28
 8003f1e:	2105      	movs	r1, #5
 8003f20:	4618      	mov	r0, r3
 8003f22:	f006 fca3 	bl	800a86c <HAL_RCC_ClockConfig>
 8003f26:	4603      	mov	r3, r0
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d001      	beq.n	8003f30 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8003f2c:	f000 fb80 	bl	8004630 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8003f30:	2301      	movs	r3, #1
 8003f32:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
 8003f34:	2332      	movs	r3, #50	; 0x32
 8003f36:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8003f38:	2302      	movs	r3, #2
 8003f3a:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003f3c:	f107 030c 	add.w	r3, r7, #12
 8003f40:	4618      	mov	r0, r3
 8003f42:	f006 fe81 	bl	800ac48 <HAL_RCCEx_PeriphCLKConfig>
 8003f46:	4603      	mov	r3, r0
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d001      	beq.n	8003f50 <SystemClock_Config+0xf0>
  {
    Error_Handler();
 8003f4c:	f000 fb70 	bl	8004630 <Error_Handler>
  }
}
 8003f50:	bf00      	nop
 8003f52:	3760      	adds	r7, #96	; 0x60
 8003f54:	46bd      	mov	sp, r7
 8003f56:	bd80      	pop	{r7, pc}
 8003f58:	40023800 	.word	0x40023800
 8003f5c:	40007000 	.word	0x40007000

08003f60 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003f64:	4b12      	ldr	r3, [pc, #72]	; (8003fb0 <MX_I2C1_Init+0x50>)
 8003f66:	4a13      	ldr	r2, [pc, #76]	; (8003fb4 <MX_I2C1_Init+0x54>)
 8003f68:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8003f6a:	4b11      	ldr	r3, [pc, #68]	; (8003fb0 <MX_I2C1_Init+0x50>)
 8003f6c:	4a12      	ldr	r2, [pc, #72]	; (8003fb8 <MX_I2C1_Init+0x58>)
 8003f6e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003f70:	4b0f      	ldr	r3, [pc, #60]	; (8003fb0 <MX_I2C1_Init+0x50>)
 8003f72:	2200      	movs	r2, #0
 8003f74:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003f76:	4b0e      	ldr	r3, [pc, #56]	; (8003fb0 <MX_I2C1_Init+0x50>)
 8003f78:	2200      	movs	r2, #0
 8003f7a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003f7c:	4b0c      	ldr	r3, [pc, #48]	; (8003fb0 <MX_I2C1_Init+0x50>)
 8003f7e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003f82:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003f84:	4b0a      	ldr	r3, [pc, #40]	; (8003fb0 <MX_I2C1_Init+0x50>)
 8003f86:	2200      	movs	r2, #0
 8003f88:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003f8a:	4b09      	ldr	r3, [pc, #36]	; (8003fb0 <MX_I2C1_Init+0x50>)
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003f90:	4b07      	ldr	r3, [pc, #28]	; (8003fb0 <MX_I2C1_Init+0x50>)
 8003f92:	2200      	movs	r2, #0
 8003f94:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003f96:	4b06      	ldr	r3, [pc, #24]	; (8003fb0 <MX_I2C1_Init+0x50>)
 8003f98:	2200      	movs	r2, #0
 8003f9a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003f9c:	4804      	ldr	r0, [pc, #16]	; (8003fb0 <MX_I2C1_Init+0x50>)
 8003f9e:	f004 f933 	bl	8008208 <HAL_I2C_Init>
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d001      	beq.n	8003fac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003fa8:	f000 fb42 	bl	8004630 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003fac:	bf00      	nop
 8003fae:	bd80      	pop	{r7, pc}
 8003fb0:	20000578 	.word	0x20000578
 8003fb4:	40005400 	.word	0x40005400
 8003fb8:	00061a80 	.word	0x00061a80

08003fbc <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8003fc0:	4b12      	ldr	r3, [pc, #72]	; (800400c <MX_I2C3_Init+0x50>)
 8003fc2:	4a13      	ldr	r2, [pc, #76]	; (8004010 <MX_I2C3_Init+0x54>)
 8003fc4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 8003fc6:	4b11      	ldr	r3, [pc, #68]	; (800400c <MX_I2C3_Init+0x50>)
 8003fc8:	4a12      	ldr	r2, [pc, #72]	; (8004014 <MX_I2C3_Init+0x58>)
 8003fca:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003fcc:	4b0f      	ldr	r3, [pc, #60]	; (800400c <MX_I2C3_Init+0x50>)
 8003fce:	2200      	movs	r2, #0
 8003fd0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8003fd2:	4b0e      	ldr	r3, [pc, #56]	; (800400c <MX_I2C3_Init+0x50>)
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003fd8:	4b0c      	ldr	r3, [pc, #48]	; (800400c <MX_I2C3_Init+0x50>)
 8003fda:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003fde:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003fe0:	4b0a      	ldr	r3, [pc, #40]	; (800400c <MX_I2C3_Init+0x50>)
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8003fe6:	4b09      	ldr	r3, [pc, #36]	; (800400c <MX_I2C3_Init+0x50>)
 8003fe8:	2200      	movs	r2, #0
 8003fea:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003fec:	4b07      	ldr	r3, [pc, #28]	; (800400c <MX_I2C3_Init+0x50>)
 8003fee:	2200      	movs	r2, #0
 8003ff0:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003ff2:	4b06      	ldr	r3, [pc, #24]	; (800400c <MX_I2C3_Init+0x50>)
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8003ff8:	4804      	ldr	r0, [pc, #16]	; (800400c <MX_I2C3_Init+0x50>)
 8003ffa:	f004 f905 	bl	8008208 <HAL_I2C_Init>
 8003ffe:	4603      	mov	r3, r0
 8004000:	2b00      	cmp	r3, #0
 8004002:	d001      	beq.n	8004008 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8004004:	f000 fb14 	bl	8004630 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8004008:	bf00      	nop
 800400a:	bd80      	pop	{r7, pc}
 800400c:	200004e8 	.word	0x200004e8
 8004010:	40005c00 	.word	0x40005c00
 8004014:	00061a80 	.word	0x00061a80

08004018 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 800401c:	4b13      	ldr	r3, [pc, #76]	; (800406c <MX_I2S2_Init+0x54>)
 800401e:	4a14      	ldr	r2, [pc, #80]	; (8004070 <MX_I2S2_Init+0x58>)
 8004020:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8004022:	4b12      	ldr	r3, [pc, #72]	; (800406c <MX_I2S2_Init+0x54>)
 8004024:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004028:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 800402a:	4b10      	ldr	r3, [pc, #64]	; (800406c <MX_I2S2_Init+0x54>)
 800402c:	2200      	movs	r2, #0
 800402e:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_24B;
 8004030:	4b0e      	ldr	r3, [pc, #56]	; (800406c <MX_I2S2_Init+0x54>)
 8004032:	2203      	movs	r2, #3
 8004034:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8004036:	4b0d      	ldr	r3, [pc, #52]	; (800406c <MX_I2S2_Init+0x54>)
 8004038:	f44f 7200 	mov.w	r2, #512	; 0x200
 800403c:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 800403e:	4b0b      	ldr	r3, [pc, #44]	; (800406c <MX_I2S2_Init+0x54>)
 8004040:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8004044:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8004046:	4b09      	ldr	r3, [pc, #36]	; (800406c <MX_I2S2_Init+0x54>)
 8004048:	2200      	movs	r2, #0
 800404a:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 800404c:	4b07      	ldr	r3, [pc, #28]	; (800406c <MX_I2S2_Init+0x54>)
 800404e:	2200      	movs	r2, #0
 8004050:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 8004052:	4b06      	ldr	r3, [pc, #24]	; (800406c <MX_I2S2_Init+0x54>)
 8004054:	2201      	movs	r2, #1
 8004056:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8004058:	4804      	ldr	r0, [pc, #16]	; (800406c <MX_I2S2_Init+0x54>)
 800405a:	f005 faeb 	bl	8009634 <HAL_I2S_Init>
 800405e:	4603      	mov	r3, r0
 8004060:	2b00      	cmp	r3, #0
 8004062:	d001      	beq.n	8004068 <MX_I2S2_Init+0x50>
  {
    Error_Handler();
 8004064:	f000 fae4 	bl	8004630 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8004068:	bf00      	nop
 800406a:	bd80      	pop	{r7, pc}
 800406c:	20000d2c 	.word	0x20000d2c
 8004070:	40003800 	.word	0x40003800

08004074 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004078:	4b11      	ldr	r3, [pc, #68]	; (80040c0 <MX_USART1_UART_Init+0x4c>)
 800407a:	4a12      	ldr	r2, [pc, #72]	; (80040c4 <MX_USART1_UART_Init+0x50>)
 800407c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800407e:	4b10      	ldr	r3, [pc, #64]	; (80040c0 <MX_USART1_UART_Init+0x4c>)
 8004080:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004084:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004086:	4b0e      	ldr	r3, [pc, #56]	; (80040c0 <MX_USART1_UART_Init+0x4c>)
 8004088:	2200      	movs	r2, #0
 800408a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800408c:	4b0c      	ldr	r3, [pc, #48]	; (80040c0 <MX_USART1_UART_Init+0x4c>)
 800408e:	2200      	movs	r2, #0
 8004090:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004092:	4b0b      	ldr	r3, [pc, #44]	; (80040c0 <MX_USART1_UART_Init+0x4c>)
 8004094:	2200      	movs	r2, #0
 8004096:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004098:	4b09      	ldr	r3, [pc, #36]	; (80040c0 <MX_USART1_UART_Init+0x4c>)
 800409a:	220c      	movs	r2, #12
 800409c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800409e:	4b08      	ldr	r3, [pc, #32]	; (80040c0 <MX_USART1_UART_Init+0x4c>)
 80040a0:	2200      	movs	r2, #0
 80040a2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80040a4:	4b06      	ldr	r3, [pc, #24]	; (80040c0 <MX_USART1_UART_Init+0x4c>)
 80040a6:	2200      	movs	r2, #0
 80040a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80040aa:	4805      	ldr	r0, [pc, #20]	; (80040c0 <MX_USART1_UART_Init+0x4c>)
 80040ac:	f006 ff0a 	bl	800aec4 <HAL_UART_Init>
 80040b0:	4603      	mov	r3, r0
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d001      	beq.n	80040ba <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80040b6:	f000 fabb 	bl	8004630 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80040ba:	bf00      	nop
 80040bc:	bd80      	pop	{r7, pc}
 80040be:	bf00      	nop
 80040c0:	20000740 	.word	0x20000740
 80040c4:	40011000 	.word	0x40011000

080040c8 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b082      	sub	sp, #8
 80040cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80040ce:	2300      	movs	r3, #0
 80040d0:	607b      	str	r3, [r7, #4]
 80040d2:	4b1f      	ldr	r3, [pc, #124]	; (8004150 <MX_DMA_Init+0x88>)
 80040d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040d6:	4a1e      	ldr	r2, [pc, #120]	; (8004150 <MX_DMA_Init+0x88>)
 80040d8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80040dc:	6313      	str	r3, [r2, #48]	; 0x30
 80040de:	4b1c      	ldr	r3, [pc, #112]	; (8004150 <MX_DMA_Init+0x88>)
 80040e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040e6:	607b      	str	r3, [r7, #4]
 80040e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80040ea:	2300      	movs	r3, #0
 80040ec:	603b      	str	r3, [r7, #0]
 80040ee:	4b18      	ldr	r3, [pc, #96]	; (8004150 <MX_DMA_Init+0x88>)
 80040f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040f2:	4a17      	ldr	r2, [pc, #92]	; (8004150 <MX_DMA_Init+0x88>)
 80040f4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80040f8:	6313      	str	r3, [r2, #48]	; 0x30
 80040fa:	4b15      	ldr	r3, [pc, #84]	; (8004150 <MX_DMA_Init+0x88>)
 80040fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004102:	603b      	str	r3, [r7, #0]
 8004104:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8004106:	2200      	movs	r2, #0
 8004108:	2100      	movs	r1, #0
 800410a:	200e      	movs	r0, #14
 800410c:	f003 fae1 	bl	80076d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8004110:	200e      	movs	r0, #14
 8004112:	f003 fafa 	bl	800770a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8004116:	2200      	movs	r2, #0
 8004118:	2100      	movs	r1, #0
 800411a:	200f      	movs	r0, #15
 800411c:	f003 fad9 	bl	80076d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8004120:	200f      	movs	r0, #15
 8004122:	f003 faf2 	bl	800770a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8004126:	2200      	movs	r2, #0
 8004128:	2100      	movs	r1, #0
 800412a:	203a      	movs	r0, #58	; 0x3a
 800412c:	f003 fad1 	bl	80076d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8004130:	203a      	movs	r0, #58	; 0x3a
 8004132:	f003 faea 	bl	800770a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8004136:	2200      	movs	r2, #0
 8004138:	2100      	movs	r1, #0
 800413a:	2046      	movs	r0, #70	; 0x46
 800413c:	f003 fac9 	bl	80076d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8004140:	2046      	movs	r0, #70	; 0x46
 8004142:	f003 fae2 	bl	800770a <HAL_NVIC_EnableIRQ>

}
 8004146:	bf00      	nop
 8004148:	3708      	adds	r7, #8
 800414a:	46bd      	mov	sp, r7
 800414c:	bd80      	pop	{r7, pc}
 800414e:	bf00      	nop
 8004150:	40023800 	.word	0x40023800

08004154 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b08a      	sub	sp, #40	; 0x28
 8004158:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800415a:	f107 0314 	add.w	r3, r7, #20
 800415e:	2200      	movs	r2, #0
 8004160:	601a      	str	r2, [r3, #0]
 8004162:	605a      	str	r2, [r3, #4]
 8004164:	609a      	str	r2, [r3, #8]
 8004166:	60da      	str	r2, [r3, #12]
 8004168:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800416a:	2300      	movs	r3, #0
 800416c:	613b      	str	r3, [r7, #16]
 800416e:	4b4e      	ldr	r3, [pc, #312]	; (80042a8 <MX_GPIO_Init+0x154>)
 8004170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004172:	4a4d      	ldr	r2, [pc, #308]	; (80042a8 <MX_GPIO_Init+0x154>)
 8004174:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004178:	6313      	str	r3, [r2, #48]	; 0x30
 800417a:	4b4b      	ldr	r3, [pc, #300]	; (80042a8 <MX_GPIO_Init+0x154>)
 800417c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800417e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004182:	613b      	str	r3, [r7, #16]
 8004184:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004186:	2300      	movs	r3, #0
 8004188:	60fb      	str	r3, [r7, #12]
 800418a:	4b47      	ldr	r3, [pc, #284]	; (80042a8 <MX_GPIO_Init+0x154>)
 800418c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800418e:	4a46      	ldr	r2, [pc, #280]	; (80042a8 <MX_GPIO_Init+0x154>)
 8004190:	f043 0304 	orr.w	r3, r3, #4
 8004194:	6313      	str	r3, [r2, #48]	; 0x30
 8004196:	4b44      	ldr	r3, [pc, #272]	; (80042a8 <MX_GPIO_Init+0x154>)
 8004198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800419a:	f003 0304 	and.w	r3, r3, #4
 800419e:	60fb      	str	r3, [r7, #12]
 80041a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80041a2:	2300      	movs	r3, #0
 80041a4:	60bb      	str	r3, [r7, #8]
 80041a6:	4b40      	ldr	r3, [pc, #256]	; (80042a8 <MX_GPIO_Init+0x154>)
 80041a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041aa:	4a3f      	ldr	r2, [pc, #252]	; (80042a8 <MX_GPIO_Init+0x154>)
 80041ac:	f043 0302 	orr.w	r3, r3, #2
 80041b0:	6313      	str	r3, [r2, #48]	; 0x30
 80041b2:	4b3d      	ldr	r3, [pc, #244]	; (80042a8 <MX_GPIO_Init+0x154>)
 80041b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041b6:	f003 0302 	and.w	r3, r3, #2
 80041ba:	60bb      	str	r3, [r7, #8]
 80041bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80041be:	2300      	movs	r3, #0
 80041c0:	607b      	str	r3, [r7, #4]
 80041c2:	4b39      	ldr	r3, [pc, #228]	; (80042a8 <MX_GPIO_Init+0x154>)
 80041c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041c6:	4a38      	ldr	r2, [pc, #224]	; (80042a8 <MX_GPIO_Init+0x154>)
 80041c8:	f043 0308 	orr.w	r3, r3, #8
 80041cc:	6313      	str	r3, [r2, #48]	; 0x30
 80041ce:	4b36      	ldr	r3, [pc, #216]	; (80042a8 <MX_GPIO_Init+0x154>)
 80041d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041d2:	f003 0308 	and.w	r3, r3, #8
 80041d6:	607b      	str	r3, [r7, #4]
 80041d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80041da:	2300      	movs	r3, #0
 80041dc:	603b      	str	r3, [r7, #0]
 80041de:	4b32      	ldr	r3, [pc, #200]	; (80042a8 <MX_GPIO_Init+0x154>)
 80041e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041e2:	4a31      	ldr	r2, [pc, #196]	; (80042a8 <MX_GPIO_Init+0x154>)
 80041e4:	f043 0301 	orr.w	r3, r3, #1
 80041e8:	6313      	str	r3, [r2, #48]	; 0x30
 80041ea:	4b2f      	ldr	r3, [pc, #188]	; (80042a8 <MX_GPIO_Init+0x154>)
 80041ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ee:	f003 0301 	and.w	r3, r3, #1
 80041f2:	603b      	str	r3, [r7, #0]
 80041f4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(I2S_EN_GPIO_Port, I2S_EN_Pin, GPIO_PIN_RESET);
 80041f6:	2200      	movs	r2, #0
 80041f8:	2120      	movs	r1, #32
 80041fa:	482c      	ldr	r0, [pc, #176]	; (80042ac <MX_GPIO_Init+0x158>)
 80041fc:	f003 ffea 	bl	80081d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_Pin|TP_D_Pin|TP_C_Pin, GPIO_PIN_RESET);
 8004200:	2200      	movs	r2, #0
 8004202:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8004206:	482a      	ldr	r0, [pc, #168]	; (80042b0 <MX_GPIO_Init+0x15c>)
 8004208:	f003 ffe4 	bl	80081d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, TP_B_Pin|TP_A_Pin|R_SIGN_Pin|L_SIGN_Pin, GPIO_PIN_RESET);
 800420c:	2200      	movs	r2, #0
 800420e:	f240 3103 	movw	r1, #771	; 0x303
 8004212:	4828      	ldr	r0, [pc, #160]	; (80042b4 <MX_GPIO_Init+0x160>)
 8004214:	f003 ffde 	bl	80081d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : I2S_EN_Pin */
  GPIO_InitStruct.Pin = I2S_EN_Pin;
 8004218:	2320      	movs	r3, #32
 800421a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800421c:	2301      	movs	r3, #1
 800421e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004220:	2300      	movs	r3, #0
 8004222:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004224:	2300      	movs	r3, #0
 8004226:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(I2S_EN_GPIO_Port, &GPIO_InitStruct);
 8004228:	f107 0314 	add.w	r3, r7, #20
 800422c:	4619      	mov	r1, r3
 800422e:	481f      	ldr	r0, [pc, #124]	; (80042ac <MX_GPIO_Init+0x158>)
 8004230:	f003 fe1e 	bl	8007e70 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Pin TP_D_Pin TP_C_Pin */
  GPIO_InitStruct.Pin = LED_Pin|TP_D_Pin|TP_C_Pin;
 8004234:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8004238:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800423a:	2301      	movs	r3, #1
 800423c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800423e:	2300      	movs	r3, #0
 8004240:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004242:	2300      	movs	r3, #0
 8004244:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004246:	f107 0314 	add.w	r3, r7, #20
 800424a:	4619      	mov	r1, r3
 800424c:	4818      	ldr	r0, [pc, #96]	; (80042b0 <MX_GPIO_Init+0x15c>)
 800424e:	f003 fe0f 	bl	8007e70 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP_B_Pin TP_A_Pin R_SIGN_Pin L_SIGN_Pin */
  GPIO_InitStruct.Pin = TP_B_Pin|TP_A_Pin|R_SIGN_Pin|L_SIGN_Pin;
 8004252:	f240 3303 	movw	r3, #771	; 0x303
 8004256:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004258:	2301      	movs	r3, #1
 800425a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800425c:	2300      	movs	r3, #0
 800425e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004260:	2300      	movs	r3, #0
 8004262:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004264:	f107 0314 	add.w	r3, r7, #20
 8004268:	4619      	mov	r1, r3
 800426a:	4812      	ldr	r0, [pc, #72]	; (80042b4 <MX_GPIO_Init+0x160>)
 800426c:	f003 fe00 	bl	8007e70 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW_UP_Pin SW_DOWN_Pin SW_LEFT_Pin SW_RIGHT_Pin */
  GPIO_InitStruct.Pin = SW_UP_Pin|SW_DOWN_Pin|SW_LEFT_Pin|SW_RIGHT_Pin;
 8004270:	233c      	movs	r3, #60	; 0x3c
 8004272:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004274:	2300      	movs	r3, #0
 8004276:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004278:	2301      	movs	r3, #1
 800427a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800427c:	f107 0314 	add.w	r3, r7, #20
 8004280:	4619      	mov	r1, r3
 8004282:	480c      	ldr	r0, [pc, #48]	; (80042b4 <MX_GPIO_Init+0x160>)
 8004284:	f003 fdf4 	bl	8007e70 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENC_SW_Pin ENC_CLK_Pin ENC_DT_Pin */
  GPIO_InitStruct.Pin = ENC_SW_Pin|ENC_CLK_Pin|ENC_DT_Pin;
 8004288:	2338      	movs	r3, #56	; 0x38
 800428a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800428c:	2300      	movs	r3, #0
 800428e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004290:	2300      	movs	r3, #0
 8004292:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004294:	f107 0314 	add.w	r3, r7, #20
 8004298:	4619      	mov	r1, r3
 800429a:	4805      	ldr	r0, [pc, #20]	; (80042b0 <MX_GPIO_Init+0x15c>)
 800429c:	f003 fde8 	bl	8007e70 <HAL_GPIO_Init>

}
 80042a0:	bf00      	nop
 80042a2:	3728      	adds	r7, #40	; 0x28
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bd80      	pop	{r7, pc}
 80042a8:	40023800 	.word	0x40023800
 80042ac:	40020800 	.word	0x40020800
 80042b0:	40020400 	.word	0x40020400
 80042b4:	40020c00 	.word	0x40020c00

080042b8 <HAL_I2SEx_TxRxHalfCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_I2SEx_TxRxHalfCpltCallback(I2S_HandleTypeDef *hi2s){
 80042b8:	b5b0      	push	{r4, r5, r7, lr}
 80042ba:	b082      	sub	sp, #8
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
	L_Samplef = readWord(0,0);
 80042c0:	2100      	movs	r1, #0
 80042c2:	2000      	movs	r0, #0
 80042c4:	f7fc fe04 	bl	8000ed0 <readWord>
 80042c8:	eef0 7a40 	vmov.f32	s15, s0
 80042cc:	4b48      	ldr	r3, [pc, #288]	; (80043f0 <HAL_I2SEx_TxRxHalfCpltCallback+0x138>)
 80042ce:	edc3 7a00 	vstr	s15, [r3]
	R_Samplef = readWord(1,0);
 80042d2:	2100      	movs	r1, #0
 80042d4:	2001      	movs	r0, #1
 80042d6:	f7fc fdfb 	bl	8000ed0 <readWord>
 80042da:	eef0 7a40 	vmov.f32	s15, s0
 80042de:	4b45      	ldr	r3, [pc, #276]	; (80043f4 <HAL_I2SEx_TxRxHalfCpltCallback+0x13c>)
 80042e0:	edc3 7a00 	vstr	s15, [r3]

	L_Samplef = L_Samplef * (myPreset[EQ_preset].level_L * 0.01);
 80042e4:	4b42      	ldr	r3, [pc, #264]	; (80043f0 <HAL_I2SEx_TxRxHalfCpltCallback+0x138>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4618      	mov	r0, r3
 80042ea:	f7fc f8d1 	bl	8000490 <__aeabi_f2d>
 80042ee:	4604      	mov	r4, r0
 80042f0:	460d      	mov	r5, r1
 80042f2:	4b41      	ldr	r3, [pc, #260]	; (80043f8 <HAL_I2SEx_TxRxHalfCpltCallback+0x140>)
 80042f4:	f993 3000 	ldrsb.w	r3, [r3]
 80042f8:	4619      	mov	r1, r3
 80042fa:	4a40      	ldr	r2, [pc, #256]	; (80043fc <HAL_I2SEx_TxRxHalfCpltCallback+0x144>)
 80042fc:	235c      	movs	r3, #92	; 0x5c
 80042fe:	fb03 f301 	mul.w	r3, r3, r1
 8004302:	4413      	add	r3, r2
 8004304:	3301      	adds	r3, #1
 8004306:	f993 3000 	ldrsb.w	r3, [r3]
 800430a:	4618      	mov	r0, r3
 800430c:	f7fc f8ae 	bl	800046c <__aeabi_i2d>
 8004310:	a335      	add	r3, pc, #212	; (adr r3, 80043e8 <HAL_I2SEx_TxRxHalfCpltCallback+0x130>)
 8004312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004316:	f7fc f913 	bl	8000540 <__aeabi_dmul>
 800431a:	4602      	mov	r2, r0
 800431c:	460b      	mov	r3, r1
 800431e:	4620      	mov	r0, r4
 8004320:	4629      	mov	r1, r5
 8004322:	f7fc f90d 	bl	8000540 <__aeabi_dmul>
 8004326:	4603      	mov	r3, r0
 8004328:	460c      	mov	r4, r1
 800432a:	4618      	mov	r0, r3
 800432c:	4621      	mov	r1, r4
 800432e:	f7fc fbff 	bl	8000b30 <__aeabi_d2f>
 8004332:	4602      	mov	r2, r0
 8004334:	4b2e      	ldr	r3, [pc, #184]	; (80043f0 <HAL_I2SEx_TxRxHalfCpltCallback+0x138>)
 8004336:	601a      	str	r2, [r3, #0]
	R_Samplef = R_Samplef * (myPreset[EQ_preset].level_R * 0.01);
 8004338:	4b2e      	ldr	r3, [pc, #184]	; (80043f4 <HAL_I2SEx_TxRxHalfCpltCallback+0x13c>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4618      	mov	r0, r3
 800433e:	f7fc f8a7 	bl	8000490 <__aeabi_f2d>
 8004342:	4604      	mov	r4, r0
 8004344:	460d      	mov	r5, r1
 8004346:	4b2c      	ldr	r3, [pc, #176]	; (80043f8 <HAL_I2SEx_TxRxHalfCpltCallback+0x140>)
 8004348:	f993 3000 	ldrsb.w	r3, [r3]
 800434c:	4619      	mov	r1, r3
 800434e:	4a2b      	ldr	r2, [pc, #172]	; (80043fc <HAL_I2SEx_TxRxHalfCpltCallback+0x144>)
 8004350:	235c      	movs	r3, #92	; 0x5c
 8004352:	fb03 f301 	mul.w	r3, r3, r1
 8004356:	4413      	add	r3, r2
 8004358:	f993 3000 	ldrsb.w	r3, [r3]
 800435c:	4618      	mov	r0, r3
 800435e:	f7fc f885 	bl	800046c <__aeabi_i2d>
 8004362:	a321      	add	r3, pc, #132	; (adr r3, 80043e8 <HAL_I2SEx_TxRxHalfCpltCallback+0x130>)
 8004364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004368:	f7fc f8ea 	bl	8000540 <__aeabi_dmul>
 800436c:	4602      	mov	r2, r0
 800436e:	460b      	mov	r3, r1
 8004370:	4620      	mov	r0, r4
 8004372:	4629      	mov	r1, r5
 8004374:	f7fc f8e4 	bl	8000540 <__aeabi_dmul>
 8004378:	4603      	mov	r3, r0
 800437a:	460c      	mov	r4, r1
 800437c:	4618      	mov	r0, r3
 800437e:	4621      	mov	r1, r4
 8004380:	f7fc fbd6 	bl	8000b30 <__aeabi_d2f>
 8004384:	4602      	mov	r2, r0
 8004386:	4b1b      	ldr	r3, [pc, #108]	; (80043f4 <HAL_I2SEx_TxRxHalfCpltCallback+0x13c>)
 8004388:	601a      	str	r2, [r3, #0]

	L_Samplef = IIR_Left(L_Samplef);
 800438a:	4b19      	ldr	r3, [pc, #100]	; (80043f0 <HAL_I2SEx_TxRxHalfCpltCallback+0x138>)
 800438c:	edd3 7a00 	vldr	s15, [r3]
 8004390:	eeb0 0a67 	vmov.f32	s0, s15
 8004394:	f001 fbc8 	bl	8005b28 <IIR_Left>
 8004398:	eef0 7a40 	vmov.f32	s15, s0
 800439c:	4b14      	ldr	r3, [pc, #80]	; (80043f0 <HAL_I2SEx_TxRxHalfCpltCallback+0x138>)
 800439e:	edc3 7a00 	vstr	s15, [r3]
	R_Samplef = IIR_Right(R_Samplef);
 80043a2:	4b14      	ldr	r3, [pc, #80]	; (80043f4 <HAL_I2SEx_TxRxHalfCpltCallback+0x13c>)
 80043a4:	edd3 7a00 	vldr	s15, [r3]
 80043a8:	eeb0 0a67 	vmov.f32	s0, s15
 80043ac:	f001 fa1c 	bl	80057e8 <IIR_Right>
 80043b0:	eef0 7a40 	vmov.f32	s15, s0
 80043b4:	4b0f      	ldr	r3, [pc, #60]	; (80043f4 <HAL_I2SEx_TxRxHalfCpltCallback+0x13c>)
 80043b6:	edc3 7a00 	vstr	s15, [r3]

	writeWord(L_Samplef, 0, 0);
 80043ba:	4b0d      	ldr	r3, [pc, #52]	; (80043f0 <HAL_I2SEx_TxRxHalfCpltCallback+0x138>)
 80043bc:	edd3 7a00 	vldr	s15, [r3]
 80043c0:	2100      	movs	r1, #0
 80043c2:	2000      	movs	r0, #0
 80043c4:	eeb0 0a67 	vmov.f32	s0, s15
 80043c8:	f7fc fdcc 	bl	8000f64 <writeWord>
	writeWord(R_Samplef, 1, 0);
 80043cc:	4b09      	ldr	r3, [pc, #36]	; (80043f4 <HAL_I2SEx_TxRxHalfCpltCallback+0x13c>)
 80043ce:	edd3 7a00 	vldr	s15, [r3]
 80043d2:	2100      	movs	r1, #0
 80043d4:	2001      	movs	r0, #1
 80043d6:	eeb0 0a67 	vmov.f32	s0, s15
 80043da:	f7fc fdc3 	bl	8000f64 <writeWord>
}
 80043de:	bf00      	nop
 80043e0:	3708      	adds	r7, #8
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bdb0      	pop	{r4, r5, r7, pc}
 80043e6:	bf00      	nop
 80043e8:	47ae147b 	.word	0x47ae147b
 80043ec:	3f847ae1 	.word	0x3f847ae1
 80043f0:	20000638 	.word	0x20000638
 80043f4:	20000d24 	.word	0x20000d24
 80043f8:	20000540 	.word	0x20000540
 80043fc:	20000794 	.word	0x20000794

08004400 <HAL_I2SEx_TxRxCpltCallback>:

void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s){
 8004400:	b5b0      	push	{r4, r5, r7, lr}
 8004402:	b082      	sub	sp, #8
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
	L_Samplef = readWord(0,4);
 8004408:	2104      	movs	r1, #4
 800440a:	2000      	movs	r0, #0
 800440c:	f7fc fd60 	bl	8000ed0 <readWord>
 8004410:	eef0 7a40 	vmov.f32	s15, s0
 8004414:	4b48      	ldr	r3, [pc, #288]	; (8004538 <HAL_I2SEx_TxRxCpltCallback+0x138>)
 8004416:	edc3 7a00 	vstr	s15, [r3]
	R_Samplef = readWord(1,4);
 800441a:	2104      	movs	r1, #4
 800441c:	2001      	movs	r0, #1
 800441e:	f7fc fd57 	bl	8000ed0 <readWord>
 8004422:	eef0 7a40 	vmov.f32	s15, s0
 8004426:	4b45      	ldr	r3, [pc, #276]	; (800453c <HAL_I2SEx_TxRxCpltCallback+0x13c>)
 8004428:	edc3 7a00 	vstr	s15, [r3]

	L_Samplef = L_Samplef * (myPreset[EQ_preset].level_L * 0.01);
 800442c:	4b42      	ldr	r3, [pc, #264]	; (8004538 <HAL_I2SEx_TxRxCpltCallback+0x138>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	4618      	mov	r0, r3
 8004432:	f7fc f82d 	bl	8000490 <__aeabi_f2d>
 8004436:	4604      	mov	r4, r0
 8004438:	460d      	mov	r5, r1
 800443a:	4b41      	ldr	r3, [pc, #260]	; (8004540 <HAL_I2SEx_TxRxCpltCallback+0x140>)
 800443c:	f993 3000 	ldrsb.w	r3, [r3]
 8004440:	4619      	mov	r1, r3
 8004442:	4a40      	ldr	r2, [pc, #256]	; (8004544 <HAL_I2SEx_TxRxCpltCallback+0x144>)
 8004444:	235c      	movs	r3, #92	; 0x5c
 8004446:	fb03 f301 	mul.w	r3, r3, r1
 800444a:	4413      	add	r3, r2
 800444c:	3301      	adds	r3, #1
 800444e:	f993 3000 	ldrsb.w	r3, [r3]
 8004452:	4618      	mov	r0, r3
 8004454:	f7fc f80a 	bl	800046c <__aeabi_i2d>
 8004458:	a335      	add	r3, pc, #212	; (adr r3, 8004530 <HAL_I2SEx_TxRxCpltCallback+0x130>)
 800445a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800445e:	f7fc f86f 	bl	8000540 <__aeabi_dmul>
 8004462:	4602      	mov	r2, r0
 8004464:	460b      	mov	r3, r1
 8004466:	4620      	mov	r0, r4
 8004468:	4629      	mov	r1, r5
 800446a:	f7fc f869 	bl	8000540 <__aeabi_dmul>
 800446e:	4603      	mov	r3, r0
 8004470:	460c      	mov	r4, r1
 8004472:	4618      	mov	r0, r3
 8004474:	4621      	mov	r1, r4
 8004476:	f7fc fb5b 	bl	8000b30 <__aeabi_d2f>
 800447a:	4602      	mov	r2, r0
 800447c:	4b2e      	ldr	r3, [pc, #184]	; (8004538 <HAL_I2SEx_TxRxCpltCallback+0x138>)
 800447e:	601a      	str	r2, [r3, #0]
	R_Samplef = R_Samplef * (myPreset[EQ_preset].level_R * 0.01);
 8004480:	4b2e      	ldr	r3, [pc, #184]	; (800453c <HAL_I2SEx_TxRxCpltCallback+0x13c>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4618      	mov	r0, r3
 8004486:	f7fc f803 	bl	8000490 <__aeabi_f2d>
 800448a:	4604      	mov	r4, r0
 800448c:	460d      	mov	r5, r1
 800448e:	4b2c      	ldr	r3, [pc, #176]	; (8004540 <HAL_I2SEx_TxRxCpltCallback+0x140>)
 8004490:	f993 3000 	ldrsb.w	r3, [r3]
 8004494:	4619      	mov	r1, r3
 8004496:	4a2b      	ldr	r2, [pc, #172]	; (8004544 <HAL_I2SEx_TxRxCpltCallback+0x144>)
 8004498:	235c      	movs	r3, #92	; 0x5c
 800449a:	fb03 f301 	mul.w	r3, r3, r1
 800449e:	4413      	add	r3, r2
 80044a0:	f993 3000 	ldrsb.w	r3, [r3]
 80044a4:	4618      	mov	r0, r3
 80044a6:	f7fb ffe1 	bl	800046c <__aeabi_i2d>
 80044aa:	a321      	add	r3, pc, #132	; (adr r3, 8004530 <HAL_I2SEx_TxRxCpltCallback+0x130>)
 80044ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044b0:	f7fc f846 	bl	8000540 <__aeabi_dmul>
 80044b4:	4602      	mov	r2, r0
 80044b6:	460b      	mov	r3, r1
 80044b8:	4620      	mov	r0, r4
 80044ba:	4629      	mov	r1, r5
 80044bc:	f7fc f840 	bl	8000540 <__aeabi_dmul>
 80044c0:	4603      	mov	r3, r0
 80044c2:	460c      	mov	r4, r1
 80044c4:	4618      	mov	r0, r3
 80044c6:	4621      	mov	r1, r4
 80044c8:	f7fc fb32 	bl	8000b30 <__aeabi_d2f>
 80044cc:	4602      	mov	r2, r0
 80044ce:	4b1b      	ldr	r3, [pc, #108]	; (800453c <HAL_I2SEx_TxRxCpltCallback+0x13c>)
 80044d0:	601a      	str	r2, [r3, #0]

	L_Samplef = IIR_Left(L_Samplef);
 80044d2:	4b19      	ldr	r3, [pc, #100]	; (8004538 <HAL_I2SEx_TxRxCpltCallback+0x138>)
 80044d4:	edd3 7a00 	vldr	s15, [r3]
 80044d8:	eeb0 0a67 	vmov.f32	s0, s15
 80044dc:	f001 fb24 	bl	8005b28 <IIR_Left>
 80044e0:	eef0 7a40 	vmov.f32	s15, s0
 80044e4:	4b14      	ldr	r3, [pc, #80]	; (8004538 <HAL_I2SEx_TxRxCpltCallback+0x138>)
 80044e6:	edc3 7a00 	vstr	s15, [r3]
	R_Samplef = IIR_Right(R_Samplef);
 80044ea:	4b14      	ldr	r3, [pc, #80]	; (800453c <HAL_I2SEx_TxRxCpltCallback+0x13c>)
 80044ec:	edd3 7a00 	vldr	s15, [r3]
 80044f0:	eeb0 0a67 	vmov.f32	s0, s15
 80044f4:	f001 f978 	bl	80057e8 <IIR_Right>
 80044f8:	eef0 7a40 	vmov.f32	s15, s0
 80044fc:	4b0f      	ldr	r3, [pc, #60]	; (800453c <HAL_I2SEx_TxRxCpltCallback+0x13c>)
 80044fe:	edc3 7a00 	vstr	s15, [r3]

	writeWord(L_Samplef, 0, 4);
 8004502:	4b0d      	ldr	r3, [pc, #52]	; (8004538 <HAL_I2SEx_TxRxCpltCallback+0x138>)
 8004504:	edd3 7a00 	vldr	s15, [r3]
 8004508:	2104      	movs	r1, #4
 800450a:	2000      	movs	r0, #0
 800450c:	eeb0 0a67 	vmov.f32	s0, s15
 8004510:	f7fc fd28 	bl	8000f64 <writeWord>
	writeWord(R_Samplef, 1, 4);
 8004514:	4b09      	ldr	r3, [pc, #36]	; (800453c <HAL_I2SEx_TxRxCpltCallback+0x13c>)
 8004516:	edd3 7a00 	vldr	s15, [r3]
 800451a:	2104      	movs	r1, #4
 800451c:	2001      	movs	r0, #1
 800451e:	eeb0 0a67 	vmov.f32	s0, s15
 8004522:	f7fc fd1f 	bl	8000f64 <writeWord>
}
 8004526:	bf00      	nop
 8004528:	3708      	adds	r7, #8
 800452a:	46bd      	mov	sp, r7
 800452c:	bdb0      	pop	{r4, r5, r7, pc}
 800452e:	bf00      	nop
 8004530:	47ae147b 	.word	0x47ae147b
 8004534:	3f847ae1 	.word	0x3f847ae1
 8004538:	20000638 	.word	0x20000638
 800453c:	20000d24 	.word	0x20000d24
 8004540:	20000540 	.word	0x20000540
 8004544:	20000794 	.word	0x20000794

08004548 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8004548:	b580      	push	{r7, lr}
 800454a:	b082      	sub	sp, #8
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
	//	for(int i=0; i<strlen(data_serial_rx); i++){
	//		data_serial_rx[i] = 0;
	//	}

	HAL_UART_Receive_IT(&huart1, (uint8_t*)data_serial_rx, LEN_SERIAL);
 8004550:	2215      	movs	r2, #21
 8004552:	4904      	ldr	r1, [pc, #16]	; (8004564 <HAL_UART_RxCpltCallback+0x1c>)
 8004554:	4804      	ldr	r0, [pc, #16]	; (8004568 <HAL_UART_RxCpltCallback+0x20>)
 8004556:	f006 fd02 	bl	800af5e <HAL_UART_Receive_IT>
}
 800455a:	bf00      	nop
 800455c:	3708      	adds	r7, #8
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}
 8004562:	bf00      	nop
 8004564:	20000000 	.word	0x20000000
 8004568:	20000740 	.word	0x20000740

0800456c <saveToEeprom>:

/* ------------------------------------------ EEPROM ------------------------------------------ */
void saveToEeprom(void){
 800456c:	b580      	push	{r7, lr}
 800456e:	b082      	sub	sp, #8
 8004570:	af00      	add	r7, sp, #0
	/* Baca preset terakhir */
	EEPROM_WriteByte(0, 0, (uint8_t*)&EQ_preset);
 8004572:	4a0a      	ldr	r2, [pc, #40]	; (800459c <saveToEeprom+0x30>)
 8004574:	2100      	movs	r1, #0
 8004576:	2000      	movs	r0, #0
 8004578:	f000 f940 	bl	80047fc <EEPROM_WriteByte>
//	uint8_t buff_preset[1];
//	buff_preset[0] = EQ_preset;
//	EEPROM_Write(0, 0, buff_preset, 1);
	/* Baca semua preset */
	uint8_t* addrOfStruct = (uint8_t*)&myPreset;
 800457c:	4b08      	ldr	r3, [pc, #32]	; (80045a0 <saveToEeprom+0x34>)
 800457e:	607b      	str	r3, [r7, #4]
	uint16_t sizeOfStruct = sizeof(myPreset);
 8004580:	f44f 7366 	mov.w	r3, #920	; 0x398
 8004584:	807b      	strh	r3, [r7, #2]
	EEPROM_Write(1, 0, addrOfStruct, sizeOfStruct);
 8004586:	887b      	ldrh	r3, [r7, #2]
 8004588:	687a      	ldr	r2, [r7, #4]
 800458a:	2100      	movs	r1, #0
 800458c:	2001      	movs	r0, #1
 800458e:	f000 f86f 	bl	8004670 <EEPROM_Write>
}
 8004592:	bf00      	nop
 8004594:	3708      	adds	r7, #8
 8004596:	46bd      	mov	sp, r7
 8004598:	bd80      	pop	{r7, pc}
 800459a:	bf00      	nop
 800459c:	20000540 	.word	0x20000540
 80045a0:	20000794 	.word	0x20000794

080045a4 <LoadFromEeprom>:

void LoadFromEeprom(void){
 80045a4:	b5b0      	push	{r4, r5, r7, lr}
 80045a6:	b084      	sub	sp, #16
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	466b      	mov	r3, sp
 80045ac:	461d      	mov	r5, r3
	/* Tulis preset terakhir */
//	uint8_t buff_preset[1];
	EEPROM_ReadByte(0, 0, (uint8_t*)&EQ_preset);
 80045ae:	4a1e      	ldr	r2, [pc, #120]	; (8004628 <LoadFromEeprom+0x84>)
 80045b0:	2100      	movs	r1, #0
 80045b2:	2000      	movs	r0, #0
 80045b4:	f000 f948 	bl	8004848 <EEPROM_ReadByte>
//	EEPROM_Read(0, 0, buff_preset, 1);
//	HAL_I2C_Mem_Read(&h, DevAddress, MemAddress, MemAddSize, pData, Size, Timeout)
//	EQ_preset =  buff_preset[0];
	/* Tulis semua prset */
    uint16_t sizeOfBuff = sizeof(myPreset);
 80045b8:	f44f 7366 	mov.w	r3, #920	; 0x398
 80045bc:	81fb      	strh	r3, [r7, #14]
    uint8_t reciveBuff[sizeOfBuff];
 80045be:	89f8      	ldrh	r0, [r7, #14]
 80045c0:	4603      	mov	r3, r0
 80045c2:	3b01      	subs	r3, #1
 80045c4:	60bb      	str	r3, [r7, #8]
 80045c6:	b281      	uxth	r1, r0
 80045c8:	f04f 0200 	mov.w	r2, #0
 80045cc:	f04f 0300 	mov.w	r3, #0
 80045d0:	f04f 0400 	mov.w	r4, #0
 80045d4:	00d4      	lsls	r4, r2, #3
 80045d6:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80045da:	00cb      	lsls	r3, r1, #3
 80045dc:	b281      	uxth	r1, r0
 80045de:	f04f 0200 	mov.w	r2, #0
 80045e2:	f04f 0300 	mov.w	r3, #0
 80045e6:	f04f 0400 	mov.w	r4, #0
 80045ea:	00d4      	lsls	r4, r2, #3
 80045ec:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80045f0:	00cb      	lsls	r3, r1, #3
 80045f2:	4603      	mov	r3, r0
 80045f4:	3307      	adds	r3, #7
 80045f6:	08db      	lsrs	r3, r3, #3
 80045f8:	00db      	lsls	r3, r3, #3
 80045fa:	ebad 0d03 	sub.w	sp, sp, r3
 80045fe:	466b      	mov	r3, sp
 8004600:	3300      	adds	r3, #0
 8004602:	607b      	str	r3, [r7, #4]
    EEPROM_Read(1, 0, reciveBuff, sizeOfBuff);
 8004604:	687a      	ldr	r2, [r7, #4]
 8004606:	89fb      	ldrh	r3, [r7, #14]
 8004608:	2100      	movs	r1, #0
 800460a:	2001      	movs	r0, #1
 800460c:	f000 f894 	bl	8004738 <EEPROM_Read>
    memcpy(&myPreset, reciveBuff, sizeof(myPreset));
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	f44f 7266 	mov.w	r2, #920	; 0x398
 8004616:	4619      	mov	r1, r3
 8004618:	4804      	ldr	r0, [pc, #16]	; (800462c <LoadFromEeprom+0x88>)
 800461a:	f007 f95b 	bl	800b8d4 <memcpy>
 800461e:	46ad      	mov	sp, r5
}
 8004620:	bf00      	nop
 8004622:	3710      	adds	r7, #16
 8004624:	46bd      	mov	sp, r7
 8004626:	bdb0      	pop	{r4, r5, r7, pc}
 8004628:	20000540 	.word	0x20000540
 800462c:	20000794 	.word	0x20000794

08004630 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004630:	b480      	push	{r7}
 8004632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004634:	bf00      	nop
 8004636:	46bd      	mov	sp, r7
 8004638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463c:	4770      	bx	lr

0800463e <bytesToWrite>:
 *  Created on: Mar 11, 2021
 *      Author: Andi
 */
#include "myEEPROM.h"

uint16_t bytesToWrite(uint16_t size, uint16_t offset){
 800463e:	b480      	push	{r7}
 8004640:	b083      	sub	sp, #12
 8004642:	af00      	add	r7, sp, #0
 8004644:	4603      	mov	r3, r0
 8004646:	460a      	mov	r2, r1
 8004648:	80fb      	strh	r3, [r7, #6]
 800464a:	4613      	mov	r3, r2
 800464c:	80bb      	strh	r3, [r7, #4]
	if((size+offset)<32){
 800464e:	88fa      	ldrh	r2, [r7, #6]
 8004650:	88bb      	ldrh	r3, [r7, #4]
 8004652:	4413      	add	r3, r2
 8004654:	2b1f      	cmp	r3, #31
 8004656:	dc01      	bgt.n	800465c <bytesToWrite+0x1e>
		return size;
 8004658:	88fb      	ldrh	r3, [r7, #6]
 800465a:	e003      	b.n	8004664 <bytesToWrite+0x26>
	} else{
		return 32 - offset;
 800465c:	88bb      	ldrh	r3, [r7, #4]
 800465e:	f1c3 0320 	rsb	r3, r3, #32
 8004662:	b29b      	uxth	r3, r3
	}
}
 8004664:	4618      	mov	r0, r3
 8004666:	370c      	adds	r7, #12
 8004668:	46bd      	mov	sp, r7
 800466a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466e:	4770      	bx	lr

08004670 <EEPROM_Write>:

void EEPROM_Write(uint16_t page, uint16_t offset, uint8_t *pData, uint16_t size){
 8004670:	b580      	push	{r7, lr}
 8004672:	b08e      	sub	sp, #56	; 0x38
 8004674:	af04      	add	r7, sp, #16
 8004676:	60ba      	str	r2, [r7, #8]
 8004678:	461a      	mov	r2, r3
 800467a:	4603      	mov	r3, r0
 800467c:	81fb      	strh	r3, [r7, #14]
 800467e:	460b      	mov	r3, r1
 8004680:	81bb      	strh	r3, [r7, #12]
 8004682:	4613      	mov	r3, r2
 8004684:	80fb      	strh	r3, [r7, #6]
	int pAddrPos = log(32)/log(2);
 8004686:	2305      	movs	r3, #5
 8004688:	61fb      	str	r3, [r7, #28]

	uint16_t startPage = page;
 800468a:	89fb      	ldrh	r3, [r7, #14]
 800468c:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t endPage = page + ((size+offset)/32);
 800468e:	88fa      	ldrh	r2, [r7, #6]
 8004690:	89bb      	ldrh	r3, [r7, #12]
 8004692:	4413      	add	r3, r2
 8004694:	2b00      	cmp	r3, #0
 8004696:	da00      	bge.n	800469a <EEPROM_Write+0x2a>
 8004698:	331f      	adds	r3, #31
 800469a:	115b      	asrs	r3, r3, #5
 800469c:	b29a      	uxth	r2, r3
 800469e:	89fb      	ldrh	r3, [r7, #14]
 80046a0:	4413      	add	r3, r2
 80046a2:	837b      	strh	r3, [r7, #26]

	uint16_t numOfPages = endPage - startPage;
 80046a4:	8b7a      	ldrh	r2, [r7, #26]
 80046a6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80046a8:	1ad3      	subs	r3, r2, r3
 80046aa:	833b      	strh	r3, [r7, #24]
	uint16_t pos = 0;
 80046ac:	2300      	movs	r3, #0
 80046ae:	84bb      	strh	r3, [r7, #36]	; 0x24

	for(int16_t i=0; i<numOfPages; i++){
 80046b0:	2300      	movs	r3, #0
 80046b2:	847b      	strh	r3, [r7, #34]	; 0x22
 80046b4:	e034      	b.n	8004720 <EEPROM_Write+0xb0>
		uint16_t MemAddress = startPage << (pAddrPos | offset);
 80046b6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80046b8:	89b9      	ldrh	r1, [r7, #12]
 80046ba:	69fb      	ldr	r3, [r7, #28]
 80046bc:	430b      	orrs	r3, r1
 80046be:	fa02 f303 	lsl.w	r3, r2, r3
 80046c2:	82fb      	strh	r3, [r7, #22]
		uint16_t bytesRemaining = bytesToWrite(size, offset);
 80046c4:	89ba      	ldrh	r2, [r7, #12]
 80046c6:	88fb      	ldrh	r3, [r7, #6]
 80046c8:	4611      	mov	r1, r2
 80046ca:	4618      	mov	r0, r3
 80046cc:	f7ff ffb7 	bl	800463e <bytesToWrite>
 80046d0:	4603      	mov	r3, r0
 80046d2:	82bb      	strh	r3, [r7, #20]

		HAL_I2C_Mem_Write(&hi2c3, 0xA0, MemAddress, I2C_MEMADD_SIZE_16BIT, &pData[pos], bytesRemaining, 1000);
 80046d4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80046d6:	68ba      	ldr	r2, [r7, #8]
 80046d8:	4413      	add	r3, r2
 80046da:	8af9      	ldrh	r1, [r7, #22]
 80046dc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80046e0:	9202      	str	r2, [sp, #8]
 80046e2:	8aba      	ldrh	r2, [r7, #20]
 80046e4:	9201      	str	r2, [sp, #4]
 80046e6:	9300      	str	r3, [sp, #0]
 80046e8:	2310      	movs	r3, #16
 80046ea:	460a      	mov	r2, r1
 80046ec:	21a0      	movs	r1, #160	; 0xa0
 80046ee:	4811      	ldr	r0, [pc, #68]	; (8004734 <EEPROM_Write+0xc4>)
 80046f0:	f003 ffb0 	bl	8008654 <HAL_I2C_Mem_Write>

		startPage += 1;
 80046f4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80046f6:	3301      	adds	r3, #1
 80046f8:	84fb      	strh	r3, [r7, #38]	; 0x26
		offset = 0;
 80046fa:	2300      	movs	r3, #0
 80046fc:	81bb      	strh	r3, [r7, #12]

		size = size - bytesRemaining;
 80046fe:	88fa      	ldrh	r2, [r7, #6]
 8004700:	8abb      	ldrh	r3, [r7, #20]
 8004702:	1ad3      	subs	r3, r2, r3
 8004704:	80fb      	strh	r3, [r7, #6]
		pos += bytesRemaining;
 8004706:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004708:	8abb      	ldrh	r3, [r7, #20]
 800470a:	4413      	add	r3, r2
 800470c:	84bb      	strh	r3, [r7, #36]	; 0x24

		HAL_Delay(5);
 800470e:	2005      	movs	r0, #5
 8004710:	f002 fee2 	bl	80074d8 <HAL_Delay>
	for(int16_t i=0; i<numOfPages; i++){
 8004714:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8004718:	b29b      	uxth	r3, r3
 800471a:	3301      	adds	r3, #1
 800471c:	b29b      	uxth	r3, r3
 800471e:	847b      	strh	r3, [r7, #34]	; 0x22
 8004720:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 8004724:	8b3b      	ldrh	r3, [r7, #24]
 8004726:	429a      	cmp	r2, r3
 8004728:	dbc5      	blt.n	80046b6 <EEPROM_Write+0x46>
	}
}
 800472a:	bf00      	nop
 800472c:	3728      	adds	r7, #40	; 0x28
 800472e:	46bd      	mov	sp, r7
 8004730:	bd80      	pop	{r7, pc}
 8004732:	bf00      	nop
 8004734:	200004e8 	.word	0x200004e8

08004738 <EEPROM_Read>:

void EEPROM_Read(uint16_t page, uint16_t offset, uint8_t *pData, uint16_t size){
 8004738:	b580      	push	{r7, lr}
 800473a:	b08c      	sub	sp, #48	; 0x30
 800473c:	af04      	add	r7, sp, #16
 800473e:	60ba      	str	r2, [r7, #8]
 8004740:	461a      	mov	r2, r3
 8004742:	4603      	mov	r3, r0
 8004744:	81fb      	strh	r3, [r7, #14]
 8004746:	460b      	mov	r3, r1
 8004748:	81bb      	strh	r3, [r7, #12]
 800474a:	4613      	mov	r3, r2
 800474c:	80fb      	strh	r3, [r7, #6]
	int16_t pAddrPos = log(PAGE_SIZE)/log(2);
 800474e:	2305      	movs	r3, #5
 8004750:	833b      	strh	r3, [r7, #24]

	uint16_t startPage = page;
 8004752:	89fb      	ldrh	r3, [r7, #14]
 8004754:	83fb      	strh	r3, [r7, #30]
	uint16_t endPage = page + ((size+offset)/PAGE_SIZE);
 8004756:	88fa      	ldrh	r2, [r7, #6]
 8004758:	89bb      	ldrh	r3, [r7, #12]
 800475a:	4413      	add	r3, r2
 800475c:	2b00      	cmp	r3, #0
 800475e:	da00      	bge.n	8004762 <EEPROM_Read+0x2a>
 8004760:	331f      	adds	r3, #31
 8004762:	115b      	asrs	r3, r3, #5
 8004764:	b29a      	uxth	r2, r3
 8004766:	89fb      	ldrh	r3, [r7, #14]
 8004768:	4413      	add	r3, r2
 800476a:	82fb      	strh	r3, [r7, #22]

	uint16_t numOfPages = endPage - startPage;
 800476c:	8afa      	ldrh	r2, [r7, #22]
 800476e:	8bfb      	ldrh	r3, [r7, #30]
 8004770:	1ad3      	subs	r3, r2, r3
 8004772:	82bb      	strh	r3, [r7, #20]
	uint16_t pos = 0;
 8004774:	2300      	movs	r3, #0
 8004776:	83bb      	strh	r3, [r7, #28]

	for(int16_t i=0; i<numOfPages; i++){
 8004778:	2300      	movs	r3, #0
 800477a:	837b      	strh	r3, [r7, #26]
 800477c:	e032      	b.n	80047e4 <EEPROM_Read+0xac>
		uint16_t MemAddress = startPage << (pAddrPos | offset);
 800477e:	8bfa      	ldrh	r2, [r7, #30]
 8004780:	f9b7 1018 	ldrsh.w	r1, [r7, #24]
 8004784:	89bb      	ldrh	r3, [r7, #12]
 8004786:	430b      	orrs	r3, r1
 8004788:	fa02 f303 	lsl.w	r3, r2, r3
 800478c:	827b      	strh	r3, [r7, #18]
		uint16_t bytesRemaining = bytesToWrite(size, offset);
 800478e:	89ba      	ldrh	r2, [r7, #12]
 8004790:	88fb      	ldrh	r3, [r7, #6]
 8004792:	4611      	mov	r1, r2
 8004794:	4618      	mov	r0, r3
 8004796:	f7ff ff52 	bl	800463e <bytesToWrite>
 800479a:	4603      	mov	r3, r0
 800479c:	823b      	strh	r3, [r7, #16]

		HAL_I2C_Mem_Read(&hi2c3, EEPROM_ADDR, MemAddress, I2C_MEMADD_SIZE_16BIT, &pData[pos], bytesRemaining, 1000);
 800479e:	8bbb      	ldrh	r3, [r7, #28]
 80047a0:	68ba      	ldr	r2, [r7, #8]
 80047a2:	4413      	add	r3, r2
 80047a4:	8a79      	ldrh	r1, [r7, #18]
 80047a6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80047aa:	9202      	str	r2, [sp, #8]
 80047ac:	8a3a      	ldrh	r2, [r7, #16]
 80047ae:	9201      	str	r2, [sp, #4]
 80047b0:	9300      	str	r3, [sp, #0]
 80047b2:	2310      	movs	r3, #16
 80047b4:	460a      	mov	r2, r1
 80047b6:	21a0      	movs	r1, #160	; 0xa0
 80047b8:	480f      	ldr	r0, [pc, #60]	; (80047f8 <EEPROM_Read+0xc0>)
 80047ba:	f004 f845 	bl	8008848 <HAL_I2C_Mem_Read>

		startPage += 1;
 80047be:	8bfb      	ldrh	r3, [r7, #30]
 80047c0:	3301      	adds	r3, #1
 80047c2:	83fb      	strh	r3, [r7, #30]
		offset = 0;
 80047c4:	2300      	movs	r3, #0
 80047c6:	81bb      	strh	r3, [r7, #12]
		size = size - bytesRemaining;
 80047c8:	88fa      	ldrh	r2, [r7, #6]
 80047ca:	8a3b      	ldrh	r3, [r7, #16]
 80047cc:	1ad3      	subs	r3, r2, r3
 80047ce:	80fb      	strh	r3, [r7, #6]
		pos  = pos + bytesRemaining;
 80047d0:	8bba      	ldrh	r2, [r7, #28]
 80047d2:	8a3b      	ldrh	r3, [r7, #16]
 80047d4:	4413      	add	r3, r2
 80047d6:	83bb      	strh	r3, [r7, #28]
	for(int16_t i=0; i<numOfPages; i++){
 80047d8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80047dc:	b29b      	uxth	r3, r3
 80047de:	3301      	adds	r3, #1
 80047e0:	b29b      	uxth	r3, r3
 80047e2:	837b      	strh	r3, [r7, #26]
 80047e4:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 80047e8:	8abb      	ldrh	r3, [r7, #20]
 80047ea:	429a      	cmp	r2, r3
 80047ec:	dbc7      	blt.n	800477e <EEPROM_Read+0x46>
	}
}
 80047ee:	bf00      	nop
 80047f0:	3720      	adds	r7, #32
 80047f2:	46bd      	mov	sp, r7
 80047f4:	bd80      	pop	{r7, pc}
 80047f6:	bf00      	nop
 80047f8:	200004e8 	.word	0x200004e8

080047fc <EEPROM_WriteByte>:

void EEPROM_WriteByte(uint16_t page, uint16_t address, uint8_t *pData){
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b088      	sub	sp, #32
 8004800:	af04      	add	r7, sp, #16
 8004802:	4603      	mov	r3, r0
 8004804:	603a      	str	r2, [r7, #0]
 8004806:	80fb      	strh	r3, [r7, #6]
 8004808:	460b      	mov	r3, r1
 800480a:	80bb      	strh	r3, [r7, #4]
	int16_t pAddrPos = log(PAGE_SIZE)/log(2);
 800480c:	2305      	movs	r3, #5
 800480e:	81fb      	strh	r3, [r7, #14]

	uint16_t MemAddress = page << pAddrPos;
 8004810:	88fa      	ldrh	r2, [r7, #6]
 8004812:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004816:	fa02 f303 	lsl.w	r3, r2, r3
 800481a:	81bb      	strh	r3, [r7, #12]

	HAL_I2C_Mem_Write(&hi2c3, EEPROM_ADDR, MemAddress, I2C_MEMADD_SIZE_16BIT, pData, 1, 1000);
 800481c:	89ba      	ldrh	r2, [r7, #12]
 800481e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004822:	9302      	str	r3, [sp, #8]
 8004824:	2301      	movs	r3, #1
 8004826:	9301      	str	r3, [sp, #4]
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	9300      	str	r3, [sp, #0]
 800482c:	2310      	movs	r3, #16
 800482e:	21a0      	movs	r1, #160	; 0xa0
 8004830:	4804      	ldr	r0, [pc, #16]	; (8004844 <EEPROM_WriteByte+0x48>)
 8004832:	f003 ff0f 	bl	8008654 <HAL_I2C_Mem_Write>
	HAL_Delay(5);
 8004836:	2005      	movs	r0, #5
 8004838:	f002 fe4e 	bl	80074d8 <HAL_Delay>
}
 800483c:	bf00      	nop
 800483e:	3710      	adds	r7, #16
 8004840:	46bd      	mov	sp, r7
 8004842:	bd80      	pop	{r7, pc}
 8004844:	200004e8 	.word	0x200004e8

08004848 <EEPROM_ReadByte>:

void EEPROM_ReadByte(uint16_t page, uint16_t address, uint8_t *pData){
 8004848:	b580      	push	{r7, lr}
 800484a:	b088      	sub	sp, #32
 800484c:	af04      	add	r7, sp, #16
 800484e:	4603      	mov	r3, r0
 8004850:	603a      	str	r2, [r7, #0]
 8004852:	80fb      	strh	r3, [r7, #6]
 8004854:	460b      	mov	r3, r1
 8004856:	80bb      	strh	r3, [r7, #4]
	int16_t pAddrPos = log(PAGE_SIZE)/log(2);
 8004858:	2305      	movs	r3, #5
 800485a:	81fb      	strh	r3, [r7, #14]

	uint16_t MemAddress = page << pAddrPos;
 800485c:	88fa      	ldrh	r2, [r7, #6]
 800485e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004862:	fa02 f303 	lsl.w	r3, r2, r3
 8004866:	81bb      	strh	r3, [r7, #12]

	HAL_I2C_Mem_Read(&hi2c3, EEPROM_ADDR, MemAddress, I2C_MEMADD_SIZE_16BIT, pData, 1, 1000);
 8004868:	89ba      	ldrh	r2, [r7, #12]
 800486a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800486e:	9302      	str	r3, [sp, #8]
 8004870:	2301      	movs	r3, #1
 8004872:	9301      	str	r3, [sp, #4]
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	9300      	str	r3, [sp, #0]
 8004878:	2310      	movs	r3, #16
 800487a:	21a0      	movs	r1, #160	; 0xa0
 800487c:	4803      	ldr	r0, [pc, #12]	; (800488c <EEPROM_ReadByte+0x44>)
 800487e:	f003 ffe3 	bl	8008848 <HAL_I2C_Mem_Read>
}
 8004882:	bf00      	nop
 8004884:	3710      	adds	r7, #16
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}
 800488a:	bf00      	nop
 800488c:	200004e8 	.word	0x200004e8

08004890 <shelv>:
 */

#include "myFilter.h"


void shelv(float *pCoeffs, _Bool type, float gain, float fc, float fs){
 8004890:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004894:	b08b      	sub	sp, #44	; 0x2c
 8004896:	af00      	add	r7, sp, #0
 8004898:	6178      	str	r0, [r7, #20]
 800489a:	460b      	mov	r3, r1
 800489c:	ed87 0a03 	vstr	s0, [r7, #12]
 80048a0:	edc7 0a02 	vstr	s1, [r7, #8]
 80048a4:	ed87 1a01 	vstr	s2, [r7, #4]
 80048a8:	74fb      	strb	r3, [r7, #19]
	float cf_PI = 3.14159265359;
 80048aa:	4bcf      	ldr	r3, [pc, #828]	; (8004be8 <shelv+0x358>)
 80048ac:	627b      	str	r3, [r7, #36]	; 0x24
	float V = pow(10,gain/20.0);
 80048ae:	68f8      	ldr	r0, [r7, #12]
 80048b0:	f7fb fdee 	bl	8000490 <__aeabi_f2d>
 80048b4:	f04f 0200 	mov.w	r2, #0
 80048b8:	4bcc      	ldr	r3, [pc, #816]	; (8004bec <shelv+0x35c>)
 80048ba:	f7fb ff6b 	bl	8000794 <__aeabi_ddiv>
 80048be:	4603      	mov	r3, r0
 80048c0:	460c      	mov	r4, r1
 80048c2:	ec44 3b17 	vmov	d7, r3, r4
 80048c6:	eeb0 1a47 	vmov.f32	s2, s14
 80048ca:	eef0 1a67 	vmov.f32	s3, s15
 80048ce:	ed9f 0bc2 	vldr	d0, [pc, #776]	; 8004bd8 <shelv+0x348>
 80048d2:	f007 f845 	bl	800b960 <pow>
 80048d6:	ec54 3b10 	vmov	r3, r4, d0
 80048da:	4618      	mov	r0, r3
 80048dc:	4621      	mov	r1, r4
 80048de:	f7fc f927 	bl	8000b30 <__aeabi_d2f>
 80048e2:	4603      	mov	r3, r0
 80048e4:	623b      	str	r3, [r7, #32]
	float K = tan(cf_PI*fc/fs);
 80048e6:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80048ea:	edd7 7a02 	vldr	s15, [r7, #8]
 80048ee:	ee27 7a27 	vmul.f32	s14, s14, s15
 80048f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80048f6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80048fa:	ee16 0a90 	vmov	r0, s13
 80048fe:	f7fb fdc7 	bl	8000490 <__aeabi_f2d>
 8004902:	4603      	mov	r3, r0
 8004904:	460c      	mov	r4, r1
 8004906:	ec44 3b10 	vmov	d0, r3, r4
 800490a:	f006 fff9 	bl	800b900 <tan>
 800490e:	ec54 3b10 	vmov	r3, r4, d0
 8004912:	4618      	mov	r0, r3
 8004914:	4621      	mov	r1, r4
 8004916:	f7fc f90b 	bl	8000b30 <__aeabi_d2f>
 800491a:	4603      	mov	r3, r0
 800491c:	61fb      	str	r3, [r7, #28]
	float norm = 0;
 800491e:	f04f 0300 	mov.w	r3, #0
 8004922:	61bb      	str	r3, [r7, #24]

	/* Low Shelving Filter*/
	if(!type){
 8004924:	7cfb      	ldrb	r3, [r7, #19]
 8004926:	f083 0301 	eor.w	r3, r3, #1
 800492a:	b2db      	uxtb	r3, r3
 800492c:	2b00      	cmp	r3, #0
 800492e:	f000 82dd 	beq.w	8004eec <shelv+0x65c>
		/* Boost*/
		if(gain > 0){
 8004932:	edd7 7a03 	vldr	s15, [r7, #12]
 8004936:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800493a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800493e:	f340 8159 	ble.w	8004bf4 <shelv+0x364>
			norm = 1.0f / (1 + sqrt(2) * K + K * K);
 8004942:	69f8      	ldr	r0, [r7, #28]
 8004944:	f7fb fda4 	bl	8000490 <__aeabi_f2d>
 8004948:	a3a5      	add	r3, pc, #660	; (adr r3, 8004be0 <shelv+0x350>)
 800494a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800494e:	f7fb fdf7 	bl	8000540 <__aeabi_dmul>
 8004952:	4603      	mov	r3, r0
 8004954:	460c      	mov	r4, r1
 8004956:	4618      	mov	r0, r3
 8004958:	4621      	mov	r1, r4
 800495a:	f04f 0200 	mov.w	r2, #0
 800495e:	4ba4      	ldr	r3, [pc, #656]	; (8004bf0 <shelv+0x360>)
 8004960:	f7fb fc38 	bl	80001d4 <__adddf3>
 8004964:	4603      	mov	r3, r0
 8004966:	460c      	mov	r4, r1
 8004968:	4625      	mov	r5, r4
 800496a:	461c      	mov	r4, r3
 800496c:	ed97 7a07 	vldr	s14, [r7, #28]
 8004970:	edd7 7a07 	vldr	s15, [r7, #28]
 8004974:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004978:	ee17 0a90 	vmov	r0, s15
 800497c:	f7fb fd88 	bl	8000490 <__aeabi_f2d>
 8004980:	4602      	mov	r2, r0
 8004982:	460b      	mov	r3, r1
 8004984:	4620      	mov	r0, r4
 8004986:	4629      	mov	r1, r5
 8004988:	f7fb fc24 	bl	80001d4 <__adddf3>
 800498c:	4603      	mov	r3, r0
 800498e:	460c      	mov	r4, r1
 8004990:	461a      	mov	r2, r3
 8004992:	4623      	mov	r3, r4
 8004994:	f04f 0000 	mov.w	r0, #0
 8004998:	4995      	ldr	r1, [pc, #596]	; (8004bf0 <shelv+0x360>)
 800499a:	f7fb fefb 	bl	8000794 <__aeabi_ddiv>
 800499e:	4603      	mov	r3, r0
 80049a0:	460c      	mov	r4, r1
 80049a2:	4618      	mov	r0, r3
 80049a4:	4621      	mov	r1, r4
 80049a6:	f7fc f8c3 	bl	8000b30 <__aeabi_d2f>
 80049aa:	4603      	mov	r3, r0
 80049ac:	61bb      	str	r3, [r7, #24]
			pCoeffs[0] = (1 + sqrt(2*V)*K + V * K * K) * norm;
 80049ae:	edd7 7a08 	vldr	s15, [r7, #32]
 80049b2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80049b6:	ee17 0a90 	vmov	r0, s15
 80049ba:	f7fb fd69 	bl	8000490 <__aeabi_f2d>
 80049be:	4603      	mov	r3, r0
 80049c0:	460c      	mov	r4, r1
 80049c2:	ec44 3b10 	vmov	d0, r3, r4
 80049c6:	f007 f93b 	bl	800bc40 <sqrt>
 80049ca:	ec56 5b10 	vmov	r5, r6, d0
 80049ce:	69f8      	ldr	r0, [r7, #28]
 80049d0:	f7fb fd5e 	bl	8000490 <__aeabi_f2d>
 80049d4:	4603      	mov	r3, r0
 80049d6:	460c      	mov	r4, r1
 80049d8:	461a      	mov	r2, r3
 80049da:	4623      	mov	r3, r4
 80049dc:	4628      	mov	r0, r5
 80049de:	4631      	mov	r1, r6
 80049e0:	f7fb fdae 	bl	8000540 <__aeabi_dmul>
 80049e4:	4603      	mov	r3, r0
 80049e6:	460c      	mov	r4, r1
 80049e8:	4618      	mov	r0, r3
 80049ea:	4621      	mov	r1, r4
 80049ec:	f04f 0200 	mov.w	r2, #0
 80049f0:	4b7f      	ldr	r3, [pc, #508]	; (8004bf0 <shelv+0x360>)
 80049f2:	f7fb fbef 	bl	80001d4 <__adddf3>
 80049f6:	4603      	mov	r3, r0
 80049f8:	460c      	mov	r4, r1
 80049fa:	4625      	mov	r5, r4
 80049fc:	461c      	mov	r4, r3
 80049fe:	ed97 7a08 	vldr	s14, [r7, #32]
 8004a02:	edd7 7a07 	vldr	s15, [r7, #28]
 8004a06:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004a0a:	edd7 7a07 	vldr	s15, [r7, #28]
 8004a0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a12:	ee17 0a90 	vmov	r0, s15
 8004a16:	f7fb fd3b 	bl	8000490 <__aeabi_f2d>
 8004a1a:	4602      	mov	r2, r0
 8004a1c:	460b      	mov	r3, r1
 8004a1e:	4620      	mov	r0, r4
 8004a20:	4629      	mov	r1, r5
 8004a22:	f7fb fbd7 	bl	80001d4 <__adddf3>
 8004a26:	4603      	mov	r3, r0
 8004a28:	460c      	mov	r4, r1
 8004a2a:	4625      	mov	r5, r4
 8004a2c:	461c      	mov	r4, r3
 8004a2e:	69b8      	ldr	r0, [r7, #24]
 8004a30:	f7fb fd2e 	bl	8000490 <__aeabi_f2d>
 8004a34:	4602      	mov	r2, r0
 8004a36:	460b      	mov	r3, r1
 8004a38:	4620      	mov	r0, r4
 8004a3a:	4629      	mov	r1, r5
 8004a3c:	f7fb fd80 	bl	8000540 <__aeabi_dmul>
 8004a40:	4603      	mov	r3, r0
 8004a42:	460c      	mov	r4, r1
 8004a44:	4618      	mov	r0, r3
 8004a46:	4621      	mov	r1, r4
 8004a48:	f7fc f872 	bl	8000b30 <__aeabi_d2f>
 8004a4c:	4602      	mov	r2, r0
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	601a      	str	r2, [r3, #0]
			pCoeffs[1] = (2 * (V * K * K - 1)) * norm;
 8004a52:	ed97 7a08 	vldr	s14, [r7, #32]
 8004a56:	edd7 7a07 	vldr	s15, [r7, #28]
 8004a5a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004a5e:	edd7 7a07 	vldr	s15, [r7, #28]
 8004a62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a66:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004a6a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004a6e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8004a72:	697b      	ldr	r3, [r7, #20]
 8004a74:	3304      	adds	r3, #4
 8004a76:	edd7 7a06 	vldr	s15, [r7, #24]
 8004a7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a7e:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[2] = (1 - sqrt(2*V)*K + V * K * K) * norm;
 8004a82:	edd7 7a08 	vldr	s15, [r7, #32]
 8004a86:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004a8a:	ee17 0a90 	vmov	r0, s15
 8004a8e:	f7fb fcff 	bl	8000490 <__aeabi_f2d>
 8004a92:	4603      	mov	r3, r0
 8004a94:	460c      	mov	r4, r1
 8004a96:	ec44 3b10 	vmov	d0, r3, r4
 8004a9a:	f007 f8d1 	bl	800bc40 <sqrt>
 8004a9e:	ec56 5b10 	vmov	r5, r6, d0
 8004aa2:	69f8      	ldr	r0, [r7, #28]
 8004aa4:	f7fb fcf4 	bl	8000490 <__aeabi_f2d>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	460c      	mov	r4, r1
 8004aac:	461a      	mov	r2, r3
 8004aae:	4623      	mov	r3, r4
 8004ab0:	4628      	mov	r0, r5
 8004ab2:	4631      	mov	r1, r6
 8004ab4:	f7fb fd44 	bl	8000540 <__aeabi_dmul>
 8004ab8:	4603      	mov	r3, r0
 8004aba:	460c      	mov	r4, r1
 8004abc:	461a      	mov	r2, r3
 8004abe:	4623      	mov	r3, r4
 8004ac0:	f04f 0000 	mov.w	r0, #0
 8004ac4:	494a      	ldr	r1, [pc, #296]	; (8004bf0 <shelv+0x360>)
 8004ac6:	f7fb fb83 	bl	80001d0 <__aeabi_dsub>
 8004aca:	4603      	mov	r3, r0
 8004acc:	460c      	mov	r4, r1
 8004ace:	4625      	mov	r5, r4
 8004ad0:	461c      	mov	r4, r3
 8004ad2:	ed97 7a08 	vldr	s14, [r7, #32]
 8004ad6:	edd7 7a07 	vldr	s15, [r7, #28]
 8004ada:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004ade:	edd7 7a07 	vldr	s15, [r7, #28]
 8004ae2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ae6:	ee17 0a90 	vmov	r0, s15
 8004aea:	f7fb fcd1 	bl	8000490 <__aeabi_f2d>
 8004aee:	4602      	mov	r2, r0
 8004af0:	460b      	mov	r3, r1
 8004af2:	4620      	mov	r0, r4
 8004af4:	4629      	mov	r1, r5
 8004af6:	f7fb fb6d 	bl	80001d4 <__adddf3>
 8004afa:	4603      	mov	r3, r0
 8004afc:	460c      	mov	r4, r1
 8004afe:	4625      	mov	r5, r4
 8004b00:	461c      	mov	r4, r3
 8004b02:	69b8      	ldr	r0, [r7, #24]
 8004b04:	f7fb fcc4 	bl	8000490 <__aeabi_f2d>
 8004b08:	4602      	mov	r2, r0
 8004b0a:	460b      	mov	r3, r1
 8004b0c:	4620      	mov	r0, r4
 8004b0e:	4629      	mov	r1, r5
 8004b10:	f7fb fd16 	bl	8000540 <__aeabi_dmul>
 8004b14:	4603      	mov	r3, r0
 8004b16:	460c      	mov	r4, r1
 8004b18:	4619      	mov	r1, r3
 8004b1a:	4622      	mov	r2, r4
 8004b1c:	697b      	ldr	r3, [r7, #20]
 8004b1e:	f103 0408 	add.w	r4, r3, #8
 8004b22:	4608      	mov	r0, r1
 8004b24:	4611      	mov	r1, r2
 8004b26:	f7fc f803 	bl	8000b30 <__aeabi_d2f>
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	6023      	str	r3, [r4, #0]
			pCoeffs[3] = (2 * (K * K - 1)) * norm;
 8004b2e:	ed97 7a07 	vldr	s14, [r7, #28]
 8004b32:	edd7 7a07 	vldr	s15, [r7, #28]
 8004b36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b3a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004b3e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004b42:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8004b46:	697b      	ldr	r3, [r7, #20]
 8004b48:	330c      	adds	r3, #12
 8004b4a:	edd7 7a06 	vldr	s15, [r7, #24]
 8004b4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b52:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[4] = (1 - sqrt(2) * K + K * K) * norm;
 8004b56:	69f8      	ldr	r0, [r7, #28]
 8004b58:	f7fb fc9a 	bl	8000490 <__aeabi_f2d>
 8004b5c:	a320      	add	r3, pc, #128	; (adr r3, 8004be0 <shelv+0x350>)
 8004b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b62:	f7fb fced 	bl	8000540 <__aeabi_dmul>
 8004b66:	4603      	mov	r3, r0
 8004b68:	460c      	mov	r4, r1
 8004b6a:	461a      	mov	r2, r3
 8004b6c:	4623      	mov	r3, r4
 8004b6e:	f04f 0000 	mov.w	r0, #0
 8004b72:	491f      	ldr	r1, [pc, #124]	; (8004bf0 <shelv+0x360>)
 8004b74:	f7fb fb2c 	bl	80001d0 <__aeabi_dsub>
 8004b78:	4603      	mov	r3, r0
 8004b7a:	460c      	mov	r4, r1
 8004b7c:	4625      	mov	r5, r4
 8004b7e:	461c      	mov	r4, r3
 8004b80:	ed97 7a07 	vldr	s14, [r7, #28]
 8004b84:	edd7 7a07 	vldr	s15, [r7, #28]
 8004b88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b8c:	ee17 0a90 	vmov	r0, s15
 8004b90:	f7fb fc7e 	bl	8000490 <__aeabi_f2d>
 8004b94:	4602      	mov	r2, r0
 8004b96:	460b      	mov	r3, r1
 8004b98:	4620      	mov	r0, r4
 8004b9a:	4629      	mov	r1, r5
 8004b9c:	f7fb fb1a 	bl	80001d4 <__adddf3>
 8004ba0:	4603      	mov	r3, r0
 8004ba2:	460c      	mov	r4, r1
 8004ba4:	4625      	mov	r5, r4
 8004ba6:	461c      	mov	r4, r3
 8004ba8:	69b8      	ldr	r0, [r7, #24]
 8004baa:	f7fb fc71 	bl	8000490 <__aeabi_f2d>
 8004bae:	4602      	mov	r2, r0
 8004bb0:	460b      	mov	r3, r1
 8004bb2:	4620      	mov	r0, r4
 8004bb4:	4629      	mov	r1, r5
 8004bb6:	f7fb fcc3 	bl	8000540 <__aeabi_dmul>
 8004bba:	4603      	mov	r3, r0
 8004bbc:	460c      	mov	r4, r1
 8004bbe:	4619      	mov	r1, r3
 8004bc0:	4622      	mov	r2, r4
 8004bc2:	697b      	ldr	r3, [r7, #20]
 8004bc4:	f103 0410 	add.w	r4, r3, #16
 8004bc8:	4608      	mov	r0, r1
 8004bca:	4611      	mov	r1, r2
 8004bcc:	f7fb ffb0 	bl	8000b30 <__aeabi_d2f>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	6023      	str	r3, [r4, #0]
			pCoeffs[2] = 0.0f;
			pCoeffs[3] = 0.0f;
			pCoeffs[4] = 0.0f;
		}
	}
}
 8004bd4:	f000 bc4a 	b.w	800546c <shelv+0xbdc>
 8004bd8:	00000000 	.word	0x00000000
 8004bdc:	40240000 	.word	0x40240000
 8004be0:	667f3bcd 	.word	0x667f3bcd
 8004be4:	3ff6a09e 	.word	0x3ff6a09e
 8004be8:	40490fdb 	.word	0x40490fdb
 8004bec:	40340000 	.word	0x40340000
 8004bf0:	3ff00000 	.word	0x3ff00000
		else if(gain < 0){
 8004bf4:	edd7 7a03 	vldr	s15, [r7, #12]
 8004bf8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004bfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c00:	f140 8156 	bpl.w	8004eb0 <shelv+0x620>
			norm = 1.0f / (V + sqrt(2*V) * K + K * K);
 8004c04:	6a38      	ldr	r0, [r7, #32]
 8004c06:	f7fb fc43 	bl	8000490 <__aeabi_f2d>
 8004c0a:	4604      	mov	r4, r0
 8004c0c:	460d      	mov	r5, r1
 8004c0e:	edd7 7a08 	vldr	s15, [r7, #32]
 8004c12:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004c16:	ee17 0a90 	vmov	r0, s15
 8004c1a:	f7fb fc39 	bl	8000490 <__aeabi_f2d>
 8004c1e:	4602      	mov	r2, r0
 8004c20:	460b      	mov	r3, r1
 8004c22:	ec43 2b10 	vmov	d0, r2, r3
 8004c26:	f007 f80b 	bl	800bc40 <sqrt>
 8004c2a:	ec59 8b10 	vmov	r8, r9, d0
 8004c2e:	69f8      	ldr	r0, [r7, #28]
 8004c30:	f7fb fc2e 	bl	8000490 <__aeabi_f2d>
 8004c34:	4602      	mov	r2, r0
 8004c36:	460b      	mov	r3, r1
 8004c38:	4640      	mov	r0, r8
 8004c3a:	4649      	mov	r1, r9
 8004c3c:	f7fb fc80 	bl	8000540 <__aeabi_dmul>
 8004c40:	4602      	mov	r2, r0
 8004c42:	460b      	mov	r3, r1
 8004c44:	4620      	mov	r0, r4
 8004c46:	4629      	mov	r1, r5
 8004c48:	f7fb fac4 	bl	80001d4 <__adddf3>
 8004c4c:	4603      	mov	r3, r0
 8004c4e:	460c      	mov	r4, r1
 8004c50:	4625      	mov	r5, r4
 8004c52:	461c      	mov	r4, r3
 8004c54:	ed97 7a07 	vldr	s14, [r7, #28]
 8004c58:	edd7 7a07 	vldr	s15, [r7, #28]
 8004c5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c60:	ee17 0a90 	vmov	r0, s15
 8004c64:	f7fb fc14 	bl	8000490 <__aeabi_f2d>
 8004c68:	4602      	mov	r2, r0
 8004c6a:	460b      	mov	r3, r1
 8004c6c:	4620      	mov	r0, r4
 8004c6e:	4629      	mov	r1, r5
 8004c70:	f7fb fab0 	bl	80001d4 <__adddf3>
 8004c74:	4603      	mov	r3, r0
 8004c76:	460c      	mov	r4, r1
 8004c78:	461a      	mov	r2, r3
 8004c7a:	4623      	mov	r3, r4
 8004c7c:	f04f 0000 	mov.w	r0, #0
 8004c80:	4999      	ldr	r1, [pc, #612]	; (8004ee8 <shelv+0x658>)
 8004c82:	f7fb fd87 	bl	8000794 <__aeabi_ddiv>
 8004c86:	4603      	mov	r3, r0
 8004c88:	460c      	mov	r4, r1
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	4621      	mov	r1, r4
 8004c8e:	f7fb ff4f 	bl	8000b30 <__aeabi_d2f>
 8004c92:	4603      	mov	r3, r0
 8004c94:	61bb      	str	r3, [r7, #24]
			pCoeffs[0] = (V * (1 + sqrt(2) * K + K * K)) * norm;
 8004c96:	6a38      	ldr	r0, [r7, #32]
 8004c98:	f7fb fbfa 	bl	8000490 <__aeabi_f2d>
 8004c9c:	4604      	mov	r4, r0
 8004c9e:	460d      	mov	r5, r1
 8004ca0:	69f8      	ldr	r0, [r7, #28]
 8004ca2:	f7fb fbf5 	bl	8000490 <__aeabi_f2d>
 8004ca6:	a38e      	add	r3, pc, #568	; (adr r3, 8004ee0 <shelv+0x650>)
 8004ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cac:	f7fb fc48 	bl	8000540 <__aeabi_dmul>
 8004cb0:	4602      	mov	r2, r0
 8004cb2:	460b      	mov	r3, r1
 8004cb4:	4610      	mov	r0, r2
 8004cb6:	4619      	mov	r1, r3
 8004cb8:	f04f 0200 	mov.w	r2, #0
 8004cbc:	4b8a      	ldr	r3, [pc, #552]	; (8004ee8 <shelv+0x658>)
 8004cbe:	f7fb fa89 	bl	80001d4 <__adddf3>
 8004cc2:	4602      	mov	r2, r0
 8004cc4:	460b      	mov	r3, r1
 8004cc6:	4690      	mov	r8, r2
 8004cc8:	4699      	mov	r9, r3
 8004cca:	ed97 7a07 	vldr	s14, [r7, #28]
 8004cce:	edd7 7a07 	vldr	s15, [r7, #28]
 8004cd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004cd6:	ee17 0a90 	vmov	r0, s15
 8004cda:	f7fb fbd9 	bl	8000490 <__aeabi_f2d>
 8004cde:	4602      	mov	r2, r0
 8004ce0:	460b      	mov	r3, r1
 8004ce2:	4640      	mov	r0, r8
 8004ce4:	4649      	mov	r1, r9
 8004ce6:	f7fb fa75 	bl	80001d4 <__adddf3>
 8004cea:	4602      	mov	r2, r0
 8004cec:	460b      	mov	r3, r1
 8004cee:	4620      	mov	r0, r4
 8004cf0:	4629      	mov	r1, r5
 8004cf2:	f7fb fc25 	bl	8000540 <__aeabi_dmul>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	460c      	mov	r4, r1
 8004cfa:	4625      	mov	r5, r4
 8004cfc:	461c      	mov	r4, r3
 8004cfe:	69b8      	ldr	r0, [r7, #24]
 8004d00:	f7fb fbc6 	bl	8000490 <__aeabi_f2d>
 8004d04:	4602      	mov	r2, r0
 8004d06:	460b      	mov	r3, r1
 8004d08:	4620      	mov	r0, r4
 8004d0a:	4629      	mov	r1, r5
 8004d0c:	f7fb fc18 	bl	8000540 <__aeabi_dmul>
 8004d10:	4603      	mov	r3, r0
 8004d12:	460c      	mov	r4, r1
 8004d14:	4618      	mov	r0, r3
 8004d16:	4621      	mov	r1, r4
 8004d18:	f7fb ff0a 	bl	8000b30 <__aeabi_d2f>
 8004d1c:	4602      	mov	r2, r0
 8004d1e:	697b      	ldr	r3, [r7, #20]
 8004d20:	601a      	str	r2, [r3, #0]
			pCoeffs[1] = (2 * V * (K * K - 1)) * norm;
 8004d22:	edd7 7a08 	vldr	s15, [r7, #32]
 8004d26:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8004d2a:	edd7 6a07 	vldr	s13, [r7, #28]
 8004d2e:	edd7 7a07 	vldr	s15, [r7, #28]
 8004d32:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004d36:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004d3a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8004d3e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	3304      	adds	r3, #4
 8004d46:	edd7 7a06 	vldr	s15, [r7, #24]
 8004d4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d4e:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[2] = (V * (1 - sqrt(2) * K + K * K)) * norm;
 8004d52:	6a38      	ldr	r0, [r7, #32]
 8004d54:	f7fb fb9c 	bl	8000490 <__aeabi_f2d>
 8004d58:	4604      	mov	r4, r0
 8004d5a:	460d      	mov	r5, r1
 8004d5c:	69f8      	ldr	r0, [r7, #28]
 8004d5e:	f7fb fb97 	bl	8000490 <__aeabi_f2d>
 8004d62:	a35f      	add	r3, pc, #380	; (adr r3, 8004ee0 <shelv+0x650>)
 8004d64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d68:	f7fb fbea 	bl	8000540 <__aeabi_dmul>
 8004d6c:	4602      	mov	r2, r0
 8004d6e:	460b      	mov	r3, r1
 8004d70:	f04f 0000 	mov.w	r0, #0
 8004d74:	495c      	ldr	r1, [pc, #368]	; (8004ee8 <shelv+0x658>)
 8004d76:	f7fb fa2b 	bl	80001d0 <__aeabi_dsub>
 8004d7a:	4602      	mov	r2, r0
 8004d7c:	460b      	mov	r3, r1
 8004d7e:	4690      	mov	r8, r2
 8004d80:	4699      	mov	r9, r3
 8004d82:	ed97 7a07 	vldr	s14, [r7, #28]
 8004d86:	edd7 7a07 	vldr	s15, [r7, #28]
 8004d8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d8e:	ee17 0a90 	vmov	r0, s15
 8004d92:	f7fb fb7d 	bl	8000490 <__aeabi_f2d>
 8004d96:	4602      	mov	r2, r0
 8004d98:	460b      	mov	r3, r1
 8004d9a:	4640      	mov	r0, r8
 8004d9c:	4649      	mov	r1, r9
 8004d9e:	f7fb fa19 	bl	80001d4 <__adddf3>
 8004da2:	4602      	mov	r2, r0
 8004da4:	460b      	mov	r3, r1
 8004da6:	4620      	mov	r0, r4
 8004da8:	4629      	mov	r1, r5
 8004daa:	f7fb fbc9 	bl	8000540 <__aeabi_dmul>
 8004dae:	4603      	mov	r3, r0
 8004db0:	460c      	mov	r4, r1
 8004db2:	4625      	mov	r5, r4
 8004db4:	461c      	mov	r4, r3
 8004db6:	69b8      	ldr	r0, [r7, #24]
 8004db8:	f7fb fb6a 	bl	8000490 <__aeabi_f2d>
 8004dbc:	4602      	mov	r2, r0
 8004dbe:	460b      	mov	r3, r1
 8004dc0:	4620      	mov	r0, r4
 8004dc2:	4629      	mov	r1, r5
 8004dc4:	f7fb fbbc 	bl	8000540 <__aeabi_dmul>
 8004dc8:	4603      	mov	r3, r0
 8004dca:	460c      	mov	r4, r1
 8004dcc:	4619      	mov	r1, r3
 8004dce:	4622      	mov	r2, r4
 8004dd0:	697b      	ldr	r3, [r7, #20]
 8004dd2:	f103 0408 	add.w	r4, r3, #8
 8004dd6:	4608      	mov	r0, r1
 8004dd8:	4611      	mov	r1, r2
 8004dda:	f7fb fea9 	bl	8000b30 <__aeabi_d2f>
 8004dde:	4603      	mov	r3, r0
 8004de0:	6023      	str	r3, [r4, #0]
			pCoeffs[3] = (2 * (K * K - V) ) * norm;
 8004de2:	ed97 7a07 	vldr	s14, [r7, #28]
 8004de6:	edd7 7a07 	vldr	s15, [r7, #28]
 8004dea:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004dee:	edd7 7a08 	vldr	s15, [r7, #32]
 8004df2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004df6:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8004dfa:	697b      	ldr	r3, [r7, #20]
 8004dfc:	330c      	adds	r3, #12
 8004dfe:	edd7 7a06 	vldr	s15, [r7, #24]
 8004e02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e06:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[4] = (V - sqrt(2 * V) * K + K * K) * norm;
 8004e0a:	6a38      	ldr	r0, [r7, #32]
 8004e0c:	f7fb fb40 	bl	8000490 <__aeabi_f2d>
 8004e10:	4604      	mov	r4, r0
 8004e12:	460d      	mov	r5, r1
 8004e14:	edd7 7a08 	vldr	s15, [r7, #32]
 8004e18:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004e1c:	ee17 0a90 	vmov	r0, s15
 8004e20:	f7fb fb36 	bl	8000490 <__aeabi_f2d>
 8004e24:	4602      	mov	r2, r0
 8004e26:	460b      	mov	r3, r1
 8004e28:	ec43 2b10 	vmov	d0, r2, r3
 8004e2c:	f006 ff08 	bl	800bc40 <sqrt>
 8004e30:	ec59 8b10 	vmov	r8, r9, d0
 8004e34:	69f8      	ldr	r0, [r7, #28]
 8004e36:	f7fb fb2b 	bl	8000490 <__aeabi_f2d>
 8004e3a:	4602      	mov	r2, r0
 8004e3c:	460b      	mov	r3, r1
 8004e3e:	4640      	mov	r0, r8
 8004e40:	4649      	mov	r1, r9
 8004e42:	f7fb fb7d 	bl	8000540 <__aeabi_dmul>
 8004e46:	4602      	mov	r2, r0
 8004e48:	460b      	mov	r3, r1
 8004e4a:	4620      	mov	r0, r4
 8004e4c:	4629      	mov	r1, r5
 8004e4e:	f7fb f9bf 	bl	80001d0 <__aeabi_dsub>
 8004e52:	4603      	mov	r3, r0
 8004e54:	460c      	mov	r4, r1
 8004e56:	4625      	mov	r5, r4
 8004e58:	461c      	mov	r4, r3
 8004e5a:	ed97 7a07 	vldr	s14, [r7, #28]
 8004e5e:	edd7 7a07 	vldr	s15, [r7, #28]
 8004e62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e66:	ee17 0a90 	vmov	r0, s15
 8004e6a:	f7fb fb11 	bl	8000490 <__aeabi_f2d>
 8004e6e:	4602      	mov	r2, r0
 8004e70:	460b      	mov	r3, r1
 8004e72:	4620      	mov	r0, r4
 8004e74:	4629      	mov	r1, r5
 8004e76:	f7fb f9ad 	bl	80001d4 <__adddf3>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	460c      	mov	r4, r1
 8004e7e:	4625      	mov	r5, r4
 8004e80:	461c      	mov	r4, r3
 8004e82:	69b8      	ldr	r0, [r7, #24]
 8004e84:	f7fb fb04 	bl	8000490 <__aeabi_f2d>
 8004e88:	4602      	mov	r2, r0
 8004e8a:	460b      	mov	r3, r1
 8004e8c:	4620      	mov	r0, r4
 8004e8e:	4629      	mov	r1, r5
 8004e90:	f7fb fb56 	bl	8000540 <__aeabi_dmul>
 8004e94:	4603      	mov	r3, r0
 8004e96:	460c      	mov	r4, r1
 8004e98:	4619      	mov	r1, r3
 8004e9a:	4622      	mov	r2, r4
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	f103 0410 	add.w	r4, r3, #16
 8004ea2:	4608      	mov	r0, r1
 8004ea4:	4611      	mov	r1, r2
 8004ea6:	f7fb fe43 	bl	8000b30 <__aeabi_d2f>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	6023      	str	r3, [r4, #0]
}
 8004eae:	e2dd      	b.n	800546c <shelv+0xbdc>
			pCoeffs[0] = V;
 8004eb0:	697b      	ldr	r3, [r7, #20]
 8004eb2:	6a3a      	ldr	r2, [r7, #32]
 8004eb4:	601a      	str	r2, [r3, #0]
			pCoeffs[1] = 0.0f;
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	3304      	adds	r3, #4
 8004eba:	f04f 0200 	mov.w	r2, #0
 8004ebe:	601a      	str	r2, [r3, #0]
			pCoeffs[2] = 0.0f;
 8004ec0:	697b      	ldr	r3, [r7, #20]
 8004ec2:	3308      	adds	r3, #8
 8004ec4:	f04f 0200 	mov.w	r2, #0
 8004ec8:	601a      	str	r2, [r3, #0]
			pCoeffs[3] = 0.0f;
 8004eca:	697b      	ldr	r3, [r7, #20]
 8004ecc:	330c      	adds	r3, #12
 8004ece:	f04f 0200 	mov.w	r2, #0
 8004ed2:	601a      	str	r2, [r3, #0]
			pCoeffs[4] = 0.0f;
 8004ed4:	697b      	ldr	r3, [r7, #20]
 8004ed6:	3310      	adds	r3, #16
 8004ed8:	f04f 0200 	mov.w	r2, #0
 8004edc:	601a      	str	r2, [r3, #0]
}
 8004ede:	e2c5      	b.n	800546c <shelv+0xbdc>
 8004ee0:	667f3bcd 	.word	0x667f3bcd
 8004ee4:	3ff6a09e 	.word	0x3ff6a09e
 8004ee8:	3ff00000 	.word	0x3ff00000
		if(gain > 0){
 8004eec:	edd7 7a03 	vldr	s15, [r7, #12]
 8004ef0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004ef4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ef8:	f340 8130 	ble.w	800515c <shelv+0x8cc>
			norm = 1.0f / (1 + sqrt(2) * K + K * K);
 8004efc:	69f8      	ldr	r0, [r7, #28]
 8004efe:	f7fb fac7 	bl	8000490 <__aeabi_f2d>
 8004f02:	a3ed      	add	r3, pc, #948	; (adr r3, 80052b8 <shelv+0xa28>)
 8004f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f08:	f7fb fb1a 	bl	8000540 <__aeabi_dmul>
 8004f0c:	4603      	mov	r3, r0
 8004f0e:	460c      	mov	r4, r1
 8004f10:	4618      	mov	r0, r3
 8004f12:	4621      	mov	r1, r4
 8004f14:	f04f 0200 	mov.w	r2, #0
 8004f18:	4be9      	ldr	r3, [pc, #932]	; (80052c0 <shelv+0xa30>)
 8004f1a:	f7fb f95b 	bl	80001d4 <__adddf3>
 8004f1e:	4603      	mov	r3, r0
 8004f20:	460c      	mov	r4, r1
 8004f22:	4625      	mov	r5, r4
 8004f24:	461c      	mov	r4, r3
 8004f26:	ed97 7a07 	vldr	s14, [r7, #28]
 8004f2a:	edd7 7a07 	vldr	s15, [r7, #28]
 8004f2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f32:	ee17 0a90 	vmov	r0, s15
 8004f36:	f7fb faab 	bl	8000490 <__aeabi_f2d>
 8004f3a:	4602      	mov	r2, r0
 8004f3c:	460b      	mov	r3, r1
 8004f3e:	4620      	mov	r0, r4
 8004f40:	4629      	mov	r1, r5
 8004f42:	f7fb f947 	bl	80001d4 <__adddf3>
 8004f46:	4603      	mov	r3, r0
 8004f48:	460c      	mov	r4, r1
 8004f4a:	461a      	mov	r2, r3
 8004f4c:	4623      	mov	r3, r4
 8004f4e:	f04f 0000 	mov.w	r0, #0
 8004f52:	49db      	ldr	r1, [pc, #876]	; (80052c0 <shelv+0xa30>)
 8004f54:	f7fb fc1e 	bl	8000794 <__aeabi_ddiv>
 8004f58:	4603      	mov	r3, r0
 8004f5a:	460c      	mov	r4, r1
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	4621      	mov	r1, r4
 8004f60:	f7fb fde6 	bl	8000b30 <__aeabi_d2f>
 8004f64:	4603      	mov	r3, r0
 8004f66:	61bb      	str	r3, [r7, #24]
			pCoeffs[0] = (V + sqrt(2 * V) * K + K * K) * norm;
 8004f68:	6a38      	ldr	r0, [r7, #32]
 8004f6a:	f7fb fa91 	bl	8000490 <__aeabi_f2d>
 8004f6e:	4604      	mov	r4, r0
 8004f70:	460d      	mov	r5, r1
 8004f72:	edd7 7a08 	vldr	s15, [r7, #32]
 8004f76:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004f7a:	ee17 0a90 	vmov	r0, s15
 8004f7e:	f7fb fa87 	bl	8000490 <__aeabi_f2d>
 8004f82:	4602      	mov	r2, r0
 8004f84:	460b      	mov	r3, r1
 8004f86:	ec43 2b10 	vmov	d0, r2, r3
 8004f8a:	f006 fe59 	bl	800bc40 <sqrt>
 8004f8e:	ec59 8b10 	vmov	r8, r9, d0
 8004f92:	69f8      	ldr	r0, [r7, #28]
 8004f94:	f7fb fa7c 	bl	8000490 <__aeabi_f2d>
 8004f98:	4602      	mov	r2, r0
 8004f9a:	460b      	mov	r3, r1
 8004f9c:	4640      	mov	r0, r8
 8004f9e:	4649      	mov	r1, r9
 8004fa0:	f7fb face 	bl	8000540 <__aeabi_dmul>
 8004fa4:	4602      	mov	r2, r0
 8004fa6:	460b      	mov	r3, r1
 8004fa8:	4620      	mov	r0, r4
 8004faa:	4629      	mov	r1, r5
 8004fac:	f7fb f912 	bl	80001d4 <__adddf3>
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	460c      	mov	r4, r1
 8004fb4:	4625      	mov	r5, r4
 8004fb6:	461c      	mov	r4, r3
 8004fb8:	ed97 7a07 	vldr	s14, [r7, #28]
 8004fbc:	edd7 7a07 	vldr	s15, [r7, #28]
 8004fc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004fc4:	ee17 0a90 	vmov	r0, s15
 8004fc8:	f7fb fa62 	bl	8000490 <__aeabi_f2d>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	460b      	mov	r3, r1
 8004fd0:	4620      	mov	r0, r4
 8004fd2:	4629      	mov	r1, r5
 8004fd4:	f7fb f8fe 	bl	80001d4 <__adddf3>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	460c      	mov	r4, r1
 8004fdc:	4625      	mov	r5, r4
 8004fde:	461c      	mov	r4, r3
 8004fe0:	69b8      	ldr	r0, [r7, #24]
 8004fe2:	f7fb fa55 	bl	8000490 <__aeabi_f2d>
 8004fe6:	4602      	mov	r2, r0
 8004fe8:	460b      	mov	r3, r1
 8004fea:	4620      	mov	r0, r4
 8004fec:	4629      	mov	r1, r5
 8004fee:	f7fb faa7 	bl	8000540 <__aeabi_dmul>
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	460c      	mov	r4, r1
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	4621      	mov	r1, r4
 8004ffa:	f7fb fd99 	bl	8000b30 <__aeabi_d2f>
 8004ffe:	4602      	mov	r2, r0
 8005000:	697b      	ldr	r3, [r7, #20]
 8005002:	601a      	str	r2, [r3, #0]
			pCoeffs[1] = (2 * (K * K - V)) * norm;
 8005004:	ed97 7a07 	vldr	s14, [r7, #28]
 8005008:	edd7 7a07 	vldr	s15, [r7, #28]
 800500c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005010:	edd7 7a08 	vldr	s15, [r7, #32]
 8005014:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005018:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800501c:	697b      	ldr	r3, [r7, #20]
 800501e:	3304      	adds	r3, #4
 8005020:	edd7 7a06 	vldr	s15, [r7, #24]
 8005024:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005028:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[2] = (V - sqrt(2 * V) * K + K * K) * norm;
 800502c:	6a38      	ldr	r0, [r7, #32]
 800502e:	f7fb fa2f 	bl	8000490 <__aeabi_f2d>
 8005032:	4604      	mov	r4, r0
 8005034:	460d      	mov	r5, r1
 8005036:	edd7 7a08 	vldr	s15, [r7, #32]
 800503a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800503e:	ee17 0a90 	vmov	r0, s15
 8005042:	f7fb fa25 	bl	8000490 <__aeabi_f2d>
 8005046:	4602      	mov	r2, r0
 8005048:	460b      	mov	r3, r1
 800504a:	ec43 2b10 	vmov	d0, r2, r3
 800504e:	f006 fdf7 	bl	800bc40 <sqrt>
 8005052:	ec59 8b10 	vmov	r8, r9, d0
 8005056:	69f8      	ldr	r0, [r7, #28]
 8005058:	f7fb fa1a 	bl	8000490 <__aeabi_f2d>
 800505c:	4602      	mov	r2, r0
 800505e:	460b      	mov	r3, r1
 8005060:	4640      	mov	r0, r8
 8005062:	4649      	mov	r1, r9
 8005064:	f7fb fa6c 	bl	8000540 <__aeabi_dmul>
 8005068:	4602      	mov	r2, r0
 800506a:	460b      	mov	r3, r1
 800506c:	4620      	mov	r0, r4
 800506e:	4629      	mov	r1, r5
 8005070:	f7fb f8ae 	bl	80001d0 <__aeabi_dsub>
 8005074:	4603      	mov	r3, r0
 8005076:	460c      	mov	r4, r1
 8005078:	4625      	mov	r5, r4
 800507a:	461c      	mov	r4, r3
 800507c:	ed97 7a07 	vldr	s14, [r7, #28]
 8005080:	edd7 7a07 	vldr	s15, [r7, #28]
 8005084:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005088:	ee17 0a90 	vmov	r0, s15
 800508c:	f7fb fa00 	bl	8000490 <__aeabi_f2d>
 8005090:	4602      	mov	r2, r0
 8005092:	460b      	mov	r3, r1
 8005094:	4620      	mov	r0, r4
 8005096:	4629      	mov	r1, r5
 8005098:	f7fb f89c 	bl	80001d4 <__adddf3>
 800509c:	4603      	mov	r3, r0
 800509e:	460c      	mov	r4, r1
 80050a0:	4625      	mov	r5, r4
 80050a2:	461c      	mov	r4, r3
 80050a4:	69b8      	ldr	r0, [r7, #24]
 80050a6:	f7fb f9f3 	bl	8000490 <__aeabi_f2d>
 80050aa:	4602      	mov	r2, r0
 80050ac:	460b      	mov	r3, r1
 80050ae:	4620      	mov	r0, r4
 80050b0:	4629      	mov	r1, r5
 80050b2:	f7fb fa45 	bl	8000540 <__aeabi_dmul>
 80050b6:	4603      	mov	r3, r0
 80050b8:	460c      	mov	r4, r1
 80050ba:	4619      	mov	r1, r3
 80050bc:	4622      	mov	r2, r4
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	f103 0408 	add.w	r4, r3, #8
 80050c4:	4608      	mov	r0, r1
 80050c6:	4611      	mov	r1, r2
 80050c8:	f7fb fd32 	bl	8000b30 <__aeabi_d2f>
 80050cc:	4603      	mov	r3, r0
 80050ce:	6023      	str	r3, [r4, #0]
			pCoeffs[3] = (2 * (K * K - 1)) * norm;
 80050d0:	ed97 7a07 	vldr	s14, [r7, #28]
 80050d4:	edd7 7a07 	vldr	s15, [r7, #28]
 80050d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050dc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80050e0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80050e4:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80050e8:	697b      	ldr	r3, [r7, #20]
 80050ea:	330c      	adds	r3, #12
 80050ec:	edd7 7a06 	vldr	s15, [r7, #24]
 80050f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050f4:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[4] = (1 - sqrt(2) * K + K * K);
 80050f8:	69f8      	ldr	r0, [r7, #28]
 80050fa:	f7fb f9c9 	bl	8000490 <__aeabi_f2d>
 80050fe:	a36e      	add	r3, pc, #440	; (adr r3, 80052b8 <shelv+0xa28>)
 8005100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005104:	f7fb fa1c 	bl	8000540 <__aeabi_dmul>
 8005108:	4603      	mov	r3, r0
 800510a:	460c      	mov	r4, r1
 800510c:	461a      	mov	r2, r3
 800510e:	4623      	mov	r3, r4
 8005110:	f04f 0000 	mov.w	r0, #0
 8005114:	496a      	ldr	r1, [pc, #424]	; (80052c0 <shelv+0xa30>)
 8005116:	f7fb f85b 	bl	80001d0 <__aeabi_dsub>
 800511a:	4603      	mov	r3, r0
 800511c:	460c      	mov	r4, r1
 800511e:	4625      	mov	r5, r4
 8005120:	461c      	mov	r4, r3
 8005122:	ed97 7a07 	vldr	s14, [r7, #28]
 8005126:	edd7 7a07 	vldr	s15, [r7, #28]
 800512a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800512e:	ee17 0a90 	vmov	r0, s15
 8005132:	f7fb f9ad 	bl	8000490 <__aeabi_f2d>
 8005136:	4602      	mov	r2, r0
 8005138:	460b      	mov	r3, r1
 800513a:	4620      	mov	r0, r4
 800513c:	4629      	mov	r1, r5
 800513e:	f7fb f849 	bl	80001d4 <__adddf3>
 8005142:	4603      	mov	r3, r0
 8005144:	460c      	mov	r4, r1
 8005146:	4619      	mov	r1, r3
 8005148:	4622      	mov	r2, r4
 800514a:	697b      	ldr	r3, [r7, #20]
 800514c:	f103 0410 	add.w	r4, r3, #16
 8005150:	4608      	mov	r0, r1
 8005152:	4611      	mov	r1, r2
 8005154:	f7fb fcec 	bl	8000b30 <__aeabi_d2f>
 8005158:	4603      	mov	r3, r0
 800515a:	6023      	str	r3, [r4, #0]
		if(gain < 0){
 800515c:	edd7 7a03 	vldr	s15, [r7, #12]
 8005160:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005164:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005168:	f140 8169 	bpl.w	800543e <shelv+0xbae>
			norm = 1.0f / (1 + sqrt(2*V) * K + V * K * K);
 800516c:	edd7 7a08 	vldr	s15, [r7, #32]
 8005170:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005174:	ee17 0a90 	vmov	r0, s15
 8005178:	f7fb f98a 	bl	8000490 <__aeabi_f2d>
 800517c:	4603      	mov	r3, r0
 800517e:	460c      	mov	r4, r1
 8005180:	ec44 3b10 	vmov	d0, r3, r4
 8005184:	f006 fd5c 	bl	800bc40 <sqrt>
 8005188:	ec56 5b10 	vmov	r5, r6, d0
 800518c:	69f8      	ldr	r0, [r7, #28]
 800518e:	f7fb f97f 	bl	8000490 <__aeabi_f2d>
 8005192:	4603      	mov	r3, r0
 8005194:	460c      	mov	r4, r1
 8005196:	461a      	mov	r2, r3
 8005198:	4623      	mov	r3, r4
 800519a:	4628      	mov	r0, r5
 800519c:	4631      	mov	r1, r6
 800519e:	f7fb f9cf 	bl	8000540 <__aeabi_dmul>
 80051a2:	4603      	mov	r3, r0
 80051a4:	460c      	mov	r4, r1
 80051a6:	4618      	mov	r0, r3
 80051a8:	4621      	mov	r1, r4
 80051aa:	f04f 0200 	mov.w	r2, #0
 80051ae:	4b44      	ldr	r3, [pc, #272]	; (80052c0 <shelv+0xa30>)
 80051b0:	f7fb f810 	bl	80001d4 <__adddf3>
 80051b4:	4603      	mov	r3, r0
 80051b6:	460c      	mov	r4, r1
 80051b8:	4625      	mov	r5, r4
 80051ba:	461c      	mov	r4, r3
 80051bc:	ed97 7a08 	vldr	s14, [r7, #32]
 80051c0:	edd7 7a07 	vldr	s15, [r7, #28]
 80051c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80051c8:	edd7 7a07 	vldr	s15, [r7, #28]
 80051cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051d0:	ee17 0a90 	vmov	r0, s15
 80051d4:	f7fb f95c 	bl	8000490 <__aeabi_f2d>
 80051d8:	4602      	mov	r2, r0
 80051da:	460b      	mov	r3, r1
 80051dc:	4620      	mov	r0, r4
 80051de:	4629      	mov	r1, r5
 80051e0:	f7fa fff8 	bl	80001d4 <__adddf3>
 80051e4:	4603      	mov	r3, r0
 80051e6:	460c      	mov	r4, r1
 80051e8:	461a      	mov	r2, r3
 80051ea:	4623      	mov	r3, r4
 80051ec:	f04f 0000 	mov.w	r0, #0
 80051f0:	4933      	ldr	r1, [pc, #204]	; (80052c0 <shelv+0xa30>)
 80051f2:	f7fb facf 	bl	8000794 <__aeabi_ddiv>
 80051f6:	4603      	mov	r3, r0
 80051f8:	460c      	mov	r4, r1
 80051fa:	4618      	mov	r0, r3
 80051fc:	4621      	mov	r1, r4
 80051fe:	f7fb fc97 	bl	8000b30 <__aeabi_d2f>
 8005202:	4603      	mov	r3, r0
 8005204:	61bb      	str	r3, [r7, #24]
			pCoeffs[0] = (V * (1 + sqrt(2) * K + K * K)) * norm;
 8005206:	6a38      	ldr	r0, [r7, #32]
 8005208:	f7fb f942 	bl	8000490 <__aeabi_f2d>
 800520c:	4604      	mov	r4, r0
 800520e:	460d      	mov	r5, r1
 8005210:	69f8      	ldr	r0, [r7, #28]
 8005212:	f7fb f93d 	bl	8000490 <__aeabi_f2d>
 8005216:	a328      	add	r3, pc, #160	; (adr r3, 80052b8 <shelv+0xa28>)
 8005218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800521c:	f7fb f990 	bl	8000540 <__aeabi_dmul>
 8005220:	4602      	mov	r2, r0
 8005222:	460b      	mov	r3, r1
 8005224:	4610      	mov	r0, r2
 8005226:	4619      	mov	r1, r3
 8005228:	f04f 0200 	mov.w	r2, #0
 800522c:	4b24      	ldr	r3, [pc, #144]	; (80052c0 <shelv+0xa30>)
 800522e:	f7fa ffd1 	bl	80001d4 <__adddf3>
 8005232:	4602      	mov	r2, r0
 8005234:	460b      	mov	r3, r1
 8005236:	4690      	mov	r8, r2
 8005238:	4699      	mov	r9, r3
 800523a:	ed97 7a07 	vldr	s14, [r7, #28]
 800523e:	edd7 7a07 	vldr	s15, [r7, #28]
 8005242:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005246:	ee17 0a90 	vmov	r0, s15
 800524a:	f7fb f921 	bl	8000490 <__aeabi_f2d>
 800524e:	4602      	mov	r2, r0
 8005250:	460b      	mov	r3, r1
 8005252:	4640      	mov	r0, r8
 8005254:	4649      	mov	r1, r9
 8005256:	f7fa ffbd 	bl	80001d4 <__adddf3>
 800525a:	4602      	mov	r2, r0
 800525c:	460b      	mov	r3, r1
 800525e:	4620      	mov	r0, r4
 8005260:	4629      	mov	r1, r5
 8005262:	f7fb f96d 	bl	8000540 <__aeabi_dmul>
 8005266:	4603      	mov	r3, r0
 8005268:	460c      	mov	r4, r1
 800526a:	4625      	mov	r5, r4
 800526c:	461c      	mov	r4, r3
 800526e:	69b8      	ldr	r0, [r7, #24]
 8005270:	f7fb f90e 	bl	8000490 <__aeabi_f2d>
 8005274:	4602      	mov	r2, r0
 8005276:	460b      	mov	r3, r1
 8005278:	4620      	mov	r0, r4
 800527a:	4629      	mov	r1, r5
 800527c:	f7fb f960 	bl	8000540 <__aeabi_dmul>
 8005280:	4603      	mov	r3, r0
 8005282:	460c      	mov	r4, r1
 8005284:	4618      	mov	r0, r3
 8005286:	4621      	mov	r1, r4
 8005288:	f7fb fc52 	bl	8000b30 <__aeabi_d2f>
 800528c:	4602      	mov	r2, r0
 800528e:	697b      	ldr	r3, [r7, #20]
 8005290:	601a      	str	r2, [r3, #0]
			pCoeffs[1] = (2 * V * (K * K - 1)) * norm;
 8005292:	edd7 7a08 	vldr	s15, [r7, #32]
 8005296:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800529a:	edd7 6a07 	vldr	s13, [r7, #28]
 800529e:	edd7 7a07 	vldr	s15, [r7, #28]
 80052a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80052a6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80052aa:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80052ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80052b2:	697b      	ldr	r3, [r7, #20]
 80052b4:	3304      	adds	r3, #4
 80052b6:	e005      	b.n	80052c4 <shelv+0xa34>
 80052b8:	667f3bcd 	.word	0x667f3bcd
 80052bc:	3ff6a09e 	.word	0x3ff6a09e
 80052c0:	3ff00000 	.word	0x3ff00000
 80052c4:	edd7 7a06 	vldr	s15, [r7, #24]
 80052c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80052cc:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[2] = (V * (1 - sqrt(2) * K + K * K)) * norm;
 80052d0:	6a38      	ldr	r0, [r7, #32]
 80052d2:	f7fb f8dd 	bl	8000490 <__aeabi_f2d>
 80052d6:	4604      	mov	r4, r0
 80052d8:	460d      	mov	r5, r1
 80052da:	69f8      	ldr	r0, [r7, #28]
 80052dc:	f7fb f8d8 	bl	8000490 <__aeabi_f2d>
 80052e0:	a366      	add	r3, pc, #408	; (adr r3, 800547c <shelv+0xbec>)
 80052e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052e6:	f7fb f92b 	bl	8000540 <__aeabi_dmul>
 80052ea:	4602      	mov	r2, r0
 80052ec:	460b      	mov	r3, r1
 80052ee:	f04f 0000 	mov.w	r0, #0
 80052f2:	4961      	ldr	r1, [pc, #388]	; (8005478 <shelv+0xbe8>)
 80052f4:	f7fa ff6c 	bl	80001d0 <__aeabi_dsub>
 80052f8:	4602      	mov	r2, r0
 80052fa:	460b      	mov	r3, r1
 80052fc:	4690      	mov	r8, r2
 80052fe:	4699      	mov	r9, r3
 8005300:	ed97 7a07 	vldr	s14, [r7, #28]
 8005304:	edd7 7a07 	vldr	s15, [r7, #28]
 8005308:	ee67 7a27 	vmul.f32	s15, s14, s15
 800530c:	ee17 0a90 	vmov	r0, s15
 8005310:	f7fb f8be 	bl	8000490 <__aeabi_f2d>
 8005314:	4602      	mov	r2, r0
 8005316:	460b      	mov	r3, r1
 8005318:	4640      	mov	r0, r8
 800531a:	4649      	mov	r1, r9
 800531c:	f7fa ff5a 	bl	80001d4 <__adddf3>
 8005320:	4602      	mov	r2, r0
 8005322:	460b      	mov	r3, r1
 8005324:	4620      	mov	r0, r4
 8005326:	4629      	mov	r1, r5
 8005328:	f7fb f90a 	bl	8000540 <__aeabi_dmul>
 800532c:	4603      	mov	r3, r0
 800532e:	460c      	mov	r4, r1
 8005330:	4625      	mov	r5, r4
 8005332:	461c      	mov	r4, r3
 8005334:	69b8      	ldr	r0, [r7, #24]
 8005336:	f7fb f8ab 	bl	8000490 <__aeabi_f2d>
 800533a:	4602      	mov	r2, r0
 800533c:	460b      	mov	r3, r1
 800533e:	4620      	mov	r0, r4
 8005340:	4629      	mov	r1, r5
 8005342:	f7fb f8fd 	bl	8000540 <__aeabi_dmul>
 8005346:	4603      	mov	r3, r0
 8005348:	460c      	mov	r4, r1
 800534a:	4619      	mov	r1, r3
 800534c:	4622      	mov	r2, r4
 800534e:	697b      	ldr	r3, [r7, #20]
 8005350:	f103 0408 	add.w	r4, r3, #8
 8005354:	4608      	mov	r0, r1
 8005356:	4611      	mov	r1, r2
 8005358:	f7fb fbea 	bl	8000b30 <__aeabi_d2f>
 800535c:	4603      	mov	r3, r0
 800535e:	6023      	str	r3, [r4, #0]
			pCoeffs[3] = (2 * (V * K * K - 1)) * norm;
 8005360:	ed97 7a08 	vldr	s14, [r7, #32]
 8005364:	edd7 7a07 	vldr	s15, [r7, #28]
 8005368:	ee27 7a27 	vmul.f32	s14, s14, s15
 800536c:	edd7 7a07 	vldr	s15, [r7, #28]
 8005370:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005374:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005378:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800537c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8005380:	697b      	ldr	r3, [r7, #20]
 8005382:	330c      	adds	r3, #12
 8005384:	edd7 7a06 	vldr	s15, [r7, #24]
 8005388:	ee67 7a27 	vmul.f32	s15, s14, s15
 800538c:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[4] = (1 - sqrt(2 * V) * K + V * K * K) * norm;
 8005390:	edd7 7a08 	vldr	s15, [r7, #32]
 8005394:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005398:	ee17 0a90 	vmov	r0, s15
 800539c:	f7fb f878 	bl	8000490 <__aeabi_f2d>
 80053a0:	4603      	mov	r3, r0
 80053a2:	460c      	mov	r4, r1
 80053a4:	ec44 3b10 	vmov	d0, r3, r4
 80053a8:	f006 fc4a 	bl	800bc40 <sqrt>
 80053ac:	ec56 5b10 	vmov	r5, r6, d0
 80053b0:	69f8      	ldr	r0, [r7, #28]
 80053b2:	f7fb f86d 	bl	8000490 <__aeabi_f2d>
 80053b6:	4603      	mov	r3, r0
 80053b8:	460c      	mov	r4, r1
 80053ba:	461a      	mov	r2, r3
 80053bc:	4623      	mov	r3, r4
 80053be:	4628      	mov	r0, r5
 80053c0:	4631      	mov	r1, r6
 80053c2:	f7fb f8bd 	bl	8000540 <__aeabi_dmul>
 80053c6:	4603      	mov	r3, r0
 80053c8:	460c      	mov	r4, r1
 80053ca:	461a      	mov	r2, r3
 80053cc:	4623      	mov	r3, r4
 80053ce:	f04f 0000 	mov.w	r0, #0
 80053d2:	4929      	ldr	r1, [pc, #164]	; (8005478 <shelv+0xbe8>)
 80053d4:	f7fa fefc 	bl	80001d0 <__aeabi_dsub>
 80053d8:	4603      	mov	r3, r0
 80053da:	460c      	mov	r4, r1
 80053dc:	4625      	mov	r5, r4
 80053de:	461c      	mov	r4, r3
 80053e0:	ed97 7a08 	vldr	s14, [r7, #32]
 80053e4:	edd7 7a07 	vldr	s15, [r7, #28]
 80053e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80053ec:	edd7 7a07 	vldr	s15, [r7, #28]
 80053f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053f4:	ee17 0a90 	vmov	r0, s15
 80053f8:	f7fb f84a 	bl	8000490 <__aeabi_f2d>
 80053fc:	4602      	mov	r2, r0
 80053fe:	460b      	mov	r3, r1
 8005400:	4620      	mov	r0, r4
 8005402:	4629      	mov	r1, r5
 8005404:	f7fa fee6 	bl	80001d4 <__adddf3>
 8005408:	4603      	mov	r3, r0
 800540a:	460c      	mov	r4, r1
 800540c:	4625      	mov	r5, r4
 800540e:	461c      	mov	r4, r3
 8005410:	69b8      	ldr	r0, [r7, #24]
 8005412:	f7fb f83d 	bl	8000490 <__aeabi_f2d>
 8005416:	4602      	mov	r2, r0
 8005418:	460b      	mov	r3, r1
 800541a:	4620      	mov	r0, r4
 800541c:	4629      	mov	r1, r5
 800541e:	f7fb f88f 	bl	8000540 <__aeabi_dmul>
 8005422:	4603      	mov	r3, r0
 8005424:	460c      	mov	r4, r1
 8005426:	4619      	mov	r1, r3
 8005428:	4622      	mov	r2, r4
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	f103 0410 	add.w	r4, r3, #16
 8005430:	4608      	mov	r0, r1
 8005432:	4611      	mov	r1, r2
 8005434:	f7fb fb7c 	bl	8000b30 <__aeabi_d2f>
 8005438:	4603      	mov	r3, r0
 800543a:	6023      	str	r3, [r4, #0]
}
 800543c:	e016      	b.n	800546c <shelv+0xbdc>
			pCoeffs[0] = V;
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	6a3a      	ldr	r2, [r7, #32]
 8005442:	601a      	str	r2, [r3, #0]
			pCoeffs[1] = 0.0f;
 8005444:	697b      	ldr	r3, [r7, #20]
 8005446:	3304      	adds	r3, #4
 8005448:	f04f 0200 	mov.w	r2, #0
 800544c:	601a      	str	r2, [r3, #0]
			pCoeffs[2] = 0.0f;
 800544e:	697b      	ldr	r3, [r7, #20]
 8005450:	3308      	adds	r3, #8
 8005452:	f04f 0200 	mov.w	r2, #0
 8005456:	601a      	str	r2, [r3, #0]
			pCoeffs[3] = 0.0f;
 8005458:	697b      	ldr	r3, [r7, #20]
 800545a:	330c      	adds	r3, #12
 800545c:	f04f 0200 	mov.w	r2, #0
 8005460:	601a      	str	r2, [r3, #0]
			pCoeffs[4] = 0.0f;
 8005462:	697b      	ldr	r3, [r7, #20]
 8005464:	3310      	adds	r3, #16
 8005466:	f04f 0200 	mov.w	r2, #0
 800546a:	601a      	str	r2, [r3, #0]
}
 800546c:	bf00      	nop
 800546e:	372c      	adds	r7, #44	; 0x2c
 8005470:	46bd      	mov	sp, r7
 8005472:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005476:	bf00      	nop
 8005478:	3ff00000 	.word	0x3ff00000
 800547c:	667f3bcd 	.word	0x667f3bcd
 8005480:	3ff6a09e 	.word	0x3ff6a09e
 8005484:	00000000 	.word	0x00000000

08005488 <peak>:


void peak(float *pCoeffs, float gain, float fc, float bw, float fs){
 8005488:	b590      	push	{r4, r7, lr}
 800548a:	b08d      	sub	sp, #52	; 0x34
 800548c:	af00      	add	r7, sp, #0
 800548e:	6178      	str	r0, [r7, #20]
 8005490:	ed87 0a04 	vstr	s0, [r7, #16]
 8005494:	edc7 0a03 	vstr	s1, [r7, #12]
 8005498:	ed87 1a02 	vstr	s2, [r7, #8]
 800549c:	edc7 1a01 	vstr	s3, [r7, #4]
	float cf_PI = 3.14159265359;
 80054a0:	4bcf      	ldr	r3, [pc, #828]	; (80057e0 <peak+0x358>)
 80054a2:	62fb      	str	r3, [r7, #44]	; 0x2c
	float V = pow(10,gain/20.0);
 80054a4:	6938      	ldr	r0, [r7, #16]
 80054a6:	f7fa fff3 	bl	8000490 <__aeabi_f2d>
 80054aa:	f04f 0200 	mov.w	r2, #0
 80054ae:	4bcd      	ldr	r3, [pc, #820]	; (80057e4 <peak+0x35c>)
 80054b0:	f7fb f970 	bl	8000794 <__aeabi_ddiv>
 80054b4:	4603      	mov	r3, r0
 80054b6:	460c      	mov	r4, r1
 80054b8:	ec44 3b17 	vmov	d7, r3, r4
 80054bc:	eeb0 1a47 	vmov.f32	s2, s14
 80054c0:	eef0 1a67 	vmov.f32	s3, s15
 80054c4:	ed9f 0bc4 	vldr	d0, [pc, #784]	; 80057d8 <peak+0x350>
 80054c8:	f006 fa4a 	bl	800b960 <pow>
 80054cc:	ec54 3b10 	vmov	r3, r4, d0
 80054d0:	4618      	mov	r0, r3
 80054d2:	4621      	mov	r1, r4
 80054d4:	f7fb fb2c 	bl	8000b30 <__aeabi_d2f>
 80054d8:	4603      	mov	r3, r0
 80054da:	62bb      	str	r3, [r7, #40]	; 0x28
	float K = tan(cf_PI*fc/fs);
 80054dc:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80054e0:	edd7 7a03 	vldr	s15, [r7, #12]
 80054e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80054e8:	edd7 7a01 	vldr	s15, [r7, #4]
 80054ec:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80054f0:	ee16 0a90 	vmov	r0, s13
 80054f4:	f7fa ffcc 	bl	8000490 <__aeabi_f2d>
 80054f8:	4603      	mov	r3, r0
 80054fa:	460c      	mov	r4, r1
 80054fc:	ec44 3b10 	vmov	d0, r3, r4
 8005500:	f006 f9fe 	bl	800b900 <tan>
 8005504:	ec54 3b10 	vmov	r3, r4, d0
 8005508:	4618      	mov	r0, r3
 800550a:	4621      	mov	r1, r4
 800550c:	f7fb fb10 	bl	8000b30 <__aeabi_d2f>
 8005510:	4603      	mov	r3, r0
 8005512:	627b      	str	r3, [r7, #36]	; 0x24
	float Q = fc / bw;
 8005514:	edd7 6a03 	vldr	s13, [r7, #12]
 8005518:	ed97 7a02 	vldr	s14, [r7, #8]
 800551c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005520:	edc7 7a08 	vstr	s15, [r7, #32]
	float norm = 0;
 8005524:	f04f 0300 	mov.w	r3, #0
 8005528:	61fb      	str	r3, [r7, #28]

	/* Boost */
	if(gain > 0){
 800552a:	edd7 7a04 	vldr	s15, [r7, #16]
 800552e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005536:	f340 8096 	ble.w	8005666 <peak+0x1de>
		norm = 1.0f / (1 + K / Q + K * K);
 800553a:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800553e:	ed97 7a08 	vldr	s14, [r7, #32]
 8005542:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005546:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800554a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800554e:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8005552:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005556:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800555a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800555e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005562:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005566:	edc7 7a07 	vstr	s15, [r7, #28]
		pCoeffs[0] = (1 + (V / Q) * K + K * K) * norm;
 800556a:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 800556e:	edd7 7a08 	vldr	s15, [r7, #32]
 8005572:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005576:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800557a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800557e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005582:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005586:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800558a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800558e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005592:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005596:	edd7 7a07 	vldr	s15, [r7, #28]
 800559a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800559e:	697b      	ldr	r3, [r7, #20]
 80055a0:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[1] = (2 * (K * K - 1)) * norm;
 80055a4:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80055a8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80055ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055b0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80055b4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80055b8:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	3304      	adds	r3, #4
 80055c0:	edd7 7a07 	vldr	s15, [r7, #28]
 80055c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055c8:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[2] = (1 - (V / Q) * K + K * K) * norm;
 80055cc:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 80055d0:	edd7 7a08 	vldr	s15, [r7, #32]
 80055d4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80055d8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80055dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055e0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80055e4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80055e8:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80055ec:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80055f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80055f4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	3308      	adds	r3, #8
 80055fc:	edd7 7a07 	vldr	s15, [r7, #28]
 8005600:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005604:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[3] = (2 * (K * K - 1)) * norm;
 8005608:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800560c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005610:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005614:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005618:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800561c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8005620:	697b      	ldr	r3, [r7, #20]
 8005622:	330c      	adds	r3, #12
 8005624:	edd7 7a07 	vldr	s15, [r7, #28]
 8005628:	ee67 7a27 	vmul.f32	s15, s14, s15
 800562c:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[4] = (1 - K / Q + K * K) * norm;
 8005630:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8005634:	ed97 7a08 	vldr	s14, [r7, #32]
 8005638:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800563c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005640:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005644:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8005648:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800564c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005650:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005654:	697b      	ldr	r3, [r7, #20]
 8005656:	3310      	adds	r3, #16
 8005658:	edd7 7a07 	vldr	s15, [r7, #28]
 800565c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005660:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[1] = 0;
		pCoeffs[2] = 0;
		pCoeffs[3] = 0;
		pCoeffs[4] = 0;
	}
}
 8005664:	e0b4      	b.n	80057d0 <peak+0x348>
	else if(gain < 0){
 8005666:	edd7 7a04 	vldr	s15, [r7, #16]
 800566a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800566e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005672:	f140 8096 	bpl.w	80057a2 <peak+0x31a>
		norm = 1.0f / (1 + K / (V * Q) + K * K);
 8005676:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800567a:	edd7 7a08 	vldr	s15, [r7, #32]
 800567e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005682:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8005686:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800568a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800568e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005692:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8005696:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800569a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800569e:	ee37 7a27 	vadd.f32	s14, s14, s15
 80056a2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80056a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80056aa:	edc7 7a07 	vstr	s15, [r7, #28]
		pCoeffs[0] = (1 + K / Q + K * K) * norm;
 80056ae:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80056b2:	ed97 7a08 	vldr	s14, [r7, #32]
 80056b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80056ba:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80056be:	ee37 7a87 	vadd.f32	s14, s15, s14
 80056c2:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80056c6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80056ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80056ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 80056d2:	edd7 7a07 	vldr	s15, [r7, #28]
 80056d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056da:	697b      	ldr	r3, [r7, #20]
 80056dc:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[1] = (2 * (K * K - 1)) * norm;
 80056e0:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80056e4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80056e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056ec:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80056f0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80056f4:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80056f8:	697b      	ldr	r3, [r7, #20]
 80056fa:	3304      	adds	r3, #4
 80056fc:	edd7 7a07 	vldr	s15, [r7, #28]
 8005700:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005704:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[2] = (1 - K / Q + K * K) * norm;
 8005708:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800570c:	ed97 7a08 	vldr	s14, [r7, #32]
 8005710:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005714:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005718:	ee37 7a67 	vsub.f32	s14, s14, s15
 800571c:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8005720:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005724:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005728:	ee37 7a27 	vadd.f32	s14, s14, s15
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	3308      	adds	r3, #8
 8005730:	edd7 7a07 	vldr	s15, [r7, #28]
 8005734:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005738:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[3] = (2 * (K * K - 1)) * norm;
 800573c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8005740:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005744:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005748:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800574c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005750:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8005754:	697b      	ldr	r3, [r7, #20]
 8005756:	330c      	adds	r3, #12
 8005758:	edd7 7a07 	vldr	s15, [r7, #28]
 800575c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005760:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[4] = (1 - K / (V * Q) + K * K) * norm;
 8005764:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8005768:	edd7 7a08 	vldr	s15, [r7, #32]
 800576c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005770:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8005774:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005778:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800577c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005780:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8005784:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005788:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800578c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005790:	697b      	ldr	r3, [r7, #20]
 8005792:	3310      	adds	r3, #16
 8005794:	edd7 7a07 	vldr	s15, [r7, #28]
 8005798:	ee67 7a27 	vmul.f32	s15, s14, s15
 800579c:	edc3 7a00 	vstr	s15, [r3]
}
 80057a0:	e016      	b.n	80057d0 <peak+0x348>
		pCoeffs[0] = V;
 80057a2:	697b      	ldr	r3, [r7, #20]
 80057a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80057a6:	601a      	str	r2, [r3, #0]
		pCoeffs[1] = 0;
 80057a8:	697b      	ldr	r3, [r7, #20]
 80057aa:	3304      	adds	r3, #4
 80057ac:	f04f 0200 	mov.w	r2, #0
 80057b0:	601a      	str	r2, [r3, #0]
		pCoeffs[2] = 0;
 80057b2:	697b      	ldr	r3, [r7, #20]
 80057b4:	3308      	adds	r3, #8
 80057b6:	f04f 0200 	mov.w	r2, #0
 80057ba:	601a      	str	r2, [r3, #0]
		pCoeffs[3] = 0;
 80057bc:	697b      	ldr	r3, [r7, #20]
 80057be:	330c      	adds	r3, #12
 80057c0:	f04f 0200 	mov.w	r2, #0
 80057c4:	601a      	str	r2, [r3, #0]
		pCoeffs[4] = 0;
 80057c6:	697b      	ldr	r3, [r7, #20]
 80057c8:	3310      	adds	r3, #16
 80057ca:	f04f 0200 	mov.w	r2, #0
 80057ce:	601a      	str	r2, [r3, #0]
}
 80057d0:	bf00      	nop
 80057d2:	3734      	adds	r7, #52	; 0x34
 80057d4:	46bd      	mov	sp, r7
 80057d6:	bd90      	pop	{r4, r7, pc}
 80057d8:	00000000 	.word	0x00000000
 80057dc:	40240000 	.word	0x40240000
 80057e0:	40490fdb 	.word	0x40490fdb
 80057e4:	40340000 	.word	0x40340000

080057e8 <IIR_Right>:
//	}
//
//	return L_sample_out;
//}

float IIR_Right(float data){
 80057e8:	b480      	push	{r7}
 80057ea:	b083      	sub	sp, #12
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	ed87 0a01 	vstr	s0, [r7, #4]

	R_x = data;
 80057f2:	4aae      	ldr	r2, [pc, #696]	; (8005aac <IIR_Right+0x2c4>)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6013      	str	r3, [r2, #0]
	/* stage 1 */
	R_y1 = R_cS1[0] * data  + R_cS1[1] * R_xZ11 + R_cS1[2] * R_xZ12 - R_cS1[3] * R_yZ11 - R_cS1[4] * R_yZ12;
 80057f8:	4bad      	ldr	r3, [pc, #692]	; (8005ab0 <IIR_Right+0x2c8>)
 80057fa:	ed93 7a00 	vldr	s14, [r3]
 80057fe:	edd7 7a01 	vldr	s15, [r7, #4]
 8005802:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005806:	4baa      	ldr	r3, [pc, #680]	; (8005ab0 <IIR_Right+0x2c8>)
 8005808:	edd3 6a01 	vldr	s13, [r3, #4]
 800580c:	4ba9      	ldr	r3, [pc, #676]	; (8005ab4 <IIR_Right+0x2cc>)
 800580e:	edd3 7a00 	vldr	s15, [r3]
 8005812:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005816:	ee37 7a27 	vadd.f32	s14, s14, s15
 800581a:	4ba5      	ldr	r3, [pc, #660]	; (8005ab0 <IIR_Right+0x2c8>)
 800581c:	edd3 6a02 	vldr	s13, [r3, #8]
 8005820:	4ba5      	ldr	r3, [pc, #660]	; (8005ab8 <IIR_Right+0x2d0>)
 8005822:	edd3 7a00 	vldr	s15, [r3]
 8005826:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800582a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800582e:	4ba0      	ldr	r3, [pc, #640]	; (8005ab0 <IIR_Right+0x2c8>)
 8005830:	edd3 6a03 	vldr	s13, [r3, #12]
 8005834:	4ba1      	ldr	r3, [pc, #644]	; (8005abc <IIR_Right+0x2d4>)
 8005836:	edd3 7a00 	vldr	s15, [r3]
 800583a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800583e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005842:	4b9b      	ldr	r3, [pc, #620]	; (8005ab0 <IIR_Right+0x2c8>)
 8005844:	edd3 6a04 	vldr	s13, [r3, #16]
 8005848:	4b9d      	ldr	r3, [pc, #628]	; (8005ac0 <IIR_Right+0x2d8>)
 800584a:	edd3 7a00 	vldr	s15, [r3]
 800584e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005852:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005856:	4b9b      	ldr	r3, [pc, #620]	; (8005ac4 <IIR_Right+0x2dc>)
 8005858:	edc3 7a00 	vstr	s15, [r3]
	/* stage 1 */
	R_xZ12 = R_xZ11;
 800585c:	4b95      	ldr	r3, [pc, #596]	; (8005ab4 <IIR_Right+0x2cc>)
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4a95      	ldr	r2, [pc, #596]	; (8005ab8 <IIR_Right+0x2d0>)
 8005862:	6013      	str	r3, [r2, #0]
	R_xZ11 = R_x;
 8005864:	4b91      	ldr	r3, [pc, #580]	; (8005aac <IIR_Right+0x2c4>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	4a92      	ldr	r2, [pc, #584]	; (8005ab4 <IIR_Right+0x2cc>)
 800586a:	6013      	str	r3, [r2, #0]
	R_yZ12 = R_yZ11;
 800586c:	4b93      	ldr	r3, [pc, #588]	; (8005abc <IIR_Right+0x2d4>)
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a93      	ldr	r2, [pc, #588]	; (8005ac0 <IIR_Right+0x2d8>)
 8005872:	6013      	str	r3, [r2, #0]
	R_yZ11 = R_y1;
 8005874:	4b93      	ldr	r3, [pc, #588]	; (8005ac4 <IIR_Right+0x2dc>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4a90      	ldr	r2, [pc, #576]	; (8005abc <IIR_Right+0x2d4>)
 800587a:	6013      	str	r3, [r2, #0]
	/* stage 2 */
	R_y2 = R_cS2[0] * R_y1 + R_cS2[1] * R_xZ21 + R_cS2[2] * R_xZ22 - R_cS2[3] * R_yZ21 - R_cS2[4] * R_yZ22;
 800587c:	4b92      	ldr	r3, [pc, #584]	; (8005ac8 <IIR_Right+0x2e0>)
 800587e:	ed93 7a00 	vldr	s14, [r3]
 8005882:	4b90      	ldr	r3, [pc, #576]	; (8005ac4 <IIR_Right+0x2dc>)
 8005884:	edd3 7a00 	vldr	s15, [r3]
 8005888:	ee27 7a27 	vmul.f32	s14, s14, s15
 800588c:	4b8e      	ldr	r3, [pc, #568]	; (8005ac8 <IIR_Right+0x2e0>)
 800588e:	edd3 6a01 	vldr	s13, [r3, #4]
 8005892:	4b8e      	ldr	r3, [pc, #568]	; (8005acc <IIR_Right+0x2e4>)
 8005894:	edd3 7a00 	vldr	s15, [r3]
 8005898:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800589c:	ee37 7a27 	vadd.f32	s14, s14, s15
 80058a0:	4b89      	ldr	r3, [pc, #548]	; (8005ac8 <IIR_Right+0x2e0>)
 80058a2:	edd3 6a02 	vldr	s13, [r3, #8]
 80058a6:	4b8a      	ldr	r3, [pc, #552]	; (8005ad0 <IIR_Right+0x2e8>)
 80058a8:	edd3 7a00 	vldr	s15, [r3]
 80058ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80058b0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80058b4:	4b84      	ldr	r3, [pc, #528]	; (8005ac8 <IIR_Right+0x2e0>)
 80058b6:	edd3 6a03 	vldr	s13, [r3, #12]
 80058ba:	4b86      	ldr	r3, [pc, #536]	; (8005ad4 <IIR_Right+0x2ec>)
 80058bc:	edd3 7a00 	vldr	s15, [r3]
 80058c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80058c4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80058c8:	4b7f      	ldr	r3, [pc, #508]	; (8005ac8 <IIR_Right+0x2e0>)
 80058ca:	edd3 6a04 	vldr	s13, [r3, #16]
 80058ce:	4b82      	ldr	r3, [pc, #520]	; (8005ad8 <IIR_Right+0x2f0>)
 80058d0:	edd3 7a00 	vldr	s15, [r3]
 80058d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80058d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80058dc:	4b7f      	ldr	r3, [pc, #508]	; (8005adc <IIR_Right+0x2f4>)
 80058de:	edc3 7a00 	vstr	s15, [r3]
	/* stage 2 */
	R_xZ22 = R_xZ21;
 80058e2:	4b7a      	ldr	r3, [pc, #488]	; (8005acc <IIR_Right+0x2e4>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	4a7a      	ldr	r2, [pc, #488]	; (8005ad0 <IIR_Right+0x2e8>)
 80058e8:	6013      	str	r3, [r2, #0]
	R_xZ21 = R_y1;
 80058ea:	4b76      	ldr	r3, [pc, #472]	; (8005ac4 <IIR_Right+0x2dc>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	4a77      	ldr	r2, [pc, #476]	; (8005acc <IIR_Right+0x2e4>)
 80058f0:	6013      	str	r3, [r2, #0]
	R_yZ22 = R_yZ21;
 80058f2:	4b78      	ldr	r3, [pc, #480]	; (8005ad4 <IIR_Right+0x2ec>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a78      	ldr	r2, [pc, #480]	; (8005ad8 <IIR_Right+0x2f0>)
 80058f8:	6013      	str	r3, [r2, #0]
	R_yZ21 = R_y2;
 80058fa:	4b78      	ldr	r3, [pc, #480]	; (8005adc <IIR_Right+0x2f4>)
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	4a75      	ldr	r2, [pc, #468]	; (8005ad4 <IIR_Right+0x2ec>)
 8005900:	6013      	str	r3, [r2, #0]
	/* stage 3 */
	R_y3 = R_cS3[0] * R_y2 + R_cS3[1] * R_xZ31 + R_cS3[2] * R_xZ32 - R_cS3[3] * R_yZ31 - R_cS3[4] * R_yZ32;
 8005902:	4b77      	ldr	r3, [pc, #476]	; (8005ae0 <IIR_Right+0x2f8>)
 8005904:	ed93 7a00 	vldr	s14, [r3]
 8005908:	4b74      	ldr	r3, [pc, #464]	; (8005adc <IIR_Right+0x2f4>)
 800590a:	edd3 7a00 	vldr	s15, [r3]
 800590e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005912:	4b73      	ldr	r3, [pc, #460]	; (8005ae0 <IIR_Right+0x2f8>)
 8005914:	edd3 6a01 	vldr	s13, [r3, #4]
 8005918:	4b72      	ldr	r3, [pc, #456]	; (8005ae4 <IIR_Right+0x2fc>)
 800591a:	edd3 7a00 	vldr	s15, [r3]
 800591e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005922:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005926:	4b6e      	ldr	r3, [pc, #440]	; (8005ae0 <IIR_Right+0x2f8>)
 8005928:	edd3 6a02 	vldr	s13, [r3, #8]
 800592c:	4b6e      	ldr	r3, [pc, #440]	; (8005ae8 <IIR_Right+0x300>)
 800592e:	edd3 7a00 	vldr	s15, [r3]
 8005932:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005936:	ee37 7a27 	vadd.f32	s14, s14, s15
 800593a:	4b69      	ldr	r3, [pc, #420]	; (8005ae0 <IIR_Right+0x2f8>)
 800593c:	edd3 6a03 	vldr	s13, [r3, #12]
 8005940:	4b6a      	ldr	r3, [pc, #424]	; (8005aec <IIR_Right+0x304>)
 8005942:	edd3 7a00 	vldr	s15, [r3]
 8005946:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800594a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800594e:	4b64      	ldr	r3, [pc, #400]	; (8005ae0 <IIR_Right+0x2f8>)
 8005950:	edd3 6a04 	vldr	s13, [r3, #16]
 8005954:	4b66      	ldr	r3, [pc, #408]	; (8005af0 <IIR_Right+0x308>)
 8005956:	edd3 7a00 	vldr	s15, [r3]
 800595a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800595e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005962:	4b64      	ldr	r3, [pc, #400]	; (8005af4 <IIR_Right+0x30c>)
 8005964:	edc3 7a00 	vstr	s15, [r3]
	/* stage 3 */
	R_xZ32 = R_xZ31;
 8005968:	4b5e      	ldr	r3, [pc, #376]	; (8005ae4 <IIR_Right+0x2fc>)
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	4a5e      	ldr	r2, [pc, #376]	; (8005ae8 <IIR_Right+0x300>)
 800596e:	6013      	str	r3, [r2, #0]
	R_xZ31 = R_y2;
 8005970:	4b5a      	ldr	r3, [pc, #360]	; (8005adc <IIR_Right+0x2f4>)
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a5b      	ldr	r2, [pc, #364]	; (8005ae4 <IIR_Right+0x2fc>)
 8005976:	6013      	str	r3, [r2, #0]
	R_yZ32 = R_yZ31;
 8005978:	4b5c      	ldr	r3, [pc, #368]	; (8005aec <IIR_Right+0x304>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	4a5c      	ldr	r2, [pc, #368]	; (8005af0 <IIR_Right+0x308>)
 800597e:	6013      	str	r3, [r2, #0]
	R_yZ31 = R_y3;
 8005980:	4b5c      	ldr	r3, [pc, #368]	; (8005af4 <IIR_Right+0x30c>)
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	4a59      	ldr	r2, [pc, #356]	; (8005aec <IIR_Right+0x304>)
 8005986:	6013      	str	r3, [r2, #0]
	/* stage 4 */
	R_y4 = R_cS4[0] * R_y3 + R_cS4[1] * R_xZ41 + R_cS4[2] * R_xZ42 - R_cS4[3] * R_yZ41 - R_cS4[4] * R_yZ42;
 8005988:	4b5b      	ldr	r3, [pc, #364]	; (8005af8 <IIR_Right+0x310>)
 800598a:	ed93 7a00 	vldr	s14, [r3]
 800598e:	4b59      	ldr	r3, [pc, #356]	; (8005af4 <IIR_Right+0x30c>)
 8005990:	edd3 7a00 	vldr	s15, [r3]
 8005994:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005998:	4b57      	ldr	r3, [pc, #348]	; (8005af8 <IIR_Right+0x310>)
 800599a:	edd3 6a01 	vldr	s13, [r3, #4]
 800599e:	4b57      	ldr	r3, [pc, #348]	; (8005afc <IIR_Right+0x314>)
 80059a0:	edd3 7a00 	vldr	s15, [r3]
 80059a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80059a8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80059ac:	4b52      	ldr	r3, [pc, #328]	; (8005af8 <IIR_Right+0x310>)
 80059ae:	edd3 6a02 	vldr	s13, [r3, #8]
 80059b2:	4b53      	ldr	r3, [pc, #332]	; (8005b00 <IIR_Right+0x318>)
 80059b4:	edd3 7a00 	vldr	s15, [r3]
 80059b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80059bc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80059c0:	4b4d      	ldr	r3, [pc, #308]	; (8005af8 <IIR_Right+0x310>)
 80059c2:	edd3 6a03 	vldr	s13, [r3, #12]
 80059c6:	4b4f      	ldr	r3, [pc, #316]	; (8005b04 <IIR_Right+0x31c>)
 80059c8:	edd3 7a00 	vldr	s15, [r3]
 80059cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80059d0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80059d4:	4b48      	ldr	r3, [pc, #288]	; (8005af8 <IIR_Right+0x310>)
 80059d6:	edd3 6a04 	vldr	s13, [r3, #16]
 80059da:	4b4b      	ldr	r3, [pc, #300]	; (8005b08 <IIR_Right+0x320>)
 80059dc:	edd3 7a00 	vldr	s15, [r3]
 80059e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80059e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80059e8:	4b48      	ldr	r3, [pc, #288]	; (8005b0c <IIR_Right+0x324>)
 80059ea:	edc3 7a00 	vstr	s15, [r3]
	/* stage 4 */
	R_xZ42 = R_xZ41;
 80059ee:	4b43      	ldr	r3, [pc, #268]	; (8005afc <IIR_Right+0x314>)
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	4a43      	ldr	r2, [pc, #268]	; (8005b00 <IIR_Right+0x318>)
 80059f4:	6013      	str	r3, [r2, #0]
	R_xZ41 = R_y3;
 80059f6:	4b3f      	ldr	r3, [pc, #252]	; (8005af4 <IIR_Right+0x30c>)
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4a40      	ldr	r2, [pc, #256]	; (8005afc <IIR_Right+0x314>)
 80059fc:	6013      	str	r3, [r2, #0]
	R_yZ42 = R_yZ41;
 80059fe:	4b41      	ldr	r3, [pc, #260]	; (8005b04 <IIR_Right+0x31c>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4a41      	ldr	r2, [pc, #260]	; (8005b08 <IIR_Right+0x320>)
 8005a04:	6013      	str	r3, [r2, #0]
	R_yZ41 = R_y4;
 8005a06:	4b41      	ldr	r3, [pc, #260]	; (8005b0c <IIR_Right+0x324>)
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4a3e      	ldr	r2, [pc, #248]	; (8005b04 <IIR_Right+0x31c>)
 8005a0c:	6013      	str	r3, [r2, #0]
	/* stage 5 */
	R_y5 = R_cS5[0] * R_y4 + R_cS5[1] * R_xZ51 + R_cS5[2] * R_xZ52 - R_cS5[3] * R_yZ51 - R_cS5[4] * R_yZ52;
 8005a0e:	4b40      	ldr	r3, [pc, #256]	; (8005b10 <IIR_Right+0x328>)
 8005a10:	ed93 7a00 	vldr	s14, [r3]
 8005a14:	4b3d      	ldr	r3, [pc, #244]	; (8005b0c <IIR_Right+0x324>)
 8005a16:	edd3 7a00 	vldr	s15, [r3]
 8005a1a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005a1e:	4b3c      	ldr	r3, [pc, #240]	; (8005b10 <IIR_Right+0x328>)
 8005a20:	edd3 6a01 	vldr	s13, [r3, #4]
 8005a24:	4b3b      	ldr	r3, [pc, #236]	; (8005b14 <IIR_Right+0x32c>)
 8005a26:	edd3 7a00 	vldr	s15, [r3]
 8005a2a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005a2e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005a32:	4b37      	ldr	r3, [pc, #220]	; (8005b10 <IIR_Right+0x328>)
 8005a34:	edd3 6a02 	vldr	s13, [r3, #8]
 8005a38:	4b37      	ldr	r3, [pc, #220]	; (8005b18 <IIR_Right+0x330>)
 8005a3a:	edd3 7a00 	vldr	s15, [r3]
 8005a3e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005a42:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005a46:	4b32      	ldr	r3, [pc, #200]	; (8005b10 <IIR_Right+0x328>)
 8005a48:	edd3 6a03 	vldr	s13, [r3, #12]
 8005a4c:	4b33      	ldr	r3, [pc, #204]	; (8005b1c <IIR_Right+0x334>)
 8005a4e:	edd3 7a00 	vldr	s15, [r3]
 8005a52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005a56:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005a5a:	4b2d      	ldr	r3, [pc, #180]	; (8005b10 <IIR_Right+0x328>)
 8005a5c:	edd3 6a04 	vldr	s13, [r3, #16]
 8005a60:	4b2f      	ldr	r3, [pc, #188]	; (8005b20 <IIR_Right+0x338>)
 8005a62:	edd3 7a00 	vldr	s15, [r3]
 8005a66:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005a6a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005a6e:	4b2d      	ldr	r3, [pc, #180]	; (8005b24 <IIR_Right+0x33c>)
 8005a70:	edc3 7a00 	vstr	s15, [r3]
	/* stage 5 */
	R_xZ52 = R_xZ51;
 8005a74:	4b27      	ldr	r3, [pc, #156]	; (8005b14 <IIR_Right+0x32c>)
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	4a27      	ldr	r2, [pc, #156]	; (8005b18 <IIR_Right+0x330>)
 8005a7a:	6013      	str	r3, [r2, #0]
	R_xZ51 = R_y4;
 8005a7c:	4b23      	ldr	r3, [pc, #140]	; (8005b0c <IIR_Right+0x324>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a24      	ldr	r2, [pc, #144]	; (8005b14 <IIR_Right+0x32c>)
 8005a82:	6013      	str	r3, [r2, #0]
	R_yZ52 = R_yZ51;
 8005a84:	4b25      	ldr	r3, [pc, #148]	; (8005b1c <IIR_Right+0x334>)
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4a25      	ldr	r2, [pc, #148]	; (8005b20 <IIR_Right+0x338>)
 8005a8a:	6013      	str	r3, [r2, #0]
	R_yZ51 = R_y5;
 8005a8c:	4b25      	ldr	r3, [pc, #148]	; (8005b24 <IIR_Right+0x33c>)
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	4a22      	ldr	r2, [pc, #136]	; (8005b1c <IIR_Right+0x334>)
 8005a92:	6013      	str	r3, [r2, #0]

	return R_y5;
 8005a94:	4b23      	ldr	r3, [pc, #140]	; (8005b24 <IIR_Right+0x33c>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	ee07 3a90 	vmov	s15, r3
}
 8005a9c:	eeb0 0a67 	vmov.f32	s0, s15
 8005aa0:	370c      	adds	r7, #12
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa8:	4770      	bx	lr
 8005aaa:	bf00      	nop
 8005aac:	20000654 	.word	0x20000654
 8005ab0:	20000ba4 	.word	0x20000ba4
 8005ab4:	20000c24 	.word	0x20000c24
 8005ab8:	200005ec 	.word	0x200005ec
 8005abc:	200005d4 	.word	0x200005d4
 8005ac0:	20000624 	.word	0x20000624
 8005ac4:	200004dc 	.word	0x200004dc
 8005ac8:	20000560 	.word	0x20000560
 8005acc:	20000b34 	.word	0x20000b34
 8005ad0:	20000b64 	.word	0x20000b64
 8005ad4:	20000d1c 	.word	0x20000d1c
 8005ad8:	2000078c 	.word	0x2000078c
 8005adc:	200004d8 	.word	0x200004d8
 8005ae0:	20000b3c 	.word	0x20000b3c
 8005ae4:	200005f0 	.word	0x200005f0
 8005ae8:	20000d00 	.word	0x20000d00
 8005aec:	20000650 	.word	0x20000650
 8005af0:	200004d4 	.word	0x200004d4
 8005af4:	20000634 	.word	0x20000634
 8005af8:	20000728 	.word	0x20000728
 8005afc:	20000b74 	.word	0x20000b74
 8005b00:	2000063c 	.word	0x2000063c
 8005b04:	200005d0 	.word	0x200005d0
 8005b08:	20000d74 	.word	0x20000d74
 8005b0c:	2000061c 	.word	0x2000061c
 8005b10:	20000bb8 	.word	0x20000bb8
 8005b14:	20000790 	.word	0x20000790
 8005b18:	20000614 	.word	0x20000614
 8005b1c:	20000d78 	.word	0x20000d78
 8005b20:	20000b54 	.word	0x20000b54
 8005b24:	20000b60 	.word	0x20000b60

08005b28 <IIR_Left>:

float IIR_Left(float data){
 8005b28:	b480      	push	{r7}
 8005b2a:	b083      	sub	sp, #12
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	ed87 0a01 	vstr	s0, [r7, #4]
	L_x = data;
 8005b32:	4aae      	ldr	r2, [pc, #696]	; (8005dec <IIR_Left+0x2c4>)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6013      	str	r3, [r2, #0]
	/* stage 1 */
	L_y1 = L_cS1[0] * L_x  + L_cS1[1] * L_xZ11 + L_cS1[2] * L_xZ12 - L_cS1[3] * L_yZ11 - L_cS1[4] * L_yZ12;
 8005b38:	4bad      	ldr	r3, [pc, #692]	; (8005df0 <IIR_Left+0x2c8>)
 8005b3a:	ed93 7a00 	vldr	s14, [r3]
 8005b3e:	4bab      	ldr	r3, [pc, #684]	; (8005dec <IIR_Left+0x2c4>)
 8005b40:	edd3 7a00 	vldr	s15, [r3]
 8005b44:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005b48:	4ba9      	ldr	r3, [pc, #676]	; (8005df0 <IIR_Left+0x2c8>)
 8005b4a:	edd3 6a01 	vldr	s13, [r3, #4]
 8005b4e:	4ba9      	ldr	r3, [pc, #676]	; (8005df4 <IIR_Left+0x2cc>)
 8005b50:	edd3 7a00 	vldr	s15, [r3]
 8005b54:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005b58:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005b5c:	4ba4      	ldr	r3, [pc, #656]	; (8005df0 <IIR_Left+0x2c8>)
 8005b5e:	edd3 6a02 	vldr	s13, [r3, #8]
 8005b62:	4ba5      	ldr	r3, [pc, #660]	; (8005df8 <IIR_Left+0x2d0>)
 8005b64:	edd3 7a00 	vldr	s15, [r3]
 8005b68:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005b6c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005b70:	4b9f      	ldr	r3, [pc, #636]	; (8005df0 <IIR_Left+0x2c8>)
 8005b72:	edd3 6a03 	vldr	s13, [r3, #12]
 8005b76:	4ba1      	ldr	r3, [pc, #644]	; (8005dfc <IIR_Left+0x2d4>)
 8005b78:	edd3 7a00 	vldr	s15, [r3]
 8005b7c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005b80:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005b84:	4b9a      	ldr	r3, [pc, #616]	; (8005df0 <IIR_Left+0x2c8>)
 8005b86:	edd3 6a04 	vldr	s13, [r3, #16]
 8005b8a:	4b9d      	ldr	r3, [pc, #628]	; (8005e00 <IIR_Left+0x2d8>)
 8005b8c:	edd3 7a00 	vldr	s15, [r3]
 8005b90:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005b94:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005b98:	4b9a      	ldr	r3, [pc, #616]	; (8005e04 <IIR_Left+0x2dc>)
 8005b9a:	edc3 7a00 	vstr	s15, [r3]
	/* stage 1 */
	L_xZ12 = L_xZ11;
 8005b9e:	4b95      	ldr	r3, [pc, #596]	; (8005df4 <IIR_Left+0x2cc>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	4a95      	ldr	r2, [pc, #596]	; (8005df8 <IIR_Left+0x2d0>)
 8005ba4:	6013      	str	r3, [r2, #0]
	L_xZ11 = L_x;
 8005ba6:	4b91      	ldr	r3, [pc, #580]	; (8005dec <IIR_Left+0x2c4>)
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	4a92      	ldr	r2, [pc, #584]	; (8005df4 <IIR_Left+0x2cc>)
 8005bac:	6013      	str	r3, [r2, #0]
	L_yZ12 = L_yZ11;
 8005bae:	4b93      	ldr	r3, [pc, #588]	; (8005dfc <IIR_Left+0x2d4>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	4a93      	ldr	r2, [pc, #588]	; (8005e00 <IIR_Left+0x2d8>)
 8005bb4:	6013      	str	r3, [r2, #0]
	L_yZ11 = L_y1;
 8005bb6:	4b93      	ldr	r3, [pc, #588]	; (8005e04 <IIR_Left+0x2dc>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	4a90      	ldr	r2, [pc, #576]	; (8005dfc <IIR_Left+0x2d4>)
 8005bbc:	6013      	str	r3, [r2, #0]
	/* stage 2 */
	L_y2 = L_cS2[0] * L_y1 + L_cS2[1] * L_xZ21 + L_cS2[2] * L_xZ22 - L_cS2[3] * L_yZ21 - L_cS2[4] * L_yZ22;
 8005bbe:	4b92      	ldr	r3, [pc, #584]	; (8005e08 <IIR_Left+0x2e0>)
 8005bc0:	ed93 7a00 	vldr	s14, [r3]
 8005bc4:	4b8f      	ldr	r3, [pc, #572]	; (8005e04 <IIR_Left+0x2dc>)
 8005bc6:	edd3 7a00 	vldr	s15, [r3]
 8005bca:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005bce:	4b8e      	ldr	r3, [pc, #568]	; (8005e08 <IIR_Left+0x2e0>)
 8005bd0:	edd3 6a01 	vldr	s13, [r3, #4]
 8005bd4:	4b8d      	ldr	r3, [pc, #564]	; (8005e0c <IIR_Left+0x2e4>)
 8005bd6:	edd3 7a00 	vldr	s15, [r3]
 8005bda:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005bde:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005be2:	4b89      	ldr	r3, [pc, #548]	; (8005e08 <IIR_Left+0x2e0>)
 8005be4:	edd3 6a02 	vldr	s13, [r3, #8]
 8005be8:	4b89      	ldr	r3, [pc, #548]	; (8005e10 <IIR_Left+0x2e8>)
 8005bea:	edd3 7a00 	vldr	s15, [r3]
 8005bee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005bf2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005bf6:	4b84      	ldr	r3, [pc, #528]	; (8005e08 <IIR_Left+0x2e0>)
 8005bf8:	edd3 6a03 	vldr	s13, [r3, #12]
 8005bfc:	4b85      	ldr	r3, [pc, #532]	; (8005e14 <IIR_Left+0x2ec>)
 8005bfe:	edd3 7a00 	vldr	s15, [r3]
 8005c02:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005c06:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005c0a:	4b7f      	ldr	r3, [pc, #508]	; (8005e08 <IIR_Left+0x2e0>)
 8005c0c:	edd3 6a04 	vldr	s13, [r3, #16]
 8005c10:	4b81      	ldr	r3, [pc, #516]	; (8005e18 <IIR_Left+0x2f0>)
 8005c12:	edd3 7a00 	vldr	s15, [r3]
 8005c16:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005c1a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005c1e:	4b7f      	ldr	r3, [pc, #508]	; (8005e1c <IIR_Left+0x2f4>)
 8005c20:	edc3 7a00 	vstr	s15, [r3]
	/* stage 2 */
	L_xZ22 = L_xZ21;
 8005c24:	4b79      	ldr	r3, [pc, #484]	; (8005e0c <IIR_Left+0x2e4>)
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	4a79      	ldr	r2, [pc, #484]	; (8005e10 <IIR_Left+0x2e8>)
 8005c2a:	6013      	str	r3, [r2, #0]
	L_xZ21 = L_y1;
 8005c2c:	4b75      	ldr	r3, [pc, #468]	; (8005e04 <IIR_Left+0x2dc>)
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	4a76      	ldr	r2, [pc, #472]	; (8005e0c <IIR_Left+0x2e4>)
 8005c32:	6013      	str	r3, [r2, #0]
	L_yZ22 = L_yZ21;
 8005c34:	4b77      	ldr	r3, [pc, #476]	; (8005e14 <IIR_Left+0x2ec>)
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4a77      	ldr	r2, [pc, #476]	; (8005e18 <IIR_Left+0x2f0>)
 8005c3a:	6013      	str	r3, [r2, #0]
	L_yZ21 = L_y2;
 8005c3c:	4b77      	ldr	r3, [pc, #476]	; (8005e1c <IIR_Left+0x2f4>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a74      	ldr	r2, [pc, #464]	; (8005e14 <IIR_Left+0x2ec>)
 8005c42:	6013      	str	r3, [r2, #0]
	/* stage 3 */
	L_y3 = L_cS3[0] * L_y2 + L_cS3[1] * L_xZ31 + L_cS3[2] * L_xZ32 - L_cS3[3] * L_yZ31 - L_cS3[4] * L_yZ32;
 8005c44:	4b76      	ldr	r3, [pc, #472]	; (8005e20 <IIR_Left+0x2f8>)
 8005c46:	ed93 7a00 	vldr	s14, [r3]
 8005c4a:	4b74      	ldr	r3, [pc, #464]	; (8005e1c <IIR_Left+0x2f4>)
 8005c4c:	edd3 7a00 	vldr	s15, [r3]
 8005c50:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005c54:	4b72      	ldr	r3, [pc, #456]	; (8005e20 <IIR_Left+0x2f8>)
 8005c56:	edd3 6a01 	vldr	s13, [r3, #4]
 8005c5a:	4b72      	ldr	r3, [pc, #456]	; (8005e24 <IIR_Left+0x2fc>)
 8005c5c:	edd3 7a00 	vldr	s15, [r3]
 8005c60:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005c64:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005c68:	4b6d      	ldr	r3, [pc, #436]	; (8005e20 <IIR_Left+0x2f8>)
 8005c6a:	edd3 6a02 	vldr	s13, [r3, #8]
 8005c6e:	4b6e      	ldr	r3, [pc, #440]	; (8005e28 <IIR_Left+0x300>)
 8005c70:	edd3 7a00 	vldr	s15, [r3]
 8005c74:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005c78:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005c7c:	4b68      	ldr	r3, [pc, #416]	; (8005e20 <IIR_Left+0x2f8>)
 8005c7e:	edd3 6a03 	vldr	s13, [r3, #12]
 8005c82:	4b6a      	ldr	r3, [pc, #424]	; (8005e2c <IIR_Left+0x304>)
 8005c84:	edd3 7a00 	vldr	s15, [r3]
 8005c88:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005c8c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005c90:	4b63      	ldr	r3, [pc, #396]	; (8005e20 <IIR_Left+0x2f8>)
 8005c92:	edd3 6a04 	vldr	s13, [r3, #16]
 8005c96:	4b66      	ldr	r3, [pc, #408]	; (8005e30 <IIR_Left+0x308>)
 8005c98:	edd3 7a00 	vldr	s15, [r3]
 8005c9c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005ca0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005ca4:	4b63      	ldr	r3, [pc, #396]	; (8005e34 <IIR_Left+0x30c>)
 8005ca6:	edc3 7a00 	vstr	s15, [r3]
	/* stage 3 */
	L_xZ32 = L_xZ31;
 8005caa:	4b5e      	ldr	r3, [pc, #376]	; (8005e24 <IIR_Left+0x2fc>)
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	4a5e      	ldr	r2, [pc, #376]	; (8005e28 <IIR_Left+0x300>)
 8005cb0:	6013      	str	r3, [r2, #0]
	L_xZ31 = L_y2;
 8005cb2:	4b5a      	ldr	r3, [pc, #360]	; (8005e1c <IIR_Left+0x2f4>)
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4a5b      	ldr	r2, [pc, #364]	; (8005e24 <IIR_Left+0x2fc>)
 8005cb8:	6013      	str	r3, [r2, #0]
	L_yZ32 = L_yZ31;
 8005cba:	4b5c      	ldr	r3, [pc, #368]	; (8005e2c <IIR_Left+0x304>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	4a5c      	ldr	r2, [pc, #368]	; (8005e30 <IIR_Left+0x308>)
 8005cc0:	6013      	str	r3, [r2, #0]
	L_yZ31 = L_y3;
 8005cc2:	4b5c      	ldr	r3, [pc, #368]	; (8005e34 <IIR_Left+0x30c>)
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4a59      	ldr	r2, [pc, #356]	; (8005e2c <IIR_Left+0x304>)
 8005cc8:	6013      	str	r3, [r2, #0]
	/* stage 4 */
	L_y4 = L_cS4[0] * L_y3 + L_cS4[1] * L_xZ41 + L_cS4[2] * L_xZ42 - L_cS4[3] * L_yZ41 - L_cS4[4] * L_yZ42;
 8005cca:	4b5b      	ldr	r3, [pc, #364]	; (8005e38 <IIR_Left+0x310>)
 8005ccc:	ed93 7a00 	vldr	s14, [r3]
 8005cd0:	4b58      	ldr	r3, [pc, #352]	; (8005e34 <IIR_Left+0x30c>)
 8005cd2:	edd3 7a00 	vldr	s15, [r3]
 8005cd6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005cda:	4b57      	ldr	r3, [pc, #348]	; (8005e38 <IIR_Left+0x310>)
 8005cdc:	edd3 6a01 	vldr	s13, [r3, #4]
 8005ce0:	4b56      	ldr	r3, [pc, #344]	; (8005e3c <IIR_Left+0x314>)
 8005ce2:	edd3 7a00 	vldr	s15, [r3]
 8005ce6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005cea:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005cee:	4b52      	ldr	r3, [pc, #328]	; (8005e38 <IIR_Left+0x310>)
 8005cf0:	edd3 6a02 	vldr	s13, [r3, #8]
 8005cf4:	4b52      	ldr	r3, [pc, #328]	; (8005e40 <IIR_Left+0x318>)
 8005cf6:	edd3 7a00 	vldr	s15, [r3]
 8005cfa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005cfe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005d02:	4b4d      	ldr	r3, [pc, #308]	; (8005e38 <IIR_Left+0x310>)
 8005d04:	edd3 6a03 	vldr	s13, [r3, #12]
 8005d08:	4b4e      	ldr	r3, [pc, #312]	; (8005e44 <IIR_Left+0x31c>)
 8005d0a:	edd3 7a00 	vldr	s15, [r3]
 8005d0e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005d12:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005d16:	4b48      	ldr	r3, [pc, #288]	; (8005e38 <IIR_Left+0x310>)
 8005d18:	edd3 6a04 	vldr	s13, [r3, #16]
 8005d1c:	4b4a      	ldr	r3, [pc, #296]	; (8005e48 <IIR_Left+0x320>)
 8005d1e:	edd3 7a00 	vldr	s15, [r3]
 8005d22:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005d26:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005d2a:	4b48      	ldr	r3, [pc, #288]	; (8005e4c <IIR_Left+0x324>)
 8005d2c:	edc3 7a00 	vstr	s15, [r3]
	/* stage 4 */
	L_xZ42 = L_xZ41;
 8005d30:	4b42      	ldr	r3, [pc, #264]	; (8005e3c <IIR_Left+0x314>)
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4a42      	ldr	r2, [pc, #264]	; (8005e40 <IIR_Left+0x318>)
 8005d36:	6013      	str	r3, [r2, #0]
	L_xZ41 = L_y3;
 8005d38:	4b3e      	ldr	r3, [pc, #248]	; (8005e34 <IIR_Left+0x30c>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	4a3f      	ldr	r2, [pc, #252]	; (8005e3c <IIR_Left+0x314>)
 8005d3e:	6013      	str	r3, [r2, #0]
	L_yZ42 = L_yZ41;
 8005d40:	4b40      	ldr	r3, [pc, #256]	; (8005e44 <IIR_Left+0x31c>)
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a40      	ldr	r2, [pc, #256]	; (8005e48 <IIR_Left+0x320>)
 8005d46:	6013      	str	r3, [r2, #0]
	L_yZ41 = L_y4;
 8005d48:	4b40      	ldr	r3, [pc, #256]	; (8005e4c <IIR_Left+0x324>)
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4a3d      	ldr	r2, [pc, #244]	; (8005e44 <IIR_Left+0x31c>)
 8005d4e:	6013      	str	r3, [r2, #0]
	/* stage 5 */
	L_y5 = L_cS5[0] * L_y4 + L_cS5[1] * L_xZ51 + L_cS5[2] * L_xZ52 - L_cS5[3] * L_yZ51 - L_cS5[4] * L_yZ52;
 8005d50:	4b3f      	ldr	r3, [pc, #252]	; (8005e50 <IIR_Left+0x328>)
 8005d52:	ed93 7a00 	vldr	s14, [r3]
 8005d56:	4b3d      	ldr	r3, [pc, #244]	; (8005e4c <IIR_Left+0x324>)
 8005d58:	edd3 7a00 	vldr	s15, [r3]
 8005d5c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005d60:	4b3b      	ldr	r3, [pc, #236]	; (8005e50 <IIR_Left+0x328>)
 8005d62:	edd3 6a01 	vldr	s13, [r3, #4]
 8005d66:	4b3b      	ldr	r3, [pc, #236]	; (8005e54 <IIR_Left+0x32c>)
 8005d68:	edd3 7a00 	vldr	s15, [r3]
 8005d6c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005d70:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005d74:	4b36      	ldr	r3, [pc, #216]	; (8005e50 <IIR_Left+0x328>)
 8005d76:	edd3 6a02 	vldr	s13, [r3, #8]
 8005d7a:	4b37      	ldr	r3, [pc, #220]	; (8005e58 <IIR_Left+0x330>)
 8005d7c:	edd3 7a00 	vldr	s15, [r3]
 8005d80:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005d84:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005d88:	4b31      	ldr	r3, [pc, #196]	; (8005e50 <IIR_Left+0x328>)
 8005d8a:	edd3 6a03 	vldr	s13, [r3, #12]
 8005d8e:	4b33      	ldr	r3, [pc, #204]	; (8005e5c <IIR_Left+0x334>)
 8005d90:	edd3 7a00 	vldr	s15, [r3]
 8005d94:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005d98:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005d9c:	4b2c      	ldr	r3, [pc, #176]	; (8005e50 <IIR_Left+0x328>)
 8005d9e:	edd3 6a04 	vldr	s13, [r3, #16]
 8005da2:	4b2f      	ldr	r3, [pc, #188]	; (8005e60 <IIR_Left+0x338>)
 8005da4:	edd3 7a00 	vldr	s15, [r3]
 8005da8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005dac:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005db0:	4b2c      	ldr	r3, [pc, #176]	; (8005e64 <IIR_Left+0x33c>)
 8005db2:	edc3 7a00 	vstr	s15, [r3]
	/* stage 5 */
	L_xZ52 = L_xZ51;
 8005db6:	4b27      	ldr	r3, [pc, #156]	; (8005e54 <IIR_Left+0x32c>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4a27      	ldr	r2, [pc, #156]	; (8005e58 <IIR_Left+0x330>)
 8005dbc:	6013      	str	r3, [r2, #0]
	L_xZ51 = L_y4;
 8005dbe:	4b23      	ldr	r3, [pc, #140]	; (8005e4c <IIR_Left+0x324>)
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4a24      	ldr	r2, [pc, #144]	; (8005e54 <IIR_Left+0x32c>)
 8005dc4:	6013      	str	r3, [r2, #0]
	L_yZ52 = L_yZ51;
 8005dc6:	4b25      	ldr	r3, [pc, #148]	; (8005e5c <IIR_Left+0x334>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	4a25      	ldr	r2, [pc, #148]	; (8005e60 <IIR_Left+0x338>)
 8005dcc:	6013      	str	r3, [r2, #0]
	L_yZ51 = L_y5;
 8005dce:	4b25      	ldr	r3, [pc, #148]	; (8005e64 <IIR_Left+0x33c>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4a22      	ldr	r2, [pc, #136]	; (8005e5c <IIR_Left+0x334>)
 8005dd4:	6013      	str	r3, [r2, #0]

	return L_y5;
 8005dd6:	4b23      	ldr	r3, [pc, #140]	; (8005e64 <IIR_Left+0x33c>)
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	ee07 3a90 	vmov	s15, r3
}
 8005dde:	eeb0 0a67 	vmov.f32	s0, s15
 8005de2:	370c      	adds	r7, #12
 8005de4:	46bd      	mov	sp, r7
 8005de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dea:	4770      	bx	lr
 8005dec:	20000784 	.word	0x20000784
 8005df0:	20000d04 	.word	0x20000d04
 8005df4:	20000b6c 	.word	0x20000b6c
 8005df8:	20000d20 	.word	0x20000d20
 8005dfc:	2000073c 	.word	0x2000073c
 8005e00:	20000574 	.word	0x20000574
 8005e04:	200004e4 	.word	0x200004e4
 8005e08:	20000cec 	.word	0x20000cec
 8005e0c:	20000b68 	.word	0x20000b68
 8005e10:	20000618 	.word	0x20000618
 8005e14:	200005cc 	.word	0x200005cc
 8005e18:	20000b30 	.word	0x20000b30
 8005e1c:	20000630 	.word	0x20000630
 8005e20:	20000b90 	.word	0x20000b90
 8005e24:	20000b2c 	.word	0x20000b2c
 8005e28:	200005f4 	.word	0x200005f4
 8005e2c:	20000780 	.word	0x20000780
 8005e30:	20000b50 	.word	0x20000b50
 8005e34:	20000b8c 	.word	0x20000b8c
 8005e38:	200005d8 	.word	0x200005d8
 8005e3c:	200006c0 	.word	0x200006c0
 8005e40:	20000544 	.word	0x20000544
 8005e44:	20000658 	.word	0x20000658
 8005e48:	2000053c 	.word	0x2000053c
 8005e4c:	20000bcc 	.word	0x20000bcc
 8005e50:	20000600 	.word	0x20000600
 8005e54:	20000b70 	.word	0x20000b70
 8005e58:	20000620 	.word	0x20000620
 8005e5c:	200005f8 	.word	0x200005f8
 8005e60:	20000d7c 	.word	0x20000d7c
 8005e64:	2000055c 	.word	0x2000055c

08005e68 <Display_Init>:
		}
	}
}


uint8_t Display_Init(void) {
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b082      	sub	sp, #8
 8005e6c:	af00      	add	r7, sp, #0

	/* Init I2C */
	SSD1306_I2C_Init();
 8005e6e:	f000 fdaf 	bl	80069d0 <SSD1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8005e72:	f644 6320 	movw	r3, #20000	; 0x4e20
 8005e76:	2201      	movs	r2, #1
 8005e78:	2178      	movs	r1, #120	; 0x78
 8005e7a:	485b      	ldr	r0, [pc, #364]	; (8005fe8 <Display_Init+0x180>)
 8005e7c:	f002 ff0a 	bl	8008c94 <HAL_I2C_IsDeviceReady>
 8005e80:	4603      	mov	r3, r0
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d001      	beq.n	8005e8a <Display_Init+0x22>
		/* Return false */
		return 0;
 8005e86:	2300      	movs	r3, #0
 8005e88:	e0a9      	b.n	8005fde <Display_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 3500;
 8005e8a:	f640 53ac 	movw	r3, #3500	; 0xdac
 8005e8e:	607b      	str	r3, [r7, #4]
	while(p>0)
 8005e90:	e002      	b.n	8005e98 <Display_Init+0x30>
		p--;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	3b01      	subs	r3, #1
 8005e96:	607b      	str	r3, [r7, #4]
	while(p>0)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d1f9      	bne.n	8005e92 <Display_Init+0x2a>
//	HAL_Delay(100);

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8005e9e:	22ae      	movs	r2, #174	; 0xae
 8005ea0:	2100      	movs	r1, #0
 8005ea2:	2078      	movs	r0, #120	; 0x78
 8005ea4:	f000 fdf0 	bl	8006a88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8005ea8:	2220      	movs	r2, #32
 8005eaa:	2100      	movs	r1, #0
 8005eac:	2078      	movs	r0, #120	; 0x78
 8005eae:	f000 fdeb 	bl	8006a88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8005eb2:	2210      	movs	r2, #16
 8005eb4:	2100      	movs	r1, #0
 8005eb6:	2078      	movs	r0, #120	; 0x78
 8005eb8:	f000 fde6 	bl	8006a88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8005ebc:	22b0      	movs	r2, #176	; 0xb0
 8005ebe:	2100      	movs	r1, #0
 8005ec0:	2078      	movs	r0, #120	; 0x78
 8005ec2:	f000 fde1 	bl	8006a88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8005ec6:	22c8      	movs	r2, #200	; 0xc8
 8005ec8:	2100      	movs	r1, #0
 8005eca:	2078      	movs	r0, #120	; 0x78
 8005ecc:	f000 fddc 	bl	8006a88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	2100      	movs	r1, #0
 8005ed4:	2078      	movs	r0, #120	; 0x78
 8005ed6:	f000 fdd7 	bl	8006a88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8005eda:	2210      	movs	r2, #16
 8005edc:	2100      	movs	r1, #0
 8005ede:	2078      	movs	r0, #120	; 0x78
 8005ee0:	f000 fdd2 	bl	8006a88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8005ee4:	2240      	movs	r2, #64	; 0x40
 8005ee6:	2100      	movs	r1, #0
 8005ee8:	2078      	movs	r0, #120	; 0x78
 8005eea:	f000 fdcd 	bl	8006a88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8005eee:	2281      	movs	r2, #129	; 0x81
 8005ef0:	2100      	movs	r1, #0
 8005ef2:	2078      	movs	r0, #120	; 0x78
 8005ef4:	f000 fdc8 	bl	8006a88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8005ef8:	22ff      	movs	r2, #255	; 0xff
 8005efa:	2100      	movs	r1, #0
 8005efc:	2078      	movs	r0, #120	; 0x78
 8005efe:	f000 fdc3 	bl	8006a88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8005f02:	22a1      	movs	r2, #161	; 0xa1
 8005f04:	2100      	movs	r1, #0
 8005f06:	2078      	movs	r0, #120	; 0x78
 8005f08:	f000 fdbe 	bl	8006a88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8005f0c:	22a6      	movs	r2, #166	; 0xa6
 8005f0e:	2100      	movs	r1, #0
 8005f10:	2078      	movs	r0, #120	; 0x78
 8005f12:	f000 fdb9 	bl	8006a88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8005f16:	22a8      	movs	r2, #168	; 0xa8
 8005f18:	2100      	movs	r1, #0
 8005f1a:	2078      	movs	r0, #120	; 0x78
 8005f1c:	f000 fdb4 	bl	8006a88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8005f20:	223f      	movs	r2, #63	; 0x3f
 8005f22:	2100      	movs	r1, #0
 8005f24:	2078      	movs	r0, #120	; 0x78
 8005f26:	f000 fdaf 	bl	8006a88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8005f2a:	22a4      	movs	r2, #164	; 0xa4
 8005f2c:	2100      	movs	r1, #0
 8005f2e:	2078      	movs	r0, #120	; 0x78
 8005f30:	f000 fdaa 	bl	8006a88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8005f34:	22d3      	movs	r2, #211	; 0xd3
 8005f36:	2100      	movs	r1, #0
 8005f38:	2078      	movs	r0, #120	; 0x78
 8005f3a:	f000 fda5 	bl	8006a88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8005f3e:	2200      	movs	r2, #0
 8005f40:	2100      	movs	r1, #0
 8005f42:	2078      	movs	r0, #120	; 0x78
 8005f44:	f000 fda0 	bl	8006a88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8005f48:	22d5      	movs	r2, #213	; 0xd5
 8005f4a:	2100      	movs	r1, #0
 8005f4c:	2078      	movs	r0, #120	; 0x78
 8005f4e:	f000 fd9b 	bl	8006a88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8005f52:	22f0      	movs	r2, #240	; 0xf0
 8005f54:	2100      	movs	r1, #0
 8005f56:	2078      	movs	r0, #120	; 0x78
 8005f58:	f000 fd96 	bl	8006a88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8005f5c:	22d9      	movs	r2, #217	; 0xd9
 8005f5e:	2100      	movs	r1, #0
 8005f60:	2078      	movs	r0, #120	; 0x78
 8005f62:	f000 fd91 	bl	8006a88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8005f66:	2222      	movs	r2, #34	; 0x22
 8005f68:	2100      	movs	r1, #0
 8005f6a:	2078      	movs	r0, #120	; 0x78
 8005f6c:	f000 fd8c 	bl	8006a88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8005f70:	22da      	movs	r2, #218	; 0xda
 8005f72:	2100      	movs	r1, #0
 8005f74:	2078      	movs	r0, #120	; 0x78
 8005f76:	f000 fd87 	bl	8006a88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8005f7a:	2212      	movs	r2, #18
 8005f7c:	2100      	movs	r1, #0
 8005f7e:	2078      	movs	r0, #120	; 0x78
 8005f80:	f000 fd82 	bl	8006a88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8005f84:	22db      	movs	r2, #219	; 0xdb
 8005f86:	2100      	movs	r1, #0
 8005f88:	2078      	movs	r0, #120	; 0x78
 8005f8a:	f000 fd7d 	bl	8006a88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8005f8e:	2220      	movs	r2, #32
 8005f90:	2100      	movs	r1, #0
 8005f92:	2078      	movs	r0, #120	; 0x78
 8005f94:	f000 fd78 	bl	8006a88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8005f98:	228d      	movs	r2, #141	; 0x8d
 8005f9a:	2100      	movs	r1, #0
 8005f9c:	2078      	movs	r0, #120	; 0x78
 8005f9e:	f000 fd73 	bl	8006a88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8005fa2:	2214      	movs	r2, #20
 8005fa4:	2100      	movs	r1, #0
 8005fa6:	2078      	movs	r0, #120	; 0x78
 8005fa8:	f000 fd6e 	bl	8006a88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8005fac:	22af      	movs	r2, #175	; 0xaf
 8005fae:	2100      	movs	r1, #0
 8005fb0:	2078      	movs	r0, #120	; 0x78
 8005fb2:	f000 fd69 	bl	8006a88 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8005fb6:	222e      	movs	r2, #46	; 0x2e
 8005fb8:	2100      	movs	r1, #0
 8005fba:	2078      	movs	r0, #120	; 0x78
 8005fbc:	f000 fd64 	bl	8006a88 <ssd1306_I2C_Write>

	/* Clear screen */
	Display_Fill(SSD1306_COLOR_BLACK);
 8005fc0:	2000      	movs	r0, #0
 8005fc2:	f000 f843 	bl	800604c <Display_Fill>

	/* Update screen */
	Display_UpdateScreen();
 8005fc6:	f000 f813 	bl	8005ff0 <Display_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 8005fca:	4b08      	ldr	r3, [pc, #32]	; (8005fec <Display_Init+0x184>)
 8005fcc:	2200      	movs	r2, #0
 8005fce:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8005fd0:	4b06      	ldr	r3, [pc, #24]	; (8005fec <Display_Init+0x184>)
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8005fd6:	4b05      	ldr	r3, [pc, #20]	; (8005fec <Display_Init+0x184>)
 8005fd8:	2201      	movs	r2, #1
 8005fda:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 8005fdc:	2301      	movs	r3, #1
}
 8005fde:	4618      	mov	r0, r3
 8005fe0:	3708      	adds	r7, #8
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	bd80      	pop	{r7, pc}
 8005fe6:	bf00      	nop
 8005fe8:	20000578 	.word	0x20000578
 8005fec:	200004c8 	.word	0x200004c8

08005ff0 <Display_UpdateScreen>:

void Display_UpdateScreen(void) {
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b082      	sub	sp, #8
 8005ff4:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	71fb      	strb	r3, [r7, #7]
 8005ffa:	e01d      	b.n	8006038 <Display_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8005ffc:	79fb      	ldrb	r3, [r7, #7]
 8005ffe:	3b50      	subs	r3, #80	; 0x50
 8006000:	b2db      	uxtb	r3, r3
 8006002:	461a      	mov	r2, r3
 8006004:	2100      	movs	r1, #0
 8006006:	2078      	movs	r0, #120	; 0x78
 8006008:	f000 fd3e 	bl	8006a88 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 800600c:	2200      	movs	r2, #0
 800600e:	2100      	movs	r1, #0
 8006010:	2078      	movs	r0, #120	; 0x78
 8006012:	f000 fd39 	bl	8006a88 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8006016:	2210      	movs	r2, #16
 8006018:	2100      	movs	r1, #0
 800601a:	2078      	movs	r0, #120	; 0x78
 800601c:	f000 fd34 	bl	8006a88 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8006020:	79fb      	ldrb	r3, [r7, #7]
 8006022:	01db      	lsls	r3, r3, #7
 8006024:	4a08      	ldr	r2, [pc, #32]	; (8006048 <Display_UpdateScreen+0x58>)
 8006026:	441a      	add	r2, r3
 8006028:	2380      	movs	r3, #128	; 0x80
 800602a:	2140      	movs	r1, #64	; 0x40
 800602c:	2078      	movs	r0, #120	; 0x78
 800602e:	f000 fce3 	bl	80069f8 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8006032:	79fb      	ldrb	r3, [r7, #7]
 8006034:	3301      	adds	r3, #1
 8006036:	71fb      	strb	r3, [r7, #7]
 8006038:	79fb      	ldrb	r3, [r7, #7]
 800603a:	2b07      	cmp	r3, #7
 800603c:	d9de      	bls.n	8005ffc <Display_UpdateScreen+0xc>
	}
}
 800603e:	bf00      	nop
 8006040:	3708      	adds	r7, #8
 8006042:	46bd      	mov	sp, r7
 8006044:	bd80      	pop	{r7, pc}
 8006046:	bf00      	nop
 8006048:	200000c8 	.word	0x200000c8

0800604c <Display_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void Display_Fill(SSD1306_COLOR_t color) {
 800604c:	b580      	push	{r7, lr}
 800604e:	b082      	sub	sp, #8
 8006050:	af00      	add	r7, sp, #0
 8006052:	4603      	mov	r3, r0
 8006054:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8006056:	79fb      	ldrb	r3, [r7, #7]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d101      	bne.n	8006060 <Display_Fill+0x14>
 800605c:	2300      	movs	r3, #0
 800605e:	e000      	b.n	8006062 <Display_Fill+0x16>
 8006060:	23ff      	movs	r3, #255	; 0xff
 8006062:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006066:	4619      	mov	r1, r3
 8006068:	4803      	ldr	r0, [pc, #12]	; (8006078 <Display_Fill+0x2c>)
 800606a:	f005 fc3e 	bl	800b8ea <memset>
}
 800606e:	bf00      	nop
 8006070:	3708      	adds	r7, #8
 8006072:	46bd      	mov	sp, r7
 8006074:	bd80      	pop	{r7, pc}
 8006076:	bf00      	nop
 8006078:	200000c8 	.word	0x200000c8

0800607c <Display_DrawPixel>:

void Display_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 800607c:	b480      	push	{r7}
 800607e:	b083      	sub	sp, #12
 8006080:	af00      	add	r7, sp, #0
 8006082:	4603      	mov	r3, r0
 8006084:	80fb      	strh	r3, [r7, #6]
 8006086:	460b      	mov	r3, r1
 8006088:	80bb      	strh	r3, [r7, #4]
 800608a:	4613      	mov	r3, r2
 800608c:	70fb      	strb	r3, [r7, #3]
	if (
 800608e:	88fb      	ldrh	r3, [r7, #6]
 8006090:	2b7f      	cmp	r3, #127	; 0x7f
 8006092:	d848      	bhi.n	8006126 <Display_DrawPixel+0xaa>
			x >= SSD1306_WIDTH ||
 8006094:	88bb      	ldrh	r3, [r7, #4]
 8006096:	2b3f      	cmp	r3, #63	; 0x3f
 8006098:	d845      	bhi.n	8006126 <Display_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 800609a:	4b26      	ldr	r3, [pc, #152]	; (8006134 <Display_DrawPixel+0xb8>)
 800609c:	791b      	ldrb	r3, [r3, #4]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d006      	beq.n	80060b0 <Display_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 80060a2:	78fb      	ldrb	r3, [r7, #3]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	bf0c      	ite	eq
 80060a8:	2301      	moveq	r3, #1
 80060aa:	2300      	movne	r3, #0
 80060ac:	b2db      	uxtb	r3, r3
 80060ae:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 80060b0:	78fb      	ldrb	r3, [r7, #3]
 80060b2:	2b01      	cmp	r3, #1
 80060b4:	d11a      	bne.n	80060ec <Display_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80060b6:	88fa      	ldrh	r2, [r7, #6]
 80060b8:	88bb      	ldrh	r3, [r7, #4]
 80060ba:	08db      	lsrs	r3, r3, #3
 80060bc:	b298      	uxth	r0, r3
 80060be:	4603      	mov	r3, r0
 80060c0:	01db      	lsls	r3, r3, #7
 80060c2:	4413      	add	r3, r2
 80060c4:	4a1c      	ldr	r2, [pc, #112]	; (8006138 <Display_DrawPixel+0xbc>)
 80060c6:	5cd3      	ldrb	r3, [r2, r3]
 80060c8:	b25a      	sxtb	r2, r3
 80060ca:	88bb      	ldrh	r3, [r7, #4]
 80060cc:	f003 0307 	and.w	r3, r3, #7
 80060d0:	2101      	movs	r1, #1
 80060d2:	fa01 f303 	lsl.w	r3, r1, r3
 80060d6:	b25b      	sxtb	r3, r3
 80060d8:	4313      	orrs	r3, r2
 80060da:	b259      	sxtb	r1, r3
 80060dc:	88fa      	ldrh	r2, [r7, #6]
 80060de:	4603      	mov	r3, r0
 80060e0:	01db      	lsls	r3, r3, #7
 80060e2:	4413      	add	r3, r2
 80060e4:	b2c9      	uxtb	r1, r1
 80060e6:	4a14      	ldr	r2, [pc, #80]	; (8006138 <Display_DrawPixel+0xbc>)
 80060e8:	54d1      	strb	r1, [r2, r3]
 80060ea:	e01d      	b.n	8006128 <Display_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80060ec:	88fa      	ldrh	r2, [r7, #6]
 80060ee:	88bb      	ldrh	r3, [r7, #4]
 80060f0:	08db      	lsrs	r3, r3, #3
 80060f2:	b298      	uxth	r0, r3
 80060f4:	4603      	mov	r3, r0
 80060f6:	01db      	lsls	r3, r3, #7
 80060f8:	4413      	add	r3, r2
 80060fa:	4a0f      	ldr	r2, [pc, #60]	; (8006138 <Display_DrawPixel+0xbc>)
 80060fc:	5cd3      	ldrb	r3, [r2, r3]
 80060fe:	b25a      	sxtb	r2, r3
 8006100:	88bb      	ldrh	r3, [r7, #4]
 8006102:	f003 0307 	and.w	r3, r3, #7
 8006106:	2101      	movs	r1, #1
 8006108:	fa01 f303 	lsl.w	r3, r1, r3
 800610c:	b25b      	sxtb	r3, r3
 800610e:	43db      	mvns	r3, r3
 8006110:	b25b      	sxtb	r3, r3
 8006112:	4013      	ands	r3, r2
 8006114:	b259      	sxtb	r1, r3
 8006116:	88fa      	ldrh	r2, [r7, #6]
 8006118:	4603      	mov	r3, r0
 800611a:	01db      	lsls	r3, r3, #7
 800611c:	4413      	add	r3, r2
 800611e:	b2c9      	uxtb	r1, r1
 8006120:	4a05      	ldr	r2, [pc, #20]	; (8006138 <Display_DrawPixel+0xbc>)
 8006122:	54d1      	strb	r1, [r2, r3]
 8006124:	e000      	b.n	8006128 <Display_DrawPixel+0xac>
		return;
 8006126:	bf00      	nop
	}
}
 8006128:	370c      	adds	r7, #12
 800612a:	46bd      	mov	sp, r7
 800612c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006130:	4770      	bx	lr
 8006132:	bf00      	nop
 8006134:	200004c8 	.word	0x200004c8
 8006138:	200000c8 	.word	0x200000c8

0800613c <Display_GotoXY>:

void Display_GotoXY(uint16_t x, uint16_t y) {
 800613c:	b480      	push	{r7}
 800613e:	b083      	sub	sp, #12
 8006140:	af00      	add	r7, sp, #0
 8006142:	4603      	mov	r3, r0
 8006144:	460a      	mov	r2, r1
 8006146:	80fb      	strh	r3, [r7, #6]
 8006148:	4613      	mov	r3, r2
 800614a:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 800614c:	4a05      	ldr	r2, [pc, #20]	; (8006164 <Display_GotoXY+0x28>)
 800614e:	88fb      	ldrh	r3, [r7, #6]
 8006150:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8006152:	4a04      	ldr	r2, [pc, #16]	; (8006164 <Display_GotoXY+0x28>)
 8006154:	88bb      	ldrh	r3, [r7, #4]
 8006156:	8053      	strh	r3, [r2, #2]
}
 8006158:	bf00      	nop
 800615a:	370c      	adds	r7, #12
 800615c:	46bd      	mov	sp, r7
 800615e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006162:	4770      	bx	lr
 8006164:	200004c8 	.word	0x200004c8

08006168 <Display_Putc>:

char Display_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8006168:	b580      	push	{r7, lr}
 800616a:	b086      	sub	sp, #24
 800616c:	af00      	add	r7, sp, #0
 800616e:	4603      	mov	r3, r0
 8006170:	6039      	str	r1, [r7, #0]
 8006172:	71fb      	strb	r3, [r7, #7]
 8006174:	4613      	mov	r3, r2
 8006176:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
			SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8006178:	4b3a      	ldr	r3, [pc, #232]	; (8006264 <Display_Putc+0xfc>)
 800617a:	881b      	ldrh	r3, [r3, #0]
 800617c:	461a      	mov	r2, r3
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	781b      	ldrb	r3, [r3, #0]
 8006182:	4413      	add	r3, r2
	if (
 8006184:	2b7f      	cmp	r3, #127	; 0x7f
 8006186:	dc07      	bgt.n	8006198 <Display_Putc+0x30>
			SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8006188:	4b36      	ldr	r3, [pc, #216]	; (8006264 <Display_Putc+0xfc>)
 800618a:	885b      	ldrh	r3, [r3, #2]
 800618c:	461a      	mov	r2, r3
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	785b      	ldrb	r3, [r3, #1]
 8006192:	4413      	add	r3, r2
			SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8006194:	2b3f      	cmp	r3, #63	; 0x3f
 8006196:	dd01      	ble.n	800619c <Display_Putc+0x34>
	) {
		/* Error */
		return 0;
 8006198:	2300      	movs	r3, #0
 800619a:	e05e      	b.n	800625a <Display_Putc+0xf2>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 800619c:	2300      	movs	r3, #0
 800619e:	617b      	str	r3, [r7, #20]
 80061a0:	e04b      	b.n	800623a <Display_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	685a      	ldr	r2, [r3, #4]
 80061a6:	79fb      	ldrb	r3, [r7, #7]
 80061a8:	3b20      	subs	r3, #32
 80061aa:	6839      	ldr	r1, [r7, #0]
 80061ac:	7849      	ldrb	r1, [r1, #1]
 80061ae:	fb01 f303 	mul.w	r3, r1, r3
 80061b2:	4619      	mov	r1, r3
 80061b4:	697b      	ldr	r3, [r7, #20]
 80061b6:	440b      	add	r3, r1
 80061b8:	005b      	lsls	r3, r3, #1
 80061ba:	4413      	add	r3, r2
 80061bc:	881b      	ldrh	r3, [r3, #0]
 80061be:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 80061c0:	2300      	movs	r3, #0
 80061c2:	613b      	str	r3, [r7, #16]
 80061c4:	e030      	b.n	8006228 <Display_Putc+0xc0>
			if ((b << j) & 0x8000) {
 80061c6:	68fa      	ldr	r2, [r7, #12]
 80061c8:	693b      	ldr	r3, [r7, #16]
 80061ca:	fa02 f303 	lsl.w	r3, r2, r3
 80061ce:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d010      	beq.n	80061f8 <Display_Putc+0x90>
				Display_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 80061d6:	4b23      	ldr	r3, [pc, #140]	; (8006264 <Display_Putc+0xfc>)
 80061d8:	881a      	ldrh	r2, [r3, #0]
 80061da:	693b      	ldr	r3, [r7, #16]
 80061dc:	b29b      	uxth	r3, r3
 80061de:	4413      	add	r3, r2
 80061e0:	b298      	uxth	r0, r3
 80061e2:	4b20      	ldr	r3, [pc, #128]	; (8006264 <Display_Putc+0xfc>)
 80061e4:	885a      	ldrh	r2, [r3, #2]
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	b29b      	uxth	r3, r3
 80061ea:	4413      	add	r3, r2
 80061ec:	b29b      	uxth	r3, r3
 80061ee:	79ba      	ldrb	r2, [r7, #6]
 80061f0:	4619      	mov	r1, r3
 80061f2:	f7ff ff43 	bl	800607c <Display_DrawPixel>
 80061f6:	e014      	b.n	8006222 <Display_Putc+0xba>
			} else {
				Display_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 80061f8:	4b1a      	ldr	r3, [pc, #104]	; (8006264 <Display_Putc+0xfc>)
 80061fa:	881a      	ldrh	r2, [r3, #0]
 80061fc:	693b      	ldr	r3, [r7, #16]
 80061fe:	b29b      	uxth	r3, r3
 8006200:	4413      	add	r3, r2
 8006202:	b298      	uxth	r0, r3
 8006204:	4b17      	ldr	r3, [pc, #92]	; (8006264 <Display_Putc+0xfc>)
 8006206:	885a      	ldrh	r2, [r3, #2]
 8006208:	697b      	ldr	r3, [r7, #20]
 800620a:	b29b      	uxth	r3, r3
 800620c:	4413      	add	r3, r2
 800620e:	b299      	uxth	r1, r3
 8006210:	79bb      	ldrb	r3, [r7, #6]
 8006212:	2b00      	cmp	r3, #0
 8006214:	bf0c      	ite	eq
 8006216:	2301      	moveq	r3, #1
 8006218:	2300      	movne	r3, #0
 800621a:	b2db      	uxtb	r3, r3
 800621c:	461a      	mov	r2, r3
 800621e:	f7ff ff2d 	bl	800607c <Display_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8006222:	693b      	ldr	r3, [r7, #16]
 8006224:	3301      	adds	r3, #1
 8006226:	613b      	str	r3, [r7, #16]
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	781b      	ldrb	r3, [r3, #0]
 800622c:	461a      	mov	r2, r3
 800622e:	693b      	ldr	r3, [r7, #16]
 8006230:	4293      	cmp	r3, r2
 8006232:	d3c8      	bcc.n	80061c6 <Display_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8006234:	697b      	ldr	r3, [r7, #20]
 8006236:	3301      	adds	r3, #1
 8006238:	617b      	str	r3, [r7, #20]
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	785b      	ldrb	r3, [r3, #1]
 800623e:	461a      	mov	r2, r3
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	4293      	cmp	r3, r2
 8006244:	d3ad      	bcc.n	80061a2 <Display_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8006246:	4b07      	ldr	r3, [pc, #28]	; (8006264 <Display_Putc+0xfc>)
 8006248:	881a      	ldrh	r2, [r3, #0]
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	781b      	ldrb	r3, [r3, #0]
 800624e:	b29b      	uxth	r3, r3
 8006250:	4413      	add	r3, r2
 8006252:	b29a      	uxth	r2, r3
 8006254:	4b03      	ldr	r3, [pc, #12]	; (8006264 <Display_Putc+0xfc>)
 8006256:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 8006258:	79fb      	ldrb	r3, [r7, #7]
}
 800625a:	4618      	mov	r0, r3
 800625c:	3718      	adds	r7, #24
 800625e:	46bd      	mov	sp, r7
 8006260:	bd80      	pop	{r7, pc}
 8006262:	bf00      	nop
 8006264:	200004c8 	.word	0x200004c8

08006268 <Display_Puts>:

char Display_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8006268:	b580      	push	{r7, lr}
 800626a:	b084      	sub	sp, #16
 800626c:	af00      	add	r7, sp, #0
 800626e:	60f8      	str	r0, [r7, #12]
 8006270:	60b9      	str	r1, [r7, #8]
 8006272:	4613      	mov	r3, r2
 8006274:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8006276:	e012      	b.n	800629e <Display_Puts+0x36>
		/* Write character by character */
		if (Display_Putc(*str, Font, color) != *str) {
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	781b      	ldrb	r3, [r3, #0]
 800627c:	79fa      	ldrb	r2, [r7, #7]
 800627e:	68b9      	ldr	r1, [r7, #8]
 8006280:	4618      	mov	r0, r3
 8006282:	f7ff ff71 	bl	8006168 <Display_Putc>
 8006286:	4603      	mov	r3, r0
 8006288:	461a      	mov	r2, r3
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	781b      	ldrb	r3, [r3, #0]
 800628e:	429a      	cmp	r2, r3
 8006290:	d002      	beq.n	8006298 <Display_Puts+0x30>
			/* Return error */
			return *str;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	781b      	ldrb	r3, [r3, #0]
 8006296:	e008      	b.n	80062aa <Display_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	3301      	adds	r3, #1
 800629c:	60fb      	str	r3, [r7, #12]
	while (*str) {
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	781b      	ldrb	r3, [r3, #0]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d1e8      	bne.n	8006278 <Display_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	781b      	ldrb	r3, [r3, #0]
}
 80062aa:	4618      	mov	r0, r3
 80062ac:	3710      	adds	r7, #16
 80062ae:	46bd      	mov	sp, r7
 80062b0:	bd80      	pop	{r7, pc}
	...

080062b4 <Display_PutUintDigit>:
//}
//uint8_t sign=1;
//    if(x<0){ x=-x;  myLCD::Data('-');sign=0;}
//    myLCD::Angka3u(x%1000);
//    if(sign)lcd.Data(' ');
void Display_PutUintDigit(uint16_t data, uint8_t digit, FontDef_t* Font, SSD1306_COLOR_t color){
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b082      	sub	sp, #8
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	603a      	str	r2, [r7, #0]
 80062bc:	461a      	mov	r2, r3
 80062be:	4603      	mov	r3, r0
 80062c0:	80fb      	strh	r3, [r7, #6]
 80062c2:	460b      	mov	r3, r1
 80062c4:	717b      	strb	r3, [r7, #5]
 80062c6:	4613      	mov	r3, r2
 80062c8:	713b      	strb	r3, [r7, #4]
	switch(digit){
 80062ca:	797b      	ldrb	r3, [r7, #5]
 80062cc:	2b02      	cmp	r3, #2
 80062ce:	d018      	beq.n	8006302 <Display_PutUintDigit+0x4e>
 80062d0:	2b03      	cmp	r3, #3
 80062d2:	d041      	beq.n	8006358 <Display_PutUintDigit+0xa4>
 80062d4:	2b01      	cmp	r3, #1
 80062d6:	d000      	beq.n	80062da <Display_PutUintDigit+0x26>
		Display_Putc(data/100+0x30, Font, color); 		// ratusan
		Display_Putc(data%100/10+0x30, Font, color); 	// puluhan
		Display_Putc(data%10+0x30, Font, color); 		// satuan
		break;
	}
}
 80062d8:	e077      	b.n	80063ca <Display_PutUintDigit+0x116>
		Display_Putc(data%10+0x30, Font, color); 		// satuan
 80062da:	88fa      	ldrh	r2, [r7, #6]
 80062dc:	4b3d      	ldr	r3, [pc, #244]	; (80063d4 <Display_PutUintDigit+0x120>)
 80062de:	fba3 1302 	umull	r1, r3, r3, r2
 80062e2:	08d9      	lsrs	r1, r3, #3
 80062e4:	460b      	mov	r3, r1
 80062e6:	009b      	lsls	r3, r3, #2
 80062e8:	440b      	add	r3, r1
 80062ea:	005b      	lsls	r3, r3, #1
 80062ec:	1ad3      	subs	r3, r2, r3
 80062ee:	b29b      	uxth	r3, r3
 80062f0:	b2db      	uxtb	r3, r3
 80062f2:	3330      	adds	r3, #48	; 0x30
 80062f4:	b2db      	uxtb	r3, r3
 80062f6:	793a      	ldrb	r2, [r7, #4]
 80062f8:	6839      	ldr	r1, [r7, #0]
 80062fa:	4618      	mov	r0, r3
 80062fc:	f7ff ff34 	bl	8006168 <Display_Putc>
		break;
 8006300:	e063      	b.n	80063ca <Display_PutUintDigit+0x116>
		Display_Putc(data%100/10+0x30, Font, color); 	// puluhan
 8006302:	88fb      	ldrh	r3, [r7, #6]
 8006304:	4a34      	ldr	r2, [pc, #208]	; (80063d8 <Display_PutUintDigit+0x124>)
 8006306:	fba2 1203 	umull	r1, r2, r2, r3
 800630a:	0952      	lsrs	r2, r2, #5
 800630c:	2164      	movs	r1, #100	; 0x64
 800630e:	fb01 f202 	mul.w	r2, r1, r2
 8006312:	1a9b      	subs	r3, r3, r2
 8006314:	b29b      	uxth	r3, r3
 8006316:	4a2f      	ldr	r2, [pc, #188]	; (80063d4 <Display_PutUintDigit+0x120>)
 8006318:	fba2 2303 	umull	r2, r3, r2, r3
 800631c:	08db      	lsrs	r3, r3, #3
 800631e:	b29b      	uxth	r3, r3
 8006320:	b2db      	uxtb	r3, r3
 8006322:	3330      	adds	r3, #48	; 0x30
 8006324:	b2db      	uxtb	r3, r3
 8006326:	793a      	ldrb	r2, [r7, #4]
 8006328:	6839      	ldr	r1, [r7, #0]
 800632a:	4618      	mov	r0, r3
 800632c:	f7ff ff1c 	bl	8006168 <Display_Putc>
		Display_Putc(data%10+0x30, Font, color); 		// satuan
 8006330:	88fa      	ldrh	r2, [r7, #6]
 8006332:	4b28      	ldr	r3, [pc, #160]	; (80063d4 <Display_PutUintDigit+0x120>)
 8006334:	fba3 1302 	umull	r1, r3, r3, r2
 8006338:	08d9      	lsrs	r1, r3, #3
 800633a:	460b      	mov	r3, r1
 800633c:	009b      	lsls	r3, r3, #2
 800633e:	440b      	add	r3, r1
 8006340:	005b      	lsls	r3, r3, #1
 8006342:	1ad3      	subs	r3, r2, r3
 8006344:	b29b      	uxth	r3, r3
 8006346:	b2db      	uxtb	r3, r3
 8006348:	3330      	adds	r3, #48	; 0x30
 800634a:	b2db      	uxtb	r3, r3
 800634c:	793a      	ldrb	r2, [r7, #4]
 800634e:	6839      	ldr	r1, [r7, #0]
 8006350:	4618      	mov	r0, r3
 8006352:	f7ff ff09 	bl	8006168 <Display_Putc>
		break;
 8006356:	e038      	b.n	80063ca <Display_PutUintDigit+0x116>
		Display_Putc(data/100+0x30, Font, color); 		// ratusan
 8006358:	88fb      	ldrh	r3, [r7, #6]
 800635a:	4a1f      	ldr	r2, [pc, #124]	; (80063d8 <Display_PutUintDigit+0x124>)
 800635c:	fba2 2303 	umull	r2, r3, r2, r3
 8006360:	095b      	lsrs	r3, r3, #5
 8006362:	b29b      	uxth	r3, r3
 8006364:	b2db      	uxtb	r3, r3
 8006366:	3330      	adds	r3, #48	; 0x30
 8006368:	b2db      	uxtb	r3, r3
 800636a:	793a      	ldrb	r2, [r7, #4]
 800636c:	6839      	ldr	r1, [r7, #0]
 800636e:	4618      	mov	r0, r3
 8006370:	f7ff fefa 	bl	8006168 <Display_Putc>
		Display_Putc(data%100/10+0x30, Font, color); 	// puluhan
 8006374:	88fb      	ldrh	r3, [r7, #6]
 8006376:	4a18      	ldr	r2, [pc, #96]	; (80063d8 <Display_PutUintDigit+0x124>)
 8006378:	fba2 1203 	umull	r1, r2, r2, r3
 800637c:	0952      	lsrs	r2, r2, #5
 800637e:	2164      	movs	r1, #100	; 0x64
 8006380:	fb01 f202 	mul.w	r2, r1, r2
 8006384:	1a9b      	subs	r3, r3, r2
 8006386:	b29b      	uxth	r3, r3
 8006388:	4a12      	ldr	r2, [pc, #72]	; (80063d4 <Display_PutUintDigit+0x120>)
 800638a:	fba2 2303 	umull	r2, r3, r2, r3
 800638e:	08db      	lsrs	r3, r3, #3
 8006390:	b29b      	uxth	r3, r3
 8006392:	b2db      	uxtb	r3, r3
 8006394:	3330      	adds	r3, #48	; 0x30
 8006396:	b2db      	uxtb	r3, r3
 8006398:	793a      	ldrb	r2, [r7, #4]
 800639a:	6839      	ldr	r1, [r7, #0]
 800639c:	4618      	mov	r0, r3
 800639e:	f7ff fee3 	bl	8006168 <Display_Putc>
		Display_Putc(data%10+0x30, Font, color); 		// satuan
 80063a2:	88fa      	ldrh	r2, [r7, #6]
 80063a4:	4b0b      	ldr	r3, [pc, #44]	; (80063d4 <Display_PutUintDigit+0x120>)
 80063a6:	fba3 1302 	umull	r1, r3, r3, r2
 80063aa:	08d9      	lsrs	r1, r3, #3
 80063ac:	460b      	mov	r3, r1
 80063ae:	009b      	lsls	r3, r3, #2
 80063b0:	440b      	add	r3, r1
 80063b2:	005b      	lsls	r3, r3, #1
 80063b4:	1ad3      	subs	r3, r2, r3
 80063b6:	b29b      	uxth	r3, r3
 80063b8:	b2db      	uxtb	r3, r3
 80063ba:	3330      	adds	r3, #48	; 0x30
 80063bc:	b2db      	uxtb	r3, r3
 80063be:	793a      	ldrb	r2, [r7, #4]
 80063c0:	6839      	ldr	r1, [r7, #0]
 80063c2:	4618      	mov	r0, r3
 80063c4:	f7ff fed0 	bl	8006168 <Display_Putc>
		break;
 80063c8:	bf00      	nop
}
 80063ca:	bf00      	nop
 80063cc:	3708      	adds	r7, #8
 80063ce:	46bd      	mov	sp, r7
 80063d0:	bd80      	pop	{r7, pc}
 80063d2:	bf00      	nop
 80063d4:	cccccccd 	.word	0xcccccccd
 80063d8:	51eb851f 	.word	0x51eb851f

080063dc <Display_PutUint>:

void Display_PutUint(uint16_t data, FontDef_t* Font, SSD1306_COLOR_t color){
 80063dc:	b580      	push	{r7, lr}
 80063de:	b082      	sub	sp, #8
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	4603      	mov	r3, r0
 80063e4:	6039      	str	r1, [r7, #0]
 80063e6:	80fb      	strh	r3, [r7, #6]
 80063e8:	4613      	mov	r3, r2
 80063ea:	717b      	strb	r3, [r7, #5]
	if(data>=100){
 80063ec:	88fb      	ldrh	r3, [r7, #6]
 80063ee:	2b63      	cmp	r3, #99	; 0x63
 80063f0:	d906      	bls.n	8006400 <Display_PutUint+0x24>
		Display_PutUintDigit(data, 3, Font, color);
 80063f2:	797b      	ldrb	r3, [r7, #5]
 80063f4:	88f8      	ldrh	r0, [r7, #6]
 80063f6:	683a      	ldr	r2, [r7, #0]
 80063f8:	2103      	movs	r1, #3
 80063fa:	f7ff ff5b 	bl	80062b4 <Display_PutUintDigit>
		Display_PutUintDigit(data, 2, Font, color);
	}
	else{
		Display_PutUintDigit(data, 1, Font, color);
	}
}
 80063fe:	e00f      	b.n	8006420 <Display_PutUint+0x44>
	else if (data>=10){
 8006400:	88fb      	ldrh	r3, [r7, #6]
 8006402:	2b09      	cmp	r3, #9
 8006404:	d906      	bls.n	8006414 <Display_PutUint+0x38>
		Display_PutUintDigit(data, 2, Font, color);
 8006406:	797b      	ldrb	r3, [r7, #5]
 8006408:	88f8      	ldrh	r0, [r7, #6]
 800640a:	683a      	ldr	r2, [r7, #0]
 800640c:	2102      	movs	r1, #2
 800640e:	f7ff ff51 	bl	80062b4 <Display_PutUintDigit>
}
 8006412:	e005      	b.n	8006420 <Display_PutUint+0x44>
		Display_PutUintDigit(data, 1, Font, color);
 8006414:	797b      	ldrb	r3, [r7, #5]
 8006416:	88f8      	ldrh	r0, [r7, #6]
 8006418:	683a      	ldr	r2, [r7, #0]
 800641a:	2101      	movs	r1, #1
 800641c:	f7ff ff4a 	bl	80062b4 <Display_PutUintDigit>
}
 8006420:	bf00      	nop
 8006422:	3708      	adds	r7, #8
 8006424:	46bd      	mov	sp, r7
 8006426:	bd80      	pop	{r7, pc}

08006428 <Display_PutInt>:

void Display_PutInt(int16_t data, uint8_t digit, _Bool plus, FontDef_t* Font, SSD1306_COLOR_t color){
 8006428:	b580      	push	{r7, lr}
 800642a:	b082      	sub	sp, #8
 800642c:	af00      	add	r7, sp, #0
 800642e:	603b      	str	r3, [r7, #0]
 8006430:	4603      	mov	r3, r0
 8006432:	80fb      	strh	r3, [r7, #6]
 8006434:	460b      	mov	r3, r1
 8006436:	717b      	strb	r3, [r7, #5]
 8006438:	4613      	mov	r3, r2
 800643a:	713b      	strb	r3, [r7, #4]
	if(data < 0){
 800643c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006440:	2b00      	cmp	r3, #0
 8006442:	da0a      	bge.n	800645a <Display_PutInt+0x32>
		data = -data; Display_Putc('-', Font, color);
 8006444:	88fb      	ldrh	r3, [r7, #6]
 8006446:	425b      	negs	r3, r3
 8006448:	b29b      	uxth	r3, r3
 800644a:	80fb      	strh	r3, [r7, #6]
 800644c:	7c3b      	ldrb	r3, [r7, #16]
 800644e:	461a      	mov	r2, r3
 8006450:	6839      	ldr	r1, [r7, #0]
 8006452:	202d      	movs	r0, #45	; 0x2d
 8006454:	f7ff fe88 	bl	8006168 <Display_Putc>
 8006458:	e008      	b.n	800646c <Display_PutInt+0x44>
	}
	else{
		if(plus)
 800645a:	793b      	ldrb	r3, [r7, #4]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d005      	beq.n	800646c <Display_PutInt+0x44>
			Display_Putc('+', Font, color);
 8006460:	7c3b      	ldrb	r3, [r7, #16]
 8006462:	461a      	mov	r2, r3
 8006464:	6839      	ldr	r1, [r7, #0]
 8006466:	202b      	movs	r0, #43	; 0x2b
 8006468:	f7ff fe7e 	bl	8006168 <Display_Putc>
	}
	Display_PutUintDigit(data, digit, Font, color);
 800646c:	88f8      	ldrh	r0, [r7, #6]
 800646e:	7c3b      	ldrb	r3, [r7, #16]
 8006470:	7979      	ldrb	r1, [r7, #5]
 8006472:	683a      	ldr	r2, [r7, #0]
 8006474:	f7ff ff1e 	bl	80062b4 <Display_PutUintDigit>
}
 8006478:	bf00      	nop
 800647a:	3708      	adds	r7, #8
 800647c:	46bd      	mov	sp, r7
 800647e:	bd80      	pop	{r7, pc}

08006480 <Display_PutFloatDigit>:

void Display_PutFloatDigit(float data, uint8_t digit, uint8_t precision, FontDef_t* Font, SSD1306_COLOR_t color){
 8006480:	b590      	push	{r4, r7, lr}
 8006482:	b087      	sub	sp, #28
 8006484:	af00      	add	r7, sp, #0
 8006486:	ed87 0a03 	vstr	s0, [r7, #12]
 800648a:	607a      	str	r2, [r7, #4]
 800648c:	461a      	mov	r2, r3
 800648e:	4603      	mov	r3, r0
 8006490:	72fb      	strb	r3, [r7, #11]
 8006492:	460b      	mov	r3, r1
 8006494:	72bb      	strb	r3, [r7, #10]
 8006496:	4613      	mov	r3, r2
 8006498:	727b      	strb	r3, [r7, #9]
	int32_t y = (int32_t)data;
 800649a:	edd7 7a03 	vldr	s15, [r7, #12]
 800649e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80064a2:	ee17 3a90 	vmov	r3, s15
 80064a6:	617b      	str	r3, [r7, #20]
	uint16_t precision_factor = pow(10, precision);
 80064a8:	7abb      	ldrb	r3, [r7, #10]
 80064aa:	4618      	mov	r0, r3
 80064ac:	f7f9 ffce 	bl	800044c <__aeabi_ui2d>
 80064b0:	4603      	mov	r3, r0
 80064b2:	460c      	mov	r4, r1
 80064b4:	ec44 3b11 	vmov	d1, r3, r4
 80064b8:	ed9f 0b2b 	vldr	d0, [pc, #172]	; 8006568 <Display_PutFloatDigit+0xe8>
 80064bc:	f005 fa50 	bl	800b960 <pow>
 80064c0:	ec54 3b10 	vmov	r3, r4, d0
 80064c4:	4618      	mov	r0, r3
 80064c6:	4621      	mov	r1, r4
 80064c8:	f7fa fb12 	bl	8000af0 <__aeabi_d2uiz>
 80064cc:	4603      	mov	r3, r0
 80064ce:	827b      	strh	r3, [r7, #18]

	if(data < 0){
 80064d0:	edd7 7a03 	vldr	s15, [r7, #12]
 80064d4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80064d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064dc:	d50e      	bpl.n	80064fc <Display_PutFloatDigit+0x7c>
		Display_Putc('-', Font, color);
 80064de:	7a7b      	ldrb	r3, [r7, #9]
 80064e0:	461a      	mov	r2, r3
 80064e2:	6879      	ldr	r1, [r7, #4]
 80064e4:	202d      	movs	r0, #45	; 0x2d
 80064e6:	f7ff fe3f 	bl	8006168 <Display_Putc>
		y = -y;
 80064ea:	697b      	ldr	r3, [r7, #20]
 80064ec:	425b      	negs	r3, r3
 80064ee:	617b      	str	r3, [r7, #20]
		data = -data;
 80064f0:	edd7 7a03 	vldr	s15, [r7, #12]
 80064f4:	eef1 7a67 	vneg.f32	s15, s15
 80064f8:	edc7 7a03 	vstr	s15, [r7, #12]
	}
//	else{ Display_Putc('+', Font, color);}
	data = data - y;
 80064fc:	697b      	ldr	r3, [r7, #20]
 80064fe:	ee07 3a90 	vmov	s15, r3
 8006502:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006506:	ed97 7a03 	vldr	s14, [r7, #12]
 800650a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800650e:	edc7 7a03 	vstr	s15, [r7, #12]
	data = data * precision_factor;
 8006512:	8a7b      	ldrh	r3, [r7, #18]
 8006514:	ee07 3a90 	vmov	s15, r3
 8006518:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800651c:	ed97 7a03 	vldr	s14, [r7, #12]
 8006520:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006524:	edc7 7a03 	vstr	s15, [r7, #12]
	Display_PutUintDigit((uint16_t)y, digit, Font, color);
 8006528:	697b      	ldr	r3, [r7, #20]
 800652a:	b298      	uxth	r0, r3
 800652c:	7a7b      	ldrb	r3, [r7, #9]
 800652e:	7af9      	ldrb	r1, [r7, #11]
 8006530:	687a      	ldr	r2, [r7, #4]
 8006532:	f7ff febf 	bl	80062b4 <Display_PutUintDigit>
	Display_Putc('.', Font, color);
 8006536:	7a7b      	ldrb	r3, [r7, #9]
 8006538:	461a      	mov	r2, r3
 800653a:	6879      	ldr	r1, [r7, #4]
 800653c:	202e      	movs	r0, #46	; 0x2e
 800653e:	f7ff fe13 	bl	8006168 <Display_Putc>
	Display_PutUintDigit((uint16_t)data, precision, Font, color);
 8006542:	edd7 7a03 	vldr	s15, [r7, #12]
 8006546:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800654a:	ee17 3a90 	vmov	r3, s15
 800654e:	b298      	uxth	r0, r3
 8006550:	7a7b      	ldrb	r3, [r7, #9]
 8006552:	7ab9      	ldrb	r1, [r7, #10]
 8006554:	687a      	ldr	r2, [r7, #4]
 8006556:	f7ff fead 	bl	80062b4 <Display_PutUintDigit>

}
 800655a:	bf00      	nop
 800655c:	371c      	adds	r7, #28
 800655e:	46bd      	mov	sp, r7
 8006560:	bd90      	pop	{r4, r7, pc}
 8006562:	bf00      	nop
 8006564:	f3af 8000 	nop.w
 8006568:	00000000 	.word	0x00000000
 800656c:	40240000 	.word	0x40240000

08006570 <Display_PutFloat>:

void Display_PutFloat(float data, uint8_t precision, FontDef_t* Font, SSD1306_COLOR_t color){
 8006570:	b590      	push	{r4, r7, lr}
 8006572:	b087      	sub	sp, #28
 8006574:	af00      	add	r7, sp, #0
 8006576:	ed87 0a03 	vstr	s0, [r7, #12]
 800657a:	4603      	mov	r3, r0
 800657c:	6079      	str	r1, [r7, #4]
 800657e:	72fb      	strb	r3, [r7, #11]
 8006580:	4613      	mov	r3, r2
 8006582:	72bb      	strb	r3, [r7, #10]
	int32_t y = (int32_t)data;
 8006584:	edd7 7a03 	vldr	s15, [r7, #12]
 8006588:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800658c:	ee17 3a90 	vmov	r3, s15
 8006590:	617b      	str	r3, [r7, #20]
	uint16_t precision_factor = pow(10, precision);
 8006592:	7afb      	ldrb	r3, [r7, #11]
 8006594:	4618      	mov	r0, r3
 8006596:	f7f9 ff59 	bl	800044c <__aeabi_ui2d>
 800659a:	4603      	mov	r3, r0
 800659c:	460c      	mov	r4, r1
 800659e:	ec44 3b11 	vmov	d1, r3, r4
 80065a2:	ed9f 0b2b 	vldr	d0, [pc, #172]	; 8006650 <Display_PutFloat+0xe0>
 80065a6:	f005 f9db 	bl	800b960 <pow>
 80065aa:	ec54 3b10 	vmov	r3, r4, d0
 80065ae:	4618      	mov	r0, r3
 80065b0:	4621      	mov	r1, r4
 80065b2:	f7fa fa9d 	bl	8000af0 <__aeabi_d2uiz>
 80065b6:	4603      	mov	r3, r0
 80065b8:	827b      	strh	r3, [r7, #18]

	if(data < 0){
 80065ba:	edd7 7a03 	vldr	s15, [r7, #12]
 80065be:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80065c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065c6:	d50e      	bpl.n	80065e6 <Display_PutFloat+0x76>
		Display_Putc('-', Font, color);
 80065c8:	7abb      	ldrb	r3, [r7, #10]
 80065ca:	461a      	mov	r2, r3
 80065cc:	6879      	ldr	r1, [r7, #4]
 80065ce:	202d      	movs	r0, #45	; 0x2d
 80065d0:	f7ff fdca 	bl	8006168 <Display_Putc>
		y = -y;
 80065d4:	697b      	ldr	r3, [r7, #20]
 80065d6:	425b      	negs	r3, r3
 80065d8:	617b      	str	r3, [r7, #20]
		data = -data;
 80065da:	edd7 7a03 	vldr	s15, [r7, #12]
 80065de:	eef1 7a67 	vneg.f32	s15, s15
 80065e2:	edc7 7a03 	vstr	s15, [r7, #12]
	}
	//	else{ Display_Putc('+', Font, color);}
	data = data - y;
 80065e6:	697b      	ldr	r3, [r7, #20]
 80065e8:	ee07 3a90 	vmov	s15, r3
 80065ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80065f0:	ed97 7a03 	vldr	s14, [r7, #12]
 80065f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80065f8:	edc7 7a03 	vstr	s15, [r7, #12]
	data = data * precision_factor;
 80065fc:	8a7b      	ldrh	r3, [r7, #18]
 80065fe:	ee07 3a90 	vmov	s15, r3
 8006602:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006606:	ed97 7a03 	vldr	s14, [r7, #12]
 800660a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800660e:	edc7 7a03 	vstr	s15, [r7, #12]
	Display_PutUint((uint16_t)y, Font, color);
 8006612:	697b      	ldr	r3, [r7, #20]
 8006614:	b29b      	uxth	r3, r3
 8006616:	7aba      	ldrb	r2, [r7, #10]
 8006618:	6879      	ldr	r1, [r7, #4]
 800661a:	4618      	mov	r0, r3
 800661c:	f7ff fede 	bl	80063dc <Display_PutUint>
	Display_Putc('.', Font, color);
 8006620:	7abb      	ldrb	r3, [r7, #10]
 8006622:	461a      	mov	r2, r3
 8006624:	6879      	ldr	r1, [r7, #4]
 8006626:	202e      	movs	r0, #46	; 0x2e
 8006628:	f7ff fd9e 	bl	8006168 <Display_Putc>
	Display_PutUintDigit((uint16_t)data, precision, Font, color);
 800662c:	edd7 7a03 	vldr	s15, [r7, #12]
 8006630:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006634:	ee17 3a90 	vmov	r3, s15
 8006638:	b298      	uxth	r0, r3
 800663a:	7abb      	ldrb	r3, [r7, #10]
 800663c:	7af9      	ldrb	r1, [r7, #11]
 800663e:	687a      	ldr	r2, [r7, #4]
 8006640:	f7ff fe38 	bl	80062b4 <Display_PutUintDigit>
}
 8006644:	bf00      	nop
 8006646:	371c      	adds	r7, #28
 8006648:	46bd      	mov	sp, r7
 800664a:	bd90      	pop	{r4, r7, pc}
 800664c:	f3af 8000 	nop.w
 8006650:	00000000 	.word	0x00000000
 8006654:	40240000 	.word	0x40240000

08006658 <Display_DrawLine>:

void Display_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, SSD1306_COLOR_t c) {
 8006658:	b590      	push	{r4, r7, lr}
 800665a:	b087      	sub	sp, #28
 800665c:	af00      	add	r7, sp, #0
 800665e:	4604      	mov	r4, r0
 8006660:	4608      	mov	r0, r1
 8006662:	4611      	mov	r1, r2
 8006664:	461a      	mov	r2, r3
 8006666:	4623      	mov	r3, r4
 8006668:	80fb      	strh	r3, [r7, #6]
 800666a:	4603      	mov	r3, r0
 800666c:	80bb      	strh	r3, [r7, #4]
 800666e:	460b      	mov	r3, r1
 8006670:	807b      	strh	r3, [r7, #2]
 8006672:	4613      	mov	r3, r2
 8006674:	803b      	strh	r3, [r7, #0]
	int16_t dx, dy, sx, sy, err, e2, i, tmp;

	/* Check for overflow */
	if (x0 >= SSD1306_WIDTH) {
 8006676:	88fb      	ldrh	r3, [r7, #6]
 8006678:	2b7f      	cmp	r3, #127	; 0x7f
 800667a:	d901      	bls.n	8006680 <Display_DrawLine+0x28>
		x0 = SSD1306_WIDTH - 1;
 800667c:	237f      	movs	r3, #127	; 0x7f
 800667e:	80fb      	strh	r3, [r7, #6]
	}
	if (x1 >= SSD1306_WIDTH) {
 8006680:	887b      	ldrh	r3, [r7, #2]
 8006682:	2b7f      	cmp	r3, #127	; 0x7f
 8006684:	d901      	bls.n	800668a <Display_DrawLine+0x32>
		x1 = SSD1306_WIDTH - 1;
 8006686:	237f      	movs	r3, #127	; 0x7f
 8006688:	807b      	strh	r3, [r7, #2]
	}
	if (y0 >= SSD1306_HEIGHT) {
 800668a:	88bb      	ldrh	r3, [r7, #4]
 800668c:	2b3f      	cmp	r3, #63	; 0x3f
 800668e:	d901      	bls.n	8006694 <Display_DrawLine+0x3c>
		y0 = SSD1306_HEIGHT - 1;
 8006690:	233f      	movs	r3, #63	; 0x3f
 8006692:	80bb      	strh	r3, [r7, #4]
	}
	if (y1 >= SSD1306_HEIGHT) {
 8006694:	883b      	ldrh	r3, [r7, #0]
 8006696:	2b3f      	cmp	r3, #63	; 0x3f
 8006698:	d901      	bls.n	800669e <Display_DrawLine+0x46>
		y1 = SSD1306_HEIGHT - 1;
 800669a:	233f      	movs	r3, #63	; 0x3f
 800669c:	803b      	strh	r3, [r7, #0]
	}

	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1);
 800669e:	88fa      	ldrh	r2, [r7, #6]
 80066a0:	887b      	ldrh	r3, [r7, #2]
 80066a2:	429a      	cmp	r2, r3
 80066a4:	d205      	bcs.n	80066b2 <Display_DrawLine+0x5a>
 80066a6:	887a      	ldrh	r2, [r7, #2]
 80066a8:	88fb      	ldrh	r3, [r7, #6]
 80066aa:	1ad3      	subs	r3, r2, r3
 80066ac:	b29b      	uxth	r3, r3
 80066ae:	b21b      	sxth	r3, r3
 80066b0:	e004      	b.n	80066bc <Display_DrawLine+0x64>
 80066b2:	88fa      	ldrh	r2, [r7, #6]
 80066b4:	887b      	ldrh	r3, [r7, #2]
 80066b6:	1ad3      	subs	r3, r2, r3
 80066b8:	b29b      	uxth	r3, r3
 80066ba:	b21b      	sxth	r3, r3
 80066bc:	827b      	strh	r3, [r7, #18]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1);
 80066be:	88ba      	ldrh	r2, [r7, #4]
 80066c0:	883b      	ldrh	r3, [r7, #0]
 80066c2:	429a      	cmp	r2, r3
 80066c4:	d205      	bcs.n	80066d2 <Display_DrawLine+0x7a>
 80066c6:	883a      	ldrh	r2, [r7, #0]
 80066c8:	88bb      	ldrh	r3, [r7, #4]
 80066ca:	1ad3      	subs	r3, r2, r3
 80066cc:	b29b      	uxth	r3, r3
 80066ce:	b21b      	sxth	r3, r3
 80066d0:	e004      	b.n	80066dc <Display_DrawLine+0x84>
 80066d2:	88ba      	ldrh	r2, [r7, #4]
 80066d4:	883b      	ldrh	r3, [r7, #0]
 80066d6:	1ad3      	subs	r3, r2, r3
 80066d8:	b29b      	uxth	r3, r3
 80066da:	b21b      	sxth	r3, r3
 80066dc:	823b      	strh	r3, [r7, #16]
	sx = (x0 < x1) ? 1 : -1;
 80066de:	88fa      	ldrh	r2, [r7, #6]
 80066e0:	887b      	ldrh	r3, [r7, #2]
 80066e2:	429a      	cmp	r2, r3
 80066e4:	d201      	bcs.n	80066ea <Display_DrawLine+0x92>
 80066e6:	2301      	movs	r3, #1
 80066e8:	e001      	b.n	80066ee <Display_DrawLine+0x96>
 80066ea:	f04f 33ff 	mov.w	r3, #4294967295
 80066ee:	81fb      	strh	r3, [r7, #14]
	sy = (y0 < y1) ? 1 : -1;
 80066f0:	88ba      	ldrh	r2, [r7, #4]
 80066f2:	883b      	ldrh	r3, [r7, #0]
 80066f4:	429a      	cmp	r2, r3
 80066f6:	d201      	bcs.n	80066fc <Display_DrawLine+0xa4>
 80066f8:	2301      	movs	r3, #1
 80066fa:	e001      	b.n	8006700 <Display_DrawLine+0xa8>
 80066fc:	f04f 33ff 	mov.w	r3, #4294967295
 8006700:	81bb      	strh	r3, [r7, #12]
	err = ((dx > dy) ? dx : -dy) / 2;
 8006702:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8006706:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800670a:	429a      	cmp	r2, r3
 800670c:	dd06      	ble.n	800671c <Display_DrawLine+0xc4>
 800670e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006712:	0fda      	lsrs	r2, r3, #31
 8006714:	4413      	add	r3, r2
 8006716:	105b      	asrs	r3, r3, #1
 8006718:	b21b      	sxth	r3, r3
 800671a:	e006      	b.n	800672a <Display_DrawLine+0xd2>
 800671c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006720:	425b      	negs	r3, r3
 8006722:	0fda      	lsrs	r2, r3, #31
 8006724:	4413      	add	r3, r2
 8006726:	105b      	asrs	r3, r3, #1
 8006728:	b21b      	sxth	r3, r3
 800672a:	82fb      	strh	r3, [r7, #22]

	if (dx == 0) {
 800672c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d129      	bne.n	8006788 <Display_DrawLine+0x130>
		if (y1 < y0) {
 8006734:	883a      	ldrh	r2, [r7, #0]
 8006736:	88bb      	ldrh	r3, [r7, #4]
 8006738:	429a      	cmp	r2, r3
 800673a:	d205      	bcs.n	8006748 <Display_DrawLine+0xf0>
			tmp = y1;
 800673c:	883b      	ldrh	r3, [r7, #0]
 800673e:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8006740:	88bb      	ldrh	r3, [r7, #4]
 8006742:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8006744:	893b      	ldrh	r3, [r7, #8]
 8006746:	80bb      	strh	r3, [r7, #4]
		}

		if (x1 < x0) {
 8006748:	887a      	ldrh	r2, [r7, #2]
 800674a:	88fb      	ldrh	r3, [r7, #6]
 800674c:	429a      	cmp	r2, r3
 800674e:	d205      	bcs.n	800675c <Display_DrawLine+0x104>
			tmp = x1;
 8006750:	887b      	ldrh	r3, [r7, #2]
 8006752:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8006754:	88fb      	ldrh	r3, [r7, #6]
 8006756:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8006758:	893b      	ldrh	r3, [r7, #8]
 800675a:	80fb      	strh	r3, [r7, #6]
		}

		/* Vertical line */
		for (i = y0; i <= y1; i++) {
 800675c:	88bb      	ldrh	r3, [r7, #4]
 800675e:	82bb      	strh	r3, [r7, #20]
 8006760:	e00c      	b.n	800677c <Display_DrawLine+0x124>
			Display_DrawPixel(x0, i, c);
 8006762:	8ab9      	ldrh	r1, [r7, #20]
 8006764:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8006768:	88fb      	ldrh	r3, [r7, #6]
 800676a:	4618      	mov	r0, r3
 800676c:	f7ff fc86 	bl	800607c <Display_DrawPixel>
		for (i = y0; i <= y1; i++) {
 8006770:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8006774:	b29b      	uxth	r3, r3
 8006776:	3301      	adds	r3, #1
 8006778:	b29b      	uxth	r3, r3
 800677a:	82bb      	strh	r3, [r7, #20]
 800677c:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8006780:	883b      	ldrh	r3, [r7, #0]
 8006782:	429a      	cmp	r2, r3
 8006784:	dded      	ble.n	8006762 <Display_DrawLine+0x10a>
		}

		/* Return from function */
		return;
 8006786:	e05f      	b.n	8006848 <Display_DrawLine+0x1f0>
	}

	if (dy == 0) {
 8006788:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d129      	bne.n	80067e4 <Display_DrawLine+0x18c>
		if (y1 < y0) {
 8006790:	883a      	ldrh	r2, [r7, #0]
 8006792:	88bb      	ldrh	r3, [r7, #4]
 8006794:	429a      	cmp	r2, r3
 8006796:	d205      	bcs.n	80067a4 <Display_DrawLine+0x14c>
			tmp = y1;
 8006798:	883b      	ldrh	r3, [r7, #0]
 800679a:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 800679c:	88bb      	ldrh	r3, [r7, #4]
 800679e:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 80067a0:	893b      	ldrh	r3, [r7, #8]
 80067a2:	80bb      	strh	r3, [r7, #4]
		}

		if (x1 < x0) {
 80067a4:	887a      	ldrh	r2, [r7, #2]
 80067a6:	88fb      	ldrh	r3, [r7, #6]
 80067a8:	429a      	cmp	r2, r3
 80067aa:	d205      	bcs.n	80067b8 <Display_DrawLine+0x160>
			tmp = x1;
 80067ac:	887b      	ldrh	r3, [r7, #2]
 80067ae:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 80067b0:	88fb      	ldrh	r3, [r7, #6]
 80067b2:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 80067b4:	893b      	ldrh	r3, [r7, #8]
 80067b6:	80fb      	strh	r3, [r7, #6]
		}

		/* Horizontal line */
		for (i = x0; i <= x1; i++) {
 80067b8:	88fb      	ldrh	r3, [r7, #6]
 80067ba:	82bb      	strh	r3, [r7, #20]
 80067bc:	e00c      	b.n	80067d8 <Display_DrawLine+0x180>
			Display_DrawPixel(i, y0, c);
 80067be:	8abb      	ldrh	r3, [r7, #20]
 80067c0:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80067c4:	88b9      	ldrh	r1, [r7, #4]
 80067c6:	4618      	mov	r0, r3
 80067c8:	f7ff fc58 	bl	800607c <Display_DrawPixel>
		for (i = x0; i <= x1; i++) {
 80067cc:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80067d0:	b29b      	uxth	r3, r3
 80067d2:	3301      	adds	r3, #1
 80067d4:	b29b      	uxth	r3, r3
 80067d6:	82bb      	strh	r3, [r7, #20]
 80067d8:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80067dc:	887b      	ldrh	r3, [r7, #2]
 80067de:	429a      	cmp	r2, r3
 80067e0:	dded      	ble.n	80067be <Display_DrawLine+0x166>
		}

		/* Return from function */
		return;
 80067e2:	e031      	b.n	8006848 <Display_DrawLine+0x1f0>
	}

	while (1) {
		Display_DrawPixel(x0, y0, c);
 80067e4:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80067e8:	88b9      	ldrh	r1, [r7, #4]
 80067ea:	88fb      	ldrh	r3, [r7, #6]
 80067ec:	4618      	mov	r0, r3
 80067ee:	f7ff fc45 	bl	800607c <Display_DrawPixel>
		if (x0 == x1 && y0 == y1) {
 80067f2:	88fa      	ldrh	r2, [r7, #6]
 80067f4:	887b      	ldrh	r3, [r7, #2]
 80067f6:	429a      	cmp	r2, r3
 80067f8:	d103      	bne.n	8006802 <Display_DrawLine+0x1aa>
 80067fa:	88ba      	ldrh	r2, [r7, #4]
 80067fc:	883b      	ldrh	r3, [r7, #0]
 80067fe:	429a      	cmp	r2, r3
 8006800:	d021      	beq.n	8006846 <Display_DrawLine+0x1ee>
			break;
		}
		e2 = err;
 8006802:	8afb      	ldrh	r3, [r7, #22]
 8006804:	817b      	strh	r3, [r7, #10]
		if (e2 > -dx) {
 8006806:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800680a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800680e:	425b      	negs	r3, r3
 8006810:	429a      	cmp	r2, r3
 8006812:	dd08      	ble.n	8006826 <Display_DrawLine+0x1ce>
			err -= dy;
 8006814:	8afa      	ldrh	r2, [r7, #22]
 8006816:	8a3b      	ldrh	r3, [r7, #16]
 8006818:	1ad3      	subs	r3, r2, r3
 800681a:	b29b      	uxth	r3, r3
 800681c:	82fb      	strh	r3, [r7, #22]
			x0 += sx;
 800681e:	89fa      	ldrh	r2, [r7, #14]
 8006820:	88fb      	ldrh	r3, [r7, #6]
 8006822:	4413      	add	r3, r2
 8006824:	80fb      	strh	r3, [r7, #6]
		}
		if (e2 < dy) {
 8006826:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800682a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800682e:	429a      	cmp	r2, r3
 8006830:	dad8      	bge.n	80067e4 <Display_DrawLine+0x18c>
			err += dx;
 8006832:	8afa      	ldrh	r2, [r7, #22]
 8006834:	8a7b      	ldrh	r3, [r7, #18]
 8006836:	4413      	add	r3, r2
 8006838:	b29b      	uxth	r3, r3
 800683a:	82fb      	strh	r3, [r7, #22]
			y0 += sy;
 800683c:	89ba      	ldrh	r2, [r7, #12]
 800683e:	88bb      	ldrh	r3, [r7, #4]
 8006840:	4413      	add	r3, r2
 8006842:	80bb      	strh	r3, [r7, #4]
		Display_DrawPixel(x0, y0, c);
 8006844:	e7ce      	b.n	80067e4 <Display_DrawLine+0x18c>
			break;
 8006846:	bf00      	nop
		}
	}
}
 8006848:	371c      	adds	r7, #28
 800684a:	46bd      	mov	sp, r7
 800684c:	bd90      	pop	{r4, r7, pc}

0800684e <Display_DrawRectangle>:

void Display_DrawRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 800684e:	b590      	push	{r4, r7, lr}
 8006850:	b085      	sub	sp, #20
 8006852:	af02      	add	r7, sp, #8
 8006854:	4604      	mov	r4, r0
 8006856:	4608      	mov	r0, r1
 8006858:	4611      	mov	r1, r2
 800685a:	461a      	mov	r2, r3
 800685c:	4623      	mov	r3, r4
 800685e:	80fb      	strh	r3, [r7, #6]
 8006860:	4603      	mov	r3, r0
 8006862:	80bb      	strh	r3, [r7, #4]
 8006864:	460b      	mov	r3, r1
 8006866:	807b      	strh	r3, [r7, #2]
 8006868:	4613      	mov	r3, r2
 800686a:	803b      	strh	r3, [r7, #0]
	/* Check input parameters */
	if (
 800686c:	88fb      	ldrh	r3, [r7, #6]
 800686e:	2b7f      	cmp	r3, #127	; 0x7f
 8006870:	d853      	bhi.n	800691a <Display_DrawRectangle+0xcc>
			x >= SSD1306_WIDTH ||
 8006872:	88bb      	ldrh	r3, [r7, #4]
 8006874:	2b3f      	cmp	r3, #63	; 0x3f
 8006876:	d850      	bhi.n	800691a <Display_DrawRectangle+0xcc>
		/* Return error */
		return;
	}

	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 8006878:	88fa      	ldrh	r2, [r7, #6]
 800687a:	887b      	ldrh	r3, [r7, #2]
 800687c:	4413      	add	r3, r2
 800687e:	2b7f      	cmp	r3, #127	; 0x7f
 8006880:	dd03      	ble.n	800688a <Display_DrawRectangle+0x3c>
		w = SSD1306_WIDTH - x;
 8006882:	88fb      	ldrh	r3, [r7, #6]
 8006884:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8006888:	807b      	strh	r3, [r7, #2]
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 800688a:	88ba      	ldrh	r2, [r7, #4]
 800688c:	883b      	ldrh	r3, [r7, #0]
 800688e:	4413      	add	r3, r2
 8006890:	2b3f      	cmp	r3, #63	; 0x3f
 8006892:	dd03      	ble.n	800689c <Display_DrawRectangle+0x4e>
		h = SSD1306_HEIGHT - y;
 8006894:	88bb      	ldrh	r3, [r7, #4]
 8006896:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800689a:	803b      	strh	r3, [r7, #0]
	}

	/* Draw 4 lines */
	Display_DrawLine(x, y, x + w, y, c);         /* Top line */
 800689c:	88fa      	ldrh	r2, [r7, #6]
 800689e:	887b      	ldrh	r3, [r7, #2]
 80068a0:	4413      	add	r3, r2
 80068a2:	b29a      	uxth	r2, r3
 80068a4:	88bc      	ldrh	r4, [r7, #4]
 80068a6:	88b9      	ldrh	r1, [r7, #4]
 80068a8:	88f8      	ldrh	r0, [r7, #6]
 80068aa:	7e3b      	ldrb	r3, [r7, #24]
 80068ac:	9300      	str	r3, [sp, #0]
 80068ae:	4623      	mov	r3, r4
 80068b0:	f7ff fed2 	bl	8006658 <Display_DrawLine>
	Display_DrawLine(x, y + h, x + w, y + h, c); /* Bottom line */
 80068b4:	88ba      	ldrh	r2, [r7, #4]
 80068b6:	883b      	ldrh	r3, [r7, #0]
 80068b8:	4413      	add	r3, r2
 80068ba:	b299      	uxth	r1, r3
 80068bc:	88fa      	ldrh	r2, [r7, #6]
 80068be:	887b      	ldrh	r3, [r7, #2]
 80068c0:	4413      	add	r3, r2
 80068c2:	b29c      	uxth	r4, r3
 80068c4:	88ba      	ldrh	r2, [r7, #4]
 80068c6:	883b      	ldrh	r3, [r7, #0]
 80068c8:	4413      	add	r3, r2
 80068ca:	b29a      	uxth	r2, r3
 80068cc:	88f8      	ldrh	r0, [r7, #6]
 80068ce:	7e3b      	ldrb	r3, [r7, #24]
 80068d0:	9300      	str	r3, [sp, #0]
 80068d2:	4613      	mov	r3, r2
 80068d4:	4622      	mov	r2, r4
 80068d6:	f7ff febf 	bl	8006658 <Display_DrawLine>
	Display_DrawLine(x, y, x, y + h, c);         /* Left line */
 80068da:	88ba      	ldrh	r2, [r7, #4]
 80068dc:	883b      	ldrh	r3, [r7, #0]
 80068de:	4413      	add	r3, r2
 80068e0:	b29c      	uxth	r4, r3
 80068e2:	88fa      	ldrh	r2, [r7, #6]
 80068e4:	88b9      	ldrh	r1, [r7, #4]
 80068e6:	88f8      	ldrh	r0, [r7, #6]
 80068e8:	7e3b      	ldrb	r3, [r7, #24]
 80068ea:	9300      	str	r3, [sp, #0]
 80068ec:	4623      	mov	r3, r4
 80068ee:	f7ff feb3 	bl	8006658 <Display_DrawLine>
	Display_DrawLine(x + w, y, x + w, y + h, c); /* Right line */
 80068f2:	88fa      	ldrh	r2, [r7, #6]
 80068f4:	887b      	ldrh	r3, [r7, #2]
 80068f6:	4413      	add	r3, r2
 80068f8:	b298      	uxth	r0, r3
 80068fa:	88fa      	ldrh	r2, [r7, #6]
 80068fc:	887b      	ldrh	r3, [r7, #2]
 80068fe:	4413      	add	r3, r2
 8006900:	b29c      	uxth	r4, r3
 8006902:	88ba      	ldrh	r2, [r7, #4]
 8006904:	883b      	ldrh	r3, [r7, #0]
 8006906:	4413      	add	r3, r2
 8006908:	b29a      	uxth	r2, r3
 800690a:	88b9      	ldrh	r1, [r7, #4]
 800690c:	7e3b      	ldrb	r3, [r7, #24]
 800690e:	9300      	str	r3, [sp, #0]
 8006910:	4613      	mov	r3, r2
 8006912:	4622      	mov	r2, r4
 8006914:	f7ff fea0 	bl	8006658 <Display_DrawLine>
 8006918:	e000      	b.n	800691c <Display_DrawRectangle+0xce>
		return;
 800691a:	bf00      	nop
}
 800691c:	370c      	adds	r7, #12
 800691e:	46bd      	mov	sp, r7
 8006920:	bd90      	pop	{r4, r7, pc}

08006922 <Display_DrawFilledRectangle>:

void Display_DrawFilledRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 8006922:	b590      	push	{r4, r7, lr}
 8006924:	b087      	sub	sp, #28
 8006926:	af02      	add	r7, sp, #8
 8006928:	4604      	mov	r4, r0
 800692a:	4608      	mov	r0, r1
 800692c:	4611      	mov	r1, r2
 800692e:	461a      	mov	r2, r3
 8006930:	4623      	mov	r3, r4
 8006932:	80fb      	strh	r3, [r7, #6]
 8006934:	4603      	mov	r3, r0
 8006936:	80bb      	strh	r3, [r7, #4]
 8006938:	460b      	mov	r3, r1
 800693a:	807b      	strh	r3, [r7, #2]
 800693c:	4613      	mov	r3, r2
 800693e:	803b      	strh	r3, [r7, #0]
	uint8_t i;

	/* Check input parameters */
	if (
 8006940:	88fb      	ldrh	r3, [r7, #6]
 8006942:	2b7f      	cmp	r3, #127	; 0x7f
 8006944:	d836      	bhi.n	80069b4 <Display_DrawFilledRectangle+0x92>
			x >= SSD1306_WIDTH ||
 8006946:	88bb      	ldrh	r3, [r7, #4]
 8006948:	2b3f      	cmp	r3, #63	; 0x3f
 800694a:	d833      	bhi.n	80069b4 <Display_DrawFilledRectangle+0x92>
		/* Return error */
		return;
	}

	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 800694c:	88fa      	ldrh	r2, [r7, #6]
 800694e:	887b      	ldrh	r3, [r7, #2]
 8006950:	4413      	add	r3, r2
 8006952:	2b7f      	cmp	r3, #127	; 0x7f
 8006954:	dd03      	ble.n	800695e <Display_DrawFilledRectangle+0x3c>
		w = SSD1306_WIDTH - x;
 8006956:	88fb      	ldrh	r3, [r7, #6]
 8006958:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 800695c:	807b      	strh	r3, [r7, #2]
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 800695e:	88ba      	ldrh	r2, [r7, #4]
 8006960:	883b      	ldrh	r3, [r7, #0]
 8006962:	4413      	add	r3, r2
 8006964:	2b3f      	cmp	r3, #63	; 0x3f
 8006966:	dd03      	ble.n	8006970 <Display_DrawFilledRectangle+0x4e>
		h = SSD1306_HEIGHT - y;
 8006968:	88bb      	ldrh	r3, [r7, #4]
 800696a:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800696e:	803b      	strh	r3, [r7, #0]
	}

	/* Draw lines */
	for (i = 0; i <= h; i++) {
 8006970:	2300      	movs	r3, #0
 8006972:	73fb      	strb	r3, [r7, #15]
 8006974:	e018      	b.n	80069a8 <Display_DrawFilledRectangle+0x86>
		/* Draw lines */
		Display_DrawLine(x, y + i, x + w, y + i, c);
 8006976:	7bfb      	ldrb	r3, [r7, #15]
 8006978:	b29a      	uxth	r2, r3
 800697a:	88bb      	ldrh	r3, [r7, #4]
 800697c:	4413      	add	r3, r2
 800697e:	b299      	uxth	r1, r3
 8006980:	88fa      	ldrh	r2, [r7, #6]
 8006982:	887b      	ldrh	r3, [r7, #2]
 8006984:	4413      	add	r3, r2
 8006986:	b29c      	uxth	r4, r3
 8006988:	7bfb      	ldrb	r3, [r7, #15]
 800698a:	b29a      	uxth	r2, r3
 800698c:	88bb      	ldrh	r3, [r7, #4]
 800698e:	4413      	add	r3, r2
 8006990:	b29a      	uxth	r2, r3
 8006992:	88f8      	ldrh	r0, [r7, #6]
 8006994:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006998:	9300      	str	r3, [sp, #0]
 800699a:	4613      	mov	r3, r2
 800699c:	4622      	mov	r2, r4
 800699e:	f7ff fe5b 	bl	8006658 <Display_DrawLine>
	for (i = 0; i <= h; i++) {
 80069a2:	7bfb      	ldrb	r3, [r7, #15]
 80069a4:	3301      	adds	r3, #1
 80069a6:	73fb      	strb	r3, [r7, #15]
 80069a8:	7bfb      	ldrb	r3, [r7, #15]
 80069aa:	b29b      	uxth	r3, r3
 80069ac:	883a      	ldrh	r2, [r7, #0]
 80069ae:	429a      	cmp	r2, r3
 80069b0:	d2e1      	bcs.n	8006976 <Display_DrawFilledRectangle+0x54>
 80069b2:	e000      	b.n	80069b6 <Display_DrawFilledRectangle+0x94>
		return;
 80069b4:	bf00      	nop
	}
}
 80069b6:	3714      	adds	r7, #20
 80069b8:	46bd      	mov	sp, r7
 80069ba:	bd90      	pop	{r4, r7, pc}

080069bc <Display_Clear>:
}



void Display_Clear(void)
{
 80069bc:	b580      	push	{r7, lr}
 80069be:	af00      	add	r7, sp, #0
	Display_Fill (0);
 80069c0:	2000      	movs	r0, #0
 80069c2:	f7ff fb43 	bl	800604c <Display_Fill>
	Display_UpdateScreen();
 80069c6:	f7ff fb13 	bl	8005ff0 <Display_UpdateScreen>
}
 80069ca:	bf00      	nop
 80069cc:	bd80      	pop	{r7, pc}
	...

080069d0 <SSD1306_I2C_Init>:
	SSD1306_WRITECOMMAND(0x10);
	SSD1306_WRITECOMMAND(0xAE);
}

/* ------- I2C ------- */
void SSD1306_I2C_Init() {
 80069d0:	b480      	push	{r7}
 80069d2:	b083      	sub	sp, #12
 80069d4:	af00      	add	r7, sp, #0
	uint32_t p = 250000;
 80069d6:	4b07      	ldr	r3, [pc, #28]	; (80069f4 <SSD1306_I2C_Init+0x24>)
 80069d8:	607b      	str	r3, [r7, #4]
	while(p>0)
 80069da:	e002      	b.n	80069e2 <SSD1306_I2C_Init+0x12>
		p--;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	3b01      	subs	r3, #1
 80069e0:	607b      	str	r3, [r7, #4]
	while(p>0)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d1f9      	bne.n	80069dc <SSD1306_I2C_Init+0xc>
}
 80069e8:	bf00      	nop
 80069ea:	370c      	adds	r7, #12
 80069ec:	46bd      	mov	sp, r7
 80069ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f2:	4770      	bx	lr
 80069f4:	0003d090 	.word	0x0003d090

080069f8 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 80069f8:	b590      	push	{r4, r7, lr}
 80069fa:	b0c7      	sub	sp, #284	; 0x11c
 80069fc:	af02      	add	r7, sp, #8
 80069fe:	4604      	mov	r4, r0
 8006a00:	4608      	mov	r0, r1
 8006a02:	4639      	mov	r1, r7
 8006a04:	600a      	str	r2, [r1, #0]
 8006a06:	4619      	mov	r1, r3
 8006a08:	1dfb      	adds	r3, r7, #7
 8006a0a:	4622      	mov	r2, r4
 8006a0c:	701a      	strb	r2, [r3, #0]
 8006a0e:	1dbb      	adds	r3, r7, #6
 8006a10:	4602      	mov	r2, r0
 8006a12:	701a      	strb	r2, [r3, #0]
 8006a14:	1d3b      	adds	r3, r7, #4
 8006a16:	460a      	mov	r2, r1
 8006a18:	801a      	strh	r2, [r3, #0]
	uint8_t dt[256];
	dt[0] = reg;
 8006a1a:	f107 030c 	add.w	r3, r7, #12
 8006a1e:	1dba      	adds	r2, r7, #6
 8006a20:	7812      	ldrb	r2, [r2, #0]
 8006a22:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for(i = 0; i < count; i++)
 8006a24:	2300      	movs	r3, #0
 8006a26:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8006a2a:	e010      	b.n	8006a4e <ssd1306_I2C_WriteMulti+0x56>
		dt[i+1] = data[i];
 8006a2c:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8006a30:	463a      	mov	r2, r7
 8006a32:	6812      	ldr	r2, [r2, #0]
 8006a34:	441a      	add	r2, r3
 8006a36:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8006a3a:	3301      	adds	r3, #1
 8006a3c:	7811      	ldrb	r1, [r2, #0]
 8006a3e:	f107 020c 	add.w	r2, r7, #12
 8006a42:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i < count; i++)
 8006a44:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8006a48:	3301      	adds	r3, #1
 8006a4a:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8006a4e:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8006a52:	b29b      	uxth	r3, r3
 8006a54:	1d3a      	adds	r2, r7, #4
 8006a56:	8812      	ldrh	r2, [r2, #0]
 8006a58:	429a      	cmp	r2, r3
 8006a5a:	d8e7      	bhi.n	8006a2c <ssd1306_I2C_WriteMulti+0x34>
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8006a5c:	1dfb      	adds	r3, r7, #7
 8006a5e:	781b      	ldrb	r3, [r3, #0]
 8006a60:	b299      	uxth	r1, r3
 8006a62:	1d3b      	adds	r3, r7, #4
 8006a64:	881b      	ldrh	r3, [r3, #0]
 8006a66:	3301      	adds	r3, #1
 8006a68:	b298      	uxth	r0, r3
 8006a6a:	f107 020c 	add.w	r2, r7, #12
 8006a6e:	230a      	movs	r3, #10
 8006a70:	9300      	str	r3, [sp, #0]
 8006a72:	4603      	mov	r3, r0
 8006a74:	4803      	ldr	r0, [pc, #12]	; (8006a84 <ssd1306_I2C_WriteMulti+0x8c>)
 8006a76:	f001 fcef 	bl	8008458 <HAL_I2C_Master_Transmit>
}
 8006a7a:	bf00      	nop
 8006a7c:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8006a80:	46bd      	mov	sp, r7
 8006a82:	bd90      	pop	{r4, r7, pc}
 8006a84:	20000578 	.word	0x20000578

08006a88 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b086      	sub	sp, #24
 8006a8c:	af02      	add	r7, sp, #8
 8006a8e:	4603      	mov	r3, r0
 8006a90:	71fb      	strb	r3, [r7, #7]
 8006a92:	460b      	mov	r3, r1
 8006a94:	71bb      	strb	r3, [r7, #6]
 8006a96:	4613      	mov	r3, r2
 8006a98:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8006a9a:	79bb      	ldrb	r3, [r7, #6]
 8006a9c:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8006a9e:	797b      	ldrb	r3, [r7, #5]
 8006aa0:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8006aa2:	79fb      	ldrb	r3, [r7, #7]
 8006aa4:	b299      	uxth	r1, r3
 8006aa6:	f107 020c 	add.w	r2, r7, #12
 8006aaa:	230a      	movs	r3, #10
 8006aac:	9300      	str	r3, [sp, #0]
 8006aae:	2302      	movs	r3, #2
 8006ab0:	4803      	ldr	r0, [pc, #12]	; (8006ac0 <ssd1306_I2C_Write+0x38>)
 8006ab2:	f001 fcd1 	bl	8008458 <HAL_I2C_Master_Transmit>
}
 8006ab6:	bf00      	nop
 8006ab8:	3710      	adds	r7, #16
 8006aba:	46bd      	mov	sp, r7
 8006abc:	bd80      	pop	{r7, pc}
 8006abe:	bf00      	nop
 8006ac0:	20000578 	.word	0x20000578

08006ac4 <switchEncoder>:
		dir = 2;
	}
	return dir;
}

_Bool switchEncoder(void){
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b082      	sub	sp, #8
 8006ac8:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	_Bool detect = 0;
 8006aca:	2300      	movs	r3, #0
 8006acc:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(ENC_SW_GPIO_Port, ENC_SW_Pin)){
 8006ace:	2108      	movs	r1, #8
 8006ad0:	4810      	ldr	r0, [pc, #64]	; (8006b14 <switchEncoder+0x50>)
 8006ad2:	f001 fb67 	bl	80081a4 <HAL_GPIO_ReadPin>
 8006ad6:	4603      	mov	r3, r0
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d106      	bne.n	8006aea <switchEncoder+0x26>
		debounce = debounce << 1;
 8006adc:	4b0e      	ldr	r3, [pc, #56]	; (8006b18 <switchEncoder+0x54>)
 8006ade:	781b      	ldrb	r3, [r3, #0]
 8006ae0:	005b      	lsls	r3, r3, #1
 8006ae2:	b2da      	uxtb	r2, r3
 8006ae4:	4b0c      	ldr	r3, [pc, #48]	; (8006b18 <switchEncoder+0x54>)
 8006ae6:	701a      	strb	r2, [r3, #0]
 8006ae8:	e009      	b.n	8006afe <switchEncoder+0x3a>
	}
	else{
		debounce = (debounce << 1) | 1;
 8006aea:	4b0b      	ldr	r3, [pc, #44]	; (8006b18 <switchEncoder+0x54>)
 8006aec:	781b      	ldrb	r3, [r3, #0]
 8006aee:	005b      	lsls	r3, r3, #1
 8006af0:	b25b      	sxtb	r3, r3
 8006af2:	f043 0301 	orr.w	r3, r3, #1
 8006af6:	b25b      	sxtb	r3, r3
 8006af8:	b2da      	uxtb	r2, r3
 8006afa:	4b07      	ldr	r3, [pc, #28]	; (8006b18 <switchEncoder+0x54>)
 8006afc:	701a      	strb	r2, [r3, #0]
	}
	if(debounce==0x03){
 8006afe:	4b06      	ldr	r3, [pc, #24]	; (8006b18 <switchEncoder+0x54>)
 8006b00:	781b      	ldrb	r3, [r3, #0]
 8006b02:	2b03      	cmp	r3, #3
 8006b04:	d101      	bne.n	8006b0a <switchEncoder+0x46>
		detect = 1;
 8006b06:	2301      	movs	r3, #1
 8006b08:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 8006b0a:	79fb      	ldrb	r3, [r7, #7]
}
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	3708      	adds	r7, #8
 8006b10:	46bd      	mov	sp, r7
 8006b12:	bd80      	pop	{r7, pc}
 8006b14:	40020400 	.word	0x40020400
 8006b18:	20000028 	.word	0x20000028

08006b1c <encoderCW>:

_Bool encoderCW(void){
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	b082      	sub	sp, #8
 8006b20:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	_Bool detect = 0;
 8006b22:	2300      	movs	r3, #0
 8006b24:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(ENC_CLK_GPIO_Port, ENC_CLK_Pin)){
 8006b26:	2110      	movs	r1, #16
 8006b28:	4814      	ldr	r0, [pc, #80]	; (8006b7c <encoderCW+0x60>)
 8006b2a:	f001 fb3b 	bl	80081a4 <HAL_GPIO_ReadPin>
 8006b2e:	4603      	mov	r3, r0
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d106      	bne.n	8006b42 <encoderCW+0x26>
		debounce = debounce << 1;
 8006b34:	4b12      	ldr	r3, [pc, #72]	; (8006b80 <encoderCW+0x64>)
 8006b36:	781b      	ldrb	r3, [r3, #0]
 8006b38:	005b      	lsls	r3, r3, #1
 8006b3a:	b2da      	uxtb	r2, r3
 8006b3c:	4b10      	ldr	r3, [pc, #64]	; (8006b80 <encoderCW+0x64>)
 8006b3e:	701a      	strb	r2, [r3, #0]
 8006b40:	e009      	b.n	8006b56 <encoderCW+0x3a>
	}
	else{
		debounce = (debounce << 1) | 1;
 8006b42:	4b0f      	ldr	r3, [pc, #60]	; (8006b80 <encoderCW+0x64>)
 8006b44:	781b      	ldrb	r3, [r3, #0]
 8006b46:	005b      	lsls	r3, r3, #1
 8006b48:	b25b      	sxtb	r3, r3
 8006b4a:	f043 0301 	orr.w	r3, r3, #1
 8006b4e:	b25b      	sxtb	r3, r3
 8006b50:	b2da      	uxtb	r2, r3
 8006b52:	4b0b      	ldr	r3, [pc, #44]	; (8006b80 <encoderCW+0x64>)
 8006b54:	701a      	strb	r2, [r3, #0]
	}
	if(debounce == 0x03 && !HAL_GPIO_ReadPin(ENC_DT_GPIO_Port, ENC_DT_Pin)){
 8006b56:	4b0a      	ldr	r3, [pc, #40]	; (8006b80 <encoderCW+0x64>)
 8006b58:	781b      	ldrb	r3, [r3, #0]
 8006b5a:	2b03      	cmp	r3, #3
 8006b5c:	d108      	bne.n	8006b70 <encoderCW+0x54>
 8006b5e:	2120      	movs	r1, #32
 8006b60:	4806      	ldr	r0, [pc, #24]	; (8006b7c <encoderCW+0x60>)
 8006b62:	f001 fb1f 	bl	80081a4 <HAL_GPIO_ReadPin>
 8006b66:	4603      	mov	r3, r0
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d101      	bne.n	8006b70 <encoderCW+0x54>
		detect = 1;
 8006b6c:	2301      	movs	r3, #1
 8006b6e:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 8006b70:	79fb      	ldrb	r3, [r7, #7]
}
 8006b72:	4618      	mov	r0, r3
 8006b74:	3708      	adds	r7, #8
 8006b76:	46bd      	mov	sp, r7
 8006b78:	bd80      	pop	{r7, pc}
 8006b7a:	bf00      	nop
 8006b7c:	40020400 	.word	0x40020400
 8006b80:	20000029 	.word	0x20000029

08006b84 <encoderCCW>:

_Bool encoderCCW(void){
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b082      	sub	sp, #8
 8006b88:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	_Bool detect = 0;
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(ENC_CLK_GPIO_Port, ENC_CLK_Pin)){
 8006b8e:	2110      	movs	r1, #16
 8006b90:	4814      	ldr	r0, [pc, #80]	; (8006be4 <encoderCCW+0x60>)
 8006b92:	f001 fb07 	bl	80081a4 <HAL_GPIO_ReadPin>
 8006b96:	4603      	mov	r3, r0
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d106      	bne.n	8006baa <encoderCCW+0x26>
		debounce = debounce << 1;
 8006b9c:	4b12      	ldr	r3, [pc, #72]	; (8006be8 <encoderCCW+0x64>)
 8006b9e:	781b      	ldrb	r3, [r3, #0]
 8006ba0:	005b      	lsls	r3, r3, #1
 8006ba2:	b2da      	uxtb	r2, r3
 8006ba4:	4b10      	ldr	r3, [pc, #64]	; (8006be8 <encoderCCW+0x64>)
 8006ba6:	701a      	strb	r2, [r3, #0]
 8006ba8:	e009      	b.n	8006bbe <encoderCCW+0x3a>
	}
	else{
		debounce = (debounce << 1) | 1;
 8006baa:	4b0f      	ldr	r3, [pc, #60]	; (8006be8 <encoderCCW+0x64>)
 8006bac:	781b      	ldrb	r3, [r3, #0]
 8006bae:	005b      	lsls	r3, r3, #1
 8006bb0:	b25b      	sxtb	r3, r3
 8006bb2:	f043 0301 	orr.w	r3, r3, #1
 8006bb6:	b25b      	sxtb	r3, r3
 8006bb8:	b2da      	uxtb	r2, r3
 8006bba:	4b0b      	ldr	r3, [pc, #44]	; (8006be8 <encoderCCW+0x64>)
 8006bbc:	701a      	strb	r2, [r3, #0]
	}
	if(debounce == 0x03 && HAL_GPIO_ReadPin(ENC_DT_GPIO_Port, ENC_DT_Pin)){
 8006bbe:	4b0a      	ldr	r3, [pc, #40]	; (8006be8 <encoderCCW+0x64>)
 8006bc0:	781b      	ldrb	r3, [r3, #0]
 8006bc2:	2b03      	cmp	r3, #3
 8006bc4:	d108      	bne.n	8006bd8 <encoderCCW+0x54>
 8006bc6:	2120      	movs	r1, #32
 8006bc8:	4806      	ldr	r0, [pc, #24]	; (8006be4 <encoderCCW+0x60>)
 8006bca:	f001 faeb 	bl	80081a4 <HAL_GPIO_ReadPin>
 8006bce:	4603      	mov	r3, r0
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d001      	beq.n	8006bd8 <encoderCCW+0x54>
		detect = 1;
 8006bd4:	2301      	movs	r3, #1
 8006bd6:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 8006bd8:	79fb      	ldrb	r3, [r7, #7]
}
 8006bda:	4618      	mov	r0, r3
 8006bdc:	3708      	adds	r7, #8
 8006bde:	46bd      	mov	sp, r7
 8006be0:	bd80      	pop	{r7, pc}
 8006be2:	bf00      	nop
 8006be4:	40020400 	.word	0x40020400
 8006be8:	2000002a 	.word	0x2000002a

08006bec <switchDown>:
//		detect = 1;
//	}
//	return detect;
//}

_Bool switchDown(void){
 8006bec:	b580      	push	{r7, lr}
 8006bee:	b082      	sub	sp, #8
 8006bf0:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	_Bool detect = 0;
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(SW_DOWN_GPIO_Port, SW_DOWN_Pin)){
 8006bf6:	2108      	movs	r1, #8
 8006bf8:	4810      	ldr	r0, [pc, #64]	; (8006c3c <switchDown+0x50>)
 8006bfa:	f001 fad3 	bl	80081a4 <HAL_GPIO_ReadPin>
 8006bfe:	4603      	mov	r3, r0
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d106      	bne.n	8006c12 <switchDown+0x26>
		debounce = debounce << 1;
 8006c04:	4b0e      	ldr	r3, [pc, #56]	; (8006c40 <switchDown+0x54>)
 8006c06:	781b      	ldrb	r3, [r3, #0]
 8006c08:	005b      	lsls	r3, r3, #1
 8006c0a:	b2da      	uxtb	r2, r3
 8006c0c:	4b0c      	ldr	r3, [pc, #48]	; (8006c40 <switchDown+0x54>)
 8006c0e:	701a      	strb	r2, [r3, #0]
 8006c10:	e009      	b.n	8006c26 <switchDown+0x3a>
	}
	else{
		debounce = (debounce << 1) | 1;
 8006c12:	4b0b      	ldr	r3, [pc, #44]	; (8006c40 <switchDown+0x54>)
 8006c14:	781b      	ldrb	r3, [r3, #0]
 8006c16:	005b      	lsls	r3, r3, #1
 8006c18:	b25b      	sxtb	r3, r3
 8006c1a:	f043 0301 	orr.w	r3, r3, #1
 8006c1e:	b25b      	sxtb	r3, r3
 8006c20:	b2da      	uxtb	r2, r3
 8006c22:	4b07      	ldr	r3, [pc, #28]	; (8006c40 <switchDown+0x54>)
 8006c24:	701a      	strb	r2, [r3, #0]
	}
	if(debounce == 0x03){
 8006c26:	4b06      	ldr	r3, [pc, #24]	; (8006c40 <switchDown+0x54>)
 8006c28:	781b      	ldrb	r3, [r3, #0]
 8006c2a:	2b03      	cmp	r3, #3
 8006c2c:	d101      	bne.n	8006c32 <switchDown+0x46>
		detect = 1;
 8006c2e:	2301      	movs	r3, #1
 8006c30:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 8006c32:	79fb      	ldrb	r3, [r7, #7]
}
 8006c34:	4618      	mov	r0, r3
 8006c36:	3708      	adds	r7, #8
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	bd80      	pop	{r7, pc}
 8006c3c:	40020c00 	.word	0x40020c00
 8006c40:	2000002b 	.word	0x2000002b

08006c44 <switchLeft>:

_Bool switchLeft(void){
 8006c44:	b580      	push	{r7, lr}
 8006c46:	b082      	sub	sp, #8
 8006c48:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	_Bool detect = 0;
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(SW_LEFT_GPIO_Port, SW_LEFT_Pin)){
 8006c4e:	2110      	movs	r1, #16
 8006c50:	4810      	ldr	r0, [pc, #64]	; (8006c94 <switchLeft+0x50>)
 8006c52:	f001 faa7 	bl	80081a4 <HAL_GPIO_ReadPin>
 8006c56:	4603      	mov	r3, r0
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d106      	bne.n	8006c6a <switchLeft+0x26>
		debounce = debounce << 1;
 8006c5c:	4b0e      	ldr	r3, [pc, #56]	; (8006c98 <switchLeft+0x54>)
 8006c5e:	781b      	ldrb	r3, [r3, #0]
 8006c60:	005b      	lsls	r3, r3, #1
 8006c62:	b2da      	uxtb	r2, r3
 8006c64:	4b0c      	ldr	r3, [pc, #48]	; (8006c98 <switchLeft+0x54>)
 8006c66:	701a      	strb	r2, [r3, #0]
 8006c68:	e009      	b.n	8006c7e <switchLeft+0x3a>
	}
	else{
		debounce = (debounce << 1) | 1;
 8006c6a:	4b0b      	ldr	r3, [pc, #44]	; (8006c98 <switchLeft+0x54>)
 8006c6c:	781b      	ldrb	r3, [r3, #0]
 8006c6e:	005b      	lsls	r3, r3, #1
 8006c70:	b25b      	sxtb	r3, r3
 8006c72:	f043 0301 	orr.w	r3, r3, #1
 8006c76:	b25b      	sxtb	r3, r3
 8006c78:	b2da      	uxtb	r2, r3
 8006c7a:	4b07      	ldr	r3, [pc, #28]	; (8006c98 <switchLeft+0x54>)
 8006c7c:	701a      	strb	r2, [r3, #0]
	}
	if(debounce == 0x03){
 8006c7e:	4b06      	ldr	r3, [pc, #24]	; (8006c98 <switchLeft+0x54>)
 8006c80:	781b      	ldrb	r3, [r3, #0]
 8006c82:	2b03      	cmp	r3, #3
 8006c84:	d101      	bne.n	8006c8a <switchLeft+0x46>
		detect = 1;
 8006c86:	2301      	movs	r3, #1
 8006c88:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 8006c8a:	79fb      	ldrb	r3, [r7, #7]
}
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	3708      	adds	r7, #8
 8006c90:	46bd      	mov	sp, r7
 8006c92:	bd80      	pop	{r7, pc}
 8006c94:	40020c00 	.word	0x40020c00
 8006c98:	2000002c 	.word	0x2000002c

08006c9c <switchRight>:

_Bool switchRight(void){
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b082      	sub	sp, #8
 8006ca0:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	_Bool detect = 0;
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(SW_RIGHT_GPIO_Port, SW_RIGHT_Pin)){
 8006ca6:	2120      	movs	r1, #32
 8006ca8:	4810      	ldr	r0, [pc, #64]	; (8006cec <switchRight+0x50>)
 8006caa:	f001 fa7b 	bl	80081a4 <HAL_GPIO_ReadPin>
 8006cae:	4603      	mov	r3, r0
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d106      	bne.n	8006cc2 <switchRight+0x26>
		debounce = debounce << 1;
 8006cb4:	4b0e      	ldr	r3, [pc, #56]	; (8006cf0 <switchRight+0x54>)
 8006cb6:	781b      	ldrb	r3, [r3, #0]
 8006cb8:	005b      	lsls	r3, r3, #1
 8006cba:	b2da      	uxtb	r2, r3
 8006cbc:	4b0c      	ldr	r3, [pc, #48]	; (8006cf0 <switchRight+0x54>)
 8006cbe:	701a      	strb	r2, [r3, #0]
 8006cc0:	e009      	b.n	8006cd6 <switchRight+0x3a>
	}
	else{
		debounce = (debounce << 1) | 1;
 8006cc2:	4b0b      	ldr	r3, [pc, #44]	; (8006cf0 <switchRight+0x54>)
 8006cc4:	781b      	ldrb	r3, [r3, #0]
 8006cc6:	005b      	lsls	r3, r3, #1
 8006cc8:	b25b      	sxtb	r3, r3
 8006cca:	f043 0301 	orr.w	r3, r3, #1
 8006cce:	b25b      	sxtb	r3, r3
 8006cd0:	b2da      	uxtb	r2, r3
 8006cd2:	4b07      	ldr	r3, [pc, #28]	; (8006cf0 <switchRight+0x54>)
 8006cd4:	701a      	strb	r2, [r3, #0]
	}
	if(debounce == 0x03){
 8006cd6:	4b06      	ldr	r3, [pc, #24]	; (8006cf0 <switchRight+0x54>)
 8006cd8:	781b      	ldrb	r3, [r3, #0]
 8006cda:	2b03      	cmp	r3, #3
 8006cdc:	d101      	bne.n	8006ce2 <switchRight+0x46>
		detect = 1;
 8006cde:	2301      	movs	r3, #1
 8006ce0:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 8006ce2:	79fb      	ldrb	r3, [r7, #7]
}
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	3708      	adds	r7, #8
 8006ce8:	46bd      	mov	sp, r7
 8006cea:	bd80      	pop	{r7, pc}
 8006cec:	40020c00 	.word	0x40020c00
 8006cf0:	2000002d 	.word	0x2000002d

08006cf4 <switchUp>:
//_Bool pernahNol=0;
//uint32_t press;
_Bool longPress = 0;
_Bool flag = 0;

uint8_t switchUp(void){
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b082      	sub	sp, #8
 8006cf8:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	static uint32_t press;
	uint8_t detect = 0;
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(SW_UP_GPIO_Port, SW_UP_Pin)){
 8006cfe:	2104      	movs	r1, #4
 8006d00:	4826      	ldr	r0, [pc, #152]	; (8006d9c <switchUp+0xa8>)
 8006d02:	f001 fa4f 	bl	80081a4 <HAL_GPIO_ReadPin>
 8006d06:	4603      	mov	r3, r0
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d121      	bne.n	8006d50 <switchUp+0x5c>
		debounce = debounce << 1;
 8006d0c:	4b24      	ldr	r3, [pc, #144]	; (8006da0 <switchUp+0xac>)
 8006d0e:	781b      	ldrb	r3, [r3, #0]
 8006d10:	005b      	lsls	r3, r3, #1
 8006d12:	b2da      	uxtb	r2, r3
 8006d14:	4b22      	ldr	r3, [pc, #136]	; (8006da0 <switchUp+0xac>)
 8006d16:	701a      	strb	r2, [r3, #0]
		detect = 0;
 8006d18:	2300      	movs	r3, #0
 8006d1a:	71fb      	strb	r3, [r7, #7]
		if(!longPress){
 8006d1c:	4b21      	ldr	r3, [pc, #132]	; (8006da4 <switchUp+0xb0>)
 8006d1e:	781b      	ldrb	r3, [r3, #0]
 8006d20:	f083 0301 	eor.w	r3, r3, #1
 8006d24:	b2db      	uxtb	r3, r3
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d026      	beq.n	8006d78 <switchUp+0x84>
			press++;
 8006d2a:	4b1f      	ldr	r3, [pc, #124]	; (8006da8 <switchUp+0xb4>)
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	3301      	adds	r3, #1
 8006d30:	4a1d      	ldr	r2, [pc, #116]	; (8006da8 <switchUp+0xb4>)
 8006d32:	6013      	str	r3, [r2, #0]
			if(press > 1000000){
 8006d34:	4b1c      	ldr	r3, [pc, #112]	; (8006da8 <switchUp+0xb4>)
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	4a1c      	ldr	r2, [pc, #112]	; (8006dac <switchUp+0xb8>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d91c      	bls.n	8006d78 <switchUp+0x84>
				longPress = 1;
 8006d3e:	4b19      	ldr	r3, [pc, #100]	; (8006da4 <switchUp+0xb0>)
 8006d40:	2201      	movs	r2, #1
 8006d42:	701a      	strb	r2, [r3, #0]
				detect = 2;
 8006d44:	2302      	movs	r3, #2
 8006d46:	71fb      	strb	r3, [r7, #7]
				flag = 1;
 8006d48:	4b19      	ldr	r3, [pc, #100]	; (8006db0 <switchUp+0xbc>)
 8006d4a:	2201      	movs	r2, #1
 8006d4c:	701a      	strb	r2, [r3, #0]
 8006d4e:	e013      	b.n	8006d78 <switchUp+0x84>
			}
		}

	}
	else{
		debounce = (debounce << 1) | 1;
 8006d50:	4b13      	ldr	r3, [pc, #76]	; (8006da0 <switchUp+0xac>)
 8006d52:	781b      	ldrb	r3, [r3, #0]
 8006d54:	005b      	lsls	r3, r3, #1
 8006d56:	b25b      	sxtb	r3, r3
 8006d58:	f043 0301 	orr.w	r3, r3, #1
 8006d5c:	b25b      	sxtb	r3, r3
 8006d5e:	b2da      	uxtb	r2, r3
 8006d60:	4b0f      	ldr	r3, [pc, #60]	; (8006da0 <switchUp+0xac>)
 8006d62:	701a      	strb	r2, [r3, #0]
		if(debounce==0xFF){
 8006d64:	4b0e      	ldr	r3, [pc, #56]	; (8006da0 <switchUp+0xac>)
 8006d66:	781b      	ldrb	r3, [r3, #0]
 8006d68:	2bff      	cmp	r3, #255	; 0xff
 8006d6a:	d102      	bne.n	8006d72 <switchUp+0x7e>
			longPress = 0;
 8006d6c:	4b0d      	ldr	r3, [pc, #52]	; (8006da4 <switchUp+0xb0>)
 8006d6e:	2200      	movs	r2, #0
 8006d70:	701a      	strb	r2, [r3, #0]
		}
		press = 0;
 8006d72:	4b0d      	ldr	r3, [pc, #52]	; (8006da8 <switchUp+0xb4>)
 8006d74:	2200      	movs	r2, #0
 8006d76:	601a      	str	r2, [r3, #0]
	}

	if((debounce==0x03) && (!longPress)){
 8006d78:	4b09      	ldr	r3, [pc, #36]	; (8006da0 <switchUp+0xac>)
 8006d7a:	781b      	ldrb	r3, [r3, #0]
 8006d7c:	2b03      	cmp	r3, #3
 8006d7e:	d108      	bne.n	8006d92 <switchUp+0x9e>
 8006d80:	4b08      	ldr	r3, [pc, #32]	; (8006da4 <switchUp+0xb0>)
 8006d82:	781b      	ldrb	r3, [r3, #0]
 8006d84:	f083 0301 	eor.w	r3, r3, #1
 8006d88:	b2db      	uxtb	r3, r3
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d001      	beq.n	8006d92 <switchUp+0x9e>
		detect = 1;
 8006d8e:	2301      	movs	r3, #1
 8006d90:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 8006d92:	79fb      	ldrb	r3, [r7, #7]
}
 8006d94:	4618      	mov	r0, r3
 8006d96:	3708      	adds	r7, #8
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	bd80      	pop	{r7, pc}
 8006d9c:	40020c00 	.word	0x40020c00
 8006da0:	2000002e 	.word	0x2000002e
 8006da4:	200004ce 	.word	0x200004ce
 8006da8:	200004d0 	.word	0x200004d0
 8006dac:	000f4240 	.word	0x000f4240
 8006db0:	200004cf 	.word	0x200004cf

08006db4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006db4:	b480      	push	{r7}
 8006db6:	b083      	sub	sp, #12
 8006db8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006dba:	2300      	movs	r3, #0
 8006dbc:	607b      	str	r3, [r7, #4]
 8006dbe:	4b10      	ldr	r3, [pc, #64]	; (8006e00 <HAL_MspInit+0x4c>)
 8006dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006dc2:	4a0f      	ldr	r2, [pc, #60]	; (8006e00 <HAL_MspInit+0x4c>)
 8006dc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006dc8:	6453      	str	r3, [r2, #68]	; 0x44
 8006dca:	4b0d      	ldr	r3, [pc, #52]	; (8006e00 <HAL_MspInit+0x4c>)
 8006dcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006dce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006dd2:	607b      	str	r3, [r7, #4]
 8006dd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006dd6:	2300      	movs	r3, #0
 8006dd8:	603b      	str	r3, [r7, #0]
 8006dda:	4b09      	ldr	r3, [pc, #36]	; (8006e00 <HAL_MspInit+0x4c>)
 8006ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dde:	4a08      	ldr	r2, [pc, #32]	; (8006e00 <HAL_MspInit+0x4c>)
 8006de0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006de4:	6413      	str	r3, [r2, #64]	; 0x40
 8006de6:	4b06      	ldr	r3, [pc, #24]	; (8006e00 <HAL_MspInit+0x4c>)
 8006de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006dee:	603b      	str	r3, [r7, #0]
 8006df0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006df2:	bf00      	nop
 8006df4:	370c      	adds	r7, #12
 8006df6:	46bd      	mov	sp, r7
 8006df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfc:	4770      	bx	lr
 8006dfe:	bf00      	nop
 8006e00:	40023800 	.word	0x40023800

08006e04 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8006e04:	b580      	push	{r7, lr}
 8006e06:	b08c      	sub	sp, #48	; 0x30
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006e0c:	f107 031c 	add.w	r3, r7, #28
 8006e10:	2200      	movs	r2, #0
 8006e12:	601a      	str	r2, [r3, #0]
 8006e14:	605a      	str	r2, [r3, #4]
 8006e16:	609a      	str	r2, [r3, #8]
 8006e18:	60da      	str	r2, [r3, #12]
 8006e1a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4a42      	ldr	r2, [pc, #264]	; (8006f2c <HAL_I2C_MspInit+0x128>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d12c      	bne.n	8006e80 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006e26:	2300      	movs	r3, #0
 8006e28:	61bb      	str	r3, [r7, #24]
 8006e2a:	4b41      	ldr	r3, [pc, #260]	; (8006f30 <HAL_I2C_MspInit+0x12c>)
 8006e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e2e:	4a40      	ldr	r2, [pc, #256]	; (8006f30 <HAL_I2C_MspInit+0x12c>)
 8006e30:	f043 0302 	orr.w	r3, r3, #2
 8006e34:	6313      	str	r3, [r2, #48]	; 0x30
 8006e36:	4b3e      	ldr	r3, [pc, #248]	; (8006f30 <HAL_I2C_MspInit+0x12c>)
 8006e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e3a:	f003 0302 	and.w	r3, r3, #2
 8006e3e:	61bb      	str	r3, [r7, #24]
 8006e40:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006e42:	23c0      	movs	r3, #192	; 0xc0
 8006e44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006e46:	2312      	movs	r3, #18
 8006e48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006e4e:	2303      	movs	r3, #3
 8006e50:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8006e52:	2304      	movs	r3, #4
 8006e54:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006e56:	f107 031c 	add.w	r3, r7, #28
 8006e5a:	4619      	mov	r1, r3
 8006e5c:	4835      	ldr	r0, [pc, #212]	; (8006f34 <HAL_I2C_MspInit+0x130>)
 8006e5e:	f001 f807 	bl	8007e70 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8006e62:	2300      	movs	r3, #0
 8006e64:	617b      	str	r3, [r7, #20]
 8006e66:	4b32      	ldr	r3, [pc, #200]	; (8006f30 <HAL_I2C_MspInit+0x12c>)
 8006e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e6a:	4a31      	ldr	r2, [pc, #196]	; (8006f30 <HAL_I2C_MspInit+0x12c>)
 8006e6c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006e70:	6413      	str	r3, [r2, #64]	; 0x40
 8006e72:	4b2f      	ldr	r3, [pc, #188]	; (8006f30 <HAL_I2C_MspInit+0x12c>)
 8006e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e76:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006e7a:	617b      	str	r3, [r7, #20]
 8006e7c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8006e7e:	e050      	b.n	8006f22 <HAL_I2C_MspInit+0x11e>
  else if(hi2c->Instance==I2C3)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	4a2c      	ldr	r2, [pc, #176]	; (8006f38 <HAL_I2C_MspInit+0x134>)
 8006e86:	4293      	cmp	r3, r2
 8006e88:	d14b      	bne.n	8006f22 <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	613b      	str	r3, [r7, #16]
 8006e8e:	4b28      	ldr	r3, [pc, #160]	; (8006f30 <HAL_I2C_MspInit+0x12c>)
 8006e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e92:	4a27      	ldr	r2, [pc, #156]	; (8006f30 <HAL_I2C_MspInit+0x12c>)
 8006e94:	f043 0304 	orr.w	r3, r3, #4
 8006e98:	6313      	str	r3, [r2, #48]	; 0x30
 8006e9a:	4b25      	ldr	r3, [pc, #148]	; (8006f30 <HAL_I2C_MspInit+0x12c>)
 8006e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e9e:	f003 0304 	and.w	r3, r3, #4
 8006ea2:	613b      	str	r3, [r7, #16]
 8006ea4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	60fb      	str	r3, [r7, #12]
 8006eaa:	4b21      	ldr	r3, [pc, #132]	; (8006f30 <HAL_I2C_MspInit+0x12c>)
 8006eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006eae:	4a20      	ldr	r2, [pc, #128]	; (8006f30 <HAL_I2C_MspInit+0x12c>)
 8006eb0:	f043 0301 	orr.w	r3, r3, #1
 8006eb4:	6313      	str	r3, [r2, #48]	; 0x30
 8006eb6:	4b1e      	ldr	r3, [pc, #120]	; (8006f30 <HAL_I2C_MspInit+0x12c>)
 8006eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006eba:	f003 0301 	and.w	r3, r3, #1
 8006ebe:	60fb      	str	r3, [r7, #12]
 8006ec0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8006ec2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006ec6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006ec8:	2312      	movs	r3, #18
 8006eca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006ecc:	2301      	movs	r3, #1
 8006ece:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006ed0:	2303      	movs	r3, #3
 8006ed2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8006ed4:	2304      	movs	r3, #4
 8006ed6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006ed8:	f107 031c 	add.w	r3, r7, #28
 8006edc:	4619      	mov	r1, r3
 8006ede:	4817      	ldr	r0, [pc, #92]	; (8006f3c <HAL_I2C_MspInit+0x138>)
 8006ee0:	f000 ffc6 	bl	8007e70 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8006ee4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006ee8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006eea:	2312      	movs	r3, #18
 8006eec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006eee:	2301      	movs	r3, #1
 8006ef0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006ef2:	2303      	movs	r3, #3
 8006ef4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8006ef6:	2304      	movs	r3, #4
 8006ef8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006efa:	f107 031c 	add.w	r3, r7, #28
 8006efe:	4619      	mov	r1, r3
 8006f00:	480f      	ldr	r0, [pc, #60]	; (8006f40 <HAL_I2C_MspInit+0x13c>)
 8006f02:	f000 ffb5 	bl	8007e70 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8006f06:	2300      	movs	r3, #0
 8006f08:	60bb      	str	r3, [r7, #8]
 8006f0a:	4b09      	ldr	r3, [pc, #36]	; (8006f30 <HAL_I2C_MspInit+0x12c>)
 8006f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f0e:	4a08      	ldr	r2, [pc, #32]	; (8006f30 <HAL_I2C_MspInit+0x12c>)
 8006f10:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006f14:	6413      	str	r3, [r2, #64]	; 0x40
 8006f16:	4b06      	ldr	r3, [pc, #24]	; (8006f30 <HAL_I2C_MspInit+0x12c>)
 8006f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f1a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006f1e:	60bb      	str	r3, [r7, #8]
 8006f20:	68bb      	ldr	r3, [r7, #8]
}
 8006f22:	bf00      	nop
 8006f24:	3730      	adds	r7, #48	; 0x30
 8006f26:	46bd      	mov	sp, r7
 8006f28:	bd80      	pop	{r7, pc}
 8006f2a:	bf00      	nop
 8006f2c:	40005400 	.word	0x40005400
 8006f30:	40023800 	.word	0x40023800
 8006f34:	40020400 	.word	0x40020400
 8006f38:	40005c00 	.word	0x40005c00
 8006f3c:	40020800 	.word	0x40020800
 8006f40:	40020000 	.word	0x40020000

08006f44 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	b08a      	sub	sp, #40	; 0x28
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006f4c:	f107 0314 	add.w	r3, r7, #20
 8006f50:	2200      	movs	r2, #0
 8006f52:	601a      	str	r2, [r3, #0]
 8006f54:	605a      	str	r2, [r3, #4]
 8006f56:	609a      	str	r2, [r3, #8]
 8006f58:	60da      	str	r2, [r3, #12]
 8006f5a:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	4a61      	ldr	r2, [pc, #388]	; (80070e8 <HAL_I2S_MspInit+0x1a4>)
 8006f62:	4293      	cmp	r3, r2
 8006f64:	f040 80bc 	bne.w	80070e0 <HAL_I2S_MspInit+0x19c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8006f68:	2300      	movs	r3, #0
 8006f6a:	613b      	str	r3, [r7, #16]
 8006f6c:	4b5f      	ldr	r3, [pc, #380]	; (80070ec <HAL_I2S_MspInit+0x1a8>)
 8006f6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f70:	4a5e      	ldr	r2, [pc, #376]	; (80070ec <HAL_I2S_MspInit+0x1a8>)
 8006f72:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006f76:	6413      	str	r3, [r2, #64]	; 0x40
 8006f78:	4b5c      	ldr	r3, [pc, #368]	; (80070ec <HAL_I2S_MspInit+0x1a8>)
 8006f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f7c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006f80:	613b      	str	r3, [r7, #16]
 8006f82:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006f84:	2300      	movs	r3, #0
 8006f86:	60fb      	str	r3, [r7, #12]
 8006f88:	4b58      	ldr	r3, [pc, #352]	; (80070ec <HAL_I2S_MspInit+0x1a8>)
 8006f8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f8c:	4a57      	ldr	r2, [pc, #348]	; (80070ec <HAL_I2S_MspInit+0x1a8>)
 8006f8e:	f043 0304 	orr.w	r3, r3, #4
 8006f92:	6313      	str	r3, [r2, #48]	; 0x30
 8006f94:	4b55      	ldr	r3, [pc, #340]	; (80070ec <HAL_I2S_MspInit+0x1a8>)
 8006f96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f98:	f003 0304 	and.w	r3, r3, #4
 8006f9c:	60fb      	str	r3, [r7, #12]
 8006f9e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	60bb      	str	r3, [r7, #8]
 8006fa4:	4b51      	ldr	r3, [pc, #324]	; (80070ec <HAL_I2S_MspInit+0x1a8>)
 8006fa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fa8:	4a50      	ldr	r2, [pc, #320]	; (80070ec <HAL_I2S_MspInit+0x1a8>)
 8006faa:	f043 0302 	orr.w	r3, r3, #2
 8006fae:	6313      	str	r3, [r2, #48]	; 0x30
 8006fb0:	4b4e      	ldr	r3, [pc, #312]	; (80070ec <HAL_I2S_MspInit+0x1a8>)
 8006fb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fb4:	f003 0302 	and.w	r3, r3, #2
 8006fb8:	60bb      	str	r3, [r7, #8]
 8006fba:	68bb      	ldr	r3, [r7, #8]
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    PC6     ------> I2S2_MCK 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006fbc:	2304      	movs	r3, #4
 8006fbe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006fc0:	2302      	movs	r3, #2
 8006fc2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006fc8:	2300      	movs	r3, #0
 8006fca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 8006fcc:	2306      	movs	r3, #6
 8006fce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006fd0:	f107 0314 	add.w	r3, r7, #20
 8006fd4:	4619      	mov	r1, r3
 8006fd6:	4846      	ldr	r0, [pc, #280]	; (80070f0 <HAL_I2S_MspInit+0x1ac>)
 8006fd8:	f000 ff4a 	bl	8007e70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 8006fdc:	2348      	movs	r3, #72	; 0x48
 8006fde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006fe0:	2302      	movs	r3, #2
 8006fe2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006fe8:	2300      	movs	r3, #0
 8006fea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006fec:	2305      	movs	r3, #5
 8006fee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006ff0:	f107 0314 	add.w	r3, r7, #20
 8006ff4:	4619      	mov	r1, r3
 8006ff6:	483e      	ldr	r0, [pc, #248]	; (80070f0 <HAL_I2S_MspInit+0x1ac>)
 8006ff8:	f000 ff3a 	bl	8007e70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8006ffc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8007000:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007002:	2302      	movs	r3, #2
 8007004:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007006:	2300      	movs	r3, #0
 8007008:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800700a:	2300      	movs	r3, #0
 800700c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800700e:	2305      	movs	r3, #5
 8007010:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007012:	f107 0314 	add.w	r3, r7, #20
 8007016:	4619      	mov	r1, r3
 8007018:	4836      	ldr	r0, [pc, #216]	; (80070f4 <HAL_I2S_MspInit+0x1b0>)
 800701a:	f000 ff29 	bl	8007e70 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 800701e:	4b36      	ldr	r3, [pc, #216]	; (80070f8 <HAL_I2S_MspInit+0x1b4>)
 8007020:	4a36      	ldr	r2, [pc, #216]	; (80070fc <HAL_I2S_MspInit+0x1b8>)
 8007022:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8007024:	4b34      	ldr	r3, [pc, #208]	; (80070f8 <HAL_I2S_MspInit+0x1b4>)
 8007026:	2200      	movs	r2, #0
 8007028:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800702a:	4b33      	ldr	r3, [pc, #204]	; (80070f8 <HAL_I2S_MspInit+0x1b4>)
 800702c:	2240      	movs	r2, #64	; 0x40
 800702e:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007030:	4b31      	ldr	r3, [pc, #196]	; (80070f8 <HAL_I2S_MspInit+0x1b4>)
 8007032:	2200      	movs	r2, #0
 8007034:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8007036:	4b30      	ldr	r3, [pc, #192]	; (80070f8 <HAL_I2S_MspInit+0x1b4>)
 8007038:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800703c:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800703e:	4b2e      	ldr	r3, [pc, #184]	; (80070f8 <HAL_I2S_MspInit+0x1b4>)
 8007040:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007044:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8007046:	4b2c      	ldr	r3, [pc, #176]	; (80070f8 <HAL_I2S_MspInit+0x1b4>)
 8007048:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800704c:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
 800704e:	4b2a      	ldr	r3, [pc, #168]	; (80070f8 <HAL_I2S_MspInit+0x1b4>)
 8007050:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007054:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8007056:	4b28      	ldr	r3, [pc, #160]	; (80070f8 <HAL_I2S_MspInit+0x1b4>)
 8007058:	2200      	movs	r2, #0
 800705a:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800705c:	4b26      	ldr	r3, [pc, #152]	; (80070f8 <HAL_I2S_MspInit+0x1b4>)
 800705e:	2200      	movs	r2, #0
 8007060:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8007062:	4825      	ldr	r0, [pc, #148]	; (80070f8 <HAL_I2S_MspInit+0x1b4>)
 8007064:	f000 fb6c 	bl	8007740 <HAL_DMA_Init>
 8007068:	4603      	mov	r3, r0
 800706a:	2b00      	cmp	r3, #0
 800706c:	d001      	beq.n	8007072 <HAL_I2S_MspInit+0x12e>
    {
      Error_Handler();
 800706e:	f7fd fadf 	bl	8004630 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi2_tx);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	4a20      	ldr	r2, [pc, #128]	; (80070f8 <HAL_I2S_MspInit+0x1b4>)
 8007076:	639a      	str	r2, [r3, #56]	; 0x38
 8007078:	4a1f      	ldr	r2, [pc, #124]	; (80070f8 <HAL_I2S_MspInit+0x1b4>)
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2S2_EXT_RX Init */
    hdma_i2s2_ext_rx.Instance = DMA1_Stream3;
 800707e:	4b20      	ldr	r3, [pc, #128]	; (8007100 <HAL_I2S_MspInit+0x1bc>)
 8007080:	4a20      	ldr	r2, [pc, #128]	; (8007104 <HAL_I2S_MspInit+0x1c0>)
 8007082:	601a      	str	r2, [r3, #0]
    hdma_i2s2_ext_rx.Init.Channel = DMA_CHANNEL_3;
 8007084:	4b1e      	ldr	r3, [pc, #120]	; (8007100 <HAL_I2S_MspInit+0x1bc>)
 8007086:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 800708a:	605a      	str	r2, [r3, #4]
    hdma_i2s2_ext_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800708c:	4b1c      	ldr	r3, [pc, #112]	; (8007100 <HAL_I2S_MspInit+0x1bc>)
 800708e:	2200      	movs	r2, #0
 8007090:	609a      	str	r2, [r3, #8]
    hdma_i2s2_ext_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007092:	4b1b      	ldr	r3, [pc, #108]	; (8007100 <HAL_I2S_MspInit+0x1bc>)
 8007094:	2200      	movs	r2, #0
 8007096:	60da      	str	r2, [r3, #12]
    hdma_i2s2_ext_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007098:	4b19      	ldr	r3, [pc, #100]	; (8007100 <HAL_I2S_MspInit+0x1bc>)
 800709a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800709e:	611a      	str	r2, [r3, #16]
    hdma_i2s2_ext_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80070a0:	4b17      	ldr	r3, [pc, #92]	; (8007100 <HAL_I2S_MspInit+0x1bc>)
 80070a2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80070a6:	615a      	str	r2, [r3, #20]
    hdma_i2s2_ext_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80070a8:	4b15      	ldr	r3, [pc, #84]	; (8007100 <HAL_I2S_MspInit+0x1bc>)
 80070aa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80070ae:	619a      	str	r2, [r3, #24]
    hdma_i2s2_ext_rx.Init.Mode = DMA_CIRCULAR;
 80070b0:	4b13      	ldr	r3, [pc, #76]	; (8007100 <HAL_I2S_MspInit+0x1bc>)
 80070b2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80070b6:	61da      	str	r2, [r3, #28]
    hdma_i2s2_ext_rx.Init.Priority = DMA_PRIORITY_LOW;
 80070b8:	4b11      	ldr	r3, [pc, #68]	; (8007100 <HAL_I2S_MspInit+0x1bc>)
 80070ba:	2200      	movs	r2, #0
 80070bc:	621a      	str	r2, [r3, #32]
    hdma_i2s2_ext_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80070be:	4b10      	ldr	r3, [pc, #64]	; (8007100 <HAL_I2S_MspInit+0x1bc>)
 80070c0:	2200      	movs	r2, #0
 80070c2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2s2_ext_rx) != HAL_OK)
 80070c4:	480e      	ldr	r0, [pc, #56]	; (8007100 <HAL_I2S_MspInit+0x1bc>)
 80070c6:	f000 fb3b 	bl	8007740 <HAL_DMA_Init>
 80070ca:	4603      	mov	r3, r0
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d001      	beq.n	80070d4 <HAL_I2S_MspInit+0x190>
    {
      Error_Handler();
 80070d0:	f7fd faae 	bl	8004630 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_i2s2_ext_rx);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	4a0a      	ldr	r2, [pc, #40]	; (8007100 <HAL_I2S_MspInit+0x1bc>)
 80070d8:	63da      	str	r2, [r3, #60]	; 0x3c
 80070da:	4a09      	ldr	r2, [pc, #36]	; (8007100 <HAL_I2S_MspInit+0x1bc>)
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80070e0:	bf00      	nop
 80070e2:	3728      	adds	r7, #40	; 0x28
 80070e4:	46bd      	mov	sp, r7
 80070e6:	bd80      	pop	{r7, pc}
 80070e8:	40003800 	.word	0x40003800
 80070ec:	40023800 	.word	0x40023800
 80070f0:	40020800 	.word	0x40020800
 80070f4:	40020400 	.word	0x40020400
 80070f8:	20000c8c 	.word	0x20000c8c
 80070fc:	40026070 	.word	0x40026070
 8007100:	20000c2c 	.word	0x20000c2c
 8007104:	40026058 	.word	0x40026058

08007108 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b08a      	sub	sp, #40	; 0x28
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007110:	f107 0314 	add.w	r3, r7, #20
 8007114:	2200      	movs	r2, #0
 8007116:	601a      	str	r2, [r3, #0]
 8007118:	605a      	str	r2, [r3, #4]
 800711a:	609a      	str	r2, [r3, #8]
 800711c:	60da      	str	r2, [r3, #12]
 800711e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	4a4c      	ldr	r2, [pc, #304]	; (8007258 <HAL_UART_MspInit+0x150>)
 8007126:	4293      	cmp	r3, r2
 8007128:	f040 8092 	bne.w	8007250 <HAL_UART_MspInit+0x148>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800712c:	2300      	movs	r3, #0
 800712e:	613b      	str	r3, [r7, #16]
 8007130:	4b4a      	ldr	r3, [pc, #296]	; (800725c <HAL_UART_MspInit+0x154>)
 8007132:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007134:	4a49      	ldr	r2, [pc, #292]	; (800725c <HAL_UART_MspInit+0x154>)
 8007136:	f043 0310 	orr.w	r3, r3, #16
 800713a:	6453      	str	r3, [r2, #68]	; 0x44
 800713c:	4b47      	ldr	r3, [pc, #284]	; (800725c <HAL_UART_MspInit+0x154>)
 800713e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007140:	f003 0310 	and.w	r3, r3, #16
 8007144:	613b      	str	r3, [r7, #16]
 8007146:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007148:	2300      	movs	r3, #0
 800714a:	60fb      	str	r3, [r7, #12]
 800714c:	4b43      	ldr	r3, [pc, #268]	; (800725c <HAL_UART_MspInit+0x154>)
 800714e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007150:	4a42      	ldr	r2, [pc, #264]	; (800725c <HAL_UART_MspInit+0x154>)
 8007152:	f043 0301 	orr.w	r3, r3, #1
 8007156:	6313      	str	r3, [r2, #48]	; 0x30
 8007158:	4b40      	ldr	r3, [pc, #256]	; (800725c <HAL_UART_MspInit+0x154>)
 800715a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800715c:	f003 0301 	and.w	r3, r3, #1
 8007160:	60fb      	str	r3, [r7, #12]
 8007162:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8007164:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8007168:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800716a:	2302      	movs	r3, #2
 800716c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800716e:	2301      	movs	r3, #1
 8007170:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007172:	2303      	movs	r3, #3
 8007174:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8007176:	2307      	movs	r3, #7
 8007178:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800717a:	f107 0314 	add.w	r3, r7, #20
 800717e:	4619      	mov	r1, r3
 8007180:	4837      	ldr	r0, [pc, #220]	; (8007260 <HAL_UART_MspInit+0x158>)
 8007182:	f000 fe75 	bl	8007e70 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8007186:	4b37      	ldr	r3, [pc, #220]	; (8007264 <HAL_UART_MspInit+0x15c>)
 8007188:	4a37      	ldr	r2, [pc, #220]	; (8007268 <HAL_UART_MspInit+0x160>)
 800718a:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 800718c:	4b35      	ldr	r3, [pc, #212]	; (8007264 <HAL_UART_MspInit+0x15c>)
 800718e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007192:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007194:	4b33      	ldr	r3, [pc, #204]	; (8007264 <HAL_UART_MspInit+0x15c>)
 8007196:	2240      	movs	r2, #64	; 0x40
 8007198:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800719a:	4b32      	ldr	r3, [pc, #200]	; (8007264 <HAL_UART_MspInit+0x15c>)
 800719c:	2200      	movs	r2, #0
 800719e:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80071a0:	4b30      	ldr	r3, [pc, #192]	; (8007264 <HAL_UART_MspInit+0x15c>)
 80071a2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80071a6:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80071a8:	4b2e      	ldr	r3, [pc, #184]	; (8007264 <HAL_UART_MspInit+0x15c>)
 80071aa:	2200      	movs	r2, #0
 80071ac:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80071ae:	4b2d      	ldr	r3, [pc, #180]	; (8007264 <HAL_UART_MspInit+0x15c>)
 80071b0:	2200      	movs	r2, #0
 80071b2:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_CIRCULAR;
 80071b4:	4b2b      	ldr	r3, [pc, #172]	; (8007264 <HAL_UART_MspInit+0x15c>)
 80071b6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80071ba:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80071bc:	4b29      	ldr	r3, [pc, #164]	; (8007264 <HAL_UART_MspInit+0x15c>)
 80071be:	2200      	movs	r2, #0
 80071c0:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80071c2:	4b28      	ldr	r3, [pc, #160]	; (8007264 <HAL_UART_MspInit+0x15c>)
 80071c4:	2200      	movs	r2, #0
 80071c6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80071c8:	4826      	ldr	r0, [pc, #152]	; (8007264 <HAL_UART_MspInit+0x15c>)
 80071ca:	f000 fab9 	bl	8007740 <HAL_DMA_Init>
 80071ce:	4603      	mov	r3, r0
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d001      	beq.n	80071d8 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 80071d4:	f7fd fa2c 	bl	8004630 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	4a22      	ldr	r2, [pc, #136]	; (8007264 <HAL_UART_MspInit+0x15c>)
 80071dc:	631a      	str	r2, [r3, #48]	; 0x30
 80071de:	4a21      	ldr	r2, [pc, #132]	; (8007264 <HAL_UART_MspInit+0x15c>)
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80071e4:	4b21      	ldr	r3, [pc, #132]	; (800726c <HAL_UART_MspInit+0x164>)
 80071e6:	4a22      	ldr	r2, [pc, #136]	; (8007270 <HAL_UART_MspInit+0x168>)
 80071e8:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80071ea:	4b20      	ldr	r3, [pc, #128]	; (800726c <HAL_UART_MspInit+0x164>)
 80071ec:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80071f0:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80071f2:	4b1e      	ldr	r3, [pc, #120]	; (800726c <HAL_UART_MspInit+0x164>)
 80071f4:	2200      	movs	r2, #0
 80071f6:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80071f8:	4b1c      	ldr	r3, [pc, #112]	; (800726c <HAL_UART_MspInit+0x164>)
 80071fa:	2200      	movs	r2, #0
 80071fc:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80071fe:	4b1b      	ldr	r3, [pc, #108]	; (800726c <HAL_UART_MspInit+0x164>)
 8007200:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007204:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007206:	4b19      	ldr	r3, [pc, #100]	; (800726c <HAL_UART_MspInit+0x164>)
 8007208:	2200      	movs	r2, #0
 800720a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800720c:	4b17      	ldr	r3, [pc, #92]	; (800726c <HAL_UART_MspInit+0x164>)
 800720e:	2200      	movs	r2, #0
 8007210:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8007212:	4b16      	ldr	r3, [pc, #88]	; (800726c <HAL_UART_MspInit+0x164>)
 8007214:	2200      	movs	r2, #0
 8007216:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8007218:	4b14      	ldr	r3, [pc, #80]	; (800726c <HAL_UART_MspInit+0x164>)
 800721a:	2200      	movs	r2, #0
 800721c:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800721e:	4b13      	ldr	r3, [pc, #76]	; (800726c <HAL_UART_MspInit+0x164>)
 8007220:	2200      	movs	r2, #0
 8007222:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8007224:	4811      	ldr	r0, [pc, #68]	; (800726c <HAL_UART_MspInit+0x164>)
 8007226:	f000 fa8b 	bl	8007740 <HAL_DMA_Init>
 800722a:	4603      	mov	r3, r0
 800722c:	2b00      	cmp	r3, #0
 800722e:	d001      	beq.n	8007234 <HAL_UART_MspInit+0x12c>
    {
      Error_Handler();
 8007230:	f7fd f9fe 	bl	8004630 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	4a0d      	ldr	r2, [pc, #52]	; (800726c <HAL_UART_MspInit+0x164>)
 8007238:	635a      	str	r2, [r3, #52]	; 0x34
 800723a:	4a0c      	ldr	r2, [pc, #48]	; (800726c <HAL_UART_MspInit+0x164>)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8007240:	2200      	movs	r2, #0
 8007242:	2100      	movs	r1, #0
 8007244:	2025      	movs	r0, #37	; 0x25
 8007246:	f000 fa44 	bl	80076d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800724a:	2025      	movs	r0, #37	; 0x25
 800724c:	f000 fa5d 	bl	800770a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8007250:	bf00      	nop
 8007252:	3728      	adds	r7, #40	; 0x28
 8007254:	46bd      	mov	sp, r7
 8007256:	bd80      	pop	{r7, pc}
 8007258:	40011000 	.word	0x40011000
 800725c:	40023800 	.word	0x40023800
 8007260:	40020000 	.word	0x40020000
 8007264:	20000660 	.word	0x20000660
 8007268:	400264b8 	.word	0x400264b8
 800726c:	200006c8 	.word	0x200006c8
 8007270:	40026440 	.word	0x40026440

08007274 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007274:	b480      	push	{r7}
 8007276:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8007278:	bf00      	nop
 800727a:	46bd      	mov	sp, r7
 800727c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007280:	4770      	bx	lr

08007282 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007282:	b480      	push	{r7}
 8007284:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007286:	e7fe      	b.n	8007286 <HardFault_Handler+0x4>

08007288 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007288:	b480      	push	{r7}
 800728a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800728c:	e7fe      	b.n	800728c <MemManage_Handler+0x4>

0800728e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800728e:	b480      	push	{r7}
 8007290:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007292:	e7fe      	b.n	8007292 <BusFault_Handler+0x4>

08007294 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007294:	b480      	push	{r7}
 8007296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007298:	e7fe      	b.n	8007298 <UsageFault_Handler+0x4>

0800729a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800729a:	b480      	push	{r7}
 800729c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800729e:	bf00      	nop
 80072a0:	46bd      	mov	sp, r7
 80072a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a6:	4770      	bx	lr

080072a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80072a8:	b480      	push	{r7}
 80072aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80072ac:	bf00      	nop
 80072ae:	46bd      	mov	sp, r7
 80072b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b4:	4770      	bx	lr

080072b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80072b6:	b480      	push	{r7}
 80072b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80072ba:	bf00      	nop
 80072bc:	46bd      	mov	sp, r7
 80072be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c2:	4770      	bx	lr

080072c4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80072c4:	b580      	push	{r7, lr}
 80072c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80072c8:	f000 f8e6 	bl	8007498 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80072cc:	bf00      	nop
 80072ce:	bd80      	pop	{r7, pc}

080072d0 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2s2_ext_rx);
 80072d4:	4802      	ldr	r0, [pc, #8]	; (80072e0 <DMA1_Stream3_IRQHandler+0x10>)
 80072d6:	f000 fb63 	bl	80079a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80072da:	bf00      	nop
 80072dc:	bd80      	pop	{r7, pc}
 80072de:	bf00      	nop
 80072e0:	20000c2c 	.word	0x20000c2c

080072e4 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80072e8:	4802      	ldr	r0, [pc, #8]	; (80072f4 <DMA1_Stream4_IRQHandler+0x10>)
 80072ea:	f000 fb59 	bl	80079a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80072ee:	bf00      	nop
 80072f0:	bd80      	pop	{r7, pc}
 80072f2:	bf00      	nop
 80072f4:	20000c8c 	.word	0x20000c8c

080072f8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80072f8:	b580      	push	{r7, lr}
 80072fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80072fc:	4802      	ldr	r0, [pc, #8]	; (8007308 <USART1_IRQHandler+0x10>)
 80072fe:	f003 fe83 	bl	800b008 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8007302:	bf00      	nop
 8007304:	bd80      	pop	{r7, pc}
 8007306:	bf00      	nop
 8007308:	20000740 	.word	0x20000740

0800730c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800730c:	b580      	push	{r7, lr}
 800730e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8007310:	4802      	ldr	r0, [pc, #8]	; (800731c <DMA2_Stream2_IRQHandler+0x10>)
 8007312:	f000 fb45 	bl	80079a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8007316:	bf00      	nop
 8007318:	bd80      	pop	{r7, pc}
 800731a:	bf00      	nop
 800731c:	200006c8 	.word	0x200006c8

08007320 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8007320:	b580      	push	{r7, lr}
 8007322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8007324:	4802      	ldr	r0, [pc, #8]	; (8007330 <DMA2_Stream7_IRQHandler+0x10>)
 8007326:	f000 fb3b 	bl	80079a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 800732a:	bf00      	nop
 800732c:	bd80      	pop	{r7, pc}
 800732e:	bf00      	nop
 8007330:	20000660 	.word	0x20000660

08007334 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007334:	b480      	push	{r7}
 8007336:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007338:	4b16      	ldr	r3, [pc, #88]	; (8007394 <SystemInit+0x60>)
 800733a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800733e:	4a15      	ldr	r2, [pc, #84]	; (8007394 <SystemInit+0x60>)
 8007340:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007344:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8007348:	4b13      	ldr	r3, [pc, #76]	; (8007398 <SystemInit+0x64>)
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	4a12      	ldr	r2, [pc, #72]	; (8007398 <SystemInit+0x64>)
 800734e:	f043 0301 	orr.w	r3, r3, #1
 8007352:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8007354:	4b10      	ldr	r3, [pc, #64]	; (8007398 <SystemInit+0x64>)
 8007356:	2200      	movs	r2, #0
 8007358:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800735a:	4b0f      	ldr	r3, [pc, #60]	; (8007398 <SystemInit+0x64>)
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	4a0e      	ldr	r2, [pc, #56]	; (8007398 <SystemInit+0x64>)
 8007360:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8007364:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007368:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800736a:	4b0b      	ldr	r3, [pc, #44]	; (8007398 <SystemInit+0x64>)
 800736c:	4a0b      	ldr	r2, [pc, #44]	; (800739c <SystemInit+0x68>)
 800736e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8007370:	4b09      	ldr	r3, [pc, #36]	; (8007398 <SystemInit+0x64>)
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	4a08      	ldr	r2, [pc, #32]	; (8007398 <SystemInit+0x64>)
 8007376:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800737a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800737c:	4b06      	ldr	r3, [pc, #24]	; (8007398 <SystemInit+0x64>)
 800737e:	2200      	movs	r2, #0
 8007380:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007382:	4b04      	ldr	r3, [pc, #16]	; (8007394 <SystemInit+0x60>)
 8007384:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007388:	609a      	str	r2, [r3, #8]
#endif
}
 800738a:	bf00      	nop
 800738c:	46bd      	mov	sp, r7
 800738e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007392:	4770      	bx	lr
 8007394:	e000ed00 	.word	0xe000ed00
 8007398:	40023800 	.word	0x40023800
 800739c:	24003010 	.word	0x24003010

080073a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80073a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80073d8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80073a4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80073a6:	e003      	b.n	80073b0 <LoopCopyDataInit>

080073a8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80073a8:	4b0c      	ldr	r3, [pc, #48]	; (80073dc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80073aa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80073ac:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80073ae:	3104      	adds	r1, #4

080073b0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80073b0:	480b      	ldr	r0, [pc, #44]	; (80073e0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80073b2:	4b0c      	ldr	r3, [pc, #48]	; (80073e4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80073b4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80073b6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80073b8:	d3f6      	bcc.n	80073a8 <CopyDataInit>
  ldr  r2, =_sbss
 80073ba:	4a0b      	ldr	r2, [pc, #44]	; (80073e8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80073bc:	e002      	b.n	80073c4 <LoopFillZerobss>

080073be <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80073be:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80073c0:	f842 3b04 	str.w	r3, [r2], #4

080073c4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80073c4:	4b09      	ldr	r3, [pc, #36]	; (80073ec <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80073c6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80073c8:	d3f9      	bcc.n	80073be <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80073ca:	f7ff ffb3 	bl	8007334 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80073ce:	f004 fa5d 	bl	800b88c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80073d2:	f7fc fcc3 	bl	8003d5c <main>
  bx  lr    
 80073d6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80073d8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80073dc:	0800f198 	.word	0x0800f198
  ldr  r0, =_sdata
 80073e0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80073e4:	200000a4 	.word	0x200000a4
  ldr  r2, =_sbss
 80073e8:	200000a4 	.word	0x200000a4
  ldr  r3, = _ebss
 80073ec:	20000d84 	.word	0x20000d84

080073f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80073f0:	e7fe      	b.n	80073f0 <ADC_IRQHandler>
	...

080073f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80073f8:	4b0e      	ldr	r3, [pc, #56]	; (8007434 <HAL_Init+0x40>)
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	4a0d      	ldr	r2, [pc, #52]	; (8007434 <HAL_Init+0x40>)
 80073fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007402:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8007404:	4b0b      	ldr	r3, [pc, #44]	; (8007434 <HAL_Init+0x40>)
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	4a0a      	ldr	r2, [pc, #40]	; (8007434 <HAL_Init+0x40>)
 800740a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800740e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007410:	4b08      	ldr	r3, [pc, #32]	; (8007434 <HAL_Init+0x40>)
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	4a07      	ldr	r2, [pc, #28]	; (8007434 <HAL_Init+0x40>)
 8007416:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800741a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800741c:	2003      	movs	r0, #3
 800741e:	f000 f94d 	bl	80076bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8007422:	2000      	movs	r0, #0
 8007424:	f000 f808 	bl	8007438 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8007428:	f7ff fcc4 	bl	8006db4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800742c:	2300      	movs	r3, #0
}
 800742e:	4618      	mov	r0, r3
 8007430:	bd80      	pop	{r7, pc}
 8007432:	bf00      	nop
 8007434:	40023c00 	.word	0x40023c00

08007438 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b082      	sub	sp, #8
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8007440:	4b12      	ldr	r3, [pc, #72]	; (800748c <HAL_InitTick+0x54>)
 8007442:	681a      	ldr	r2, [r3, #0]
 8007444:	4b12      	ldr	r3, [pc, #72]	; (8007490 <HAL_InitTick+0x58>)
 8007446:	781b      	ldrb	r3, [r3, #0]
 8007448:	4619      	mov	r1, r3
 800744a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800744e:	fbb3 f3f1 	udiv	r3, r3, r1
 8007452:	fbb2 f3f3 	udiv	r3, r2, r3
 8007456:	4618      	mov	r0, r3
 8007458:	f000 f965 	bl	8007726 <HAL_SYSTICK_Config>
 800745c:	4603      	mov	r3, r0
 800745e:	2b00      	cmp	r3, #0
 8007460:	d001      	beq.n	8007466 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8007462:	2301      	movs	r3, #1
 8007464:	e00e      	b.n	8007484 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2b0f      	cmp	r3, #15
 800746a:	d80a      	bhi.n	8007482 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800746c:	2200      	movs	r2, #0
 800746e:	6879      	ldr	r1, [r7, #4]
 8007470:	f04f 30ff 	mov.w	r0, #4294967295
 8007474:	f000 f92d 	bl	80076d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8007478:	4a06      	ldr	r2, [pc, #24]	; (8007494 <HAL_InitTick+0x5c>)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800747e:	2300      	movs	r3, #0
 8007480:	e000      	b.n	8007484 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8007482:	2301      	movs	r3, #1
}
 8007484:	4618      	mov	r0, r3
 8007486:	3708      	adds	r7, #8
 8007488:	46bd      	mov	sp, r7
 800748a:	bd80      	pop	{r7, pc}
 800748c:	20000030 	.word	0x20000030
 8007490:	20000038 	.word	0x20000038
 8007494:	20000034 	.word	0x20000034

08007498 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007498:	b480      	push	{r7}
 800749a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800749c:	4b06      	ldr	r3, [pc, #24]	; (80074b8 <HAL_IncTick+0x20>)
 800749e:	781b      	ldrb	r3, [r3, #0]
 80074a0:	461a      	mov	r2, r3
 80074a2:	4b06      	ldr	r3, [pc, #24]	; (80074bc <HAL_IncTick+0x24>)
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	4413      	add	r3, r2
 80074a8:	4a04      	ldr	r2, [pc, #16]	; (80074bc <HAL_IncTick+0x24>)
 80074aa:	6013      	str	r3, [r2, #0]
}
 80074ac:	bf00      	nop
 80074ae:	46bd      	mov	sp, r7
 80074b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b4:	4770      	bx	lr
 80074b6:	bf00      	nop
 80074b8:	20000038 	.word	0x20000038
 80074bc:	20000d80 	.word	0x20000d80

080074c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80074c0:	b480      	push	{r7}
 80074c2:	af00      	add	r7, sp, #0
  return uwTick;
 80074c4:	4b03      	ldr	r3, [pc, #12]	; (80074d4 <HAL_GetTick+0x14>)
 80074c6:	681b      	ldr	r3, [r3, #0]
}
 80074c8:	4618      	mov	r0, r3
 80074ca:	46bd      	mov	sp, r7
 80074cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d0:	4770      	bx	lr
 80074d2:	bf00      	nop
 80074d4:	20000d80 	.word	0x20000d80

080074d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b084      	sub	sp, #16
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80074e0:	f7ff ffee 	bl	80074c0 <HAL_GetTick>
 80074e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074f0:	d005      	beq.n	80074fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80074f2:	4b09      	ldr	r3, [pc, #36]	; (8007518 <HAL_Delay+0x40>)
 80074f4:	781b      	ldrb	r3, [r3, #0]
 80074f6:	461a      	mov	r2, r3
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	4413      	add	r3, r2
 80074fc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80074fe:	bf00      	nop
 8007500:	f7ff ffde 	bl	80074c0 <HAL_GetTick>
 8007504:	4602      	mov	r2, r0
 8007506:	68bb      	ldr	r3, [r7, #8]
 8007508:	1ad3      	subs	r3, r2, r3
 800750a:	68fa      	ldr	r2, [r7, #12]
 800750c:	429a      	cmp	r2, r3
 800750e:	d8f7      	bhi.n	8007500 <HAL_Delay+0x28>
  {
  }
}
 8007510:	bf00      	nop
 8007512:	3710      	adds	r7, #16
 8007514:	46bd      	mov	sp, r7
 8007516:	bd80      	pop	{r7, pc}
 8007518:	20000038 	.word	0x20000038

0800751c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800751c:	b480      	push	{r7}
 800751e:	b085      	sub	sp, #20
 8007520:	af00      	add	r7, sp, #0
 8007522:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	f003 0307 	and.w	r3, r3, #7
 800752a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800752c:	4b0c      	ldr	r3, [pc, #48]	; (8007560 <__NVIC_SetPriorityGrouping+0x44>)
 800752e:	68db      	ldr	r3, [r3, #12]
 8007530:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007532:	68ba      	ldr	r2, [r7, #8]
 8007534:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007538:	4013      	ands	r3, r2
 800753a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007540:	68bb      	ldr	r3, [r7, #8]
 8007542:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007544:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007548:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800754c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800754e:	4a04      	ldr	r2, [pc, #16]	; (8007560 <__NVIC_SetPriorityGrouping+0x44>)
 8007550:	68bb      	ldr	r3, [r7, #8]
 8007552:	60d3      	str	r3, [r2, #12]
}
 8007554:	bf00      	nop
 8007556:	3714      	adds	r7, #20
 8007558:	46bd      	mov	sp, r7
 800755a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755e:	4770      	bx	lr
 8007560:	e000ed00 	.word	0xe000ed00

08007564 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007564:	b480      	push	{r7}
 8007566:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007568:	4b04      	ldr	r3, [pc, #16]	; (800757c <__NVIC_GetPriorityGrouping+0x18>)
 800756a:	68db      	ldr	r3, [r3, #12]
 800756c:	0a1b      	lsrs	r3, r3, #8
 800756e:	f003 0307 	and.w	r3, r3, #7
}
 8007572:	4618      	mov	r0, r3
 8007574:	46bd      	mov	sp, r7
 8007576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757a:	4770      	bx	lr
 800757c:	e000ed00 	.word	0xe000ed00

08007580 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007580:	b480      	push	{r7}
 8007582:	b083      	sub	sp, #12
 8007584:	af00      	add	r7, sp, #0
 8007586:	4603      	mov	r3, r0
 8007588:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800758a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800758e:	2b00      	cmp	r3, #0
 8007590:	db0b      	blt.n	80075aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007592:	79fb      	ldrb	r3, [r7, #7]
 8007594:	f003 021f 	and.w	r2, r3, #31
 8007598:	4907      	ldr	r1, [pc, #28]	; (80075b8 <__NVIC_EnableIRQ+0x38>)
 800759a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800759e:	095b      	lsrs	r3, r3, #5
 80075a0:	2001      	movs	r0, #1
 80075a2:	fa00 f202 	lsl.w	r2, r0, r2
 80075a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80075aa:	bf00      	nop
 80075ac:	370c      	adds	r7, #12
 80075ae:	46bd      	mov	sp, r7
 80075b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b4:	4770      	bx	lr
 80075b6:	bf00      	nop
 80075b8:	e000e100 	.word	0xe000e100

080075bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80075bc:	b480      	push	{r7}
 80075be:	b083      	sub	sp, #12
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	4603      	mov	r3, r0
 80075c4:	6039      	str	r1, [r7, #0]
 80075c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80075c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	db0a      	blt.n	80075e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80075d0:	683b      	ldr	r3, [r7, #0]
 80075d2:	b2da      	uxtb	r2, r3
 80075d4:	490c      	ldr	r1, [pc, #48]	; (8007608 <__NVIC_SetPriority+0x4c>)
 80075d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80075da:	0112      	lsls	r2, r2, #4
 80075dc:	b2d2      	uxtb	r2, r2
 80075de:	440b      	add	r3, r1
 80075e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80075e4:	e00a      	b.n	80075fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80075e6:	683b      	ldr	r3, [r7, #0]
 80075e8:	b2da      	uxtb	r2, r3
 80075ea:	4908      	ldr	r1, [pc, #32]	; (800760c <__NVIC_SetPriority+0x50>)
 80075ec:	79fb      	ldrb	r3, [r7, #7]
 80075ee:	f003 030f 	and.w	r3, r3, #15
 80075f2:	3b04      	subs	r3, #4
 80075f4:	0112      	lsls	r2, r2, #4
 80075f6:	b2d2      	uxtb	r2, r2
 80075f8:	440b      	add	r3, r1
 80075fa:	761a      	strb	r2, [r3, #24]
}
 80075fc:	bf00      	nop
 80075fe:	370c      	adds	r7, #12
 8007600:	46bd      	mov	sp, r7
 8007602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007606:	4770      	bx	lr
 8007608:	e000e100 	.word	0xe000e100
 800760c:	e000ed00 	.word	0xe000ed00

08007610 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007610:	b480      	push	{r7}
 8007612:	b089      	sub	sp, #36	; 0x24
 8007614:	af00      	add	r7, sp, #0
 8007616:	60f8      	str	r0, [r7, #12]
 8007618:	60b9      	str	r1, [r7, #8]
 800761a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	f003 0307 	and.w	r3, r3, #7
 8007622:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007624:	69fb      	ldr	r3, [r7, #28]
 8007626:	f1c3 0307 	rsb	r3, r3, #7
 800762a:	2b04      	cmp	r3, #4
 800762c:	bf28      	it	cs
 800762e:	2304      	movcs	r3, #4
 8007630:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007632:	69fb      	ldr	r3, [r7, #28]
 8007634:	3304      	adds	r3, #4
 8007636:	2b06      	cmp	r3, #6
 8007638:	d902      	bls.n	8007640 <NVIC_EncodePriority+0x30>
 800763a:	69fb      	ldr	r3, [r7, #28]
 800763c:	3b03      	subs	r3, #3
 800763e:	e000      	b.n	8007642 <NVIC_EncodePriority+0x32>
 8007640:	2300      	movs	r3, #0
 8007642:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007644:	f04f 32ff 	mov.w	r2, #4294967295
 8007648:	69bb      	ldr	r3, [r7, #24]
 800764a:	fa02 f303 	lsl.w	r3, r2, r3
 800764e:	43da      	mvns	r2, r3
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	401a      	ands	r2, r3
 8007654:	697b      	ldr	r3, [r7, #20]
 8007656:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007658:	f04f 31ff 	mov.w	r1, #4294967295
 800765c:	697b      	ldr	r3, [r7, #20]
 800765e:	fa01 f303 	lsl.w	r3, r1, r3
 8007662:	43d9      	mvns	r1, r3
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007668:	4313      	orrs	r3, r2
         );
}
 800766a:	4618      	mov	r0, r3
 800766c:	3724      	adds	r7, #36	; 0x24
 800766e:	46bd      	mov	sp, r7
 8007670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007674:	4770      	bx	lr
	...

08007678 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007678:	b580      	push	{r7, lr}
 800767a:	b082      	sub	sp, #8
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	3b01      	subs	r3, #1
 8007684:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007688:	d301      	bcc.n	800768e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800768a:	2301      	movs	r3, #1
 800768c:	e00f      	b.n	80076ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800768e:	4a0a      	ldr	r2, [pc, #40]	; (80076b8 <SysTick_Config+0x40>)
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	3b01      	subs	r3, #1
 8007694:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007696:	210f      	movs	r1, #15
 8007698:	f04f 30ff 	mov.w	r0, #4294967295
 800769c:	f7ff ff8e 	bl	80075bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80076a0:	4b05      	ldr	r3, [pc, #20]	; (80076b8 <SysTick_Config+0x40>)
 80076a2:	2200      	movs	r2, #0
 80076a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80076a6:	4b04      	ldr	r3, [pc, #16]	; (80076b8 <SysTick_Config+0x40>)
 80076a8:	2207      	movs	r2, #7
 80076aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80076ac:	2300      	movs	r3, #0
}
 80076ae:	4618      	mov	r0, r3
 80076b0:	3708      	adds	r7, #8
 80076b2:	46bd      	mov	sp, r7
 80076b4:	bd80      	pop	{r7, pc}
 80076b6:	bf00      	nop
 80076b8:	e000e010 	.word	0xe000e010

080076bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b082      	sub	sp, #8
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80076c4:	6878      	ldr	r0, [r7, #4]
 80076c6:	f7ff ff29 	bl	800751c <__NVIC_SetPriorityGrouping>
}
 80076ca:	bf00      	nop
 80076cc:	3708      	adds	r7, #8
 80076ce:	46bd      	mov	sp, r7
 80076d0:	bd80      	pop	{r7, pc}

080076d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80076d2:	b580      	push	{r7, lr}
 80076d4:	b086      	sub	sp, #24
 80076d6:	af00      	add	r7, sp, #0
 80076d8:	4603      	mov	r3, r0
 80076da:	60b9      	str	r1, [r7, #8]
 80076dc:	607a      	str	r2, [r7, #4]
 80076de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80076e0:	2300      	movs	r3, #0
 80076e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80076e4:	f7ff ff3e 	bl	8007564 <__NVIC_GetPriorityGrouping>
 80076e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80076ea:	687a      	ldr	r2, [r7, #4]
 80076ec:	68b9      	ldr	r1, [r7, #8]
 80076ee:	6978      	ldr	r0, [r7, #20]
 80076f0:	f7ff ff8e 	bl	8007610 <NVIC_EncodePriority>
 80076f4:	4602      	mov	r2, r0
 80076f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80076fa:	4611      	mov	r1, r2
 80076fc:	4618      	mov	r0, r3
 80076fe:	f7ff ff5d 	bl	80075bc <__NVIC_SetPriority>
}
 8007702:	bf00      	nop
 8007704:	3718      	adds	r7, #24
 8007706:	46bd      	mov	sp, r7
 8007708:	bd80      	pop	{r7, pc}

0800770a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800770a:	b580      	push	{r7, lr}
 800770c:	b082      	sub	sp, #8
 800770e:	af00      	add	r7, sp, #0
 8007710:	4603      	mov	r3, r0
 8007712:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007714:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007718:	4618      	mov	r0, r3
 800771a:	f7ff ff31 	bl	8007580 <__NVIC_EnableIRQ>
}
 800771e:	bf00      	nop
 8007720:	3708      	adds	r7, #8
 8007722:	46bd      	mov	sp, r7
 8007724:	bd80      	pop	{r7, pc}

08007726 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007726:	b580      	push	{r7, lr}
 8007728:	b082      	sub	sp, #8
 800772a:	af00      	add	r7, sp, #0
 800772c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800772e:	6878      	ldr	r0, [r7, #4]
 8007730:	f7ff ffa2 	bl	8007678 <SysTick_Config>
 8007734:	4603      	mov	r3, r0
}
 8007736:	4618      	mov	r0, r3
 8007738:	3708      	adds	r7, #8
 800773a:	46bd      	mov	sp, r7
 800773c:	bd80      	pop	{r7, pc}
	...

08007740 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007740:	b580      	push	{r7, lr}
 8007742:	b086      	sub	sp, #24
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8007748:	2300      	movs	r3, #0
 800774a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800774c:	f7ff feb8 	bl	80074c0 <HAL_GetTick>
 8007750:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2b00      	cmp	r3, #0
 8007756:	d101      	bne.n	800775c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8007758:	2301      	movs	r3, #1
 800775a:	e099      	b.n	8007890 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2200      	movs	r2, #0
 8007760:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2202      	movs	r2, #2
 8007768:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	681a      	ldr	r2, [r3, #0]
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f022 0201 	bic.w	r2, r2, #1
 800777a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800777c:	e00f      	b.n	800779e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800777e:	f7ff fe9f 	bl	80074c0 <HAL_GetTick>
 8007782:	4602      	mov	r2, r0
 8007784:	693b      	ldr	r3, [r7, #16]
 8007786:	1ad3      	subs	r3, r2, r3
 8007788:	2b05      	cmp	r3, #5
 800778a:	d908      	bls.n	800779e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2220      	movs	r2, #32
 8007790:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	2203      	movs	r2, #3
 8007796:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800779a:	2303      	movs	r3, #3
 800779c:	e078      	b.n	8007890 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	f003 0301 	and.w	r3, r3, #1
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d1e8      	bne.n	800777e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80077b4:	697a      	ldr	r2, [r7, #20]
 80077b6:	4b38      	ldr	r3, [pc, #224]	; (8007898 <HAL_DMA_Init+0x158>)
 80077b8:	4013      	ands	r3, r2
 80077ba:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	685a      	ldr	r2, [r3, #4]
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	689b      	ldr	r3, [r3, #8]
 80077c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80077ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	691b      	ldr	r3, [r3, #16]
 80077d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80077d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	699b      	ldr	r3, [r3, #24]
 80077dc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80077e2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6a1b      	ldr	r3, [r3, #32]
 80077e8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80077ea:	697a      	ldr	r2, [r7, #20]
 80077ec:	4313      	orrs	r3, r2
 80077ee:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077f4:	2b04      	cmp	r3, #4
 80077f6:	d107      	bne.n	8007808 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007800:	4313      	orrs	r3, r2
 8007802:	697a      	ldr	r2, [r7, #20]
 8007804:	4313      	orrs	r3, r2
 8007806:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	697a      	ldr	r2, [r7, #20]
 800780e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	695b      	ldr	r3, [r3, #20]
 8007816:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007818:	697b      	ldr	r3, [r7, #20]
 800781a:	f023 0307 	bic.w	r3, r3, #7
 800781e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007824:	697a      	ldr	r2, [r7, #20]
 8007826:	4313      	orrs	r3, r2
 8007828:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800782e:	2b04      	cmp	r3, #4
 8007830:	d117      	bne.n	8007862 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007836:	697a      	ldr	r2, [r7, #20]
 8007838:	4313      	orrs	r3, r2
 800783a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007840:	2b00      	cmp	r3, #0
 8007842:	d00e      	beq.n	8007862 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8007844:	6878      	ldr	r0, [r7, #4]
 8007846:	f000 fa99 	bl	8007d7c <DMA_CheckFifoParam>
 800784a:	4603      	mov	r3, r0
 800784c:	2b00      	cmp	r3, #0
 800784e:	d008      	beq.n	8007862 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	2240      	movs	r2, #64	; 0x40
 8007854:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2201      	movs	r2, #1
 800785a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800785e:	2301      	movs	r3, #1
 8007860:	e016      	b.n	8007890 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	697a      	ldr	r2, [r7, #20]
 8007868:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800786a:	6878      	ldr	r0, [r7, #4]
 800786c:	f000 fa50 	bl	8007d10 <DMA_CalcBaseAndBitshift>
 8007870:	4603      	mov	r3, r0
 8007872:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007878:	223f      	movs	r2, #63	; 0x3f
 800787a:	409a      	lsls	r2, r3
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2200      	movs	r2, #0
 8007884:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	2201      	movs	r2, #1
 800788a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800788e:	2300      	movs	r3, #0
}
 8007890:	4618      	mov	r0, r3
 8007892:	3718      	adds	r7, #24
 8007894:	46bd      	mov	sp, r7
 8007896:	bd80      	pop	{r7, pc}
 8007898:	f010803f 	.word	0xf010803f

0800789c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800789c:	b580      	push	{r7, lr}
 800789e:	b086      	sub	sp, #24
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	60f8      	str	r0, [r7, #12]
 80078a4:	60b9      	str	r1, [r7, #8]
 80078a6:	607a      	str	r2, [r7, #4]
 80078a8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80078aa:	2300      	movs	r3, #0
 80078ac:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078b2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80078ba:	2b01      	cmp	r3, #1
 80078bc:	d101      	bne.n	80078c2 <HAL_DMA_Start_IT+0x26>
 80078be:	2302      	movs	r3, #2
 80078c0:	e048      	b.n	8007954 <HAL_DMA_Start_IT+0xb8>
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	2201      	movs	r2, #1
 80078c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80078d0:	b2db      	uxtb	r3, r3
 80078d2:	2b01      	cmp	r3, #1
 80078d4:	d137      	bne.n	8007946 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	2202      	movs	r2, #2
 80078da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	2200      	movs	r2, #0
 80078e2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	687a      	ldr	r2, [r7, #4]
 80078e8:	68b9      	ldr	r1, [r7, #8]
 80078ea:	68f8      	ldr	r0, [r7, #12]
 80078ec:	f000 f9e2 	bl	8007cb4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80078f4:	223f      	movs	r2, #63	; 0x3f
 80078f6:	409a      	lsls	r2, r3
 80078f8:	693b      	ldr	r3, [r7, #16]
 80078fa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	681a      	ldr	r2, [r3, #0]
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	f042 0216 	orr.w	r2, r2, #22
 800790a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	695a      	ldr	r2, [r3, #20]
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800791a:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007920:	2b00      	cmp	r3, #0
 8007922:	d007      	beq.n	8007934 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	681a      	ldr	r2, [r3, #0]
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	f042 0208 	orr.w	r2, r2, #8
 8007932:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	681a      	ldr	r2, [r3, #0]
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	f042 0201 	orr.w	r2, r2, #1
 8007942:	601a      	str	r2, [r3, #0]
 8007944:	e005      	b.n	8007952 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	2200      	movs	r2, #0
 800794a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800794e:	2302      	movs	r3, #2
 8007950:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8007952:	7dfb      	ldrb	r3, [r7, #23]
}
 8007954:	4618      	mov	r0, r3
 8007956:	3718      	adds	r7, #24
 8007958:	46bd      	mov	sp, r7
 800795a:	bd80      	pop	{r7, pc}

0800795c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800795c:	b480      	push	{r7}
 800795e:	b083      	sub	sp, #12
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800796a:	b2db      	uxtb	r3, r3
 800796c:	2b02      	cmp	r3, #2
 800796e:	d004      	beq.n	800797a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2280      	movs	r2, #128	; 0x80
 8007974:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8007976:	2301      	movs	r3, #1
 8007978:	e00c      	b.n	8007994 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2205      	movs	r2, #5
 800797e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	681a      	ldr	r2, [r3, #0]
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	f022 0201 	bic.w	r2, r2, #1
 8007990:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8007992:	2300      	movs	r3, #0
}
 8007994:	4618      	mov	r0, r3
 8007996:	370c      	adds	r7, #12
 8007998:	46bd      	mov	sp, r7
 800799a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799e:	4770      	bx	lr

080079a0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80079a0:	b580      	push	{r7, lr}
 80079a2:	b086      	sub	sp, #24
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80079a8:	2300      	movs	r3, #0
 80079aa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80079ac:	4b92      	ldr	r3, [pc, #584]	; (8007bf8 <HAL_DMA_IRQHandler+0x258>)
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	4a92      	ldr	r2, [pc, #584]	; (8007bfc <HAL_DMA_IRQHandler+0x25c>)
 80079b2:	fba2 2303 	umull	r2, r3, r2, r3
 80079b6:	0a9b      	lsrs	r3, r3, #10
 80079b8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80079be:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80079c0:	693b      	ldr	r3, [r7, #16]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80079ca:	2208      	movs	r2, #8
 80079cc:	409a      	lsls	r2, r3
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	4013      	ands	r3, r2
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d01a      	beq.n	8007a0c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f003 0304 	and.w	r3, r3, #4
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d013      	beq.n	8007a0c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	681a      	ldr	r2, [r3, #0]
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	f022 0204 	bic.w	r2, r2, #4
 80079f2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80079f8:	2208      	movs	r2, #8
 80079fa:	409a      	lsls	r2, r3
 80079fc:	693b      	ldr	r3, [r7, #16]
 80079fe:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a04:	f043 0201 	orr.w	r2, r3, #1
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a10:	2201      	movs	r2, #1
 8007a12:	409a      	lsls	r2, r3
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	4013      	ands	r3, r2
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d012      	beq.n	8007a42 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	695b      	ldr	r3, [r3, #20]
 8007a22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d00b      	beq.n	8007a42 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a2e:	2201      	movs	r2, #1
 8007a30:	409a      	lsls	r2, r3
 8007a32:	693b      	ldr	r3, [r7, #16]
 8007a34:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a3a:	f043 0202 	orr.w	r2, r3, #2
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a46:	2204      	movs	r2, #4
 8007a48:	409a      	lsls	r2, r3
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	4013      	ands	r3, r2
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d012      	beq.n	8007a78 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	f003 0302 	and.w	r3, r3, #2
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d00b      	beq.n	8007a78 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a64:	2204      	movs	r2, #4
 8007a66:	409a      	lsls	r2, r3
 8007a68:	693b      	ldr	r3, [r7, #16]
 8007a6a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a70:	f043 0204 	orr.w	r2, r3, #4
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a7c:	2210      	movs	r2, #16
 8007a7e:	409a      	lsls	r2, r3
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	4013      	ands	r3, r2
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d043      	beq.n	8007b10 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f003 0308 	and.w	r3, r3, #8
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d03c      	beq.n	8007b10 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a9a:	2210      	movs	r2, #16
 8007a9c:	409a      	lsls	r2, r3
 8007a9e:	693b      	ldr	r3, [r7, #16]
 8007aa0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d018      	beq.n	8007ae2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d108      	bne.n	8007ad0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d024      	beq.n	8007b10 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aca:	6878      	ldr	r0, [r7, #4]
 8007acc:	4798      	blx	r3
 8007ace:	e01f      	b.n	8007b10 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d01b      	beq.n	8007b10 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007adc:	6878      	ldr	r0, [r7, #4]
 8007ade:	4798      	blx	r3
 8007ae0:	e016      	b.n	8007b10 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d107      	bne.n	8007b00 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	681a      	ldr	r2, [r3, #0]
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	f022 0208 	bic.w	r2, r2, #8
 8007afe:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d003      	beq.n	8007b10 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b0c:	6878      	ldr	r0, [r7, #4]
 8007b0e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b14:	2220      	movs	r2, #32
 8007b16:	409a      	lsls	r2, r3
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	4013      	ands	r3, r2
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	f000 808e 	beq.w	8007c3e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	f003 0310 	and.w	r3, r3, #16
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	f000 8086 	beq.w	8007c3e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b36:	2220      	movs	r2, #32
 8007b38:	409a      	lsls	r2, r3
 8007b3a:	693b      	ldr	r3, [r7, #16]
 8007b3c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007b44:	b2db      	uxtb	r3, r3
 8007b46:	2b05      	cmp	r3, #5
 8007b48:	d136      	bne.n	8007bb8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	681a      	ldr	r2, [r3, #0]
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	f022 0216 	bic.w	r2, r2, #22
 8007b58:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	695a      	ldr	r2, [r3, #20]
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007b68:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d103      	bne.n	8007b7a <HAL_DMA_IRQHandler+0x1da>
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d007      	beq.n	8007b8a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	681a      	ldr	r2, [r3, #0]
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	f022 0208 	bic.w	r2, r2, #8
 8007b88:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b8e:	223f      	movs	r2, #63	; 0x3f
 8007b90:	409a      	lsls	r2, r3
 8007b92:	693b      	ldr	r3, [r7, #16]
 8007b94:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	2200      	movs	r2, #0
 8007b9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	2201      	movs	r2, #1
 8007ba2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d07d      	beq.n	8007caa <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007bb2:	6878      	ldr	r0, [r7, #4]
 8007bb4:	4798      	blx	r3
        }
        return;
 8007bb6:	e078      	b.n	8007caa <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d01c      	beq.n	8007c00 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d108      	bne.n	8007be6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d030      	beq.n	8007c3e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007be0:	6878      	ldr	r0, [r7, #4]
 8007be2:	4798      	blx	r3
 8007be4:	e02b      	b.n	8007c3e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d027      	beq.n	8007c3e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bf2:	6878      	ldr	r0, [r7, #4]
 8007bf4:	4798      	blx	r3
 8007bf6:	e022      	b.n	8007c3e <HAL_DMA_IRQHandler+0x29e>
 8007bf8:	20000030 	.word	0x20000030
 8007bfc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d10f      	bne.n	8007c2e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	681a      	ldr	r2, [r3, #0]
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	f022 0210 	bic.w	r2, r2, #16
 8007c1c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	2200      	movs	r2, #0
 8007c22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	2201      	movs	r2, #1
 8007c2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d003      	beq.n	8007c3e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c3a:	6878      	ldr	r0, [r7, #4]
 8007c3c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d032      	beq.n	8007cac <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c4a:	f003 0301 	and.w	r3, r3, #1
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d022      	beq.n	8007c98 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	2205      	movs	r2, #5
 8007c56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	681a      	ldr	r2, [r3, #0]
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f022 0201 	bic.w	r2, r2, #1
 8007c68:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8007c6a:	68bb      	ldr	r3, [r7, #8]
 8007c6c:	3301      	adds	r3, #1
 8007c6e:	60bb      	str	r3, [r7, #8]
 8007c70:	697a      	ldr	r2, [r7, #20]
 8007c72:	429a      	cmp	r2, r3
 8007c74:	d307      	bcc.n	8007c86 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	f003 0301 	and.w	r3, r3, #1
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d1f2      	bne.n	8007c6a <HAL_DMA_IRQHandler+0x2ca>
 8007c84:	e000      	b.n	8007c88 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8007c86:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2201      	movs	r2, #1
 8007c94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d005      	beq.n	8007cac <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ca4:	6878      	ldr	r0, [r7, #4]
 8007ca6:	4798      	blx	r3
 8007ca8:	e000      	b.n	8007cac <HAL_DMA_IRQHandler+0x30c>
        return;
 8007caa:	bf00      	nop
    }
  }
}
 8007cac:	3718      	adds	r7, #24
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	bd80      	pop	{r7, pc}
 8007cb2:	bf00      	nop

08007cb4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007cb4:	b480      	push	{r7}
 8007cb6:	b085      	sub	sp, #20
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	60f8      	str	r0, [r7, #12]
 8007cbc:	60b9      	str	r1, [r7, #8]
 8007cbe:	607a      	str	r2, [r7, #4]
 8007cc0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	681a      	ldr	r2, [r3, #0]
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007cd0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	683a      	ldr	r2, [r7, #0]
 8007cd8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	689b      	ldr	r3, [r3, #8]
 8007cde:	2b40      	cmp	r3, #64	; 0x40
 8007ce0:	d108      	bne.n	8007cf4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	687a      	ldr	r2, [r7, #4]
 8007ce8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	68ba      	ldr	r2, [r7, #8]
 8007cf0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8007cf2:	e007      	b.n	8007d04 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	68ba      	ldr	r2, [r7, #8]
 8007cfa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	687a      	ldr	r2, [r7, #4]
 8007d02:	60da      	str	r2, [r3, #12]
}
 8007d04:	bf00      	nop
 8007d06:	3714      	adds	r7, #20
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0e:	4770      	bx	lr

08007d10 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007d10:	b480      	push	{r7}
 8007d12:	b085      	sub	sp, #20
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	b2db      	uxtb	r3, r3
 8007d1e:	3b10      	subs	r3, #16
 8007d20:	4a14      	ldr	r2, [pc, #80]	; (8007d74 <DMA_CalcBaseAndBitshift+0x64>)
 8007d22:	fba2 2303 	umull	r2, r3, r2, r3
 8007d26:	091b      	lsrs	r3, r3, #4
 8007d28:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007d2a:	4a13      	ldr	r2, [pc, #76]	; (8007d78 <DMA_CalcBaseAndBitshift+0x68>)
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	4413      	add	r3, r2
 8007d30:	781b      	ldrb	r3, [r3, #0]
 8007d32:	461a      	mov	r2, r3
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	2b03      	cmp	r3, #3
 8007d3c:	d909      	bls.n	8007d52 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007d46:	f023 0303 	bic.w	r3, r3, #3
 8007d4a:	1d1a      	adds	r2, r3, #4
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	659a      	str	r2, [r3, #88]	; 0x58
 8007d50:	e007      	b.n	8007d62 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007d5a:	f023 0303 	bic.w	r3, r3, #3
 8007d5e:	687a      	ldr	r2, [r7, #4]
 8007d60:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8007d66:	4618      	mov	r0, r3
 8007d68:	3714      	adds	r7, #20
 8007d6a:	46bd      	mov	sp, r7
 8007d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d70:	4770      	bx	lr
 8007d72:	bf00      	nop
 8007d74:	aaaaaaab 	.word	0xaaaaaaab
 8007d78:	0800ef58 	.word	0x0800ef58

08007d7c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007d7c:	b480      	push	{r7}
 8007d7e:	b085      	sub	sp, #20
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007d84:	2300      	movs	r3, #0
 8007d86:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d8c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	699b      	ldr	r3, [r3, #24]
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d11f      	bne.n	8007dd6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8007d96:	68bb      	ldr	r3, [r7, #8]
 8007d98:	2b03      	cmp	r3, #3
 8007d9a:	d855      	bhi.n	8007e48 <DMA_CheckFifoParam+0xcc>
 8007d9c:	a201      	add	r2, pc, #4	; (adr r2, 8007da4 <DMA_CheckFifoParam+0x28>)
 8007d9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007da2:	bf00      	nop
 8007da4:	08007db5 	.word	0x08007db5
 8007da8:	08007dc7 	.word	0x08007dc7
 8007dac:	08007db5 	.word	0x08007db5
 8007db0:	08007e49 	.word	0x08007e49
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007db8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d045      	beq.n	8007e4c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007dc4:	e042      	b.n	8007e4c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dca:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007dce:	d13f      	bne.n	8007e50 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8007dd0:	2301      	movs	r3, #1
 8007dd2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007dd4:	e03c      	b.n	8007e50 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	699b      	ldr	r3, [r3, #24]
 8007dda:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007dde:	d121      	bne.n	8007e24 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8007de0:	68bb      	ldr	r3, [r7, #8]
 8007de2:	2b03      	cmp	r3, #3
 8007de4:	d836      	bhi.n	8007e54 <DMA_CheckFifoParam+0xd8>
 8007de6:	a201      	add	r2, pc, #4	; (adr r2, 8007dec <DMA_CheckFifoParam+0x70>)
 8007de8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dec:	08007dfd 	.word	0x08007dfd
 8007df0:	08007e03 	.word	0x08007e03
 8007df4:	08007dfd 	.word	0x08007dfd
 8007df8:	08007e15 	.word	0x08007e15
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8007dfc:	2301      	movs	r3, #1
 8007dfe:	73fb      	strb	r3, [r7, #15]
      break;
 8007e00:	e02f      	b.n	8007e62 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e06:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d024      	beq.n	8007e58 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8007e0e:	2301      	movs	r3, #1
 8007e10:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007e12:	e021      	b.n	8007e58 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e18:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007e1c:	d11e      	bne.n	8007e5c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8007e1e:	2301      	movs	r3, #1
 8007e20:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8007e22:	e01b      	b.n	8007e5c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8007e24:	68bb      	ldr	r3, [r7, #8]
 8007e26:	2b02      	cmp	r3, #2
 8007e28:	d902      	bls.n	8007e30 <DMA_CheckFifoParam+0xb4>
 8007e2a:	2b03      	cmp	r3, #3
 8007e2c:	d003      	beq.n	8007e36 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8007e2e:	e018      	b.n	8007e62 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8007e30:	2301      	movs	r3, #1
 8007e32:	73fb      	strb	r3, [r7, #15]
      break;
 8007e34:	e015      	b.n	8007e62 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e3a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d00e      	beq.n	8007e60 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8007e42:	2301      	movs	r3, #1
 8007e44:	73fb      	strb	r3, [r7, #15]
      break;
 8007e46:	e00b      	b.n	8007e60 <DMA_CheckFifoParam+0xe4>
      break;
 8007e48:	bf00      	nop
 8007e4a:	e00a      	b.n	8007e62 <DMA_CheckFifoParam+0xe6>
      break;
 8007e4c:	bf00      	nop
 8007e4e:	e008      	b.n	8007e62 <DMA_CheckFifoParam+0xe6>
      break;
 8007e50:	bf00      	nop
 8007e52:	e006      	b.n	8007e62 <DMA_CheckFifoParam+0xe6>
      break;
 8007e54:	bf00      	nop
 8007e56:	e004      	b.n	8007e62 <DMA_CheckFifoParam+0xe6>
      break;
 8007e58:	bf00      	nop
 8007e5a:	e002      	b.n	8007e62 <DMA_CheckFifoParam+0xe6>
      break;   
 8007e5c:	bf00      	nop
 8007e5e:	e000      	b.n	8007e62 <DMA_CheckFifoParam+0xe6>
      break;
 8007e60:	bf00      	nop
    }
  } 
  
  return status; 
 8007e62:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e64:	4618      	mov	r0, r3
 8007e66:	3714      	adds	r7, #20
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6e:	4770      	bx	lr

08007e70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007e70:	b480      	push	{r7}
 8007e72:	b089      	sub	sp, #36	; 0x24
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
 8007e78:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8007e7e:	2300      	movs	r3, #0
 8007e80:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8007e82:	2300      	movs	r3, #0
 8007e84:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007e86:	2300      	movs	r3, #0
 8007e88:	61fb      	str	r3, [r7, #28]
 8007e8a:	e16b      	b.n	8008164 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007e8c:	2201      	movs	r2, #1
 8007e8e:	69fb      	ldr	r3, [r7, #28]
 8007e90:	fa02 f303 	lsl.w	r3, r2, r3
 8007e94:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	697a      	ldr	r2, [r7, #20]
 8007e9c:	4013      	ands	r3, r2
 8007e9e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007ea0:	693a      	ldr	r2, [r7, #16]
 8007ea2:	697b      	ldr	r3, [r7, #20]
 8007ea4:	429a      	cmp	r2, r3
 8007ea6:	f040 815a 	bne.w	800815e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007eaa:	683b      	ldr	r3, [r7, #0]
 8007eac:	685b      	ldr	r3, [r3, #4]
 8007eae:	2b02      	cmp	r3, #2
 8007eb0:	d003      	beq.n	8007eba <HAL_GPIO_Init+0x4a>
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	685b      	ldr	r3, [r3, #4]
 8007eb6:	2b12      	cmp	r3, #18
 8007eb8:	d123      	bne.n	8007f02 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007eba:	69fb      	ldr	r3, [r7, #28]
 8007ebc:	08da      	lsrs	r2, r3, #3
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	3208      	adds	r2, #8
 8007ec2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ec6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007ec8:	69fb      	ldr	r3, [r7, #28]
 8007eca:	f003 0307 	and.w	r3, r3, #7
 8007ece:	009b      	lsls	r3, r3, #2
 8007ed0:	220f      	movs	r2, #15
 8007ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8007ed6:	43db      	mvns	r3, r3
 8007ed8:	69ba      	ldr	r2, [r7, #24]
 8007eda:	4013      	ands	r3, r2
 8007edc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	691a      	ldr	r2, [r3, #16]
 8007ee2:	69fb      	ldr	r3, [r7, #28]
 8007ee4:	f003 0307 	and.w	r3, r3, #7
 8007ee8:	009b      	lsls	r3, r3, #2
 8007eea:	fa02 f303 	lsl.w	r3, r2, r3
 8007eee:	69ba      	ldr	r2, [r7, #24]
 8007ef0:	4313      	orrs	r3, r2
 8007ef2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007ef4:	69fb      	ldr	r3, [r7, #28]
 8007ef6:	08da      	lsrs	r2, r3, #3
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	3208      	adds	r2, #8
 8007efc:	69b9      	ldr	r1, [r7, #24]
 8007efe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007f08:	69fb      	ldr	r3, [r7, #28]
 8007f0a:	005b      	lsls	r3, r3, #1
 8007f0c:	2203      	movs	r2, #3
 8007f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8007f12:	43db      	mvns	r3, r3
 8007f14:	69ba      	ldr	r2, [r7, #24]
 8007f16:	4013      	ands	r3, r2
 8007f18:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007f1a:	683b      	ldr	r3, [r7, #0]
 8007f1c:	685b      	ldr	r3, [r3, #4]
 8007f1e:	f003 0203 	and.w	r2, r3, #3
 8007f22:	69fb      	ldr	r3, [r7, #28]
 8007f24:	005b      	lsls	r3, r3, #1
 8007f26:	fa02 f303 	lsl.w	r3, r2, r3
 8007f2a:	69ba      	ldr	r2, [r7, #24]
 8007f2c:	4313      	orrs	r3, r2
 8007f2e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	69ba      	ldr	r2, [r7, #24]
 8007f34:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007f36:	683b      	ldr	r3, [r7, #0]
 8007f38:	685b      	ldr	r3, [r3, #4]
 8007f3a:	2b01      	cmp	r3, #1
 8007f3c:	d00b      	beq.n	8007f56 <HAL_GPIO_Init+0xe6>
 8007f3e:	683b      	ldr	r3, [r7, #0]
 8007f40:	685b      	ldr	r3, [r3, #4]
 8007f42:	2b02      	cmp	r3, #2
 8007f44:	d007      	beq.n	8007f56 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007f46:	683b      	ldr	r3, [r7, #0]
 8007f48:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007f4a:	2b11      	cmp	r3, #17
 8007f4c:	d003      	beq.n	8007f56 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	685b      	ldr	r3, [r3, #4]
 8007f52:	2b12      	cmp	r3, #18
 8007f54:	d130      	bne.n	8007fb8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	689b      	ldr	r3, [r3, #8]
 8007f5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007f5c:	69fb      	ldr	r3, [r7, #28]
 8007f5e:	005b      	lsls	r3, r3, #1
 8007f60:	2203      	movs	r2, #3
 8007f62:	fa02 f303 	lsl.w	r3, r2, r3
 8007f66:	43db      	mvns	r3, r3
 8007f68:	69ba      	ldr	r2, [r7, #24]
 8007f6a:	4013      	ands	r3, r2
 8007f6c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007f6e:	683b      	ldr	r3, [r7, #0]
 8007f70:	68da      	ldr	r2, [r3, #12]
 8007f72:	69fb      	ldr	r3, [r7, #28]
 8007f74:	005b      	lsls	r3, r3, #1
 8007f76:	fa02 f303 	lsl.w	r3, r2, r3
 8007f7a:	69ba      	ldr	r2, [r7, #24]
 8007f7c:	4313      	orrs	r3, r2
 8007f7e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	69ba      	ldr	r2, [r7, #24]
 8007f84:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	685b      	ldr	r3, [r3, #4]
 8007f8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007f8c:	2201      	movs	r2, #1
 8007f8e:	69fb      	ldr	r3, [r7, #28]
 8007f90:	fa02 f303 	lsl.w	r3, r2, r3
 8007f94:	43db      	mvns	r3, r3
 8007f96:	69ba      	ldr	r2, [r7, #24]
 8007f98:	4013      	ands	r3, r2
 8007f9a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8007f9c:	683b      	ldr	r3, [r7, #0]
 8007f9e:	685b      	ldr	r3, [r3, #4]
 8007fa0:	091b      	lsrs	r3, r3, #4
 8007fa2:	f003 0201 	and.w	r2, r3, #1
 8007fa6:	69fb      	ldr	r3, [r7, #28]
 8007fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8007fac:	69ba      	ldr	r2, [r7, #24]
 8007fae:	4313      	orrs	r3, r2
 8007fb0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	69ba      	ldr	r2, [r7, #24]
 8007fb6:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	68db      	ldr	r3, [r3, #12]
 8007fbc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007fbe:	69fb      	ldr	r3, [r7, #28]
 8007fc0:	005b      	lsls	r3, r3, #1
 8007fc2:	2203      	movs	r2, #3
 8007fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8007fc8:	43db      	mvns	r3, r3
 8007fca:	69ba      	ldr	r2, [r7, #24]
 8007fcc:	4013      	ands	r3, r2
 8007fce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007fd0:	683b      	ldr	r3, [r7, #0]
 8007fd2:	689a      	ldr	r2, [r3, #8]
 8007fd4:	69fb      	ldr	r3, [r7, #28]
 8007fd6:	005b      	lsls	r3, r3, #1
 8007fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8007fdc:	69ba      	ldr	r2, [r7, #24]
 8007fde:	4313      	orrs	r3, r2
 8007fe0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	69ba      	ldr	r2, [r7, #24]
 8007fe6:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	685b      	ldr	r3, [r3, #4]
 8007fec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	f000 80b4 	beq.w	800815e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	60fb      	str	r3, [r7, #12]
 8007ffa:	4b5f      	ldr	r3, [pc, #380]	; (8008178 <HAL_GPIO_Init+0x308>)
 8007ffc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ffe:	4a5e      	ldr	r2, [pc, #376]	; (8008178 <HAL_GPIO_Init+0x308>)
 8008000:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008004:	6453      	str	r3, [r2, #68]	; 0x44
 8008006:	4b5c      	ldr	r3, [pc, #368]	; (8008178 <HAL_GPIO_Init+0x308>)
 8008008:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800800a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800800e:	60fb      	str	r3, [r7, #12]
 8008010:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008012:	4a5a      	ldr	r2, [pc, #360]	; (800817c <HAL_GPIO_Init+0x30c>)
 8008014:	69fb      	ldr	r3, [r7, #28]
 8008016:	089b      	lsrs	r3, r3, #2
 8008018:	3302      	adds	r3, #2
 800801a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800801e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008020:	69fb      	ldr	r3, [r7, #28]
 8008022:	f003 0303 	and.w	r3, r3, #3
 8008026:	009b      	lsls	r3, r3, #2
 8008028:	220f      	movs	r2, #15
 800802a:	fa02 f303 	lsl.w	r3, r2, r3
 800802e:	43db      	mvns	r3, r3
 8008030:	69ba      	ldr	r2, [r7, #24]
 8008032:	4013      	ands	r3, r2
 8008034:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	4a51      	ldr	r2, [pc, #324]	; (8008180 <HAL_GPIO_Init+0x310>)
 800803a:	4293      	cmp	r3, r2
 800803c:	d02b      	beq.n	8008096 <HAL_GPIO_Init+0x226>
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	4a50      	ldr	r2, [pc, #320]	; (8008184 <HAL_GPIO_Init+0x314>)
 8008042:	4293      	cmp	r3, r2
 8008044:	d025      	beq.n	8008092 <HAL_GPIO_Init+0x222>
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	4a4f      	ldr	r2, [pc, #316]	; (8008188 <HAL_GPIO_Init+0x318>)
 800804a:	4293      	cmp	r3, r2
 800804c:	d01f      	beq.n	800808e <HAL_GPIO_Init+0x21e>
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	4a4e      	ldr	r2, [pc, #312]	; (800818c <HAL_GPIO_Init+0x31c>)
 8008052:	4293      	cmp	r3, r2
 8008054:	d019      	beq.n	800808a <HAL_GPIO_Init+0x21a>
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	4a4d      	ldr	r2, [pc, #308]	; (8008190 <HAL_GPIO_Init+0x320>)
 800805a:	4293      	cmp	r3, r2
 800805c:	d013      	beq.n	8008086 <HAL_GPIO_Init+0x216>
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	4a4c      	ldr	r2, [pc, #304]	; (8008194 <HAL_GPIO_Init+0x324>)
 8008062:	4293      	cmp	r3, r2
 8008064:	d00d      	beq.n	8008082 <HAL_GPIO_Init+0x212>
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	4a4b      	ldr	r2, [pc, #300]	; (8008198 <HAL_GPIO_Init+0x328>)
 800806a:	4293      	cmp	r3, r2
 800806c:	d007      	beq.n	800807e <HAL_GPIO_Init+0x20e>
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	4a4a      	ldr	r2, [pc, #296]	; (800819c <HAL_GPIO_Init+0x32c>)
 8008072:	4293      	cmp	r3, r2
 8008074:	d101      	bne.n	800807a <HAL_GPIO_Init+0x20a>
 8008076:	2307      	movs	r3, #7
 8008078:	e00e      	b.n	8008098 <HAL_GPIO_Init+0x228>
 800807a:	2308      	movs	r3, #8
 800807c:	e00c      	b.n	8008098 <HAL_GPIO_Init+0x228>
 800807e:	2306      	movs	r3, #6
 8008080:	e00a      	b.n	8008098 <HAL_GPIO_Init+0x228>
 8008082:	2305      	movs	r3, #5
 8008084:	e008      	b.n	8008098 <HAL_GPIO_Init+0x228>
 8008086:	2304      	movs	r3, #4
 8008088:	e006      	b.n	8008098 <HAL_GPIO_Init+0x228>
 800808a:	2303      	movs	r3, #3
 800808c:	e004      	b.n	8008098 <HAL_GPIO_Init+0x228>
 800808e:	2302      	movs	r3, #2
 8008090:	e002      	b.n	8008098 <HAL_GPIO_Init+0x228>
 8008092:	2301      	movs	r3, #1
 8008094:	e000      	b.n	8008098 <HAL_GPIO_Init+0x228>
 8008096:	2300      	movs	r3, #0
 8008098:	69fa      	ldr	r2, [r7, #28]
 800809a:	f002 0203 	and.w	r2, r2, #3
 800809e:	0092      	lsls	r2, r2, #2
 80080a0:	4093      	lsls	r3, r2
 80080a2:	69ba      	ldr	r2, [r7, #24]
 80080a4:	4313      	orrs	r3, r2
 80080a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80080a8:	4934      	ldr	r1, [pc, #208]	; (800817c <HAL_GPIO_Init+0x30c>)
 80080aa:	69fb      	ldr	r3, [r7, #28]
 80080ac:	089b      	lsrs	r3, r3, #2
 80080ae:	3302      	adds	r3, #2
 80080b0:	69ba      	ldr	r2, [r7, #24]
 80080b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80080b6:	4b3a      	ldr	r3, [pc, #232]	; (80081a0 <HAL_GPIO_Init+0x330>)
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80080bc:	693b      	ldr	r3, [r7, #16]
 80080be:	43db      	mvns	r3, r3
 80080c0:	69ba      	ldr	r2, [r7, #24]
 80080c2:	4013      	ands	r3, r2
 80080c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80080c6:	683b      	ldr	r3, [r7, #0]
 80080c8:	685b      	ldr	r3, [r3, #4]
 80080ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d003      	beq.n	80080da <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80080d2:	69ba      	ldr	r2, [r7, #24]
 80080d4:	693b      	ldr	r3, [r7, #16]
 80080d6:	4313      	orrs	r3, r2
 80080d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80080da:	4a31      	ldr	r2, [pc, #196]	; (80081a0 <HAL_GPIO_Init+0x330>)
 80080dc:	69bb      	ldr	r3, [r7, #24]
 80080de:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80080e0:	4b2f      	ldr	r3, [pc, #188]	; (80081a0 <HAL_GPIO_Init+0x330>)
 80080e2:	685b      	ldr	r3, [r3, #4]
 80080e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80080e6:	693b      	ldr	r3, [r7, #16]
 80080e8:	43db      	mvns	r3, r3
 80080ea:	69ba      	ldr	r2, [r7, #24]
 80080ec:	4013      	ands	r3, r2
 80080ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80080f0:	683b      	ldr	r3, [r7, #0]
 80080f2:	685b      	ldr	r3, [r3, #4]
 80080f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d003      	beq.n	8008104 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80080fc:	69ba      	ldr	r2, [r7, #24]
 80080fe:	693b      	ldr	r3, [r7, #16]
 8008100:	4313      	orrs	r3, r2
 8008102:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008104:	4a26      	ldr	r2, [pc, #152]	; (80081a0 <HAL_GPIO_Init+0x330>)
 8008106:	69bb      	ldr	r3, [r7, #24]
 8008108:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800810a:	4b25      	ldr	r3, [pc, #148]	; (80081a0 <HAL_GPIO_Init+0x330>)
 800810c:	689b      	ldr	r3, [r3, #8]
 800810e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008110:	693b      	ldr	r3, [r7, #16]
 8008112:	43db      	mvns	r3, r3
 8008114:	69ba      	ldr	r2, [r7, #24]
 8008116:	4013      	ands	r3, r2
 8008118:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800811a:	683b      	ldr	r3, [r7, #0]
 800811c:	685b      	ldr	r3, [r3, #4]
 800811e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008122:	2b00      	cmp	r3, #0
 8008124:	d003      	beq.n	800812e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8008126:	69ba      	ldr	r2, [r7, #24]
 8008128:	693b      	ldr	r3, [r7, #16]
 800812a:	4313      	orrs	r3, r2
 800812c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800812e:	4a1c      	ldr	r2, [pc, #112]	; (80081a0 <HAL_GPIO_Init+0x330>)
 8008130:	69bb      	ldr	r3, [r7, #24]
 8008132:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008134:	4b1a      	ldr	r3, [pc, #104]	; (80081a0 <HAL_GPIO_Init+0x330>)
 8008136:	68db      	ldr	r3, [r3, #12]
 8008138:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800813a:	693b      	ldr	r3, [r7, #16]
 800813c:	43db      	mvns	r3, r3
 800813e:	69ba      	ldr	r2, [r7, #24]
 8008140:	4013      	ands	r3, r2
 8008142:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008144:	683b      	ldr	r3, [r7, #0]
 8008146:	685b      	ldr	r3, [r3, #4]
 8008148:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800814c:	2b00      	cmp	r3, #0
 800814e:	d003      	beq.n	8008158 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8008150:	69ba      	ldr	r2, [r7, #24]
 8008152:	693b      	ldr	r3, [r7, #16]
 8008154:	4313      	orrs	r3, r2
 8008156:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008158:	4a11      	ldr	r2, [pc, #68]	; (80081a0 <HAL_GPIO_Init+0x330>)
 800815a:	69bb      	ldr	r3, [r7, #24]
 800815c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800815e:	69fb      	ldr	r3, [r7, #28]
 8008160:	3301      	adds	r3, #1
 8008162:	61fb      	str	r3, [r7, #28]
 8008164:	69fb      	ldr	r3, [r7, #28]
 8008166:	2b0f      	cmp	r3, #15
 8008168:	f67f ae90 	bls.w	8007e8c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800816c:	bf00      	nop
 800816e:	3724      	adds	r7, #36	; 0x24
 8008170:	46bd      	mov	sp, r7
 8008172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008176:	4770      	bx	lr
 8008178:	40023800 	.word	0x40023800
 800817c:	40013800 	.word	0x40013800
 8008180:	40020000 	.word	0x40020000
 8008184:	40020400 	.word	0x40020400
 8008188:	40020800 	.word	0x40020800
 800818c:	40020c00 	.word	0x40020c00
 8008190:	40021000 	.word	0x40021000
 8008194:	40021400 	.word	0x40021400
 8008198:	40021800 	.word	0x40021800
 800819c:	40021c00 	.word	0x40021c00
 80081a0:	40013c00 	.word	0x40013c00

080081a4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80081a4:	b480      	push	{r7}
 80081a6:	b085      	sub	sp, #20
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	6078      	str	r0, [r7, #4]
 80081ac:	460b      	mov	r3, r1
 80081ae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	691a      	ldr	r2, [r3, #16]
 80081b4:	887b      	ldrh	r3, [r7, #2]
 80081b6:	4013      	ands	r3, r2
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d002      	beq.n	80081c2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80081bc:	2301      	movs	r3, #1
 80081be:	73fb      	strb	r3, [r7, #15]
 80081c0:	e001      	b.n	80081c6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80081c2:	2300      	movs	r3, #0
 80081c4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80081c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80081c8:	4618      	mov	r0, r3
 80081ca:	3714      	adds	r7, #20
 80081cc:	46bd      	mov	sp, r7
 80081ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d2:	4770      	bx	lr

080081d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80081d4:	b480      	push	{r7}
 80081d6:	b083      	sub	sp, #12
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
 80081dc:	460b      	mov	r3, r1
 80081de:	807b      	strh	r3, [r7, #2]
 80081e0:	4613      	mov	r3, r2
 80081e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80081e4:	787b      	ldrb	r3, [r7, #1]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d003      	beq.n	80081f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80081ea:	887a      	ldrh	r2, [r7, #2]
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80081f0:	e003      	b.n	80081fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80081f2:	887b      	ldrh	r3, [r7, #2]
 80081f4:	041a      	lsls	r2, r3, #16
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	619a      	str	r2, [r3, #24]
}
 80081fa:	bf00      	nop
 80081fc:	370c      	adds	r7, #12
 80081fe:	46bd      	mov	sp, r7
 8008200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008204:	4770      	bx	lr
	...

08008208 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b084      	sub	sp, #16
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2b00      	cmp	r3, #0
 8008214:	d101      	bne.n	800821a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008216:	2301      	movs	r3, #1
 8008218:	e10f      	b.n	800843a <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008220:	b2db      	uxtb	r3, r3
 8008222:	2b00      	cmp	r3, #0
 8008224:	d106      	bne.n	8008234 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	2200      	movs	r2, #0
 800822a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800822e:	6878      	ldr	r0, [r7, #4]
 8008230:	f7fe fde8 	bl	8006e04 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	2224      	movs	r2, #36	; 0x24
 8008238:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	681a      	ldr	r2, [r3, #0]
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	f022 0201 	bic.w	r2, r2, #1
 800824a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800824c:	f002 fcd4 	bl	800abf8 <HAL_RCC_GetPCLK1Freq>
 8008250:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	685b      	ldr	r3, [r3, #4]
 8008256:	4a7b      	ldr	r2, [pc, #492]	; (8008444 <HAL_I2C_Init+0x23c>)
 8008258:	4293      	cmp	r3, r2
 800825a:	d807      	bhi.n	800826c <HAL_I2C_Init+0x64>
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	4a7a      	ldr	r2, [pc, #488]	; (8008448 <HAL_I2C_Init+0x240>)
 8008260:	4293      	cmp	r3, r2
 8008262:	bf94      	ite	ls
 8008264:	2301      	movls	r3, #1
 8008266:	2300      	movhi	r3, #0
 8008268:	b2db      	uxtb	r3, r3
 800826a:	e006      	b.n	800827a <HAL_I2C_Init+0x72>
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	4a77      	ldr	r2, [pc, #476]	; (800844c <HAL_I2C_Init+0x244>)
 8008270:	4293      	cmp	r3, r2
 8008272:	bf94      	ite	ls
 8008274:	2301      	movls	r3, #1
 8008276:	2300      	movhi	r3, #0
 8008278:	b2db      	uxtb	r3, r3
 800827a:	2b00      	cmp	r3, #0
 800827c:	d001      	beq.n	8008282 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 800827e:	2301      	movs	r3, #1
 8008280:	e0db      	b.n	800843a <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	4a72      	ldr	r2, [pc, #456]	; (8008450 <HAL_I2C_Init+0x248>)
 8008286:	fba2 2303 	umull	r2, r3, r2, r3
 800828a:	0c9b      	lsrs	r3, r3, #18
 800828c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	685b      	ldr	r3, [r3, #4]
 8008294:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	68ba      	ldr	r2, [r7, #8]
 800829e:	430a      	orrs	r2, r1
 80082a0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	6a1b      	ldr	r3, [r3, #32]
 80082a8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	685b      	ldr	r3, [r3, #4]
 80082b0:	4a64      	ldr	r2, [pc, #400]	; (8008444 <HAL_I2C_Init+0x23c>)
 80082b2:	4293      	cmp	r3, r2
 80082b4:	d802      	bhi.n	80082bc <HAL_I2C_Init+0xb4>
 80082b6:	68bb      	ldr	r3, [r7, #8]
 80082b8:	3301      	adds	r3, #1
 80082ba:	e009      	b.n	80082d0 <HAL_I2C_Init+0xc8>
 80082bc:	68bb      	ldr	r3, [r7, #8]
 80082be:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80082c2:	fb02 f303 	mul.w	r3, r2, r3
 80082c6:	4a63      	ldr	r2, [pc, #396]	; (8008454 <HAL_I2C_Init+0x24c>)
 80082c8:	fba2 2303 	umull	r2, r3, r2, r3
 80082cc:	099b      	lsrs	r3, r3, #6
 80082ce:	3301      	adds	r3, #1
 80082d0:	687a      	ldr	r2, [r7, #4]
 80082d2:	6812      	ldr	r2, [r2, #0]
 80082d4:	430b      	orrs	r3, r1
 80082d6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	69db      	ldr	r3, [r3, #28]
 80082de:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80082e2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	685b      	ldr	r3, [r3, #4]
 80082ea:	4956      	ldr	r1, [pc, #344]	; (8008444 <HAL_I2C_Init+0x23c>)
 80082ec:	428b      	cmp	r3, r1
 80082ee:	d80d      	bhi.n	800830c <HAL_I2C_Init+0x104>
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	1e59      	subs	r1, r3, #1
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	685b      	ldr	r3, [r3, #4]
 80082f8:	005b      	lsls	r3, r3, #1
 80082fa:	fbb1 f3f3 	udiv	r3, r1, r3
 80082fe:	3301      	adds	r3, #1
 8008300:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008304:	2b04      	cmp	r3, #4
 8008306:	bf38      	it	cc
 8008308:	2304      	movcc	r3, #4
 800830a:	e04f      	b.n	80083ac <HAL_I2C_Init+0x1a4>
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	689b      	ldr	r3, [r3, #8]
 8008310:	2b00      	cmp	r3, #0
 8008312:	d111      	bne.n	8008338 <HAL_I2C_Init+0x130>
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	1e58      	subs	r0, r3, #1
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	6859      	ldr	r1, [r3, #4]
 800831c:	460b      	mov	r3, r1
 800831e:	005b      	lsls	r3, r3, #1
 8008320:	440b      	add	r3, r1
 8008322:	fbb0 f3f3 	udiv	r3, r0, r3
 8008326:	3301      	adds	r3, #1
 8008328:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800832c:	2b00      	cmp	r3, #0
 800832e:	bf0c      	ite	eq
 8008330:	2301      	moveq	r3, #1
 8008332:	2300      	movne	r3, #0
 8008334:	b2db      	uxtb	r3, r3
 8008336:	e012      	b.n	800835e <HAL_I2C_Init+0x156>
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	1e58      	subs	r0, r3, #1
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	6859      	ldr	r1, [r3, #4]
 8008340:	460b      	mov	r3, r1
 8008342:	009b      	lsls	r3, r3, #2
 8008344:	440b      	add	r3, r1
 8008346:	0099      	lsls	r1, r3, #2
 8008348:	440b      	add	r3, r1
 800834a:	fbb0 f3f3 	udiv	r3, r0, r3
 800834e:	3301      	adds	r3, #1
 8008350:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008354:	2b00      	cmp	r3, #0
 8008356:	bf0c      	ite	eq
 8008358:	2301      	moveq	r3, #1
 800835a:	2300      	movne	r3, #0
 800835c:	b2db      	uxtb	r3, r3
 800835e:	2b00      	cmp	r3, #0
 8008360:	d001      	beq.n	8008366 <HAL_I2C_Init+0x15e>
 8008362:	2301      	movs	r3, #1
 8008364:	e022      	b.n	80083ac <HAL_I2C_Init+0x1a4>
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	689b      	ldr	r3, [r3, #8]
 800836a:	2b00      	cmp	r3, #0
 800836c:	d10e      	bne.n	800838c <HAL_I2C_Init+0x184>
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	1e58      	subs	r0, r3, #1
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	6859      	ldr	r1, [r3, #4]
 8008376:	460b      	mov	r3, r1
 8008378:	005b      	lsls	r3, r3, #1
 800837a:	440b      	add	r3, r1
 800837c:	fbb0 f3f3 	udiv	r3, r0, r3
 8008380:	3301      	adds	r3, #1
 8008382:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008386:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800838a:	e00f      	b.n	80083ac <HAL_I2C_Init+0x1a4>
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	1e58      	subs	r0, r3, #1
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	6859      	ldr	r1, [r3, #4]
 8008394:	460b      	mov	r3, r1
 8008396:	009b      	lsls	r3, r3, #2
 8008398:	440b      	add	r3, r1
 800839a:	0099      	lsls	r1, r3, #2
 800839c:	440b      	add	r3, r1
 800839e:	fbb0 f3f3 	udiv	r3, r0, r3
 80083a2:	3301      	adds	r3, #1
 80083a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80083a8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80083ac:	6879      	ldr	r1, [r7, #4]
 80083ae:	6809      	ldr	r1, [r1, #0]
 80083b0:	4313      	orrs	r3, r2
 80083b2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	69da      	ldr	r2, [r3, #28]
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6a1b      	ldr	r3, [r3, #32]
 80083c6:	431a      	orrs	r2, r3
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	430a      	orrs	r2, r1
 80083ce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	689b      	ldr	r3, [r3, #8]
 80083d6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80083da:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80083de:	687a      	ldr	r2, [r7, #4]
 80083e0:	6911      	ldr	r1, [r2, #16]
 80083e2:	687a      	ldr	r2, [r7, #4]
 80083e4:	68d2      	ldr	r2, [r2, #12]
 80083e6:	4311      	orrs	r1, r2
 80083e8:	687a      	ldr	r2, [r7, #4]
 80083ea:	6812      	ldr	r2, [r2, #0]
 80083ec:	430b      	orrs	r3, r1
 80083ee:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	68db      	ldr	r3, [r3, #12]
 80083f6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	695a      	ldr	r2, [r3, #20]
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	699b      	ldr	r3, [r3, #24]
 8008402:	431a      	orrs	r2, r3
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	430a      	orrs	r2, r1
 800840a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	681a      	ldr	r2, [r3, #0]
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	f042 0201 	orr.w	r2, r2, #1
 800841a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	2200      	movs	r2, #0
 8008420:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	2220      	movs	r2, #32
 8008426:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	2200      	movs	r2, #0
 800842e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	2200      	movs	r2, #0
 8008434:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008438:	2300      	movs	r3, #0
}
 800843a:	4618      	mov	r0, r3
 800843c:	3710      	adds	r7, #16
 800843e:	46bd      	mov	sp, r7
 8008440:	bd80      	pop	{r7, pc}
 8008442:	bf00      	nop
 8008444:	000186a0 	.word	0x000186a0
 8008448:	001e847f 	.word	0x001e847f
 800844c:	003d08ff 	.word	0x003d08ff
 8008450:	431bde83 	.word	0x431bde83
 8008454:	10624dd3 	.word	0x10624dd3

08008458 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008458:	b580      	push	{r7, lr}
 800845a:	b088      	sub	sp, #32
 800845c:	af02      	add	r7, sp, #8
 800845e:	60f8      	str	r0, [r7, #12]
 8008460:	607a      	str	r2, [r7, #4]
 8008462:	461a      	mov	r2, r3
 8008464:	460b      	mov	r3, r1
 8008466:	817b      	strh	r3, [r7, #10]
 8008468:	4613      	mov	r3, r2
 800846a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800846c:	f7ff f828 	bl	80074c0 <HAL_GetTick>
 8008470:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008478:	b2db      	uxtb	r3, r3
 800847a:	2b20      	cmp	r3, #32
 800847c:	f040 80e0 	bne.w	8008640 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008480:	697b      	ldr	r3, [r7, #20]
 8008482:	9300      	str	r3, [sp, #0]
 8008484:	2319      	movs	r3, #25
 8008486:	2201      	movs	r2, #1
 8008488:	4970      	ldr	r1, [pc, #448]	; (800864c <HAL_I2C_Master_Transmit+0x1f4>)
 800848a:	68f8      	ldr	r0, [r7, #12]
 800848c:	f000 fef4 	bl	8009278 <I2C_WaitOnFlagUntilTimeout>
 8008490:	4603      	mov	r3, r0
 8008492:	2b00      	cmp	r3, #0
 8008494:	d001      	beq.n	800849a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8008496:	2302      	movs	r3, #2
 8008498:	e0d3      	b.n	8008642 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80084a0:	2b01      	cmp	r3, #1
 80084a2:	d101      	bne.n	80084a8 <HAL_I2C_Master_Transmit+0x50>
 80084a4:	2302      	movs	r3, #2
 80084a6:	e0cc      	b.n	8008642 <HAL_I2C_Master_Transmit+0x1ea>
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	2201      	movs	r2, #1
 80084ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	f003 0301 	and.w	r3, r3, #1
 80084ba:	2b01      	cmp	r3, #1
 80084bc:	d007      	beq.n	80084ce <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	681a      	ldr	r2, [r3, #0]
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	f042 0201 	orr.w	r2, r2, #1
 80084cc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	681a      	ldr	r2, [r3, #0]
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80084dc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	2221      	movs	r2, #33	; 0x21
 80084e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	2210      	movs	r2, #16
 80084ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	2200      	movs	r2, #0
 80084f2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	687a      	ldr	r2, [r7, #4]
 80084f8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	893a      	ldrh	r2, [r7, #8]
 80084fe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008504:	b29a      	uxth	r2, r3
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	4a50      	ldr	r2, [pc, #320]	; (8008650 <HAL_I2C_Master_Transmit+0x1f8>)
 800850e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8008510:	8979      	ldrh	r1, [r7, #10]
 8008512:	697b      	ldr	r3, [r7, #20]
 8008514:	6a3a      	ldr	r2, [r7, #32]
 8008516:	68f8      	ldr	r0, [r7, #12]
 8008518:	f000 fcde 	bl	8008ed8 <I2C_MasterRequestWrite>
 800851c:	4603      	mov	r3, r0
 800851e:	2b00      	cmp	r3, #0
 8008520:	d001      	beq.n	8008526 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8008522:	2301      	movs	r3, #1
 8008524:	e08d      	b.n	8008642 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008526:	2300      	movs	r3, #0
 8008528:	613b      	str	r3, [r7, #16]
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	695b      	ldr	r3, [r3, #20]
 8008530:	613b      	str	r3, [r7, #16]
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	699b      	ldr	r3, [r3, #24]
 8008538:	613b      	str	r3, [r7, #16]
 800853a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800853c:	e066      	b.n	800860c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800853e:	697a      	ldr	r2, [r7, #20]
 8008540:	6a39      	ldr	r1, [r7, #32]
 8008542:	68f8      	ldr	r0, [r7, #12]
 8008544:	f000 ff6e 	bl	8009424 <I2C_WaitOnTXEFlagUntilTimeout>
 8008548:	4603      	mov	r3, r0
 800854a:	2b00      	cmp	r3, #0
 800854c:	d00d      	beq.n	800856a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008552:	2b04      	cmp	r3, #4
 8008554:	d107      	bne.n	8008566 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	681a      	ldr	r2, [r3, #0]
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008564:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008566:	2301      	movs	r3, #1
 8008568:	e06b      	b.n	8008642 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800856e:	781a      	ldrb	r2, [r3, #0]
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800857a:	1c5a      	adds	r2, r3, #1
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008584:	b29b      	uxth	r3, r3
 8008586:	3b01      	subs	r3, #1
 8008588:	b29a      	uxth	r2, r3
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008592:	3b01      	subs	r3, #1
 8008594:	b29a      	uxth	r2, r3
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	695b      	ldr	r3, [r3, #20]
 80085a0:	f003 0304 	and.w	r3, r3, #4
 80085a4:	2b04      	cmp	r3, #4
 80085a6:	d11b      	bne.n	80085e0 <HAL_I2C_Master_Transmit+0x188>
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d017      	beq.n	80085e0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085b4:	781a      	ldrb	r2, [r3, #0]
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085c0:	1c5a      	adds	r2, r3, #1
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80085ca:	b29b      	uxth	r3, r3
 80085cc:	3b01      	subs	r3, #1
 80085ce:	b29a      	uxth	r2, r3
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80085d8:	3b01      	subs	r3, #1
 80085da:	b29a      	uxth	r2, r3
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80085e0:	697a      	ldr	r2, [r7, #20]
 80085e2:	6a39      	ldr	r1, [r7, #32]
 80085e4:	68f8      	ldr	r0, [r7, #12]
 80085e6:	f000 ff5e 	bl	80094a6 <I2C_WaitOnBTFFlagUntilTimeout>
 80085ea:	4603      	mov	r3, r0
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d00d      	beq.n	800860c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085f4:	2b04      	cmp	r3, #4
 80085f6:	d107      	bne.n	8008608 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	681a      	ldr	r2, [r3, #0]
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008606:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008608:	2301      	movs	r3, #1
 800860a:	e01a      	b.n	8008642 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008610:	2b00      	cmp	r3, #0
 8008612:	d194      	bne.n	800853e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	681a      	ldr	r2, [r3, #0]
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008622:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	2220      	movs	r2, #32
 8008628:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	2200      	movs	r2, #0
 8008630:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	2200      	movs	r2, #0
 8008638:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800863c:	2300      	movs	r3, #0
 800863e:	e000      	b.n	8008642 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8008640:	2302      	movs	r3, #2
  }
}
 8008642:	4618      	mov	r0, r3
 8008644:	3718      	adds	r7, #24
 8008646:	46bd      	mov	sp, r7
 8008648:	bd80      	pop	{r7, pc}
 800864a:	bf00      	nop
 800864c:	00100002 	.word	0x00100002
 8008650:	ffff0000 	.word	0xffff0000

08008654 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008654:	b580      	push	{r7, lr}
 8008656:	b088      	sub	sp, #32
 8008658:	af02      	add	r7, sp, #8
 800865a:	60f8      	str	r0, [r7, #12]
 800865c:	4608      	mov	r0, r1
 800865e:	4611      	mov	r1, r2
 8008660:	461a      	mov	r2, r3
 8008662:	4603      	mov	r3, r0
 8008664:	817b      	strh	r3, [r7, #10]
 8008666:	460b      	mov	r3, r1
 8008668:	813b      	strh	r3, [r7, #8]
 800866a:	4613      	mov	r3, r2
 800866c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800866e:	f7fe ff27 	bl	80074c0 <HAL_GetTick>
 8008672:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800867a:	b2db      	uxtb	r3, r3
 800867c:	2b20      	cmp	r3, #32
 800867e:	f040 80d9 	bne.w	8008834 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008682:	697b      	ldr	r3, [r7, #20]
 8008684:	9300      	str	r3, [sp, #0]
 8008686:	2319      	movs	r3, #25
 8008688:	2201      	movs	r2, #1
 800868a:	496d      	ldr	r1, [pc, #436]	; (8008840 <HAL_I2C_Mem_Write+0x1ec>)
 800868c:	68f8      	ldr	r0, [r7, #12]
 800868e:	f000 fdf3 	bl	8009278 <I2C_WaitOnFlagUntilTimeout>
 8008692:	4603      	mov	r3, r0
 8008694:	2b00      	cmp	r3, #0
 8008696:	d001      	beq.n	800869c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8008698:	2302      	movs	r3, #2
 800869a:	e0cc      	b.n	8008836 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80086a2:	2b01      	cmp	r3, #1
 80086a4:	d101      	bne.n	80086aa <HAL_I2C_Mem_Write+0x56>
 80086a6:	2302      	movs	r3, #2
 80086a8:	e0c5      	b.n	8008836 <HAL_I2C_Mem_Write+0x1e2>
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	2201      	movs	r2, #1
 80086ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	f003 0301 	and.w	r3, r3, #1
 80086bc:	2b01      	cmp	r3, #1
 80086be:	d007      	beq.n	80086d0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	681a      	ldr	r2, [r3, #0]
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	f042 0201 	orr.w	r2, r2, #1
 80086ce:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	681a      	ldr	r2, [r3, #0]
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80086de:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	2221      	movs	r2, #33	; 0x21
 80086e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	2240      	movs	r2, #64	; 0x40
 80086ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	2200      	movs	r2, #0
 80086f4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	6a3a      	ldr	r2, [r7, #32]
 80086fa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008700:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008706:	b29a      	uxth	r2, r3
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	4a4d      	ldr	r2, [pc, #308]	; (8008844 <HAL_I2C_Mem_Write+0x1f0>)
 8008710:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008712:	88f8      	ldrh	r0, [r7, #6]
 8008714:	893a      	ldrh	r2, [r7, #8]
 8008716:	8979      	ldrh	r1, [r7, #10]
 8008718:	697b      	ldr	r3, [r7, #20]
 800871a:	9301      	str	r3, [sp, #4]
 800871c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800871e:	9300      	str	r3, [sp, #0]
 8008720:	4603      	mov	r3, r0
 8008722:	68f8      	ldr	r0, [r7, #12]
 8008724:	f000 fc4e 	bl	8008fc4 <I2C_RequestMemoryWrite>
 8008728:	4603      	mov	r3, r0
 800872a:	2b00      	cmp	r3, #0
 800872c:	d052      	beq.n	80087d4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800872e:	2301      	movs	r3, #1
 8008730:	e081      	b.n	8008836 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008732:	697a      	ldr	r2, [r7, #20]
 8008734:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008736:	68f8      	ldr	r0, [r7, #12]
 8008738:	f000 fe74 	bl	8009424 <I2C_WaitOnTXEFlagUntilTimeout>
 800873c:	4603      	mov	r3, r0
 800873e:	2b00      	cmp	r3, #0
 8008740:	d00d      	beq.n	800875e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008746:	2b04      	cmp	r3, #4
 8008748:	d107      	bne.n	800875a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	681a      	ldr	r2, [r3, #0]
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008758:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800875a:	2301      	movs	r3, #1
 800875c:	e06b      	b.n	8008836 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008762:	781a      	ldrb	r2, [r3, #0]
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800876e:	1c5a      	adds	r2, r3, #1
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008778:	3b01      	subs	r3, #1
 800877a:	b29a      	uxth	r2, r3
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008784:	b29b      	uxth	r3, r3
 8008786:	3b01      	subs	r3, #1
 8008788:	b29a      	uxth	r2, r3
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	695b      	ldr	r3, [r3, #20]
 8008794:	f003 0304 	and.w	r3, r3, #4
 8008798:	2b04      	cmp	r3, #4
 800879a:	d11b      	bne.n	80087d4 <HAL_I2C_Mem_Write+0x180>
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d017      	beq.n	80087d4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087a8:	781a      	ldrb	r2, [r3, #0]
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087b4:	1c5a      	adds	r2, r3, #1
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80087be:	3b01      	subs	r3, #1
 80087c0:	b29a      	uxth	r2, r3
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80087ca:	b29b      	uxth	r3, r3
 80087cc:	3b01      	subs	r3, #1
 80087ce:	b29a      	uxth	r2, r3
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d1aa      	bne.n	8008732 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80087dc:	697a      	ldr	r2, [r7, #20]
 80087de:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80087e0:	68f8      	ldr	r0, [r7, #12]
 80087e2:	f000 fe60 	bl	80094a6 <I2C_WaitOnBTFFlagUntilTimeout>
 80087e6:	4603      	mov	r3, r0
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d00d      	beq.n	8008808 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087f0:	2b04      	cmp	r3, #4
 80087f2:	d107      	bne.n	8008804 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	681a      	ldr	r2, [r3, #0]
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008802:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008804:	2301      	movs	r3, #1
 8008806:	e016      	b.n	8008836 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	681a      	ldr	r2, [r3, #0]
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008816:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	2220      	movs	r2, #32
 800881c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	2200      	movs	r2, #0
 8008824:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	2200      	movs	r2, #0
 800882c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8008830:	2300      	movs	r3, #0
 8008832:	e000      	b.n	8008836 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8008834:	2302      	movs	r3, #2
  }
}
 8008836:	4618      	mov	r0, r3
 8008838:	3718      	adds	r7, #24
 800883a:	46bd      	mov	sp, r7
 800883c:	bd80      	pop	{r7, pc}
 800883e:	bf00      	nop
 8008840:	00100002 	.word	0x00100002
 8008844:	ffff0000 	.word	0xffff0000

08008848 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008848:	b580      	push	{r7, lr}
 800884a:	b08c      	sub	sp, #48	; 0x30
 800884c:	af02      	add	r7, sp, #8
 800884e:	60f8      	str	r0, [r7, #12]
 8008850:	4608      	mov	r0, r1
 8008852:	4611      	mov	r1, r2
 8008854:	461a      	mov	r2, r3
 8008856:	4603      	mov	r3, r0
 8008858:	817b      	strh	r3, [r7, #10]
 800885a:	460b      	mov	r3, r1
 800885c:	813b      	strh	r3, [r7, #8]
 800885e:	4613      	mov	r3, r2
 8008860:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8008862:	f7fe fe2d 	bl	80074c0 <HAL_GetTick>
 8008866:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800886e:	b2db      	uxtb	r3, r3
 8008870:	2b20      	cmp	r3, #32
 8008872:	f040 8208 	bne.w	8008c86 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008878:	9300      	str	r3, [sp, #0]
 800887a:	2319      	movs	r3, #25
 800887c:	2201      	movs	r2, #1
 800887e:	497b      	ldr	r1, [pc, #492]	; (8008a6c <HAL_I2C_Mem_Read+0x224>)
 8008880:	68f8      	ldr	r0, [r7, #12]
 8008882:	f000 fcf9 	bl	8009278 <I2C_WaitOnFlagUntilTimeout>
 8008886:	4603      	mov	r3, r0
 8008888:	2b00      	cmp	r3, #0
 800888a:	d001      	beq.n	8008890 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800888c:	2302      	movs	r3, #2
 800888e:	e1fb      	b.n	8008c88 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008896:	2b01      	cmp	r3, #1
 8008898:	d101      	bne.n	800889e <HAL_I2C_Mem_Read+0x56>
 800889a:	2302      	movs	r3, #2
 800889c:	e1f4      	b.n	8008c88 <HAL_I2C_Mem_Read+0x440>
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	2201      	movs	r2, #1
 80088a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	f003 0301 	and.w	r3, r3, #1
 80088b0:	2b01      	cmp	r3, #1
 80088b2:	d007      	beq.n	80088c4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	681a      	ldr	r2, [r3, #0]
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	f042 0201 	orr.w	r2, r2, #1
 80088c2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	681a      	ldr	r2, [r3, #0]
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80088d2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	2222      	movs	r2, #34	; 0x22
 80088d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	2240      	movs	r2, #64	; 0x40
 80088e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	2200      	movs	r2, #0
 80088e8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80088ee:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80088f4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80088fa:	b29a      	uxth	r2, r3
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	4a5b      	ldr	r2, [pc, #364]	; (8008a70 <HAL_I2C_Mem_Read+0x228>)
 8008904:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008906:	88f8      	ldrh	r0, [r7, #6]
 8008908:	893a      	ldrh	r2, [r7, #8]
 800890a:	8979      	ldrh	r1, [r7, #10]
 800890c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800890e:	9301      	str	r3, [sp, #4]
 8008910:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008912:	9300      	str	r3, [sp, #0]
 8008914:	4603      	mov	r3, r0
 8008916:	68f8      	ldr	r0, [r7, #12]
 8008918:	f000 fbde 	bl	80090d8 <I2C_RequestMemoryRead>
 800891c:	4603      	mov	r3, r0
 800891e:	2b00      	cmp	r3, #0
 8008920:	d001      	beq.n	8008926 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8008922:	2301      	movs	r3, #1
 8008924:	e1b0      	b.n	8008c88 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800892a:	2b00      	cmp	r3, #0
 800892c:	d113      	bne.n	8008956 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800892e:	2300      	movs	r3, #0
 8008930:	623b      	str	r3, [r7, #32]
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	695b      	ldr	r3, [r3, #20]
 8008938:	623b      	str	r3, [r7, #32]
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	699b      	ldr	r3, [r3, #24]
 8008940:	623b      	str	r3, [r7, #32]
 8008942:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	681a      	ldr	r2, [r3, #0]
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008952:	601a      	str	r2, [r3, #0]
 8008954:	e184      	b.n	8008c60 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800895a:	2b01      	cmp	r3, #1
 800895c:	d11b      	bne.n	8008996 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	681a      	ldr	r2, [r3, #0]
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800896c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800896e:	2300      	movs	r3, #0
 8008970:	61fb      	str	r3, [r7, #28]
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	695b      	ldr	r3, [r3, #20]
 8008978:	61fb      	str	r3, [r7, #28]
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	699b      	ldr	r3, [r3, #24]
 8008980:	61fb      	str	r3, [r7, #28]
 8008982:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	681a      	ldr	r2, [r3, #0]
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008992:	601a      	str	r2, [r3, #0]
 8008994:	e164      	b.n	8008c60 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800899a:	2b02      	cmp	r3, #2
 800899c:	d11b      	bne.n	80089d6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	681a      	ldr	r2, [r3, #0]
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80089ac:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	681a      	ldr	r2, [r3, #0]
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80089bc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80089be:	2300      	movs	r3, #0
 80089c0:	61bb      	str	r3, [r7, #24]
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	695b      	ldr	r3, [r3, #20]
 80089c8:	61bb      	str	r3, [r7, #24]
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	699b      	ldr	r3, [r3, #24]
 80089d0:	61bb      	str	r3, [r7, #24]
 80089d2:	69bb      	ldr	r3, [r7, #24]
 80089d4:	e144      	b.n	8008c60 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80089d6:	2300      	movs	r3, #0
 80089d8:	617b      	str	r3, [r7, #20]
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	695b      	ldr	r3, [r3, #20]
 80089e0:	617b      	str	r3, [r7, #20]
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	699b      	ldr	r3, [r3, #24]
 80089e8:	617b      	str	r3, [r7, #20]
 80089ea:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80089ec:	e138      	b.n	8008c60 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80089f2:	2b03      	cmp	r3, #3
 80089f4:	f200 80f1 	bhi.w	8008bda <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80089fc:	2b01      	cmp	r3, #1
 80089fe:	d123      	bne.n	8008a48 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008a00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a02:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008a04:	68f8      	ldr	r0, [r7, #12]
 8008a06:	f000 fd8f 	bl	8009528 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008a0a:	4603      	mov	r3, r0
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d001      	beq.n	8008a14 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8008a10:	2301      	movs	r3, #1
 8008a12:	e139      	b.n	8008c88 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	691a      	ldr	r2, [r3, #16]
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a1e:	b2d2      	uxtb	r2, r2
 8008a20:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a26:	1c5a      	adds	r2, r3, #1
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a30:	3b01      	subs	r3, #1
 8008a32:	b29a      	uxth	r2, r3
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a3c:	b29b      	uxth	r3, r3
 8008a3e:	3b01      	subs	r3, #1
 8008a40:	b29a      	uxth	r2, r3
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008a46:	e10b      	b.n	8008c60 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a4c:	2b02      	cmp	r3, #2
 8008a4e:	d14e      	bne.n	8008aee <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a52:	9300      	str	r3, [sp, #0]
 8008a54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a56:	2200      	movs	r2, #0
 8008a58:	4906      	ldr	r1, [pc, #24]	; (8008a74 <HAL_I2C_Mem_Read+0x22c>)
 8008a5a:	68f8      	ldr	r0, [r7, #12]
 8008a5c:	f000 fc0c 	bl	8009278 <I2C_WaitOnFlagUntilTimeout>
 8008a60:	4603      	mov	r3, r0
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d008      	beq.n	8008a78 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8008a66:	2301      	movs	r3, #1
 8008a68:	e10e      	b.n	8008c88 <HAL_I2C_Mem_Read+0x440>
 8008a6a:	bf00      	nop
 8008a6c:	00100002 	.word	0x00100002
 8008a70:	ffff0000 	.word	0xffff0000
 8008a74:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	681a      	ldr	r2, [r3, #0]
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008a86:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	691a      	ldr	r2, [r3, #16]
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a92:	b2d2      	uxtb	r2, r2
 8008a94:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a9a:	1c5a      	adds	r2, r3, #1
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008aa4:	3b01      	subs	r3, #1
 8008aa6:	b29a      	uxth	r2, r3
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ab0:	b29b      	uxth	r3, r3
 8008ab2:	3b01      	subs	r3, #1
 8008ab4:	b29a      	uxth	r2, r3
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	691a      	ldr	r2, [r3, #16]
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ac4:	b2d2      	uxtb	r2, r2
 8008ac6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008acc:	1c5a      	adds	r2, r3, #1
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ad6:	3b01      	subs	r3, #1
 8008ad8:	b29a      	uxth	r2, r3
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ae2:	b29b      	uxth	r3, r3
 8008ae4:	3b01      	subs	r3, #1
 8008ae6:	b29a      	uxth	r2, r3
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008aec:	e0b8      	b.n	8008c60 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008af0:	9300      	str	r3, [sp, #0]
 8008af2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008af4:	2200      	movs	r2, #0
 8008af6:	4966      	ldr	r1, [pc, #408]	; (8008c90 <HAL_I2C_Mem_Read+0x448>)
 8008af8:	68f8      	ldr	r0, [r7, #12]
 8008afa:	f000 fbbd 	bl	8009278 <I2C_WaitOnFlagUntilTimeout>
 8008afe:	4603      	mov	r3, r0
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d001      	beq.n	8008b08 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8008b04:	2301      	movs	r3, #1
 8008b06:	e0bf      	b.n	8008c88 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	681a      	ldr	r2, [r3, #0]
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008b16:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	691a      	ldr	r2, [r3, #16]
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b22:	b2d2      	uxtb	r2, r2
 8008b24:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b2a:	1c5a      	adds	r2, r3, #1
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008b34:	3b01      	subs	r3, #1
 8008b36:	b29a      	uxth	r2, r3
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b40:	b29b      	uxth	r3, r3
 8008b42:	3b01      	subs	r3, #1
 8008b44:	b29a      	uxth	r2, r3
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b4c:	9300      	str	r3, [sp, #0]
 8008b4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b50:	2200      	movs	r2, #0
 8008b52:	494f      	ldr	r1, [pc, #316]	; (8008c90 <HAL_I2C_Mem_Read+0x448>)
 8008b54:	68f8      	ldr	r0, [r7, #12]
 8008b56:	f000 fb8f 	bl	8009278 <I2C_WaitOnFlagUntilTimeout>
 8008b5a:	4603      	mov	r3, r0
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d001      	beq.n	8008b64 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8008b60:	2301      	movs	r3, #1
 8008b62:	e091      	b.n	8008c88 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	681a      	ldr	r2, [r3, #0]
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008b72:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	691a      	ldr	r2, [r3, #16]
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b7e:	b2d2      	uxtb	r2, r2
 8008b80:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b86:	1c5a      	adds	r2, r3, #1
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008b90:	3b01      	subs	r3, #1
 8008b92:	b29a      	uxth	r2, r3
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b9c:	b29b      	uxth	r3, r3
 8008b9e:	3b01      	subs	r3, #1
 8008ba0:	b29a      	uxth	r2, r3
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	691a      	ldr	r2, [r3, #16]
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bb0:	b2d2      	uxtb	r2, r2
 8008bb2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bb8:	1c5a      	adds	r2, r3, #1
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008bc2:	3b01      	subs	r3, #1
 8008bc4:	b29a      	uxth	r2, r3
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008bce:	b29b      	uxth	r3, r3
 8008bd0:	3b01      	subs	r3, #1
 8008bd2:	b29a      	uxth	r2, r3
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008bd8:	e042      	b.n	8008c60 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008bda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008bdc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008bde:	68f8      	ldr	r0, [r7, #12]
 8008be0:	f000 fca2 	bl	8009528 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008be4:	4603      	mov	r3, r0
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d001      	beq.n	8008bee <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8008bea:	2301      	movs	r3, #1
 8008bec:	e04c      	b.n	8008c88 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	691a      	ldr	r2, [r3, #16]
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bf8:	b2d2      	uxtb	r2, r2
 8008bfa:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c00:	1c5a      	adds	r2, r3, #1
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c0a:	3b01      	subs	r3, #1
 8008c0c:	b29a      	uxth	r2, r3
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c16:	b29b      	uxth	r3, r3
 8008c18:	3b01      	subs	r3, #1
 8008c1a:	b29a      	uxth	r2, r3
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	695b      	ldr	r3, [r3, #20]
 8008c26:	f003 0304 	and.w	r3, r3, #4
 8008c2a:	2b04      	cmp	r3, #4
 8008c2c:	d118      	bne.n	8008c60 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	691a      	ldr	r2, [r3, #16]
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c38:	b2d2      	uxtb	r2, r2
 8008c3a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c40:	1c5a      	adds	r2, r3, #1
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c4a:	3b01      	subs	r3, #1
 8008c4c:	b29a      	uxth	r2, r3
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c56:	b29b      	uxth	r3, r3
 8008c58:	3b01      	subs	r3, #1
 8008c5a:	b29a      	uxth	r2, r3
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	f47f aec2 	bne.w	80089ee <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	2220      	movs	r2, #32
 8008c6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	2200      	movs	r2, #0
 8008c76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8008c82:	2300      	movs	r3, #0
 8008c84:	e000      	b.n	8008c88 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8008c86:	2302      	movs	r3, #2
  }
}
 8008c88:	4618      	mov	r0, r3
 8008c8a:	3728      	adds	r7, #40	; 0x28
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	bd80      	pop	{r7, pc}
 8008c90:	00010004 	.word	0x00010004

08008c94 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8008c94:	b580      	push	{r7, lr}
 8008c96:	b08a      	sub	sp, #40	; 0x28
 8008c98:	af02      	add	r7, sp, #8
 8008c9a:	60f8      	str	r0, [r7, #12]
 8008c9c:	607a      	str	r2, [r7, #4]
 8008c9e:	603b      	str	r3, [r7, #0]
 8008ca0:	460b      	mov	r3, r1
 8008ca2:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8008ca4:	f7fe fc0c 	bl	80074c0 <HAL_GetTick>
 8008ca8:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8008caa:	2301      	movs	r3, #1
 8008cac:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008cb4:	b2db      	uxtb	r3, r3
 8008cb6:	2b20      	cmp	r3, #32
 8008cb8:	f040 8105 	bne.w	8008ec6 <HAL_I2C_IsDeviceReady+0x232>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008cbc:	69fb      	ldr	r3, [r7, #28]
 8008cbe:	9300      	str	r3, [sp, #0]
 8008cc0:	2319      	movs	r3, #25
 8008cc2:	2201      	movs	r2, #1
 8008cc4:	4982      	ldr	r1, [pc, #520]	; (8008ed0 <HAL_I2C_IsDeviceReady+0x23c>)
 8008cc6:	68f8      	ldr	r0, [r7, #12]
 8008cc8:	f000 fad6 	bl	8009278 <I2C_WaitOnFlagUntilTimeout>
 8008ccc:	4603      	mov	r3, r0
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d001      	beq.n	8008cd6 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8008cd2:	2302      	movs	r3, #2
 8008cd4:	e0f8      	b.n	8008ec8 <HAL_I2C_IsDeviceReady+0x234>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008cdc:	2b01      	cmp	r3, #1
 8008cde:	d101      	bne.n	8008ce4 <HAL_I2C_IsDeviceReady+0x50>
 8008ce0:	2302      	movs	r3, #2
 8008ce2:	e0f1      	b.n	8008ec8 <HAL_I2C_IsDeviceReady+0x234>
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	2201      	movs	r2, #1
 8008ce8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	f003 0301 	and.w	r3, r3, #1
 8008cf6:	2b01      	cmp	r3, #1
 8008cf8:	d007      	beq.n	8008d0a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	681a      	ldr	r2, [r3, #0]
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	f042 0201 	orr.w	r2, r2, #1
 8008d08:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	681a      	ldr	r2, [r3, #0]
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008d18:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	2224      	movs	r2, #36	; 0x24
 8008d1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	2200      	movs	r2, #0
 8008d26:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	4a6a      	ldr	r2, [pc, #424]	; (8008ed4 <HAL_I2C_IsDeviceReady+0x240>)
 8008d2c:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	681a      	ldr	r2, [r3, #0]
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008d3c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8008d3e:	69fb      	ldr	r3, [r7, #28]
 8008d40:	9300      	str	r3, [sp, #0]
 8008d42:	683b      	ldr	r3, [r7, #0]
 8008d44:	2200      	movs	r2, #0
 8008d46:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008d4a:	68f8      	ldr	r0, [r7, #12]
 8008d4c:	f000 fa94 	bl	8009278 <I2C_WaitOnFlagUntilTimeout>
 8008d50:	4603      	mov	r3, r0
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d001      	beq.n	8008d5a <HAL_I2C_IsDeviceReady+0xc6>
      {
        return HAL_ERROR;
 8008d56:	2301      	movs	r3, #1
 8008d58:	e0b6      	b.n	8008ec8 <HAL_I2C_IsDeviceReady+0x234>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008d5a:	897b      	ldrh	r3, [r7, #10]
 8008d5c:	b2db      	uxtb	r3, r3
 8008d5e:	461a      	mov	r2, r3
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008d68:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8008d6a:	f7fe fba9 	bl	80074c0 <HAL_GetTick>
 8008d6e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	695b      	ldr	r3, [r3, #20]
 8008d76:	f003 0302 	and.w	r3, r3, #2
 8008d7a:	2b02      	cmp	r3, #2
 8008d7c:	bf0c      	ite	eq
 8008d7e:	2301      	moveq	r3, #1
 8008d80:	2300      	movne	r3, #0
 8008d82:	b2db      	uxtb	r3, r3
 8008d84:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	695b      	ldr	r3, [r3, #20]
 8008d8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008d90:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008d94:	bf0c      	ite	eq
 8008d96:	2301      	moveq	r3, #1
 8008d98:	2300      	movne	r3, #0
 8008d9a:	b2db      	uxtb	r3, r3
 8008d9c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8008d9e:	e025      	b.n	8008dec <HAL_I2C_IsDeviceReady+0x158>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008da0:	f7fe fb8e 	bl	80074c0 <HAL_GetTick>
 8008da4:	4602      	mov	r2, r0
 8008da6:	69fb      	ldr	r3, [r7, #28]
 8008da8:	1ad3      	subs	r3, r2, r3
 8008daa:	683a      	ldr	r2, [r7, #0]
 8008dac:	429a      	cmp	r2, r3
 8008dae:	d302      	bcc.n	8008db6 <HAL_I2C_IsDeviceReady+0x122>
 8008db0:	683b      	ldr	r3, [r7, #0]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d103      	bne.n	8008dbe <HAL_I2C_IsDeviceReady+0x12a>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	22a0      	movs	r2, #160	; 0xa0
 8008dba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	695b      	ldr	r3, [r3, #20]
 8008dc4:	f003 0302 	and.w	r3, r3, #2
 8008dc8:	2b02      	cmp	r3, #2
 8008dca:	bf0c      	ite	eq
 8008dcc:	2301      	moveq	r3, #1
 8008dce:	2300      	movne	r3, #0
 8008dd0:	b2db      	uxtb	r3, r3
 8008dd2:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	695b      	ldr	r3, [r3, #20]
 8008dda:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008dde:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008de2:	bf0c      	ite	eq
 8008de4:	2301      	moveq	r3, #1
 8008de6:	2300      	movne	r3, #0
 8008de8:	b2db      	uxtb	r3, r3
 8008dea:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008df2:	b2db      	uxtb	r3, r3
 8008df4:	2ba0      	cmp	r3, #160	; 0xa0
 8008df6:	d005      	beq.n	8008e04 <HAL_I2C_IsDeviceReady+0x170>
 8008df8:	7dfb      	ldrb	r3, [r7, #23]
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d102      	bne.n	8008e04 <HAL_I2C_IsDeviceReady+0x170>
 8008dfe:	7dbb      	ldrb	r3, [r7, #22]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d0cd      	beq.n	8008da0 <HAL_I2C_IsDeviceReady+0x10c>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	2220      	movs	r2, #32
 8008e08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	695b      	ldr	r3, [r3, #20]
 8008e12:	f003 0302 	and.w	r3, r3, #2
 8008e16:	2b02      	cmp	r3, #2
 8008e18:	d129      	bne.n	8008e6e <HAL_I2C_IsDeviceReady+0x1da>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	681a      	ldr	r2, [r3, #0]
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008e28:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008e2a:	2300      	movs	r3, #0
 8008e2c:	613b      	str	r3, [r7, #16]
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	695b      	ldr	r3, [r3, #20]
 8008e34:	613b      	str	r3, [r7, #16]
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	699b      	ldr	r3, [r3, #24]
 8008e3c:	613b      	str	r3, [r7, #16]
 8008e3e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008e40:	69fb      	ldr	r3, [r7, #28]
 8008e42:	9300      	str	r3, [sp, #0]
 8008e44:	2319      	movs	r3, #25
 8008e46:	2201      	movs	r2, #1
 8008e48:	4921      	ldr	r1, [pc, #132]	; (8008ed0 <HAL_I2C_IsDeviceReady+0x23c>)
 8008e4a:	68f8      	ldr	r0, [r7, #12]
 8008e4c:	f000 fa14 	bl	8009278 <I2C_WaitOnFlagUntilTimeout>
 8008e50:	4603      	mov	r3, r0
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d001      	beq.n	8008e5a <HAL_I2C_IsDeviceReady+0x1c6>
        {
          return HAL_ERROR;
 8008e56:	2301      	movs	r3, #1
 8008e58:	e036      	b.n	8008ec8 <HAL_I2C_IsDeviceReady+0x234>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	2220      	movs	r2, #32
 8008e5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	2200      	movs	r2, #0
 8008e66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	e02c      	b.n	8008ec8 <HAL_I2C_IsDeviceReady+0x234>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	681a      	ldr	r2, [r3, #0]
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008e7c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008e86:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008e88:	69fb      	ldr	r3, [r7, #28]
 8008e8a:	9300      	str	r3, [sp, #0]
 8008e8c:	2319      	movs	r3, #25
 8008e8e:	2201      	movs	r2, #1
 8008e90:	490f      	ldr	r1, [pc, #60]	; (8008ed0 <HAL_I2C_IsDeviceReady+0x23c>)
 8008e92:	68f8      	ldr	r0, [r7, #12]
 8008e94:	f000 f9f0 	bl	8009278 <I2C_WaitOnFlagUntilTimeout>
 8008e98:	4603      	mov	r3, r0
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d001      	beq.n	8008ea2 <HAL_I2C_IsDeviceReady+0x20e>
        {
          return HAL_ERROR;
 8008e9e:	2301      	movs	r3, #1
 8008ea0:	e012      	b.n	8008ec8 <HAL_I2C_IsDeviceReady+0x234>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8008ea2:	69bb      	ldr	r3, [r7, #24]
 8008ea4:	3301      	adds	r3, #1
 8008ea6:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8008ea8:	69ba      	ldr	r2, [r7, #24]
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	429a      	cmp	r2, r3
 8008eae:	f4ff af3e 	bcc.w	8008d2e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	2220      	movs	r2, #32
 8008eb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	2200      	movs	r2, #0
 8008ebe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8008ec2:	2301      	movs	r3, #1
 8008ec4:	e000      	b.n	8008ec8 <HAL_I2C_IsDeviceReady+0x234>
  }
  else
  {
    return HAL_BUSY;
 8008ec6:	2302      	movs	r3, #2
  }
}
 8008ec8:	4618      	mov	r0, r3
 8008eca:	3720      	adds	r7, #32
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	bd80      	pop	{r7, pc}
 8008ed0:	00100002 	.word	0x00100002
 8008ed4:	ffff0000 	.word	0xffff0000

08008ed8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	b088      	sub	sp, #32
 8008edc:	af02      	add	r7, sp, #8
 8008ede:	60f8      	str	r0, [r7, #12]
 8008ee0:	607a      	str	r2, [r7, #4]
 8008ee2:	603b      	str	r3, [r7, #0]
 8008ee4:	460b      	mov	r3, r1
 8008ee6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008eec:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8008eee:	697b      	ldr	r3, [r7, #20]
 8008ef0:	2b08      	cmp	r3, #8
 8008ef2:	d006      	beq.n	8008f02 <I2C_MasterRequestWrite+0x2a>
 8008ef4:	697b      	ldr	r3, [r7, #20]
 8008ef6:	2b01      	cmp	r3, #1
 8008ef8:	d003      	beq.n	8008f02 <I2C_MasterRequestWrite+0x2a>
 8008efa:	697b      	ldr	r3, [r7, #20]
 8008efc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008f00:	d108      	bne.n	8008f14 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	681a      	ldr	r2, [r3, #0]
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008f10:	601a      	str	r2, [r3, #0]
 8008f12:	e00b      	b.n	8008f2c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f18:	2b12      	cmp	r3, #18
 8008f1a:	d107      	bne.n	8008f2c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	681a      	ldr	r2, [r3, #0]
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008f2a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008f2c:	683b      	ldr	r3, [r7, #0]
 8008f2e:	9300      	str	r3, [sp, #0]
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	2200      	movs	r2, #0
 8008f34:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008f38:	68f8      	ldr	r0, [r7, #12]
 8008f3a:	f000 f99d 	bl	8009278 <I2C_WaitOnFlagUntilTimeout>
 8008f3e:	4603      	mov	r3, r0
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d001      	beq.n	8008f48 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_ERROR;
 8008f44:	2301      	movs	r3, #1
 8008f46:	e035      	b.n	8008fb4 <I2C_MasterRequestWrite+0xdc>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	691b      	ldr	r3, [r3, #16]
 8008f4c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008f50:	d108      	bne.n	8008f64 <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008f52:	897b      	ldrh	r3, [r7, #10]
 8008f54:	b2db      	uxtb	r3, r3
 8008f56:	461a      	mov	r2, r3
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008f60:	611a      	str	r2, [r3, #16]
 8008f62:	e01b      	b.n	8008f9c <I2C_MasterRequestWrite+0xc4>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8008f64:	897b      	ldrh	r3, [r7, #10]
 8008f66:	11db      	asrs	r3, r3, #7
 8008f68:	b2db      	uxtb	r3, r3
 8008f6a:	f003 0306 	and.w	r3, r3, #6
 8008f6e:	b2db      	uxtb	r3, r3
 8008f70:	f063 030f 	orn	r3, r3, #15
 8008f74:	b2da      	uxtb	r2, r3
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8008f7c:	683b      	ldr	r3, [r7, #0]
 8008f7e:	687a      	ldr	r2, [r7, #4]
 8008f80:	490e      	ldr	r1, [pc, #56]	; (8008fbc <I2C_MasterRequestWrite+0xe4>)
 8008f82:	68f8      	ldr	r0, [r7, #12]
 8008f84:	f000 f9cf 	bl	8009326 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008f88:	4603      	mov	r3, r0
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d001      	beq.n	8008f92 <I2C_MasterRequestWrite+0xba>
    {
      return HAL_ERROR;
 8008f8e:	2301      	movs	r3, #1
 8008f90:	e010      	b.n	8008fb4 <I2C_MasterRequestWrite+0xdc>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8008f92:	897b      	ldrh	r3, [r7, #10]
 8008f94:	b2da      	uxtb	r2, r3
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008f9c:	683b      	ldr	r3, [r7, #0]
 8008f9e:	687a      	ldr	r2, [r7, #4]
 8008fa0:	4907      	ldr	r1, [pc, #28]	; (8008fc0 <I2C_MasterRequestWrite+0xe8>)
 8008fa2:	68f8      	ldr	r0, [r7, #12]
 8008fa4:	f000 f9bf 	bl	8009326 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008fa8:	4603      	mov	r3, r0
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d001      	beq.n	8008fb2 <I2C_MasterRequestWrite+0xda>
  {
    return HAL_ERROR;
 8008fae:	2301      	movs	r3, #1
 8008fb0:	e000      	b.n	8008fb4 <I2C_MasterRequestWrite+0xdc>
  }

  return HAL_OK;
 8008fb2:	2300      	movs	r3, #0
}
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	3718      	adds	r7, #24
 8008fb8:	46bd      	mov	sp, r7
 8008fba:	bd80      	pop	{r7, pc}
 8008fbc:	00010008 	.word	0x00010008
 8008fc0:	00010002 	.word	0x00010002

08008fc4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008fc4:	b580      	push	{r7, lr}
 8008fc6:	b088      	sub	sp, #32
 8008fc8:	af02      	add	r7, sp, #8
 8008fca:	60f8      	str	r0, [r7, #12]
 8008fcc:	4608      	mov	r0, r1
 8008fce:	4611      	mov	r1, r2
 8008fd0:	461a      	mov	r2, r3
 8008fd2:	4603      	mov	r3, r0
 8008fd4:	817b      	strh	r3, [r7, #10]
 8008fd6:	460b      	mov	r3, r1
 8008fd8:	813b      	strh	r3, [r7, #8]
 8008fda:	4613      	mov	r3, r2
 8008fdc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	681a      	ldr	r2, [r3, #0]
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008fec:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ff0:	9300      	str	r3, [sp, #0]
 8008ff2:	6a3b      	ldr	r3, [r7, #32]
 8008ff4:	2200      	movs	r2, #0
 8008ff6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008ffa:	68f8      	ldr	r0, [r7, #12]
 8008ffc:	f000 f93c 	bl	8009278 <I2C_WaitOnFlagUntilTimeout>
 8009000:	4603      	mov	r3, r0
 8009002:	2b00      	cmp	r3, #0
 8009004:	d001      	beq.n	800900a <I2C_RequestMemoryWrite+0x46>
  {
    return HAL_ERROR;
 8009006:	2301      	movs	r3, #1
 8009008:	e05f      	b.n	80090ca <I2C_RequestMemoryWrite+0x106>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800900a:	897b      	ldrh	r3, [r7, #10]
 800900c:	b2db      	uxtb	r3, r3
 800900e:	461a      	mov	r2, r3
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009018:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800901a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800901c:	6a3a      	ldr	r2, [r7, #32]
 800901e:	492d      	ldr	r1, [pc, #180]	; (80090d4 <I2C_RequestMemoryWrite+0x110>)
 8009020:	68f8      	ldr	r0, [r7, #12]
 8009022:	f000 f980 	bl	8009326 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009026:	4603      	mov	r3, r0
 8009028:	2b00      	cmp	r3, #0
 800902a:	d001      	beq.n	8009030 <I2C_RequestMemoryWrite+0x6c>
  {
    return HAL_ERROR;
 800902c:	2301      	movs	r3, #1
 800902e:	e04c      	b.n	80090ca <I2C_RequestMemoryWrite+0x106>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009030:	2300      	movs	r3, #0
 8009032:	617b      	str	r3, [r7, #20]
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	695b      	ldr	r3, [r3, #20]
 800903a:	617b      	str	r3, [r7, #20]
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	699b      	ldr	r3, [r3, #24]
 8009042:	617b      	str	r3, [r7, #20]
 8009044:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009046:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009048:	6a39      	ldr	r1, [r7, #32]
 800904a:	68f8      	ldr	r0, [r7, #12]
 800904c:	f000 f9ea 	bl	8009424 <I2C_WaitOnTXEFlagUntilTimeout>
 8009050:	4603      	mov	r3, r0
 8009052:	2b00      	cmp	r3, #0
 8009054:	d00d      	beq.n	8009072 <I2C_RequestMemoryWrite+0xae>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800905a:	2b04      	cmp	r3, #4
 800905c:	d107      	bne.n	800906e <I2C_RequestMemoryWrite+0xaa>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	681a      	ldr	r2, [r3, #0]
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800906c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800906e:	2301      	movs	r3, #1
 8009070:	e02b      	b.n	80090ca <I2C_RequestMemoryWrite+0x106>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009072:	88fb      	ldrh	r3, [r7, #6]
 8009074:	2b01      	cmp	r3, #1
 8009076:	d105      	bne.n	8009084 <I2C_RequestMemoryWrite+0xc0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009078:	893b      	ldrh	r3, [r7, #8]
 800907a:	b2da      	uxtb	r2, r3
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	611a      	str	r2, [r3, #16]
 8009082:	e021      	b.n	80090c8 <I2C_RequestMemoryWrite+0x104>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8009084:	893b      	ldrh	r3, [r7, #8]
 8009086:	0a1b      	lsrs	r3, r3, #8
 8009088:	b29b      	uxth	r3, r3
 800908a:	b2da      	uxtb	r2, r3
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009092:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009094:	6a39      	ldr	r1, [r7, #32]
 8009096:	68f8      	ldr	r0, [r7, #12]
 8009098:	f000 f9c4 	bl	8009424 <I2C_WaitOnTXEFlagUntilTimeout>
 800909c:	4603      	mov	r3, r0
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d00d      	beq.n	80090be <I2C_RequestMemoryWrite+0xfa>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090a6:	2b04      	cmp	r3, #4
 80090a8:	d107      	bne.n	80090ba <I2C_RequestMemoryWrite+0xf6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	681a      	ldr	r2, [r3, #0]
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80090b8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80090ba:	2301      	movs	r3, #1
 80090bc:	e005      	b.n	80090ca <I2C_RequestMemoryWrite+0x106>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80090be:	893b      	ldrh	r3, [r7, #8]
 80090c0:	b2da      	uxtb	r2, r3
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80090c8:	2300      	movs	r3, #0
}
 80090ca:	4618      	mov	r0, r3
 80090cc:	3718      	adds	r7, #24
 80090ce:	46bd      	mov	sp, r7
 80090d0:	bd80      	pop	{r7, pc}
 80090d2:	bf00      	nop
 80090d4:	00010002 	.word	0x00010002

080090d8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80090d8:	b580      	push	{r7, lr}
 80090da:	b088      	sub	sp, #32
 80090dc:	af02      	add	r7, sp, #8
 80090de:	60f8      	str	r0, [r7, #12]
 80090e0:	4608      	mov	r0, r1
 80090e2:	4611      	mov	r1, r2
 80090e4:	461a      	mov	r2, r3
 80090e6:	4603      	mov	r3, r0
 80090e8:	817b      	strh	r3, [r7, #10]
 80090ea:	460b      	mov	r3, r1
 80090ec:	813b      	strh	r3, [r7, #8]
 80090ee:	4613      	mov	r3, r2
 80090f0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	681a      	ldr	r2, [r3, #0]
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009100:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	681a      	ldr	r2, [r3, #0]
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009110:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009114:	9300      	str	r3, [sp, #0]
 8009116:	6a3b      	ldr	r3, [r7, #32]
 8009118:	2200      	movs	r2, #0
 800911a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800911e:	68f8      	ldr	r0, [r7, #12]
 8009120:	f000 f8aa 	bl	8009278 <I2C_WaitOnFlagUntilTimeout>
 8009124:	4603      	mov	r3, r0
 8009126:	2b00      	cmp	r3, #0
 8009128:	d001      	beq.n	800912e <I2C_RequestMemoryRead+0x56>
  {
    return HAL_ERROR;
 800912a:	2301      	movs	r3, #1
 800912c:	e09e      	b.n	800926c <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800912e:	897b      	ldrh	r3, [r7, #10]
 8009130:	b2db      	uxtb	r3, r3
 8009132:	461a      	mov	r2, r3
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800913c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800913e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009140:	6a3a      	ldr	r2, [r7, #32]
 8009142:	494c      	ldr	r1, [pc, #304]	; (8009274 <I2C_RequestMemoryRead+0x19c>)
 8009144:	68f8      	ldr	r0, [r7, #12]
 8009146:	f000 f8ee 	bl	8009326 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800914a:	4603      	mov	r3, r0
 800914c:	2b00      	cmp	r3, #0
 800914e:	d001      	beq.n	8009154 <I2C_RequestMemoryRead+0x7c>
  {
    return HAL_ERROR;
 8009150:	2301      	movs	r3, #1
 8009152:	e08b      	b.n	800926c <I2C_RequestMemoryRead+0x194>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009154:	2300      	movs	r3, #0
 8009156:	617b      	str	r3, [r7, #20]
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	695b      	ldr	r3, [r3, #20]
 800915e:	617b      	str	r3, [r7, #20]
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	699b      	ldr	r3, [r3, #24]
 8009166:	617b      	str	r3, [r7, #20]
 8009168:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800916a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800916c:	6a39      	ldr	r1, [r7, #32]
 800916e:	68f8      	ldr	r0, [r7, #12]
 8009170:	f000 f958 	bl	8009424 <I2C_WaitOnTXEFlagUntilTimeout>
 8009174:	4603      	mov	r3, r0
 8009176:	2b00      	cmp	r3, #0
 8009178:	d00d      	beq.n	8009196 <I2C_RequestMemoryRead+0xbe>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800917e:	2b04      	cmp	r3, #4
 8009180:	d107      	bne.n	8009192 <I2C_RequestMemoryRead+0xba>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	681a      	ldr	r2, [r3, #0]
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009190:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009192:	2301      	movs	r3, #1
 8009194:	e06a      	b.n	800926c <I2C_RequestMemoryRead+0x194>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009196:	88fb      	ldrh	r3, [r7, #6]
 8009198:	2b01      	cmp	r3, #1
 800919a:	d105      	bne.n	80091a8 <I2C_RequestMemoryRead+0xd0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800919c:	893b      	ldrh	r3, [r7, #8]
 800919e:	b2da      	uxtb	r2, r3
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	611a      	str	r2, [r3, #16]
 80091a6:	e021      	b.n	80091ec <I2C_RequestMemoryRead+0x114>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80091a8:	893b      	ldrh	r3, [r7, #8]
 80091aa:	0a1b      	lsrs	r3, r3, #8
 80091ac:	b29b      	uxth	r3, r3
 80091ae:	b2da      	uxtb	r2, r3
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80091b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80091b8:	6a39      	ldr	r1, [r7, #32]
 80091ba:	68f8      	ldr	r0, [r7, #12]
 80091bc:	f000 f932 	bl	8009424 <I2C_WaitOnTXEFlagUntilTimeout>
 80091c0:	4603      	mov	r3, r0
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d00d      	beq.n	80091e2 <I2C_RequestMemoryRead+0x10a>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091ca:	2b04      	cmp	r3, #4
 80091cc:	d107      	bne.n	80091de <I2C_RequestMemoryRead+0x106>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	681a      	ldr	r2, [r3, #0]
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80091dc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80091de:	2301      	movs	r3, #1
 80091e0:	e044      	b.n	800926c <I2C_RequestMemoryRead+0x194>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80091e2:	893b      	ldrh	r3, [r7, #8]
 80091e4:	b2da      	uxtb	r2, r3
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80091ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80091ee:	6a39      	ldr	r1, [r7, #32]
 80091f0:	68f8      	ldr	r0, [r7, #12]
 80091f2:	f000 f917 	bl	8009424 <I2C_WaitOnTXEFlagUntilTimeout>
 80091f6:	4603      	mov	r3, r0
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d00d      	beq.n	8009218 <I2C_RequestMemoryRead+0x140>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009200:	2b04      	cmp	r3, #4
 8009202:	d107      	bne.n	8009214 <I2C_RequestMemoryRead+0x13c>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	681a      	ldr	r2, [r3, #0]
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009212:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009214:	2301      	movs	r3, #1
 8009216:	e029      	b.n	800926c <I2C_RequestMemoryRead+0x194>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	681a      	ldr	r2, [r3, #0]
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009226:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800922a:	9300      	str	r3, [sp, #0]
 800922c:	6a3b      	ldr	r3, [r7, #32]
 800922e:	2200      	movs	r2, #0
 8009230:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009234:	68f8      	ldr	r0, [r7, #12]
 8009236:	f000 f81f 	bl	8009278 <I2C_WaitOnFlagUntilTimeout>
 800923a:	4603      	mov	r3, r0
 800923c:	2b00      	cmp	r3, #0
 800923e:	d001      	beq.n	8009244 <I2C_RequestMemoryRead+0x16c>
  {
    return HAL_ERROR;
 8009240:	2301      	movs	r3, #1
 8009242:	e013      	b.n	800926c <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8009244:	897b      	ldrh	r3, [r7, #10]
 8009246:	b2db      	uxtb	r3, r3
 8009248:	f043 0301 	orr.w	r3, r3, #1
 800924c:	b2da      	uxtb	r2, r3
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009256:	6a3a      	ldr	r2, [r7, #32]
 8009258:	4906      	ldr	r1, [pc, #24]	; (8009274 <I2C_RequestMemoryRead+0x19c>)
 800925a:	68f8      	ldr	r0, [r7, #12]
 800925c:	f000 f863 	bl	8009326 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009260:	4603      	mov	r3, r0
 8009262:	2b00      	cmp	r3, #0
 8009264:	d001      	beq.n	800926a <I2C_RequestMemoryRead+0x192>
  {
    return HAL_ERROR;
 8009266:	2301      	movs	r3, #1
 8009268:	e000      	b.n	800926c <I2C_RequestMemoryRead+0x194>
  }

  return HAL_OK;
 800926a:	2300      	movs	r3, #0
}
 800926c:	4618      	mov	r0, r3
 800926e:	3718      	adds	r7, #24
 8009270:	46bd      	mov	sp, r7
 8009272:	bd80      	pop	{r7, pc}
 8009274:	00010002 	.word	0x00010002

08009278 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8009278:	b580      	push	{r7, lr}
 800927a:	b084      	sub	sp, #16
 800927c:	af00      	add	r7, sp, #0
 800927e:	60f8      	str	r0, [r7, #12]
 8009280:	60b9      	str	r1, [r7, #8]
 8009282:	603b      	str	r3, [r7, #0]
 8009284:	4613      	mov	r3, r2
 8009286:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009288:	e025      	b.n	80092d6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800928a:	683b      	ldr	r3, [r7, #0]
 800928c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009290:	d021      	beq.n	80092d6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009292:	f7fe f915 	bl	80074c0 <HAL_GetTick>
 8009296:	4602      	mov	r2, r0
 8009298:	69bb      	ldr	r3, [r7, #24]
 800929a:	1ad3      	subs	r3, r2, r3
 800929c:	683a      	ldr	r2, [r7, #0]
 800929e:	429a      	cmp	r2, r3
 80092a0:	d302      	bcc.n	80092a8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80092a2:	683b      	ldr	r3, [r7, #0]
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d116      	bne.n	80092d6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	2200      	movs	r2, #0
 80092ac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	2220      	movs	r2, #32
 80092b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	2200      	movs	r2, #0
 80092ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092c2:	f043 0220 	orr.w	r2, r3, #32
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	2200      	movs	r2, #0
 80092ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80092d2:	2301      	movs	r3, #1
 80092d4:	e023      	b.n	800931e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80092d6:	68bb      	ldr	r3, [r7, #8]
 80092d8:	0c1b      	lsrs	r3, r3, #16
 80092da:	b2db      	uxtb	r3, r3
 80092dc:	2b01      	cmp	r3, #1
 80092de:	d10d      	bne.n	80092fc <I2C_WaitOnFlagUntilTimeout+0x84>
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	695b      	ldr	r3, [r3, #20]
 80092e6:	43da      	mvns	r2, r3
 80092e8:	68bb      	ldr	r3, [r7, #8]
 80092ea:	4013      	ands	r3, r2
 80092ec:	b29b      	uxth	r3, r3
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	bf0c      	ite	eq
 80092f2:	2301      	moveq	r3, #1
 80092f4:	2300      	movne	r3, #0
 80092f6:	b2db      	uxtb	r3, r3
 80092f8:	461a      	mov	r2, r3
 80092fa:	e00c      	b.n	8009316 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	699b      	ldr	r3, [r3, #24]
 8009302:	43da      	mvns	r2, r3
 8009304:	68bb      	ldr	r3, [r7, #8]
 8009306:	4013      	ands	r3, r2
 8009308:	b29b      	uxth	r3, r3
 800930a:	2b00      	cmp	r3, #0
 800930c:	bf0c      	ite	eq
 800930e:	2301      	moveq	r3, #1
 8009310:	2300      	movne	r3, #0
 8009312:	b2db      	uxtb	r3, r3
 8009314:	461a      	mov	r2, r3
 8009316:	79fb      	ldrb	r3, [r7, #7]
 8009318:	429a      	cmp	r2, r3
 800931a:	d0b6      	beq.n	800928a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800931c:	2300      	movs	r3, #0
}
 800931e:	4618      	mov	r0, r3
 8009320:	3710      	adds	r7, #16
 8009322:	46bd      	mov	sp, r7
 8009324:	bd80      	pop	{r7, pc}

08009326 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8009326:	b580      	push	{r7, lr}
 8009328:	b084      	sub	sp, #16
 800932a:	af00      	add	r7, sp, #0
 800932c:	60f8      	str	r0, [r7, #12]
 800932e:	60b9      	str	r1, [r7, #8]
 8009330:	607a      	str	r2, [r7, #4]
 8009332:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009334:	e051      	b.n	80093da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	695b      	ldr	r3, [r3, #20]
 800933c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009340:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009344:	d123      	bne.n	800938e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	681a      	ldr	r2, [r3, #0]
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009354:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800935e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	2200      	movs	r2, #0
 8009364:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	2220      	movs	r2, #32
 800936a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	2200      	movs	r2, #0
 8009372:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800937a:	f043 0204 	orr.w	r2, r3, #4
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	2200      	movs	r2, #0
 8009386:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800938a:	2301      	movs	r3, #1
 800938c:	e046      	b.n	800941c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009394:	d021      	beq.n	80093da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009396:	f7fe f893 	bl	80074c0 <HAL_GetTick>
 800939a:	4602      	mov	r2, r0
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	1ad3      	subs	r3, r2, r3
 80093a0:	687a      	ldr	r2, [r7, #4]
 80093a2:	429a      	cmp	r2, r3
 80093a4:	d302      	bcc.n	80093ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d116      	bne.n	80093da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	2200      	movs	r2, #0
 80093b0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	2220      	movs	r2, #32
 80093b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	2200      	movs	r2, #0
 80093be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093c6:	f043 0220 	orr.w	r2, r3, #32
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	2200      	movs	r2, #0
 80093d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80093d6:	2301      	movs	r3, #1
 80093d8:	e020      	b.n	800941c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80093da:	68bb      	ldr	r3, [r7, #8]
 80093dc:	0c1b      	lsrs	r3, r3, #16
 80093de:	b2db      	uxtb	r3, r3
 80093e0:	2b01      	cmp	r3, #1
 80093e2:	d10c      	bne.n	80093fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	695b      	ldr	r3, [r3, #20]
 80093ea:	43da      	mvns	r2, r3
 80093ec:	68bb      	ldr	r3, [r7, #8]
 80093ee:	4013      	ands	r3, r2
 80093f0:	b29b      	uxth	r3, r3
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	bf14      	ite	ne
 80093f6:	2301      	movne	r3, #1
 80093f8:	2300      	moveq	r3, #0
 80093fa:	b2db      	uxtb	r3, r3
 80093fc:	e00b      	b.n	8009416 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	699b      	ldr	r3, [r3, #24]
 8009404:	43da      	mvns	r2, r3
 8009406:	68bb      	ldr	r3, [r7, #8]
 8009408:	4013      	ands	r3, r2
 800940a:	b29b      	uxth	r3, r3
 800940c:	2b00      	cmp	r3, #0
 800940e:	bf14      	ite	ne
 8009410:	2301      	movne	r3, #1
 8009412:	2300      	moveq	r3, #0
 8009414:	b2db      	uxtb	r3, r3
 8009416:	2b00      	cmp	r3, #0
 8009418:	d18d      	bne.n	8009336 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800941a:	2300      	movs	r3, #0
}
 800941c:	4618      	mov	r0, r3
 800941e:	3710      	adds	r7, #16
 8009420:	46bd      	mov	sp, r7
 8009422:	bd80      	pop	{r7, pc}

08009424 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009424:	b580      	push	{r7, lr}
 8009426:	b084      	sub	sp, #16
 8009428:	af00      	add	r7, sp, #0
 800942a:	60f8      	str	r0, [r7, #12]
 800942c:	60b9      	str	r1, [r7, #8]
 800942e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009430:	e02d      	b.n	800948e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009432:	68f8      	ldr	r0, [r7, #12]
 8009434:	f000 f8ce 	bl	80095d4 <I2C_IsAcknowledgeFailed>
 8009438:	4603      	mov	r3, r0
 800943a:	2b00      	cmp	r3, #0
 800943c:	d001      	beq.n	8009442 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800943e:	2301      	movs	r3, #1
 8009440:	e02d      	b.n	800949e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009442:	68bb      	ldr	r3, [r7, #8]
 8009444:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009448:	d021      	beq.n	800948e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800944a:	f7fe f839 	bl	80074c0 <HAL_GetTick>
 800944e:	4602      	mov	r2, r0
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	1ad3      	subs	r3, r2, r3
 8009454:	68ba      	ldr	r2, [r7, #8]
 8009456:	429a      	cmp	r2, r3
 8009458:	d302      	bcc.n	8009460 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800945a:	68bb      	ldr	r3, [r7, #8]
 800945c:	2b00      	cmp	r3, #0
 800945e:	d116      	bne.n	800948e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	2200      	movs	r2, #0
 8009464:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	2220      	movs	r2, #32
 800946a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	2200      	movs	r2, #0
 8009472:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800947a:	f043 0220 	orr.w	r2, r3, #32
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	2200      	movs	r2, #0
 8009486:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800948a:	2301      	movs	r3, #1
 800948c:	e007      	b.n	800949e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	695b      	ldr	r3, [r3, #20]
 8009494:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009498:	2b80      	cmp	r3, #128	; 0x80
 800949a:	d1ca      	bne.n	8009432 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800949c:	2300      	movs	r3, #0
}
 800949e:	4618      	mov	r0, r3
 80094a0:	3710      	adds	r7, #16
 80094a2:	46bd      	mov	sp, r7
 80094a4:	bd80      	pop	{r7, pc}

080094a6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80094a6:	b580      	push	{r7, lr}
 80094a8:	b084      	sub	sp, #16
 80094aa:	af00      	add	r7, sp, #0
 80094ac:	60f8      	str	r0, [r7, #12]
 80094ae:	60b9      	str	r1, [r7, #8]
 80094b0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80094b2:	e02d      	b.n	8009510 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80094b4:	68f8      	ldr	r0, [r7, #12]
 80094b6:	f000 f88d 	bl	80095d4 <I2C_IsAcknowledgeFailed>
 80094ba:	4603      	mov	r3, r0
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d001      	beq.n	80094c4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80094c0:	2301      	movs	r3, #1
 80094c2:	e02d      	b.n	8009520 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80094c4:	68bb      	ldr	r3, [r7, #8]
 80094c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094ca:	d021      	beq.n	8009510 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80094cc:	f7fd fff8 	bl	80074c0 <HAL_GetTick>
 80094d0:	4602      	mov	r2, r0
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	1ad3      	subs	r3, r2, r3
 80094d6:	68ba      	ldr	r2, [r7, #8]
 80094d8:	429a      	cmp	r2, r3
 80094da:	d302      	bcc.n	80094e2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80094dc:	68bb      	ldr	r3, [r7, #8]
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d116      	bne.n	8009510 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	2200      	movs	r2, #0
 80094e6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	2220      	movs	r2, #32
 80094ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	2200      	movs	r2, #0
 80094f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094fc:	f043 0220 	orr.w	r2, r3, #32
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	2200      	movs	r2, #0
 8009508:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800950c:	2301      	movs	r3, #1
 800950e:	e007      	b.n	8009520 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	695b      	ldr	r3, [r3, #20]
 8009516:	f003 0304 	and.w	r3, r3, #4
 800951a:	2b04      	cmp	r3, #4
 800951c:	d1ca      	bne.n	80094b4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800951e:	2300      	movs	r3, #0
}
 8009520:	4618      	mov	r0, r3
 8009522:	3710      	adds	r7, #16
 8009524:	46bd      	mov	sp, r7
 8009526:	bd80      	pop	{r7, pc}

08009528 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009528:	b580      	push	{r7, lr}
 800952a:	b084      	sub	sp, #16
 800952c:	af00      	add	r7, sp, #0
 800952e:	60f8      	str	r0, [r7, #12]
 8009530:	60b9      	str	r1, [r7, #8]
 8009532:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009534:	e042      	b.n	80095bc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	695b      	ldr	r3, [r3, #20]
 800953c:	f003 0310 	and.w	r3, r3, #16
 8009540:	2b10      	cmp	r3, #16
 8009542:	d119      	bne.n	8009578 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	f06f 0210 	mvn.w	r2, #16
 800954c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	2200      	movs	r2, #0
 8009552:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	2220      	movs	r2, #32
 8009558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	2200      	movs	r2, #0
 8009560:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	2200      	movs	r2, #0
 8009570:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009574:	2301      	movs	r3, #1
 8009576:	e029      	b.n	80095cc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009578:	f7fd ffa2 	bl	80074c0 <HAL_GetTick>
 800957c:	4602      	mov	r2, r0
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	1ad3      	subs	r3, r2, r3
 8009582:	68ba      	ldr	r2, [r7, #8]
 8009584:	429a      	cmp	r2, r3
 8009586:	d302      	bcc.n	800958e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8009588:	68bb      	ldr	r3, [r7, #8]
 800958a:	2b00      	cmp	r3, #0
 800958c:	d116      	bne.n	80095bc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	2200      	movs	r2, #0
 8009592:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	2220      	movs	r2, #32
 8009598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	2200      	movs	r2, #0
 80095a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095a8:	f043 0220 	orr.w	r2, r3, #32
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	2200      	movs	r2, #0
 80095b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80095b8:	2301      	movs	r3, #1
 80095ba:	e007      	b.n	80095cc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	695b      	ldr	r3, [r3, #20]
 80095c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80095c6:	2b40      	cmp	r3, #64	; 0x40
 80095c8:	d1b5      	bne.n	8009536 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80095ca:	2300      	movs	r3, #0
}
 80095cc:	4618      	mov	r0, r3
 80095ce:	3710      	adds	r7, #16
 80095d0:	46bd      	mov	sp, r7
 80095d2:	bd80      	pop	{r7, pc}

080095d4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80095d4:	b480      	push	{r7}
 80095d6:	b083      	sub	sp, #12
 80095d8:	af00      	add	r7, sp, #0
 80095da:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	695b      	ldr	r3, [r3, #20]
 80095e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80095e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80095ea:	d11b      	bne.n	8009624 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80095f4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	2200      	movs	r2, #0
 80095fa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	2220      	movs	r2, #32
 8009600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	2200      	movs	r2, #0
 8009608:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009610:	f043 0204 	orr.w	r2, r3, #4
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	2200      	movs	r2, #0
 800961c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8009620:	2301      	movs	r3, #1
 8009622:	e000      	b.n	8009626 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8009624:	2300      	movs	r3, #0
}
 8009626:	4618      	mov	r0, r3
 8009628:	370c      	adds	r7, #12
 800962a:	46bd      	mov	sp, r7
 800962c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009630:	4770      	bx	lr
	...

08009634 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8009634:	b580      	push	{r7, lr}
 8009636:	b088      	sub	sp, #32
 8009638:	af00      	add	r7, sp, #0
 800963a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	2b00      	cmp	r3, #0
 8009640:	d101      	bne.n	8009646 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8009642:	2301      	movs	r3, #1
 8009644:	e128      	b.n	8009898 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800964c:	b2db      	uxtb	r3, r3
 800964e:	2b00      	cmp	r3, #0
 8009650:	d109      	bne.n	8009666 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	2200      	movs	r2, #0
 8009656:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	4a90      	ldr	r2, [pc, #576]	; (80098a0 <HAL_I2S_Init+0x26c>)
 800965e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8009660:	6878      	ldr	r0, [r7, #4]
 8009662:	f7fd fc6f 	bl	8006f44 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	2202      	movs	r2, #2
 800966a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	69db      	ldr	r3, [r3, #28]
 8009674:	687a      	ldr	r2, [r7, #4]
 8009676:	6812      	ldr	r2, [r2, #0]
 8009678:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800967c:	f023 030f 	bic.w	r3, r3, #15
 8009680:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	2202      	movs	r2, #2
 8009688:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	695b      	ldr	r3, [r3, #20]
 800968e:	2b02      	cmp	r3, #2
 8009690:	d060      	beq.n	8009754 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	68db      	ldr	r3, [r3, #12]
 8009696:	2b00      	cmp	r3, #0
 8009698:	d102      	bne.n	80096a0 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800969a:	2310      	movs	r3, #16
 800969c:	617b      	str	r3, [r7, #20]
 800969e:	e001      	b.n	80096a4 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80096a0:	2320      	movs	r3, #32
 80096a2:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	689b      	ldr	r3, [r3, #8]
 80096a8:	2b20      	cmp	r3, #32
 80096aa:	d802      	bhi.n	80096b2 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 80096ac:	697b      	ldr	r3, [r7, #20]
 80096ae:	005b      	lsls	r3, r3, #1
 80096b0:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80096b2:	2001      	movs	r0, #1
 80096b4:	f001 fbaa 	bl	800ae0c <HAL_RCCEx_GetPeriphCLKFreq>
 80096b8:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	691b      	ldr	r3, [r3, #16]
 80096be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80096c2:	d125      	bne.n	8009710 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	68db      	ldr	r3, [r3, #12]
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d010      	beq.n	80096ee <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80096cc:	697b      	ldr	r3, [r7, #20]
 80096ce:	009b      	lsls	r3, r3, #2
 80096d0:	68fa      	ldr	r2, [r7, #12]
 80096d2:	fbb2 f2f3 	udiv	r2, r2, r3
 80096d6:	4613      	mov	r3, r2
 80096d8:	009b      	lsls	r3, r3, #2
 80096da:	4413      	add	r3, r2
 80096dc:	005b      	lsls	r3, r3, #1
 80096de:	461a      	mov	r2, r3
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	695b      	ldr	r3, [r3, #20]
 80096e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80096e8:	3305      	adds	r3, #5
 80096ea:	613b      	str	r3, [r7, #16]
 80096ec:	e01f      	b.n	800972e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80096ee:	697b      	ldr	r3, [r7, #20]
 80096f0:	00db      	lsls	r3, r3, #3
 80096f2:	68fa      	ldr	r2, [r7, #12]
 80096f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80096f8:	4613      	mov	r3, r2
 80096fa:	009b      	lsls	r3, r3, #2
 80096fc:	4413      	add	r3, r2
 80096fe:	005b      	lsls	r3, r3, #1
 8009700:	461a      	mov	r2, r3
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	695b      	ldr	r3, [r3, #20]
 8009706:	fbb2 f3f3 	udiv	r3, r2, r3
 800970a:	3305      	adds	r3, #5
 800970c:	613b      	str	r3, [r7, #16]
 800970e:	e00e      	b.n	800972e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8009710:	68fa      	ldr	r2, [r7, #12]
 8009712:	697b      	ldr	r3, [r7, #20]
 8009714:	fbb2 f2f3 	udiv	r2, r2, r3
 8009718:	4613      	mov	r3, r2
 800971a:	009b      	lsls	r3, r3, #2
 800971c:	4413      	add	r3, r2
 800971e:	005b      	lsls	r3, r3, #1
 8009720:	461a      	mov	r2, r3
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	695b      	ldr	r3, [r3, #20]
 8009726:	fbb2 f3f3 	udiv	r3, r2, r3
 800972a:	3305      	adds	r3, #5
 800972c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800972e:	693b      	ldr	r3, [r7, #16]
 8009730:	4a5c      	ldr	r2, [pc, #368]	; (80098a4 <HAL_I2S_Init+0x270>)
 8009732:	fba2 2303 	umull	r2, r3, r2, r3
 8009736:	08db      	lsrs	r3, r3, #3
 8009738:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800973a:	693b      	ldr	r3, [r7, #16]
 800973c:	f003 0301 	and.w	r3, r3, #1
 8009740:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8009742:	693a      	ldr	r2, [r7, #16]
 8009744:	69bb      	ldr	r3, [r7, #24]
 8009746:	1ad3      	subs	r3, r2, r3
 8009748:	085b      	lsrs	r3, r3, #1
 800974a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800974c:	69bb      	ldr	r3, [r7, #24]
 800974e:	021b      	lsls	r3, r3, #8
 8009750:	61bb      	str	r3, [r7, #24]
 8009752:	e003      	b.n	800975c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8009754:	2302      	movs	r3, #2
 8009756:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8009758:	2300      	movs	r3, #0
 800975a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800975c:	69fb      	ldr	r3, [r7, #28]
 800975e:	2b01      	cmp	r3, #1
 8009760:	d902      	bls.n	8009768 <HAL_I2S_Init+0x134>
 8009762:	69fb      	ldr	r3, [r7, #28]
 8009764:	2bff      	cmp	r3, #255	; 0xff
 8009766:	d907      	bls.n	8009778 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800976c:	f043 0210 	orr.w	r2, r3, #16
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8009774:	2301      	movs	r3, #1
 8009776:	e08f      	b.n	8009898 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	691a      	ldr	r2, [r3, #16]
 800977c:	69bb      	ldr	r3, [r7, #24]
 800977e:	ea42 0103 	orr.w	r1, r2, r3
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	69fa      	ldr	r2, [r7, #28]
 8009788:	430a      	orrs	r2, r1
 800978a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	69db      	ldr	r3, [r3, #28]
 8009792:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8009796:	f023 030f 	bic.w	r3, r3, #15
 800979a:	687a      	ldr	r2, [r7, #4]
 800979c:	6851      	ldr	r1, [r2, #4]
 800979e:	687a      	ldr	r2, [r7, #4]
 80097a0:	6892      	ldr	r2, [r2, #8]
 80097a2:	4311      	orrs	r1, r2
 80097a4:	687a      	ldr	r2, [r7, #4]
 80097a6:	68d2      	ldr	r2, [r2, #12]
 80097a8:	4311      	orrs	r1, r2
 80097aa:	687a      	ldr	r2, [r7, #4]
 80097ac:	6992      	ldr	r2, [r2, #24]
 80097ae:	430a      	orrs	r2, r1
 80097b0:	431a      	orrs	r2, r3
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80097ba:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	6a1b      	ldr	r3, [r3, #32]
 80097c0:	2b01      	cmp	r3, #1
 80097c2:	d161      	bne.n	8009888 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	4a38      	ldr	r2, [pc, #224]	; (80098a8 <HAL_I2S_Init+0x274>)
 80097c8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	4a37      	ldr	r2, [pc, #220]	; (80098ac <HAL_I2S_Init+0x278>)
 80097d0:	4293      	cmp	r3, r2
 80097d2:	d101      	bne.n	80097d8 <HAL_I2S_Init+0x1a4>
 80097d4:	4b36      	ldr	r3, [pc, #216]	; (80098b0 <HAL_I2S_Init+0x27c>)
 80097d6:	e001      	b.n	80097dc <HAL_I2S_Init+0x1a8>
 80097d8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80097dc:	69db      	ldr	r3, [r3, #28]
 80097de:	687a      	ldr	r2, [r7, #4]
 80097e0:	6812      	ldr	r2, [r2, #0]
 80097e2:	4932      	ldr	r1, [pc, #200]	; (80098ac <HAL_I2S_Init+0x278>)
 80097e4:	428a      	cmp	r2, r1
 80097e6:	d101      	bne.n	80097ec <HAL_I2S_Init+0x1b8>
 80097e8:	4a31      	ldr	r2, [pc, #196]	; (80098b0 <HAL_I2S_Init+0x27c>)
 80097ea:	e001      	b.n	80097f0 <HAL_I2S_Init+0x1bc>
 80097ec:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80097f0:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80097f4:	f023 030f 	bic.w	r3, r3, #15
 80097f8:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	4a2b      	ldr	r2, [pc, #172]	; (80098ac <HAL_I2S_Init+0x278>)
 8009800:	4293      	cmp	r3, r2
 8009802:	d101      	bne.n	8009808 <HAL_I2S_Init+0x1d4>
 8009804:	4b2a      	ldr	r3, [pc, #168]	; (80098b0 <HAL_I2S_Init+0x27c>)
 8009806:	e001      	b.n	800980c <HAL_I2S_Init+0x1d8>
 8009808:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800980c:	2202      	movs	r2, #2
 800980e:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	4a25      	ldr	r2, [pc, #148]	; (80098ac <HAL_I2S_Init+0x278>)
 8009816:	4293      	cmp	r3, r2
 8009818:	d101      	bne.n	800981e <HAL_I2S_Init+0x1ea>
 800981a:	4b25      	ldr	r3, [pc, #148]	; (80098b0 <HAL_I2S_Init+0x27c>)
 800981c:	e001      	b.n	8009822 <HAL_I2S_Init+0x1ee>
 800981e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009822:	69db      	ldr	r3, [r3, #28]
 8009824:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	685b      	ldr	r3, [r3, #4]
 800982a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800982e:	d003      	beq.n	8009838 <HAL_I2S_Init+0x204>
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	685b      	ldr	r3, [r3, #4]
 8009834:	2b00      	cmp	r3, #0
 8009836:	d103      	bne.n	8009840 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8009838:	f44f 7380 	mov.w	r3, #256	; 0x100
 800983c:	613b      	str	r3, [r7, #16]
 800983e:	e001      	b.n	8009844 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8009840:	2300      	movs	r3, #0
 8009842:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8009844:	693b      	ldr	r3, [r7, #16]
 8009846:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	689b      	ldr	r3, [r3, #8]
 800984c:	b299      	uxth	r1, r3
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	68db      	ldr	r3, [r3, #12]
 8009852:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	699b      	ldr	r3, [r3, #24]
 8009858:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 800985a:	4303      	orrs	r3, r0
 800985c:	b29b      	uxth	r3, r3
 800985e:	430b      	orrs	r3, r1
 8009860:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8009862:	4313      	orrs	r3, r2
 8009864:	b29a      	uxth	r2, r3
 8009866:	897b      	ldrh	r3, [r7, #10]
 8009868:	4313      	orrs	r3, r2
 800986a:	b29b      	uxth	r3, r3
 800986c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8009870:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	4a0d      	ldr	r2, [pc, #52]	; (80098ac <HAL_I2S_Init+0x278>)
 8009878:	4293      	cmp	r3, r2
 800987a:	d101      	bne.n	8009880 <HAL_I2S_Init+0x24c>
 800987c:	4b0c      	ldr	r3, [pc, #48]	; (80098b0 <HAL_I2S_Init+0x27c>)
 800987e:	e001      	b.n	8009884 <HAL_I2S_Init+0x250>
 8009880:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009884:	897a      	ldrh	r2, [r7, #10]
 8009886:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	2200      	movs	r2, #0
 800988c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	2201      	movs	r2, #1
 8009892:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8009896:	2300      	movs	r3, #0
}
 8009898:	4618      	mov	r0, r3
 800989a:	3720      	adds	r7, #32
 800989c:	46bd      	mov	sp, r7
 800989e:	bd80      	pop	{r7, pc}
 80098a0:	080099ab 	.word	0x080099ab
 80098a4:	cccccccd 	.word	0xcccccccd
 80098a8:	08009dd5 	.word	0x08009dd5
 80098ac:	40003800 	.word	0x40003800
 80098b0:	40003400 	.word	0x40003400

080098b4 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80098b4:	b480      	push	{r7}
 80098b6:	b083      	sub	sp, #12
 80098b8:	af00      	add	r7, sp, #0
 80098ba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80098bc:	bf00      	nop
 80098be:	370c      	adds	r7, #12
 80098c0:	46bd      	mov	sp, r7
 80098c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c6:	4770      	bx	lr

080098c8 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80098c8:	b480      	push	{r7}
 80098ca:	b083      	sub	sp, #12
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80098d0:	bf00      	nop
 80098d2:	370c      	adds	r7, #12
 80098d4:	46bd      	mov	sp, r7
 80098d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098da:	4770      	bx	lr

080098dc <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80098dc:	b480      	push	{r7}
 80098de:	b083      	sub	sp, #12
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80098e4:	bf00      	nop
 80098e6:	370c      	adds	r7, #12
 80098e8:	46bd      	mov	sp, r7
 80098ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ee:	4770      	bx	lr

080098f0 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80098f0:	b580      	push	{r7, lr}
 80098f2:	b082      	sub	sp, #8
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098fc:	881a      	ldrh	r2, [r3, #0]
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009908:	1c9a      	adds	r2, r3, #2
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009912:	b29b      	uxth	r3, r3
 8009914:	3b01      	subs	r3, #1
 8009916:	b29a      	uxth	r2, r3
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009920:	b29b      	uxth	r3, r3
 8009922:	2b00      	cmp	r3, #0
 8009924:	d10e      	bne.n	8009944 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	685a      	ldr	r2, [r3, #4]
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8009934:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	2201      	movs	r2, #1
 800993a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800993e:	6878      	ldr	r0, [r7, #4]
 8009940:	f7ff ffb8 	bl	80098b4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8009944:	bf00      	nop
 8009946:	3708      	adds	r7, #8
 8009948:	46bd      	mov	sp, r7
 800994a:	bd80      	pop	{r7, pc}

0800994c <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800994c:	b580      	push	{r7, lr}
 800994e:	b082      	sub	sp, #8
 8009950:	af00      	add	r7, sp, #0
 8009952:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	68da      	ldr	r2, [r3, #12]
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800995e:	b292      	uxth	r2, r2
 8009960:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009966:	1c9a      	adds	r2, r3, #2
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8009970:	b29b      	uxth	r3, r3
 8009972:	3b01      	subs	r3, #1
 8009974:	b29a      	uxth	r2, r3
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800997e:	b29b      	uxth	r3, r3
 8009980:	2b00      	cmp	r3, #0
 8009982:	d10e      	bne.n	80099a2 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	685a      	ldr	r2, [r3, #4]
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8009992:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	2201      	movs	r2, #1
 8009998:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800999c:	6878      	ldr	r0, [r7, #4]
 800999e:	f7ff ff93 	bl	80098c8 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80099a2:	bf00      	nop
 80099a4:	3708      	adds	r7, #8
 80099a6:	46bd      	mov	sp, r7
 80099a8:	bd80      	pop	{r7, pc}

080099aa <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80099aa:	b580      	push	{r7, lr}
 80099ac:	b086      	sub	sp, #24
 80099ae:	af00      	add	r7, sp, #0
 80099b0:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	689b      	ldr	r3, [r3, #8]
 80099b8:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80099c0:	b2db      	uxtb	r3, r3
 80099c2:	2b04      	cmp	r3, #4
 80099c4:	d13a      	bne.n	8009a3c <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80099c6:	697b      	ldr	r3, [r7, #20]
 80099c8:	f003 0301 	and.w	r3, r3, #1
 80099cc:	2b01      	cmp	r3, #1
 80099ce:	d109      	bne.n	80099e4 <I2S_IRQHandler+0x3a>
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	685b      	ldr	r3, [r3, #4]
 80099d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099da:	2b40      	cmp	r3, #64	; 0x40
 80099dc:	d102      	bne.n	80099e4 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80099de:	6878      	ldr	r0, [r7, #4]
 80099e0:	f7ff ffb4 	bl	800994c <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80099e4:	697b      	ldr	r3, [r7, #20]
 80099e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099ea:	2b40      	cmp	r3, #64	; 0x40
 80099ec:	d126      	bne.n	8009a3c <I2S_IRQHandler+0x92>
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	685b      	ldr	r3, [r3, #4]
 80099f4:	f003 0320 	and.w	r3, r3, #32
 80099f8:	2b20      	cmp	r3, #32
 80099fa:	d11f      	bne.n	8009a3c <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	685a      	ldr	r2, [r3, #4]
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8009a0a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8009a0c:	2300      	movs	r3, #0
 8009a0e:	613b      	str	r3, [r7, #16]
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	68db      	ldr	r3, [r3, #12]
 8009a16:	613b      	str	r3, [r7, #16]
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	689b      	ldr	r3, [r3, #8]
 8009a1e:	613b      	str	r3, [r7, #16]
 8009a20:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	2201      	movs	r2, #1
 8009a26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009a2e:	f043 0202 	orr.w	r2, r3, #2
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8009a36:	6878      	ldr	r0, [r7, #4]
 8009a38:	f7ff ff50 	bl	80098dc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009a42:	b2db      	uxtb	r3, r3
 8009a44:	2b03      	cmp	r3, #3
 8009a46:	d136      	bne.n	8009ab6 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8009a48:	697b      	ldr	r3, [r7, #20]
 8009a4a:	f003 0302 	and.w	r3, r3, #2
 8009a4e:	2b02      	cmp	r3, #2
 8009a50:	d109      	bne.n	8009a66 <I2S_IRQHandler+0xbc>
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	685b      	ldr	r3, [r3, #4]
 8009a58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a5c:	2b80      	cmp	r3, #128	; 0x80
 8009a5e:	d102      	bne.n	8009a66 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8009a60:	6878      	ldr	r0, [r7, #4]
 8009a62:	f7ff ff45 	bl	80098f0 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8009a66:	697b      	ldr	r3, [r7, #20]
 8009a68:	f003 0308 	and.w	r3, r3, #8
 8009a6c:	2b08      	cmp	r3, #8
 8009a6e:	d122      	bne.n	8009ab6 <I2S_IRQHandler+0x10c>
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	685b      	ldr	r3, [r3, #4]
 8009a76:	f003 0320 	and.w	r3, r3, #32
 8009a7a:	2b20      	cmp	r3, #32
 8009a7c:	d11b      	bne.n	8009ab6 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	685a      	ldr	r2, [r3, #4]
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8009a8c:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8009a8e:	2300      	movs	r3, #0
 8009a90:	60fb      	str	r3, [r7, #12]
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	689b      	ldr	r3, [r3, #8]
 8009a98:	60fb      	str	r3, [r7, #12]
 8009a9a:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	2201      	movs	r2, #1
 8009aa0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009aa8:	f043 0204 	orr.w	r2, r3, #4
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8009ab0:	6878      	ldr	r0, [r7, #4]
 8009ab2:	f7ff ff13 	bl	80098dc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8009ab6:	bf00      	nop
 8009ab8:	3718      	adds	r7, #24
 8009aba:	46bd      	mov	sp, r7
 8009abc:	bd80      	pop	{r7, pc}
	...

08009ac0 <HAL_I2SEx_TransmitReceive_DMA>:
  */
HAL_StatusTypeDef HAL_I2SEx_TransmitReceive_DMA(I2S_HandleTypeDef *hi2s,
                                                uint16_t *pTxData,
                                                uint16_t *pRxData,
                                                uint16_t Size)
{
 8009ac0:	b580      	push	{r7, lr}
 8009ac2:	b088      	sub	sp, #32
 8009ac4:	af00      	add	r7, sp, #0
 8009ac6:	60f8      	str	r0, [r7, #12]
 8009ac8:	60b9      	str	r1, [r7, #8]
 8009aca:	607a      	str	r2, [r7, #4]
 8009acc:	807b      	strh	r3, [r7, #2]
  uint32_t *tmp = NULL;
 8009ace:	2300      	movs	r3, #0
 8009ad0:	61bb      	str	r3, [r7, #24]
  uint32_t tmp1 = 0U;
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009ad6:	2300      	movs	r3, #0
 8009ad8:	77fb      	strb	r3, [r7, #31]

  if (hi2s->State != HAL_I2S_STATE_READY)
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009ae0:	b2db      	uxtb	r3, r3
 8009ae2:	2b01      	cmp	r3, #1
 8009ae4:	d002      	beq.n	8009aec <HAL_I2SEx_TransmitReceive_DMA+0x2c>
  {
    errorcode = HAL_BUSY;
 8009ae6:	2302      	movs	r3, #2
 8009ae8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009aea:	e160      	b.n	8009dae <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009aec:	68bb      	ldr	r3, [r7, #8]
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d005      	beq.n	8009afe <HAL_I2SEx_TransmitReceive_DMA+0x3e>
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d002      	beq.n	8009afe <HAL_I2SEx_TransmitReceive_DMA+0x3e>
 8009af8:	887b      	ldrh	r3, [r7, #2]
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d101      	bne.n	8009b02 <HAL_I2SEx_TransmitReceive_DMA+0x42>
  {
    return  HAL_ERROR;
 8009afe:	2301      	movs	r3, #1
 8009b00:	e15a      	b.n	8009db8 <HAL_I2SEx_TransmitReceive_DMA+0x2f8>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009b08:	b2db      	uxtb	r3, r3
 8009b0a:	2b01      	cmp	r3, #1
 8009b0c:	d101      	bne.n	8009b12 <HAL_I2SEx_TransmitReceive_DMA+0x52>
 8009b0e:	2302      	movs	r3, #2
 8009b10:	e152      	b.n	8009db8 <HAL_I2SEx_TransmitReceive_DMA+0x2f8>
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	2201      	movs	r2, #1
 8009b16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  hi2s->pTxBuffPtr = pTxData;
 8009b1a:	68ba      	ldr	r2, [r7, #8]
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->pRxBuffPtr = pRxData;
 8009b20:	687a      	ldr	r2, [r7, #4]
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	62da      	str	r2, [r3, #44]	; 0x2c

  tmp1 = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	69db      	ldr	r3, [r3, #28]
 8009b2c:	f003 0307 	and.w	r3, r3, #7
 8009b30:	617b      	str	r3, [r7, #20]
  /* Check the Data format: When a 16-bit data frame or a 16-bit data frame extended
  is selected during the I2S configuration phase, the Size parameter means the number
  of 16-bit data length in the transaction and when a 24-bit data frame or a 32-bit data
  frame is selected the Size parameter means the number of 16-bit data length. */
  if ((tmp1 == I2S_DATAFORMAT_24B) || (tmp1 == I2S_DATAFORMAT_32B))
 8009b32:	697b      	ldr	r3, [r7, #20]
 8009b34:	2b03      	cmp	r3, #3
 8009b36:	d002      	beq.n	8009b3e <HAL_I2SEx_TransmitReceive_DMA+0x7e>
 8009b38:	697b      	ldr	r3, [r7, #20]
 8009b3a:	2b05      	cmp	r3, #5
 8009b3c:	d114      	bne.n	8009b68 <HAL_I2SEx_TransmitReceive_DMA+0xa8>
  {
    hi2s->TxXferSize  = (Size << 1U);
 8009b3e:	887b      	ldrh	r3, [r7, #2]
 8009b40:	005b      	lsls	r3, r3, #1
 8009b42:	b29a      	uxth	r2, r3
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8009b48:	887b      	ldrh	r3, [r7, #2]
 8009b4a:	005b      	lsls	r3, r3, #1
 8009b4c:	b29a      	uxth	r2, r3
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->RxXferSize  = (Size << 1U);
 8009b52:	887b      	ldrh	r3, [r7, #2]
 8009b54:	005b      	lsls	r3, r3, #1
 8009b56:	b29a      	uxth	r2, r3
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 8009b5c:	887b      	ldrh	r3, [r7, #2]
 8009b5e:	005b      	lsls	r3, r3, #1
 8009b60:	b29a      	uxth	r2, r3
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	865a      	strh	r2, [r3, #50]	; 0x32
 8009b66:	e00b      	b.n	8009b80 <HAL_I2SEx_TransmitReceive_DMA+0xc0>
  }
  else
  {
    hi2s->TxXferSize  = Size;
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	887a      	ldrh	r2, [r7, #2]
 8009b6c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	887a      	ldrh	r2, [r7, #2]
 8009b72:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->RxXferSize  = Size;
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	887a      	ldrh	r2, [r7, #2]
 8009b78:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = Size;
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	887a      	ldrh	r2, [r7, #2]
 8009b7e:	865a      	strh	r2, [r3, #50]	; 0x32
  }

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	2200      	movs	r2, #0
 8009b84:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_BUSY_TX_RX;
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	2205      	movs	r2, #5
 8009b8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2SEx_TxRxDMAHalfCplt;
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b92:	4a8b      	ldr	r2, [pc, #556]	; (8009dc0 <HAL_I2SEx_TransmitReceive_DMA+0x300>)
 8009b94:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback  = I2SEx_TxRxDMACplt;
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b9a:	4a8a      	ldr	r2, [pc, #552]	; (8009dc4 <HAL_I2SEx_TransmitReceive_DMA+0x304>)
 8009b9c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the I2S Rx DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2SEx_TxRxDMAError;
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ba2:	4a89      	ldr	r2, [pc, #548]	; (8009dc8 <HAL_I2SEx_TransmitReceive_DMA+0x308>)
 8009ba4:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the I2S Tx DMA Half transfer complete callback as NULL */
  hi2s->hdmatx->XferHalfCpltCallback  = NULL;
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009baa:	2200      	movs	r2, #0
 8009bac:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback as NULL */
  hi2s->hdmatx->XferCpltCallback  = NULL;
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bb2:	2200      	movs	r2, #0
 8009bb4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the I2S Tx DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2SEx_TxRxDMAError;
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bba:	4a83      	ldr	r2, [pc, #524]	; (8009dc8 <HAL_I2SEx_TransmitReceive_DMA+0x308>)
 8009bbc:	64da      	str	r2, [r3, #76]	; 0x4c

  tmp1 = hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG;
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	69db      	ldr	r3, [r3, #28]
 8009bc4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009bc8:	617b      	str	r3, [r7, #20]
  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((tmp1 == I2S_MODE_MASTER_TX) || (tmp1 == I2S_MODE_SLAVE_TX))
 8009bca:	697b      	ldr	r3, [r7, #20]
 8009bcc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009bd0:	d002      	beq.n	8009bd8 <HAL_I2SEx_TransmitReceive_DMA+0x118>
 8009bd2:	697b      	ldr	r3, [r7, #20]
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d16b      	bne.n	8009cb0 <HAL_I2SEx_TransmitReceive_DMA+0x1f0>
  {
    /* Enable the Rx DMA Stream */
    tmp = (uint32_t *)&pRxData;
 8009bd8:	1d3b      	adds	r3, r7, #4
 8009bda:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&I2SxEXT(hi2s->Instance)->DR, *(uint32_t *)tmp, hi2s->RxXferSize);
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	4a79      	ldr	r2, [pc, #484]	; (8009dcc <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8009be6:	4293      	cmp	r3, r2
 8009be8:	d101      	bne.n	8009bee <HAL_I2SEx_TransmitReceive_DMA+0x12e>
 8009bea:	4b79      	ldr	r3, [pc, #484]	; (8009dd0 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8009bec:	e001      	b.n	8009bf2 <HAL_I2SEx_TransmitReceive_DMA+0x132>
 8009bee:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009bf2:	330c      	adds	r3, #12
 8009bf4:	4619      	mov	r1, r3
 8009bf6:	69bb      	ldr	r3, [r7, #24]
 8009bf8:	681a      	ldr	r2, [r3, #0]
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8009bfe:	b29b      	uxth	r3, r3
 8009c00:	f7fd fe4c 	bl	800789c <HAL_DMA_Start_IT>

    /* Enable Rx DMA Request */
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	4a70      	ldr	r2, [pc, #448]	; (8009dcc <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8009c0a:	4293      	cmp	r3, r2
 8009c0c:	d101      	bne.n	8009c12 <HAL_I2SEx_TransmitReceive_DMA+0x152>
 8009c0e:	4b70      	ldr	r3, [pc, #448]	; (8009dd0 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8009c10:	e001      	b.n	8009c16 <HAL_I2SEx_TransmitReceive_DMA+0x156>
 8009c12:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009c16:	685a      	ldr	r2, [r3, #4]
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	496b      	ldr	r1, [pc, #428]	; (8009dcc <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8009c1e:	428b      	cmp	r3, r1
 8009c20:	d101      	bne.n	8009c26 <HAL_I2SEx_TransmitReceive_DMA+0x166>
 8009c22:	4b6b      	ldr	r3, [pc, #428]	; (8009dd0 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8009c24:	e001      	b.n	8009c2a <HAL_I2SEx_TransmitReceive_DMA+0x16a>
 8009c26:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009c2a:	f042 0201 	orr.w	r2, r2, #1
 8009c2e:	605a      	str	r2, [r3, #4]

    /* Enable the Tx DMA Stream */
    tmp = (uint32_t *)&pTxData;
 8009c30:	f107 0308 	add.w	r3, r7, #8
 8009c34:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmatx, *(uint32_t *)tmp, (uint32_t)&hi2s->Instance->DR, hi2s->TxXferSize);
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8009c3a:	69bb      	ldr	r3, [r7, #24]
 8009c3c:	6819      	ldr	r1, [r3, #0]
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	330c      	adds	r3, #12
 8009c44:	461a      	mov	r2, r3
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009c4a:	b29b      	uxth	r3, r3
 8009c4c:	f7fd fe26 	bl	800789c <HAL_DMA_Start_IT>

    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	685a      	ldr	r2, [r3, #4]
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	f042 0202 	orr.w	r2, r2, #2
 8009c5e:	605a      	str	r2, [r3, #4]

    /* Check if the I2S is already enabled */
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	69db      	ldr	r3, [r3, #28]
 8009c66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009c6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009c6e:	f000 809e 	beq.w	8009dae <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
    {
      /* Enable I2Sext(receiver) before enabling I2Sx peripheral */
      __HAL_I2SEXT_ENABLE(hi2s);
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	4a55      	ldr	r2, [pc, #340]	; (8009dcc <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8009c78:	4293      	cmp	r3, r2
 8009c7a:	d101      	bne.n	8009c80 <HAL_I2SEx_TransmitReceive_DMA+0x1c0>
 8009c7c:	4b54      	ldr	r3, [pc, #336]	; (8009dd0 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8009c7e:	e001      	b.n	8009c84 <HAL_I2SEx_TransmitReceive_DMA+0x1c4>
 8009c80:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009c84:	69da      	ldr	r2, [r3, #28]
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	4950      	ldr	r1, [pc, #320]	; (8009dcc <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8009c8c:	428b      	cmp	r3, r1
 8009c8e:	d101      	bne.n	8009c94 <HAL_I2SEx_TransmitReceive_DMA+0x1d4>
 8009c90:	4b4f      	ldr	r3, [pc, #316]	; (8009dd0 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8009c92:	e001      	b.n	8009c98 <HAL_I2SEx_TransmitReceive_DMA+0x1d8>
 8009c94:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009c98:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009c9c:	61da      	str	r2, [r3, #28]

      /* Enable I2S peripheral after the I2Sext */
      __HAL_I2S_ENABLE(hi2s);
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	69da      	ldr	r2, [r3, #28]
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009cac:	61da      	str	r2, [r3, #28]
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8009cae:	e07e      	b.n	8009dae <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
    }
  }
  else
  {
    /* Check if Master Receiver mode is selected */
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	69db      	ldr	r3, [r3, #28]
 8009cb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009cba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009cbe:	d10a      	bne.n	8009cd6 <HAL_I2SEx_TransmitReceive_DMA+0x216>
    {
      /* Clear the Overrun Flag by a read operation on the SPI_DR register followed by a read
      access to the SPI_SR register. */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8009cc0:	2300      	movs	r3, #0
 8009cc2:	613b      	str	r3, [r7, #16]
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	68db      	ldr	r3, [r3, #12]
 8009cca:	613b      	str	r3, [r7, #16]
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	689b      	ldr	r3, [r3, #8]
 8009cd2:	613b      	str	r3, [r7, #16]
 8009cd4:	693b      	ldr	r3, [r7, #16]
    }
    /* Enable the Tx DMA Stream */
    tmp = (uint32_t *)&pTxData;
 8009cd6:	f107 0308 	add.w	r3, r7, #8
 8009cda:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmatx, *(uint32_t *)tmp, (uint32_t)&I2SxEXT(hi2s->Instance)->DR, hi2s->TxXferSize);
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8009ce0:	69bb      	ldr	r3, [r7, #24]
 8009ce2:	6819      	ldr	r1, [r3, #0]
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	4a38      	ldr	r2, [pc, #224]	; (8009dcc <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8009cea:	4293      	cmp	r3, r2
 8009cec:	d101      	bne.n	8009cf2 <HAL_I2SEx_TransmitReceive_DMA+0x232>
 8009cee:	4b38      	ldr	r3, [pc, #224]	; (8009dd0 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8009cf0:	e001      	b.n	8009cf6 <HAL_I2SEx_TransmitReceive_DMA+0x236>
 8009cf2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009cf6:	330c      	adds	r3, #12
 8009cf8:	461a      	mov	r2, r3
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009cfe:	b29b      	uxth	r3, r3
 8009d00:	f7fd fdcc 	bl	800789c <HAL_DMA_Start_IT>

    /* Enable Tx DMA Request */
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	4a30      	ldr	r2, [pc, #192]	; (8009dcc <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8009d0a:	4293      	cmp	r3, r2
 8009d0c:	d101      	bne.n	8009d12 <HAL_I2SEx_TransmitReceive_DMA+0x252>
 8009d0e:	4b30      	ldr	r3, [pc, #192]	; (8009dd0 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8009d10:	e001      	b.n	8009d16 <HAL_I2SEx_TransmitReceive_DMA+0x256>
 8009d12:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009d16:	685a      	ldr	r2, [r3, #4]
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	492b      	ldr	r1, [pc, #172]	; (8009dcc <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8009d1e:	428b      	cmp	r3, r1
 8009d20:	d101      	bne.n	8009d26 <HAL_I2SEx_TransmitReceive_DMA+0x266>
 8009d22:	4b2b      	ldr	r3, [pc, #172]	; (8009dd0 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8009d24:	e001      	b.n	8009d2a <HAL_I2SEx_TransmitReceive_DMA+0x26a>
 8009d26:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009d2a:	f042 0202 	orr.w	r2, r2, #2
 8009d2e:	605a      	str	r2, [r3, #4]

    /* Enable the Rx DMA Stream */
    tmp = (uint32_t *)&pRxData;
 8009d30:	1d3b      	adds	r3, r7, #4
 8009d32:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, *(uint32_t *)tmp, hi2s->RxXferSize);
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	330c      	adds	r3, #12
 8009d3e:	4619      	mov	r1, r3
 8009d40:	69bb      	ldr	r3, [r7, #24]
 8009d42:	681a      	ldr	r2, [r3, #0]
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8009d48:	b29b      	uxth	r3, r3
 8009d4a:	f7fd fda7 	bl	800789c <HAL_DMA_Start_IT>

    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	685a      	ldr	r2, [r3, #4]
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	f042 0201 	orr.w	r2, r2, #1
 8009d5c:	605a      	str	r2, [r3, #4]

    /* Check if the I2S is already enabled */
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	69db      	ldr	r3, [r3, #28]
 8009d64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009d68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009d6c:	d01e      	beq.n	8009dac <HAL_I2SEx_TransmitReceive_DMA+0x2ec>
    {
      /* Enable I2Sext(transmitter) before enabling I2Sx peripheral */
      __HAL_I2SEXT_ENABLE(hi2s);
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	4a16      	ldr	r2, [pc, #88]	; (8009dcc <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8009d74:	4293      	cmp	r3, r2
 8009d76:	d101      	bne.n	8009d7c <HAL_I2SEx_TransmitReceive_DMA+0x2bc>
 8009d78:	4b15      	ldr	r3, [pc, #84]	; (8009dd0 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8009d7a:	e001      	b.n	8009d80 <HAL_I2SEx_TransmitReceive_DMA+0x2c0>
 8009d7c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009d80:	69da      	ldr	r2, [r3, #28]
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	4911      	ldr	r1, [pc, #68]	; (8009dcc <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8009d88:	428b      	cmp	r3, r1
 8009d8a:	d101      	bne.n	8009d90 <HAL_I2SEx_TransmitReceive_DMA+0x2d0>
 8009d8c:	4b10      	ldr	r3, [pc, #64]	; (8009dd0 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8009d8e:	e001      	b.n	8009d94 <HAL_I2SEx_TransmitReceive_DMA+0x2d4>
 8009d90:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009d94:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009d98:	61da      	str	r2, [r3, #28]
      /* Enable I2S peripheral before the I2Sext */
      __HAL_I2S_ENABLE(hi2s);
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	69da      	ldr	r2, [r3, #28]
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009da8:	61da      	str	r2, [r3, #28]
 8009daa:	e000      	b.n	8009dae <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
    }
  }

error :
 8009dac:	bf00      	nop
  __HAL_UNLOCK(hi2s);
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	2200      	movs	r2, #0
 8009db2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return errorcode;
 8009db6:	7ffb      	ldrb	r3, [r7, #31]
}
 8009db8:	4618      	mov	r0, r3
 8009dba:	3720      	adds	r7, #32
 8009dbc:	46bd      	mov	sp, r7
 8009dbe:	bd80      	pop	{r7, pc}
 8009dc0:	0800a07d 	.word	0x0800a07d
 8009dc4:	0800a099 	.word	0x0800a099
 8009dc8:	0800a171 	.word	0x0800a171
 8009dcc:	40003800 	.word	0x40003800
 8009dd0:	40003400 	.word	0x40003400

08009dd4 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8009dd4:	b580      	push	{r7, lr}
 8009dd6:	b088      	sub	sp, #32
 8009dd8:	af00      	add	r7, sp, #0
 8009dda:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	689b      	ldr	r3, [r3, #8]
 8009de2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	4aa2      	ldr	r2, [pc, #648]	; (800a074 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8009dea:	4293      	cmp	r3, r2
 8009dec:	d101      	bne.n	8009df2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8009dee:	4ba2      	ldr	r3, [pc, #648]	; (800a078 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8009df0:	e001      	b.n	8009df6 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8009df2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009df6:	689b      	ldr	r3, [r3, #8]
 8009df8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	685b      	ldr	r3, [r3, #4]
 8009e00:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	4a9b      	ldr	r2, [pc, #620]	; (800a074 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8009e08:	4293      	cmp	r3, r2
 8009e0a:	d101      	bne.n	8009e10 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8009e0c:	4b9a      	ldr	r3, [pc, #616]	; (800a078 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8009e0e:	e001      	b.n	8009e14 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8009e10:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009e14:	685b      	ldr	r3, [r3, #4]
 8009e16:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	685b      	ldr	r3, [r3, #4]
 8009e1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009e20:	d004      	beq.n	8009e2c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	685b      	ldr	r3, [r3, #4]
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	f040 8099 	bne.w	8009f5e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8009e2c:	69fb      	ldr	r3, [r7, #28]
 8009e2e:	f003 0302 	and.w	r3, r3, #2
 8009e32:	2b02      	cmp	r3, #2
 8009e34:	d107      	bne.n	8009e46 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8009e36:	697b      	ldr	r3, [r7, #20]
 8009e38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d002      	beq.n	8009e46 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8009e40:	6878      	ldr	r0, [r7, #4]
 8009e42:	f000 f9d5 	bl	800a1f0 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8009e46:	69bb      	ldr	r3, [r7, #24]
 8009e48:	f003 0301 	and.w	r3, r3, #1
 8009e4c:	2b01      	cmp	r3, #1
 8009e4e:	d107      	bne.n	8009e60 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8009e50:	693b      	ldr	r3, [r7, #16]
 8009e52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d002      	beq.n	8009e60 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8009e5a:	6878      	ldr	r0, [r7, #4]
 8009e5c:	f000 fa78 	bl	800a350 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8009e60:	69bb      	ldr	r3, [r7, #24]
 8009e62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e66:	2b40      	cmp	r3, #64	; 0x40
 8009e68:	d13a      	bne.n	8009ee0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8009e6a:	693b      	ldr	r3, [r7, #16]
 8009e6c:	f003 0320 	and.w	r3, r3, #32
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d035      	beq.n	8009ee0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	4a7e      	ldr	r2, [pc, #504]	; (800a074 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8009e7a:	4293      	cmp	r3, r2
 8009e7c:	d101      	bne.n	8009e82 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8009e7e:	4b7e      	ldr	r3, [pc, #504]	; (800a078 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8009e80:	e001      	b.n	8009e86 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8009e82:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009e86:	685a      	ldr	r2, [r3, #4]
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	4979      	ldr	r1, [pc, #484]	; (800a074 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8009e8e:	428b      	cmp	r3, r1
 8009e90:	d101      	bne.n	8009e96 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8009e92:	4b79      	ldr	r3, [pc, #484]	; (800a078 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8009e94:	e001      	b.n	8009e9a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8009e96:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009e9a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8009e9e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	685a      	ldr	r2, [r3, #4]
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8009eae:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8009eb0:	2300      	movs	r3, #0
 8009eb2:	60fb      	str	r3, [r7, #12]
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	68db      	ldr	r3, [r3, #12]
 8009eba:	60fb      	str	r3, [r7, #12]
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	689b      	ldr	r3, [r3, #8]
 8009ec2:	60fb      	str	r3, [r7, #12]
 8009ec4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	2201      	movs	r2, #1
 8009eca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009ed2:	f043 0202 	orr.w	r2, r3, #2
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8009eda:	6878      	ldr	r0, [r7, #4]
 8009edc:	f7ff fcfe 	bl	80098dc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8009ee0:	69fb      	ldr	r3, [r7, #28]
 8009ee2:	f003 0308 	and.w	r3, r3, #8
 8009ee6:	2b08      	cmp	r3, #8
 8009ee8:	f040 80be 	bne.w	800a068 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8009eec:	697b      	ldr	r3, [r7, #20]
 8009eee:	f003 0320 	and.w	r3, r3, #32
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	f000 80b8 	beq.w	800a068 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	685a      	ldr	r2, [r3, #4]
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8009f06:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	4a59      	ldr	r2, [pc, #356]	; (800a074 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8009f0e:	4293      	cmp	r3, r2
 8009f10:	d101      	bne.n	8009f16 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8009f12:	4b59      	ldr	r3, [pc, #356]	; (800a078 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8009f14:	e001      	b.n	8009f1a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8009f16:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009f1a:	685a      	ldr	r2, [r3, #4]
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	4954      	ldr	r1, [pc, #336]	; (800a074 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8009f22:	428b      	cmp	r3, r1
 8009f24:	d101      	bne.n	8009f2a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8009f26:	4b54      	ldr	r3, [pc, #336]	; (800a078 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8009f28:	e001      	b.n	8009f2e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8009f2a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009f2e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8009f32:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8009f34:	2300      	movs	r3, #0
 8009f36:	60bb      	str	r3, [r7, #8]
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	689b      	ldr	r3, [r3, #8]
 8009f3e:	60bb      	str	r3, [r7, #8]
 8009f40:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	2201      	movs	r2, #1
 8009f46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f4e:	f043 0204 	orr.w	r2, r3, #4
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8009f56:	6878      	ldr	r0, [r7, #4]
 8009f58:	f7ff fcc0 	bl	80098dc <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8009f5c:	e084      	b.n	800a068 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8009f5e:	69bb      	ldr	r3, [r7, #24]
 8009f60:	f003 0302 	and.w	r3, r3, #2
 8009f64:	2b02      	cmp	r3, #2
 8009f66:	d107      	bne.n	8009f78 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8009f68:	693b      	ldr	r3, [r7, #16]
 8009f6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d002      	beq.n	8009f78 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8009f72:	6878      	ldr	r0, [r7, #4]
 8009f74:	f000 f96e 	bl	800a254 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8009f78:	69fb      	ldr	r3, [r7, #28]
 8009f7a:	f003 0301 	and.w	r3, r3, #1
 8009f7e:	2b01      	cmp	r3, #1
 8009f80:	d107      	bne.n	8009f92 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8009f82:	697b      	ldr	r3, [r7, #20]
 8009f84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d002      	beq.n	8009f92 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8009f8c:	6878      	ldr	r0, [r7, #4]
 8009f8e:	f000 f9ad 	bl	800a2ec <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8009f92:	69fb      	ldr	r3, [r7, #28]
 8009f94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f98:	2b40      	cmp	r3, #64	; 0x40
 8009f9a:	d12f      	bne.n	8009ffc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8009f9c:	697b      	ldr	r3, [r7, #20]
 8009f9e:	f003 0320 	and.w	r3, r3, #32
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d02a      	beq.n	8009ffc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	685a      	ldr	r2, [r3, #4]
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8009fb4:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	4a2e      	ldr	r2, [pc, #184]	; (800a074 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8009fbc:	4293      	cmp	r3, r2
 8009fbe:	d101      	bne.n	8009fc4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8009fc0:	4b2d      	ldr	r3, [pc, #180]	; (800a078 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8009fc2:	e001      	b.n	8009fc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8009fc4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009fc8:	685a      	ldr	r2, [r3, #4]
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	4929      	ldr	r1, [pc, #164]	; (800a074 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8009fd0:	428b      	cmp	r3, r1
 8009fd2:	d101      	bne.n	8009fd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8009fd4:	4b28      	ldr	r3, [pc, #160]	; (800a078 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8009fd6:	e001      	b.n	8009fdc <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8009fd8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009fdc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8009fe0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	2201      	movs	r2, #1
 8009fe6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009fee:	f043 0202 	orr.w	r2, r3, #2
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8009ff6:	6878      	ldr	r0, [r7, #4]
 8009ff8:	f7ff fc70 	bl	80098dc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8009ffc:	69bb      	ldr	r3, [r7, #24]
 8009ffe:	f003 0308 	and.w	r3, r3, #8
 800a002:	2b08      	cmp	r3, #8
 800a004:	d131      	bne.n	800a06a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 800a006:	693b      	ldr	r3, [r7, #16]
 800a008:	f003 0320 	and.w	r3, r3, #32
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d02c      	beq.n	800a06a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	4a17      	ldr	r2, [pc, #92]	; (800a074 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a016:	4293      	cmp	r3, r2
 800a018:	d101      	bne.n	800a01e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800a01a:	4b17      	ldr	r3, [pc, #92]	; (800a078 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a01c:	e001      	b.n	800a022 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800a01e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a022:	685a      	ldr	r2, [r3, #4]
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	4912      	ldr	r1, [pc, #72]	; (800a074 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a02a:	428b      	cmp	r3, r1
 800a02c:	d101      	bne.n	800a032 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 800a02e:	4b12      	ldr	r3, [pc, #72]	; (800a078 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a030:	e001      	b.n	800a036 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 800a032:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a036:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a03a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	685a      	ldr	r2, [r3, #4]
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a04a:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	2201      	movs	r2, #1
 800a050:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a058:	f043 0204 	orr.w	r2, r3, #4
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a060:	6878      	ldr	r0, [r7, #4]
 800a062:	f7ff fc3b 	bl	80098dc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800a066:	e000      	b.n	800a06a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800a068:	bf00      	nop
}
 800a06a:	bf00      	nop
 800a06c:	3720      	adds	r7, #32
 800a06e:	46bd      	mov	sp, r7
 800a070:	bd80      	pop	{r7, pc}
 800a072:	bf00      	nop
 800a074:	40003800 	.word	0x40003800
 800a078:	40003400 	.word	0x40003400

0800a07c <I2SEx_TxRxDMAHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void I2SEx_TxRxDMAHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a07c:	b580      	push	{r7, lr}
 800a07e:	b084      	sub	sp, #16
 800a080:	af00      	add	r7, sp, #0
 800a082:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a088:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx Half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxRxHalfCpltCallback(hi2s);
#else
  HAL_I2SEx_TxRxHalfCpltCallback(hi2s);
 800a08a:	68f8      	ldr	r0, [r7, #12]
 800a08c:	f7fa f914 	bl	80042b8 <HAL_I2SEx_TxRxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800a090:	bf00      	nop
 800a092:	3710      	adds	r7, #16
 800a094:	46bd      	mov	sp, r7
 800a096:	bd80      	pop	{r7, pc}

0800a098 <I2SEx_TxRxDMACplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void I2SEx_TxRxDMACplt(DMA_HandleTypeDef *hdma)
{
 800a098:	b580      	push	{r7, lr}
 800a09a:	b084      	sub	sp, #16
 800a09c:	af00      	add	r7, sp, #0
 800a09e:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0a4:	60fb      	str	r3, [r7, #12]

  /* If DMA is configured in DMA_NORMAL mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	69db      	ldr	r3, [r3, #28]
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d155      	bne.n	800a15a <I2SEx_TxRxDMACplt+0xc2>
  {
    if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	69db      	ldr	r3, [r3, #28]
 800a0b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a0b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a0bc:	d006      	beq.n	800a0cc <I2SEx_TxRxDMACplt+0x34>
        ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_TX))
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	69db      	ldr	r3, [r3, #28]
 800a0c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
    if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d11e      	bne.n	800a10a <I2SEx_TxRxDMACplt+0x72>
    /* Disable Tx & Rx DMA Requests */
    {
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	4a25      	ldr	r2, [pc, #148]	; (800a168 <I2SEx_TxRxDMACplt+0xd0>)
 800a0d2:	4293      	cmp	r3, r2
 800a0d4:	d101      	bne.n	800a0da <I2SEx_TxRxDMACplt+0x42>
 800a0d6:	4b25      	ldr	r3, [pc, #148]	; (800a16c <I2SEx_TxRxDMACplt+0xd4>)
 800a0d8:	e001      	b.n	800a0de <I2SEx_TxRxDMACplt+0x46>
 800a0da:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a0de:	685a      	ldr	r2, [r3, #4]
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	4920      	ldr	r1, [pc, #128]	; (800a168 <I2SEx_TxRxDMACplt+0xd0>)
 800a0e6:	428b      	cmp	r3, r1
 800a0e8:	d101      	bne.n	800a0ee <I2SEx_TxRxDMACplt+0x56>
 800a0ea:	4b20      	ldr	r3, [pc, #128]	; (800a16c <I2SEx_TxRxDMACplt+0xd4>)
 800a0ec:	e001      	b.n	800a0f2 <I2SEx_TxRxDMACplt+0x5a>
 800a0ee:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a0f2:	f022 0201 	bic.w	r2, r2, #1
 800a0f6:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	685a      	ldr	r2, [r3, #4]
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	f022 0202 	bic.w	r2, r2, #2
 800a106:	605a      	str	r2, [r3, #4]
 800a108:	e01d      	b.n	800a146 <I2SEx_TxRxDMACplt+0xae>
    }
    else
    {
      CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	685a      	ldr	r2, [r3, #4]
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	f022 0201 	bic.w	r2, r2, #1
 800a118:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	4a12      	ldr	r2, [pc, #72]	; (800a168 <I2SEx_TxRxDMACplt+0xd0>)
 800a120:	4293      	cmp	r3, r2
 800a122:	d101      	bne.n	800a128 <I2SEx_TxRxDMACplt+0x90>
 800a124:	4b11      	ldr	r3, [pc, #68]	; (800a16c <I2SEx_TxRxDMACplt+0xd4>)
 800a126:	e001      	b.n	800a12c <I2SEx_TxRxDMACplt+0x94>
 800a128:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a12c:	685a      	ldr	r2, [r3, #4]
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	490d      	ldr	r1, [pc, #52]	; (800a168 <I2SEx_TxRxDMACplt+0xd0>)
 800a134:	428b      	cmp	r3, r1
 800a136:	d101      	bne.n	800a13c <I2SEx_TxRxDMACplt+0xa4>
 800a138:	4b0c      	ldr	r3, [pc, #48]	; (800a16c <I2SEx_TxRxDMACplt+0xd4>)
 800a13a:	e001      	b.n	800a140 <I2SEx_TxRxDMACplt+0xa8>
 800a13c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a140:	f022 0202 	bic.w	r2, r2, #2
 800a144:	605a      	str	r2, [r3, #4]
    }

    hi2s->RxXferCount = 0U;
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	2200      	movs	r2, #0
 800a14a:	865a      	strh	r2, [r3, #50]	; 0x32
    hi2s->TxXferCount = 0U;
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	2200      	movs	r2, #0
 800a150:	855a      	strh	r2, [r3, #42]	; 0x2a

    hi2s->State = HAL_I2S_STATE_READY;
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	2201      	movs	r2, #1
 800a156:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxRxCpltCallback(hi2s);
#else
  HAL_I2SEx_TxRxCpltCallback(hi2s);
 800a15a:	68f8      	ldr	r0, [r7, #12]
 800a15c:	f7fa f950 	bl	8004400 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800a160:	bf00      	nop
 800a162:	3710      	adds	r7, #16
 800a164:	46bd      	mov	sp, r7
 800a166:	bd80      	pop	{r7, pc}
 800a168:	40003800 	.word	0x40003800
 800a16c:	40003400 	.word	0x40003400

0800a170 <I2SEx_TxRxDMAError>:
  * @brief  DMA I2S communication error callback
  * @param  hdma DMA handle
  * @retval None
  */
static void I2SEx_TxRxDMAError(DMA_HandleTypeDef *hdma)
{
 800a170:	b580      	push	{r7, lr}
 800a172:	b084      	sub	sp, #16
 800a174:	af00      	add	r7, sp, #0
 800a176:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a17c:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	685a      	ldr	r2, [r3, #4]
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	f022 0203 	bic.w	r2, r2, #3
 800a18c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	4a15      	ldr	r2, [pc, #84]	; (800a1e8 <I2SEx_TxRxDMAError+0x78>)
 800a194:	4293      	cmp	r3, r2
 800a196:	d101      	bne.n	800a19c <I2SEx_TxRxDMAError+0x2c>
 800a198:	4b14      	ldr	r3, [pc, #80]	; (800a1ec <I2SEx_TxRxDMAError+0x7c>)
 800a19a:	e001      	b.n	800a1a0 <I2SEx_TxRxDMAError+0x30>
 800a19c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a1a0:	685a      	ldr	r2, [r3, #4]
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	4910      	ldr	r1, [pc, #64]	; (800a1e8 <I2SEx_TxRxDMAError+0x78>)
 800a1a8:	428b      	cmp	r3, r1
 800a1aa:	d101      	bne.n	800a1b0 <I2SEx_TxRxDMAError+0x40>
 800a1ac:	4b0f      	ldr	r3, [pc, #60]	; (800a1ec <I2SEx_TxRxDMAError+0x7c>)
 800a1ae:	e001      	b.n	800a1b4 <I2SEx_TxRxDMAError+0x44>
 800a1b0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a1b4:	f022 0203 	bic.w	r2, r2, #3
 800a1b8:	605a      	str	r2, [r3, #4]

  hi2s->TxXferCount = 0U;
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	2200      	movs	r2, #0
 800a1be:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	2200      	movs	r2, #0
 800a1c4:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	2201      	movs	r2, #1
 800a1ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a1d2:	f043 0208 	orr.w	r2, r3, #8
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 800a1da:	68f8      	ldr	r0, [r7, #12]
 800a1dc:	f7ff fb7e 	bl	80098dc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800a1e0:	bf00      	nop
 800a1e2:	3710      	adds	r7, #16
 800a1e4:	46bd      	mov	sp, r7
 800a1e6:	bd80      	pop	{r7, pc}
 800a1e8:	40003800 	.word	0x40003800
 800a1ec:	40003400 	.word	0x40003400

0800a1f0 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800a1f0:	b580      	push	{r7, lr}
 800a1f2:	b082      	sub	sp, #8
 800a1f4:	af00      	add	r7, sp, #0
 800a1f6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1fc:	1c99      	adds	r1, r3, #2
 800a1fe:	687a      	ldr	r2, [r7, #4]
 800a200:	6251      	str	r1, [r2, #36]	; 0x24
 800a202:	881a      	ldrh	r2, [r3, #0]
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a20e:	b29b      	uxth	r3, r3
 800a210:	3b01      	subs	r3, #1
 800a212:	b29a      	uxth	r2, r3
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a21c:	b29b      	uxth	r3, r3
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d113      	bne.n	800a24a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	685a      	ldr	r2, [r3, #4]
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a230:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a236:	b29b      	uxth	r3, r3
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d106      	bne.n	800a24a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	2201      	movs	r2, #1
 800a240:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800a244:	6878      	ldr	r0, [r7, #4]
 800a246:	f7fa f8db 	bl	8004400 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800a24a:	bf00      	nop
 800a24c:	3708      	adds	r7, #8
 800a24e:	46bd      	mov	sp, r7
 800a250:	bd80      	pop	{r7, pc}
	...

0800a254 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800a254:	b580      	push	{r7, lr}
 800a256:	b082      	sub	sp, #8
 800a258:	af00      	add	r7, sp, #0
 800a25a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a260:	1c99      	adds	r1, r3, #2
 800a262:	687a      	ldr	r2, [r7, #4]
 800a264:	6251      	str	r1, [r2, #36]	; 0x24
 800a266:	8819      	ldrh	r1, [r3, #0]
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	4a1d      	ldr	r2, [pc, #116]	; (800a2e4 <I2SEx_TxISR_I2SExt+0x90>)
 800a26e:	4293      	cmp	r3, r2
 800a270:	d101      	bne.n	800a276 <I2SEx_TxISR_I2SExt+0x22>
 800a272:	4b1d      	ldr	r3, [pc, #116]	; (800a2e8 <I2SEx_TxISR_I2SExt+0x94>)
 800a274:	e001      	b.n	800a27a <I2SEx_TxISR_I2SExt+0x26>
 800a276:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a27a:	460a      	mov	r2, r1
 800a27c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a282:	b29b      	uxth	r3, r3
 800a284:	3b01      	subs	r3, #1
 800a286:	b29a      	uxth	r2, r3
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a290:	b29b      	uxth	r3, r3
 800a292:	2b00      	cmp	r3, #0
 800a294:	d121      	bne.n	800a2da <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	4a12      	ldr	r2, [pc, #72]	; (800a2e4 <I2SEx_TxISR_I2SExt+0x90>)
 800a29c:	4293      	cmp	r3, r2
 800a29e:	d101      	bne.n	800a2a4 <I2SEx_TxISR_I2SExt+0x50>
 800a2a0:	4b11      	ldr	r3, [pc, #68]	; (800a2e8 <I2SEx_TxISR_I2SExt+0x94>)
 800a2a2:	e001      	b.n	800a2a8 <I2SEx_TxISR_I2SExt+0x54>
 800a2a4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a2a8:	685a      	ldr	r2, [r3, #4]
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	490d      	ldr	r1, [pc, #52]	; (800a2e4 <I2SEx_TxISR_I2SExt+0x90>)
 800a2b0:	428b      	cmp	r3, r1
 800a2b2:	d101      	bne.n	800a2b8 <I2SEx_TxISR_I2SExt+0x64>
 800a2b4:	4b0c      	ldr	r3, [pc, #48]	; (800a2e8 <I2SEx_TxISR_I2SExt+0x94>)
 800a2b6:	e001      	b.n	800a2bc <I2SEx_TxISR_I2SExt+0x68>
 800a2b8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a2bc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a2c0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a2c6:	b29b      	uxth	r3, r3
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d106      	bne.n	800a2da <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	2201      	movs	r2, #1
 800a2d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800a2d4:	6878      	ldr	r0, [r7, #4]
 800a2d6:	f7fa f893 	bl	8004400 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800a2da:	bf00      	nop
 800a2dc:	3708      	adds	r7, #8
 800a2de:	46bd      	mov	sp, r7
 800a2e0:	bd80      	pop	{r7, pc}
 800a2e2:	bf00      	nop
 800a2e4:	40003800 	.word	0x40003800
 800a2e8:	40003400 	.word	0x40003400

0800a2ec <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800a2ec:	b580      	push	{r7, lr}
 800a2ee:	b082      	sub	sp, #8
 800a2f0:	af00      	add	r7, sp, #0
 800a2f2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	68d8      	ldr	r0, [r3, #12]
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2fe:	1c99      	adds	r1, r3, #2
 800a300:	687a      	ldr	r2, [r7, #4]
 800a302:	62d1      	str	r1, [r2, #44]	; 0x2c
 800a304:	b282      	uxth	r2, r0
 800a306:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a30c:	b29b      	uxth	r3, r3
 800a30e:	3b01      	subs	r3, #1
 800a310:	b29a      	uxth	r2, r3
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a31a:	b29b      	uxth	r3, r3
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d113      	bne.n	800a348 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	685a      	ldr	r2, [r3, #4]
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a32e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a334:	b29b      	uxth	r3, r3
 800a336:	2b00      	cmp	r3, #0
 800a338:	d106      	bne.n	800a348 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	2201      	movs	r2, #1
 800a33e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800a342:	6878      	ldr	r0, [r7, #4]
 800a344:	f7fa f85c 	bl	8004400 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800a348:	bf00      	nop
 800a34a:	3708      	adds	r7, #8
 800a34c:	46bd      	mov	sp, r7
 800a34e:	bd80      	pop	{r7, pc}

0800a350 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800a350:	b580      	push	{r7, lr}
 800a352:	b082      	sub	sp, #8
 800a354:	af00      	add	r7, sp, #0
 800a356:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	4a20      	ldr	r2, [pc, #128]	; (800a3e0 <I2SEx_RxISR_I2SExt+0x90>)
 800a35e:	4293      	cmp	r3, r2
 800a360:	d101      	bne.n	800a366 <I2SEx_RxISR_I2SExt+0x16>
 800a362:	4b20      	ldr	r3, [pc, #128]	; (800a3e4 <I2SEx_RxISR_I2SExt+0x94>)
 800a364:	e001      	b.n	800a36a <I2SEx_RxISR_I2SExt+0x1a>
 800a366:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a36a:	68d8      	ldr	r0, [r3, #12]
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a370:	1c99      	adds	r1, r3, #2
 800a372:	687a      	ldr	r2, [r7, #4]
 800a374:	62d1      	str	r1, [r2, #44]	; 0x2c
 800a376:	b282      	uxth	r2, r0
 800a378:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a37e:	b29b      	uxth	r3, r3
 800a380:	3b01      	subs	r3, #1
 800a382:	b29a      	uxth	r2, r3
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a38c:	b29b      	uxth	r3, r3
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d121      	bne.n	800a3d6 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	4a12      	ldr	r2, [pc, #72]	; (800a3e0 <I2SEx_RxISR_I2SExt+0x90>)
 800a398:	4293      	cmp	r3, r2
 800a39a:	d101      	bne.n	800a3a0 <I2SEx_RxISR_I2SExt+0x50>
 800a39c:	4b11      	ldr	r3, [pc, #68]	; (800a3e4 <I2SEx_RxISR_I2SExt+0x94>)
 800a39e:	e001      	b.n	800a3a4 <I2SEx_RxISR_I2SExt+0x54>
 800a3a0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a3a4:	685a      	ldr	r2, [r3, #4]
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	490d      	ldr	r1, [pc, #52]	; (800a3e0 <I2SEx_RxISR_I2SExt+0x90>)
 800a3ac:	428b      	cmp	r3, r1
 800a3ae:	d101      	bne.n	800a3b4 <I2SEx_RxISR_I2SExt+0x64>
 800a3b0:	4b0c      	ldr	r3, [pc, #48]	; (800a3e4 <I2SEx_RxISR_I2SExt+0x94>)
 800a3b2:	e001      	b.n	800a3b8 <I2SEx_RxISR_I2SExt+0x68>
 800a3b4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a3b8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a3bc:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a3c2:	b29b      	uxth	r3, r3
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d106      	bne.n	800a3d6 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	2201      	movs	r2, #1
 800a3cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800a3d0:	6878      	ldr	r0, [r7, #4]
 800a3d2:	f7fa f815 	bl	8004400 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800a3d6:	bf00      	nop
 800a3d8:	3708      	adds	r7, #8
 800a3da:	46bd      	mov	sp, r7
 800a3dc:	bd80      	pop	{r7, pc}
 800a3de:	bf00      	nop
 800a3e0:	40003800 	.word	0x40003800
 800a3e4:	40003400 	.word	0x40003400

0800a3e8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a3e8:	b580      	push	{r7, lr}
 800a3ea:	b086      	sub	sp, #24
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d101      	bne.n	800a3fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a3f6:	2301      	movs	r3, #1
 800a3f8:	e22d      	b.n	800a856 <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	f003 0301 	and.w	r3, r3, #1
 800a402:	2b00      	cmp	r3, #0
 800a404:	d075      	beq.n	800a4f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800a406:	4ba3      	ldr	r3, [pc, #652]	; (800a694 <HAL_RCC_OscConfig+0x2ac>)
 800a408:	689b      	ldr	r3, [r3, #8]
 800a40a:	f003 030c 	and.w	r3, r3, #12
 800a40e:	2b04      	cmp	r3, #4
 800a410:	d00c      	beq.n	800a42c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a412:	4ba0      	ldr	r3, [pc, #640]	; (800a694 <HAL_RCC_OscConfig+0x2ac>)
 800a414:	689b      	ldr	r3, [r3, #8]
 800a416:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800a41a:	2b08      	cmp	r3, #8
 800a41c:	d112      	bne.n	800a444 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a41e:	4b9d      	ldr	r3, [pc, #628]	; (800a694 <HAL_RCC_OscConfig+0x2ac>)
 800a420:	685b      	ldr	r3, [r3, #4]
 800a422:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a426:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a42a:	d10b      	bne.n	800a444 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a42c:	4b99      	ldr	r3, [pc, #612]	; (800a694 <HAL_RCC_OscConfig+0x2ac>)
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a434:	2b00      	cmp	r3, #0
 800a436:	d05b      	beq.n	800a4f0 <HAL_RCC_OscConfig+0x108>
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	685b      	ldr	r3, [r3, #4]
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d157      	bne.n	800a4f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a440:	2301      	movs	r3, #1
 800a442:	e208      	b.n	800a856 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	685b      	ldr	r3, [r3, #4]
 800a448:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a44c:	d106      	bne.n	800a45c <HAL_RCC_OscConfig+0x74>
 800a44e:	4b91      	ldr	r3, [pc, #580]	; (800a694 <HAL_RCC_OscConfig+0x2ac>)
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	4a90      	ldr	r2, [pc, #576]	; (800a694 <HAL_RCC_OscConfig+0x2ac>)
 800a454:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a458:	6013      	str	r3, [r2, #0]
 800a45a:	e01d      	b.n	800a498 <HAL_RCC_OscConfig+0xb0>
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	685b      	ldr	r3, [r3, #4]
 800a460:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a464:	d10c      	bne.n	800a480 <HAL_RCC_OscConfig+0x98>
 800a466:	4b8b      	ldr	r3, [pc, #556]	; (800a694 <HAL_RCC_OscConfig+0x2ac>)
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	4a8a      	ldr	r2, [pc, #552]	; (800a694 <HAL_RCC_OscConfig+0x2ac>)
 800a46c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a470:	6013      	str	r3, [r2, #0]
 800a472:	4b88      	ldr	r3, [pc, #544]	; (800a694 <HAL_RCC_OscConfig+0x2ac>)
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	4a87      	ldr	r2, [pc, #540]	; (800a694 <HAL_RCC_OscConfig+0x2ac>)
 800a478:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a47c:	6013      	str	r3, [r2, #0]
 800a47e:	e00b      	b.n	800a498 <HAL_RCC_OscConfig+0xb0>
 800a480:	4b84      	ldr	r3, [pc, #528]	; (800a694 <HAL_RCC_OscConfig+0x2ac>)
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	4a83      	ldr	r2, [pc, #524]	; (800a694 <HAL_RCC_OscConfig+0x2ac>)
 800a486:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a48a:	6013      	str	r3, [r2, #0]
 800a48c:	4b81      	ldr	r3, [pc, #516]	; (800a694 <HAL_RCC_OscConfig+0x2ac>)
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	4a80      	ldr	r2, [pc, #512]	; (800a694 <HAL_RCC_OscConfig+0x2ac>)
 800a492:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a496:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	685b      	ldr	r3, [r3, #4]
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d013      	beq.n	800a4c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a4a0:	f7fd f80e 	bl	80074c0 <HAL_GetTick>
 800a4a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a4a6:	e008      	b.n	800a4ba <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a4a8:	f7fd f80a 	bl	80074c0 <HAL_GetTick>
 800a4ac:	4602      	mov	r2, r0
 800a4ae:	693b      	ldr	r3, [r7, #16]
 800a4b0:	1ad3      	subs	r3, r2, r3
 800a4b2:	2b64      	cmp	r3, #100	; 0x64
 800a4b4:	d901      	bls.n	800a4ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a4b6:	2303      	movs	r3, #3
 800a4b8:	e1cd      	b.n	800a856 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a4ba:	4b76      	ldr	r3, [pc, #472]	; (800a694 <HAL_RCC_OscConfig+0x2ac>)
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d0f0      	beq.n	800a4a8 <HAL_RCC_OscConfig+0xc0>
 800a4c6:	e014      	b.n	800a4f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a4c8:	f7fc fffa 	bl	80074c0 <HAL_GetTick>
 800a4cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a4ce:	e008      	b.n	800a4e2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a4d0:	f7fc fff6 	bl	80074c0 <HAL_GetTick>
 800a4d4:	4602      	mov	r2, r0
 800a4d6:	693b      	ldr	r3, [r7, #16]
 800a4d8:	1ad3      	subs	r3, r2, r3
 800a4da:	2b64      	cmp	r3, #100	; 0x64
 800a4dc:	d901      	bls.n	800a4e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a4de:	2303      	movs	r3, #3
 800a4e0:	e1b9      	b.n	800a856 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a4e2:	4b6c      	ldr	r3, [pc, #432]	; (800a694 <HAL_RCC_OscConfig+0x2ac>)
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d1f0      	bne.n	800a4d0 <HAL_RCC_OscConfig+0xe8>
 800a4ee:	e000      	b.n	800a4f2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a4f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	f003 0302 	and.w	r3, r3, #2
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d063      	beq.n	800a5c6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800a4fe:	4b65      	ldr	r3, [pc, #404]	; (800a694 <HAL_RCC_OscConfig+0x2ac>)
 800a500:	689b      	ldr	r3, [r3, #8]
 800a502:	f003 030c 	and.w	r3, r3, #12
 800a506:	2b00      	cmp	r3, #0
 800a508:	d00b      	beq.n	800a522 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a50a:	4b62      	ldr	r3, [pc, #392]	; (800a694 <HAL_RCC_OscConfig+0x2ac>)
 800a50c:	689b      	ldr	r3, [r3, #8]
 800a50e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800a512:	2b08      	cmp	r3, #8
 800a514:	d11c      	bne.n	800a550 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a516:	4b5f      	ldr	r3, [pc, #380]	; (800a694 <HAL_RCC_OscConfig+0x2ac>)
 800a518:	685b      	ldr	r3, [r3, #4]
 800a51a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d116      	bne.n	800a550 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a522:	4b5c      	ldr	r3, [pc, #368]	; (800a694 <HAL_RCC_OscConfig+0x2ac>)
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	f003 0302 	and.w	r3, r3, #2
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d005      	beq.n	800a53a <HAL_RCC_OscConfig+0x152>
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	68db      	ldr	r3, [r3, #12]
 800a532:	2b01      	cmp	r3, #1
 800a534:	d001      	beq.n	800a53a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800a536:	2301      	movs	r3, #1
 800a538:	e18d      	b.n	800a856 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a53a:	4b56      	ldr	r3, [pc, #344]	; (800a694 <HAL_RCC_OscConfig+0x2ac>)
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	691b      	ldr	r3, [r3, #16]
 800a546:	00db      	lsls	r3, r3, #3
 800a548:	4952      	ldr	r1, [pc, #328]	; (800a694 <HAL_RCC_OscConfig+0x2ac>)
 800a54a:	4313      	orrs	r3, r2
 800a54c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a54e:	e03a      	b.n	800a5c6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	68db      	ldr	r3, [r3, #12]
 800a554:	2b00      	cmp	r3, #0
 800a556:	d020      	beq.n	800a59a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a558:	4b4f      	ldr	r3, [pc, #316]	; (800a698 <HAL_RCC_OscConfig+0x2b0>)
 800a55a:	2201      	movs	r2, #1
 800a55c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a55e:	f7fc ffaf 	bl	80074c0 <HAL_GetTick>
 800a562:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a564:	e008      	b.n	800a578 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a566:	f7fc ffab 	bl	80074c0 <HAL_GetTick>
 800a56a:	4602      	mov	r2, r0
 800a56c:	693b      	ldr	r3, [r7, #16]
 800a56e:	1ad3      	subs	r3, r2, r3
 800a570:	2b02      	cmp	r3, #2
 800a572:	d901      	bls.n	800a578 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800a574:	2303      	movs	r3, #3
 800a576:	e16e      	b.n	800a856 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a578:	4b46      	ldr	r3, [pc, #280]	; (800a694 <HAL_RCC_OscConfig+0x2ac>)
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	f003 0302 	and.w	r3, r3, #2
 800a580:	2b00      	cmp	r3, #0
 800a582:	d0f0      	beq.n	800a566 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a584:	4b43      	ldr	r3, [pc, #268]	; (800a694 <HAL_RCC_OscConfig+0x2ac>)
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	691b      	ldr	r3, [r3, #16]
 800a590:	00db      	lsls	r3, r3, #3
 800a592:	4940      	ldr	r1, [pc, #256]	; (800a694 <HAL_RCC_OscConfig+0x2ac>)
 800a594:	4313      	orrs	r3, r2
 800a596:	600b      	str	r3, [r1, #0]
 800a598:	e015      	b.n	800a5c6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a59a:	4b3f      	ldr	r3, [pc, #252]	; (800a698 <HAL_RCC_OscConfig+0x2b0>)
 800a59c:	2200      	movs	r2, #0
 800a59e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a5a0:	f7fc ff8e 	bl	80074c0 <HAL_GetTick>
 800a5a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a5a6:	e008      	b.n	800a5ba <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a5a8:	f7fc ff8a 	bl	80074c0 <HAL_GetTick>
 800a5ac:	4602      	mov	r2, r0
 800a5ae:	693b      	ldr	r3, [r7, #16]
 800a5b0:	1ad3      	subs	r3, r2, r3
 800a5b2:	2b02      	cmp	r3, #2
 800a5b4:	d901      	bls.n	800a5ba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800a5b6:	2303      	movs	r3, #3
 800a5b8:	e14d      	b.n	800a856 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a5ba:	4b36      	ldr	r3, [pc, #216]	; (800a694 <HAL_RCC_OscConfig+0x2ac>)
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	f003 0302 	and.w	r3, r3, #2
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d1f0      	bne.n	800a5a8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	f003 0308 	and.w	r3, r3, #8
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d030      	beq.n	800a634 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	695b      	ldr	r3, [r3, #20]
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d016      	beq.n	800a608 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a5da:	4b30      	ldr	r3, [pc, #192]	; (800a69c <HAL_RCC_OscConfig+0x2b4>)
 800a5dc:	2201      	movs	r2, #1
 800a5de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a5e0:	f7fc ff6e 	bl	80074c0 <HAL_GetTick>
 800a5e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a5e6:	e008      	b.n	800a5fa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a5e8:	f7fc ff6a 	bl	80074c0 <HAL_GetTick>
 800a5ec:	4602      	mov	r2, r0
 800a5ee:	693b      	ldr	r3, [r7, #16]
 800a5f0:	1ad3      	subs	r3, r2, r3
 800a5f2:	2b02      	cmp	r3, #2
 800a5f4:	d901      	bls.n	800a5fa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800a5f6:	2303      	movs	r3, #3
 800a5f8:	e12d      	b.n	800a856 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a5fa:	4b26      	ldr	r3, [pc, #152]	; (800a694 <HAL_RCC_OscConfig+0x2ac>)
 800a5fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a5fe:	f003 0302 	and.w	r3, r3, #2
 800a602:	2b00      	cmp	r3, #0
 800a604:	d0f0      	beq.n	800a5e8 <HAL_RCC_OscConfig+0x200>
 800a606:	e015      	b.n	800a634 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a608:	4b24      	ldr	r3, [pc, #144]	; (800a69c <HAL_RCC_OscConfig+0x2b4>)
 800a60a:	2200      	movs	r2, #0
 800a60c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a60e:	f7fc ff57 	bl	80074c0 <HAL_GetTick>
 800a612:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a614:	e008      	b.n	800a628 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a616:	f7fc ff53 	bl	80074c0 <HAL_GetTick>
 800a61a:	4602      	mov	r2, r0
 800a61c:	693b      	ldr	r3, [r7, #16]
 800a61e:	1ad3      	subs	r3, r2, r3
 800a620:	2b02      	cmp	r3, #2
 800a622:	d901      	bls.n	800a628 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800a624:	2303      	movs	r3, #3
 800a626:	e116      	b.n	800a856 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a628:	4b1a      	ldr	r3, [pc, #104]	; (800a694 <HAL_RCC_OscConfig+0x2ac>)
 800a62a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a62c:	f003 0302 	and.w	r3, r3, #2
 800a630:	2b00      	cmp	r3, #0
 800a632:	d1f0      	bne.n	800a616 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	f003 0304 	and.w	r3, r3, #4
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	f000 80a0 	beq.w	800a782 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a642:	2300      	movs	r3, #0
 800a644:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a646:	4b13      	ldr	r3, [pc, #76]	; (800a694 <HAL_RCC_OscConfig+0x2ac>)
 800a648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a64a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d10f      	bne.n	800a672 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a652:	2300      	movs	r3, #0
 800a654:	60fb      	str	r3, [r7, #12]
 800a656:	4b0f      	ldr	r3, [pc, #60]	; (800a694 <HAL_RCC_OscConfig+0x2ac>)
 800a658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a65a:	4a0e      	ldr	r2, [pc, #56]	; (800a694 <HAL_RCC_OscConfig+0x2ac>)
 800a65c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a660:	6413      	str	r3, [r2, #64]	; 0x40
 800a662:	4b0c      	ldr	r3, [pc, #48]	; (800a694 <HAL_RCC_OscConfig+0x2ac>)
 800a664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a666:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a66a:	60fb      	str	r3, [r7, #12]
 800a66c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800a66e:	2301      	movs	r3, #1
 800a670:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a672:	4b0b      	ldr	r3, [pc, #44]	; (800a6a0 <HAL_RCC_OscConfig+0x2b8>)
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d121      	bne.n	800a6c2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a67e:	4b08      	ldr	r3, [pc, #32]	; (800a6a0 <HAL_RCC_OscConfig+0x2b8>)
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	4a07      	ldr	r2, [pc, #28]	; (800a6a0 <HAL_RCC_OscConfig+0x2b8>)
 800a684:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a688:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a68a:	f7fc ff19 	bl	80074c0 <HAL_GetTick>
 800a68e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a690:	e011      	b.n	800a6b6 <HAL_RCC_OscConfig+0x2ce>
 800a692:	bf00      	nop
 800a694:	40023800 	.word	0x40023800
 800a698:	42470000 	.word	0x42470000
 800a69c:	42470e80 	.word	0x42470e80
 800a6a0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a6a4:	f7fc ff0c 	bl	80074c0 <HAL_GetTick>
 800a6a8:	4602      	mov	r2, r0
 800a6aa:	693b      	ldr	r3, [r7, #16]
 800a6ac:	1ad3      	subs	r3, r2, r3
 800a6ae:	2b02      	cmp	r3, #2
 800a6b0:	d901      	bls.n	800a6b6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800a6b2:	2303      	movs	r3, #3
 800a6b4:	e0cf      	b.n	800a856 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a6b6:	4b6a      	ldr	r3, [pc, #424]	; (800a860 <HAL_RCC_OscConfig+0x478>)
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d0f0      	beq.n	800a6a4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	689b      	ldr	r3, [r3, #8]
 800a6c6:	2b01      	cmp	r3, #1
 800a6c8:	d106      	bne.n	800a6d8 <HAL_RCC_OscConfig+0x2f0>
 800a6ca:	4b66      	ldr	r3, [pc, #408]	; (800a864 <HAL_RCC_OscConfig+0x47c>)
 800a6cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a6ce:	4a65      	ldr	r2, [pc, #404]	; (800a864 <HAL_RCC_OscConfig+0x47c>)
 800a6d0:	f043 0301 	orr.w	r3, r3, #1
 800a6d4:	6713      	str	r3, [r2, #112]	; 0x70
 800a6d6:	e01c      	b.n	800a712 <HAL_RCC_OscConfig+0x32a>
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	689b      	ldr	r3, [r3, #8]
 800a6dc:	2b05      	cmp	r3, #5
 800a6de:	d10c      	bne.n	800a6fa <HAL_RCC_OscConfig+0x312>
 800a6e0:	4b60      	ldr	r3, [pc, #384]	; (800a864 <HAL_RCC_OscConfig+0x47c>)
 800a6e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a6e4:	4a5f      	ldr	r2, [pc, #380]	; (800a864 <HAL_RCC_OscConfig+0x47c>)
 800a6e6:	f043 0304 	orr.w	r3, r3, #4
 800a6ea:	6713      	str	r3, [r2, #112]	; 0x70
 800a6ec:	4b5d      	ldr	r3, [pc, #372]	; (800a864 <HAL_RCC_OscConfig+0x47c>)
 800a6ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a6f0:	4a5c      	ldr	r2, [pc, #368]	; (800a864 <HAL_RCC_OscConfig+0x47c>)
 800a6f2:	f043 0301 	orr.w	r3, r3, #1
 800a6f6:	6713      	str	r3, [r2, #112]	; 0x70
 800a6f8:	e00b      	b.n	800a712 <HAL_RCC_OscConfig+0x32a>
 800a6fa:	4b5a      	ldr	r3, [pc, #360]	; (800a864 <HAL_RCC_OscConfig+0x47c>)
 800a6fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a6fe:	4a59      	ldr	r2, [pc, #356]	; (800a864 <HAL_RCC_OscConfig+0x47c>)
 800a700:	f023 0301 	bic.w	r3, r3, #1
 800a704:	6713      	str	r3, [r2, #112]	; 0x70
 800a706:	4b57      	ldr	r3, [pc, #348]	; (800a864 <HAL_RCC_OscConfig+0x47c>)
 800a708:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a70a:	4a56      	ldr	r2, [pc, #344]	; (800a864 <HAL_RCC_OscConfig+0x47c>)
 800a70c:	f023 0304 	bic.w	r3, r3, #4
 800a710:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	689b      	ldr	r3, [r3, #8]
 800a716:	2b00      	cmp	r3, #0
 800a718:	d015      	beq.n	800a746 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a71a:	f7fc fed1 	bl	80074c0 <HAL_GetTick>
 800a71e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a720:	e00a      	b.n	800a738 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a722:	f7fc fecd 	bl	80074c0 <HAL_GetTick>
 800a726:	4602      	mov	r2, r0
 800a728:	693b      	ldr	r3, [r7, #16]
 800a72a:	1ad3      	subs	r3, r2, r3
 800a72c:	f241 3288 	movw	r2, #5000	; 0x1388
 800a730:	4293      	cmp	r3, r2
 800a732:	d901      	bls.n	800a738 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800a734:	2303      	movs	r3, #3
 800a736:	e08e      	b.n	800a856 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a738:	4b4a      	ldr	r3, [pc, #296]	; (800a864 <HAL_RCC_OscConfig+0x47c>)
 800a73a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a73c:	f003 0302 	and.w	r3, r3, #2
 800a740:	2b00      	cmp	r3, #0
 800a742:	d0ee      	beq.n	800a722 <HAL_RCC_OscConfig+0x33a>
 800a744:	e014      	b.n	800a770 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a746:	f7fc febb 	bl	80074c0 <HAL_GetTick>
 800a74a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a74c:	e00a      	b.n	800a764 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a74e:	f7fc feb7 	bl	80074c0 <HAL_GetTick>
 800a752:	4602      	mov	r2, r0
 800a754:	693b      	ldr	r3, [r7, #16]
 800a756:	1ad3      	subs	r3, r2, r3
 800a758:	f241 3288 	movw	r2, #5000	; 0x1388
 800a75c:	4293      	cmp	r3, r2
 800a75e:	d901      	bls.n	800a764 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800a760:	2303      	movs	r3, #3
 800a762:	e078      	b.n	800a856 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a764:	4b3f      	ldr	r3, [pc, #252]	; (800a864 <HAL_RCC_OscConfig+0x47c>)
 800a766:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a768:	f003 0302 	and.w	r3, r3, #2
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d1ee      	bne.n	800a74e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a770:	7dfb      	ldrb	r3, [r7, #23]
 800a772:	2b01      	cmp	r3, #1
 800a774:	d105      	bne.n	800a782 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a776:	4b3b      	ldr	r3, [pc, #236]	; (800a864 <HAL_RCC_OscConfig+0x47c>)
 800a778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a77a:	4a3a      	ldr	r2, [pc, #232]	; (800a864 <HAL_RCC_OscConfig+0x47c>)
 800a77c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a780:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	699b      	ldr	r3, [r3, #24]
 800a786:	2b00      	cmp	r3, #0
 800a788:	d064      	beq.n	800a854 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a78a:	4b36      	ldr	r3, [pc, #216]	; (800a864 <HAL_RCC_OscConfig+0x47c>)
 800a78c:	689b      	ldr	r3, [r3, #8]
 800a78e:	f003 030c 	and.w	r3, r3, #12
 800a792:	2b08      	cmp	r3, #8
 800a794:	d05c      	beq.n	800a850 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	699b      	ldr	r3, [r3, #24]
 800a79a:	2b02      	cmp	r3, #2
 800a79c:	d141      	bne.n	800a822 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a79e:	4b32      	ldr	r3, [pc, #200]	; (800a868 <HAL_RCC_OscConfig+0x480>)
 800a7a0:	2200      	movs	r2, #0
 800a7a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a7a4:	f7fc fe8c 	bl	80074c0 <HAL_GetTick>
 800a7a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a7aa:	e008      	b.n	800a7be <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a7ac:	f7fc fe88 	bl	80074c0 <HAL_GetTick>
 800a7b0:	4602      	mov	r2, r0
 800a7b2:	693b      	ldr	r3, [r7, #16]
 800a7b4:	1ad3      	subs	r3, r2, r3
 800a7b6:	2b02      	cmp	r3, #2
 800a7b8:	d901      	bls.n	800a7be <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 800a7ba:	2303      	movs	r3, #3
 800a7bc:	e04b      	b.n	800a856 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a7be:	4b29      	ldr	r3, [pc, #164]	; (800a864 <HAL_RCC_OscConfig+0x47c>)
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d1f0      	bne.n	800a7ac <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	69da      	ldr	r2, [r3, #28]
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	6a1b      	ldr	r3, [r3, #32]
 800a7d2:	431a      	orrs	r2, r3
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7d8:	019b      	lsls	r3, r3, #6
 800a7da:	431a      	orrs	r2, r3
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a7e0:	085b      	lsrs	r3, r3, #1
 800a7e2:	3b01      	subs	r3, #1
 800a7e4:	041b      	lsls	r3, r3, #16
 800a7e6:	431a      	orrs	r2, r3
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7ec:	061b      	lsls	r3, r3, #24
 800a7ee:	491d      	ldr	r1, [pc, #116]	; (800a864 <HAL_RCC_OscConfig+0x47c>)
 800a7f0:	4313      	orrs	r3, r2
 800a7f2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a7f4:	4b1c      	ldr	r3, [pc, #112]	; (800a868 <HAL_RCC_OscConfig+0x480>)
 800a7f6:	2201      	movs	r2, #1
 800a7f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a7fa:	f7fc fe61 	bl	80074c0 <HAL_GetTick>
 800a7fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a800:	e008      	b.n	800a814 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a802:	f7fc fe5d 	bl	80074c0 <HAL_GetTick>
 800a806:	4602      	mov	r2, r0
 800a808:	693b      	ldr	r3, [r7, #16]
 800a80a:	1ad3      	subs	r3, r2, r3
 800a80c:	2b02      	cmp	r3, #2
 800a80e:	d901      	bls.n	800a814 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800a810:	2303      	movs	r3, #3
 800a812:	e020      	b.n	800a856 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a814:	4b13      	ldr	r3, [pc, #76]	; (800a864 <HAL_RCC_OscConfig+0x47c>)
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d0f0      	beq.n	800a802 <HAL_RCC_OscConfig+0x41a>
 800a820:	e018      	b.n	800a854 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a822:	4b11      	ldr	r3, [pc, #68]	; (800a868 <HAL_RCC_OscConfig+0x480>)
 800a824:	2200      	movs	r2, #0
 800a826:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a828:	f7fc fe4a 	bl	80074c0 <HAL_GetTick>
 800a82c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a82e:	e008      	b.n	800a842 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a830:	f7fc fe46 	bl	80074c0 <HAL_GetTick>
 800a834:	4602      	mov	r2, r0
 800a836:	693b      	ldr	r3, [r7, #16]
 800a838:	1ad3      	subs	r3, r2, r3
 800a83a:	2b02      	cmp	r3, #2
 800a83c:	d901      	bls.n	800a842 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800a83e:	2303      	movs	r3, #3
 800a840:	e009      	b.n	800a856 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a842:	4b08      	ldr	r3, [pc, #32]	; (800a864 <HAL_RCC_OscConfig+0x47c>)
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d1f0      	bne.n	800a830 <HAL_RCC_OscConfig+0x448>
 800a84e:	e001      	b.n	800a854 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800a850:	2301      	movs	r3, #1
 800a852:	e000      	b.n	800a856 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 800a854:	2300      	movs	r3, #0
}
 800a856:	4618      	mov	r0, r3
 800a858:	3718      	adds	r7, #24
 800a85a:	46bd      	mov	sp, r7
 800a85c:	bd80      	pop	{r7, pc}
 800a85e:	bf00      	nop
 800a860:	40007000 	.word	0x40007000
 800a864:	40023800 	.word	0x40023800
 800a868:	42470060 	.word	0x42470060

0800a86c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a86c:	b580      	push	{r7, lr}
 800a86e:	b084      	sub	sp, #16
 800a870:	af00      	add	r7, sp, #0
 800a872:	6078      	str	r0, [r7, #4]
 800a874:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d101      	bne.n	800a880 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a87c:	2301      	movs	r3, #1
 800a87e:	e0ca      	b.n	800aa16 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a880:	4b67      	ldr	r3, [pc, #412]	; (800aa20 <HAL_RCC_ClockConfig+0x1b4>)
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	f003 030f 	and.w	r3, r3, #15
 800a888:	683a      	ldr	r2, [r7, #0]
 800a88a:	429a      	cmp	r2, r3
 800a88c:	d90c      	bls.n	800a8a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a88e:	4b64      	ldr	r3, [pc, #400]	; (800aa20 <HAL_RCC_ClockConfig+0x1b4>)
 800a890:	683a      	ldr	r2, [r7, #0]
 800a892:	b2d2      	uxtb	r2, r2
 800a894:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a896:	4b62      	ldr	r3, [pc, #392]	; (800aa20 <HAL_RCC_ClockConfig+0x1b4>)
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	f003 030f 	and.w	r3, r3, #15
 800a89e:	683a      	ldr	r2, [r7, #0]
 800a8a0:	429a      	cmp	r2, r3
 800a8a2:	d001      	beq.n	800a8a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800a8a4:	2301      	movs	r3, #1
 800a8a6:	e0b6      	b.n	800aa16 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	f003 0302 	and.w	r3, r3, #2
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d020      	beq.n	800a8f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	f003 0304 	and.w	r3, r3, #4
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d005      	beq.n	800a8cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a8c0:	4b58      	ldr	r3, [pc, #352]	; (800aa24 <HAL_RCC_ClockConfig+0x1b8>)
 800a8c2:	689b      	ldr	r3, [r3, #8]
 800a8c4:	4a57      	ldr	r2, [pc, #348]	; (800aa24 <HAL_RCC_ClockConfig+0x1b8>)
 800a8c6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800a8ca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	f003 0308 	and.w	r3, r3, #8
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d005      	beq.n	800a8e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a8d8:	4b52      	ldr	r3, [pc, #328]	; (800aa24 <HAL_RCC_ClockConfig+0x1b8>)
 800a8da:	689b      	ldr	r3, [r3, #8]
 800a8dc:	4a51      	ldr	r2, [pc, #324]	; (800aa24 <HAL_RCC_ClockConfig+0x1b8>)
 800a8de:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800a8e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a8e4:	4b4f      	ldr	r3, [pc, #316]	; (800aa24 <HAL_RCC_ClockConfig+0x1b8>)
 800a8e6:	689b      	ldr	r3, [r3, #8]
 800a8e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	689b      	ldr	r3, [r3, #8]
 800a8f0:	494c      	ldr	r1, [pc, #304]	; (800aa24 <HAL_RCC_ClockConfig+0x1b8>)
 800a8f2:	4313      	orrs	r3, r2
 800a8f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	f003 0301 	and.w	r3, r3, #1
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d044      	beq.n	800a98c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	685b      	ldr	r3, [r3, #4]
 800a906:	2b01      	cmp	r3, #1
 800a908:	d107      	bne.n	800a91a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a90a:	4b46      	ldr	r3, [pc, #280]	; (800aa24 <HAL_RCC_ClockConfig+0x1b8>)
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a912:	2b00      	cmp	r3, #0
 800a914:	d119      	bne.n	800a94a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a916:	2301      	movs	r3, #1
 800a918:	e07d      	b.n	800aa16 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	685b      	ldr	r3, [r3, #4]
 800a91e:	2b02      	cmp	r3, #2
 800a920:	d003      	beq.n	800a92a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a926:	2b03      	cmp	r3, #3
 800a928:	d107      	bne.n	800a93a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a92a:	4b3e      	ldr	r3, [pc, #248]	; (800aa24 <HAL_RCC_ClockConfig+0x1b8>)
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a932:	2b00      	cmp	r3, #0
 800a934:	d109      	bne.n	800a94a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a936:	2301      	movs	r3, #1
 800a938:	e06d      	b.n	800aa16 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a93a:	4b3a      	ldr	r3, [pc, #232]	; (800aa24 <HAL_RCC_ClockConfig+0x1b8>)
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	f003 0302 	and.w	r3, r3, #2
 800a942:	2b00      	cmp	r3, #0
 800a944:	d101      	bne.n	800a94a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a946:	2301      	movs	r3, #1
 800a948:	e065      	b.n	800aa16 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a94a:	4b36      	ldr	r3, [pc, #216]	; (800aa24 <HAL_RCC_ClockConfig+0x1b8>)
 800a94c:	689b      	ldr	r3, [r3, #8]
 800a94e:	f023 0203 	bic.w	r2, r3, #3
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	685b      	ldr	r3, [r3, #4]
 800a956:	4933      	ldr	r1, [pc, #204]	; (800aa24 <HAL_RCC_ClockConfig+0x1b8>)
 800a958:	4313      	orrs	r3, r2
 800a95a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800a95c:	f7fc fdb0 	bl	80074c0 <HAL_GetTick>
 800a960:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a962:	e00a      	b.n	800a97a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a964:	f7fc fdac 	bl	80074c0 <HAL_GetTick>
 800a968:	4602      	mov	r2, r0
 800a96a:	68fb      	ldr	r3, [r7, #12]
 800a96c:	1ad3      	subs	r3, r2, r3
 800a96e:	f241 3288 	movw	r2, #5000	; 0x1388
 800a972:	4293      	cmp	r3, r2
 800a974:	d901      	bls.n	800a97a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800a976:	2303      	movs	r3, #3
 800a978:	e04d      	b.n	800aa16 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a97a:	4b2a      	ldr	r3, [pc, #168]	; (800aa24 <HAL_RCC_ClockConfig+0x1b8>)
 800a97c:	689b      	ldr	r3, [r3, #8]
 800a97e:	f003 020c 	and.w	r2, r3, #12
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	685b      	ldr	r3, [r3, #4]
 800a986:	009b      	lsls	r3, r3, #2
 800a988:	429a      	cmp	r2, r3
 800a98a:	d1eb      	bne.n	800a964 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a98c:	4b24      	ldr	r3, [pc, #144]	; (800aa20 <HAL_RCC_ClockConfig+0x1b4>)
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	f003 030f 	and.w	r3, r3, #15
 800a994:	683a      	ldr	r2, [r7, #0]
 800a996:	429a      	cmp	r2, r3
 800a998:	d20c      	bcs.n	800a9b4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a99a:	4b21      	ldr	r3, [pc, #132]	; (800aa20 <HAL_RCC_ClockConfig+0x1b4>)
 800a99c:	683a      	ldr	r2, [r7, #0]
 800a99e:	b2d2      	uxtb	r2, r2
 800a9a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a9a2:	4b1f      	ldr	r3, [pc, #124]	; (800aa20 <HAL_RCC_ClockConfig+0x1b4>)
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	f003 030f 	and.w	r3, r3, #15
 800a9aa:	683a      	ldr	r2, [r7, #0]
 800a9ac:	429a      	cmp	r2, r3
 800a9ae:	d001      	beq.n	800a9b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800a9b0:	2301      	movs	r3, #1
 800a9b2:	e030      	b.n	800aa16 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	f003 0304 	and.w	r3, r3, #4
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d008      	beq.n	800a9d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a9c0:	4b18      	ldr	r3, [pc, #96]	; (800aa24 <HAL_RCC_ClockConfig+0x1b8>)
 800a9c2:	689b      	ldr	r3, [r3, #8]
 800a9c4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	68db      	ldr	r3, [r3, #12]
 800a9cc:	4915      	ldr	r1, [pc, #84]	; (800aa24 <HAL_RCC_ClockConfig+0x1b8>)
 800a9ce:	4313      	orrs	r3, r2
 800a9d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	f003 0308 	and.w	r3, r3, #8
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d009      	beq.n	800a9f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a9de:	4b11      	ldr	r3, [pc, #68]	; (800aa24 <HAL_RCC_ClockConfig+0x1b8>)
 800a9e0:	689b      	ldr	r3, [r3, #8]
 800a9e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	691b      	ldr	r3, [r3, #16]
 800a9ea:	00db      	lsls	r3, r3, #3
 800a9ec:	490d      	ldr	r1, [pc, #52]	; (800aa24 <HAL_RCC_ClockConfig+0x1b8>)
 800a9ee:	4313      	orrs	r3, r2
 800a9f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800a9f2:	f000 f81d 	bl	800aa30 <HAL_RCC_GetSysClockFreq>
 800a9f6:	4601      	mov	r1, r0
 800a9f8:	4b0a      	ldr	r3, [pc, #40]	; (800aa24 <HAL_RCC_ClockConfig+0x1b8>)
 800a9fa:	689b      	ldr	r3, [r3, #8]
 800a9fc:	091b      	lsrs	r3, r3, #4
 800a9fe:	f003 030f 	and.w	r3, r3, #15
 800aa02:	4a09      	ldr	r2, [pc, #36]	; (800aa28 <HAL_RCC_ClockConfig+0x1bc>)
 800aa04:	5cd3      	ldrb	r3, [r2, r3]
 800aa06:	fa21 f303 	lsr.w	r3, r1, r3
 800aa0a:	4a08      	ldr	r2, [pc, #32]	; (800aa2c <HAL_RCC_ClockConfig+0x1c0>)
 800aa0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 800aa0e:	2000      	movs	r0, #0
 800aa10:	f7fc fd12 	bl	8007438 <HAL_InitTick>

  return HAL_OK;
 800aa14:	2300      	movs	r3, #0
}
 800aa16:	4618      	mov	r0, r3
 800aa18:	3710      	adds	r7, #16
 800aa1a:	46bd      	mov	sp, r7
 800aa1c:	bd80      	pop	{r7, pc}
 800aa1e:	bf00      	nop
 800aa20:	40023c00 	.word	0x40023c00
 800aa24:	40023800 	.word	0x40023800
 800aa28:	0800ef40 	.word	0x0800ef40
 800aa2c:	20000030 	.word	0x20000030

0800aa30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800aa30:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aa32:	b085      	sub	sp, #20
 800aa34:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800aa36:	2300      	movs	r3, #0
 800aa38:	607b      	str	r3, [r7, #4]
 800aa3a:	2300      	movs	r3, #0
 800aa3c:	60fb      	str	r3, [r7, #12]
 800aa3e:	2300      	movs	r3, #0
 800aa40:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800aa42:	2300      	movs	r3, #0
 800aa44:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800aa46:	4b63      	ldr	r3, [pc, #396]	; (800abd4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800aa48:	689b      	ldr	r3, [r3, #8]
 800aa4a:	f003 030c 	and.w	r3, r3, #12
 800aa4e:	2b04      	cmp	r3, #4
 800aa50:	d007      	beq.n	800aa62 <HAL_RCC_GetSysClockFreq+0x32>
 800aa52:	2b08      	cmp	r3, #8
 800aa54:	d008      	beq.n	800aa68 <HAL_RCC_GetSysClockFreq+0x38>
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	f040 80b4 	bne.w	800abc4 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800aa5c:	4b5e      	ldr	r3, [pc, #376]	; (800abd8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800aa5e:	60bb      	str	r3, [r7, #8]
       break;
 800aa60:	e0b3      	b.n	800abca <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800aa62:	4b5e      	ldr	r3, [pc, #376]	; (800abdc <HAL_RCC_GetSysClockFreq+0x1ac>)
 800aa64:	60bb      	str	r3, [r7, #8]
      break;
 800aa66:	e0b0      	b.n	800abca <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800aa68:	4b5a      	ldr	r3, [pc, #360]	; (800abd4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800aa6a:	685b      	ldr	r3, [r3, #4]
 800aa6c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800aa70:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800aa72:	4b58      	ldr	r3, [pc, #352]	; (800abd4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800aa74:	685b      	ldr	r3, [r3, #4]
 800aa76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d04a      	beq.n	800ab14 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800aa7e:	4b55      	ldr	r3, [pc, #340]	; (800abd4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800aa80:	685b      	ldr	r3, [r3, #4]
 800aa82:	099b      	lsrs	r3, r3, #6
 800aa84:	f04f 0400 	mov.w	r4, #0
 800aa88:	f240 11ff 	movw	r1, #511	; 0x1ff
 800aa8c:	f04f 0200 	mov.w	r2, #0
 800aa90:	ea03 0501 	and.w	r5, r3, r1
 800aa94:	ea04 0602 	and.w	r6, r4, r2
 800aa98:	4629      	mov	r1, r5
 800aa9a:	4632      	mov	r2, r6
 800aa9c:	f04f 0300 	mov.w	r3, #0
 800aaa0:	f04f 0400 	mov.w	r4, #0
 800aaa4:	0154      	lsls	r4, r2, #5
 800aaa6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800aaaa:	014b      	lsls	r3, r1, #5
 800aaac:	4619      	mov	r1, r3
 800aaae:	4622      	mov	r2, r4
 800aab0:	1b49      	subs	r1, r1, r5
 800aab2:	eb62 0206 	sbc.w	r2, r2, r6
 800aab6:	f04f 0300 	mov.w	r3, #0
 800aaba:	f04f 0400 	mov.w	r4, #0
 800aabe:	0194      	lsls	r4, r2, #6
 800aac0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800aac4:	018b      	lsls	r3, r1, #6
 800aac6:	1a5b      	subs	r3, r3, r1
 800aac8:	eb64 0402 	sbc.w	r4, r4, r2
 800aacc:	f04f 0100 	mov.w	r1, #0
 800aad0:	f04f 0200 	mov.w	r2, #0
 800aad4:	00e2      	lsls	r2, r4, #3
 800aad6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800aada:	00d9      	lsls	r1, r3, #3
 800aadc:	460b      	mov	r3, r1
 800aade:	4614      	mov	r4, r2
 800aae0:	195b      	adds	r3, r3, r5
 800aae2:	eb44 0406 	adc.w	r4, r4, r6
 800aae6:	f04f 0100 	mov.w	r1, #0
 800aaea:	f04f 0200 	mov.w	r2, #0
 800aaee:	0262      	lsls	r2, r4, #9
 800aaf0:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800aaf4:	0259      	lsls	r1, r3, #9
 800aaf6:	460b      	mov	r3, r1
 800aaf8:	4614      	mov	r4, r2
 800aafa:	4618      	mov	r0, r3
 800aafc:	4621      	mov	r1, r4
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	f04f 0400 	mov.w	r4, #0
 800ab04:	461a      	mov	r2, r3
 800ab06:	4623      	mov	r3, r4
 800ab08:	f7f6 f862 	bl	8000bd0 <__aeabi_uldivmod>
 800ab0c:	4603      	mov	r3, r0
 800ab0e:	460c      	mov	r4, r1
 800ab10:	60fb      	str	r3, [r7, #12]
 800ab12:	e049      	b.n	800aba8 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800ab14:	4b2f      	ldr	r3, [pc, #188]	; (800abd4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800ab16:	685b      	ldr	r3, [r3, #4]
 800ab18:	099b      	lsrs	r3, r3, #6
 800ab1a:	f04f 0400 	mov.w	r4, #0
 800ab1e:	f240 11ff 	movw	r1, #511	; 0x1ff
 800ab22:	f04f 0200 	mov.w	r2, #0
 800ab26:	ea03 0501 	and.w	r5, r3, r1
 800ab2a:	ea04 0602 	and.w	r6, r4, r2
 800ab2e:	4629      	mov	r1, r5
 800ab30:	4632      	mov	r2, r6
 800ab32:	f04f 0300 	mov.w	r3, #0
 800ab36:	f04f 0400 	mov.w	r4, #0
 800ab3a:	0154      	lsls	r4, r2, #5
 800ab3c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800ab40:	014b      	lsls	r3, r1, #5
 800ab42:	4619      	mov	r1, r3
 800ab44:	4622      	mov	r2, r4
 800ab46:	1b49      	subs	r1, r1, r5
 800ab48:	eb62 0206 	sbc.w	r2, r2, r6
 800ab4c:	f04f 0300 	mov.w	r3, #0
 800ab50:	f04f 0400 	mov.w	r4, #0
 800ab54:	0194      	lsls	r4, r2, #6
 800ab56:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800ab5a:	018b      	lsls	r3, r1, #6
 800ab5c:	1a5b      	subs	r3, r3, r1
 800ab5e:	eb64 0402 	sbc.w	r4, r4, r2
 800ab62:	f04f 0100 	mov.w	r1, #0
 800ab66:	f04f 0200 	mov.w	r2, #0
 800ab6a:	00e2      	lsls	r2, r4, #3
 800ab6c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800ab70:	00d9      	lsls	r1, r3, #3
 800ab72:	460b      	mov	r3, r1
 800ab74:	4614      	mov	r4, r2
 800ab76:	195b      	adds	r3, r3, r5
 800ab78:	eb44 0406 	adc.w	r4, r4, r6
 800ab7c:	f04f 0100 	mov.w	r1, #0
 800ab80:	f04f 0200 	mov.w	r2, #0
 800ab84:	02a2      	lsls	r2, r4, #10
 800ab86:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800ab8a:	0299      	lsls	r1, r3, #10
 800ab8c:	460b      	mov	r3, r1
 800ab8e:	4614      	mov	r4, r2
 800ab90:	4618      	mov	r0, r3
 800ab92:	4621      	mov	r1, r4
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	f04f 0400 	mov.w	r4, #0
 800ab9a:	461a      	mov	r2, r3
 800ab9c:	4623      	mov	r3, r4
 800ab9e:	f7f6 f817 	bl	8000bd0 <__aeabi_uldivmod>
 800aba2:	4603      	mov	r3, r0
 800aba4:	460c      	mov	r4, r1
 800aba6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800aba8:	4b0a      	ldr	r3, [pc, #40]	; (800abd4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800abaa:	685b      	ldr	r3, [r3, #4]
 800abac:	0c1b      	lsrs	r3, r3, #16
 800abae:	f003 0303 	and.w	r3, r3, #3
 800abb2:	3301      	adds	r3, #1
 800abb4:	005b      	lsls	r3, r3, #1
 800abb6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800abb8:	68fa      	ldr	r2, [r7, #12]
 800abba:	683b      	ldr	r3, [r7, #0]
 800abbc:	fbb2 f3f3 	udiv	r3, r2, r3
 800abc0:	60bb      	str	r3, [r7, #8]
      break;
 800abc2:	e002      	b.n	800abca <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800abc4:	4b04      	ldr	r3, [pc, #16]	; (800abd8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800abc6:	60bb      	str	r3, [r7, #8]
      break;
 800abc8:	bf00      	nop
    }
  }
  return sysclockfreq;
 800abca:	68bb      	ldr	r3, [r7, #8]
}
 800abcc:	4618      	mov	r0, r3
 800abce:	3714      	adds	r7, #20
 800abd0:	46bd      	mov	sp, r7
 800abd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800abd4:	40023800 	.word	0x40023800
 800abd8:	00f42400 	.word	0x00f42400
 800abdc:	007a1200 	.word	0x007a1200

0800abe0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800abe0:	b480      	push	{r7}
 800abe2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800abe4:	4b03      	ldr	r3, [pc, #12]	; (800abf4 <HAL_RCC_GetHCLKFreq+0x14>)
 800abe6:	681b      	ldr	r3, [r3, #0]
}
 800abe8:	4618      	mov	r0, r3
 800abea:	46bd      	mov	sp, r7
 800abec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abf0:	4770      	bx	lr
 800abf2:	bf00      	nop
 800abf4:	20000030 	.word	0x20000030

0800abf8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800abf8:	b580      	push	{r7, lr}
 800abfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800abfc:	f7ff fff0 	bl	800abe0 <HAL_RCC_GetHCLKFreq>
 800ac00:	4601      	mov	r1, r0
 800ac02:	4b05      	ldr	r3, [pc, #20]	; (800ac18 <HAL_RCC_GetPCLK1Freq+0x20>)
 800ac04:	689b      	ldr	r3, [r3, #8]
 800ac06:	0a9b      	lsrs	r3, r3, #10
 800ac08:	f003 0307 	and.w	r3, r3, #7
 800ac0c:	4a03      	ldr	r2, [pc, #12]	; (800ac1c <HAL_RCC_GetPCLK1Freq+0x24>)
 800ac0e:	5cd3      	ldrb	r3, [r2, r3]
 800ac10:	fa21 f303 	lsr.w	r3, r1, r3
}
 800ac14:	4618      	mov	r0, r3
 800ac16:	bd80      	pop	{r7, pc}
 800ac18:	40023800 	.word	0x40023800
 800ac1c:	0800ef50 	.word	0x0800ef50

0800ac20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800ac20:	b580      	push	{r7, lr}
 800ac22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800ac24:	f7ff ffdc 	bl	800abe0 <HAL_RCC_GetHCLKFreq>
 800ac28:	4601      	mov	r1, r0
 800ac2a:	4b05      	ldr	r3, [pc, #20]	; (800ac40 <HAL_RCC_GetPCLK2Freq+0x20>)
 800ac2c:	689b      	ldr	r3, [r3, #8]
 800ac2e:	0b5b      	lsrs	r3, r3, #13
 800ac30:	f003 0307 	and.w	r3, r3, #7
 800ac34:	4a03      	ldr	r2, [pc, #12]	; (800ac44 <HAL_RCC_GetPCLK2Freq+0x24>)
 800ac36:	5cd3      	ldrb	r3, [r2, r3]
 800ac38:	fa21 f303 	lsr.w	r3, r1, r3
}
 800ac3c:	4618      	mov	r0, r3
 800ac3e:	bd80      	pop	{r7, pc}
 800ac40:	40023800 	.word	0x40023800
 800ac44:	0800ef50 	.word	0x0800ef50

0800ac48 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800ac48:	b580      	push	{r7, lr}
 800ac4a:	b086      	sub	sp, #24
 800ac4c:	af00      	add	r7, sp, #0
 800ac4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800ac50:	2300      	movs	r3, #0
 800ac52:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800ac54:	2300      	movs	r3, #0
 800ac56:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	f003 0301 	and.w	r3, r3, #1
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d105      	bne.n	800ac70 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d035      	beq.n	800acdc <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800ac70:	4b62      	ldr	r3, [pc, #392]	; (800adfc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800ac72:	2200      	movs	r2, #0
 800ac74:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800ac76:	f7fc fc23 	bl	80074c0 <HAL_GetTick>
 800ac7a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800ac7c:	e008      	b.n	800ac90 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800ac7e:	f7fc fc1f 	bl	80074c0 <HAL_GetTick>
 800ac82:	4602      	mov	r2, r0
 800ac84:	697b      	ldr	r3, [r7, #20]
 800ac86:	1ad3      	subs	r3, r2, r3
 800ac88:	2b02      	cmp	r3, #2
 800ac8a:	d901      	bls.n	800ac90 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800ac8c:	2303      	movs	r3, #3
 800ac8e:	e0b0      	b.n	800adf2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800ac90:	4b5b      	ldr	r3, [pc, #364]	; (800ae00 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d1f0      	bne.n	800ac7e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	685b      	ldr	r3, [r3, #4]
 800aca0:	019a      	lsls	r2, r3, #6
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	689b      	ldr	r3, [r3, #8]
 800aca6:	071b      	lsls	r3, r3, #28
 800aca8:	4955      	ldr	r1, [pc, #340]	; (800ae00 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800acaa:	4313      	orrs	r3, r2
 800acac:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800acb0:	4b52      	ldr	r3, [pc, #328]	; (800adfc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800acb2:	2201      	movs	r2, #1
 800acb4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800acb6:	f7fc fc03 	bl	80074c0 <HAL_GetTick>
 800acba:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800acbc:	e008      	b.n	800acd0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800acbe:	f7fc fbff 	bl	80074c0 <HAL_GetTick>
 800acc2:	4602      	mov	r2, r0
 800acc4:	697b      	ldr	r3, [r7, #20]
 800acc6:	1ad3      	subs	r3, r2, r3
 800acc8:	2b02      	cmp	r3, #2
 800acca:	d901      	bls.n	800acd0 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800accc:	2303      	movs	r3, #3
 800acce:	e090      	b.n	800adf2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800acd0:	4b4b      	ldr	r3, [pc, #300]	; (800ae00 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d0f0      	beq.n	800acbe <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	f003 0302 	and.w	r3, r3, #2
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	f000 8083 	beq.w	800adf0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800acea:	2300      	movs	r3, #0
 800acec:	60fb      	str	r3, [r7, #12]
 800acee:	4b44      	ldr	r3, [pc, #272]	; (800ae00 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800acf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acf2:	4a43      	ldr	r2, [pc, #268]	; (800ae00 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800acf4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800acf8:	6413      	str	r3, [r2, #64]	; 0x40
 800acfa:	4b41      	ldr	r3, [pc, #260]	; (800ae00 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800acfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ad02:	60fb      	str	r3, [r7, #12]
 800ad04:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800ad06:	4b3f      	ldr	r3, [pc, #252]	; (800ae04 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	4a3e      	ldr	r2, [pc, #248]	; (800ae04 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800ad0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ad10:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800ad12:	f7fc fbd5 	bl	80074c0 <HAL_GetTick>
 800ad16:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800ad18:	e008      	b.n	800ad2c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800ad1a:	f7fc fbd1 	bl	80074c0 <HAL_GetTick>
 800ad1e:	4602      	mov	r2, r0
 800ad20:	697b      	ldr	r3, [r7, #20]
 800ad22:	1ad3      	subs	r3, r2, r3
 800ad24:	2b02      	cmp	r3, #2
 800ad26:	d901      	bls.n	800ad2c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800ad28:	2303      	movs	r3, #3
 800ad2a:	e062      	b.n	800adf2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800ad2c:	4b35      	ldr	r3, [pc, #212]	; (800ae04 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d0f0      	beq.n	800ad1a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800ad38:	4b31      	ldr	r3, [pc, #196]	; (800ae00 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800ad3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad3c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ad40:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800ad42:	693b      	ldr	r3, [r7, #16]
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d02f      	beq.n	800ada8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	68db      	ldr	r3, [r3, #12]
 800ad4c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ad50:	693a      	ldr	r2, [r7, #16]
 800ad52:	429a      	cmp	r2, r3
 800ad54:	d028      	beq.n	800ada8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800ad56:	4b2a      	ldr	r3, [pc, #168]	; (800ae00 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800ad58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ad5e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800ad60:	4b29      	ldr	r3, [pc, #164]	; (800ae08 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800ad62:	2201      	movs	r2, #1
 800ad64:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800ad66:	4b28      	ldr	r3, [pc, #160]	; (800ae08 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800ad68:	2200      	movs	r2, #0
 800ad6a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800ad6c:	4a24      	ldr	r2, [pc, #144]	; (800ae00 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800ad6e:	693b      	ldr	r3, [r7, #16]
 800ad70:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800ad72:	4b23      	ldr	r3, [pc, #140]	; (800ae00 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800ad74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad76:	f003 0301 	and.w	r3, r3, #1
 800ad7a:	2b01      	cmp	r3, #1
 800ad7c:	d114      	bne.n	800ada8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800ad7e:	f7fc fb9f 	bl	80074c0 <HAL_GetTick>
 800ad82:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ad84:	e00a      	b.n	800ad9c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800ad86:	f7fc fb9b 	bl	80074c0 <HAL_GetTick>
 800ad8a:	4602      	mov	r2, r0
 800ad8c:	697b      	ldr	r3, [r7, #20]
 800ad8e:	1ad3      	subs	r3, r2, r3
 800ad90:	f241 3288 	movw	r2, #5000	; 0x1388
 800ad94:	4293      	cmp	r3, r2
 800ad96:	d901      	bls.n	800ad9c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800ad98:	2303      	movs	r3, #3
 800ad9a:	e02a      	b.n	800adf2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ad9c:	4b18      	ldr	r3, [pc, #96]	; (800ae00 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800ad9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ada0:	f003 0302 	and.w	r3, r3, #2
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d0ee      	beq.n	800ad86 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	68db      	ldr	r3, [r3, #12]
 800adac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800adb0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800adb4:	d10d      	bne.n	800add2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800adb6:	4b12      	ldr	r3, [pc, #72]	; (800ae00 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800adb8:	689b      	ldr	r3, [r3, #8]
 800adba:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	68db      	ldr	r3, [r3, #12]
 800adc2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800adc6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800adca:	490d      	ldr	r1, [pc, #52]	; (800ae00 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800adcc:	4313      	orrs	r3, r2
 800adce:	608b      	str	r3, [r1, #8]
 800add0:	e005      	b.n	800adde <HAL_RCCEx_PeriphCLKConfig+0x196>
 800add2:	4b0b      	ldr	r3, [pc, #44]	; (800ae00 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800add4:	689b      	ldr	r3, [r3, #8]
 800add6:	4a0a      	ldr	r2, [pc, #40]	; (800ae00 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800add8:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800addc:	6093      	str	r3, [r2, #8]
 800adde:	4b08      	ldr	r3, [pc, #32]	; (800ae00 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800ade0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	68db      	ldr	r3, [r3, #12]
 800ade6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800adea:	4905      	ldr	r1, [pc, #20]	; (800ae00 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800adec:	4313      	orrs	r3, r2
 800adee:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800adf0:	2300      	movs	r3, #0
}
 800adf2:	4618      	mov	r0, r3
 800adf4:	3718      	adds	r7, #24
 800adf6:	46bd      	mov	sp, r7
 800adf8:	bd80      	pop	{r7, pc}
 800adfa:	bf00      	nop
 800adfc:	42470068 	.word	0x42470068
 800ae00:	40023800 	.word	0x40023800
 800ae04:	40007000 	.word	0x40007000
 800ae08:	42470e40 	.word	0x42470e40

0800ae0c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800ae0c:	b480      	push	{r7}
 800ae0e:	b087      	sub	sp, #28
 800ae10:	af00      	add	r7, sp, #0
 800ae12:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800ae14:	2300      	movs	r3, #0
 800ae16:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800ae18:	2300      	movs	r3, #0
 800ae1a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800ae1c:	2300      	movs	r3, #0
 800ae1e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800ae20:	2300      	movs	r3, #0
 800ae22:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	2b01      	cmp	r3, #1
 800ae28:	d13d      	bne.n	800aea6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800ae2a:	4b22      	ldr	r3, [pc, #136]	; (800aeb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800ae2c:	689b      	ldr	r3, [r3, #8]
 800ae2e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ae32:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d004      	beq.n	800ae44 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800ae3a:	2b01      	cmp	r3, #1
 800ae3c:	d12f      	bne.n	800ae9e <HAL_RCCEx_GetPeriphCLKFreq+0x92>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800ae3e:	4b1e      	ldr	r3, [pc, #120]	; (800aeb8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800ae40:	617b      	str	r3, [r7, #20]
          break;
 800ae42:	e02f      	b.n	800aea4 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800ae44:	4b1b      	ldr	r3, [pc, #108]	; (800aeb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800ae46:	685b      	ldr	r3, [r3, #4]
 800ae48:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ae4c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ae50:	d108      	bne.n	800ae64 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800ae52:	4b18      	ldr	r3, [pc, #96]	; (800aeb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800ae54:	685b      	ldr	r3, [r3, #4]
 800ae56:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ae5a:	4a18      	ldr	r2, [pc, #96]	; (800aebc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800ae5c:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae60:	613b      	str	r3, [r7, #16]
 800ae62:	e007      	b.n	800ae74 <HAL_RCCEx_GetPeriphCLKFreq+0x68>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800ae64:	4b13      	ldr	r3, [pc, #76]	; (800aeb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800ae66:	685b      	ldr	r3, [r3, #4]
 800ae68:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ae6c:	4a14      	ldr	r2, [pc, #80]	; (800aec0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800ae6e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae72:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800ae74:	4b0f      	ldr	r3, [pc, #60]	; (800aeb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800ae76:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ae7a:	099b      	lsrs	r3, r3, #6
 800ae7c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ae80:	693b      	ldr	r3, [r7, #16]
 800ae82:	fb02 f303 	mul.w	r3, r2, r3
 800ae86:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800ae88:	4b0a      	ldr	r3, [pc, #40]	; (800aeb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800ae8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ae8e:	0f1b      	lsrs	r3, r3, #28
 800ae90:	f003 0307 	and.w	r3, r3, #7
 800ae94:	68ba      	ldr	r2, [r7, #8]
 800ae96:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae9a:	617b      	str	r3, [r7, #20]
          break;
 800ae9c:	e002      	b.n	800aea4 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 800ae9e:	2300      	movs	r3, #0
 800aea0:	617b      	str	r3, [r7, #20]
          break;
 800aea2:	bf00      	nop
        }
      }
      break;
 800aea4:	bf00      	nop
    }
  }
  return frequency;
 800aea6:	697b      	ldr	r3, [r7, #20]
}
 800aea8:	4618      	mov	r0, r3
 800aeaa:	371c      	adds	r7, #28
 800aeac:	46bd      	mov	sp, r7
 800aeae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb2:	4770      	bx	lr
 800aeb4:	40023800 	.word	0x40023800
 800aeb8:	00bb8000 	.word	0x00bb8000
 800aebc:	007a1200 	.word	0x007a1200
 800aec0:	00f42400 	.word	0x00f42400

0800aec4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800aec4:	b580      	push	{r7, lr}
 800aec6:	b082      	sub	sp, #8
 800aec8:	af00      	add	r7, sp, #0
 800aeca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d101      	bne.n	800aed6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800aed2:	2301      	movs	r3, #1
 800aed4:	e03f      	b.n	800af56 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800aedc:	b2db      	uxtb	r3, r3
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d106      	bne.n	800aef0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	2200      	movs	r2, #0
 800aee6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800aeea:	6878      	ldr	r0, [r7, #4]
 800aeec:	f7fc f90c 	bl	8007108 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	2224      	movs	r2, #36	; 0x24
 800aef4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	68da      	ldr	r2, [r3, #12]
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800af06:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800af08:	6878      	ldr	r0, [r7, #4]
 800af0a:	f000 faaf 	bl	800b46c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	691a      	ldr	r2, [r3, #16]
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800af1c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	695a      	ldr	r2, [r3, #20]
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800af2c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	68da      	ldr	r2, [r3, #12]
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800af3c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	2200      	movs	r2, #0
 800af42:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	2220      	movs	r2, #32
 800af48:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	2220      	movs	r2, #32
 800af50:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800af54:	2300      	movs	r3, #0
}
 800af56:	4618      	mov	r0, r3
 800af58:	3708      	adds	r7, #8
 800af5a:	46bd      	mov	sp, r7
 800af5c:	bd80      	pop	{r7, pc}

0800af5e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800af5e:	b480      	push	{r7}
 800af60:	b085      	sub	sp, #20
 800af62:	af00      	add	r7, sp, #0
 800af64:	60f8      	str	r0, [r7, #12]
 800af66:	60b9      	str	r1, [r7, #8]
 800af68:	4613      	mov	r3, r2
 800af6a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800af6c:	68fb      	ldr	r3, [r7, #12]
 800af6e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800af72:	b2db      	uxtb	r3, r3
 800af74:	2b20      	cmp	r3, #32
 800af76:	d140      	bne.n	800affa <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800af78:	68bb      	ldr	r3, [r7, #8]
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d002      	beq.n	800af84 <HAL_UART_Receive_IT+0x26>
 800af7e:	88fb      	ldrh	r3, [r7, #6]
 800af80:	2b00      	cmp	r3, #0
 800af82:	d101      	bne.n	800af88 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800af84:	2301      	movs	r3, #1
 800af86:	e039      	b.n	800affc <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800af8e:	2b01      	cmp	r3, #1
 800af90:	d101      	bne.n	800af96 <HAL_UART_Receive_IT+0x38>
 800af92:	2302      	movs	r3, #2
 800af94:	e032      	b.n	800affc <HAL_UART_Receive_IT+0x9e>
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	2201      	movs	r2, #1
 800af9a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	68ba      	ldr	r2, [r7, #8]
 800afa2:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	88fa      	ldrh	r2, [r7, #6]
 800afa8:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	88fa      	ldrh	r2, [r7, #6]
 800afae:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	2200      	movs	r2, #0
 800afb4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	2222      	movs	r2, #34	; 0x22
 800afba:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	2200      	movs	r2, #0
 800afc2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	68da      	ldr	r2, [r3, #12]
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800afd4:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	695a      	ldr	r2, [r3, #20]
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	f042 0201 	orr.w	r2, r2, #1
 800afe4:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	68da      	ldr	r2, [r3, #12]
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	f042 0220 	orr.w	r2, r2, #32
 800aff4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800aff6:	2300      	movs	r3, #0
 800aff8:	e000      	b.n	800affc <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800affa:	2302      	movs	r3, #2
  }
}
 800affc:	4618      	mov	r0, r3
 800affe:	3714      	adds	r7, #20
 800b000:	46bd      	mov	sp, r7
 800b002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b006:	4770      	bx	lr

0800b008 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b008:	b580      	push	{r7, lr}
 800b00a:	b088      	sub	sp, #32
 800b00c:	af00      	add	r7, sp, #0
 800b00e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	68db      	ldr	r3, [r3, #12]
 800b01e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	695b      	ldr	r3, [r3, #20]
 800b026:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800b028:	2300      	movs	r3, #0
 800b02a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800b02c:	2300      	movs	r3, #0
 800b02e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800b030:	69fb      	ldr	r3, [r7, #28]
 800b032:	f003 030f 	and.w	r3, r3, #15
 800b036:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800b038:	693b      	ldr	r3, [r7, #16]
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d10d      	bne.n	800b05a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b03e:	69fb      	ldr	r3, [r7, #28]
 800b040:	f003 0320 	and.w	r3, r3, #32
 800b044:	2b00      	cmp	r3, #0
 800b046:	d008      	beq.n	800b05a <HAL_UART_IRQHandler+0x52>
 800b048:	69bb      	ldr	r3, [r7, #24]
 800b04a:	f003 0320 	and.w	r3, r3, #32
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d003      	beq.n	800b05a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800b052:	6878      	ldr	r0, [r7, #4]
 800b054:	f000 f988 	bl	800b368 <UART_Receive_IT>
      return;
 800b058:	e0cc      	b.n	800b1f4 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800b05a:	693b      	ldr	r3, [r7, #16]
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	f000 80ab 	beq.w	800b1b8 <HAL_UART_IRQHandler+0x1b0>
 800b062:	697b      	ldr	r3, [r7, #20]
 800b064:	f003 0301 	and.w	r3, r3, #1
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d105      	bne.n	800b078 <HAL_UART_IRQHandler+0x70>
 800b06c:	69bb      	ldr	r3, [r7, #24]
 800b06e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800b072:	2b00      	cmp	r3, #0
 800b074:	f000 80a0 	beq.w	800b1b8 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800b078:	69fb      	ldr	r3, [r7, #28]
 800b07a:	f003 0301 	and.w	r3, r3, #1
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d00a      	beq.n	800b098 <HAL_UART_IRQHandler+0x90>
 800b082:	69bb      	ldr	r3, [r7, #24]
 800b084:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d005      	beq.n	800b098 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b090:	f043 0201 	orr.w	r2, r3, #1
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b098:	69fb      	ldr	r3, [r7, #28]
 800b09a:	f003 0304 	and.w	r3, r3, #4
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d00a      	beq.n	800b0b8 <HAL_UART_IRQHandler+0xb0>
 800b0a2:	697b      	ldr	r3, [r7, #20]
 800b0a4:	f003 0301 	and.w	r3, r3, #1
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d005      	beq.n	800b0b8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b0b0:	f043 0202 	orr.w	r2, r3, #2
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b0b8:	69fb      	ldr	r3, [r7, #28]
 800b0ba:	f003 0302 	and.w	r3, r3, #2
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d00a      	beq.n	800b0d8 <HAL_UART_IRQHandler+0xd0>
 800b0c2:	697b      	ldr	r3, [r7, #20]
 800b0c4:	f003 0301 	and.w	r3, r3, #1
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d005      	beq.n	800b0d8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b0d0:	f043 0204 	orr.w	r2, r3, #4
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b0d8:	69fb      	ldr	r3, [r7, #28]
 800b0da:	f003 0308 	and.w	r3, r3, #8
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d00a      	beq.n	800b0f8 <HAL_UART_IRQHandler+0xf0>
 800b0e2:	697b      	ldr	r3, [r7, #20]
 800b0e4:	f003 0301 	and.w	r3, r3, #1
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d005      	beq.n	800b0f8 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b0f0:	f043 0208 	orr.w	r2, r3, #8
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d078      	beq.n	800b1f2 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b100:	69fb      	ldr	r3, [r7, #28]
 800b102:	f003 0320 	and.w	r3, r3, #32
 800b106:	2b00      	cmp	r3, #0
 800b108:	d007      	beq.n	800b11a <HAL_UART_IRQHandler+0x112>
 800b10a:	69bb      	ldr	r3, [r7, #24]
 800b10c:	f003 0320 	and.w	r3, r3, #32
 800b110:	2b00      	cmp	r3, #0
 800b112:	d002      	beq.n	800b11a <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 800b114:	6878      	ldr	r0, [r7, #4]
 800b116:	f000 f927 	bl	800b368 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	695b      	ldr	r3, [r3, #20]
 800b120:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b124:	2b40      	cmp	r3, #64	; 0x40
 800b126:	bf0c      	ite	eq
 800b128:	2301      	moveq	r3, #1
 800b12a:	2300      	movne	r3, #0
 800b12c:	b2db      	uxtb	r3, r3
 800b12e:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b134:	f003 0308 	and.w	r3, r3, #8
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d102      	bne.n	800b142 <HAL_UART_IRQHandler+0x13a>
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d031      	beq.n	800b1a6 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b142:	6878      	ldr	r0, [r7, #4]
 800b144:	f000 f870 	bl	800b228 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	695b      	ldr	r3, [r3, #20]
 800b14e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b152:	2b40      	cmp	r3, #64	; 0x40
 800b154:	d123      	bne.n	800b19e <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	695a      	ldr	r2, [r3, #20]
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b164:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d013      	beq.n	800b196 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b172:	4a22      	ldr	r2, [pc, #136]	; (800b1fc <HAL_UART_IRQHandler+0x1f4>)
 800b174:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b17a:	4618      	mov	r0, r3
 800b17c:	f7fc fbee 	bl	800795c <HAL_DMA_Abort_IT>
 800b180:	4603      	mov	r3, r0
 800b182:	2b00      	cmp	r3, #0
 800b184:	d016      	beq.n	800b1b4 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b18a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b18c:	687a      	ldr	r2, [r7, #4]
 800b18e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800b190:	4610      	mov	r0, r2
 800b192:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b194:	e00e      	b.n	800b1b4 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b196:	6878      	ldr	r0, [r7, #4]
 800b198:	f000 f83c 	bl	800b214 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b19c:	e00a      	b.n	800b1b4 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b19e:	6878      	ldr	r0, [r7, #4]
 800b1a0:	f000 f838 	bl	800b214 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b1a4:	e006      	b.n	800b1b4 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b1a6:	6878      	ldr	r0, [r7, #4]
 800b1a8:	f000 f834 	bl	800b214 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	2200      	movs	r2, #0
 800b1b0:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800b1b2:	e01e      	b.n	800b1f2 <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b1b4:	bf00      	nop
    return;
 800b1b6:	e01c      	b.n	800b1f2 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b1b8:	69fb      	ldr	r3, [r7, #28]
 800b1ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d008      	beq.n	800b1d4 <HAL_UART_IRQHandler+0x1cc>
 800b1c2:	69bb      	ldr	r3, [r7, #24]
 800b1c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d003      	beq.n	800b1d4 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 800b1cc:	6878      	ldr	r0, [r7, #4]
 800b1ce:	f000 f85d 	bl	800b28c <UART_Transmit_IT>
    return;
 800b1d2:	e00f      	b.n	800b1f4 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b1d4:	69fb      	ldr	r3, [r7, #28]
 800b1d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	d00a      	beq.n	800b1f4 <HAL_UART_IRQHandler+0x1ec>
 800b1de:	69bb      	ldr	r3, [r7, #24]
 800b1e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d005      	beq.n	800b1f4 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 800b1e8:	6878      	ldr	r0, [r7, #4]
 800b1ea:	f000 f8a5 	bl	800b338 <UART_EndTransmit_IT>
    return;
 800b1ee:	bf00      	nop
 800b1f0:	e000      	b.n	800b1f4 <HAL_UART_IRQHandler+0x1ec>
    return;
 800b1f2:	bf00      	nop
  }
}
 800b1f4:	3720      	adds	r7, #32
 800b1f6:	46bd      	mov	sp, r7
 800b1f8:	bd80      	pop	{r7, pc}
 800b1fa:	bf00      	nop
 800b1fc:	0800b265 	.word	0x0800b265

0800b200 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b200:	b480      	push	{r7}
 800b202:	b083      	sub	sp, #12
 800b204:	af00      	add	r7, sp, #0
 800b206:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800b208:	bf00      	nop
 800b20a:	370c      	adds	r7, #12
 800b20c:	46bd      	mov	sp, r7
 800b20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b212:	4770      	bx	lr

0800b214 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b214:	b480      	push	{r7}
 800b216:	b083      	sub	sp, #12
 800b218:	af00      	add	r7, sp, #0
 800b21a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b21c:	bf00      	nop
 800b21e:	370c      	adds	r7, #12
 800b220:	46bd      	mov	sp, r7
 800b222:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b226:	4770      	bx	lr

0800b228 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b228:	b480      	push	{r7}
 800b22a:	b083      	sub	sp, #12
 800b22c:	af00      	add	r7, sp, #0
 800b22e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	68da      	ldr	r2, [r3, #12]
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800b23e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	695a      	ldr	r2, [r3, #20]
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	f022 0201 	bic.w	r2, r2, #1
 800b24e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	2220      	movs	r2, #32
 800b254:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800b258:	bf00      	nop
 800b25a:	370c      	adds	r7, #12
 800b25c:	46bd      	mov	sp, r7
 800b25e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b262:	4770      	bx	lr

0800b264 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b264:	b580      	push	{r7, lr}
 800b266:	b084      	sub	sp, #16
 800b268:	af00      	add	r7, sp, #0
 800b26a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b270:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	2200      	movs	r2, #0
 800b276:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	2200      	movs	r2, #0
 800b27c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b27e:	68f8      	ldr	r0, [r7, #12]
 800b280:	f7ff ffc8 	bl	800b214 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b284:	bf00      	nop
 800b286:	3710      	adds	r7, #16
 800b288:	46bd      	mov	sp, r7
 800b28a:	bd80      	pop	{r7, pc}

0800b28c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b28c:	b480      	push	{r7}
 800b28e:	b085      	sub	sp, #20
 800b290:	af00      	add	r7, sp, #0
 800b292:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b29a:	b2db      	uxtb	r3, r3
 800b29c:	2b21      	cmp	r3, #33	; 0x21
 800b29e:	d144      	bne.n	800b32a <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	689b      	ldr	r3, [r3, #8]
 800b2a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b2a8:	d11a      	bne.n	800b2e0 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	6a1b      	ldr	r3, [r3, #32]
 800b2ae:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	881b      	ldrh	r3, [r3, #0]
 800b2b4:	461a      	mov	r2, r3
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b2be:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	691b      	ldr	r3, [r3, #16]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d105      	bne.n	800b2d4 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	6a1b      	ldr	r3, [r3, #32]
 800b2cc:	1c9a      	adds	r2, r3, #2
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	621a      	str	r2, [r3, #32]
 800b2d2:	e00e      	b.n	800b2f2 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	6a1b      	ldr	r3, [r3, #32]
 800b2d8:	1c5a      	adds	r2, r3, #1
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	621a      	str	r2, [r3, #32]
 800b2de:	e008      	b.n	800b2f2 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	6a1b      	ldr	r3, [r3, #32]
 800b2e4:	1c59      	adds	r1, r3, #1
 800b2e6:	687a      	ldr	r2, [r7, #4]
 800b2e8:	6211      	str	r1, [r2, #32]
 800b2ea:	781a      	ldrb	r2, [r3, #0]
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b2f6:	b29b      	uxth	r3, r3
 800b2f8:	3b01      	subs	r3, #1
 800b2fa:	b29b      	uxth	r3, r3
 800b2fc:	687a      	ldr	r2, [r7, #4]
 800b2fe:	4619      	mov	r1, r3
 800b300:	84d1      	strh	r1, [r2, #38]	; 0x26
 800b302:	2b00      	cmp	r3, #0
 800b304:	d10f      	bne.n	800b326 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	68da      	ldr	r2, [r3, #12]
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b314:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	68da      	ldr	r2, [r3, #12]
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b324:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b326:	2300      	movs	r3, #0
 800b328:	e000      	b.n	800b32c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800b32a:	2302      	movs	r3, #2
  }
}
 800b32c:	4618      	mov	r0, r3
 800b32e:	3714      	adds	r7, #20
 800b330:	46bd      	mov	sp, r7
 800b332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b336:	4770      	bx	lr

0800b338 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b338:	b580      	push	{r7, lr}
 800b33a:	b082      	sub	sp, #8
 800b33c:	af00      	add	r7, sp, #0
 800b33e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	68da      	ldr	r2, [r3, #12]
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b34e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	2220      	movs	r2, #32
 800b354:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b358:	6878      	ldr	r0, [r7, #4]
 800b35a:	f7ff ff51 	bl	800b200 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b35e:	2300      	movs	r3, #0
}
 800b360:	4618      	mov	r0, r3
 800b362:	3708      	adds	r7, #8
 800b364:	46bd      	mov	sp, r7
 800b366:	bd80      	pop	{r7, pc}

0800b368 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b368:	b580      	push	{r7, lr}
 800b36a:	b084      	sub	sp, #16
 800b36c:	af00      	add	r7, sp, #0
 800b36e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800b376:	b2db      	uxtb	r3, r3
 800b378:	2b22      	cmp	r3, #34	; 0x22
 800b37a:	d171      	bne.n	800b460 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	689b      	ldr	r3, [r3, #8]
 800b380:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b384:	d123      	bne.n	800b3ce <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b38a:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	691b      	ldr	r3, [r3, #16]
 800b390:	2b00      	cmp	r3, #0
 800b392:	d10e      	bne.n	800b3b2 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	685b      	ldr	r3, [r3, #4]
 800b39a:	b29b      	uxth	r3, r3
 800b39c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b3a0:	b29a      	uxth	r2, r3
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b3aa:	1c9a      	adds	r2, r3, #2
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	629a      	str	r2, [r3, #40]	; 0x28
 800b3b0:	e029      	b.n	800b406 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	685b      	ldr	r3, [r3, #4]
 800b3b8:	b29b      	uxth	r3, r3
 800b3ba:	b2db      	uxtb	r3, r3
 800b3bc:	b29a      	uxth	r2, r3
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b3c6:	1c5a      	adds	r2, r3, #1
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	629a      	str	r2, [r3, #40]	; 0x28
 800b3cc:	e01b      	b.n	800b406 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	691b      	ldr	r3, [r3, #16]
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d10a      	bne.n	800b3ec <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	6858      	ldr	r0, [r3, #4]
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b3e0:	1c59      	adds	r1, r3, #1
 800b3e2:	687a      	ldr	r2, [r7, #4]
 800b3e4:	6291      	str	r1, [r2, #40]	; 0x28
 800b3e6:	b2c2      	uxtb	r2, r0
 800b3e8:	701a      	strb	r2, [r3, #0]
 800b3ea:	e00c      	b.n	800b406 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	685b      	ldr	r3, [r3, #4]
 800b3f2:	b2da      	uxtb	r2, r3
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b3f8:	1c58      	adds	r0, r3, #1
 800b3fa:	6879      	ldr	r1, [r7, #4]
 800b3fc:	6288      	str	r0, [r1, #40]	; 0x28
 800b3fe:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b402:	b2d2      	uxtb	r2, r2
 800b404:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b40a:	b29b      	uxth	r3, r3
 800b40c:	3b01      	subs	r3, #1
 800b40e:	b29b      	uxth	r3, r3
 800b410:	687a      	ldr	r2, [r7, #4]
 800b412:	4619      	mov	r1, r3
 800b414:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800b416:	2b00      	cmp	r3, #0
 800b418:	d120      	bne.n	800b45c <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	68da      	ldr	r2, [r3, #12]
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	f022 0220 	bic.w	r2, r2, #32
 800b428:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	68da      	ldr	r2, [r3, #12]
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b438:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	695a      	ldr	r2, [r3, #20]
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	f022 0201 	bic.w	r2, r2, #1
 800b448:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	2220      	movs	r2, #32
 800b44e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800b452:	6878      	ldr	r0, [r7, #4]
 800b454:	f7f9 f878 	bl	8004548 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800b458:	2300      	movs	r3, #0
 800b45a:	e002      	b.n	800b462 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800b45c:	2300      	movs	r3, #0
 800b45e:	e000      	b.n	800b462 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800b460:	2302      	movs	r3, #2
  }
}
 800b462:	4618      	mov	r0, r3
 800b464:	3710      	adds	r7, #16
 800b466:	46bd      	mov	sp, r7
 800b468:	bd80      	pop	{r7, pc}
	...

0800b46c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b46c:	b5b0      	push	{r4, r5, r7, lr}
 800b46e:	b084      	sub	sp, #16
 800b470:	af00      	add	r7, sp, #0
 800b472:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	691b      	ldr	r3, [r3, #16]
 800b47a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	68da      	ldr	r2, [r3, #12]
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	430a      	orrs	r2, r1
 800b488:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	689a      	ldr	r2, [r3, #8]
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	691b      	ldr	r3, [r3, #16]
 800b492:	431a      	orrs	r2, r3
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	695b      	ldr	r3, [r3, #20]
 800b498:	431a      	orrs	r2, r3
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	69db      	ldr	r3, [r3, #28]
 800b49e:	4313      	orrs	r3, r2
 800b4a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	68db      	ldr	r3, [r3, #12]
 800b4a8:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800b4ac:	f023 030c 	bic.w	r3, r3, #12
 800b4b0:	687a      	ldr	r2, [r7, #4]
 800b4b2:	6812      	ldr	r2, [r2, #0]
 800b4b4:	68f9      	ldr	r1, [r7, #12]
 800b4b6:	430b      	orrs	r3, r1
 800b4b8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	695b      	ldr	r3, [r3, #20]
 800b4c0:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	699a      	ldr	r2, [r3, #24]
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	430a      	orrs	r2, r1
 800b4ce:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	69db      	ldr	r3, [r3, #28]
 800b4d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b4d8:	f040 80e4 	bne.w	800b6a4 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	4aab      	ldr	r2, [pc, #684]	; (800b790 <UART_SetConfig+0x324>)
 800b4e2:	4293      	cmp	r3, r2
 800b4e4:	d004      	beq.n	800b4f0 <UART_SetConfig+0x84>
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	4aaa      	ldr	r2, [pc, #680]	; (800b794 <UART_SetConfig+0x328>)
 800b4ec:	4293      	cmp	r3, r2
 800b4ee:	d16c      	bne.n	800b5ca <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800b4f0:	f7ff fb96 	bl	800ac20 <HAL_RCC_GetPCLK2Freq>
 800b4f4:	4602      	mov	r2, r0
 800b4f6:	4613      	mov	r3, r2
 800b4f8:	009b      	lsls	r3, r3, #2
 800b4fa:	4413      	add	r3, r2
 800b4fc:	009a      	lsls	r2, r3, #2
 800b4fe:	441a      	add	r2, r3
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	685b      	ldr	r3, [r3, #4]
 800b504:	005b      	lsls	r3, r3, #1
 800b506:	fbb2 f3f3 	udiv	r3, r2, r3
 800b50a:	4aa3      	ldr	r2, [pc, #652]	; (800b798 <UART_SetConfig+0x32c>)
 800b50c:	fba2 2303 	umull	r2, r3, r2, r3
 800b510:	095b      	lsrs	r3, r3, #5
 800b512:	011c      	lsls	r4, r3, #4
 800b514:	f7ff fb84 	bl	800ac20 <HAL_RCC_GetPCLK2Freq>
 800b518:	4602      	mov	r2, r0
 800b51a:	4613      	mov	r3, r2
 800b51c:	009b      	lsls	r3, r3, #2
 800b51e:	4413      	add	r3, r2
 800b520:	009a      	lsls	r2, r3, #2
 800b522:	441a      	add	r2, r3
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	685b      	ldr	r3, [r3, #4]
 800b528:	005b      	lsls	r3, r3, #1
 800b52a:	fbb2 f5f3 	udiv	r5, r2, r3
 800b52e:	f7ff fb77 	bl	800ac20 <HAL_RCC_GetPCLK2Freq>
 800b532:	4602      	mov	r2, r0
 800b534:	4613      	mov	r3, r2
 800b536:	009b      	lsls	r3, r3, #2
 800b538:	4413      	add	r3, r2
 800b53a:	009a      	lsls	r2, r3, #2
 800b53c:	441a      	add	r2, r3
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	685b      	ldr	r3, [r3, #4]
 800b542:	005b      	lsls	r3, r3, #1
 800b544:	fbb2 f3f3 	udiv	r3, r2, r3
 800b548:	4a93      	ldr	r2, [pc, #588]	; (800b798 <UART_SetConfig+0x32c>)
 800b54a:	fba2 2303 	umull	r2, r3, r2, r3
 800b54e:	095b      	lsrs	r3, r3, #5
 800b550:	2264      	movs	r2, #100	; 0x64
 800b552:	fb02 f303 	mul.w	r3, r2, r3
 800b556:	1aeb      	subs	r3, r5, r3
 800b558:	00db      	lsls	r3, r3, #3
 800b55a:	3332      	adds	r3, #50	; 0x32
 800b55c:	4a8e      	ldr	r2, [pc, #568]	; (800b798 <UART_SetConfig+0x32c>)
 800b55e:	fba2 2303 	umull	r2, r3, r2, r3
 800b562:	095b      	lsrs	r3, r3, #5
 800b564:	005b      	lsls	r3, r3, #1
 800b566:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b56a:	441c      	add	r4, r3
 800b56c:	f7ff fb58 	bl	800ac20 <HAL_RCC_GetPCLK2Freq>
 800b570:	4602      	mov	r2, r0
 800b572:	4613      	mov	r3, r2
 800b574:	009b      	lsls	r3, r3, #2
 800b576:	4413      	add	r3, r2
 800b578:	009a      	lsls	r2, r3, #2
 800b57a:	441a      	add	r2, r3
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	685b      	ldr	r3, [r3, #4]
 800b580:	005b      	lsls	r3, r3, #1
 800b582:	fbb2 f5f3 	udiv	r5, r2, r3
 800b586:	f7ff fb4b 	bl	800ac20 <HAL_RCC_GetPCLK2Freq>
 800b58a:	4602      	mov	r2, r0
 800b58c:	4613      	mov	r3, r2
 800b58e:	009b      	lsls	r3, r3, #2
 800b590:	4413      	add	r3, r2
 800b592:	009a      	lsls	r2, r3, #2
 800b594:	441a      	add	r2, r3
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	685b      	ldr	r3, [r3, #4]
 800b59a:	005b      	lsls	r3, r3, #1
 800b59c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b5a0:	4a7d      	ldr	r2, [pc, #500]	; (800b798 <UART_SetConfig+0x32c>)
 800b5a2:	fba2 2303 	umull	r2, r3, r2, r3
 800b5a6:	095b      	lsrs	r3, r3, #5
 800b5a8:	2264      	movs	r2, #100	; 0x64
 800b5aa:	fb02 f303 	mul.w	r3, r2, r3
 800b5ae:	1aeb      	subs	r3, r5, r3
 800b5b0:	00db      	lsls	r3, r3, #3
 800b5b2:	3332      	adds	r3, #50	; 0x32
 800b5b4:	4a78      	ldr	r2, [pc, #480]	; (800b798 <UART_SetConfig+0x32c>)
 800b5b6:	fba2 2303 	umull	r2, r3, r2, r3
 800b5ba:	095b      	lsrs	r3, r3, #5
 800b5bc:	f003 0207 	and.w	r2, r3, #7
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	4422      	add	r2, r4
 800b5c6:	609a      	str	r2, [r3, #8]
 800b5c8:	e154      	b.n	800b874 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800b5ca:	f7ff fb15 	bl	800abf8 <HAL_RCC_GetPCLK1Freq>
 800b5ce:	4602      	mov	r2, r0
 800b5d0:	4613      	mov	r3, r2
 800b5d2:	009b      	lsls	r3, r3, #2
 800b5d4:	4413      	add	r3, r2
 800b5d6:	009a      	lsls	r2, r3, #2
 800b5d8:	441a      	add	r2, r3
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	685b      	ldr	r3, [r3, #4]
 800b5de:	005b      	lsls	r3, r3, #1
 800b5e0:	fbb2 f3f3 	udiv	r3, r2, r3
 800b5e4:	4a6c      	ldr	r2, [pc, #432]	; (800b798 <UART_SetConfig+0x32c>)
 800b5e6:	fba2 2303 	umull	r2, r3, r2, r3
 800b5ea:	095b      	lsrs	r3, r3, #5
 800b5ec:	011c      	lsls	r4, r3, #4
 800b5ee:	f7ff fb03 	bl	800abf8 <HAL_RCC_GetPCLK1Freq>
 800b5f2:	4602      	mov	r2, r0
 800b5f4:	4613      	mov	r3, r2
 800b5f6:	009b      	lsls	r3, r3, #2
 800b5f8:	4413      	add	r3, r2
 800b5fa:	009a      	lsls	r2, r3, #2
 800b5fc:	441a      	add	r2, r3
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	685b      	ldr	r3, [r3, #4]
 800b602:	005b      	lsls	r3, r3, #1
 800b604:	fbb2 f5f3 	udiv	r5, r2, r3
 800b608:	f7ff faf6 	bl	800abf8 <HAL_RCC_GetPCLK1Freq>
 800b60c:	4602      	mov	r2, r0
 800b60e:	4613      	mov	r3, r2
 800b610:	009b      	lsls	r3, r3, #2
 800b612:	4413      	add	r3, r2
 800b614:	009a      	lsls	r2, r3, #2
 800b616:	441a      	add	r2, r3
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	685b      	ldr	r3, [r3, #4]
 800b61c:	005b      	lsls	r3, r3, #1
 800b61e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b622:	4a5d      	ldr	r2, [pc, #372]	; (800b798 <UART_SetConfig+0x32c>)
 800b624:	fba2 2303 	umull	r2, r3, r2, r3
 800b628:	095b      	lsrs	r3, r3, #5
 800b62a:	2264      	movs	r2, #100	; 0x64
 800b62c:	fb02 f303 	mul.w	r3, r2, r3
 800b630:	1aeb      	subs	r3, r5, r3
 800b632:	00db      	lsls	r3, r3, #3
 800b634:	3332      	adds	r3, #50	; 0x32
 800b636:	4a58      	ldr	r2, [pc, #352]	; (800b798 <UART_SetConfig+0x32c>)
 800b638:	fba2 2303 	umull	r2, r3, r2, r3
 800b63c:	095b      	lsrs	r3, r3, #5
 800b63e:	005b      	lsls	r3, r3, #1
 800b640:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b644:	441c      	add	r4, r3
 800b646:	f7ff fad7 	bl	800abf8 <HAL_RCC_GetPCLK1Freq>
 800b64a:	4602      	mov	r2, r0
 800b64c:	4613      	mov	r3, r2
 800b64e:	009b      	lsls	r3, r3, #2
 800b650:	4413      	add	r3, r2
 800b652:	009a      	lsls	r2, r3, #2
 800b654:	441a      	add	r2, r3
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	685b      	ldr	r3, [r3, #4]
 800b65a:	005b      	lsls	r3, r3, #1
 800b65c:	fbb2 f5f3 	udiv	r5, r2, r3
 800b660:	f7ff faca 	bl	800abf8 <HAL_RCC_GetPCLK1Freq>
 800b664:	4602      	mov	r2, r0
 800b666:	4613      	mov	r3, r2
 800b668:	009b      	lsls	r3, r3, #2
 800b66a:	4413      	add	r3, r2
 800b66c:	009a      	lsls	r2, r3, #2
 800b66e:	441a      	add	r2, r3
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	685b      	ldr	r3, [r3, #4]
 800b674:	005b      	lsls	r3, r3, #1
 800b676:	fbb2 f3f3 	udiv	r3, r2, r3
 800b67a:	4a47      	ldr	r2, [pc, #284]	; (800b798 <UART_SetConfig+0x32c>)
 800b67c:	fba2 2303 	umull	r2, r3, r2, r3
 800b680:	095b      	lsrs	r3, r3, #5
 800b682:	2264      	movs	r2, #100	; 0x64
 800b684:	fb02 f303 	mul.w	r3, r2, r3
 800b688:	1aeb      	subs	r3, r5, r3
 800b68a:	00db      	lsls	r3, r3, #3
 800b68c:	3332      	adds	r3, #50	; 0x32
 800b68e:	4a42      	ldr	r2, [pc, #264]	; (800b798 <UART_SetConfig+0x32c>)
 800b690:	fba2 2303 	umull	r2, r3, r2, r3
 800b694:	095b      	lsrs	r3, r3, #5
 800b696:	f003 0207 	and.w	r2, r3, #7
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	4422      	add	r2, r4
 800b6a0:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 800b6a2:	e0e7      	b.n	800b874 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	4a39      	ldr	r2, [pc, #228]	; (800b790 <UART_SetConfig+0x324>)
 800b6aa:	4293      	cmp	r3, r2
 800b6ac:	d004      	beq.n	800b6b8 <UART_SetConfig+0x24c>
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	4a38      	ldr	r2, [pc, #224]	; (800b794 <UART_SetConfig+0x328>)
 800b6b4:	4293      	cmp	r3, r2
 800b6b6:	d171      	bne.n	800b79c <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800b6b8:	f7ff fab2 	bl	800ac20 <HAL_RCC_GetPCLK2Freq>
 800b6bc:	4602      	mov	r2, r0
 800b6be:	4613      	mov	r3, r2
 800b6c0:	009b      	lsls	r3, r3, #2
 800b6c2:	4413      	add	r3, r2
 800b6c4:	009a      	lsls	r2, r3, #2
 800b6c6:	441a      	add	r2, r3
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	685b      	ldr	r3, [r3, #4]
 800b6cc:	009b      	lsls	r3, r3, #2
 800b6ce:	fbb2 f3f3 	udiv	r3, r2, r3
 800b6d2:	4a31      	ldr	r2, [pc, #196]	; (800b798 <UART_SetConfig+0x32c>)
 800b6d4:	fba2 2303 	umull	r2, r3, r2, r3
 800b6d8:	095b      	lsrs	r3, r3, #5
 800b6da:	011c      	lsls	r4, r3, #4
 800b6dc:	f7ff faa0 	bl	800ac20 <HAL_RCC_GetPCLK2Freq>
 800b6e0:	4602      	mov	r2, r0
 800b6e2:	4613      	mov	r3, r2
 800b6e4:	009b      	lsls	r3, r3, #2
 800b6e6:	4413      	add	r3, r2
 800b6e8:	009a      	lsls	r2, r3, #2
 800b6ea:	441a      	add	r2, r3
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	685b      	ldr	r3, [r3, #4]
 800b6f0:	009b      	lsls	r3, r3, #2
 800b6f2:	fbb2 f5f3 	udiv	r5, r2, r3
 800b6f6:	f7ff fa93 	bl	800ac20 <HAL_RCC_GetPCLK2Freq>
 800b6fa:	4602      	mov	r2, r0
 800b6fc:	4613      	mov	r3, r2
 800b6fe:	009b      	lsls	r3, r3, #2
 800b700:	4413      	add	r3, r2
 800b702:	009a      	lsls	r2, r3, #2
 800b704:	441a      	add	r2, r3
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	685b      	ldr	r3, [r3, #4]
 800b70a:	009b      	lsls	r3, r3, #2
 800b70c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b710:	4a21      	ldr	r2, [pc, #132]	; (800b798 <UART_SetConfig+0x32c>)
 800b712:	fba2 2303 	umull	r2, r3, r2, r3
 800b716:	095b      	lsrs	r3, r3, #5
 800b718:	2264      	movs	r2, #100	; 0x64
 800b71a:	fb02 f303 	mul.w	r3, r2, r3
 800b71e:	1aeb      	subs	r3, r5, r3
 800b720:	011b      	lsls	r3, r3, #4
 800b722:	3332      	adds	r3, #50	; 0x32
 800b724:	4a1c      	ldr	r2, [pc, #112]	; (800b798 <UART_SetConfig+0x32c>)
 800b726:	fba2 2303 	umull	r2, r3, r2, r3
 800b72a:	095b      	lsrs	r3, r3, #5
 800b72c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b730:	441c      	add	r4, r3
 800b732:	f7ff fa75 	bl	800ac20 <HAL_RCC_GetPCLK2Freq>
 800b736:	4602      	mov	r2, r0
 800b738:	4613      	mov	r3, r2
 800b73a:	009b      	lsls	r3, r3, #2
 800b73c:	4413      	add	r3, r2
 800b73e:	009a      	lsls	r2, r3, #2
 800b740:	441a      	add	r2, r3
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	685b      	ldr	r3, [r3, #4]
 800b746:	009b      	lsls	r3, r3, #2
 800b748:	fbb2 f5f3 	udiv	r5, r2, r3
 800b74c:	f7ff fa68 	bl	800ac20 <HAL_RCC_GetPCLK2Freq>
 800b750:	4602      	mov	r2, r0
 800b752:	4613      	mov	r3, r2
 800b754:	009b      	lsls	r3, r3, #2
 800b756:	4413      	add	r3, r2
 800b758:	009a      	lsls	r2, r3, #2
 800b75a:	441a      	add	r2, r3
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	685b      	ldr	r3, [r3, #4]
 800b760:	009b      	lsls	r3, r3, #2
 800b762:	fbb2 f3f3 	udiv	r3, r2, r3
 800b766:	4a0c      	ldr	r2, [pc, #48]	; (800b798 <UART_SetConfig+0x32c>)
 800b768:	fba2 2303 	umull	r2, r3, r2, r3
 800b76c:	095b      	lsrs	r3, r3, #5
 800b76e:	2264      	movs	r2, #100	; 0x64
 800b770:	fb02 f303 	mul.w	r3, r2, r3
 800b774:	1aeb      	subs	r3, r5, r3
 800b776:	011b      	lsls	r3, r3, #4
 800b778:	3332      	adds	r3, #50	; 0x32
 800b77a:	4a07      	ldr	r2, [pc, #28]	; (800b798 <UART_SetConfig+0x32c>)
 800b77c:	fba2 2303 	umull	r2, r3, r2, r3
 800b780:	095b      	lsrs	r3, r3, #5
 800b782:	f003 020f 	and.w	r2, r3, #15
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	4422      	add	r2, r4
 800b78c:	609a      	str	r2, [r3, #8]
 800b78e:	e071      	b.n	800b874 <UART_SetConfig+0x408>
 800b790:	40011000 	.word	0x40011000
 800b794:	40011400 	.word	0x40011400
 800b798:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800b79c:	f7ff fa2c 	bl	800abf8 <HAL_RCC_GetPCLK1Freq>
 800b7a0:	4602      	mov	r2, r0
 800b7a2:	4613      	mov	r3, r2
 800b7a4:	009b      	lsls	r3, r3, #2
 800b7a6:	4413      	add	r3, r2
 800b7a8:	009a      	lsls	r2, r3, #2
 800b7aa:	441a      	add	r2, r3
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	685b      	ldr	r3, [r3, #4]
 800b7b0:	009b      	lsls	r3, r3, #2
 800b7b2:	fbb2 f3f3 	udiv	r3, r2, r3
 800b7b6:	4a31      	ldr	r2, [pc, #196]	; (800b87c <UART_SetConfig+0x410>)
 800b7b8:	fba2 2303 	umull	r2, r3, r2, r3
 800b7bc:	095b      	lsrs	r3, r3, #5
 800b7be:	011c      	lsls	r4, r3, #4
 800b7c0:	f7ff fa1a 	bl	800abf8 <HAL_RCC_GetPCLK1Freq>
 800b7c4:	4602      	mov	r2, r0
 800b7c6:	4613      	mov	r3, r2
 800b7c8:	009b      	lsls	r3, r3, #2
 800b7ca:	4413      	add	r3, r2
 800b7cc:	009a      	lsls	r2, r3, #2
 800b7ce:	441a      	add	r2, r3
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	685b      	ldr	r3, [r3, #4]
 800b7d4:	009b      	lsls	r3, r3, #2
 800b7d6:	fbb2 f5f3 	udiv	r5, r2, r3
 800b7da:	f7ff fa0d 	bl	800abf8 <HAL_RCC_GetPCLK1Freq>
 800b7de:	4602      	mov	r2, r0
 800b7e0:	4613      	mov	r3, r2
 800b7e2:	009b      	lsls	r3, r3, #2
 800b7e4:	4413      	add	r3, r2
 800b7e6:	009a      	lsls	r2, r3, #2
 800b7e8:	441a      	add	r2, r3
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	685b      	ldr	r3, [r3, #4]
 800b7ee:	009b      	lsls	r3, r3, #2
 800b7f0:	fbb2 f3f3 	udiv	r3, r2, r3
 800b7f4:	4a21      	ldr	r2, [pc, #132]	; (800b87c <UART_SetConfig+0x410>)
 800b7f6:	fba2 2303 	umull	r2, r3, r2, r3
 800b7fa:	095b      	lsrs	r3, r3, #5
 800b7fc:	2264      	movs	r2, #100	; 0x64
 800b7fe:	fb02 f303 	mul.w	r3, r2, r3
 800b802:	1aeb      	subs	r3, r5, r3
 800b804:	011b      	lsls	r3, r3, #4
 800b806:	3332      	adds	r3, #50	; 0x32
 800b808:	4a1c      	ldr	r2, [pc, #112]	; (800b87c <UART_SetConfig+0x410>)
 800b80a:	fba2 2303 	umull	r2, r3, r2, r3
 800b80e:	095b      	lsrs	r3, r3, #5
 800b810:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b814:	441c      	add	r4, r3
 800b816:	f7ff f9ef 	bl	800abf8 <HAL_RCC_GetPCLK1Freq>
 800b81a:	4602      	mov	r2, r0
 800b81c:	4613      	mov	r3, r2
 800b81e:	009b      	lsls	r3, r3, #2
 800b820:	4413      	add	r3, r2
 800b822:	009a      	lsls	r2, r3, #2
 800b824:	441a      	add	r2, r3
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	685b      	ldr	r3, [r3, #4]
 800b82a:	009b      	lsls	r3, r3, #2
 800b82c:	fbb2 f5f3 	udiv	r5, r2, r3
 800b830:	f7ff f9e2 	bl	800abf8 <HAL_RCC_GetPCLK1Freq>
 800b834:	4602      	mov	r2, r0
 800b836:	4613      	mov	r3, r2
 800b838:	009b      	lsls	r3, r3, #2
 800b83a:	4413      	add	r3, r2
 800b83c:	009a      	lsls	r2, r3, #2
 800b83e:	441a      	add	r2, r3
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	685b      	ldr	r3, [r3, #4]
 800b844:	009b      	lsls	r3, r3, #2
 800b846:	fbb2 f3f3 	udiv	r3, r2, r3
 800b84a:	4a0c      	ldr	r2, [pc, #48]	; (800b87c <UART_SetConfig+0x410>)
 800b84c:	fba2 2303 	umull	r2, r3, r2, r3
 800b850:	095b      	lsrs	r3, r3, #5
 800b852:	2264      	movs	r2, #100	; 0x64
 800b854:	fb02 f303 	mul.w	r3, r2, r3
 800b858:	1aeb      	subs	r3, r5, r3
 800b85a:	011b      	lsls	r3, r3, #4
 800b85c:	3332      	adds	r3, #50	; 0x32
 800b85e:	4a07      	ldr	r2, [pc, #28]	; (800b87c <UART_SetConfig+0x410>)
 800b860:	fba2 2303 	umull	r2, r3, r2, r3
 800b864:	095b      	lsrs	r3, r3, #5
 800b866:	f003 020f 	and.w	r2, r3, #15
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	4422      	add	r2, r4
 800b870:	609a      	str	r2, [r3, #8]
}
 800b872:	e7ff      	b.n	800b874 <UART_SetConfig+0x408>
 800b874:	bf00      	nop
 800b876:	3710      	adds	r7, #16
 800b878:	46bd      	mov	sp, r7
 800b87a:	bdb0      	pop	{r4, r5, r7, pc}
 800b87c:	51eb851f 	.word	0x51eb851f

0800b880 <__errno>:
 800b880:	4b01      	ldr	r3, [pc, #4]	; (800b888 <__errno+0x8>)
 800b882:	6818      	ldr	r0, [r3, #0]
 800b884:	4770      	bx	lr
 800b886:	bf00      	nop
 800b888:	2000003c 	.word	0x2000003c

0800b88c <__libc_init_array>:
 800b88c:	b570      	push	{r4, r5, r6, lr}
 800b88e:	4e0d      	ldr	r6, [pc, #52]	; (800b8c4 <__libc_init_array+0x38>)
 800b890:	4c0d      	ldr	r4, [pc, #52]	; (800b8c8 <__libc_init_array+0x3c>)
 800b892:	1ba4      	subs	r4, r4, r6
 800b894:	10a4      	asrs	r4, r4, #2
 800b896:	2500      	movs	r5, #0
 800b898:	42a5      	cmp	r5, r4
 800b89a:	d109      	bne.n	800b8b0 <__libc_init_array+0x24>
 800b89c:	4e0b      	ldr	r6, [pc, #44]	; (800b8cc <__libc_init_array+0x40>)
 800b89e:	4c0c      	ldr	r4, [pc, #48]	; (800b8d0 <__libc_init_array+0x44>)
 800b8a0:	f002 f898 	bl	800d9d4 <_init>
 800b8a4:	1ba4      	subs	r4, r4, r6
 800b8a6:	10a4      	asrs	r4, r4, #2
 800b8a8:	2500      	movs	r5, #0
 800b8aa:	42a5      	cmp	r5, r4
 800b8ac:	d105      	bne.n	800b8ba <__libc_init_array+0x2e>
 800b8ae:	bd70      	pop	{r4, r5, r6, pc}
 800b8b0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b8b4:	4798      	blx	r3
 800b8b6:	3501      	adds	r5, #1
 800b8b8:	e7ee      	b.n	800b898 <__libc_init_array+0xc>
 800b8ba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b8be:	4798      	blx	r3
 800b8c0:	3501      	adds	r5, #1
 800b8c2:	e7f2      	b.n	800b8aa <__libc_init_array+0x1e>
 800b8c4:	0800f190 	.word	0x0800f190
 800b8c8:	0800f190 	.word	0x0800f190
 800b8cc:	0800f190 	.word	0x0800f190
 800b8d0:	0800f194 	.word	0x0800f194

0800b8d4 <memcpy>:
 800b8d4:	b510      	push	{r4, lr}
 800b8d6:	1e43      	subs	r3, r0, #1
 800b8d8:	440a      	add	r2, r1
 800b8da:	4291      	cmp	r1, r2
 800b8dc:	d100      	bne.n	800b8e0 <memcpy+0xc>
 800b8de:	bd10      	pop	{r4, pc}
 800b8e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b8e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b8e8:	e7f7      	b.n	800b8da <memcpy+0x6>

0800b8ea <memset>:
 800b8ea:	4402      	add	r2, r0
 800b8ec:	4603      	mov	r3, r0
 800b8ee:	4293      	cmp	r3, r2
 800b8f0:	d100      	bne.n	800b8f4 <memset+0xa>
 800b8f2:	4770      	bx	lr
 800b8f4:	f803 1b01 	strb.w	r1, [r3], #1
 800b8f8:	e7f9      	b.n	800b8ee <memset+0x4>
 800b8fa:	0000      	movs	r0, r0
 800b8fc:	0000      	movs	r0, r0
	...

0800b900 <tan>:
 800b900:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b902:	ec51 0b10 	vmov	r0, r1, d0
 800b906:	4a14      	ldr	r2, [pc, #80]	; (800b958 <tan+0x58>)
 800b908:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b90c:	4293      	cmp	r3, r2
 800b90e:	dc05      	bgt.n	800b91c <tan+0x1c>
 800b910:	ed9f 1b0f 	vldr	d1, [pc, #60]	; 800b950 <tan+0x50>
 800b914:	2001      	movs	r0, #1
 800b916:	f001 fce3 	bl	800d2e0 <__kernel_tan>
 800b91a:	e009      	b.n	800b930 <tan+0x30>
 800b91c:	4a0f      	ldr	r2, [pc, #60]	; (800b95c <tan+0x5c>)
 800b91e:	4293      	cmp	r3, r2
 800b920:	dd09      	ble.n	800b936 <tan+0x36>
 800b922:	ee10 2a10 	vmov	r2, s0
 800b926:	460b      	mov	r3, r1
 800b928:	f7f4 fc52 	bl	80001d0 <__aeabi_dsub>
 800b92c:	ec41 0b10 	vmov	d0, r0, r1
 800b930:	b005      	add	sp, #20
 800b932:	f85d fb04 	ldr.w	pc, [sp], #4
 800b936:	4668      	mov	r0, sp
 800b938:	f000 feee 	bl	800c718 <__ieee754_rem_pio2>
 800b93c:	0040      	lsls	r0, r0, #1
 800b93e:	f000 0002 	and.w	r0, r0, #2
 800b942:	f1c0 0001 	rsb	r0, r0, #1
 800b946:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b94a:	ed9d 0b00 	vldr	d0, [sp]
 800b94e:	e7e2      	b.n	800b916 <tan+0x16>
	...
 800b958:	3fe921fb 	.word	0x3fe921fb
 800b95c:	7fefffff 	.word	0x7fefffff

0800b960 <pow>:
 800b960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b964:	ed2d 8b04 	vpush	{d8-d9}
 800b968:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 800bc3c <pow+0x2dc>
 800b96c:	b08d      	sub	sp, #52	; 0x34
 800b96e:	ec57 6b10 	vmov	r6, r7, d0
 800b972:	ec55 4b11 	vmov	r4, r5, d1
 800b976:	f000 f9bf 	bl	800bcf8 <__ieee754_pow>
 800b97a:	f999 3000 	ldrsb.w	r3, [r9]
 800b97e:	9300      	str	r3, [sp, #0]
 800b980:	3301      	adds	r3, #1
 800b982:	eeb0 8a40 	vmov.f32	s16, s0
 800b986:	eef0 8a60 	vmov.f32	s17, s1
 800b98a:	46c8      	mov	r8, r9
 800b98c:	d05f      	beq.n	800ba4e <pow+0xee>
 800b98e:	4622      	mov	r2, r4
 800b990:	462b      	mov	r3, r5
 800b992:	4620      	mov	r0, r4
 800b994:	4629      	mov	r1, r5
 800b996:	f7f5 f86d 	bl	8000a74 <__aeabi_dcmpun>
 800b99a:	4683      	mov	fp, r0
 800b99c:	2800      	cmp	r0, #0
 800b99e:	d156      	bne.n	800ba4e <pow+0xee>
 800b9a0:	4632      	mov	r2, r6
 800b9a2:	463b      	mov	r3, r7
 800b9a4:	4630      	mov	r0, r6
 800b9a6:	4639      	mov	r1, r7
 800b9a8:	f7f5 f864 	bl	8000a74 <__aeabi_dcmpun>
 800b9ac:	9001      	str	r0, [sp, #4]
 800b9ae:	b1e8      	cbz	r0, 800b9ec <pow+0x8c>
 800b9b0:	2200      	movs	r2, #0
 800b9b2:	2300      	movs	r3, #0
 800b9b4:	4620      	mov	r0, r4
 800b9b6:	4629      	mov	r1, r5
 800b9b8:	f7f5 f82a 	bl	8000a10 <__aeabi_dcmpeq>
 800b9bc:	2800      	cmp	r0, #0
 800b9be:	d046      	beq.n	800ba4e <pow+0xee>
 800b9c0:	2301      	movs	r3, #1
 800b9c2:	9302      	str	r3, [sp, #8]
 800b9c4:	4b96      	ldr	r3, [pc, #600]	; (800bc20 <pow+0x2c0>)
 800b9c6:	9303      	str	r3, [sp, #12]
 800b9c8:	4b96      	ldr	r3, [pc, #600]	; (800bc24 <pow+0x2c4>)
 800b9ca:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800b9ce:	2200      	movs	r2, #0
 800b9d0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b9d4:	9b00      	ldr	r3, [sp, #0]
 800b9d6:	2b02      	cmp	r3, #2
 800b9d8:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800b9dc:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800b9e0:	d033      	beq.n	800ba4a <pow+0xea>
 800b9e2:	a802      	add	r0, sp, #8
 800b9e4:	f001 fee0 	bl	800d7a8 <matherr>
 800b9e8:	bb48      	cbnz	r0, 800ba3e <pow+0xde>
 800b9ea:	e05d      	b.n	800baa8 <pow+0x148>
 800b9ec:	f04f 0a00 	mov.w	sl, #0
 800b9f0:	f04f 0b00 	mov.w	fp, #0
 800b9f4:	4652      	mov	r2, sl
 800b9f6:	465b      	mov	r3, fp
 800b9f8:	4630      	mov	r0, r6
 800b9fa:	4639      	mov	r1, r7
 800b9fc:	f7f5 f808 	bl	8000a10 <__aeabi_dcmpeq>
 800ba00:	ec4b ab19 	vmov	d9, sl, fp
 800ba04:	2800      	cmp	r0, #0
 800ba06:	d054      	beq.n	800bab2 <pow+0x152>
 800ba08:	4652      	mov	r2, sl
 800ba0a:	465b      	mov	r3, fp
 800ba0c:	4620      	mov	r0, r4
 800ba0e:	4629      	mov	r1, r5
 800ba10:	f7f4 fffe 	bl	8000a10 <__aeabi_dcmpeq>
 800ba14:	4680      	mov	r8, r0
 800ba16:	b318      	cbz	r0, 800ba60 <pow+0x100>
 800ba18:	2301      	movs	r3, #1
 800ba1a:	9302      	str	r3, [sp, #8]
 800ba1c:	4b80      	ldr	r3, [pc, #512]	; (800bc20 <pow+0x2c0>)
 800ba1e:	9303      	str	r3, [sp, #12]
 800ba20:	9b01      	ldr	r3, [sp, #4]
 800ba22:	930a      	str	r3, [sp, #40]	; 0x28
 800ba24:	9b00      	ldr	r3, [sp, #0]
 800ba26:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800ba2a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800ba2e:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d0d5      	beq.n	800b9e2 <pow+0x82>
 800ba36:	4b7b      	ldr	r3, [pc, #492]	; (800bc24 <pow+0x2c4>)
 800ba38:	2200      	movs	r2, #0
 800ba3a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ba3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ba40:	b11b      	cbz	r3, 800ba4a <pow+0xea>
 800ba42:	f7ff ff1d 	bl	800b880 <__errno>
 800ba46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ba48:	6003      	str	r3, [r0, #0]
 800ba4a:	ed9d 8b08 	vldr	d8, [sp, #32]
 800ba4e:	eeb0 0a48 	vmov.f32	s0, s16
 800ba52:	eef0 0a68 	vmov.f32	s1, s17
 800ba56:	b00d      	add	sp, #52	; 0x34
 800ba58:	ecbd 8b04 	vpop	{d8-d9}
 800ba5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba60:	ec45 4b10 	vmov	d0, r4, r5
 800ba64:	f001 fe11 	bl	800d68a <finite>
 800ba68:	2800      	cmp	r0, #0
 800ba6a:	d0f0      	beq.n	800ba4e <pow+0xee>
 800ba6c:	4652      	mov	r2, sl
 800ba6e:	465b      	mov	r3, fp
 800ba70:	4620      	mov	r0, r4
 800ba72:	4629      	mov	r1, r5
 800ba74:	f7f4 ffd6 	bl	8000a24 <__aeabi_dcmplt>
 800ba78:	2800      	cmp	r0, #0
 800ba7a:	d0e8      	beq.n	800ba4e <pow+0xee>
 800ba7c:	2301      	movs	r3, #1
 800ba7e:	9302      	str	r3, [sp, #8]
 800ba80:	4b67      	ldr	r3, [pc, #412]	; (800bc20 <pow+0x2c0>)
 800ba82:	9303      	str	r3, [sp, #12]
 800ba84:	f999 3000 	ldrsb.w	r3, [r9]
 800ba88:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800ba8c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800ba90:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800ba94:	b913      	cbnz	r3, 800ba9c <pow+0x13c>
 800ba96:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800ba9a:	e7a2      	b.n	800b9e2 <pow+0x82>
 800ba9c:	4962      	ldr	r1, [pc, #392]	; (800bc28 <pow+0x2c8>)
 800ba9e:	2000      	movs	r0, #0
 800baa0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800baa4:	2b02      	cmp	r3, #2
 800baa6:	d19c      	bne.n	800b9e2 <pow+0x82>
 800baa8:	f7ff feea 	bl	800b880 <__errno>
 800baac:	2321      	movs	r3, #33	; 0x21
 800baae:	6003      	str	r3, [r0, #0]
 800bab0:	e7c5      	b.n	800ba3e <pow+0xde>
 800bab2:	eeb0 0a48 	vmov.f32	s0, s16
 800bab6:	eef0 0a68 	vmov.f32	s1, s17
 800baba:	f001 fde6 	bl	800d68a <finite>
 800babe:	9000      	str	r0, [sp, #0]
 800bac0:	2800      	cmp	r0, #0
 800bac2:	f040 8081 	bne.w	800bbc8 <pow+0x268>
 800bac6:	ec47 6b10 	vmov	d0, r6, r7
 800baca:	f001 fdde 	bl	800d68a <finite>
 800bace:	2800      	cmp	r0, #0
 800bad0:	d07a      	beq.n	800bbc8 <pow+0x268>
 800bad2:	ec45 4b10 	vmov	d0, r4, r5
 800bad6:	f001 fdd8 	bl	800d68a <finite>
 800bada:	2800      	cmp	r0, #0
 800badc:	d074      	beq.n	800bbc8 <pow+0x268>
 800bade:	ec53 2b18 	vmov	r2, r3, d8
 800bae2:	ee18 0a10 	vmov	r0, s16
 800bae6:	4619      	mov	r1, r3
 800bae8:	f7f4 ffc4 	bl	8000a74 <__aeabi_dcmpun>
 800baec:	f999 9000 	ldrsb.w	r9, [r9]
 800baf0:	4b4b      	ldr	r3, [pc, #300]	; (800bc20 <pow+0x2c0>)
 800baf2:	b1b0      	cbz	r0, 800bb22 <pow+0x1c2>
 800baf4:	2201      	movs	r2, #1
 800baf6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bafa:	9b00      	ldr	r3, [sp, #0]
 800bafc:	930a      	str	r3, [sp, #40]	; 0x28
 800bafe:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800bb02:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800bb06:	f1b9 0f00 	cmp.w	r9, #0
 800bb0a:	d0c4      	beq.n	800ba96 <pow+0x136>
 800bb0c:	4652      	mov	r2, sl
 800bb0e:	465b      	mov	r3, fp
 800bb10:	4650      	mov	r0, sl
 800bb12:	4659      	mov	r1, fp
 800bb14:	f7f4 fe3e 	bl	8000794 <__aeabi_ddiv>
 800bb18:	f1b9 0f02 	cmp.w	r9, #2
 800bb1c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800bb20:	e7c1      	b.n	800baa6 <pow+0x146>
 800bb22:	2203      	movs	r2, #3
 800bb24:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bb28:	900a      	str	r0, [sp, #40]	; 0x28
 800bb2a:	4629      	mov	r1, r5
 800bb2c:	4620      	mov	r0, r4
 800bb2e:	2200      	movs	r2, #0
 800bb30:	4b3e      	ldr	r3, [pc, #248]	; (800bc2c <pow+0x2cc>)
 800bb32:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800bb36:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800bb3a:	f7f4 fd01 	bl	8000540 <__aeabi_dmul>
 800bb3e:	4604      	mov	r4, r0
 800bb40:	460d      	mov	r5, r1
 800bb42:	f1b9 0f00 	cmp.w	r9, #0
 800bb46:	d124      	bne.n	800bb92 <pow+0x232>
 800bb48:	4b39      	ldr	r3, [pc, #228]	; (800bc30 <pow+0x2d0>)
 800bb4a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800bb4e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800bb52:	4630      	mov	r0, r6
 800bb54:	4652      	mov	r2, sl
 800bb56:	465b      	mov	r3, fp
 800bb58:	4639      	mov	r1, r7
 800bb5a:	f7f4 ff63 	bl	8000a24 <__aeabi_dcmplt>
 800bb5e:	2800      	cmp	r0, #0
 800bb60:	d056      	beq.n	800bc10 <pow+0x2b0>
 800bb62:	ec45 4b10 	vmov	d0, r4, r5
 800bb66:	f001 fe2b 	bl	800d7c0 <rint>
 800bb6a:	4622      	mov	r2, r4
 800bb6c:	462b      	mov	r3, r5
 800bb6e:	ec51 0b10 	vmov	r0, r1, d0
 800bb72:	f7f4 ff4d 	bl	8000a10 <__aeabi_dcmpeq>
 800bb76:	b920      	cbnz	r0, 800bb82 <pow+0x222>
 800bb78:	4b2e      	ldr	r3, [pc, #184]	; (800bc34 <pow+0x2d4>)
 800bb7a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800bb7e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800bb82:	f998 3000 	ldrsb.w	r3, [r8]
 800bb86:	2b02      	cmp	r3, #2
 800bb88:	d142      	bne.n	800bc10 <pow+0x2b0>
 800bb8a:	f7ff fe79 	bl	800b880 <__errno>
 800bb8e:	2322      	movs	r3, #34	; 0x22
 800bb90:	e78d      	b.n	800baae <pow+0x14e>
 800bb92:	4b29      	ldr	r3, [pc, #164]	; (800bc38 <pow+0x2d8>)
 800bb94:	2200      	movs	r2, #0
 800bb96:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800bb9a:	4630      	mov	r0, r6
 800bb9c:	4652      	mov	r2, sl
 800bb9e:	465b      	mov	r3, fp
 800bba0:	4639      	mov	r1, r7
 800bba2:	f7f4 ff3f 	bl	8000a24 <__aeabi_dcmplt>
 800bba6:	2800      	cmp	r0, #0
 800bba8:	d0eb      	beq.n	800bb82 <pow+0x222>
 800bbaa:	ec45 4b10 	vmov	d0, r4, r5
 800bbae:	f001 fe07 	bl	800d7c0 <rint>
 800bbb2:	4622      	mov	r2, r4
 800bbb4:	462b      	mov	r3, r5
 800bbb6:	ec51 0b10 	vmov	r0, r1, d0
 800bbba:	f7f4 ff29 	bl	8000a10 <__aeabi_dcmpeq>
 800bbbe:	2800      	cmp	r0, #0
 800bbc0:	d1df      	bne.n	800bb82 <pow+0x222>
 800bbc2:	2200      	movs	r2, #0
 800bbc4:	4b18      	ldr	r3, [pc, #96]	; (800bc28 <pow+0x2c8>)
 800bbc6:	e7da      	b.n	800bb7e <pow+0x21e>
 800bbc8:	2200      	movs	r2, #0
 800bbca:	2300      	movs	r3, #0
 800bbcc:	ec51 0b18 	vmov	r0, r1, d8
 800bbd0:	f7f4 ff1e 	bl	8000a10 <__aeabi_dcmpeq>
 800bbd4:	2800      	cmp	r0, #0
 800bbd6:	f43f af3a 	beq.w	800ba4e <pow+0xee>
 800bbda:	ec47 6b10 	vmov	d0, r6, r7
 800bbde:	f001 fd54 	bl	800d68a <finite>
 800bbe2:	2800      	cmp	r0, #0
 800bbe4:	f43f af33 	beq.w	800ba4e <pow+0xee>
 800bbe8:	ec45 4b10 	vmov	d0, r4, r5
 800bbec:	f001 fd4d 	bl	800d68a <finite>
 800bbf0:	2800      	cmp	r0, #0
 800bbf2:	f43f af2c 	beq.w	800ba4e <pow+0xee>
 800bbf6:	2304      	movs	r3, #4
 800bbf8:	9302      	str	r3, [sp, #8]
 800bbfa:	4b09      	ldr	r3, [pc, #36]	; (800bc20 <pow+0x2c0>)
 800bbfc:	9303      	str	r3, [sp, #12]
 800bbfe:	2300      	movs	r3, #0
 800bc00:	930a      	str	r3, [sp, #40]	; 0x28
 800bc02:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800bc06:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800bc0a:	ed8d 9b08 	vstr	d9, [sp, #32]
 800bc0e:	e7b8      	b.n	800bb82 <pow+0x222>
 800bc10:	a802      	add	r0, sp, #8
 800bc12:	f001 fdc9 	bl	800d7a8 <matherr>
 800bc16:	2800      	cmp	r0, #0
 800bc18:	f47f af11 	bne.w	800ba3e <pow+0xde>
 800bc1c:	e7b5      	b.n	800bb8a <pow+0x22a>
 800bc1e:	bf00      	nop
 800bc20:	0800ef60 	.word	0x0800ef60
 800bc24:	3ff00000 	.word	0x3ff00000
 800bc28:	fff00000 	.word	0xfff00000
 800bc2c:	3fe00000 	.word	0x3fe00000
 800bc30:	47efffff 	.word	0x47efffff
 800bc34:	c7efffff 	.word	0xc7efffff
 800bc38:	7ff00000 	.word	0x7ff00000
 800bc3c:	200000a0 	.word	0x200000a0

0800bc40 <sqrt>:
 800bc40:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bc44:	ed2d 8b02 	vpush	{d8}
 800bc48:	b08b      	sub	sp, #44	; 0x2c
 800bc4a:	ec55 4b10 	vmov	r4, r5, d0
 800bc4e:	f000 ff55 	bl	800cafc <__ieee754_sqrt>
 800bc52:	4b26      	ldr	r3, [pc, #152]	; (800bcec <sqrt+0xac>)
 800bc54:	eeb0 8a40 	vmov.f32	s16, s0
 800bc58:	eef0 8a60 	vmov.f32	s17, s1
 800bc5c:	f993 6000 	ldrsb.w	r6, [r3]
 800bc60:	1c73      	adds	r3, r6, #1
 800bc62:	d02a      	beq.n	800bcba <sqrt+0x7a>
 800bc64:	4622      	mov	r2, r4
 800bc66:	462b      	mov	r3, r5
 800bc68:	4620      	mov	r0, r4
 800bc6a:	4629      	mov	r1, r5
 800bc6c:	f7f4 ff02 	bl	8000a74 <__aeabi_dcmpun>
 800bc70:	4607      	mov	r7, r0
 800bc72:	bb10      	cbnz	r0, 800bcba <sqrt+0x7a>
 800bc74:	f04f 0800 	mov.w	r8, #0
 800bc78:	f04f 0900 	mov.w	r9, #0
 800bc7c:	4642      	mov	r2, r8
 800bc7e:	464b      	mov	r3, r9
 800bc80:	4620      	mov	r0, r4
 800bc82:	4629      	mov	r1, r5
 800bc84:	f7f4 fece 	bl	8000a24 <__aeabi_dcmplt>
 800bc88:	b1b8      	cbz	r0, 800bcba <sqrt+0x7a>
 800bc8a:	2301      	movs	r3, #1
 800bc8c:	9300      	str	r3, [sp, #0]
 800bc8e:	4b18      	ldr	r3, [pc, #96]	; (800bcf0 <sqrt+0xb0>)
 800bc90:	9301      	str	r3, [sp, #4]
 800bc92:	9708      	str	r7, [sp, #32]
 800bc94:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800bc98:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800bc9c:	b9b6      	cbnz	r6, 800bccc <sqrt+0x8c>
 800bc9e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800bca2:	4668      	mov	r0, sp
 800bca4:	f001 fd80 	bl	800d7a8 <matherr>
 800bca8:	b1d0      	cbz	r0, 800bce0 <sqrt+0xa0>
 800bcaa:	9b08      	ldr	r3, [sp, #32]
 800bcac:	b11b      	cbz	r3, 800bcb6 <sqrt+0x76>
 800bcae:	f7ff fde7 	bl	800b880 <__errno>
 800bcb2:	9b08      	ldr	r3, [sp, #32]
 800bcb4:	6003      	str	r3, [r0, #0]
 800bcb6:	ed9d 8b06 	vldr	d8, [sp, #24]
 800bcba:	eeb0 0a48 	vmov.f32	s0, s16
 800bcbe:	eef0 0a68 	vmov.f32	s1, s17
 800bcc2:	b00b      	add	sp, #44	; 0x2c
 800bcc4:	ecbd 8b02 	vpop	{d8}
 800bcc8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bccc:	4642      	mov	r2, r8
 800bcce:	464b      	mov	r3, r9
 800bcd0:	4640      	mov	r0, r8
 800bcd2:	4649      	mov	r1, r9
 800bcd4:	f7f4 fd5e 	bl	8000794 <__aeabi_ddiv>
 800bcd8:	2e02      	cmp	r6, #2
 800bcda:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800bcde:	d1e0      	bne.n	800bca2 <sqrt+0x62>
 800bce0:	f7ff fdce 	bl	800b880 <__errno>
 800bce4:	2321      	movs	r3, #33	; 0x21
 800bce6:	6003      	str	r3, [r0, #0]
 800bce8:	e7df      	b.n	800bcaa <sqrt+0x6a>
 800bcea:	bf00      	nop
 800bcec:	200000a0 	.word	0x200000a0
 800bcf0:	0800ef64 	.word	0x0800ef64
 800bcf4:	00000000 	.word	0x00000000

0800bcf8 <__ieee754_pow>:
 800bcf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcfc:	b091      	sub	sp, #68	; 0x44
 800bcfe:	ed8d 1b00 	vstr	d1, [sp]
 800bd02:	e9dd 2900 	ldrd	r2, r9, [sp]
 800bd06:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800bd0a:	ea58 0302 	orrs.w	r3, r8, r2
 800bd0e:	ec57 6b10 	vmov	r6, r7, d0
 800bd12:	f000 84be 	beq.w	800c692 <__ieee754_pow+0x99a>
 800bd16:	4b7a      	ldr	r3, [pc, #488]	; (800bf00 <__ieee754_pow+0x208>)
 800bd18:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800bd1c:	429c      	cmp	r4, r3
 800bd1e:	463d      	mov	r5, r7
 800bd20:	ee10 aa10 	vmov	sl, s0
 800bd24:	dc09      	bgt.n	800bd3a <__ieee754_pow+0x42>
 800bd26:	d103      	bne.n	800bd30 <__ieee754_pow+0x38>
 800bd28:	b93e      	cbnz	r6, 800bd3a <__ieee754_pow+0x42>
 800bd2a:	45a0      	cmp	r8, r4
 800bd2c:	dc0d      	bgt.n	800bd4a <__ieee754_pow+0x52>
 800bd2e:	e001      	b.n	800bd34 <__ieee754_pow+0x3c>
 800bd30:	4598      	cmp	r8, r3
 800bd32:	dc02      	bgt.n	800bd3a <__ieee754_pow+0x42>
 800bd34:	4598      	cmp	r8, r3
 800bd36:	d10e      	bne.n	800bd56 <__ieee754_pow+0x5e>
 800bd38:	b16a      	cbz	r2, 800bd56 <__ieee754_pow+0x5e>
 800bd3a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800bd3e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800bd42:	ea54 030a 	orrs.w	r3, r4, sl
 800bd46:	f000 84a4 	beq.w	800c692 <__ieee754_pow+0x99a>
 800bd4a:	486e      	ldr	r0, [pc, #440]	; (800bf04 <__ieee754_pow+0x20c>)
 800bd4c:	b011      	add	sp, #68	; 0x44
 800bd4e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd52:	f001 bd2d 	b.w	800d7b0 <nan>
 800bd56:	2d00      	cmp	r5, #0
 800bd58:	da53      	bge.n	800be02 <__ieee754_pow+0x10a>
 800bd5a:	4b6b      	ldr	r3, [pc, #428]	; (800bf08 <__ieee754_pow+0x210>)
 800bd5c:	4598      	cmp	r8, r3
 800bd5e:	dc4d      	bgt.n	800bdfc <__ieee754_pow+0x104>
 800bd60:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800bd64:	4598      	cmp	r8, r3
 800bd66:	dd4c      	ble.n	800be02 <__ieee754_pow+0x10a>
 800bd68:	ea4f 5328 	mov.w	r3, r8, asr #20
 800bd6c:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800bd70:	2b14      	cmp	r3, #20
 800bd72:	dd26      	ble.n	800bdc2 <__ieee754_pow+0xca>
 800bd74:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800bd78:	fa22 f103 	lsr.w	r1, r2, r3
 800bd7c:	fa01 f303 	lsl.w	r3, r1, r3
 800bd80:	4293      	cmp	r3, r2
 800bd82:	d13e      	bne.n	800be02 <__ieee754_pow+0x10a>
 800bd84:	f001 0101 	and.w	r1, r1, #1
 800bd88:	f1c1 0b02 	rsb	fp, r1, #2
 800bd8c:	2a00      	cmp	r2, #0
 800bd8e:	d15b      	bne.n	800be48 <__ieee754_pow+0x150>
 800bd90:	4b5b      	ldr	r3, [pc, #364]	; (800bf00 <__ieee754_pow+0x208>)
 800bd92:	4598      	cmp	r8, r3
 800bd94:	d124      	bne.n	800bde0 <__ieee754_pow+0xe8>
 800bd96:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800bd9a:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800bd9e:	ea53 030a 	orrs.w	r3, r3, sl
 800bda2:	f000 8476 	beq.w	800c692 <__ieee754_pow+0x99a>
 800bda6:	4b59      	ldr	r3, [pc, #356]	; (800bf0c <__ieee754_pow+0x214>)
 800bda8:	429c      	cmp	r4, r3
 800bdaa:	dd2d      	ble.n	800be08 <__ieee754_pow+0x110>
 800bdac:	f1b9 0f00 	cmp.w	r9, #0
 800bdb0:	f280 8473 	bge.w	800c69a <__ieee754_pow+0x9a2>
 800bdb4:	2000      	movs	r0, #0
 800bdb6:	2100      	movs	r1, #0
 800bdb8:	ec41 0b10 	vmov	d0, r0, r1
 800bdbc:	b011      	add	sp, #68	; 0x44
 800bdbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdc2:	2a00      	cmp	r2, #0
 800bdc4:	d13e      	bne.n	800be44 <__ieee754_pow+0x14c>
 800bdc6:	f1c3 0314 	rsb	r3, r3, #20
 800bdca:	fa48 f103 	asr.w	r1, r8, r3
 800bdce:	fa01 f303 	lsl.w	r3, r1, r3
 800bdd2:	4543      	cmp	r3, r8
 800bdd4:	f040 8469 	bne.w	800c6aa <__ieee754_pow+0x9b2>
 800bdd8:	f001 0101 	and.w	r1, r1, #1
 800bddc:	f1c1 0b02 	rsb	fp, r1, #2
 800bde0:	4b4b      	ldr	r3, [pc, #300]	; (800bf10 <__ieee754_pow+0x218>)
 800bde2:	4598      	cmp	r8, r3
 800bde4:	d118      	bne.n	800be18 <__ieee754_pow+0x120>
 800bde6:	f1b9 0f00 	cmp.w	r9, #0
 800bdea:	f280 845a 	bge.w	800c6a2 <__ieee754_pow+0x9aa>
 800bdee:	4948      	ldr	r1, [pc, #288]	; (800bf10 <__ieee754_pow+0x218>)
 800bdf0:	4632      	mov	r2, r6
 800bdf2:	463b      	mov	r3, r7
 800bdf4:	2000      	movs	r0, #0
 800bdf6:	f7f4 fccd 	bl	8000794 <__aeabi_ddiv>
 800bdfa:	e7dd      	b.n	800bdb8 <__ieee754_pow+0xc0>
 800bdfc:	f04f 0b02 	mov.w	fp, #2
 800be00:	e7c4      	b.n	800bd8c <__ieee754_pow+0x94>
 800be02:	f04f 0b00 	mov.w	fp, #0
 800be06:	e7c1      	b.n	800bd8c <__ieee754_pow+0x94>
 800be08:	f1b9 0f00 	cmp.w	r9, #0
 800be0c:	dad2      	bge.n	800bdb4 <__ieee754_pow+0xbc>
 800be0e:	e9dd 0300 	ldrd	r0, r3, [sp]
 800be12:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800be16:	e7cf      	b.n	800bdb8 <__ieee754_pow+0xc0>
 800be18:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800be1c:	d106      	bne.n	800be2c <__ieee754_pow+0x134>
 800be1e:	4632      	mov	r2, r6
 800be20:	463b      	mov	r3, r7
 800be22:	4610      	mov	r0, r2
 800be24:	4619      	mov	r1, r3
 800be26:	f7f4 fb8b 	bl	8000540 <__aeabi_dmul>
 800be2a:	e7c5      	b.n	800bdb8 <__ieee754_pow+0xc0>
 800be2c:	4b39      	ldr	r3, [pc, #228]	; (800bf14 <__ieee754_pow+0x21c>)
 800be2e:	4599      	cmp	r9, r3
 800be30:	d10a      	bne.n	800be48 <__ieee754_pow+0x150>
 800be32:	2d00      	cmp	r5, #0
 800be34:	db08      	blt.n	800be48 <__ieee754_pow+0x150>
 800be36:	ec47 6b10 	vmov	d0, r6, r7
 800be3a:	b011      	add	sp, #68	; 0x44
 800be3c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be40:	f000 be5c 	b.w	800cafc <__ieee754_sqrt>
 800be44:	f04f 0b00 	mov.w	fp, #0
 800be48:	ec47 6b10 	vmov	d0, r6, r7
 800be4c:	f001 fc14 	bl	800d678 <fabs>
 800be50:	ec51 0b10 	vmov	r0, r1, d0
 800be54:	f1ba 0f00 	cmp.w	sl, #0
 800be58:	d127      	bne.n	800beaa <__ieee754_pow+0x1b2>
 800be5a:	b124      	cbz	r4, 800be66 <__ieee754_pow+0x16e>
 800be5c:	4b2c      	ldr	r3, [pc, #176]	; (800bf10 <__ieee754_pow+0x218>)
 800be5e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800be62:	429a      	cmp	r2, r3
 800be64:	d121      	bne.n	800beaa <__ieee754_pow+0x1b2>
 800be66:	f1b9 0f00 	cmp.w	r9, #0
 800be6a:	da05      	bge.n	800be78 <__ieee754_pow+0x180>
 800be6c:	4602      	mov	r2, r0
 800be6e:	460b      	mov	r3, r1
 800be70:	2000      	movs	r0, #0
 800be72:	4927      	ldr	r1, [pc, #156]	; (800bf10 <__ieee754_pow+0x218>)
 800be74:	f7f4 fc8e 	bl	8000794 <__aeabi_ddiv>
 800be78:	2d00      	cmp	r5, #0
 800be7a:	da9d      	bge.n	800bdb8 <__ieee754_pow+0xc0>
 800be7c:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800be80:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800be84:	ea54 030b 	orrs.w	r3, r4, fp
 800be88:	d108      	bne.n	800be9c <__ieee754_pow+0x1a4>
 800be8a:	4602      	mov	r2, r0
 800be8c:	460b      	mov	r3, r1
 800be8e:	4610      	mov	r0, r2
 800be90:	4619      	mov	r1, r3
 800be92:	f7f4 f99d 	bl	80001d0 <__aeabi_dsub>
 800be96:	4602      	mov	r2, r0
 800be98:	460b      	mov	r3, r1
 800be9a:	e7ac      	b.n	800bdf6 <__ieee754_pow+0xfe>
 800be9c:	f1bb 0f01 	cmp.w	fp, #1
 800bea0:	d18a      	bne.n	800bdb8 <__ieee754_pow+0xc0>
 800bea2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bea6:	4619      	mov	r1, r3
 800bea8:	e786      	b.n	800bdb8 <__ieee754_pow+0xc0>
 800beaa:	0fed      	lsrs	r5, r5, #31
 800beac:	1e6b      	subs	r3, r5, #1
 800beae:	930d      	str	r3, [sp, #52]	; 0x34
 800beb0:	ea5b 0303 	orrs.w	r3, fp, r3
 800beb4:	d102      	bne.n	800bebc <__ieee754_pow+0x1c4>
 800beb6:	4632      	mov	r2, r6
 800beb8:	463b      	mov	r3, r7
 800beba:	e7e8      	b.n	800be8e <__ieee754_pow+0x196>
 800bebc:	4b16      	ldr	r3, [pc, #88]	; (800bf18 <__ieee754_pow+0x220>)
 800bebe:	4598      	cmp	r8, r3
 800bec0:	f340 80fe 	ble.w	800c0c0 <__ieee754_pow+0x3c8>
 800bec4:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800bec8:	4598      	cmp	r8, r3
 800beca:	dd0a      	ble.n	800bee2 <__ieee754_pow+0x1ea>
 800becc:	4b0f      	ldr	r3, [pc, #60]	; (800bf0c <__ieee754_pow+0x214>)
 800bece:	429c      	cmp	r4, r3
 800bed0:	dc0d      	bgt.n	800beee <__ieee754_pow+0x1f6>
 800bed2:	f1b9 0f00 	cmp.w	r9, #0
 800bed6:	f6bf af6d 	bge.w	800bdb4 <__ieee754_pow+0xbc>
 800beda:	a307      	add	r3, pc, #28	; (adr r3, 800bef8 <__ieee754_pow+0x200>)
 800bedc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bee0:	e79f      	b.n	800be22 <__ieee754_pow+0x12a>
 800bee2:	4b0e      	ldr	r3, [pc, #56]	; (800bf1c <__ieee754_pow+0x224>)
 800bee4:	429c      	cmp	r4, r3
 800bee6:	ddf4      	ble.n	800bed2 <__ieee754_pow+0x1da>
 800bee8:	4b09      	ldr	r3, [pc, #36]	; (800bf10 <__ieee754_pow+0x218>)
 800beea:	429c      	cmp	r4, r3
 800beec:	dd18      	ble.n	800bf20 <__ieee754_pow+0x228>
 800beee:	f1b9 0f00 	cmp.w	r9, #0
 800bef2:	dcf2      	bgt.n	800beda <__ieee754_pow+0x1e2>
 800bef4:	e75e      	b.n	800bdb4 <__ieee754_pow+0xbc>
 800bef6:	bf00      	nop
 800bef8:	8800759c 	.word	0x8800759c
 800befc:	7e37e43c 	.word	0x7e37e43c
 800bf00:	7ff00000 	.word	0x7ff00000
 800bf04:	0800ef68 	.word	0x0800ef68
 800bf08:	433fffff 	.word	0x433fffff
 800bf0c:	3fefffff 	.word	0x3fefffff
 800bf10:	3ff00000 	.word	0x3ff00000
 800bf14:	3fe00000 	.word	0x3fe00000
 800bf18:	41e00000 	.word	0x41e00000
 800bf1c:	3feffffe 	.word	0x3feffffe
 800bf20:	2200      	movs	r2, #0
 800bf22:	4b63      	ldr	r3, [pc, #396]	; (800c0b0 <__ieee754_pow+0x3b8>)
 800bf24:	f7f4 f954 	bl	80001d0 <__aeabi_dsub>
 800bf28:	a355      	add	r3, pc, #340	; (adr r3, 800c080 <__ieee754_pow+0x388>)
 800bf2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf2e:	4604      	mov	r4, r0
 800bf30:	460d      	mov	r5, r1
 800bf32:	f7f4 fb05 	bl	8000540 <__aeabi_dmul>
 800bf36:	a354      	add	r3, pc, #336	; (adr r3, 800c088 <__ieee754_pow+0x390>)
 800bf38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf3c:	4606      	mov	r6, r0
 800bf3e:	460f      	mov	r7, r1
 800bf40:	4620      	mov	r0, r4
 800bf42:	4629      	mov	r1, r5
 800bf44:	f7f4 fafc 	bl	8000540 <__aeabi_dmul>
 800bf48:	2200      	movs	r2, #0
 800bf4a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bf4e:	4b59      	ldr	r3, [pc, #356]	; (800c0b4 <__ieee754_pow+0x3bc>)
 800bf50:	4620      	mov	r0, r4
 800bf52:	4629      	mov	r1, r5
 800bf54:	f7f4 faf4 	bl	8000540 <__aeabi_dmul>
 800bf58:	4602      	mov	r2, r0
 800bf5a:	460b      	mov	r3, r1
 800bf5c:	a14c      	add	r1, pc, #304	; (adr r1, 800c090 <__ieee754_pow+0x398>)
 800bf5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bf62:	f7f4 f935 	bl	80001d0 <__aeabi_dsub>
 800bf66:	4622      	mov	r2, r4
 800bf68:	462b      	mov	r3, r5
 800bf6a:	f7f4 fae9 	bl	8000540 <__aeabi_dmul>
 800bf6e:	4602      	mov	r2, r0
 800bf70:	460b      	mov	r3, r1
 800bf72:	2000      	movs	r0, #0
 800bf74:	4950      	ldr	r1, [pc, #320]	; (800c0b8 <__ieee754_pow+0x3c0>)
 800bf76:	f7f4 f92b 	bl	80001d0 <__aeabi_dsub>
 800bf7a:	4622      	mov	r2, r4
 800bf7c:	462b      	mov	r3, r5
 800bf7e:	4680      	mov	r8, r0
 800bf80:	4689      	mov	r9, r1
 800bf82:	4620      	mov	r0, r4
 800bf84:	4629      	mov	r1, r5
 800bf86:	f7f4 fadb 	bl	8000540 <__aeabi_dmul>
 800bf8a:	4602      	mov	r2, r0
 800bf8c:	460b      	mov	r3, r1
 800bf8e:	4640      	mov	r0, r8
 800bf90:	4649      	mov	r1, r9
 800bf92:	f7f4 fad5 	bl	8000540 <__aeabi_dmul>
 800bf96:	a340      	add	r3, pc, #256	; (adr r3, 800c098 <__ieee754_pow+0x3a0>)
 800bf98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf9c:	f7f4 fad0 	bl	8000540 <__aeabi_dmul>
 800bfa0:	4602      	mov	r2, r0
 800bfa2:	460b      	mov	r3, r1
 800bfa4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bfa8:	f7f4 f912 	bl	80001d0 <__aeabi_dsub>
 800bfac:	4602      	mov	r2, r0
 800bfae:	460b      	mov	r3, r1
 800bfb0:	4604      	mov	r4, r0
 800bfb2:	460d      	mov	r5, r1
 800bfb4:	4630      	mov	r0, r6
 800bfb6:	4639      	mov	r1, r7
 800bfb8:	f7f4 f90c 	bl	80001d4 <__adddf3>
 800bfbc:	2000      	movs	r0, #0
 800bfbe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bfc2:	4632      	mov	r2, r6
 800bfc4:	463b      	mov	r3, r7
 800bfc6:	f7f4 f903 	bl	80001d0 <__aeabi_dsub>
 800bfca:	4602      	mov	r2, r0
 800bfcc:	460b      	mov	r3, r1
 800bfce:	4620      	mov	r0, r4
 800bfd0:	4629      	mov	r1, r5
 800bfd2:	f7f4 f8fd 	bl	80001d0 <__aeabi_dsub>
 800bfd6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bfd8:	f10b 33ff 	add.w	r3, fp, #4294967295
 800bfdc:	4313      	orrs	r3, r2
 800bfde:	4606      	mov	r6, r0
 800bfe0:	460f      	mov	r7, r1
 800bfe2:	f040 81eb 	bne.w	800c3bc <__ieee754_pow+0x6c4>
 800bfe6:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 800c0a0 <__ieee754_pow+0x3a8>
 800bfea:	e9dd 4500 	ldrd	r4, r5, [sp]
 800bfee:	2400      	movs	r4, #0
 800bff0:	4622      	mov	r2, r4
 800bff2:	462b      	mov	r3, r5
 800bff4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bff8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800bffc:	f7f4 f8e8 	bl	80001d0 <__aeabi_dsub>
 800c000:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c004:	f7f4 fa9c 	bl	8000540 <__aeabi_dmul>
 800c008:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c00c:	4680      	mov	r8, r0
 800c00e:	4689      	mov	r9, r1
 800c010:	4630      	mov	r0, r6
 800c012:	4639      	mov	r1, r7
 800c014:	f7f4 fa94 	bl	8000540 <__aeabi_dmul>
 800c018:	4602      	mov	r2, r0
 800c01a:	460b      	mov	r3, r1
 800c01c:	4640      	mov	r0, r8
 800c01e:	4649      	mov	r1, r9
 800c020:	f7f4 f8d8 	bl	80001d4 <__adddf3>
 800c024:	4622      	mov	r2, r4
 800c026:	462b      	mov	r3, r5
 800c028:	4680      	mov	r8, r0
 800c02a:	4689      	mov	r9, r1
 800c02c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c030:	f7f4 fa86 	bl	8000540 <__aeabi_dmul>
 800c034:	460b      	mov	r3, r1
 800c036:	4604      	mov	r4, r0
 800c038:	460d      	mov	r5, r1
 800c03a:	4602      	mov	r2, r0
 800c03c:	4649      	mov	r1, r9
 800c03e:	4640      	mov	r0, r8
 800c040:	e9cd 4500 	strd	r4, r5, [sp]
 800c044:	f7f4 f8c6 	bl	80001d4 <__adddf3>
 800c048:	4b1c      	ldr	r3, [pc, #112]	; (800c0bc <__ieee754_pow+0x3c4>)
 800c04a:	4299      	cmp	r1, r3
 800c04c:	4606      	mov	r6, r0
 800c04e:	460f      	mov	r7, r1
 800c050:	468b      	mov	fp, r1
 800c052:	f340 82f7 	ble.w	800c644 <__ieee754_pow+0x94c>
 800c056:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800c05a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800c05e:	4303      	orrs	r3, r0
 800c060:	f000 81ea 	beq.w	800c438 <__ieee754_pow+0x740>
 800c064:	a310      	add	r3, pc, #64	; (adr r3, 800c0a8 <__ieee754_pow+0x3b0>)
 800c066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c06a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c06e:	f7f4 fa67 	bl	8000540 <__aeabi_dmul>
 800c072:	a30d      	add	r3, pc, #52	; (adr r3, 800c0a8 <__ieee754_pow+0x3b0>)
 800c074:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c078:	e6d5      	b.n	800be26 <__ieee754_pow+0x12e>
 800c07a:	bf00      	nop
 800c07c:	f3af 8000 	nop.w
 800c080:	60000000 	.word	0x60000000
 800c084:	3ff71547 	.word	0x3ff71547
 800c088:	f85ddf44 	.word	0xf85ddf44
 800c08c:	3e54ae0b 	.word	0x3e54ae0b
 800c090:	55555555 	.word	0x55555555
 800c094:	3fd55555 	.word	0x3fd55555
 800c098:	652b82fe 	.word	0x652b82fe
 800c09c:	3ff71547 	.word	0x3ff71547
 800c0a0:	00000000 	.word	0x00000000
 800c0a4:	bff00000 	.word	0xbff00000
 800c0a8:	8800759c 	.word	0x8800759c
 800c0ac:	7e37e43c 	.word	0x7e37e43c
 800c0b0:	3ff00000 	.word	0x3ff00000
 800c0b4:	3fd00000 	.word	0x3fd00000
 800c0b8:	3fe00000 	.word	0x3fe00000
 800c0bc:	408fffff 	.word	0x408fffff
 800c0c0:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800c0c4:	f04f 0200 	mov.w	r2, #0
 800c0c8:	da05      	bge.n	800c0d6 <__ieee754_pow+0x3de>
 800c0ca:	4bd3      	ldr	r3, [pc, #844]	; (800c418 <__ieee754_pow+0x720>)
 800c0cc:	f7f4 fa38 	bl	8000540 <__aeabi_dmul>
 800c0d0:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800c0d4:	460c      	mov	r4, r1
 800c0d6:	1523      	asrs	r3, r4, #20
 800c0d8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c0dc:	4413      	add	r3, r2
 800c0de:	9309      	str	r3, [sp, #36]	; 0x24
 800c0e0:	4bce      	ldr	r3, [pc, #824]	; (800c41c <__ieee754_pow+0x724>)
 800c0e2:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800c0e6:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800c0ea:	429c      	cmp	r4, r3
 800c0ec:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800c0f0:	dd08      	ble.n	800c104 <__ieee754_pow+0x40c>
 800c0f2:	4bcb      	ldr	r3, [pc, #812]	; (800c420 <__ieee754_pow+0x728>)
 800c0f4:	429c      	cmp	r4, r3
 800c0f6:	f340 815e 	ble.w	800c3b6 <__ieee754_pow+0x6be>
 800c0fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c0fc:	3301      	adds	r3, #1
 800c0fe:	9309      	str	r3, [sp, #36]	; 0x24
 800c100:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800c104:	f04f 0a00 	mov.w	sl, #0
 800c108:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800c10c:	930c      	str	r3, [sp, #48]	; 0x30
 800c10e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c110:	4bc4      	ldr	r3, [pc, #784]	; (800c424 <__ieee754_pow+0x72c>)
 800c112:	4413      	add	r3, r2
 800c114:	ed93 7b00 	vldr	d7, [r3]
 800c118:	4629      	mov	r1, r5
 800c11a:	ec53 2b17 	vmov	r2, r3, d7
 800c11e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c122:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800c126:	f7f4 f853 	bl	80001d0 <__aeabi_dsub>
 800c12a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800c12e:	4606      	mov	r6, r0
 800c130:	460f      	mov	r7, r1
 800c132:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c136:	f7f4 f84d 	bl	80001d4 <__adddf3>
 800c13a:	4602      	mov	r2, r0
 800c13c:	460b      	mov	r3, r1
 800c13e:	2000      	movs	r0, #0
 800c140:	49b9      	ldr	r1, [pc, #740]	; (800c428 <__ieee754_pow+0x730>)
 800c142:	f7f4 fb27 	bl	8000794 <__aeabi_ddiv>
 800c146:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800c14a:	4602      	mov	r2, r0
 800c14c:	460b      	mov	r3, r1
 800c14e:	4630      	mov	r0, r6
 800c150:	4639      	mov	r1, r7
 800c152:	f7f4 f9f5 	bl	8000540 <__aeabi_dmul>
 800c156:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c15a:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800c15e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800c162:	2300      	movs	r3, #0
 800c164:	9302      	str	r3, [sp, #8]
 800c166:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c16a:	106d      	asrs	r5, r5, #1
 800c16c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800c170:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800c174:	2200      	movs	r2, #0
 800c176:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800c17a:	4640      	mov	r0, r8
 800c17c:	4649      	mov	r1, r9
 800c17e:	4614      	mov	r4, r2
 800c180:	461d      	mov	r5, r3
 800c182:	f7f4 f9dd 	bl	8000540 <__aeabi_dmul>
 800c186:	4602      	mov	r2, r0
 800c188:	460b      	mov	r3, r1
 800c18a:	4630      	mov	r0, r6
 800c18c:	4639      	mov	r1, r7
 800c18e:	f7f4 f81f 	bl	80001d0 <__aeabi_dsub>
 800c192:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c196:	4606      	mov	r6, r0
 800c198:	460f      	mov	r7, r1
 800c19a:	4620      	mov	r0, r4
 800c19c:	4629      	mov	r1, r5
 800c19e:	f7f4 f817 	bl	80001d0 <__aeabi_dsub>
 800c1a2:	4602      	mov	r2, r0
 800c1a4:	460b      	mov	r3, r1
 800c1a6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c1aa:	f7f4 f811 	bl	80001d0 <__aeabi_dsub>
 800c1ae:	4642      	mov	r2, r8
 800c1b0:	464b      	mov	r3, r9
 800c1b2:	f7f4 f9c5 	bl	8000540 <__aeabi_dmul>
 800c1b6:	4602      	mov	r2, r0
 800c1b8:	460b      	mov	r3, r1
 800c1ba:	4630      	mov	r0, r6
 800c1bc:	4639      	mov	r1, r7
 800c1be:	f7f4 f807 	bl	80001d0 <__aeabi_dsub>
 800c1c2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800c1c6:	f7f4 f9bb 	bl	8000540 <__aeabi_dmul>
 800c1ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c1ce:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c1d2:	4610      	mov	r0, r2
 800c1d4:	4619      	mov	r1, r3
 800c1d6:	f7f4 f9b3 	bl	8000540 <__aeabi_dmul>
 800c1da:	a37b      	add	r3, pc, #492	; (adr r3, 800c3c8 <__ieee754_pow+0x6d0>)
 800c1dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1e0:	4604      	mov	r4, r0
 800c1e2:	460d      	mov	r5, r1
 800c1e4:	f7f4 f9ac 	bl	8000540 <__aeabi_dmul>
 800c1e8:	a379      	add	r3, pc, #484	; (adr r3, 800c3d0 <__ieee754_pow+0x6d8>)
 800c1ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1ee:	f7f3 fff1 	bl	80001d4 <__adddf3>
 800c1f2:	4622      	mov	r2, r4
 800c1f4:	462b      	mov	r3, r5
 800c1f6:	f7f4 f9a3 	bl	8000540 <__aeabi_dmul>
 800c1fa:	a377      	add	r3, pc, #476	; (adr r3, 800c3d8 <__ieee754_pow+0x6e0>)
 800c1fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c200:	f7f3 ffe8 	bl	80001d4 <__adddf3>
 800c204:	4622      	mov	r2, r4
 800c206:	462b      	mov	r3, r5
 800c208:	f7f4 f99a 	bl	8000540 <__aeabi_dmul>
 800c20c:	a374      	add	r3, pc, #464	; (adr r3, 800c3e0 <__ieee754_pow+0x6e8>)
 800c20e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c212:	f7f3 ffdf 	bl	80001d4 <__adddf3>
 800c216:	4622      	mov	r2, r4
 800c218:	462b      	mov	r3, r5
 800c21a:	f7f4 f991 	bl	8000540 <__aeabi_dmul>
 800c21e:	a372      	add	r3, pc, #456	; (adr r3, 800c3e8 <__ieee754_pow+0x6f0>)
 800c220:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c224:	f7f3 ffd6 	bl	80001d4 <__adddf3>
 800c228:	4622      	mov	r2, r4
 800c22a:	462b      	mov	r3, r5
 800c22c:	f7f4 f988 	bl	8000540 <__aeabi_dmul>
 800c230:	a36f      	add	r3, pc, #444	; (adr r3, 800c3f0 <__ieee754_pow+0x6f8>)
 800c232:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c236:	f7f3 ffcd 	bl	80001d4 <__adddf3>
 800c23a:	4622      	mov	r2, r4
 800c23c:	4606      	mov	r6, r0
 800c23e:	460f      	mov	r7, r1
 800c240:	462b      	mov	r3, r5
 800c242:	4620      	mov	r0, r4
 800c244:	4629      	mov	r1, r5
 800c246:	f7f4 f97b 	bl	8000540 <__aeabi_dmul>
 800c24a:	4602      	mov	r2, r0
 800c24c:	460b      	mov	r3, r1
 800c24e:	4630      	mov	r0, r6
 800c250:	4639      	mov	r1, r7
 800c252:	f7f4 f975 	bl	8000540 <__aeabi_dmul>
 800c256:	4642      	mov	r2, r8
 800c258:	4604      	mov	r4, r0
 800c25a:	460d      	mov	r5, r1
 800c25c:	464b      	mov	r3, r9
 800c25e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c262:	f7f3 ffb7 	bl	80001d4 <__adddf3>
 800c266:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c26a:	f7f4 f969 	bl	8000540 <__aeabi_dmul>
 800c26e:	4622      	mov	r2, r4
 800c270:	462b      	mov	r3, r5
 800c272:	f7f3 ffaf 	bl	80001d4 <__adddf3>
 800c276:	4642      	mov	r2, r8
 800c278:	4606      	mov	r6, r0
 800c27a:	460f      	mov	r7, r1
 800c27c:	464b      	mov	r3, r9
 800c27e:	4640      	mov	r0, r8
 800c280:	4649      	mov	r1, r9
 800c282:	f7f4 f95d 	bl	8000540 <__aeabi_dmul>
 800c286:	2200      	movs	r2, #0
 800c288:	4b68      	ldr	r3, [pc, #416]	; (800c42c <__ieee754_pow+0x734>)
 800c28a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800c28e:	f7f3 ffa1 	bl	80001d4 <__adddf3>
 800c292:	4632      	mov	r2, r6
 800c294:	463b      	mov	r3, r7
 800c296:	f7f3 ff9d 	bl	80001d4 <__adddf3>
 800c29a:	9802      	ldr	r0, [sp, #8]
 800c29c:	460d      	mov	r5, r1
 800c29e:	4604      	mov	r4, r0
 800c2a0:	4602      	mov	r2, r0
 800c2a2:	460b      	mov	r3, r1
 800c2a4:	4640      	mov	r0, r8
 800c2a6:	4649      	mov	r1, r9
 800c2a8:	f7f4 f94a 	bl	8000540 <__aeabi_dmul>
 800c2ac:	2200      	movs	r2, #0
 800c2ae:	4680      	mov	r8, r0
 800c2b0:	4689      	mov	r9, r1
 800c2b2:	4b5e      	ldr	r3, [pc, #376]	; (800c42c <__ieee754_pow+0x734>)
 800c2b4:	4620      	mov	r0, r4
 800c2b6:	4629      	mov	r1, r5
 800c2b8:	f7f3 ff8a 	bl	80001d0 <__aeabi_dsub>
 800c2bc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800c2c0:	f7f3 ff86 	bl	80001d0 <__aeabi_dsub>
 800c2c4:	4602      	mov	r2, r0
 800c2c6:	460b      	mov	r3, r1
 800c2c8:	4630      	mov	r0, r6
 800c2ca:	4639      	mov	r1, r7
 800c2cc:	f7f3 ff80 	bl	80001d0 <__aeabi_dsub>
 800c2d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c2d4:	f7f4 f934 	bl	8000540 <__aeabi_dmul>
 800c2d8:	4622      	mov	r2, r4
 800c2da:	4606      	mov	r6, r0
 800c2dc:	460f      	mov	r7, r1
 800c2de:	462b      	mov	r3, r5
 800c2e0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c2e4:	f7f4 f92c 	bl	8000540 <__aeabi_dmul>
 800c2e8:	4602      	mov	r2, r0
 800c2ea:	460b      	mov	r3, r1
 800c2ec:	4630      	mov	r0, r6
 800c2ee:	4639      	mov	r1, r7
 800c2f0:	f7f3 ff70 	bl	80001d4 <__adddf3>
 800c2f4:	4606      	mov	r6, r0
 800c2f6:	460f      	mov	r7, r1
 800c2f8:	4602      	mov	r2, r0
 800c2fa:	460b      	mov	r3, r1
 800c2fc:	4640      	mov	r0, r8
 800c2fe:	4649      	mov	r1, r9
 800c300:	f7f3 ff68 	bl	80001d4 <__adddf3>
 800c304:	9802      	ldr	r0, [sp, #8]
 800c306:	a33c      	add	r3, pc, #240	; (adr r3, 800c3f8 <__ieee754_pow+0x700>)
 800c308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c30c:	4604      	mov	r4, r0
 800c30e:	460d      	mov	r5, r1
 800c310:	f7f4 f916 	bl	8000540 <__aeabi_dmul>
 800c314:	4642      	mov	r2, r8
 800c316:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c31a:	464b      	mov	r3, r9
 800c31c:	4620      	mov	r0, r4
 800c31e:	4629      	mov	r1, r5
 800c320:	f7f3 ff56 	bl	80001d0 <__aeabi_dsub>
 800c324:	4602      	mov	r2, r0
 800c326:	460b      	mov	r3, r1
 800c328:	4630      	mov	r0, r6
 800c32a:	4639      	mov	r1, r7
 800c32c:	f7f3 ff50 	bl	80001d0 <__aeabi_dsub>
 800c330:	a333      	add	r3, pc, #204	; (adr r3, 800c400 <__ieee754_pow+0x708>)
 800c332:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c336:	f7f4 f903 	bl	8000540 <__aeabi_dmul>
 800c33a:	a333      	add	r3, pc, #204	; (adr r3, 800c408 <__ieee754_pow+0x710>)
 800c33c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c340:	4606      	mov	r6, r0
 800c342:	460f      	mov	r7, r1
 800c344:	4620      	mov	r0, r4
 800c346:	4629      	mov	r1, r5
 800c348:	f7f4 f8fa 	bl	8000540 <__aeabi_dmul>
 800c34c:	4602      	mov	r2, r0
 800c34e:	460b      	mov	r3, r1
 800c350:	4630      	mov	r0, r6
 800c352:	4639      	mov	r1, r7
 800c354:	f7f3 ff3e 	bl	80001d4 <__adddf3>
 800c358:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c35a:	4b35      	ldr	r3, [pc, #212]	; (800c430 <__ieee754_pow+0x738>)
 800c35c:	4413      	add	r3, r2
 800c35e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c362:	f7f3 ff37 	bl	80001d4 <__adddf3>
 800c366:	4604      	mov	r4, r0
 800c368:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c36a:	460d      	mov	r5, r1
 800c36c:	f7f4 f87e 	bl	800046c <__aeabi_i2d>
 800c370:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c372:	4b30      	ldr	r3, [pc, #192]	; (800c434 <__ieee754_pow+0x73c>)
 800c374:	4413      	add	r3, r2
 800c376:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c37a:	4606      	mov	r6, r0
 800c37c:	460f      	mov	r7, r1
 800c37e:	4622      	mov	r2, r4
 800c380:	462b      	mov	r3, r5
 800c382:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c386:	f7f3 ff25 	bl	80001d4 <__adddf3>
 800c38a:	4642      	mov	r2, r8
 800c38c:	464b      	mov	r3, r9
 800c38e:	f7f3 ff21 	bl	80001d4 <__adddf3>
 800c392:	4632      	mov	r2, r6
 800c394:	463b      	mov	r3, r7
 800c396:	f7f3 ff1d 	bl	80001d4 <__adddf3>
 800c39a:	9802      	ldr	r0, [sp, #8]
 800c39c:	4632      	mov	r2, r6
 800c39e:	463b      	mov	r3, r7
 800c3a0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c3a4:	f7f3 ff14 	bl	80001d0 <__aeabi_dsub>
 800c3a8:	4642      	mov	r2, r8
 800c3aa:	464b      	mov	r3, r9
 800c3ac:	f7f3 ff10 	bl	80001d0 <__aeabi_dsub>
 800c3b0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c3b4:	e607      	b.n	800bfc6 <__ieee754_pow+0x2ce>
 800c3b6:	f04f 0a01 	mov.w	sl, #1
 800c3ba:	e6a5      	b.n	800c108 <__ieee754_pow+0x410>
 800c3bc:	ed9f 7b14 	vldr	d7, [pc, #80]	; 800c410 <__ieee754_pow+0x718>
 800c3c0:	e613      	b.n	800bfea <__ieee754_pow+0x2f2>
 800c3c2:	bf00      	nop
 800c3c4:	f3af 8000 	nop.w
 800c3c8:	4a454eef 	.word	0x4a454eef
 800c3cc:	3fca7e28 	.word	0x3fca7e28
 800c3d0:	93c9db65 	.word	0x93c9db65
 800c3d4:	3fcd864a 	.word	0x3fcd864a
 800c3d8:	a91d4101 	.word	0xa91d4101
 800c3dc:	3fd17460 	.word	0x3fd17460
 800c3e0:	518f264d 	.word	0x518f264d
 800c3e4:	3fd55555 	.word	0x3fd55555
 800c3e8:	db6fabff 	.word	0xdb6fabff
 800c3ec:	3fdb6db6 	.word	0x3fdb6db6
 800c3f0:	33333303 	.word	0x33333303
 800c3f4:	3fe33333 	.word	0x3fe33333
 800c3f8:	e0000000 	.word	0xe0000000
 800c3fc:	3feec709 	.word	0x3feec709
 800c400:	dc3a03fd 	.word	0xdc3a03fd
 800c404:	3feec709 	.word	0x3feec709
 800c408:	145b01f5 	.word	0x145b01f5
 800c40c:	be3e2fe0 	.word	0xbe3e2fe0
 800c410:	00000000 	.word	0x00000000
 800c414:	3ff00000 	.word	0x3ff00000
 800c418:	43400000 	.word	0x43400000
 800c41c:	0003988e 	.word	0x0003988e
 800c420:	000bb679 	.word	0x000bb679
 800c424:	0800ef70 	.word	0x0800ef70
 800c428:	3ff00000 	.word	0x3ff00000
 800c42c:	40080000 	.word	0x40080000
 800c430:	0800ef90 	.word	0x0800ef90
 800c434:	0800ef80 	.word	0x0800ef80
 800c438:	a3b4      	add	r3, pc, #720	; (adr r3, 800c70c <__ieee754_pow+0xa14>)
 800c43a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c43e:	4640      	mov	r0, r8
 800c440:	4649      	mov	r1, r9
 800c442:	f7f3 fec7 	bl	80001d4 <__adddf3>
 800c446:	4622      	mov	r2, r4
 800c448:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c44c:	462b      	mov	r3, r5
 800c44e:	4630      	mov	r0, r6
 800c450:	4639      	mov	r1, r7
 800c452:	f7f3 febd 	bl	80001d0 <__aeabi_dsub>
 800c456:	4602      	mov	r2, r0
 800c458:	460b      	mov	r3, r1
 800c45a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c45e:	f7f4 faff 	bl	8000a60 <__aeabi_dcmpgt>
 800c462:	2800      	cmp	r0, #0
 800c464:	f47f adfe 	bne.w	800c064 <__ieee754_pow+0x36c>
 800c468:	4aa3      	ldr	r2, [pc, #652]	; (800c6f8 <__ieee754_pow+0xa00>)
 800c46a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c46e:	4293      	cmp	r3, r2
 800c470:	f340 810a 	ble.w	800c688 <__ieee754_pow+0x990>
 800c474:	151b      	asrs	r3, r3, #20
 800c476:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800c47a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800c47e:	fa4a f303 	asr.w	r3, sl, r3
 800c482:	445b      	add	r3, fp
 800c484:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800c488:	4e9c      	ldr	r6, [pc, #624]	; (800c6fc <__ieee754_pow+0xa04>)
 800c48a:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800c48e:	4116      	asrs	r6, r2
 800c490:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800c494:	2000      	movs	r0, #0
 800c496:	ea23 0106 	bic.w	r1, r3, r6
 800c49a:	f1c2 0214 	rsb	r2, r2, #20
 800c49e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800c4a2:	fa4a fa02 	asr.w	sl, sl, r2
 800c4a6:	f1bb 0f00 	cmp.w	fp, #0
 800c4aa:	4602      	mov	r2, r0
 800c4ac:	460b      	mov	r3, r1
 800c4ae:	4620      	mov	r0, r4
 800c4b0:	4629      	mov	r1, r5
 800c4b2:	bfb8      	it	lt
 800c4b4:	f1ca 0a00 	rsblt	sl, sl, #0
 800c4b8:	f7f3 fe8a 	bl	80001d0 <__aeabi_dsub>
 800c4bc:	e9cd 0100 	strd	r0, r1, [sp]
 800c4c0:	4642      	mov	r2, r8
 800c4c2:	464b      	mov	r3, r9
 800c4c4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c4c8:	f7f3 fe84 	bl	80001d4 <__adddf3>
 800c4cc:	2000      	movs	r0, #0
 800c4ce:	a378      	add	r3, pc, #480	; (adr r3, 800c6b0 <__ieee754_pow+0x9b8>)
 800c4d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4d4:	4604      	mov	r4, r0
 800c4d6:	460d      	mov	r5, r1
 800c4d8:	f7f4 f832 	bl	8000540 <__aeabi_dmul>
 800c4dc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c4e0:	4606      	mov	r6, r0
 800c4e2:	460f      	mov	r7, r1
 800c4e4:	4620      	mov	r0, r4
 800c4e6:	4629      	mov	r1, r5
 800c4e8:	f7f3 fe72 	bl	80001d0 <__aeabi_dsub>
 800c4ec:	4602      	mov	r2, r0
 800c4ee:	460b      	mov	r3, r1
 800c4f0:	4640      	mov	r0, r8
 800c4f2:	4649      	mov	r1, r9
 800c4f4:	f7f3 fe6c 	bl	80001d0 <__aeabi_dsub>
 800c4f8:	a36f      	add	r3, pc, #444	; (adr r3, 800c6b8 <__ieee754_pow+0x9c0>)
 800c4fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4fe:	f7f4 f81f 	bl	8000540 <__aeabi_dmul>
 800c502:	a36f      	add	r3, pc, #444	; (adr r3, 800c6c0 <__ieee754_pow+0x9c8>)
 800c504:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c508:	4680      	mov	r8, r0
 800c50a:	4689      	mov	r9, r1
 800c50c:	4620      	mov	r0, r4
 800c50e:	4629      	mov	r1, r5
 800c510:	f7f4 f816 	bl	8000540 <__aeabi_dmul>
 800c514:	4602      	mov	r2, r0
 800c516:	460b      	mov	r3, r1
 800c518:	4640      	mov	r0, r8
 800c51a:	4649      	mov	r1, r9
 800c51c:	f7f3 fe5a 	bl	80001d4 <__adddf3>
 800c520:	4604      	mov	r4, r0
 800c522:	460d      	mov	r5, r1
 800c524:	4602      	mov	r2, r0
 800c526:	460b      	mov	r3, r1
 800c528:	4630      	mov	r0, r6
 800c52a:	4639      	mov	r1, r7
 800c52c:	f7f3 fe52 	bl	80001d4 <__adddf3>
 800c530:	4632      	mov	r2, r6
 800c532:	463b      	mov	r3, r7
 800c534:	4680      	mov	r8, r0
 800c536:	4689      	mov	r9, r1
 800c538:	f7f3 fe4a 	bl	80001d0 <__aeabi_dsub>
 800c53c:	4602      	mov	r2, r0
 800c53e:	460b      	mov	r3, r1
 800c540:	4620      	mov	r0, r4
 800c542:	4629      	mov	r1, r5
 800c544:	f7f3 fe44 	bl	80001d0 <__aeabi_dsub>
 800c548:	4642      	mov	r2, r8
 800c54a:	4606      	mov	r6, r0
 800c54c:	460f      	mov	r7, r1
 800c54e:	464b      	mov	r3, r9
 800c550:	4640      	mov	r0, r8
 800c552:	4649      	mov	r1, r9
 800c554:	f7f3 fff4 	bl	8000540 <__aeabi_dmul>
 800c558:	a35b      	add	r3, pc, #364	; (adr r3, 800c6c8 <__ieee754_pow+0x9d0>)
 800c55a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c55e:	4604      	mov	r4, r0
 800c560:	460d      	mov	r5, r1
 800c562:	f7f3 ffed 	bl	8000540 <__aeabi_dmul>
 800c566:	a35a      	add	r3, pc, #360	; (adr r3, 800c6d0 <__ieee754_pow+0x9d8>)
 800c568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c56c:	f7f3 fe30 	bl	80001d0 <__aeabi_dsub>
 800c570:	4622      	mov	r2, r4
 800c572:	462b      	mov	r3, r5
 800c574:	f7f3 ffe4 	bl	8000540 <__aeabi_dmul>
 800c578:	a357      	add	r3, pc, #348	; (adr r3, 800c6d8 <__ieee754_pow+0x9e0>)
 800c57a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c57e:	f7f3 fe29 	bl	80001d4 <__adddf3>
 800c582:	4622      	mov	r2, r4
 800c584:	462b      	mov	r3, r5
 800c586:	f7f3 ffdb 	bl	8000540 <__aeabi_dmul>
 800c58a:	a355      	add	r3, pc, #340	; (adr r3, 800c6e0 <__ieee754_pow+0x9e8>)
 800c58c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c590:	f7f3 fe1e 	bl	80001d0 <__aeabi_dsub>
 800c594:	4622      	mov	r2, r4
 800c596:	462b      	mov	r3, r5
 800c598:	f7f3 ffd2 	bl	8000540 <__aeabi_dmul>
 800c59c:	a352      	add	r3, pc, #328	; (adr r3, 800c6e8 <__ieee754_pow+0x9f0>)
 800c59e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5a2:	f7f3 fe17 	bl	80001d4 <__adddf3>
 800c5a6:	4622      	mov	r2, r4
 800c5a8:	462b      	mov	r3, r5
 800c5aa:	f7f3 ffc9 	bl	8000540 <__aeabi_dmul>
 800c5ae:	4602      	mov	r2, r0
 800c5b0:	460b      	mov	r3, r1
 800c5b2:	4640      	mov	r0, r8
 800c5b4:	4649      	mov	r1, r9
 800c5b6:	f7f3 fe0b 	bl	80001d0 <__aeabi_dsub>
 800c5ba:	4604      	mov	r4, r0
 800c5bc:	460d      	mov	r5, r1
 800c5be:	4602      	mov	r2, r0
 800c5c0:	460b      	mov	r3, r1
 800c5c2:	4640      	mov	r0, r8
 800c5c4:	4649      	mov	r1, r9
 800c5c6:	f7f3 ffbb 	bl	8000540 <__aeabi_dmul>
 800c5ca:	2200      	movs	r2, #0
 800c5cc:	e9cd 0100 	strd	r0, r1, [sp]
 800c5d0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c5d4:	4620      	mov	r0, r4
 800c5d6:	4629      	mov	r1, r5
 800c5d8:	f7f3 fdfa 	bl	80001d0 <__aeabi_dsub>
 800c5dc:	4602      	mov	r2, r0
 800c5de:	460b      	mov	r3, r1
 800c5e0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c5e4:	f7f4 f8d6 	bl	8000794 <__aeabi_ddiv>
 800c5e8:	4632      	mov	r2, r6
 800c5ea:	4604      	mov	r4, r0
 800c5ec:	460d      	mov	r5, r1
 800c5ee:	463b      	mov	r3, r7
 800c5f0:	4640      	mov	r0, r8
 800c5f2:	4649      	mov	r1, r9
 800c5f4:	f7f3 ffa4 	bl	8000540 <__aeabi_dmul>
 800c5f8:	4632      	mov	r2, r6
 800c5fa:	463b      	mov	r3, r7
 800c5fc:	f7f3 fdea 	bl	80001d4 <__adddf3>
 800c600:	4602      	mov	r2, r0
 800c602:	460b      	mov	r3, r1
 800c604:	4620      	mov	r0, r4
 800c606:	4629      	mov	r1, r5
 800c608:	f7f3 fde2 	bl	80001d0 <__aeabi_dsub>
 800c60c:	4642      	mov	r2, r8
 800c60e:	464b      	mov	r3, r9
 800c610:	f7f3 fdde 	bl	80001d0 <__aeabi_dsub>
 800c614:	4602      	mov	r2, r0
 800c616:	460b      	mov	r3, r1
 800c618:	2000      	movs	r0, #0
 800c61a:	4939      	ldr	r1, [pc, #228]	; (800c700 <__ieee754_pow+0xa08>)
 800c61c:	f7f3 fdd8 	bl	80001d0 <__aeabi_dsub>
 800c620:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800c624:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800c628:	4602      	mov	r2, r0
 800c62a:	460b      	mov	r3, r1
 800c62c:	da2f      	bge.n	800c68e <__ieee754_pow+0x996>
 800c62e:	4650      	mov	r0, sl
 800c630:	ec43 2b10 	vmov	d0, r2, r3
 800c634:	f001 f948 	bl	800d8c8 <scalbn>
 800c638:	ec51 0b10 	vmov	r0, r1, d0
 800c63c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c640:	f7ff bbf1 	b.w	800be26 <__ieee754_pow+0x12e>
 800c644:	4b2f      	ldr	r3, [pc, #188]	; (800c704 <__ieee754_pow+0xa0c>)
 800c646:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800c64a:	429e      	cmp	r6, r3
 800c64c:	f77f af0c 	ble.w	800c468 <__ieee754_pow+0x770>
 800c650:	4b2d      	ldr	r3, [pc, #180]	; (800c708 <__ieee754_pow+0xa10>)
 800c652:	440b      	add	r3, r1
 800c654:	4303      	orrs	r3, r0
 800c656:	d00b      	beq.n	800c670 <__ieee754_pow+0x978>
 800c658:	a325      	add	r3, pc, #148	; (adr r3, 800c6f0 <__ieee754_pow+0x9f8>)
 800c65a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c65e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c662:	f7f3 ff6d 	bl	8000540 <__aeabi_dmul>
 800c666:	a322      	add	r3, pc, #136	; (adr r3, 800c6f0 <__ieee754_pow+0x9f8>)
 800c668:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c66c:	f7ff bbdb 	b.w	800be26 <__ieee754_pow+0x12e>
 800c670:	4622      	mov	r2, r4
 800c672:	462b      	mov	r3, r5
 800c674:	f7f3 fdac 	bl	80001d0 <__aeabi_dsub>
 800c678:	4642      	mov	r2, r8
 800c67a:	464b      	mov	r3, r9
 800c67c:	f7f4 f9e6 	bl	8000a4c <__aeabi_dcmpge>
 800c680:	2800      	cmp	r0, #0
 800c682:	f43f aef1 	beq.w	800c468 <__ieee754_pow+0x770>
 800c686:	e7e7      	b.n	800c658 <__ieee754_pow+0x960>
 800c688:	f04f 0a00 	mov.w	sl, #0
 800c68c:	e718      	b.n	800c4c0 <__ieee754_pow+0x7c8>
 800c68e:	4621      	mov	r1, r4
 800c690:	e7d4      	b.n	800c63c <__ieee754_pow+0x944>
 800c692:	2000      	movs	r0, #0
 800c694:	491a      	ldr	r1, [pc, #104]	; (800c700 <__ieee754_pow+0xa08>)
 800c696:	f7ff bb8f 	b.w	800bdb8 <__ieee754_pow+0xc0>
 800c69a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c69e:	f7ff bb8b 	b.w	800bdb8 <__ieee754_pow+0xc0>
 800c6a2:	4630      	mov	r0, r6
 800c6a4:	4639      	mov	r1, r7
 800c6a6:	f7ff bb87 	b.w	800bdb8 <__ieee754_pow+0xc0>
 800c6aa:	4693      	mov	fp, r2
 800c6ac:	f7ff bb98 	b.w	800bde0 <__ieee754_pow+0xe8>
 800c6b0:	00000000 	.word	0x00000000
 800c6b4:	3fe62e43 	.word	0x3fe62e43
 800c6b8:	fefa39ef 	.word	0xfefa39ef
 800c6bc:	3fe62e42 	.word	0x3fe62e42
 800c6c0:	0ca86c39 	.word	0x0ca86c39
 800c6c4:	be205c61 	.word	0xbe205c61
 800c6c8:	72bea4d0 	.word	0x72bea4d0
 800c6cc:	3e663769 	.word	0x3e663769
 800c6d0:	c5d26bf1 	.word	0xc5d26bf1
 800c6d4:	3ebbbd41 	.word	0x3ebbbd41
 800c6d8:	af25de2c 	.word	0xaf25de2c
 800c6dc:	3f11566a 	.word	0x3f11566a
 800c6e0:	16bebd93 	.word	0x16bebd93
 800c6e4:	3f66c16c 	.word	0x3f66c16c
 800c6e8:	5555553e 	.word	0x5555553e
 800c6ec:	3fc55555 	.word	0x3fc55555
 800c6f0:	c2f8f359 	.word	0xc2f8f359
 800c6f4:	01a56e1f 	.word	0x01a56e1f
 800c6f8:	3fe00000 	.word	0x3fe00000
 800c6fc:	000fffff 	.word	0x000fffff
 800c700:	3ff00000 	.word	0x3ff00000
 800c704:	4090cbff 	.word	0x4090cbff
 800c708:	3f6f3400 	.word	0x3f6f3400
 800c70c:	652b82fe 	.word	0x652b82fe
 800c710:	3c971547 	.word	0x3c971547
 800c714:	00000000 	.word	0x00000000

0800c718 <__ieee754_rem_pio2>:
 800c718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c71c:	ec57 6b10 	vmov	r6, r7, d0
 800c720:	4bc3      	ldr	r3, [pc, #780]	; (800ca30 <__ieee754_rem_pio2+0x318>)
 800c722:	b08d      	sub	sp, #52	; 0x34
 800c724:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800c728:	4598      	cmp	r8, r3
 800c72a:	4604      	mov	r4, r0
 800c72c:	9704      	str	r7, [sp, #16]
 800c72e:	dc07      	bgt.n	800c740 <__ieee754_rem_pio2+0x28>
 800c730:	2200      	movs	r2, #0
 800c732:	2300      	movs	r3, #0
 800c734:	ed84 0b00 	vstr	d0, [r4]
 800c738:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800c73c:	2500      	movs	r5, #0
 800c73e:	e027      	b.n	800c790 <__ieee754_rem_pio2+0x78>
 800c740:	4bbc      	ldr	r3, [pc, #752]	; (800ca34 <__ieee754_rem_pio2+0x31c>)
 800c742:	4598      	cmp	r8, r3
 800c744:	dc75      	bgt.n	800c832 <__ieee754_rem_pio2+0x11a>
 800c746:	9b04      	ldr	r3, [sp, #16]
 800c748:	4dbb      	ldr	r5, [pc, #748]	; (800ca38 <__ieee754_rem_pio2+0x320>)
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	ee10 0a10 	vmov	r0, s0
 800c750:	a3a9      	add	r3, pc, #676	; (adr r3, 800c9f8 <__ieee754_rem_pio2+0x2e0>)
 800c752:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c756:	4639      	mov	r1, r7
 800c758:	dd36      	ble.n	800c7c8 <__ieee754_rem_pio2+0xb0>
 800c75a:	f7f3 fd39 	bl	80001d0 <__aeabi_dsub>
 800c75e:	45a8      	cmp	r8, r5
 800c760:	4606      	mov	r6, r0
 800c762:	460f      	mov	r7, r1
 800c764:	d018      	beq.n	800c798 <__ieee754_rem_pio2+0x80>
 800c766:	a3a6      	add	r3, pc, #664	; (adr r3, 800ca00 <__ieee754_rem_pio2+0x2e8>)
 800c768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c76c:	f7f3 fd30 	bl	80001d0 <__aeabi_dsub>
 800c770:	4602      	mov	r2, r0
 800c772:	460b      	mov	r3, r1
 800c774:	e9c4 2300 	strd	r2, r3, [r4]
 800c778:	4630      	mov	r0, r6
 800c77a:	4639      	mov	r1, r7
 800c77c:	f7f3 fd28 	bl	80001d0 <__aeabi_dsub>
 800c780:	a39f      	add	r3, pc, #636	; (adr r3, 800ca00 <__ieee754_rem_pio2+0x2e8>)
 800c782:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c786:	f7f3 fd23 	bl	80001d0 <__aeabi_dsub>
 800c78a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c78e:	2501      	movs	r5, #1
 800c790:	4628      	mov	r0, r5
 800c792:	b00d      	add	sp, #52	; 0x34
 800c794:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c798:	a39b      	add	r3, pc, #620	; (adr r3, 800ca08 <__ieee754_rem_pio2+0x2f0>)
 800c79a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c79e:	f7f3 fd17 	bl	80001d0 <__aeabi_dsub>
 800c7a2:	a39b      	add	r3, pc, #620	; (adr r3, 800ca10 <__ieee754_rem_pio2+0x2f8>)
 800c7a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7a8:	4606      	mov	r6, r0
 800c7aa:	460f      	mov	r7, r1
 800c7ac:	f7f3 fd10 	bl	80001d0 <__aeabi_dsub>
 800c7b0:	4602      	mov	r2, r0
 800c7b2:	460b      	mov	r3, r1
 800c7b4:	e9c4 2300 	strd	r2, r3, [r4]
 800c7b8:	4630      	mov	r0, r6
 800c7ba:	4639      	mov	r1, r7
 800c7bc:	f7f3 fd08 	bl	80001d0 <__aeabi_dsub>
 800c7c0:	a393      	add	r3, pc, #588	; (adr r3, 800ca10 <__ieee754_rem_pio2+0x2f8>)
 800c7c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7c6:	e7de      	b.n	800c786 <__ieee754_rem_pio2+0x6e>
 800c7c8:	f7f3 fd04 	bl	80001d4 <__adddf3>
 800c7cc:	45a8      	cmp	r8, r5
 800c7ce:	4606      	mov	r6, r0
 800c7d0:	460f      	mov	r7, r1
 800c7d2:	d016      	beq.n	800c802 <__ieee754_rem_pio2+0xea>
 800c7d4:	a38a      	add	r3, pc, #552	; (adr r3, 800ca00 <__ieee754_rem_pio2+0x2e8>)
 800c7d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7da:	f7f3 fcfb 	bl	80001d4 <__adddf3>
 800c7de:	4602      	mov	r2, r0
 800c7e0:	460b      	mov	r3, r1
 800c7e2:	e9c4 2300 	strd	r2, r3, [r4]
 800c7e6:	4630      	mov	r0, r6
 800c7e8:	4639      	mov	r1, r7
 800c7ea:	f7f3 fcf1 	bl	80001d0 <__aeabi_dsub>
 800c7ee:	a384      	add	r3, pc, #528	; (adr r3, 800ca00 <__ieee754_rem_pio2+0x2e8>)
 800c7f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7f4:	f7f3 fcee 	bl	80001d4 <__adddf3>
 800c7f8:	f04f 35ff 	mov.w	r5, #4294967295
 800c7fc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c800:	e7c6      	b.n	800c790 <__ieee754_rem_pio2+0x78>
 800c802:	a381      	add	r3, pc, #516	; (adr r3, 800ca08 <__ieee754_rem_pio2+0x2f0>)
 800c804:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c808:	f7f3 fce4 	bl	80001d4 <__adddf3>
 800c80c:	a380      	add	r3, pc, #512	; (adr r3, 800ca10 <__ieee754_rem_pio2+0x2f8>)
 800c80e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c812:	4606      	mov	r6, r0
 800c814:	460f      	mov	r7, r1
 800c816:	f7f3 fcdd 	bl	80001d4 <__adddf3>
 800c81a:	4602      	mov	r2, r0
 800c81c:	460b      	mov	r3, r1
 800c81e:	e9c4 2300 	strd	r2, r3, [r4]
 800c822:	4630      	mov	r0, r6
 800c824:	4639      	mov	r1, r7
 800c826:	f7f3 fcd3 	bl	80001d0 <__aeabi_dsub>
 800c82a:	a379      	add	r3, pc, #484	; (adr r3, 800ca10 <__ieee754_rem_pio2+0x2f8>)
 800c82c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c830:	e7e0      	b.n	800c7f4 <__ieee754_rem_pio2+0xdc>
 800c832:	4b82      	ldr	r3, [pc, #520]	; (800ca3c <__ieee754_rem_pio2+0x324>)
 800c834:	4598      	cmp	r8, r3
 800c836:	f300 80d0 	bgt.w	800c9da <__ieee754_rem_pio2+0x2c2>
 800c83a:	f000 ff1d 	bl	800d678 <fabs>
 800c83e:	ec57 6b10 	vmov	r6, r7, d0
 800c842:	ee10 0a10 	vmov	r0, s0
 800c846:	a374      	add	r3, pc, #464	; (adr r3, 800ca18 <__ieee754_rem_pio2+0x300>)
 800c848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c84c:	4639      	mov	r1, r7
 800c84e:	f7f3 fe77 	bl	8000540 <__aeabi_dmul>
 800c852:	2200      	movs	r2, #0
 800c854:	4b7a      	ldr	r3, [pc, #488]	; (800ca40 <__ieee754_rem_pio2+0x328>)
 800c856:	f7f3 fcbd 	bl	80001d4 <__adddf3>
 800c85a:	f7f4 f921 	bl	8000aa0 <__aeabi_d2iz>
 800c85e:	4605      	mov	r5, r0
 800c860:	f7f3 fe04 	bl	800046c <__aeabi_i2d>
 800c864:	a364      	add	r3, pc, #400	; (adr r3, 800c9f8 <__ieee754_rem_pio2+0x2e0>)
 800c866:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c86a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c86e:	f7f3 fe67 	bl	8000540 <__aeabi_dmul>
 800c872:	4602      	mov	r2, r0
 800c874:	460b      	mov	r3, r1
 800c876:	4630      	mov	r0, r6
 800c878:	4639      	mov	r1, r7
 800c87a:	f7f3 fca9 	bl	80001d0 <__aeabi_dsub>
 800c87e:	a360      	add	r3, pc, #384	; (adr r3, 800ca00 <__ieee754_rem_pio2+0x2e8>)
 800c880:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c884:	4682      	mov	sl, r0
 800c886:	468b      	mov	fp, r1
 800c888:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c88c:	f7f3 fe58 	bl	8000540 <__aeabi_dmul>
 800c890:	2d1f      	cmp	r5, #31
 800c892:	4606      	mov	r6, r0
 800c894:	460f      	mov	r7, r1
 800c896:	dc0c      	bgt.n	800c8b2 <__ieee754_rem_pio2+0x19a>
 800c898:	1e6a      	subs	r2, r5, #1
 800c89a:	4b6a      	ldr	r3, [pc, #424]	; (800ca44 <__ieee754_rem_pio2+0x32c>)
 800c89c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c8a0:	4543      	cmp	r3, r8
 800c8a2:	d006      	beq.n	800c8b2 <__ieee754_rem_pio2+0x19a>
 800c8a4:	4632      	mov	r2, r6
 800c8a6:	463b      	mov	r3, r7
 800c8a8:	4650      	mov	r0, sl
 800c8aa:	4659      	mov	r1, fp
 800c8ac:	f7f3 fc90 	bl	80001d0 <__aeabi_dsub>
 800c8b0:	e00e      	b.n	800c8d0 <__ieee754_rem_pio2+0x1b8>
 800c8b2:	4632      	mov	r2, r6
 800c8b4:	463b      	mov	r3, r7
 800c8b6:	4650      	mov	r0, sl
 800c8b8:	4659      	mov	r1, fp
 800c8ba:	f7f3 fc89 	bl	80001d0 <__aeabi_dsub>
 800c8be:	ea4f 5328 	mov.w	r3, r8, asr #20
 800c8c2:	9305      	str	r3, [sp, #20]
 800c8c4:	9a05      	ldr	r2, [sp, #20]
 800c8c6:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c8ca:	1ad3      	subs	r3, r2, r3
 800c8cc:	2b10      	cmp	r3, #16
 800c8ce:	dc02      	bgt.n	800c8d6 <__ieee754_rem_pio2+0x1be>
 800c8d0:	e9c4 0100 	strd	r0, r1, [r4]
 800c8d4:	e039      	b.n	800c94a <__ieee754_rem_pio2+0x232>
 800c8d6:	a34c      	add	r3, pc, #304	; (adr r3, 800ca08 <__ieee754_rem_pio2+0x2f0>)
 800c8d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c8e0:	f7f3 fe2e 	bl	8000540 <__aeabi_dmul>
 800c8e4:	4606      	mov	r6, r0
 800c8e6:	460f      	mov	r7, r1
 800c8e8:	4602      	mov	r2, r0
 800c8ea:	460b      	mov	r3, r1
 800c8ec:	4650      	mov	r0, sl
 800c8ee:	4659      	mov	r1, fp
 800c8f0:	f7f3 fc6e 	bl	80001d0 <__aeabi_dsub>
 800c8f4:	4602      	mov	r2, r0
 800c8f6:	460b      	mov	r3, r1
 800c8f8:	4680      	mov	r8, r0
 800c8fa:	4689      	mov	r9, r1
 800c8fc:	4650      	mov	r0, sl
 800c8fe:	4659      	mov	r1, fp
 800c900:	f7f3 fc66 	bl	80001d0 <__aeabi_dsub>
 800c904:	4632      	mov	r2, r6
 800c906:	463b      	mov	r3, r7
 800c908:	f7f3 fc62 	bl	80001d0 <__aeabi_dsub>
 800c90c:	a340      	add	r3, pc, #256	; (adr r3, 800ca10 <__ieee754_rem_pio2+0x2f8>)
 800c90e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c912:	4606      	mov	r6, r0
 800c914:	460f      	mov	r7, r1
 800c916:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c91a:	f7f3 fe11 	bl	8000540 <__aeabi_dmul>
 800c91e:	4632      	mov	r2, r6
 800c920:	463b      	mov	r3, r7
 800c922:	f7f3 fc55 	bl	80001d0 <__aeabi_dsub>
 800c926:	4602      	mov	r2, r0
 800c928:	460b      	mov	r3, r1
 800c92a:	4606      	mov	r6, r0
 800c92c:	460f      	mov	r7, r1
 800c92e:	4640      	mov	r0, r8
 800c930:	4649      	mov	r1, r9
 800c932:	f7f3 fc4d 	bl	80001d0 <__aeabi_dsub>
 800c936:	9a05      	ldr	r2, [sp, #20]
 800c938:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c93c:	1ad3      	subs	r3, r2, r3
 800c93e:	2b31      	cmp	r3, #49	; 0x31
 800c940:	dc20      	bgt.n	800c984 <__ieee754_rem_pio2+0x26c>
 800c942:	e9c4 0100 	strd	r0, r1, [r4]
 800c946:	46c2      	mov	sl, r8
 800c948:	46cb      	mov	fp, r9
 800c94a:	e9d4 8900 	ldrd	r8, r9, [r4]
 800c94e:	4650      	mov	r0, sl
 800c950:	4642      	mov	r2, r8
 800c952:	464b      	mov	r3, r9
 800c954:	4659      	mov	r1, fp
 800c956:	f7f3 fc3b 	bl	80001d0 <__aeabi_dsub>
 800c95a:	463b      	mov	r3, r7
 800c95c:	4632      	mov	r2, r6
 800c95e:	f7f3 fc37 	bl	80001d0 <__aeabi_dsub>
 800c962:	9b04      	ldr	r3, [sp, #16]
 800c964:	2b00      	cmp	r3, #0
 800c966:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c96a:	f6bf af11 	bge.w	800c790 <__ieee754_rem_pio2+0x78>
 800c96e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800c972:	6063      	str	r3, [r4, #4]
 800c974:	f8c4 8000 	str.w	r8, [r4]
 800c978:	60a0      	str	r0, [r4, #8]
 800c97a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c97e:	60e3      	str	r3, [r4, #12]
 800c980:	426d      	negs	r5, r5
 800c982:	e705      	b.n	800c790 <__ieee754_rem_pio2+0x78>
 800c984:	a326      	add	r3, pc, #152	; (adr r3, 800ca20 <__ieee754_rem_pio2+0x308>)
 800c986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c98a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c98e:	f7f3 fdd7 	bl	8000540 <__aeabi_dmul>
 800c992:	4606      	mov	r6, r0
 800c994:	460f      	mov	r7, r1
 800c996:	4602      	mov	r2, r0
 800c998:	460b      	mov	r3, r1
 800c99a:	4640      	mov	r0, r8
 800c99c:	4649      	mov	r1, r9
 800c99e:	f7f3 fc17 	bl	80001d0 <__aeabi_dsub>
 800c9a2:	4602      	mov	r2, r0
 800c9a4:	460b      	mov	r3, r1
 800c9a6:	4682      	mov	sl, r0
 800c9a8:	468b      	mov	fp, r1
 800c9aa:	4640      	mov	r0, r8
 800c9ac:	4649      	mov	r1, r9
 800c9ae:	f7f3 fc0f 	bl	80001d0 <__aeabi_dsub>
 800c9b2:	4632      	mov	r2, r6
 800c9b4:	463b      	mov	r3, r7
 800c9b6:	f7f3 fc0b 	bl	80001d0 <__aeabi_dsub>
 800c9ba:	a31b      	add	r3, pc, #108	; (adr r3, 800ca28 <__ieee754_rem_pio2+0x310>)
 800c9bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9c0:	4606      	mov	r6, r0
 800c9c2:	460f      	mov	r7, r1
 800c9c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c9c8:	f7f3 fdba 	bl	8000540 <__aeabi_dmul>
 800c9cc:	4632      	mov	r2, r6
 800c9ce:	463b      	mov	r3, r7
 800c9d0:	f7f3 fbfe 	bl	80001d0 <__aeabi_dsub>
 800c9d4:	4606      	mov	r6, r0
 800c9d6:	460f      	mov	r7, r1
 800c9d8:	e764      	b.n	800c8a4 <__ieee754_rem_pio2+0x18c>
 800c9da:	4b1b      	ldr	r3, [pc, #108]	; (800ca48 <__ieee754_rem_pio2+0x330>)
 800c9dc:	4598      	cmp	r8, r3
 800c9de:	dd35      	ble.n	800ca4c <__ieee754_rem_pio2+0x334>
 800c9e0:	ee10 2a10 	vmov	r2, s0
 800c9e4:	463b      	mov	r3, r7
 800c9e6:	4630      	mov	r0, r6
 800c9e8:	4639      	mov	r1, r7
 800c9ea:	f7f3 fbf1 	bl	80001d0 <__aeabi_dsub>
 800c9ee:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c9f2:	e9c4 0100 	strd	r0, r1, [r4]
 800c9f6:	e6a1      	b.n	800c73c <__ieee754_rem_pio2+0x24>
 800c9f8:	54400000 	.word	0x54400000
 800c9fc:	3ff921fb 	.word	0x3ff921fb
 800ca00:	1a626331 	.word	0x1a626331
 800ca04:	3dd0b461 	.word	0x3dd0b461
 800ca08:	1a600000 	.word	0x1a600000
 800ca0c:	3dd0b461 	.word	0x3dd0b461
 800ca10:	2e037073 	.word	0x2e037073
 800ca14:	3ba3198a 	.word	0x3ba3198a
 800ca18:	6dc9c883 	.word	0x6dc9c883
 800ca1c:	3fe45f30 	.word	0x3fe45f30
 800ca20:	2e000000 	.word	0x2e000000
 800ca24:	3ba3198a 	.word	0x3ba3198a
 800ca28:	252049c1 	.word	0x252049c1
 800ca2c:	397b839a 	.word	0x397b839a
 800ca30:	3fe921fb 	.word	0x3fe921fb
 800ca34:	4002d97b 	.word	0x4002d97b
 800ca38:	3ff921fb 	.word	0x3ff921fb
 800ca3c:	413921fb 	.word	0x413921fb
 800ca40:	3fe00000 	.word	0x3fe00000
 800ca44:	0800efa0 	.word	0x0800efa0
 800ca48:	7fefffff 	.word	0x7fefffff
 800ca4c:	ea4f 5528 	mov.w	r5, r8, asr #20
 800ca50:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800ca54:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800ca58:	4630      	mov	r0, r6
 800ca5a:	460f      	mov	r7, r1
 800ca5c:	f7f4 f820 	bl	8000aa0 <__aeabi_d2iz>
 800ca60:	f7f3 fd04 	bl	800046c <__aeabi_i2d>
 800ca64:	4602      	mov	r2, r0
 800ca66:	460b      	mov	r3, r1
 800ca68:	4630      	mov	r0, r6
 800ca6a:	4639      	mov	r1, r7
 800ca6c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ca70:	f7f3 fbae 	bl	80001d0 <__aeabi_dsub>
 800ca74:	2200      	movs	r2, #0
 800ca76:	4b1f      	ldr	r3, [pc, #124]	; (800caf4 <__ieee754_rem_pio2+0x3dc>)
 800ca78:	f7f3 fd62 	bl	8000540 <__aeabi_dmul>
 800ca7c:	460f      	mov	r7, r1
 800ca7e:	4606      	mov	r6, r0
 800ca80:	f7f4 f80e 	bl	8000aa0 <__aeabi_d2iz>
 800ca84:	f7f3 fcf2 	bl	800046c <__aeabi_i2d>
 800ca88:	4602      	mov	r2, r0
 800ca8a:	460b      	mov	r3, r1
 800ca8c:	4630      	mov	r0, r6
 800ca8e:	4639      	mov	r1, r7
 800ca90:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ca94:	f7f3 fb9c 	bl	80001d0 <__aeabi_dsub>
 800ca98:	2200      	movs	r2, #0
 800ca9a:	4b16      	ldr	r3, [pc, #88]	; (800caf4 <__ieee754_rem_pio2+0x3dc>)
 800ca9c:	f7f3 fd50 	bl	8000540 <__aeabi_dmul>
 800caa0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800caa4:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800caa8:	f04f 0803 	mov.w	r8, #3
 800caac:	2600      	movs	r6, #0
 800caae:	2700      	movs	r7, #0
 800cab0:	4632      	mov	r2, r6
 800cab2:	463b      	mov	r3, r7
 800cab4:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800cab8:	f108 3aff 	add.w	sl, r8, #4294967295
 800cabc:	f7f3 ffa8 	bl	8000a10 <__aeabi_dcmpeq>
 800cac0:	b9b0      	cbnz	r0, 800caf0 <__ieee754_rem_pio2+0x3d8>
 800cac2:	4b0d      	ldr	r3, [pc, #52]	; (800caf8 <__ieee754_rem_pio2+0x3e0>)
 800cac4:	9301      	str	r3, [sp, #4]
 800cac6:	2302      	movs	r3, #2
 800cac8:	9300      	str	r3, [sp, #0]
 800caca:	462a      	mov	r2, r5
 800cacc:	4643      	mov	r3, r8
 800cace:	4621      	mov	r1, r4
 800cad0:	a806      	add	r0, sp, #24
 800cad2:	f000 f8c5 	bl	800cc60 <__kernel_rem_pio2>
 800cad6:	9b04      	ldr	r3, [sp, #16]
 800cad8:	2b00      	cmp	r3, #0
 800cada:	4605      	mov	r5, r0
 800cadc:	f6bf ae58 	bge.w	800c790 <__ieee754_rem_pio2+0x78>
 800cae0:	6863      	ldr	r3, [r4, #4]
 800cae2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800cae6:	6063      	str	r3, [r4, #4]
 800cae8:	68e3      	ldr	r3, [r4, #12]
 800caea:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800caee:	e746      	b.n	800c97e <__ieee754_rem_pio2+0x266>
 800caf0:	46d0      	mov	r8, sl
 800caf2:	e7dd      	b.n	800cab0 <__ieee754_rem_pio2+0x398>
 800caf4:	41700000 	.word	0x41700000
 800caf8:	0800f020 	.word	0x0800f020

0800cafc <__ieee754_sqrt>:
 800cafc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb00:	4955      	ldr	r1, [pc, #340]	; (800cc58 <__ieee754_sqrt+0x15c>)
 800cb02:	ec55 4b10 	vmov	r4, r5, d0
 800cb06:	43a9      	bics	r1, r5
 800cb08:	462b      	mov	r3, r5
 800cb0a:	462a      	mov	r2, r5
 800cb0c:	d112      	bne.n	800cb34 <__ieee754_sqrt+0x38>
 800cb0e:	ee10 2a10 	vmov	r2, s0
 800cb12:	ee10 0a10 	vmov	r0, s0
 800cb16:	4629      	mov	r1, r5
 800cb18:	f7f3 fd12 	bl	8000540 <__aeabi_dmul>
 800cb1c:	4602      	mov	r2, r0
 800cb1e:	460b      	mov	r3, r1
 800cb20:	4620      	mov	r0, r4
 800cb22:	4629      	mov	r1, r5
 800cb24:	f7f3 fb56 	bl	80001d4 <__adddf3>
 800cb28:	4604      	mov	r4, r0
 800cb2a:	460d      	mov	r5, r1
 800cb2c:	ec45 4b10 	vmov	d0, r4, r5
 800cb30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb34:	2d00      	cmp	r5, #0
 800cb36:	ee10 0a10 	vmov	r0, s0
 800cb3a:	4621      	mov	r1, r4
 800cb3c:	dc0f      	bgt.n	800cb5e <__ieee754_sqrt+0x62>
 800cb3e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800cb42:	4330      	orrs	r0, r6
 800cb44:	d0f2      	beq.n	800cb2c <__ieee754_sqrt+0x30>
 800cb46:	b155      	cbz	r5, 800cb5e <__ieee754_sqrt+0x62>
 800cb48:	ee10 2a10 	vmov	r2, s0
 800cb4c:	4620      	mov	r0, r4
 800cb4e:	4629      	mov	r1, r5
 800cb50:	f7f3 fb3e 	bl	80001d0 <__aeabi_dsub>
 800cb54:	4602      	mov	r2, r0
 800cb56:	460b      	mov	r3, r1
 800cb58:	f7f3 fe1c 	bl	8000794 <__aeabi_ddiv>
 800cb5c:	e7e4      	b.n	800cb28 <__ieee754_sqrt+0x2c>
 800cb5e:	151b      	asrs	r3, r3, #20
 800cb60:	d073      	beq.n	800cc4a <__ieee754_sqrt+0x14e>
 800cb62:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800cb66:	07dd      	lsls	r5, r3, #31
 800cb68:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800cb6c:	bf48      	it	mi
 800cb6e:	0fc8      	lsrmi	r0, r1, #31
 800cb70:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800cb74:	bf44      	itt	mi
 800cb76:	0049      	lslmi	r1, r1, #1
 800cb78:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800cb7c:	2500      	movs	r5, #0
 800cb7e:	1058      	asrs	r0, r3, #1
 800cb80:	0fcb      	lsrs	r3, r1, #31
 800cb82:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800cb86:	0049      	lsls	r1, r1, #1
 800cb88:	2316      	movs	r3, #22
 800cb8a:	462c      	mov	r4, r5
 800cb8c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800cb90:	19a7      	adds	r7, r4, r6
 800cb92:	4297      	cmp	r7, r2
 800cb94:	bfde      	ittt	le
 800cb96:	19bc      	addle	r4, r7, r6
 800cb98:	1bd2      	suble	r2, r2, r7
 800cb9a:	19ad      	addle	r5, r5, r6
 800cb9c:	0fcf      	lsrs	r7, r1, #31
 800cb9e:	3b01      	subs	r3, #1
 800cba0:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 800cba4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800cba8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800cbac:	d1f0      	bne.n	800cb90 <__ieee754_sqrt+0x94>
 800cbae:	f04f 0c20 	mov.w	ip, #32
 800cbb2:	469e      	mov	lr, r3
 800cbb4:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800cbb8:	42a2      	cmp	r2, r4
 800cbba:	eb06 070e 	add.w	r7, r6, lr
 800cbbe:	dc02      	bgt.n	800cbc6 <__ieee754_sqrt+0xca>
 800cbc0:	d112      	bne.n	800cbe8 <__ieee754_sqrt+0xec>
 800cbc2:	428f      	cmp	r7, r1
 800cbc4:	d810      	bhi.n	800cbe8 <__ieee754_sqrt+0xec>
 800cbc6:	2f00      	cmp	r7, #0
 800cbc8:	eb07 0e06 	add.w	lr, r7, r6
 800cbcc:	da42      	bge.n	800cc54 <__ieee754_sqrt+0x158>
 800cbce:	f1be 0f00 	cmp.w	lr, #0
 800cbd2:	db3f      	blt.n	800cc54 <__ieee754_sqrt+0x158>
 800cbd4:	f104 0801 	add.w	r8, r4, #1
 800cbd8:	1b12      	subs	r2, r2, r4
 800cbda:	428f      	cmp	r7, r1
 800cbdc:	bf88      	it	hi
 800cbde:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800cbe2:	1bc9      	subs	r1, r1, r7
 800cbe4:	4433      	add	r3, r6
 800cbe6:	4644      	mov	r4, r8
 800cbe8:	0052      	lsls	r2, r2, #1
 800cbea:	f1bc 0c01 	subs.w	ip, ip, #1
 800cbee:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800cbf2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800cbf6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800cbfa:	d1dd      	bne.n	800cbb8 <__ieee754_sqrt+0xbc>
 800cbfc:	430a      	orrs	r2, r1
 800cbfe:	d006      	beq.n	800cc0e <__ieee754_sqrt+0x112>
 800cc00:	1c5c      	adds	r4, r3, #1
 800cc02:	bf13      	iteet	ne
 800cc04:	3301      	addne	r3, #1
 800cc06:	3501      	addeq	r5, #1
 800cc08:	4663      	moveq	r3, ip
 800cc0a:	f023 0301 	bicne.w	r3, r3, #1
 800cc0e:	106a      	asrs	r2, r5, #1
 800cc10:	085b      	lsrs	r3, r3, #1
 800cc12:	07e9      	lsls	r1, r5, #31
 800cc14:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800cc18:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800cc1c:	bf48      	it	mi
 800cc1e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800cc22:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800cc26:	461c      	mov	r4, r3
 800cc28:	e780      	b.n	800cb2c <__ieee754_sqrt+0x30>
 800cc2a:	0aca      	lsrs	r2, r1, #11
 800cc2c:	3815      	subs	r0, #21
 800cc2e:	0549      	lsls	r1, r1, #21
 800cc30:	2a00      	cmp	r2, #0
 800cc32:	d0fa      	beq.n	800cc2a <__ieee754_sqrt+0x12e>
 800cc34:	02d6      	lsls	r6, r2, #11
 800cc36:	d50a      	bpl.n	800cc4e <__ieee754_sqrt+0x152>
 800cc38:	f1c3 0420 	rsb	r4, r3, #32
 800cc3c:	fa21 f404 	lsr.w	r4, r1, r4
 800cc40:	1e5d      	subs	r5, r3, #1
 800cc42:	4099      	lsls	r1, r3
 800cc44:	4322      	orrs	r2, r4
 800cc46:	1b43      	subs	r3, r0, r5
 800cc48:	e78b      	b.n	800cb62 <__ieee754_sqrt+0x66>
 800cc4a:	4618      	mov	r0, r3
 800cc4c:	e7f0      	b.n	800cc30 <__ieee754_sqrt+0x134>
 800cc4e:	0052      	lsls	r2, r2, #1
 800cc50:	3301      	adds	r3, #1
 800cc52:	e7ef      	b.n	800cc34 <__ieee754_sqrt+0x138>
 800cc54:	46a0      	mov	r8, r4
 800cc56:	e7bf      	b.n	800cbd8 <__ieee754_sqrt+0xdc>
 800cc58:	7ff00000 	.word	0x7ff00000
 800cc5c:	00000000 	.word	0x00000000

0800cc60 <__kernel_rem_pio2>:
 800cc60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc64:	ed2d 8b02 	vpush	{d8}
 800cc68:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800cc6c:	1ed4      	subs	r4, r2, #3
 800cc6e:	9308      	str	r3, [sp, #32]
 800cc70:	9101      	str	r1, [sp, #4]
 800cc72:	4bc5      	ldr	r3, [pc, #788]	; (800cf88 <__kernel_rem_pio2+0x328>)
 800cc74:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800cc76:	9009      	str	r0, [sp, #36]	; 0x24
 800cc78:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800cc7c:	9304      	str	r3, [sp, #16]
 800cc7e:	9b08      	ldr	r3, [sp, #32]
 800cc80:	3b01      	subs	r3, #1
 800cc82:	9307      	str	r3, [sp, #28]
 800cc84:	2318      	movs	r3, #24
 800cc86:	fb94 f4f3 	sdiv	r4, r4, r3
 800cc8a:	f06f 0317 	mvn.w	r3, #23
 800cc8e:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800cc92:	fb04 3303 	mla	r3, r4, r3, r3
 800cc96:	eb03 0a02 	add.w	sl, r3, r2
 800cc9a:	9b04      	ldr	r3, [sp, #16]
 800cc9c:	9a07      	ldr	r2, [sp, #28]
 800cc9e:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800cf78 <__kernel_rem_pio2+0x318>
 800cca2:	eb03 0802 	add.w	r8, r3, r2
 800cca6:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800cca8:	1aa7      	subs	r7, r4, r2
 800ccaa:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800ccae:	ae22      	add	r6, sp, #136	; 0x88
 800ccb0:	2500      	movs	r5, #0
 800ccb2:	4545      	cmp	r5, r8
 800ccb4:	dd13      	ble.n	800ccde <__kernel_rem_pio2+0x7e>
 800ccb6:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 800cf78 <__kernel_rem_pio2+0x318>
 800ccba:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800ccbe:	2600      	movs	r6, #0
 800ccc0:	9b04      	ldr	r3, [sp, #16]
 800ccc2:	429e      	cmp	r6, r3
 800ccc4:	dc32      	bgt.n	800cd2c <__kernel_rem_pio2+0xcc>
 800ccc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ccc8:	9302      	str	r3, [sp, #8]
 800ccca:	9b08      	ldr	r3, [sp, #32]
 800cccc:	199d      	adds	r5, r3, r6
 800ccce:	ab22      	add	r3, sp, #136	; 0x88
 800ccd0:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800ccd4:	9306      	str	r3, [sp, #24]
 800ccd6:	ec59 8b18 	vmov	r8, r9, d8
 800ccda:	2700      	movs	r7, #0
 800ccdc:	e01f      	b.n	800cd1e <__kernel_rem_pio2+0xbe>
 800ccde:	42ef      	cmn	r7, r5
 800cce0:	d407      	bmi.n	800ccf2 <__kernel_rem_pio2+0x92>
 800cce2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800cce6:	f7f3 fbc1 	bl	800046c <__aeabi_i2d>
 800ccea:	e8e6 0102 	strd	r0, r1, [r6], #8
 800ccee:	3501      	adds	r5, #1
 800ccf0:	e7df      	b.n	800ccb2 <__kernel_rem_pio2+0x52>
 800ccf2:	ec51 0b18 	vmov	r0, r1, d8
 800ccf6:	e7f8      	b.n	800ccea <__kernel_rem_pio2+0x8a>
 800ccf8:	9906      	ldr	r1, [sp, #24]
 800ccfa:	9d02      	ldr	r5, [sp, #8]
 800ccfc:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800cd00:	9106      	str	r1, [sp, #24]
 800cd02:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 800cd06:	9502      	str	r5, [sp, #8]
 800cd08:	f7f3 fc1a 	bl	8000540 <__aeabi_dmul>
 800cd0c:	4602      	mov	r2, r0
 800cd0e:	460b      	mov	r3, r1
 800cd10:	4640      	mov	r0, r8
 800cd12:	4649      	mov	r1, r9
 800cd14:	f7f3 fa5e 	bl	80001d4 <__adddf3>
 800cd18:	3701      	adds	r7, #1
 800cd1a:	4680      	mov	r8, r0
 800cd1c:	4689      	mov	r9, r1
 800cd1e:	9b07      	ldr	r3, [sp, #28]
 800cd20:	429f      	cmp	r7, r3
 800cd22:	dde9      	ble.n	800ccf8 <__kernel_rem_pio2+0x98>
 800cd24:	e8eb 8902 	strd	r8, r9, [fp], #8
 800cd28:	3601      	adds	r6, #1
 800cd2a:	e7c9      	b.n	800ccc0 <__kernel_rem_pio2+0x60>
 800cd2c:	9b04      	ldr	r3, [sp, #16]
 800cd2e:	aa0e      	add	r2, sp, #56	; 0x38
 800cd30:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800cd34:	930c      	str	r3, [sp, #48]	; 0x30
 800cd36:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800cd38:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800cd3c:	9c04      	ldr	r4, [sp, #16]
 800cd3e:	930b      	str	r3, [sp, #44]	; 0x2c
 800cd40:	ab9a      	add	r3, sp, #616	; 0x268
 800cd42:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 800cd46:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cd4a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800cd4e:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800cd52:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 800cd56:	ab9a      	add	r3, sp, #616	; 0x268
 800cd58:	445b      	add	r3, fp
 800cd5a:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 800cd5e:	2500      	movs	r5, #0
 800cd60:	1b63      	subs	r3, r4, r5
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	dc78      	bgt.n	800ce58 <__kernel_rem_pio2+0x1f8>
 800cd66:	4650      	mov	r0, sl
 800cd68:	ec49 8b10 	vmov	d0, r8, r9
 800cd6c:	f000 fdac 	bl	800d8c8 <scalbn>
 800cd70:	ec57 6b10 	vmov	r6, r7, d0
 800cd74:	2200      	movs	r2, #0
 800cd76:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800cd7a:	ee10 0a10 	vmov	r0, s0
 800cd7e:	4639      	mov	r1, r7
 800cd80:	f7f3 fbde 	bl	8000540 <__aeabi_dmul>
 800cd84:	ec41 0b10 	vmov	d0, r0, r1
 800cd88:	f000 fc8a 	bl	800d6a0 <floor>
 800cd8c:	2200      	movs	r2, #0
 800cd8e:	ec51 0b10 	vmov	r0, r1, d0
 800cd92:	4b7e      	ldr	r3, [pc, #504]	; (800cf8c <__kernel_rem_pio2+0x32c>)
 800cd94:	f7f3 fbd4 	bl	8000540 <__aeabi_dmul>
 800cd98:	4602      	mov	r2, r0
 800cd9a:	460b      	mov	r3, r1
 800cd9c:	4630      	mov	r0, r6
 800cd9e:	4639      	mov	r1, r7
 800cda0:	f7f3 fa16 	bl	80001d0 <__aeabi_dsub>
 800cda4:	460f      	mov	r7, r1
 800cda6:	4606      	mov	r6, r0
 800cda8:	f7f3 fe7a 	bl	8000aa0 <__aeabi_d2iz>
 800cdac:	9006      	str	r0, [sp, #24]
 800cdae:	f7f3 fb5d 	bl	800046c <__aeabi_i2d>
 800cdb2:	4602      	mov	r2, r0
 800cdb4:	460b      	mov	r3, r1
 800cdb6:	4630      	mov	r0, r6
 800cdb8:	4639      	mov	r1, r7
 800cdba:	f7f3 fa09 	bl	80001d0 <__aeabi_dsub>
 800cdbe:	f1ba 0f00 	cmp.w	sl, #0
 800cdc2:	4606      	mov	r6, r0
 800cdc4:	460f      	mov	r7, r1
 800cdc6:	dd6c      	ble.n	800cea2 <__kernel_rem_pio2+0x242>
 800cdc8:	1e62      	subs	r2, r4, #1
 800cdca:	ab0e      	add	r3, sp, #56	; 0x38
 800cdcc:	f1ca 0118 	rsb	r1, sl, #24
 800cdd0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800cdd4:	9d06      	ldr	r5, [sp, #24]
 800cdd6:	fa40 f301 	asr.w	r3, r0, r1
 800cdda:	441d      	add	r5, r3
 800cddc:	408b      	lsls	r3, r1
 800cdde:	1ac0      	subs	r0, r0, r3
 800cde0:	ab0e      	add	r3, sp, #56	; 0x38
 800cde2:	9506      	str	r5, [sp, #24]
 800cde4:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800cde8:	f1ca 0317 	rsb	r3, sl, #23
 800cdec:	fa40 f303 	asr.w	r3, r0, r3
 800cdf0:	9302      	str	r3, [sp, #8]
 800cdf2:	9b02      	ldr	r3, [sp, #8]
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	dd62      	ble.n	800cebe <__kernel_rem_pio2+0x25e>
 800cdf8:	9b06      	ldr	r3, [sp, #24]
 800cdfa:	2200      	movs	r2, #0
 800cdfc:	3301      	adds	r3, #1
 800cdfe:	9306      	str	r3, [sp, #24]
 800ce00:	4615      	mov	r5, r2
 800ce02:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800ce06:	4294      	cmp	r4, r2
 800ce08:	f300 8095 	bgt.w	800cf36 <__kernel_rem_pio2+0x2d6>
 800ce0c:	f1ba 0f00 	cmp.w	sl, #0
 800ce10:	dd07      	ble.n	800ce22 <__kernel_rem_pio2+0x1c2>
 800ce12:	f1ba 0f01 	cmp.w	sl, #1
 800ce16:	f000 80a2 	beq.w	800cf5e <__kernel_rem_pio2+0x2fe>
 800ce1a:	f1ba 0f02 	cmp.w	sl, #2
 800ce1e:	f000 80c1 	beq.w	800cfa4 <__kernel_rem_pio2+0x344>
 800ce22:	9b02      	ldr	r3, [sp, #8]
 800ce24:	2b02      	cmp	r3, #2
 800ce26:	d14a      	bne.n	800cebe <__kernel_rem_pio2+0x25e>
 800ce28:	4632      	mov	r2, r6
 800ce2a:	463b      	mov	r3, r7
 800ce2c:	2000      	movs	r0, #0
 800ce2e:	4958      	ldr	r1, [pc, #352]	; (800cf90 <__kernel_rem_pio2+0x330>)
 800ce30:	f7f3 f9ce 	bl	80001d0 <__aeabi_dsub>
 800ce34:	4606      	mov	r6, r0
 800ce36:	460f      	mov	r7, r1
 800ce38:	2d00      	cmp	r5, #0
 800ce3a:	d040      	beq.n	800cebe <__kernel_rem_pio2+0x25e>
 800ce3c:	4650      	mov	r0, sl
 800ce3e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800cf80 <__kernel_rem_pio2+0x320>
 800ce42:	f000 fd41 	bl	800d8c8 <scalbn>
 800ce46:	4630      	mov	r0, r6
 800ce48:	4639      	mov	r1, r7
 800ce4a:	ec53 2b10 	vmov	r2, r3, d0
 800ce4e:	f7f3 f9bf 	bl	80001d0 <__aeabi_dsub>
 800ce52:	4606      	mov	r6, r0
 800ce54:	460f      	mov	r7, r1
 800ce56:	e032      	b.n	800cebe <__kernel_rem_pio2+0x25e>
 800ce58:	2200      	movs	r2, #0
 800ce5a:	4b4e      	ldr	r3, [pc, #312]	; (800cf94 <__kernel_rem_pio2+0x334>)
 800ce5c:	4640      	mov	r0, r8
 800ce5e:	4649      	mov	r1, r9
 800ce60:	f7f3 fb6e 	bl	8000540 <__aeabi_dmul>
 800ce64:	f7f3 fe1c 	bl	8000aa0 <__aeabi_d2iz>
 800ce68:	f7f3 fb00 	bl	800046c <__aeabi_i2d>
 800ce6c:	2200      	movs	r2, #0
 800ce6e:	4b4a      	ldr	r3, [pc, #296]	; (800cf98 <__kernel_rem_pio2+0x338>)
 800ce70:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ce74:	f7f3 fb64 	bl	8000540 <__aeabi_dmul>
 800ce78:	4602      	mov	r2, r0
 800ce7a:	460b      	mov	r3, r1
 800ce7c:	4640      	mov	r0, r8
 800ce7e:	4649      	mov	r1, r9
 800ce80:	f7f3 f9a6 	bl	80001d0 <__aeabi_dsub>
 800ce84:	f7f3 fe0c 	bl	8000aa0 <__aeabi_d2iz>
 800ce88:	ab0e      	add	r3, sp, #56	; 0x38
 800ce8a:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 800ce8e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800ce92:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ce96:	f7f3 f99d 	bl	80001d4 <__adddf3>
 800ce9a:	3501      	adds	r5, #1
 800ce9c:	4680      	mov	r8, r0
 800ce9e:	4689      	mov	r9, r1
 800cea0:	e75e      	b.n	800cd60 <__kernel_rem_pio2+0x100>
 800cea2:	d105      	bne.n	800ceb0 <__kernel_rem_pio2+0x250>
 800cea4:	1e63      	subs	r3, r4, #1
 800cea6:	aa0e      	add	r2, sp, #56	; 0x38
 800cea8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800ceac:	15c3      	asrs	r3, r0, #23
 800ceae:	e79f      	b.n	800cdf0 <__kernel_rem_pio2+0x190>
 800ceb0:	2200      	movs	r2, #0
 800ceb2:	4b3a      	ldr	r3, [pc, #232]	; (800cf9c <__kernel_rem_pio2+0x33c>)
 800ceb4:	f7f3 fdca 	bl	8000a4c <__aeabi_dcmpge>
 800ceb8:	2800      	cmp	r0, #0
 800ceba:	d139      	bne.n	800cf30 <__kernel_rem_pio2+0x2d0>
 800cebc:	9002      	str	r0, [sp, #8]
 800cebe:	2200      	movs	r2, #0
 800cec0:	2300      	movs	r3, #0
 800cec2:	4630      	mov	r0, r6
 800cec4:	4639      	mov	r1, r7
 800cec6:	f7f3 fda3 	bl	8000a10 <__aeabi_dcmpeq>
 800ceca:	2800      	cmp	r0, #0
 800cecc:	f000 80c7 	beq.w	800d05e <__kernel_rem_pio2+0x3fe>
 800ced0:	1e65      	subs	r5, r4, #1
 800ced2:	462b      	mov	r3, r5
 800ced4:	2200      	movs	r2, #0
 800ced6:	9904      	ldr	r1, [sp, #16]
 800ced8:	428b      	cmp	r3, r1
 800ceda:	da6a      	bge.n	800cfb2 <__kernel_rem_pio2+0x352>
 800cedc:	2a00      	cmp	r2, #0
 800cede:	f000 8088 	beq.w	800cff2 <__kernel_rem_pio2+0x392>
 800cee2:	ab0e      	add	r3, sp, #56	; 0x38
 800cee4:	f1aa 0a18 	sub.w	sl, sl, #24
 800cee8:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800ceec:	2b00      	cmp	r3, #0
 800ceee:	f000 80b4 	beq.w	800d05a <__kernel_rem_pio2+0x3fa>
 800cef2:	4650      	mov	r0, sl
 800cef4:	ed9f 0b22 	vldr	d0, [pc, #136]	; 800cf80 <__kernel_rem_pio2+0x320>
 800cef8:	f000 fce6 	bl	800d8c8 <scalbn>
 800cefc:	00ec      	lsls	r4, r5, #3
 800cefe:	ab72      	add	r3, sp, #456	; 0x1c8
 800cf00:	191e      	adds	r6, r3, r4
 800cf02:	ec59 8b10 	vmov	r8, r9, d0
 800cf06:	f106 0a08 	add.w	sl, r6, #8
 800cf0a:	462f      	mov	r7, r5
 800cf0c:	2f00      	cmp	r7, #0
 800cf0e:	f280 80df 	bge.w	800d0d0 <__kernel_rem_pio2+0x470>
 800cf12:	ed9f 8b19 	vldr	d8, [pc, #100]	; 800cf78 <__kernel_rem_pio2+0x318>
 800cf16:	f04f 0a00 	mov.w	sl, #0
 800cf1a:	eba5 030a 	sub.w	r3, r5, sl
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	f2c0 810a 	blt.w	800d138 <__kernel_rem_pio2+0x4d8>
 800cf24:	f8df b078 	ldr.w	fp, [pc, #120]	; 800cfa0 <__kernel_rem_pio2+0x340>
 800cf28:	ec59 8b18 	vmov	r8, r9, d8
 800cf2c:	2700      	movs	r7, #0
 800cf2e:	e0f5      	b.n	800d11c <__kernel_rem_pio2+0x4bc>
 800cf30:	2302      	movs	r3, #2
 800cf32:	9302      	str	r3, [sp, #8]
 800cf34:	e760      	b.n	800cdf8 <__kernel_rem_pio2+0x198>
 800cf36:	ab0e      	add	r3, sp, #56	; 0x38
 800cf38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf3c:	b94d      	cbnz	r5, 800cf52 <__kernel_rem_pio2+0x2f2>
 800cf3e:	b12b      	cbz	r3, 800cf4c <__kernel_rem_pio2+0x2ec>
 800cf40:	a80e      	add	r0, sp, #56	; 0x38
 800cf42:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800cf46:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800cf4a:	2301      	movs	r3, #1
 800cf4c:	3201      	adds	r2, #1
 800cf4e:	461d      	mov	r5, r3
 800cf50:	e759      	b.n	800ce06 <__kernel_rem_pio2+0x1a6>
 800cf52:	a80e      	add	r0, sp, #56	; 0x38
 800cf54:	1acb      	subs	r3, r1, r3
 800cf56:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800cf5a:	462b      	mov	r3, r5
 800cf5c:	e7f6      	b.n	800cf4c <__kernel_rem_pio2+0x2ec>
 800cf5e:	1e62      	subs	r2, r4, #1
 800cf60:	ab0e      	add	r3, sp, #56	; 0x38
 800cf62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf66:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800cf6a:	a90e      	add	r1, sp, #56	; 0x38
 800cf6c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800cf70:	e757      	b.n	800ce22 <__kernel_rem_pio2+0x1c2>
 800cf72:	bf00      	nop
 800cf74:	f3af 8000 	nop.w
	...
 800cf84:	3ff00000 	.word	0x3ff00000
 800cf88:	0800f168 	.word	0x0800f168
 800cf8c:	40200000 	.word	0x40200000
 800cf90:	3ff00000 	.word	0x3ff00000
 800cf94:	3e700000 	.word	0x3e700000
 800cf98:	41700000 	.word	0x41700000
 800cf9c:	3fe00000 	.word	0x3fe00000
 800cfa0:	0800f128 	.word	0x0800f128
 800cfa4:	1e62      	subs	r2, r4, #1
 800cfa6:	ab0e      	add	r3, sp, #56	; 0x38
 800cfa8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cfac:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800cfb0:	e7db      	b.n	800cf6a <__kernel_rem_pio2+0x30a>
 800cfb2:	a90e      	add	r1, sp, #56	; 0x38
 800cfb4:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800cfb8:	3b01      	subs	r3, #1
 800cfba:	430a      	orrs	r2, r1
 800cfbc:	e78b      	b.n	800ced6 <__kernel_rem_pio2+0x276>
 800cfbe:	3301      	adds	r3, #1
 800cfc0:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800cfc4:	2900      	cmp	r1, #0
 800cfc6:	d0fa      	beq.n	800cfbe <__kernel_rem_pio2+0x35e>
 800cfc8:	9a08      	ldr	r2, [sp, #32]
 800cfca:	4422      	add	r2, r4
 800cfcc:	00d2      	lsls	r2, r2, #3
 800cfce:	a922      	add	r1, sp, #136	; 0x88
 800cfd0:	18e3      	adds	r3, r4, r3
 800cfd2:	9206      	str	r2, [sp, #24]
 800cfd4:	440a      	add	r2, r1
 800cfd6:	9302      	str	r3, [sp, #8]
 800cfd8:	f10b 0108 	add.w	r1, fp, #8
 800cfdc:	f102 0308 	add.w	r3, r2, #8
 800cfe0:	1c66      	adds	r6, r4, #1
 800cfe2:	910a      	str	r1, [sp, #40]	; 0x28
 800cfe4:	2500      	movs	r5, #0
 800cfe6:	930d      	str	r3, [sp, #52]	; 0x34
 800cfe8:	9b02      	ldr	r3, [sp, #8]
 800cfea:	42b3      	cmp	r3, r6
 800cfec:	da04      	bge.n	800cff8 <__kernel_rem_pio2+0x398>
 800cfee:	461c      	mov	r4, r3
 800cff0:	e6a6      	b.n	800cd40 <__kernel_rem_pio2+0xe0>
 800cff2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cff4:	2301      	movs	r3, #1
 800cff6:	e7e3      	b.n	800cfc0 <__kernel_rem_pio2+0x360>
 800cff8:	9b06      	ldr	r3, [sp, #24]
 800cffa:	18ef      	adds	r7, r5, r3
 800cffc:	ab22      	add	r3, sp, #136	; 0x88
 800cffe:	441f      	add	r7, r3
 800d000:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d002:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800d006:	f7f3 fa31 	bl	800046c <__aeabi_i2d>
 800d00a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d00c:	461c      	mov	r4, r3
 800d00e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d010:	e9c7 0100 	strd	r0, r1, [r7]
 800d014:	eb03 0b05 	add.w	fp, r3, r5
 800d018:	2700      	movs	r7, #0
 800d01a:	f04f 0800 	mov.w	r8, #0
 800d01e:	f04f 0900 	mov.w	r9, #0
 800d022:	9b07      	ldr	r3, [sp, #28]
 800d024:	429f      	cmp	r7, r3
 800d026:	dd08      	ble.n	800d03a <__kernel_rem_pio2+0x3da>
 800d028:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d02a:	aa72      	add	r2, sp, #456	; 0x1c8
 800d02c:	18eb      	adds	r3, r5, r3
 800d02e:	4413      	add	r3, r2
 800d030:	e9c3 8902 	strd	r8, r9, [r3, #8]
 800d034:	3601      	adds	r6, #1
 800d036:	3508      	adds	r5, #8
 800d038:	e7d6      	b.n	800cfe8 <__kernel_rem_pio2+0x388>
 800d03a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800d03e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800d042:	f7f3 fa7d 	bl	8000540 <__aeabi_dmul>
 800d046:	4602      	mov	r2, r0
 800d048:	460b      	mov	r3, r1
 800d04a:	4640      	mov	r0, r8
 800d04c:	4649      	mov	r1, r9
 800d04e:	f7f3 f8c1 	bl	80001d4 <__adddf3>
 800d052:	3701      	adds	r7, #1
 800d054:	4680      	mov	r8, r0
 800d056:	4689      	mov	r9, r1
 800d058:	e7e3      	b.n	800d022 <__kernel_rem_pio2+0x3c2>
 800d05a:	3d01      	subs	r5, #1
 800d05c:	e741      	b.n	800cee2 <__kernel_rem_pio2+0x282>
 800d05e:	f1ca 0000 	rsb	r0, sl, #0
 800d062:	ec47 6b10 	vmov	d0, r6, r7
 800d066:	f000 fc2f 	bl	800d8c8 <scalbn>
 800d06a:	ec57 6b10 	vmov	r6, r7, d0
 800d06e:	2200      	movs	r2, #0
 800d070:	4b99      	ldr	r3, [pc, #612]	; (800d2d8 <__kernel_rem_pio2+0x678>)
 800d072:	ee10 0a10 	vmov	r0, s0
 800d076:	4639      	mov	r1, r7
 800d078:	f7f3 fce8 	bl	8000a4c <__aeabi_dcmpge>
 800d07c:	b1f8      	cbz	r0, 800d0be <__kernel_rem_pio2+0x45e>
 800d07e:	2200      	movs	r2, #0
 800d080:	4b96      	ldr	r3, [pc, #600]	; (800d2dc <__kernel_rem_pio2+0x67c>)
 800d082:	4630      	mov	r0, r6
 800d084:	4639      	mov	r1, r7
 800d086:	f7f3 fa5b 	bl	8000540 <__aeabi_dmul>
 800d08a:	f7f3 fd09 	bl	8000aa0 <__aeabi_d2iz>
 800d08e:	4680      	mov	r8, r0
 800d090:	f7f3 f9ec 	bl	800046c <__aeabi_i2d>
 800d094:	2200      	movs	r2, #0
 800d096:	4b90      	ldr	r3, [pc, #576]	; (800d2d8 <__kernel_rem_pio2+0x678>)
 800d098:	f7f3 fa52 	bl	8000540 <__aeabi_dmul>
 800d09c:	460b      	mov	r3, r1
 800d09e:	4602      	mov	r2, r0
 800d0a0:	4639      	mov	r1, r7
 800d0a2:	4630      	mov	r0, r6
 800d0a4:	f7f3 f894 	bl	80001d0 <__aeabi_dsub>
 800d0a8:	f7f3 fcfa 	bl	8000aa0 <__aeabi_d2iz>
 800d0ac:	1c65      	adds	r5, r4, #1
 800d0ae:	ab0e      	add	r3, sp, #56	; 0x38
 800d0b0:	f10a 0a18 	add.w	sl, sl, #24
 800d0b4:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800d0b8:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800d0bc:	e719      	b.n	800cef2 <__kernel_rem_pio2+0x292>
 800d0be:	4630      	mov	r0, r6
 800d0c0:	4639      	mov	r1, r7
 800d0c2:	f7f3 fced 	bl	8000aa0 <__aeabi_d2iz>
 800d0c6:	ab0e      	add	r3, sp, #56	; 0x38
 800d0c8:	4625      	mov	r5, r4
 800d0ca:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800d0ce:	e710      	b.n	800cef2 <__kernel_rem_pio2+0x292>
 800d0d0:	ab0e      	add	r3, sp, #56	; 0x38
 800d0d2:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800d0d6:	f7f3 f9c9 	bl	800046c <__aeabi_i2d>
 800d0da:	4642      	mov	r2, r8
 800d0dc:	464b      	mov	r3, r9
 800d0de:	f7f3 fa2f 	bl	8000540 <__aeabi_dmul>
 800d0e2:	2200      	movs	r2, #0
 800d0e4:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800d0e8:	4b7c      	ldr	r3, [pc, #496]	; (800d2dc <__kernel_rem_pio2+0x67c>)
 800d0ea:	4640      	mov	r0, r8
 800d0ec:	4649      	mov	r1, r9
 800d0ee:	f7f3 fa27 	bl	8000540 <__aeabi_dmul>
 800d0f2:	3f01      	subs	r7, #1
 800d0f4:	4680      	mov	r8, r0
 800d0f6:	4689      	mov	r9, r1
 800d0f8:	e708      	b.n	800cf0c <__kernel_rem_pio2+0x2ac>
 800d0fa:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 800d0fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d102:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 800d106:	f7f3 fa1b 	bl	8000540 <__aeabi_dmul>
 800d10a:	4602      	mov	r2, r0
 800d10c:	460b      	mov	r3, r1
 800d10e:	4640      	mov	r0, r8
 800d110:	4649      	mov	r1, r9
 800d112:	f7f3 f85f 	bl	80001d4 <__adddf3>
 800d116:	3701      	adds	r7, #1
 800d118:	4680      	mov	r8, r0
 800d11a:	4689      	mov	r9, r1
 800d11c:	9b04      	ldr	r3, [sp, #16]
 800d11e:	429f      	cmp	r7, r3
 800d120:	dc01      	bgt.n	800d126 <__kernel_rem_pio2+0x4c6>
 800d122:	45ba      	cmp	sl, r7
 800d124:	dae9      	bge.n	800d0fa <__kernel_rem_pio2+0x49a>
 800d126:	ab4a      	add	r3, sp, #296	; 0x128
 800d128:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d12c:	e9c3 8900 	strd	r8, r9, [r3]
 800d130:	f10a 0a01 	add.w	sl, sl, #1
 800d134:	3e08      	subs	r6, #8
 800d136:	e6f0      	b.n	800cf1a <__kernel_rem_pio2+0x2ba>
 800d138:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800d13a:	2b03      	cmp	r3, #3
 800d13c:	d85b      	bhi.n	800d1f6 <__kernel_rem_pio2+0x596>
 800d13e:	e8df f003 	tbb	[pc, r3]
 800d142:	264a      	.short	0x264a
 800d144:	0226      	.short	0x0226
 800d146:	ab9a      	add	r3, sp, #616	; 0x268
 800d148:	441c      	add	r4, r3
 800d14a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800d14e:	46a2      	mov	sl, r4
 800d150:	46ab      	mov	fp, r5
 800d152:	f1bb 0f00 	cmp.w	fp, #0
 800d156:	dc6c      	bgt.n	800d232 <__kernel_rem_pio2+0x5d2>
 800d158:	46a2      	mov	sl, r4
 800d15a:	46ab      	mov	fp, r5
 800d15c:	f1bb 0f01 	cmp.w	fp, #1
 800d160:	f300 8086 	bgt.w	800d270 <__kernel_rem_pio2+0x610>
 800d164:	2000      	movs	r0, #0
 800d166:	2100      	movs	r1, #0
 800d168:	2d01      	cmp	r5, #1
 800d16a:	f300 80a0 	bgt.w	800d2ae <__kernel_rem_pio2+0x64e>
 800d16e:	9b02      	ldr	r3, [sp, #8]
 800d170:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800d174:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 800d178:	2b00      	cmp	r3, #0
 800d17a:	f040 809e 	bne.w	800d2ba <__kernel_rem_pio2+0x65a>
 800d17e:	9b01      	ldr	r3, [sp, #4]
 800d180:	e9c3 7800 	strd	r7, r8, [r3]
 800d184:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800d188:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800d18c:	e033      	b.n	800d1f6 <__kernel_rem_pio2+0x596>
 800d18e:	3408      	adds	r4, #8
 800d190:	ab4a      	add	r3, sp, #296	; 0x128
 800d192:	441c      	add	r4, r3
 800d194:	462e      	mov	r6, r5
 800d196:	2000      	movs	r0, #0
 800d198:	2100      	movs	r1, #0
 800d19a:	2e00      	cmp	r6, #0
 800d19c:	da3a      	bge.n	800d214 <__kernel_rem_pio2+0x5b4>
 800d19e:	9b02      	ldr	r3, [sp, #8]
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d03d      	beq.n	800d220 <__kernel_rem_pio2+0x5c0>
 800d1a4:	4602      	mov	r2, r0
 800d1a6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d1aa:	9c01      	ldr	r4, [sp, #4]
 800d1ac:	e9c4 2300 	strd	r2, r3, [r4]
 800d1b0:	4602      	mov	r2, r0
 800d1b2:	460b      	mov	r3, r1
 800d1b4:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800d1b8:	f7f3 f80a 	bl	80001d0 <__aeabi_dsub>
 800d1bc:	ae4c      	add	r6, sp, #304	; 0x130
 800d1be:	2401      	movs	r4, #1
 800d1c0:	42a5      	cmp	r5, r4
 800d1c2:	da30      	bge.n	800d226 <__kernel_rem_pio2+0x5c6>
 800d1c4:	9b02      	ldr	r3, [sp, #8]
 800d1c6:	b113      	cbz	r3, 800d1ce <__kernel_rem_pio2+0x56e>
 800d1c8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d1cc:	4619      	mov	r1, r3
 800d1ce:	9b01      	ldr	r3, [sp, #4]
 800d1d0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800d1d4:	e00f      	b.n	800d1f6 <__kernel_rem_pio2+0x596>
 800d1d6:	ab9a      	add	r3, sp, #616	; 0x268
 800d1d8:	441c      	add	r4, r3
 800d1da:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800d1de:	2000      	movs	r0, #0
 800d1e0:	2100      	movs	r1, #0
 800d1e2:	2d00      	cmp	r5, #0
 800d1e4:	da10      	bge.n	800d208 <__kernel_rem_pio2+0x5a8>
 800d1e6:	9b02      	ldr	r3, [sp, #8]
 800d1e8:	b113      	cbz	r3, 800d1f0 <__kernel_rem_pio2+0x590>
 800d1ea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d1ee:	4619      	mov	r1, r3
 800d1f0:	9b01      	ldr	r3, [sp, #4]
 800d1f2:	e9c3 0100 	strd	r0, r1, [r3]
 800d1f6:	9b06      	ldr	r3, [sp, #24]
 800d1f8:	f003 0007 	and.w	r0, r3, #7
 800d1fc:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800d200:	ecbd 8b02 	vpop	{d8}
 800d204:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d208:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800d20c:	f7f2 ffe2 	bl	80001d4 <__adddf3>
 800d210:	3d01      	subs	r5, #1
 800d212:	e7e6      	b.n	800d1e2 <__kernel_rem_pio2+0x582>
 800d214:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800d218:	f7f2 ffdc 	bl	80001d4 <__adddf3>
 800d21c:	3e01      	subs	r6, #1
 800d21e:	e7bc      	b.n	800d19a <__kernel_rem_pio2+0x53a>
 800d220:	4602      	mov	r2, r0
 800d222:	460b      	mov	r3, r1
 800d224:	e7c1      	b.n	800d1aa <__kernel_rem_pio2+0x54a>
 800d226:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800d22a:	f7f2 ffd3 	bl	80001d4 <__adddf3>
 800d22e:	3401      	adds	r4, #1
 800d230:	e7c6      	b.n	800d1c0 <__kernel_rem_pio2+0x560>
 800d232:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 800d236:	ed3a 7b02 	vldmdb	sl!, {d7}
 800d23a:	4640      	mov	r0, r8
 800d23c:	ec53 2b17 	vmov	r2, r3, d7
 800d240:	4649      	mov	r1, r9
 800d242:	ed8d 7b04 	vstr	d7, [sp, #16]
 800d246:	f7f2 ffc5 	bl	80001d4 <__adddf3>
 800d24a:	4602      	mov	r2, r0
 800d24c:	460b      	mov	r3, r1
 800d24e:	4606      	mov	r6, r0
 800d250:	460f      	mov	r7, r1
 800d252:	4640      	mov	r0, r8
 800d254:	4649      	mov	r1, r9
 800d256:	f7f2 ffbb 	bl	80001d0 <__aeabi_dsub>
 800d25a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d25e:	f7f2 ffb9 	bl	80001d4 <__adddf3>
 800d262:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d266:	e9ca 0100 	strd	r0, r1, [sl]
 800d26a:	e94a 6702 	strd	r6, r7, [sl, #-8]
 800d26e:	e770      	b.n	800d152 <__kernel_rem_pio2+0x4f2>
 800d270:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 800d274:	ed3a 7b02 	vldmdb	sl!, {d7}
 800d278:	4630      	mov	r0, r6
 800d27a:	ec53 2b17 	vmov	r2, r3, d7
 800d27e:	4639      	mov	r1, r7
 800d280:	ed8d 7b04 	vstr	d7, [sp, #16]
 800d284:	f7f2 ffa6 	bl	80001d4 <__adddf3>
 800d288:	4602      	mov	r2, r0
 800d28a:	460b      	mov	r3, r1
 800d28c:	4680      	mov	r8, r0
 800d28e:	4689      	mov	r9, r1
 800d290:	4630      	mov	r0, r6
 800d292:	4639      	mov	r1, r7
 800d294:	f7f2 ff9c 	bl	80001d0 <__aeabi_dsub>
 800d298:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d29c:	f7f2 ff9a 	bl	80001d4 <__adddf3>
 800d2a0:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d2a4:	e9ca 0100 	strd	r0, r1, [sl]
 800d2a8:	e94a 8902 	strd	r8, r9, [sl, #-8]
 800d2ac:	e756      	b.n	800d15c <__kernel_rem_pio2+0x4fc>
 800d2ae:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800d2b2:	f7f2 ff8f 	bl	80001d4 <__adddf3>
 800d2b6:	3d01      	subs	r5, #1
 800d2b8:	e756      	b.n	800d168 <__kernel_rem_pio2+0x508>
 800d2ba:	9b01      	ldr	r3, [sp, #4]
 800d2bc:	9a01      	ldr	r2, [sp, #4]
 800d2be:	601f      	str	r7, [r3, #0]
 800d2c0:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800d2c4:	605c      	str	r4, [r3, #4]
 800d2c6:	609d      	str	r5, [r3, #8]
 800d2c8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800d2cc:	60d3      	str	r3, [r2, #12]
 800d2ce:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d2d2:	6110      	str	r0, [r2, #16]
 800d2d4:	6153      	str	r3, [r2, #20]
 800d2d6:	e78e      	b.n	800d1f6 <__kernel_rem_pio2+0x596>
 800d2d8:	41700000 	.word	0x41700000
 800d2dc:	3e700000 	.word	0x3e700000

0800d2e0 <__kernel_tan>:
 800d2e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2e4:	ec5b ab10 	vmov	sl, fp, d0
 800d2e8:	4bbf      	ldr	r3, [pc, #764]	; (800d5e8 <__kernel_tan+0x308>)
 800d2ea:	b089      	sub	sp, #36	; 0x24
 800d2ec:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800d2f0:	429f      	cmp	r7, r3
 800d2f2:	ec59 8b11 	vmov	r8, r9, d1
 800d2f6:	4606      	mov	r6, r0
 800d2f8:	f8cd b008 	str.w	fp, [sp, #8]
 800d2fc:	dc22      	bgt.n	800d344 <__kernel_tan+0x64>
 800d2fe:	ee10 0a10 	vmov	r0, s0
 800d302:	4659      	mov	r1, fp
 800d304:	f7f3 fbcc 	bl	8000aa0 <__aeabi_d2iz>
 800d308:	2800      	cmp	r0, #0
 800d30a:	d145      	bne.n	800d398 <__kernel_tan+0xb8>
 800d30c:	1c73      	adds	r3, r6, #1
 800d30e:	4652      	mov	r2, sl
 800d310:	4313      	orrs	r3, r2
 800d312:	433b      	orrs	r3, r7
 800d314:	d110      	bne.n	800d338 <__kernel_tan+0x58>
 800d316:	ec4b ab10 	vmov	d0, sl, fp
 800d31a:	f000 f9ad 	bl	800d678 <fabs>
 800d31e:	49b3      	ldr	r1, [pc, #716]	; (800d5ec <__kernel_tan+0x30c>)
 800d320:	ec53 2b10 	vmov	r2, r3, d0
 800d324:	2000      	movs	r0, #0
 800d326:	f7f3 fa35 	bl	8000794 <__aeabi_ddiv>
 800d32a:	4682      	mov	sl, r0
 800d32c:	468b      	mov	fp, r1
 800d32e:	ec4b ab10 	vmov	d0, sl, fp
 800d332:	b009      	add	sp, #36	; 0x24
 800d334:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d338:	2e01      	cmp	r6, #1
 800d33a:	d0f8      	beq.n	800d32e <__kernel_tan+0x4e>
 800d33c:	465b      	mov	r3, fp
 800d33e:	2000      	movs	r0, #0
 800d340:	49ab      	ldr	r1, [pc, #684]	; (800d5f0 <__kernel_tan+0x310>)
 800d342:	e7f0      	b.n	800d326 <__kernel_tan+0x46>
 800d344:	4bab      	ldr	r3, [pc, #684]	; (800d5f4 <__kernel_tan+0x314>)
 800d346:	429f      	cmp	r7, r3
 800d348:	dd26      	ble.n	800d398 <__kernel_tan+0xb8>
 800d34a:	9b02      	ldr	r3, [sp, #8]
 800d34c:	2b00      	cmp	r3, #0
 800d34e:	da09      	bge.n	800d364 <__kernel_tan+0x84>
 800d350:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800d354:	469b      	mov	fp, r3
 800d356:	ee10 aa10 	vmov	sl, s0
 800d35a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800d35e:	ee11 8a10 	vmov	r8, s2
 800d362:	4699      	mov	r9, r3
 800d364:	4652      	mov	r2, sl
 800d366:	465b      	mov	r3, fp
 800d368:	a181      	add	r1, pc, #516	; (adr r1, 800d570 <__kernel_tan+0x290>)
 800d36a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d36e:	f7f2 ff2f 	bl	80001d0 <__aeabi_dsub>
 800d372:	4642      	mov	r2, r8
 800d374:	464b      	mov	r3, r9
 800d376:	4604      	mov	r4, r0
 800d378:	460d      	mov	r5, r1
 800d37a:	a17f      	add	r1, pc, #508	; (adr r1, 800d578 <__kernel_tan+0x298>)
 800d37c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d380:	f7f2 ff26 	bl	80001d0 <__aeabi_dsub>
 800d384:	4622      	mov	r2, r4
 800d386:	462b      	mov	r3, r5
 800d388:	f7f2 ff24 	bl	80001d4 <__adddf3>
 800d38c:	f04f 0800 	mov.w	r8, #0
 800d390:	4682      	mov	sl, r0
 800d392:	468b      	mov	fp, r1
 800d394:	f04f 0900 	mov.w	r9, #0
 800d398:	4652      	mov	r2, sl
 800d39a:	465b      	mov	r3, fp
 800d39c:	4650      	mov	r0, sl
 800d39e:	4659      	mov	r1, fp
 800d3a0:	f7f3 f8ce 	bl	8000540 <__aeabi_dmul>
 800d3a4:	4602      	mov	r2, r0
 800d3a6:	460b      	mov	r3, r1
 800d3a8:	e9cd 0100 	strd	r0, r1, [sp]
 800d3ac:	f7f3 f8c8 	bl	8000540 <__aeabi_dmul>
 800d3b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d3b4:	4604      	mov	r4, r0
 800d3b6:	460d      	mov	r5, r1
 800d3b8:	4650      	mov	r0, sl
 800d3ba:	4659      	mov	r1, fp
 800d3bc:	f7f3 f8c0 	bl	8000540 <__aeabi_dmul>
 800d3c0:	a36f      	add	r3, pc, #444	; (adr r3, 800d580 <__kernel_tan+0x2a0>)
 800d3c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d3ca:	4620      	mov	r0, r4
 800d3cc:	4629      	mov	r1, r5
 800d3ce:	f7f3 f8b7 	bl	8000540 <__aeabi_dmul>
 800d3d2:	a36d      	add	r3, pc, #436	; (adr r3, 800d588 <__kernel_tan+0x2a8>)
 800d3d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3d8:	f7f2 fefc 	bl	80001d4 <__adddf3>
 800d3dc:	4622      	mov	r2, r4
 800d3de:	462b      	mov	r3, r5
 800d3e0:	f7f3 f8ae 	bl	8000540 <__aeabi_dmul>
 800d3e4:	a36a      	add	r3, pc, #424	; (adr r3, 800d590 <__kernel_tan+0x2b0>)
 800d3e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3ea:	f7f2 fef3 	bl	80001d4 <__adddf3>
 800d3ee:	4622      	mov	r2, r4
 800d3f0:	462b      	mov	r3, r5
 800d3f2:	f7f3 f8a5 	bl	8000540 <__aeabi_dmul>
 800d3f6:	a368      	add	r3, pc, #416	; (adr r3, 800d598 <__kernel_tan+0x2b8>)
 800d3f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3fc:	f7f2 feea 	bl	80001d4 <__adddf3>
 800d400:	4622      	mov	r2, r4
 800d402:	462b      	mov	r3, r5
 800d404:	f7f3 f89c 	bl	8000540 <__aeabi_dmul>
 800d408:	a365      	add	r3, pc, #404	; (adr r3, 800d5a0 <__kernel_tan+0x2c0>)
 800d40a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d40e:	f7f2 fee1 	bl	80001d4 <__adddf3>
 800d412:	4622      	mov	r2, r4
 800d414:	462b      	mov	r3, r5
 800d416:	f7f3 f893 	bl	8000540 <__aeabi_dmul>
 800d41a:	a363      	add	r3, pc, #396	; (adr r3, 800d5a8 <__kernel_tan+0x2c8>)
 800d41c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d420:	f7f2 fed8 	bl	80001d4 <__adddf3>
 800d424:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d428:	f7f3 f88a 	bl	8000540 <__aeabi_dmul>
 800d42c:	a360      	add	r3, pc, #384	; (adr r3, 800d5b0 <__kernel_tan+0x2d0>)
 800d42e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d432:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d436:	4620      	mov	r0, r4
 800d438:	4629      	mov	r1, r5
 800d43a:	f7f3 f881 	bl	8000540 <__aeabi_dmul>
 800d43e:	a35e      	add	r3, pc, #376	; (adr r3, 800d5b8 <__kernel_tan+0x2d8>)
 800d440:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d444:	f7f2 fec6 	bl	80001d4 <__adddf3>
 800d448:	4622      	mov	r2, r4
 800d44a:	462b      	mov	r3, r5
 800d44c:	f7f3 f878 	bl	8000540 <__aeabi_dmul>
 800d450:	a35b      	add	r3, pc, #364	; (adr r3, 800d5c0 <__kernel_tan+0x2e0>)
 800d452:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d456:	f7f2 febd 	bl	80001d4 <__adddf3>
 800d45a:	4622      	mov	r2, r4
 800d45c:	462b      	mov	r3, r5
 800d45e:	f7f3 f86f 	bl	8000540 <__aeabi_dmul>
 800d462:	a359      	add	r3, pc, #356	; (adr r3, 800d5c8 <__kernel_tan+0x2e8>)
 800d464:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d468:	f7f2 feb4 	bl	80001d4 <__adddf3>
 800d46c:	4622      	mov	r2, r4
 800d46e:	462b      	mov	r3, r5
 800d470:	f7f3 f866 	bl	8000540 <__aeabi_dmul>
 800d474:	a356      	add	r3, pc, #344	; (adr r3, 800d5d0 <__kernel_tan+0x2f0>)
 800d476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d47a:	f7f2 feab 	bl	80001d4 <__adddf3>
 800d47e:	4622      	mov	r2, r4
 800d480:	462b      	mov	r3, r5
 800d482:	f7f3 f85d 	bl	8000540 <__aeabi_dmul>
 800d486:	a354      	add	r3, pc, #336	; (adr r3, 800d5d8 <__kernel_tan+0x2f8>)
 800d488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d48c:	f7f2 fea2 	bl	80001d4 <__adddf3>
 800d490:	4602      	mov	r2, r0
 800d492:	460b      	mov	r3, r1
 800d494:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d498:	f7f2 fe9c 	bl	80001d4 <__adddf3>
 800d49c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d4a0:	f7f3 f84e 	bl	8000540 <__aeabi_dmul>
 800d4a4:	4642      	mov	r2, r8
 800d4a6:	464b      	mov	r3, r9
 800d4a8:	f7f2 fe94 	bl	80001d4 <__adddf3>
 800d4ac:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d4b0:	f7f3 f846 	bl	8000540 <__aeabi_dmul>
 800d4b4:	4642      	mov	r2, r8
 800d4b6:	464b      	mov	r3, r9
 800d4b8:	f7f2 fe8c 	bl	80001d4 <__adddf3>
 800d4bc:	a348      	add	r3, pc, #288	; (adr r3, 800d5e0 <__kernel_tan+0x300>)
 800d4be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4c2:	4604      	mov	r4, r0
 800d4c4:	460d      	mov	r5, r1
 800d4c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d4ca:	f7f3 f839 	bl	8000540 <__aeabi_dmul>
 800d4ce:	4622      	mov	r2, r4
 800d4d0:	462b      	mov	r3, r5
 800d4d2:	f7f2 fe7f 	bl	80001d4 <__adddf3>
 800d4d6:	e9cd 0100 	strd	r0, r1, [sp]
 800d4da:	460b      	mov	r3, r1
 800d4dc:	4602      	mov	r2, r0
 800d4de:	4659      	mov	r1, fp
 800d4e0:	4650      	mov	r0, sl
 800d4e2:	f7f2 fe77 	bl	80001d4 <__adddf3>
 800d4e6:	4b43      	ldr	r3, [pc, #268]	; (800d5f4 <__kernel_tan+0x314>)
 800d4e8:	429f      	cmp	r7, r3
 800d4ea:	4604      	mov	r4, r0
 800d4ec:	460d      	mov	r5, r1
 800d4ee:	f340 8083 	ble.w	800d5f8 <__kernel_tan+0x318>
 800d4f2:	4630      	mov	r0, r6
 800d4f4:	f7f2 ffba 	bl	800046c <__aeabi_i2d>
 800d4f8:	4622      	mov	r2, r4
 800d4fa:	4680      	mov	r8, r0
 800d4fc:	4689      	mov	r9, r1
 800d4fe:	462b      	mov	r3, r5
 800d500:	4620      	mov	r0, r4
 800d502:	4629      	mov	r1, r5
 800d504:	f7f3 f81c 	bl	8000540 <__aeabi_dmul>
 800d508:	4642      	mov	r2, r8
 800d50a:	4606      	mov	r6, r0
 800d50c:	460f      	mov	r7, r1
 800d50e:	464b      	mov	r3, r9
 800d510:	4620      	mov	r0, r4
 800d512:	4629      	mov	r1, r5
 800d514:	f7f2 fe5e 	bl	80001d4 <__adddf3>
 800d518:	4602      	mov	r2, r0
 800d51a:	460b      	mov	r3, r1
 800d51c:	4630      	mov	r0, r6
 800d51e:	4639      	mov	r1, r7
 800d520:	f7f3 f938 	bl	8000794 <__aeabi_ddiv>
 800d524:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d528:	f7f2 fe52 	bl	80001d0 <__aeabi_dsub>
 800d52c:	4602      	mov	r2, r0
 800d52e:	460b      	mov	r3, r1
 800d530:	4650      	mov	r0, sl
 800d532:	4659      	mov	r1, fp
 800d534:	f7f2 fe4c 	bl	80001d0 <__aeabi_dsub>
 800d538:	4602      	mov	r2, r0
 800d53a:	460b      	mov	r3, r1
 800d53c:	f7f2 fe4a 	bl	80001d4 <__adddf3>
 800d540:	4602      	mov	r2, r0
 800d542:	460b      	mov	r3, r1
 800d544:	4640      	mov	r0, r8
 800d546:	4649      	mov	r1, r9
 800d548:	f7f2 fe42 	bl	80001d0 <__aeabi_dsub>
 800d54c:	9b02      	ldr	r3, [sp, #8]
 800d54e:	4604      	mov	r4, r0
 800d550:	1798      	asrs	r0, r3, #30
 800d552:	f000 0002 	and.w	r0, r0, #2
 800d556:	f1c0 0001 	rsb	r0, r0, #1
 800d55a:	460d      	mov	r5, r1
 800d55c:	f7f2 ff86 	bl	800046c <__aeabi_i2d>
 800d560:	4602      	mov	r2, r0
 800d562:	460b      	mov	r3, r1
 800d564:	4620      	mov	r0, r4
 800d566:	4629      	mov	r1, r5
 800d568:	f7f2 ffea 	bl	8000540 <__aeabi_dmul>
 800d56c:	e6dd      	b.n	800d32a <__kernel_tan+0x4a>
 800d56e:	bf00      	nop
 800d570:	54442d18 	.word	0x54442d18
 800d574:	3fe921fb 	.word	0x3fe921fb
 800d578:	33145c07 	.word	0x33145c07
 800d57c:	3c81a626 	.word	0x3c81a626
 800d580:	74bf7ad4 	.word	0x74bf7ad4
 800d584:	3efb2a70 	.word	0x3efb2a70
 800d588:	32f0a7e9 	.word	0x32f0a7e9
 800d58c:	3f12b80f 	.word	0x3f12b80f
 800d590:	1a8d1068 	.word	0x1a8d1068
 800d594:	3f3026f7 	.word	0x3f3026f7
 800d598:	fee08315 	.word	0xfee08315
 800d59c:	3f57dbc8 	.word	0x3f57dbc8
 800d5a0:	e96e8493 	.word	0xe96e8493
 800d5a4:	3f8226e3 	.word	0x3f8226e3
 800d5a8:	1bb341fe 	.word	0x1bb341fe
 800d5ac:	3faba1ba 	.word	0x3faba1ba
 800d5b0:	db605373 	.word	0xdb605373
 800d5b4:	bef375cb 	.word	0xbef375cb
 800d5b8:	a03792a6 	.word	0xa03792a6
 800d5bc:	3f147e88 	.word	0x3f147e88
 800d5c0:	f2f26501 	.word	0xf2f26501
 800d5c4:	3f4344d8 	.word	0x3f4344d8
 800d5c8:	c9560328 	.word	0xc9560328
 800d5cc:	3f6d6d22 	.word	0x3f6d6d22
 800d5d0:	8406d637 	.word	0x8406d637
 800d5d4:	3f9664f4 	.word	0x3f9664f4
 800d5d8:	1110fe7a 	.word	0x1110fe7a
 800d5dc:	3fc11111 	.word	0x3fc11111
 800d5e0:	55555563 	.word	0x55555563
 800d5e4:	3fd55555 	.word	0x3fd55555
 800d5e8:	3e2fffff 	.word	0x3e2fffff
 800d5ec:	3ff00000 	.word	0x3ff00000
 800d5f0:	bff00000 	.word	0xbff00000
 800d5f4:	3fe59427 	.word	0x3fe59427
 800d5f8:	2e01      	cmp	r6, #1
 800d5fa:	d036      	beq.n	800d66a <__kernel_tan+0x38a>
 800d5fc:	460f      	mov	r7, r1
 800d5fe:	4602      	mov	r2, r0
 800d600:	460b      	mov	r3, r1
 800d602:	2000      	movs	r0, #0
 800d604:	491a      	ldr	r1, [pc, #104]	; (800d670 <__kernel_tan+0x390>)
 800d606:	f7f3 f8c5 	bl	8000794 <__aeabi_ddiv>
 800d60a:	2600      	movs	r6, #0
 800d60c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d610:	4652      	mov	r2, sl
 800d612:	465b      	mov	r3, fp
 800d614:	4630      	mov	r0, r6
 800d616:	4639      	mov	r1, r7
 800d618:	f7f2 fdda 	bl	80001d0 <__aeabi_dsub>
 800d61c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800d620:	4602      	mov	r2, r0
 800d622:	460b      	mov	r3, r1
 800d624:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d628:	f7f2 fdd2 	bl	80001d0 <__aeabi_dsub>
 800d62c:	4632      	mov	r2, r6
 800d62e:	462b      	mov	r3, r5
 800d630:	f7f2 ff86 	bl	8000540 <__aeabi_dmul>
 800d634:	4632      	mov	r2, r6
 800d636:	4682      	mov	sl, r0
 800d638:	468b      	mov	fp, r1
 800d63a:	462b      	mov	r3, r5
 800d63c:	4630      	mov	r0, r6
 800d63e:	4639      	mov	r1, r7
 800d640:	f7f2 ff7e 	bl	8000540 <__aeabi_dmul>
 800d644:	2200      	movs	r2, #0
 800d646:	4b0b      	ldr	r3, [pc, #44]	; (800d674 <__kernel_tan+0x394>)
 800d648:	f7f2 fdc4 	bl	80001d4 <__adddf3>
 800d64c:	4602      	mov	r2, r0
 800d64e:	460b      	mov	r3, r1
 800d650:	4650      	mov	r0, sl
 800d652:	4659      	mov	r1, fp
 800d654:	f7f2 fdbe 	bl	80001d4 <__adddf3>
 800d658:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d65c:	f7f2 ff70 	bl	8000540 <__aeabi_dmul>
 800d660:	4632      	mov	r2, r6
 800d662:	462b      	mov	r3, r5
 800d664:	f7f2 fdb6 	bl	80001d4 <__adddf3>
 800d668:	e65f      	b.n	800d32a <__kernel_tan+0x4a>
 800d66a:	4682      	mov	sl, r0
 800d66c:	468b      	mov	fp, r1
 800d66e:	e65e      	b.n	800d32e <__kernel_tan+0x4e>
 800d670:	bff00000 	.word	0xbff00000
 800d674:	3ff00000 	.word	0x3ff00000

0800d678 <fabs>:
 800d678:	ec51 0b10 	vmov	r0, r1, d0
 800d67c:	ee10 2a10 	vmov	r2, s0
 800d680:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d684:	ec43 2b10 	vmov	d0, r2, r3
 800d688:	4770      	bx	lr

0800d68a <finite>:
 800d68a:	ee10 3a90 	vmov	r3, s1
 800d68e:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 800d692:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800d696:	0fc0      	lsrs	r0, r0, #31
 800d698:	4770      	bx	lr
 800d69a:	0000      	movs	r0, r0
 800d69c:	0000      	movs	r0, r0
	...

0800d6a0 <floor>:
 800d6a0:	ec51 0b10 	vmov	r0, r1, d0
 800d6a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d6a8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800d6ac:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800d6b0:	2e13      	cmp	r6, #19
 800d6b2:	460c      	mov	r4, r1
 800d6b4:	ee10 5a10 	vmov	r5, s0
 800d6b8:	4680      	mov	r8, r0
 800d6ba:	dc34      	bgt.n	800d726 <floor+0x86>
 800d6bc:	2e00      	cmp	r6, #0
 800d6be:	da16      	bge.n	800d6ee <floor+0x4e>
 800d6c0:	a335      	add	r3, pc, #212	; (adr r3, 800d798 <floor+0xf8>)
 800d6c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6c6:	f7f2 fd85 	bl	80001d4 <__adddf3>
 800d6ca:	2200      	movs	r2, #0
 800d6cc:	2300      	movs	r3, #0
 800d6ce:	f7f3 f9c7 	bl	8000a60 <__aeabi_dcmpgt>
 800d6d2:	b148      	cbz	r0, 800d6e8 <floor+0x48>
 800d6d4:	2c00      	cmp	r4, #0
 800d6d6:	da59      	bge.n	800d78c <floor+0xec>
 800d6d8:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800d6dc:	4a30      	ldr	r2, [pc, #192]	; (800d7a0 <floor+0x100>)
 800d6de:	432b      	orrs	r3, r5
 800d6e0:	2500      	movs	r5, #0
 800d6e2:	42ab      	cmp	r3, r5
 800d6e4:	bf18      	it	ne
 800d6e6:	4614      	movne	r4, r2
 800d6e8:	4621      	mov	r1, r4
 800d6ea:	4628      	mov	r0, r5
 800d6ec:	e025      	b.n	800d73a <floor+0x9a>
 800d6ee:	4f2d      	ldr	r7, [pc, #180]	; (800d7a4 <floor+0x104>)
 800d6f0:	4137      	asrs	r7, r6
 800d6f2:	ea01 0307 	and.w	r3, r1, r7
 800d6f6:	4303      	orrs	r3, r0
 800d6f8:	d01f      	beq.n	800d73a <floor+0x9a>
 800d6fa:	a327      	add	r3, pc, #156	; (adr r3, 800d798 <floor+0xf8>)
 800d6fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d700:	f7f2 fd68 	bl	80001d4 <__adddf3>
 800d704:	2200      	movs	r2, #0
 800d706:	2300      	movs	r3, #0
 800d708:	f7f3 f9aa 	bl	8000a60 <__aeabi_dcmpgt>
 800d70c:	2800      	cmp	r0, #0
 800d70e:	d0eb      	beq.n	800d6e8 <floor+0x48>
 800d710:	2c00      	cmp	r4, #0
 800d712:	bfbe      	ittt	lt
 800d714:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800d718:	fa43 f606 	asrlt.w	r6, r3, r6
 800d71c:	19a4      	addlt	r4, r4, r6
 800d71e:	ea24 0407 	bic.w	r4, r4, r7
 800d722:	2500      	movs	r5, #0
 800d724:	e7e0      	b.n	800d6e8 <floor+0x48>
 800d726:	2e33      	cmp	r6, #51	; 0x33
 800d728:	dd0b      	ble.n	800d742 <floor+0xa2>
 800d72a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800d72e:	d104      	bne.n	800d73a <floor+0x9a>
 800d730:	ee10 2a10 	vmov	r2, s0
 800d734:	460b      	mov	r3, r1
 800d736:	f7f2 fd4d 	bl	80001d4 <__adddf3>
 800d73a:	ec41 0b10 	vmov	d0, r0, r1
 800d73e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d742:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800d746:	f04f 33ff 	mov.w	r3, #4294967295
 800d74a:	fa23 f707 	lsr.w	r7, r3, r7
 800d74e:	4207      	tst	r7, r0
 800d750:	d0f3      	beq.n	800d73a <floor+0x9a>
 800d752:	a311      	add	r3, pc, #68	; (adr r3, 800d798 <floor+0xf8>)
 800d754:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d758:	f7f2 fd3c 	bl	80001d4 <__adddf3>
 800d75c:	2200      	movs	r2, #0
 800d75e:	2300      	movs	r3, #0
 800d760:	f7f3 f97e 	bl	8000a60 <__aeabi_dcmpgt>
 800d764:	2800      	cmp	r0, #0
 800d766:	d0bf      	beq.n	800d6e8 <floor+0x48>
 800d768:	2c00      	cmp	r4, #0
 800d76a:	da02      	bge.n	800d772 <floor+0xd2>
 800d76c:	2e14      	cmp	r6, #20
 800d76e:	d103      	bne.n	800d778 <floor+0xd8>
 800d770:	3401      	adds	r4, #1
 800d772:	ea25 0507 	bic.w	r5, r5, r7
 800d776:	e7b7      	b.n	800d6e8 <floor+0x48>
 800d778:	2301      	movs	r3, #1
 800d77a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800d77e:	fa03 f606 	lsl.w	r6, r3, r6
 800d782:	4435      	add	r5, r6
 800d784:	4545      	cmp	r5, r8
 800d786:	bf38      	it	cc
 800d788:	18e4      	addcc	r4, r4, r3
 800d78a:	e7f2      	b.n	800d772 <floor+0xd2>
 800d78c:	2500      	movs	r5, #0
 800d78e:	462c      	mov	r4, r5
 800d790:	e7aa      	b.n	800d6e8 <floor+0x48>
 800d792:	bf00      	nop
 800d794:	f3af 8000 	nop.w
 800d798:	8800759c 	.word	0x8800759c
 800d79c:	7e37e43c 	.word	0x7e37e43c
 800d7a0:	bff00000 	.word	0xbff00000
 800d7a4:	000fffff 	.word	0x000fffff

0800d7a8 <matherr>:
 800d7a8:	2000      	movs	r0, #0
 800d7aa:	4770      	bx	lr
 800d7ac:	0000      	movs	r0, r0
	...

0800d7b0 <nan>:
 800d7b0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d7b8 <nan+0x8>
 800d7b4:	4770      	bx	lr
 800d7b6:	bf00      	nop
 800d7b8:	00000000 	.word	0x00000000
 800d7bc:	7ff80000 	.word	0x7ff80000

0800d7c0 <rint>:
 800d7c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d7c2:	ec51 0b10 	vmov	r0, r1, d0
 800d7c6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800d7ca:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800d7ce:	2e13      	cmp	r6, #19
 800d7d0:	460b      	mov	r3, r1
 800d7d2:	ee10 4a10 	vmov	r4, s0
 800d7d6:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800d7da:	dc56      	bgt.n	800d88a <rint+0xca>
 800d7dc:	2e00      	cmp	r6, #0
 800d7de:	da2b      	bge.n	800d838 <rint+0x78>
 800d7e0:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800d7e4:	4302      	orrs	r2, r0
 800d7e6:	d023      	beq.n	800d830 <rint+0x70>
 800d7e8:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800d7ec:	4302      	orrs	r2, r0
 800d7ee:	4254      	negs	r4, r2
 800d7f0:	4314      	orrs	r4, r2
 800d7f2:	0c4b      	lsrs	r3, r1, #17
 800d7f4:	0b24      	lsrs	r4, r4, #12
 800d7f6:	045b      	lsls	r3, r3, #17
 800d7f8:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800d7fc:	ea44 0103 	orr.w	r1, r4, r3
 800d800:	460b      	mov	r3, r1
 800d802:	492f      	ldr	r1, [pc, #188]	; (800d8c0 <rint+0x100>)
 800d804:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 800d808:	e9d1 6700 	ldrd	r6, r7, [r1]
 800d80c:	4602      	mov	r2, r0
 800d80e:	4639      	mov	r1, r7
 800d810:	4630      	mov	r0, r6
 800d812:	f7f2 fcdf 	bl	80001d4 <__adddf3>
 800d816:	e9cd 0100 	strd	r0, r1, [sp]
 800d81a:	463b      	mov	r3, r7
 800d81c:	4632      	mov	r2, r6
 800d81e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d822:	f7f2 fcd5 	bl	80001d0 <__aeabi_dsub>
 800d826:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d82a:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800d82e:	4639      	mov	r1, r7
 800d830:	ec41 0b10 	vmov	d0, r0, r1
 800d834:	b003      	add	sp, #12
 800d836:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d838:	4a22      	ldr	r2, [pc, #136]	; (800d8c4 <rint+0x104>)
 800d83a:	4132      	asrs	r2, r6
 800d83c:	ea01 0702 	and.w	r7, r1, r2
 800d840:	4307      	orrs	r7, r0
 800d842:	d0f5      	beq.n	800d830 <rint+0x70>
 800d844:	0852      	lsrs	r2, r2, #1
 800d846:	4011      	ands	r1, r2
 800d848:	430c      	orrs	r4, r1
 800d84a:	d00b      	beq.n	800d864 <rint+0xa4>
 800d84c:	ea23 0202 	bic.w	r2, r3, r2
 800d850:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800d854:	2e13      	cmp	r6, #19
 800d856:	fa43 f306 	asr.w	r3, r3, r6
 800d85a:	bf0c      	ite	eq
 800d85c:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 800d860:	2400      	movne	r4, #0
 800d862:	4313      	orrs	r3, r2
 800d864:	4916      	ldr	r1, [pc, #88]	; (800d8c0 <rint+0x100>)
 800d866:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800d86a:	4622      	mov	r2, r4
 800d86c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800d870:	4620      	mov	r0, r4
 800d872:	4629      	mov	r1, r5
 800d874:	f7f2 fcae 	bl	80001d4 <__adddf3>
 800d878:	e9cd 0100 	strd	r0, r1, [sp]
 800d87c:	4622      	mov	r2, r4
 800d87e:	462b      	mov	r3, r5
 800d880:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d884:	f7f2 fca4 	bl	80001d0 <__aeabi_dsub>
 800d888:	e7d2      	b.n	800d830 <rint+0x70>
 800d88a:	2e33      	cmp	r6, #51	; 0x33
 800d88c:	dd07      	ble.n	800d89e <rint+0xde>
 800d88e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800d892:	d1cd      	bne.n	800d830 <rint+0x70>
 800d894:	ee10 2a10 	vmov	r2, s0
 800d898:	f7f2 fc9c 	bl	80001d4 <__adddf3>
 800d89c:	e7c8      	b.n	800d830 <rint+0x70>
 800d89e:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 800d8a2:	f04f 32ff 	mov.w	r2, #4294967295
 800d8a6:	40f2      	lsrs	r2, r6
 800d8a8:	4210      	tst	r0, r2
 800d8aa:	d0c1      	beq.n	800d830 <rint+0x70>
 800d8ac:	0852      	lsrs	r2, r2, #1
 800d8ae:	4210      	tst	r0, r2
 800d8b0:	bf1f      	itttt	ne
 800d8b2:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800d8b6:	ea20 0202 	bicne.w	r2, r0, r2
 800d8ba:	4134      	asrne	r4, r6
 800d8bc:	4314      	orrne	r4, r2
 800d8be:	e7d1      	b.n	800d864 <rint+0xa4>
 800d8c0:	0800f178 	.word	0x0800f178
 800d8c4:	000fffff 	.word	0x000fffff

0800d8c8 <scalbn>:
 800d8c8:	b570      	push	{r4, r5, r6, lr}
 800d8ca:	ec55 4b10 	vmov	r4, r5, d0
 800d8ce:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800d8d2:	4606      	mov	r6, r0
 800d8d4:	462b      	mov	r3, r5
 800d8d6:	b9aa      	cbnz	r2, 800d904 <scalbn+0x3c>
 800d8d8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800d8dc:	4323      	orrs	r3, r4
 800d8de:	d03b      	beq.n	800d958 <scalbn+0x90>
 800d8e0:	4b31      	ldr	r3, [pc, #196]	; (800d9a8 <scalbn+0xe0>)
 800d8e2:	4629      	mov	r1, r5
 800d8e4:	2200      	movs	r2, #0
 800d8e6:	ee10 0a10 	vmov	r0, s0
 800d8ea:	f7f2 fe29 	bl	8000540 <__aeabi_dmul>
 800d8ee:	4b2f      	ldr	r3, [pc, #188]	; (800d9ac <scalbn+0xe4>)
 800d8f0:	429e      	cmp	r6, r3
 800d8f2:	4604      	mov	r4, r0
 800d8f4:	460d      	mov	r5, r1
 800d8f6:	da12      	bge.n	800d91e <scalbn+0x56>
 800d8f8:	a327      	add	r3, pc, #156	; (adr r3, 800d998 <scalbn+0xd0>)
 800d8fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8fe:	f7f2 fe1f 	bl	8000540 <__aeabi_dmul>
 800d902:	e009      	b.n	800d918 <scalbn+0x50>
 800d904:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800d908:	428a      	cmp	r2, r1
 800d90a:	d10c      	bne.n	800d926 <scalbn+0x5e>
 800d90c:	ee10 2a10 	vmov	r2, s0
 800d910:	4620      	mov	r0, r4
 800d912:	4629      	mov	r1, r5
 800d914:	f7f2 fc5e 	bl	80001d4 <__adddf3>
 800d918:	4604      	mov	r4, r0
 800d91a:	460d      	mov	r5, r1
 800d91c:	e01c      	b.n	800d958 <scalbn+0x90>
 800d91e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800d922:	460b      	mov	r3, r1
 800d924:	3a36      	subs	r2, #54	; 0x36
 800d926:	4432      	add	r2, r6
 800d928:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800d92c:	428a      	cmp	r2, r1
 800d92e:	dd0b      	ble.n	800d948 <scalbn+0x80>
 800d930:	ec45 4b11 	vmov	d1, r4, r5
 800d934:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 800d9a0 <scalbn+0xd8>
 800d938:	f000 f83c 	bl	800d9b4 <copysign>
 800d93c:	a318      	add	r3, pc, #96	; (adr r3, 800d9a0 <scalbn+0xd8>)
 800d93e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d942:	ec51 0b10 	vmov	r0, r1, d0
 800d946:	e7da      	b.n	800d8fe <scalbn+0x36>
 800d948:	2a00      	cmp	r2, #0
 800d94a:	dd08      	ble.n	800d95e <scalbn+0x96>
 800d94c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d950:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d954:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800d958:	ec45 4b10 	vmov	d0, r4, r5
 800d95c:	bd70      	pop	{r4, r5, r6, pc}
 800d95e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800d962:	da0d      	bge.n	800d980 <scalbn+0xb8>
 800d964:	f24c 3350 	movw	r3, #50000	; 0xc350
 800d968:	429e      	cmp	r6, r3
 800d96a:	ec45 4b11 	vmov	d1, r4, r5
 800d96e:	dce1      	bgt.n	800d934 <scalbn+0x6c>
 800d970:	ed9f 0b09 	vldr	d0, [pc, #36]	; 800d998 <scalbn+0xd0>
 800d974:	f000 f81e 	bl	800d9b4 <copysign>
 800d978:	a307      	add	r3, pc, #28	; (adr r3, 800d998 <scalbn+0xd0>)
 800d97a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d97e:	e7e0      	b.n	800d942 <scalbn+0x7a>
 800d980:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d984:	3236      	adds	r2, #54	; 0x36
 800d986:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d98a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800d98e:	4620      	mov	r0, r4
 800d990:	4629      	mov	r1, r5
 800d992:	2200      	movs	r2, #0
 800d994:	4b06      	ldr	r3, [pc, #24]	; (800d9b0 <scalbn+0xe8>)
 800d996:	e7b2      	b.n	800d8fe <scalbn+0x36>
 800d998:	c2f8f359 	.word	0xc2f8f359
 800d99c:	01a56e1f 	.word	0x01a56e1f
 800d9a0:	8800759c 	.word	0x8800759c
 800d9a4:	7e37e43c 	.word	0x7e37e43c
 800d9a8:	43500000 	.word	0x43500000
 800d9ac:	ffff3cb0 	.word	0xffff3cb0
 800d9b0:	3c900000 	.word	0x3c900000

0800d9b4 <copysign>:
 800d9b4:	ec51 0b10 	vmov	r0, r1, d0
 800d9b8:	ee11 0a90 	vmov	r0, s3
 800d9bc:	ee10 2a10 	vmov	r2, s0
 800d9c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800d9c4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800d9c8:	ea41 0300 	orr.w	r3, r1, r0
 800d9cc:	ec43 2b10 	vmov	d0, r2, r3
 800d9d0:	4770      	bx	lr
	...

0800d9d4 <_init>:
 800d9d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9d6:	bf00      	nop
 800d9d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d9da:	bc08      	pop	{r3}
 800d9dc:	469e      	mov	lr, r3
 800d9de:	4770      	bx	lr

0800d9e0 <_fini>:
 800d9e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9e2:	bf00      	nop
 800d9e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d9e6:	bc08      	pop	{r3}
 800d9e8:	469e      	mov	lr, r3
 800d9ea:	4770      	bx	lr
