#contributor : Aaron , generated by script from template provided by Xilinx
#name : V5_MUXF7
#key:V5_MUXF7
# --

MUXF7 U_MUXF7 (
   .O(O),    // Output of MUX to general routing
   .I0(I0),  // Input (tie to MUXF6 LO out or LUT6 O6 pin)
   .I1(I1),  // Input (tie to MUXF6 LO out or LUT6 O6 pin)
   .S(S)     // Input select to MUX
);

