Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date              : Mon Apr  4 16:06:47 2022
| Host              : EUL10-797V3J3 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file ../reports/post_synth_timing_summary.rpt
| Design            : aes_engine_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1049)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (816)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1049)
---------------------------
 There are 1049 register/latch pins with no clock driven by root clock pin: dbg_hub/sl_iport0_o[1] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (816)
--------------------------------------------------
 There are 816 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.734     -201.115                    904                12212       -0.045      -22.383                    818                12212        0.708        0.000                       0                  4753  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
board_clk             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
board_clk                                                                                                                                                               1.600        0.000                       0                     2  
  clk_out1_clk_wiz_0       -0.734     -201.115                    904                12212       -0.045      -22.383                    818                12212        0.708        0.000                       0                  4751  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  board_clk
  To Clock:  board_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         board_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCE/I           n/a            1.290         8.000       6.710                CLK/inst/clkin1_bufg/I
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       8.000       92.000               CLK/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            2.400         4.000       1.600                CLK/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            2.400         4.000       1.600                CLK/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          904  Failing Endpoints,  Worst Slack       -0.734ns,  Total Violation     -201.115ns
Hold  :          818  Failing Endpoints,  Worst Slack       -0.045ns,  Total Violation      -22.383ns
PW    :            0  Failing Endpoints,  Worst Slack        0.708ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.734ns  (required time - arrival time)
  Source:                 u_top/u_key_expansion/sel__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_top/u_key_expansion/sel__49/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 1.366ns (51.586%)  route 1.282ns (48.414%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.813ns = ( 9.313 - 2.500 ) 
    Source Clock Delay      (SCD):    6.620ns
    Clock Pessimism Removal (CPR):    -0.338ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUFGDS/I
                         DIFFINBUF (Prop_DIFFINBUF_DIFF_IN_P_O)
                                                      1.114     1.114 r  CLK_IBUFGDS/DIFFINBUF_INST/O
                         net (fo=1, unplaced)         0.050     1.164    CLK_IBUFGDS/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.164 r  CLK_IBUFGDS/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     1.325    CLK/inst/clk_in1
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.353 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, unplaced)         2.584     3.937    CLK/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.810 r  CLK/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     4.008    CLK/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     4.036 r  CLK/inst/clkout1_buf/O
                         net (fo=4750, unplaced)      2.584     6.620    u_top/u_key_expansion/i_clk
                         RAMB18E2                                     r  u_top/u_key_expansion/sel__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[0])
                                                      0.932     7.552 r  u_top/u_key_expansion/sel__1/DOUTADOUT[0]
                         net (fo=26, unplaced)        0.259     7.811    u_top/u_key_expansion/sel__1_n_47
                         LUT6 (Prop_LUT6_I0_O)        0.149     7.960 r  u_top/u_key_expansion/o_expanded_key[7][96]_INST_0_i_1/O
                         net (fo=12, unplaced)        0.263     8.223    u_top/u_key_expansion/o_expanded_key[7][96]_INST_0_i_1_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.035     8.258 r  u_top/u_key_expansion/o_expanded_key[8][96]_INST_0_i_4/O
                         net (fo=3, unplaced)         0.231     8.489    u_top/u_key_expansion/o_expanded_key[8][96]_INST_0_i_4_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.069     8.558 r  u_top/u_key_expansion/o_expanded_key[8][96]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.185     8.743    u_top/u_key_expansion/expanded_key_192[5]_160[0]
                         LUT5 (Prop_LUT5_I0_O)        0.112     8.855 r  u_top/u_key_expansion/o_expanded_key[11][96]_INST_0_i_2/O
                         net (fo=2, unplaced)         0.225     9.080    u_top/u_key_expansion/expanded_key_192[7]_160[0]
                         LUT2 (Prop_LUT2_I0_O)        0.069     9.149 r  u_top/u_key_expansion/sel__49_i_16/O
                         net (fo=1, unplaced)         0.119     9.268    u_top/u_key_expansion/sel__49_i_16_n_0
                         RAMB18E2                                     r  u_top/u_key_expansion/sel__49/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  i_clk_p (IN)
                         net (fo=0)                   0.000     2.500    CLK_IBUFGDS/I
                         DIFFINBUF (Prop_DIFFINBUF_DIFF_IN_P_O)
                                                      0.907     3.407 r  CLK_IBUFGDS/DIFFINBUF_INST/O
                         net (fo=1, unplaced)         0.040     3.447    CLK_IBUFGDS/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.447 r  CLK_IBUFGDS/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     3.580    CLK/inst/clk_in1
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.604 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, unplaced)         2.439     6.043    CLK/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     6.673 r  CLK/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.177     6.850    CLK/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     6.874 r  CLK/inst/clkout1_buf/O
                         net (fo=4750, unplaced)      2.439     9.313    u_top/u_key_expansion/i_clk
                         RAMB18E2                                     r  u_top/u_key_expansion/sel__49/CLKBWRCLK
                         clock pessimism             -0.338     8.975    
                         clock uncertainty           -0.079     8.896    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.362     8.534    u_top/u_key_expansion/sel__49
  -------------------------------------------------------------------
                         required time                          8.534    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                 -0.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.045ns  (arrival time - required time)
  Source:                 u_top/addra_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    3.563ns
    Clock Pessimism Removal (CPR):    -0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUFGDS/I
                         DIFFINBUF (Prop_DIFFINBUF_DIFF_IN_P_O)
                                                      0.847     0.847 r  CLK_IBUFGDS/DIFFINBUF_INST/O
                         net (fo=1, unplaced)         0.040     0.887    CLK_IBUFGDS/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.887 r  CLK_IBUFGDS/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.953    CLK/inst/clk_in1
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.970 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, unplaced)         1.114     2.084    CLK/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     2.314 r  CLK/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     2.432    CLK/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.449 r  CLK/inst/clkout1_buf/O
                         net (fo=4750, unplaced)      1.114     3.563    u_top/i_clk
                         FDRE                                         r  u_top/addra_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     3.602 r  u_top/addra_reg[5]/Q
                         net (fo=8, unplaced)         0.067     3.669    u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ADDRA[5]
                         RAMB18E2                                     r  u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUFGDS/I
                         DIFFINBUF (Prop_DIFFINBUF_DIFF_IN_P_O)
                                                      1.087     1.087 r  CLK_IBUFGDS/DIFFINBUF_INST/O
                         net (fo=1, unplaced)         0.050     1.137    CLK_IBUFGDS/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.137 r  CLK_IBUFGDS/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     1.220    CLK/inst/clk_in1
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.239 r  CLK/inst/clkin1_bufg/O
                         net (fo=1, unplaced)         1.259     2.498    CLK/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.203 r  CLK/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.133     2.336    CLK/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.355 r  CLK/inst/clkout1_buf/O
                         net (fo=4750, unplaced)      1.259     3.614    u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CLKA
                         RAMB18E2                                     r  u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.094     3.708    
                         RAMB18E2 (Hold_RAMB18E2_CLKARDCLK_ADDRARDADDR[9])
                                                      0.006     3.714    u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.714    
                         arrival time                           3.669    
  -------------------------------------------------------------------
                         slack                                 -0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { CLK/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         2.500       1.145                u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.250       0.708                u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.250       0.708                u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK



