// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/21/2019 15:51:25"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module Graphic_controller (
	clk,
	btn_i,
	btn_confirm_i,
	vga_clock,
	SYNC_N,
	v_en,
	R,
	G,
	B,
	V_SYNC,
	H_SYNC,
	leds,
	rx,
	rx_led);
input 	logic clk ;
input 	logic btn_i ;
input 	logic btn_confirm_i ;
output 	logic vga_clock ;
output 	logic SYNC_N ;
output 	logic v_en ;
output 	logic [7:0] R ;
output 	logic [7:0] G ;
output 	logic [7:0] B ;
output 	logic V_SYNC ;
output 	logic H_SYNC ;
output 	logic [7:0] leds ;
input 	logic rx ;
output 	logic rx_led ;

// Design Ports Information
// btn_i	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn_confirm_i	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_clock	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_en	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_SYNC	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// H_SYNC	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// leds[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// leds[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// leds[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// leds[4]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// leds[5]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// leds[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// leds[7]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// rx_led	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// rx	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \btn_i~input_o ;
wire \btn_confirm_i~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \vga|testclk|q~0_combout ;
wire \vga|testclk|q~q ;
wire \vga|testclk|out_clk~0_combout ;
wire \vga|testclk|out_clk~q ;
wire \vga|sync|v_signal|Add0~125_sumout ;
wire \vga|sync|h_signal|Add0~125_sumout ;
wire \vga|sync|h_signal|Add0~126 ;
wire \vga|sync|h_signal|Add0~121_sumout ;
wire \vga|sync|h_signal|CURRENT_PIXEL[1]~DUPLICATE_q ;
wire \vga|sync|h_signal|Add0~122 ;
wire \vga|sync|h_signal|Add0~109_sumout ;
wire \vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ;
wire \vga|sync|h_signal|Add0~110 ;
wire \vga|sync|h_signal|Add0~113_sumout ;
wire \vga|sync|h_signal|Add0~114 ;
wire \vga|sync|h_signal|Add0~105_sumout ;
wire \vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ;
wire \vga|sync|h_signal|Add0~106 ;
wire \vga|sync|h_signal|Add0~101_sumout ;
wire \vga|sync|h_signal|Add0~102 ;
wire \vga|sync|h_signal|Add0~117_sumout ;
wire \vga|sync|h_signal|Add0~118 ;
wire \vga|sync|h_signal|Add0~9_sumout ;
wire \vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ;
wire \vga|sync|h_signal|Add0~10 ;
wire \vga|sync|h_signal|Add0~13_sumout ;
wire \vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q ;
wire \vga|sync|h_signal|Add0~14 ;
wire \vga|sync|h_signal|Add0~5_sumout ;
wire \vga|sync|h_signal|CURRENT_PIXEL[9]~DUPLICATE_q ;
wire \vga|sync|h_signal|Equal0~1_combout ;
wire \vga|sync|h_signal|Add0~6 ;
wire \vga|sync|h_signal|Add0~21_sumout ;
wire \vga|sync|h_signal|Add0~22 ;
wire \vga|sync|h_signal|Add0~25_sumout ;
wire \vga|sync|h_signal|Add0~26 ;
wire \vga|sync|h_signal|Add0~29_sumout ;
wire \vga|sync|h_signal|Add0~30 ;
wire \vga|sync|h_signal|Add0~53_sumout ;
wire \vga|sync|h_signal|CURRENT_PIXEL[13]~DUPLICATE_q ;
wire \vga|sync|h_signal|Add0~54 ;
wire \vga|sync|h_signal|Add0~93_sumout ;
wire \vga|sync|h_signal|CURRENT_PIXEL[14]~DUPLICATE_q ;
wire \vga|sync|h_signal|Add0~94 ;
wire \vga|sync|h_signal|Add0~61_sumout ;
wire \vga|sync|h_signal|Add0~62 ;
wire \vga|sync|h_signal|Add0~65_sumout ;
wire \vga|sync|h_signal|Add0~66 ;
wire \vga|sync|h_signal|Add0~69_sumout ;
wire \vga|sync|h_signal|Add0~70 ;
wire \vga|sync|h_signal|Add0~73_sumout ;
wire \vga|sync|h_signal|Add0~74 ;
wire \vga|sync|h_signal|Add0~77_sumout ;
wire \vga|sync|h_signal|Add0~78 ;
wire \vga|sync|h_signal|Add0~81_sumout ;
wire \vga|sync|h_signal|Add0~82 ;
wire \vga|sync|h_signal|Add0~85_sumout ;
wire \vga|sync|h_signal|Add0~86 ;
wire \vga|sync|h_signal|Add0~89_sumout ;
wire \vga|sync|h_signal|CURRENT_PIXEL[24]~DUPLICATE_q ;
wire \vga|sync|h_signal|Add0~90 ;
wire \vga|sync|h_signal|Add0~57_sumout ;
wire \vga|sync|h_signal|Add0~58 ;
wire \vga|sync|h_signal|Add0~97_sumout ;
wire \vga|sync|V_EN~3_combout ;
wire \vga|sync|h_signal|CURRENT_PIXEL[11]~DUPLICATE_q ;
wire \vga|sync|V_EN~0_combout ;
wire \vga|sync|h_signal|Add0~98 ;
wire \vga|sync|h_signal|Add0~17_sumout ;
wire \vga|sync|h_signal|CURRENT_PIXEL[25]~DUPLICATE_q ;
wire \vga|sync|h_signal|Add0~18 ;
wire \vga|sync|h_signal|Add0~33_sumout ;
wire \vga|sync|h_signal|CURRENT_PIXEL[26]~DUPLICATE_q ;
wire \vga|sync|h_signal|Add0~34 ;
wire \vga|sync|h_signal|Add0~37_sumout ;
wire \vga|sync|h_signal|CURRENT_PIXEL[27]~DUPLICATE_q ;
wire \vga|sync|h_signal|Add0~38 ;
wire \vga|sync|h_signal|Add0~49_sumout ;
wire \vga|sync|h_signal|Add0~50 ;
wire \vga|sync|h_signal|Add0~45_sumout ;
wire \vga|sync|h_signal|Add0~46 ;
wire \vga|sync|h_signal|Add0~41_sumout ;
wire \vga|sync|V_EN~1_combout ;
wire \vga|sync|h_signal|CURRENT_PIXEL[15]~DUPLICATE_q ;
wire \vga|sync|V_EN~2_combout ;
wire \vga|sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE_q ;
wire \vga|sync|h_signal|Add0~42 ;
wire \vga|sync|h_signal|Add0~1_sumout ;
wire \spriteController|tc1|visible_flag~0_combout ;
wire \vga|sync|h_signal|CURRENT_PIXEL[3]~DUPLICATE_q ;
wire \vga|sync|h_signal|Equal0~0_combout ;
wire \vga|sync|h_signal|Equal0~2_combout ;
wire \vga|sync|h_signal|END_LINE~feeder_combout ;
wire \vga|sync|h_signal|END_LINE~q ;
wire \vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ;
wire \vga|sync|v_signal|Add0~126 ;
wire \vga|sync|v_signal|Add0~121_sumout ;
wire \vga|sync|v_signal|Add0~122 ;
wire \vga|sync|v_signal|Add0~113_sumout ;
wire \vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ;
wire \vga|sync|v_signal|Add0~114 ;
wire \vga|sync|v_signal|Add0~117_sumout ;
wire \vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ;
wire \vga|sync|v_signal|Add0~118 ;
wire \vga|sync|v_signal|Add0~109_sumout ;
wire \vga|sync|v_signal|Add0~110 ;
wire \vga|sync|v_signal|Add0~5_sumout ;
wire \vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ;
wire \vga|sync|v_signal|Add0~6 ;
wire \vga|sync|v_signal|Add0~9_sumout ;
wire \vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q ;
wire \vga|sync|v_signal|Add0~10 ;
wire \vga|sync|v_signal|Add0~13_sumout ;
wire \vga|sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q ;
wire \vga|sync|v_signal|Equal0~1_combout ;
wire \vga|sync|v_signal|Add0~14 ;
wire \vga|sync|v_signal|Add0~1_sumout ;
wire \vga|sync|v_signal|CURRENT_PIXEL[8]~DUPLICATE_q ;
wire \vga|sync|v_signal|Add0~2 ;
wire \vga|sync|v_signal|Add0~17_sumout ;
wire \vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q ;
wire \vga|sync|v_signal|Equal0~2_combout ;
wire \vga|sync|v_signal|CURRENT_PIXEL[27]~DUPLICATE_q ;
wire \vga|sync|v_signal|Add0~18 ;
wire \vga|sync|v_signal|Add0~77_sumout ;
wire \vga|sync|v_signal|Add0~78 ;
wire \vga|sync|v_signal|Add0~73_sumout ;
wire \vga|sync|v_signal|Add0~74 ;
wire \vga|sync|v_signal|Add0~85_sumout ;
wire \vga|sync|v_signal|Add0~86 ;
wire \vga|sync|v_signal|Add0~89_sumout ;
wire \vga|sync|v_signal|Add0~90 ;
wire \vga|sync|v_signal|Add0~93_sumout ;
wire \vga|sync|v_signal|Add0~94 ;
wire \vga|sync|v_signal|Add0~97_sumout ;
wire \vga|sync|v_signal|Add0~98 ;
wire \vga|sync|v_signal|Add0~102 ;
wire \vga|sync|v_signal|Add0~33_sumout ;
wire \vga|sync|v_signal|Add0~34 ;
wire \vga|sync|v_signal|Add0~37_sumout ;
wire \vga|sync|v_signal|Add0~38 ;
wire \vga|sync|v_signal|Add0~41_sumout ;
wire \vga|sync|v_signal|Add0~42 ;
wire \vga|sync|v_signal|Add0~45_sumout ;
wire \vga|sync|v_signal|Add0~46 ;
wire \vga|sync|v_signal|Add0~49_sumout ;
wire \vga|sync|v_signal|Add0~50 ;
wire \vga|sync|v_signal|Add0~53_sumout ;
wire \vga|sync|v_signal|Add0~54 ;
wire \vga|sync|v_signal|Add0~61_sumout ;
wire \vga|sync|v_signal|Add0~62 ;
wire \vga|sync|v_signal|Add0~81_sumout ;
wire \vga|sync|v_signal|CURRENT_PIXEL[24]~DUPLICATE_q ;
wire \vga|sync|v_signal|Add0~82 ;
wire \vga|sync|v_signal|Add0~57_sumout ;
wire \vga|sync|v_signal|CURRENT_PIXEL[25]~DUPLICATE_q ;
wire \vga|sync|v_signal|Add0~58 ;
wire \vga|sync|v_signal|Add0~69_sumout ;
wire \vga|sync|v_signal|CURRENT_PIXEL[26]~DUPLICATE_q ;
wire \vga|sync|v_signal|Add0~70 ;
wire \vga|sync|v_signal|Add0~65_sumout ;
wire \vga|sync|LessThan1~2_combout ;
wire \vga|sync|LessThan1~1_combout ;
wire \vga|sync|v_signal|CURRENT_PIXEL[31]~DUPLICATE_q ;
wire \vga|sync|v_signal|Add0~66 ;
wire \vga|sync|v_signal|Add0~25_sumout ;
wire \vga|sync|v_signal|Add0~26 ;
wire \vga|sync|v_signal|Add0~21_sumout ;
wire \vga|sync|v_signal|Add0~22 ;
wire \vga|sync|v_signal|Add0~29_sumout ;
wire \vga|sync|v_signal|CURRENT_PIXEL[30]~DUPLICATE_q ;
wire \vga|sync|v_signal|Add0~30 ;
wire \vga|sync|v_signal|Add0~105_sumout ;
wire \vga|sync|LessThan1~0_combout ;
wire \vga|sync|v_signal|Equal0~0_combout ;
wire \vga|sync|v_signal|Equal0~3_combout ;
wire \vga|sync|v_signal|CURRENT_PIXEL[16]~DUPLICATE_q ;
wire \vga|sync|v_signal|Add0~101_sumout ;
wire \vga|sync|LessThan1~3_combout ;
wire \vga|sync|LessThan1~4_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ;
wire \vga|sync|V_EN~4_combout ;
wire \vga|sync|V_EN~5_combout ;
wire \vga|sync|V_EN~6_combout ;
wire \spriteController|tc1|visible_flag~1_combout ;
wire \spriteController|tc1|visible_flag~2_combout ;
wire \vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q ;
wire \spriteController|scoreController|visible_flag~1_combout ;
wire \spriteController|scoreController|visible_flag~0_combout ;
wire \spriteController|scoreController|visible_flag~2_combout ;
wire \spriteController|scoreController|visible_flag~3_combout ;
wire \spriteController|scoreController|Add1~30_cout ;
wire \spriteController|scoreController|Add1~31 ;
wire \spriteController|scoreController|Add1~2 ;
wire \spriteController|scoreController|Add1~3 ;
wire \spriteController|scoreController|Add1~6 ;
wire \spriteController|scoreController|Add1~7 ;
wire \spriteController|scoreController|Add1~10 ;
wire \spriteController|scoreController|Add1~11 ;
wire \spriteController|scoreController|Add1~14 ;
wire \spriteController|scoreController|Add1~15 ;
wire \spriteController|scoreController|Add1~34 ;
wire \spriteController|scoreController|Add1~35 ;
wire \spriteController|scoreController|Add1~38 ;
wire \spriteController|scoreController|Add1~39 ;
wire \spriteController|scoreController|Add1~42 ;
wire \spriteController|scoreController|Add1~43 ;
wire \spriteController|scoreController|Add1~46 ;
wire \spriteController|scoreController|Add1~47 ;
wire \spriteController|scoreController|Add1~50 ;
wire \spriteController|scoreController|Add1~51 ;
wire \spriteController|scoreController|Add1~54 ;
wire \spriteController|scoreController|Add1~55 ;
wire \spriteController|scoreController|Add1~18 ;
wire \spriteController|scoreController|Add1~19 ;
wire \spriteController|scoreController|Add1~22 ;
wire \spriteController|scoreController|Add1~23 ;
wire \spriteController|scoreController|Add1~25_sumout ;
wire \spriteController|scoreController|Add1~21_sumout ;
wire \spriteController|scoreController|Add1~17_sumout ;
wire \spriteController|scoreController|Add1~53_sumout ;
wire \spriteController|scoreController|Add1~49_sumout ;
wire \spriteController|scoreController|Add1~45_sumout ;
wire \spriteController|scoreController|Add1~41_sumout ;
wire \spriteController|scoreController|Add1~37_sumout ;
wire \spriteController|scoreController|Add1~33_sumout ;
wire \spriteController|scoreController|Add2~14 ;
wire \spriteController|scoreController|Add2~18 ;
wire \spriteController|scoreController|Add2~22 ;
wire \spriteController|scoreController|Add2~26 ;
wire \spriteController|scoreController|Add2~30 ;
wire \spriteController|scoreController|Add2~34 ;
wire \spriteController|scoreController|Add2~2 ;
wire \spriteController|scoreController|Add2~6 ;
wire \spriteController|scoreController|Add2~9_sumout ;
wire \spriteController|scoreController|mem_address_o[15]~13_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ;
wire \spriteController|scoreController|Add2~1_sumout ;
wire \spriteController|scoreController|mem_address_o[13]~15_combout ;
wire \spriteController|scoreController|Add2~5_sumout ;
wire \spriteController|scoreController|mem_address_o[14]~14_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ;
wire \spriteController|scoreController|RGB_o[10]~2_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ;
wire \spriteController|scoreController|mem_address_o[0]~0_combout ;
wire \spriteController|scoreController|mem_address_o[1]~1_combout ;
wire \spriteController|scoreController|mem_address_o[2]~2_combout ;
wire \spriteController|scoreController|Add1~1_sumout ;
wire \spriteController|scoreController|mem_address_o[3]~3_combout ;
wire \spriteController|scoreController|Add1~5_sumout ;
wire \spriteController|scoreController|mem_address_o[4]~4_combout ;
wire \spriteController|scoreController|Add1~9_sumout ;
wire \spriteController|scoreController|mem_address_o[5]~5_combout ;
wire \spriteController|scoreController|Add1~13_sumout ;
wire \spriteController|scoreController|mem_address_o[6]~6_combout ;
wire \spriteController|scoreController|Add2~13_sumout ;
wire \spriteController|scoreController|mem_address_o[7]~7_combout ;
wire \spriteController|scoreController|Add2~17_sumout ;
wire \spriteController|scoreController|mem_address_o[8]~8_combout ;
wire \spriteController|scoreController|Add2~21_sumout ;
wire \spriteController|scoreController|mem_address_o[9]~9_combout ;
wire \spriteController|scoreController|Add2~25_sumout ;
wire \spriteController|scoreController|mem_address_o[10]~10_combout ;
wire \spriteController|scoreController|Add2~29_sumout ;
wire \spriteController|scoreController|mem_address_o[11]~11_combout ;
wire \spriteController|scoreController|Add2~33_sumout ;
wire \spriteController|scoreController|mem_address_o[12]~12_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a144~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a168~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \spriteController|scoreController|RGB_o[0]~42_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \spriteController|scoreController|RGB_o[0]~43_combout ;
wire \spriteController|scoreController|RGB_o[0]~44_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a143~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a167~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191~portadataout ;
wire \spriteController|scoreController|RGB_o[23]~39_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \spriteController|scoreController|RGB_o[23]~40_combout ;
wire \spriteController|scoreController|RGB_o[23]~41_combout ;
wire \spriteController|scoreController|RGB_o[10]~0_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \spriteController|scoreController|RGB_o[10]~1_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~7_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138~portadataout ;
wire \spriteController|scoreController|RGB_o[18]~60_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \spriteController|scoreController|RGB_o[18]~61_combout ;
wire \spriteController|scoreController|RGB_o[18]~62_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a161~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a137~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a185~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \spriteController|scoreController|RGB_o[17]~57_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \spriteController|scoreController|RGB_o[17]~58_combout ;
wire \spriteController|scoreController|RGB_o[17]~59_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~10_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182~portadataout ;
wire \spriteController|scoreController|RGB_o[14]~66_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \spriteController|scoreController|RGB_o[14]~67_combout ;
wire \spriteController|scoreController|RGB_o[14]~68_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133~portadataout ;
wire \spriteController|scoreController|RGB_o[13]~63_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \spriteController|scoreController|RGB_o[13]~64_combout ;
wire \spriteController|scoreController|RGB_o[13]~65_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~11_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a141~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a189~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165~portadataout ;
wire \spriteController|scoreController|RGB_o[21]~45_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \spriteController|scoreController|RGB_o[21]~46_combout ;
wire \spriteController|scoreController|RGB_o[21]~47_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \spriteController|scoreController|RGB_o[22]~49_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a142~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a166~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190~portadataout ;
wire \spriteController|scoreController|RGB_o[22]~48_combout ;
wire \spriteController|scoreController|RGB_o[22]~50_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~8_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a159~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a135~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a183~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \spriteController|scoreController|RGB_o[15]~69_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \spriteController|scoreController|RGB_o[15]~70_combout ;
wire \spriteController|scoreController|RGB_o[15]~71_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \spriteController|scoreController|RGB_o[16]~73_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136~portadataout ;
wire \spriteController|scoreController|RGB_o[16]~72_combout ;
wire \spriteController|scoreController|RGB_o[16]~74_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~12_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a188~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a164~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a140~portadataout ;
wire \spriteController|scoreController|RGB_o[20]~54_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \spriteController|scoreController|RGB_o[20]~55_combout ;
wire \spriteController|scoreController|RGB_o[20]~56_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139~portadataout ;
wire \spriteController|scoreController|RGB_o[19]~51_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \spriteController|scoreController|RGB_o[19]~52_combout ;
wire \spriteController|scoreController|RGB_o[19]~53_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~9_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148~portadataout ;
wire \spriteController|scoreController|RGB_o[4]~9_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \spriteController|scoreController|RGB_o[4]~10_combout ;
wire \spriteController|scoreController|RGB_o[4]~11_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a147~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171~portadataout ;
wire \spriteController|scoreController|RGB_o[3]~12_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \spriteController|scoreController|RGB_o[3]~13_combout ;
wire \spriteController|scoreController|RGB_o[3]~14_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~1_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a179~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a155~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a131~portadataout ;
wire \spriteController|scoreController|RGB_o[11]~30_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \spriteController|scoreController|RGB_o[11]~31_combout ;
wire \spriteController|scoreController|RGB_o[11]~32_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a130~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a154~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a178~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \spriteController|scoreController|RGB_o[10]~27_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \spriteController|scoreController|RGB_o[10]~28_combout ;
wire \spriteController|scoreController|RGB_o[10]~29_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~4_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145~portadataout ;
wire \spriteController|scoreController|RGB_o[1]~3_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \spriteController|scoreController|RGB_o[1]~4_combout ;
wire \spriteController|scoreController|RGB_o[1]~5_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180~portadataout ;
wire \spriteController|scoreController|RGB_o[12]~6_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \spriteController|scoreController|RGB_o[12]~7_combout ;
wire \spriteController|scoreController|RGB_o[12]~8_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~0_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152~portadataout ;
wire \spriteController|scoreController|RGB_o[8]~21_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \spriteController|scoreController|RGB_o[8]~22_combout ;
wire \spriteController|scoreController|RGB_o[8]~23_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a151~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a175~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \spriteController|scoreController|RGB_o[7]~24_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \spriteController|scoreController|RGB_o[7]~25_combout ;
wire \spriteController|scoreController|RGB_o[7]~26_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~3_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a170~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a146~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \spriteController|scoreController|RGB_o[2]~33_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \spriteController|scoreController|RGB_o[2]~34_combout ;
wire \spriteController|scoreController|RGB_o[2]~35_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a153~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a129~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177~portadataout ;
wire \spriteController|scoreController|RGB_o[9]~36_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \spriteController|scoreController|RGB_o[9]~37_combout ;
wire \spriteController|scoreController|RGB_o[9]~38_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~5_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a149~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a173~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \spriteController|scoreController|RGB_o[5]~18_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \spriteController|scoreController|RGB_o[5]~19_combout ;
wire \spriteController|scoreController|RGB_o[5]~20_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a150~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174~portadataout ;
wire \spriteController|scoreController|RGB_o[6]~15_combout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \spriteController|scoreController|RGB_o[6]~16_combout ;
wire \spriteController|scoreController|RGB_o[6]~17_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~2_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ;
wire \spriteController|tc1|LessThan2~1_combout ;
wire \spriteController|wallsController|LessThan2~0_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~2_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~1_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~3_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ;
wire \spriteController|tc1|visible_flag~3_combout ;
wire \spriteController|tc2|visible_flag~0_combout ;
wire \spriteController|tc2|visible_flag~1_combout ;
wire \spriteController|tc2|mem_address_o[0]~0_combout ;
wire \spriteController|tc2|mem_address_o[1]~1_combout ;
wire \spriteController|tc2|Add0~34_cout ;
wire \spriteController|tc2|Add0~35 ;
wire \spriteController|tc2|Add0~1_sumout ;
wire \spriteController|tc2|mem_address_o[2]~2_combout ;
wire \spriteController|tc2|Add0~2 ;
wire \spriteController|tc2|Add0~3 ;
wire \spriteController|tc2|Add0~5_sumout ;
wire \spriteController|tc2|mem_address_o[3]~3_combout ;
wire \spriteController|tc2|Add0~6 ;
wire \spriteController|tc2|Add0~7 ;
wire \spriteController|tc2|Add0~9_sumout ;
wire \spriteController|tc2|mem_address_o[4]~4_combout ;
wire \spriteController|tc2|Add0~10 ;
wire \spriteController|tc2|Add0~11 ;
wire \spriteController|tc2|Add0~13_sumout ;
wire \spriteController|tc2|mem_address_o[5]~5_combout ;
wire \spriteController|tc2|Add0~14 ;
wire \spriteController|tc2|Add0~15 ;
wire \spriteController|tc2|Add0~17_sumout ;
wire \spriteController|tc2|mem_address_o[6]~6_combout ;
wire \spriteController|tc2|Add0~18 ;
wire \spriteController|tc2|Add0~19 ;
wire \spriteController|tc2|Add0~21_sumout ;
wire \spriteController|tc2|mem_address_o[7]~7_combout ;
wire \spriteController|tc2|Add0~22 ;
wire \spriteController|tc2|Add0~23 ;
wire \spriteController|tc2|Add0~25_sumout ;
wire \spriteController|tc2|mem_address_o[8]~8_combout ;
wire \spriteController|tc2|LessThan2~0_combout ;
wire \spriteController|tc2|Add0~26 ;
wire \spriteController|tc2|Add0~27 ;
wire \spriteController|tc2|Add0~29_sumout ;
wire \spriteController|tc2|mem_address_o[9]~9_combout ;
wire \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~8_combout ;
wire \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~7_combout ;
wire \spriteController|tc2|RGB_o[3]~1_combout ;
wire \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~9_combout ;
wire \spriteController|tc2|visible_flag~2_combout ;
wire \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~10_combout ;
wire \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~1_combout ;
wire \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~5_combout ;
wire \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~0_combout ;
wire \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~3_combout ;
wire \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~4_combout ;
wire \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~2_combout ;
wire \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~6_combout ;
wire \spriteController|tc2|RGB_o[11]~0_combout ;
wire \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ;
wire \spriteController|tc1|visible_flag~4_combout ;
wire \rx~input_o ;
wire \RX0|rx_r~q ;
wire \rstn~feeder_combout ;
wire \rstn~q ;
wire \RX0|bitc~3_combout ;
wire \RX0|baudgen0|Add0~33_sumout ;
wire \RX0|baudgen0|divcounter~10_combout ;
wire \RX0|baudgen0|Add0~34 ;
wire \RX0|baudgen0|Add0~29_sumout ;
wire \RX0|baudgen0|divcounter~9_combout ;
wire \RX0|baudgen0|Add0~30 ;
wire \RX0|baudgen0|Add0~25_sumout ;
wire \RX0|baudgen0|divcounter~8_combout ;
wire \RX0|baudgen0|Add0~26 ;
wire \RX0|baudgen0|Add0~13_sumout ;
wire \RX0|baudgen0|divcounter~5_combout ;
wire \RX0|baudgen0|Add0~6 ;
wire \RX0|baudgen0|Add0~21_sumout ;
wire \RX0|baudgen0|divcounter~7_combout ;
wire \RX0|baudgen0|Add0~14 ;
wire \RX0|baudgen0|Add0~17_sumout ;
wire \RX0|baudgen0|divcounter~6_combout ;
wire \RX0|baudgen0|divcounter[4]~0_combout ;
wire \RX0|baudgen0|Add0~22 ;
wire \RX0|baudgen0|Add0~1_sumout ;
wire \RX0|baudgen0|divcounter~1_combout ;
wire \RX0|baudgen0|divcounter[4]~2_combout ;
wire \RX0|baudgen0|divcounter[5]~DUPLICATE_q ;
wire \RX0|baudgen0|Add0~18 ;
wire \RX0|baudgen0|Add0~10 ;
wire \RX0|baudgen0|Add0~5_sumout ;
wire \RX0|baudgen0|divcounter~3_combout ;
wire \RX0|bitc[0]~1_combout ;
wire \RX0|bitc[0]~DUPLICATE_q ;
wire \RX0|state~10_combout ;
wire \RX0|state.LOAD~q ;
wire \RX0|state~9_combout ;
wire \RX0|state.DAV~DUPLICATE_q ;
wire \RX0|state~12_combout ;
wire \RX0|state.IDLE~q ;
wire \RX0|bitc~0_combout ;
wire \RX0|bitc~2_combout ;
wire \RX0|bitc~4_combout ;
wire \RX0|state~11_combout ;
wire \RX0|Selector1~0_combout ;
wire \RX0|state.RECV~q ;
wire \RX0|baudgen0|Add0~9_sumout ;
wire \RX0|baudgen0|divcounter~4_combout ;
wire \RX0|baudgen0|clk_out~0_combout ;
wire \RX0|raw_data[8]~DUPLICATE_q ;
wire \RX0|data[6]~0_combout ;
wire \data[0]~feeder_combout ;
wire \RX0|state.DAV~q ;
wire \data[4]~0_combout ;
wire \spriteController|tc1|x_pos[0]~1_combout ;
wire \MW~feeder_combout ;
wire \MW~q ;
wire \spriteController|tc1|Add4~1_sumout ;
wire \data[4]~feeder_combout ;
wire \RX0|data[5]~feeder_combout ;
wire \spriteController|tc1|x_pos[5]~2_combout ;
wire \spriteController|tc1|x_pos[5]~DUPLICATE_q ;
wire \RX0|data[7]~feeder_combout ;
wire \spriteController|tc1|LessThan0~0_combout ;
wire \spriteController|tc1|LessThan0~2_combout ;
wire \spriteController|tc1|LessThan1~8_combout ;
wire \spriteController|tc1|LessThan0~3_combout ;
wire \spriteController|tc1|LessThan2~0_combout ;
wire \spriteController|tc1|visible_flag~5_combout ;
wire \spriteController|tc1|visible_flag~6_combout ;
wire \spriteController|tc1|LessThan0~1_combout ;
wire \data[3]~feeder_combout ;
wire \spriteController|tc1|LessThan1~0_combout ;
wire \spriteController|tc1|LessThan1~5_combout ;
wire \spriteController|tc1|LessThan1~4_combout ;
wire \spriteController|tc1|LessThan1~2_combout ;
wire \spriteController|tc1|LessThan1~6_combout ;
wire \spriteController|tc1|x_pos[0]~DUPLICATE_q ;
wire \spriteController|tc1|x_pos[1]~0_combout ;
wire \spriteController|tc1|LessThan1~1_combout ;
wire \spriteController|tc1|LessThan1~7_combout ;
wire \spriteController|tc1|LessThan1~3_combout ;
wire \spriteController|tc1|visible_flag~7_combout ;
wire \spriteController|tc1|mem_address_o[0]~0_combout ;
wire \spriteController|tc1|Add4~2 ;
wire \spriteController|tc1|Add4~3 ;
wire \spriteController|tc1|Add4~5_sumout ;
wire \spriteController|tc1|mem_address_o[1]~1_combout ;
wire \spriteController|tc1|Add4~6 ;
wire \spriteController|tc1|Add4~7 ;
wire \spriteController|tc1|Add4~9_sumout ;
wire \spriteController|tc1|mem_address_o[2]~2_combout ;
wire \spriteController|tc1|Add4~10 ;
wire \spriteController|tc1|Add4~11 ;
wire \spriteController|tc1|Add4~13_sumout ;
wire \spriteController|tc1|mem_address_o[3]~3_combout ;
wire \spriteController|tc1|Add4~14 ;
wire \spriteController|tc1|Add4~15 ;
wire \spriteController|tc1|Add4~17_sumout ;
wire \spriteController|tc1|mem_address_o[4]~4_combout ;
wire \spriteController|tc1|Add4~18 ;
wire \spriteController|tc1|Add4~19 ;
wire \spriteController|tc1|Add4~41_sumout ;
wire \spriteController|tc1|Add4~21_sumout ;
wire \spriteController|tc1|mem_address_o[5]~5_combout ;
wire \spriteController|tc1|Add4~42 ;
wire \spriteController|tc1|Add4~43 ;
wire \spriteController|tc1|Add4~45_sumout ;
wire \spriteController|tc1|Add4~22 ;
wire \spriteController|tc1|Add4~25_sumout ;
wire \spriteController|tc1|mem_address_o[6]~6_combout ;
wire \spriteController|tc1|Add4~46 ;
wire \spriteController|tc1|Add4~47 ;
wire \spriteController|tc1|Add4~49_sumout ;
wire \spriteController|tc1|Add4~26 ;
wire \spriteController|tc1|Add4~29_sumout ;
wire \spriteController|tc1|mem_address_o[7]~7_combout ;
wire \spriteController|tc1|Add4~50 ;
wire \spriteController|tc1|Add4~51 ;
wire \spriteController|tc1|Add4~53_sumout ;
wire \spriteController|tc1|Add4~30 ;
wire \spriteController|tc1|Add4~33_sumout ;
wire \spriteController|tc1|mem_address_o[8]~8_combout ;
wire \spriteController|tc1|Add2~0_combout ;
wire \spriteController|tc1|Add4~54 ;
wire \spriteController|tc1|Add4~55 ;
wire \spriteController|tc1|Add4~57_sumout ;
wire \spriteController|tc1|Add4~34 ;
wire \spriteController|tc1|Add4~37_sumout ;
wire \spriteController|tc1|mem_address_o[9]~9_combout ;
wire \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~4_combout ;
wire \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~1_combout ;
wire \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~2_combout ;
wire \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~0_combout ;
wire \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~3_combout ;
wire \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~5_combout ;
wire \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout ;
wire \spriteController|scoreController|RGB_o[0]~75_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~9_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w[3]~0_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w[3]~0_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w[3]~0_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~0_combout ;
wire \spriteController|tc1|RGB_o[0]~0_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w[3]~0_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~6_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~7_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~10_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~12_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~11_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a169~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a145~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~13_combout ;
wire \spriteController|tc1|RGB_o[1]~1_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~14_combout ;
wire \spriteController|scoreController|RGB_o[1]~76_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~15_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~16_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a170~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a146~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~18_combout ;
wire \spriteController|tc1|RGB_o[2]~2_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~19_combout ;
wire \spriteController|scoreController|RGB_o[2]~77_combout ;
wire \spriteController|tc2|RGB_o[2]~2_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~20_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~17_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~21_combout ;
wire \spriteController|tc1|RGB_o[3]~3_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a171~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a147~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~23_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~24_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~22_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~25_combout ;
wire \spriteController|scoreController|RGB_o[3]~78_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~26_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~27_combout ;
wire \spriteController|scoreController|RGB_o[4]~79_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~30_combout ;
wire \spriteController|tc1|RGB_o[4]~4_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a172~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a148~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~28_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~29_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~31_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~32_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~33_combout ;
wire \spriteController|tc1|RGB_o[5]~5_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~34_combout ;
wire \spriteController|scoreController|RGB_o[5]~80_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~35_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~36_combout ;
wire \spriteController|tc1|RGB_o[6]~6_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~38_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~39_combout ;
wire \spriteController|scoreController|RGB_o[6]~81_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~40_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~37_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~41_combout ;
wire \spriteController|tc1|RGB_o[7]~7_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~43_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~44_combout ;
wire \spriteController|scoreController|RGB_o[7]~82_combout ;
wire \spriteController|tc2|RGB_o[7]~3_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~45_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~42_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~46_combout ;
wire \spriteController|scoreController|RGB_o[8]~83_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~50_combout ;
wire \spriteController|tc1|RGB_o[8]~8_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a128~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a176~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~48_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~49_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~47_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~51_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~52_combout ;
wire \spriteController|tc1|RGB_o[9]~9_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a129~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a153~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~53_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~54_combout ;
wire \spriteController|scoreController|RGB_o[9]~84_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~55_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~56_combout ;
wire \spriteController|tc1|RGB_o[10]~10_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a178~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a130~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a154~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~58_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~59_combout ;
wire \spriteController|scoreController|RGB_o[10]~85_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~60_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~57_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~61_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a131~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a179~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~63_combout ;
wire \spriteController|tc1|RGB_o[11]~11_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~64_combout ;
wire \spriteController|scoreController|RGB_o[11]~86_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~62_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~65_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~66_combout ;
wire \spriteController|tc1|RGB_o[12]~12_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~68_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~69_combout ;
wire \spriteController|scoreController|RGB_o[12]~87_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~70_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~67_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~71_combout ;
wire \spriteController|tc2|RGB_o[13]~4_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~75_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~72_combout ;
wire \spriteController|scoreController|RGB_o[13]~88_combout ;
wire \spriteController|tc1|RGB_o[13]~13_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~73_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~74_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~76_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a158~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a182~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~78_combout ;
wire \spriteController|tc1|RGB_o[14]~14_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~79_combout ;
wire \spriteController|tc2|RGB_o[14]~5_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~80_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~77_combout ;
wire \spriteController|scoreController|RGB_o[14]~89_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~81_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~82_combout ;
wire \spriteController|scoreController|RGB_o[15]~90_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~85_combout ;
wire \spriteController|tc1|RGB_o[15]~15_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a159~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a135~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a183~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~83_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~84_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~86_combout ;
wire \spriteController|tc2|RGB_o[16]~6_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~90_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~87_combout ;
wire \spriteController|tc1|RGB_o[16]~16_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a184~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a136~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~88_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~89_combout ;
wire \spriteController|scoreController|RGB_o[16]~91_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~91_combout ;
wire \spriteController|scoreController|RGB_o[17]~92_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~95_combout ;
wire \spriteController|tc1|RGB_o[17]~17_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~93_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~94_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~92_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~96_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~97_combout ;
wire \spriteController|tc2|RGB_o[18]~7_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~100_combout ;
wire \spriteController|scoreController|RGB_o[18]~93_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a162~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a186~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a138~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~98_combout ;
wire \spriteController|tc1|RGB_o[18]~18_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~99_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~101_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~102_combout ;
wire \spriteController|tc1|RGB_o[19]~19_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a139~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a187~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~103_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~104_combout ;
wire \spriteController|scoreController|RGB_o[19]~94_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~105_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~106_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~107_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~108_combout ;
wire \spriteController|tc1|RGB_o[20]~20_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~109_combout ;
wire \spriteController|tc2|RGB_o[20]~8_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~110_combout ;
wire \spriteController|scoreController|RGB_o[20]~95_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~111_combout ;
wire \spriteController|scoreController|RGB_o[21]~96_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~115_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~112_combout ;
wire \spriteController|tc1|RGB_o[21]~21_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a165~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a189~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~113_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~114_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~116_combout ;
wire \spriteController|tc1|RGB_o[22]~22_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a142~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a190~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~118_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~119_combout ;
wire \spriteController|scoreController|RGB_o[22]~97_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~120_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~117_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~121_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a167~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a191~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~123_combout ;
wire \spriteController|tc1|RGB_o[23]~23_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~124_combout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~122_combout ;
wire \spriteController|scoreController|RGB_o[23]~98_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~125_combout ;
wire \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~126_combout ;
wire \vga|sync|v_signal|V_SYNC~0_combout ;
wire \vga|sync|v_signal|V_SYNC~1_combout ;
wire \vga|sync|h_signal|H_SYNC~0_combout ;
wire \vga|sync|h_signal|H_SYNC~1_combout ;
wire \leds[0]~reg0feeder_combout ;
wire \RX0|state~8_combout ;
wire \leds[0]~reg0_q ;
wire \leds[1]~reg0_q ;
wire \leds[2]~reg0feeder_combout ;
wire \leds[2]~reg0_q ;
wire \leds[3]~reg0feeder_combout ;
wire \leds[3]~reg0_q ;
wire \leds[4]~reg0feeder_combout ;
wire \leds[4]~reg0_q ;
wire \leds[5]~reg0_q ;
wire \leds[6]~reg0_q ;
wire \leds[7]~reg0feeder_combout ;
wire \leds[7]~reg0_q ;
wire [3:0] \RX0|bitc ;
wire [9:0] \RX0|raw_data ;
wire [3:0] \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w ;
wire [3:0] \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w ;
wire [3:0] \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w ;
wire [31:0] \vga|sync|h_signal|CURRENT_PIXEL ;
wire [23:0] \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a ;
wire [8:0] \RX0|baudgen0|divcounter ;
wire [31:0] data;
wire [2:0] \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a ;
wire [31:0] \vga|sync|v_signal|CURRENT_PIXEL ;
wire [23:0] \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a ;
wire [7:0] \RX0|data ;
wire [2:0] \spriteController|score_mem|altsyncram_component|auto_generated|address_reg_a ;
wire [2:0] \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a ;
wire [3:0] \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w ;
wire [31:0] \spriteController|tc1|x_pos ;
wire [2:0] \spriteController|floor_mem|altsyncram_component|auto_generated|address_reg_a ;

wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [9:0] \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [9:0] \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [9:0] \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [9:0] \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [9:0] \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [9:0] \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [0:0] \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ;

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a147~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a150~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a149~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a173~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a151~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a175~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a130~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a154~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a178~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a131~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a155~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a179~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a146~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a170~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a129~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a153~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a143~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a167~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a144~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a168~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a141~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a189~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a142~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a166~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a140~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a164~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a188~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a137~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a161~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a185~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a135~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a159~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a183~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [0] = \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [1] = \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [2] = \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [3] = \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [4] = \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [5] = \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [6] = \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [9] = \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [10] = \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [23] = \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];

assign \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [7] = \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [8] = \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];
assign \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [11] = \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [2];
assign \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [12] = \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [3];
assign \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [13] = \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [4];
assign \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [14] = \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [5];
assign \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [15] = \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [6];
assign \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [20] = \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [7];
assign \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [21] = \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [8];
assign \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [22] = \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [9];

assign \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [16] = \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [17] = \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];
assign \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [18] = \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [2];
assign \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [19] = \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [3];

assign \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [0] = \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [3] = \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [4] = \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [8] = \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [11] = \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [19] = \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [20] = \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [21] = \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [22] = \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [23] = \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];

assign \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [1] = \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [2] = \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [5] = \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [6] = \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];
assign \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [7] = \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [4];
assign \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [9] = \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [5];
assign \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [10] = \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [6];
assign \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [12] = \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [7];
assign \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [13] = \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [8];
assign \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [18] = \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [9];

assign \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [14] = \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [15] = \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];
assign \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [16] = \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [2];
assign \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [17] = \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [3];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a145~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a169~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a146~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a170~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a147~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a171~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a148~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a172~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a128~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a176~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a129~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a153~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a130~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a154~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a178~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a131~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a179~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a158~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a182~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a135~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a159~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a183~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a136~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a184~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a138~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a162~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a186~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a139~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a187~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a165~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a189~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a142~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a190~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a167~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a191~portadataout  = \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus [0];

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \vga_clock~output (
	.i(\vga|testclk|out_clk~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_clock),
	.obar());
// synopsys translate_off
defparam \vga_clock~output .bus_hold = "false";
defparam \vga_clock~output .open_drain_output = "false";
defparam \vga_clock~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SYNC_N),
	.obar());
// synopsys translate_off
defparam \SYNC_N~output .bus_hold = "false";
defparam \SYNC_N~output .open_drain_output = "false";
defparam \SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \v_en~output (
	.i(\vga|sync|V_EN~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(v_en),
	.obar());
// synopsys translate_off
defparam \v_en~output .bus_hold = "false";
defparam \v_en~output .open_drain_output = "false";
defparam \v_en~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \R[0]~output (
	.i(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[0]),
	.obar());
// synopsys translate_off
defparam \R[0]~output .bus_hold = "false";
defparam \R[0]~output .open_drain_output = "false";
defparam \R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \R[1]~output (
	.i(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[1]),
	.obar());
// synopsys translate_off
defparam \R[1]~output .bus_hold = "false";
defparam \R[1]~output .open_drain_output = "false";
defparam \R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \R[2]~output (
	.i(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[2]),
	.obar());
// synopsys translate_off
defparam \R[2]~output .bus_hold = "false";
defparam \R[2]~output .open_drain_output = "false";
defparam \R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \R[3]~output (
	.i(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[3]),
	.obar());
// synopsys translate_off
defparam \R[3]~output .bus_hold = "false";
defparam \R[3]~output .open_drain_output = "false";
defparam \R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \R[4]~output (
	.i(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~31_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[4]),
	.obar());
// synopsys translate_off
defparam \R[4]~output .bus_hold = "false";
defparam \R[4]~output .open_drain_output = "false";
defparam \R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \R[5]~output (
	.i(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~36_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[5]),
	.obar());
// synopsys translate_off
defparam \R[5]~output .bus_hold = "false";
defparam \R[5]~output .open_drain_output = "false";
defparam \R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \R[6]~output (
	.i(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~41_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[6]),
	.obar());
// synopsys translate_off
defparam \R[6]~output .bus_hold = "false";
defparam \R[6]~output .open_drain_output = "false";
defparam \R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \R[7]~output (
	.i(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~46_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[7]),
	.obar());
// synopsys translate_off
defparam \R[7]~output .bus_hold = "false";
defparam \R[7]~output .open_drain_output = "false";
defparam \R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \G[0]~output (
	.i(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~51_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[0]),
	.obar());
// synopsys translate_off
defparam \G[0]~output .bus_hold = "false";
defparam \G[0]~output .open_drain_output = "false";
defparam \G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \G[1]~output (
	.i(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~56_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[1]),
	.obar());
// synopsys translate_off
defparam \G[1]~output .bus_hold = "false";
defparam \G[1]~output .open_drain_output = "false";
defparam \G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \G[2]~output (
	.i(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~61_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[2]),
	.obar());
// synopsys translate_off
defparam \G[2]~output .bus_hold = "false";
defparam \G[2]~output .open_drain_output = "false";
defparam \G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \G[3]~output (
	.i(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~66_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[3]),
	.obar());
// synopsys translate_off
defparam \G[3]~output .bus_hold = "false";
defparam \G[3]~output .open_drain_output = "false";
defparam \G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \G[4]~output (
	.i(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~71_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[4]),
	.obar());
// synopsys translate_off
defparam \G[4]~output .bus_hold = "false";
defparam \G[4]~output .open_drain_output = "false";
defparam \G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \G[5]~output (
	.i(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~76_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[5]),
	.obar());
// synopsys translate_off
defparam \G[5]~output .bus_hold = "false";
defparam \G[5]~output .open_drain_output = "false";
defparam \G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \G[6]~output (
	.i(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~81_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[6]),
	.obar());
// synopsys translate_off
defparam \G[6]~output .bus_hold = "false";
defparam \G[6]~output .open_drain_output = "false";
defparam \G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \G[7]~output (
	.i(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~86_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[7]),
	.obar());
// synopsys translate_off
defparam \G[7]~output .bus_hold = "false";
defparam \G[7]~output .open_drain_output = "false";
defparam \G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \B[0]~output (
	.i(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~91_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[0]),
	.obar());
// synopsys translate_off
defparam \B[0]~output .bus_hold = "false";
defparam \B[0]~output .open_drain_output = "false";
defparam \B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \B[1]~output (
	.i(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~96_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[1]),
	.obar());
// synopsys translate_off
defparam \B[1]~output .bus_hold = "false";
defparam \B[1]~output .open_drain_output = "false";
defparam \B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \B[2]~output (
	.i(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~101_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[2]),
	.obar());
// synopsys translate_off
defparam \B[2]~output .bus_hold = "false";
defparam \B[2]~output .open_drain_output = "false";
defparam \B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \B[3]~output (
	.i(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~106_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[3]),
	.obar());
// synopsys translate_off
defparam \B[3]~output .bus_hold = "false";
defparam \B[3]~output .open_drain_output = "false";
defparam \B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \B[4]~output (
	.i(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~111_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[4]),
	.obar());
// synopsys translate_off
defparam \B[4]~output .bus_hold = "false";
defparam \B[4]~output .open_drain_output = "false";
defparam \B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \B[5]~output (
	.i(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~116_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[5]),
	.obar());
// synopsys translate_off
defparam \B[5]~output .bus_hold = "false";
defparam \B[5]~output .open_drain_output = "false";
defparam \B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \B[6]~output (
	.i(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~121_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[6]),
	.obar());
// synopsys translate_off
defparam \B[6]~output .bus_hold = "false";
defparam \B[6]~output .open_drain_output = "false";
defparam \B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \B[7]~output (
	.i(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~126_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[7]),
	.obar());
// synopsys translate_off
defparam \B[7]~output .bus_hold = "false";
defparam \B[7]~output .open_drain_output = "false";
defparam \B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \V_SYNC~output (
	.i(\vga|sync|v_signal|V_SYNC~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_SYNC),
	.obar());
// synopsys translate_off
defparam \V_SYNC~output .bus_hold = "false";
defparam \V_SYNC~output .open_drain_output = "false";
defparam \V_SYNC~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \H_SYNC~output (
	.i(\vga|sync|h_signal|H_SYNC~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(H_SYNC),
	.obar());
// synopsys translate_off
defparam \H_SYNC~output .bus_hold = "false";
defparam \H_SYNC~output .open_drain_output = "false";
defparam \H_SYNC~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \leds[0]~output (
	.i(\leds[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[0]),
	.obar());
// synopsys translate_off
defparam \leds[0]~output .bus_hold = "false";
defparam \leds[0]~output .open_drain_output = "false";
defparam \leds[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \leds[1]~output (
	.i(\leds[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[1]),
	.obar());
// synopsys translate_off
defparam \leds[1]~output .bus_hold = "false";
defparam \leds[1]~output .open_drain_output = "false";
defparam \leds[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \leds[2]~output (
	.i(\leds[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[2]),
	.obar());
// synopsys translate_off
defparam \leds[2]~output .bus_hold = "false";
defparam \leds[2]~output .open_drain_output = "false";
defparam \leds[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \leds[3]~output (
	.i(\leds[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[3]),
	.obar());
// synopsys translate_off
defparam \leds[3]~output .bus_hold = "false";
defparam \leds[3]~output .open_drain_output = "false";
defparam \leds[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \leds[4]~output (
	.i(\leds[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[4]),
	.obar());
// synopsys translate_off
defparam \leds[4]~output .bus_hold = "false";
defparam \leds[4]~output .open_drain_output = "false";
defparam \leds[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \leds[5]~output (
	.i(\leds[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[5]),
	.obar());
// synopsys translate_off
defparam \leds[5]~output .bus_hold = "false";
defparam \leds[5]~output .open_drain_output = "false";
defparam \leds[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \leds[6]~output (
	.i(\leds[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[6]),
	.obar());
// synopsys translate_off
defparam \leds[6]~output .bus_hold = "false";
defparam \leds[6]~output .open_drain_output = "false";
defparam \leds[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \leds[7]~output (
	.i(\leds[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[7]),
	.obar());
// synopsys translate_off
defparam \leds[7]~output .bus_hold = "false";
defparam \leds[7]~output .open_drain_output = "false";
defparam \leds[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \rx_led~output (
	.i(!\rx~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rx_led),
	.obar());
// synopsys translate_off
defparam \rx_led~output .bus_hold = "false";
defparam \rx_led~output .open_drain_output = "false";
defparam \rx_led~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N54
cyclonev_lcell_comb \vga|testclk|q~0 (
// Equation(s):
// \vga|testclk|q~0_combout  = ( !\vga|testclk|q~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|testclk|q~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|testclk|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|testclk|q~0 .extended_lut = "off";
defparam \vga|testclk|q~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \vga|testclk|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N55
dffeas \vga|testclk|q (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|testclk|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|testclk|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|testclk|q .is_wysiwyg = "true";
defparam \vga|testclk|q .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N12
cyclonev_lcell_comb \vga|testclk|out_clk~0 (
// Equation(s):
// \vga|testclk|out_clk~0_combout  = ( !\vga|testclk|q~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|testclk|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|testclk|out_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|testclk|out_clk~0 .extended_lut = "off";
defparam \vga|testclk|out_clk~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga|testclk|out_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N14
dffeas \vga|testclk|out_clk (
	.clk(\clk~input_o ),
	.d(\vga|testclk|out_clk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|testclk|out_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|testclk|out_clk .is_wysiwyg = "true";
defparam \vga|testclk|out_clk .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N0
cyclonev_lcell_comb \vga|sync|v_signal|Add0~125 (
// Equation(s):
// \vga|sync|v_signal|Add0~125_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \vga|sync|v_signal|Add0~126  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~125_sumout ),
	.cout(\vga|sync|v_signal|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~125 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~125 .lut_mask = 64'h0000000000000F0F;
defparam \vga|sync|v_signal|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N0
cyclonev_lcell_comb \vga|sync|h_signal|Add0~125 (
// Equation(s):
// \vga|sync|h_signal|Add0~125_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [0] ) + ( VCC ) + ( !VCC ))
// \vga|sync|h_signal|Add0~126  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~125_sumout ),
	.cout(\vga|sync|h_signal|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~125 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~125 .lut_mask = 64'h0000000000000F0F;
defparam \vga|sync|h_signal|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y20_N38
dffeas \vga|sync|h_signal|CURRENT_PIXEL[0] (
	.clk(\vga|testclk|out_clk~q ),
	.d(gnd),
	.asdata(\vga|sync|h_signal|Add0~125_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[0] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N3
cyclonev_lcell_comb \vga|sync|h_signal|Add0~121 (
// Equation(s):
// \vga|sync|h_signal|Add0~121_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL[1]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~126  ))
// \vga|sync|h_signal|Add0~122  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL[1]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~126  ))

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~121_sumout ),
	.cout(\vga|sync|h_signal|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~121 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~121 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|sync|h_signal|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N4
dffeas \vga|sync|h_signal|CURRENT_PIXEL[1]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[1]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N6
cyclonev_lcell_comb \vga|sync|h_signal|Add0~109 (
// Equation(s):
// \vga|sync|h_signal|Add0~109_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~122  ))
// \vga|sync|h_signal|Add0~110  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~122  ))

	.dataa(gnd),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~109_sumout ),
	.cout(\vga|sync|h_signal|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~109 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~109 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|h_signal|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N7
dffeas \vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N9
cyclonev_lcell_comb \vga|sync|h_signal|Add0~113 (
// Equation(s):
// \vga|sync|h_signal|Add0~113_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [3] ) + ( GND ) + ( \vga|sync|h_signal|Add0~110  ))
// \vga|sync|h_signal|Add0~114  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [3] ) + ( GND ) + ( \vga|sync|h_signal|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~113_sumout ),
	.cout(\vga|sync|h_signal|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~113 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|sync|h_signal|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N10
dffeas \vga|sync|h_signal|CURRENT_PIXEL[3] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[3] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N12
cyclonev_lcell_comb \vga|sync|h_signal|Add0~105 (
// Equation(s):
// \vga|sync|h_signal|Add0~105_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~114  ))
// \vga|sync|h_signal|Add0~106  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~105_sumout ),
	.cout(\vga|sync|h_signal|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~105 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|h_signal|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N13
dffeas \vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N15
cyclonev_lcell_comb \vga|sync|h_signal|Add0~101 (
// Equation(s):
// \vga|sync|h_signal|Add0~101_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [5] ) + ( GND ) + ( \vga|sync|h_signal|Add0~106  ))
// \vga|sync|h_signal|Add0~102  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [5] ) + ( GND ) + ( \vga|sync|h_signal|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~101_sumout ),
	.cout(\vga|sync|h_signal|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~101 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|h_signal|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N16
dffeas \vga|sync|h_signal|CURRENT_PIXEL[5] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[5] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N18
cyclonev_lcell_comb \vga|sync|h_signal|Add0~117 (
// Equation(s):
// \vga|sync|h_signal|Add0~117_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [6] ) + ( GND ) + ( \vga|sync|h_signal|Add0~102  ))
// \vga|sync|h_signal|Add0~118  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [6] ) + ( GND ) + ( \vga|sync|h_signal|Add0~102  ))

	.dataa(gnd),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~117_sumout ),
	.cout(\vga|sync|h_signal|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~117 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~117 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|h_signal|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y21_N56
dffeas \vga|sync|h_signal|CURRENT_PIXEL[6] (
	.clk(\vga|testclk|out_clk~q ),
	.d(gnd),
	.asdata(\vga|sync|h_signal|Add0~117_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[6] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N21
cyclonev_lcell_comb \vga|sync|h_signal|Add0~9 (
// Equation(s):
// \vga|sync|h_signal|Add0~9_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~118  ))
// \vga|sync|h_signal|Add0~10  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~9_sumout ),
	.cout(\vga|sync|h_signal|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~9 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|h_signal|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N22
dffeas \vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N24
cyclonev_lcell_comb \vga|sync|h_signal|Add0~13 (
// Equation(s):
// \vga|sync|h_signal|Add0~13_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~10  ))
// \vga|sync|h_signal|Add0~14  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~10  ))

	.dataa(gnd),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~13_sumout ),
	.cout(\vga|sync|h_signal|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~13 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|h_signal|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N26
dffeas \vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N27
cyclonev_lcell_comb \vga|sync|h_signal|Add0~5 (
// Equation(s):
// \vga|sync|h_signal|Add0~5_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL[9]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~14  ))
// \vga|sync|h_signal|Add0~6  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL[9]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~14  ))

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~5_sumout ),
	.cout(\vga|sync|h_signal|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~5 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|sync|h_signal|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N28
dffeas \vga|sync|h_signal|CURRENT_PIXEL[9]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[9]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N9
cyclonev_lcell_comb \vga|sync|h_signal|Equal0~1 (
// Equation(s):
// \vga|sync|h_signal|Equal0~1_combout  = ( !\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q  & ( !\vga|sync|h_signal|CURRENT_PIXEL [0] & ( (\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q  & (\vga|sync|h_signal|CURRENT_PIXEL [5] & 
// !\vga|sync|h_signal|CURRENT_PIXEL [6])) ) ) )

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q ),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL [5]),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [6]),
	.datad(gnd),
	.datae(!\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ),
	.dataf(!\vga|sync|h_signal|CURRENT_PIXEL [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|h_signal|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Equal0~1 .extended_lut = "off";
defparam \vga|sync|h_signal|Equal0~1 .lut_mask = 64'h1010000000000000;
defparam \vga|sync|h_signal|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N30
cyclonev_lcell_comb \vga|sync|h_signal|Add0~21 (
// Equation(s):
// \vga|sync|h_signal|Add0~21_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [10] ) + ( GND ) + ( \vga|sync|h_signal|Add0~6  ))
// \vga|sync|h_signal|Add0~22  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [10] ) + ( GND ) + ( \vga|sync|h_signal|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~21_sumout ),
	.cout(\vga|sync|h_signal|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~21 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|h_signal|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y21_N44
dffeas \vga|sync|h_signal|CURRENT_PIXEL[10] (
	.clk(\vga|testclk|out_clk~q ),
	.d(gnd),
	.asdata(\vga|sync|h_signal|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[10] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N33
cyclonev_lcell_comb \vga|sync|h_signal|Add0~25 (
// Equation(s):
// \vga|sync|h_signal|Add0~25_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [11] ) + ( GND ) + ( \vga|sync|h_signal|Add0~22  ))
// \vga|sync|h_signal|Add0~26  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [11] ) + ( GND ) + ( \vga|sync|h_signal|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~25_sumout ),
	.cout(\vga|sync|h_signal|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~25 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|h_signal|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N35
dffeas \vga|sync|h_signal|CURRENT_PIXEL[11] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[11] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N36
cyclonev_lcell_comb \vga|sync|h_signal|Add0~29 (
// Equation(s):
// \vga|sync|h_signal|Add0~29_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [12] ) + ( GND ) + ( \vga|sync|h_signal|Add0~26  ))
// \vga|sync|h_signal|Add0~30  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [12] ) + ( GND ) + ( \vga|sync|h_signal|Add0~26  ))

	.dataa(gnd),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~29_sumout ),
	.cout(\vga|sync|h_signal|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~29 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|h_signal|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y21_N50
dffeas \vga|sync|h_signal|CURRENT_PIXEL[12] (
	.clk(\vga|testclk|out_clk~q ),
	.d(gnd),
	.asdata(\vga|sync|h_signal|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[12] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N39
cyclonev_lcell_comb \vga|sync|h_signal|Add0~53 (
// Equation(s):
// \vga|sync|h_signal|Add0~53_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL[13]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~30  ))
// \vga|sync|h_signal|Add0~54  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL[13]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~53_sumout ),
	.cout(\vga|sync|h_signal|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~53 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|h_signal|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y21_N53
dffeas \vga|sync|h_signal|CURRENT_PIXEL[13]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(gnd),
	.asdata(\vga|sync|h_signal|Add0~53_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[13]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N42
cyclonev_lcell_comb \vga|sync|h_signal|Add0~93 (
// Equation(s):
// \vga|sync|h_signal|Add0~93_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL[14]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~54  ))
// \vga|sync|h_signal|Add0~94  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL[14]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~54  ))

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL[14]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~93_sumout ),
	.cout(\vga|sync|h_signal|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~93 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|sync|h_signal|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N43
dffeas \vga|sync|h_signal|CURRENT_PIXEL[14]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[14]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N45
cyclonev_lcell_comb \vga|sync|h_signal|Add0~61 (
// Equation(s):
// \vga|sync|h_signal|Add0~61_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [15] ) + ( GND ) + ( \vga|sync|h_signal|Add0~94  ))
// \vga|sync|h_signal|Add0~62  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [15] ) + ( GND ) + ( \vga|sync|h_signal|Add0~94  ))

	.dataa(gnd),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~61_sumout ),
	.cout(\vga|sync|h_signal|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~61 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|h_signal|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N47
dffeas \vga|sync|h_signal|CURRENT_PIXEL[15] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[15] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N48
cyclonev_lcell_comb \vga|sync|h_signal|Add0~65 (
// Equation(s):
// \vga|sync|h_signal|Add0~65_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [16] ) + ( GND ) + ( \vga|sync|h_signal|Add0~62  ))
// \vga|sync|h_signal|Add0~66  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [16] ) + ( GND ) + ( \vga|sync|h_signal|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~65_sumout ),
	.cout(\vga|sync|h_signal|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~65 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|sync|h_signal|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N49
dffeas \vga|sync|h_signal|CURRENT_PIXEL[16] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [16]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[16] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N51
cyclonev_lcell_comb \vga|sync|h_signal|Add0~69 (
// Equation(s):
// \vga|sync|h_signal|Add0~69_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [17] ) + ( GND ) + ( \vga|sync|h_signal|Add0~66  ))
// \vga|sync|h_signal|Add0~70  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [17] ) + ( GND ) + ( \vga|sync|h_signal|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~69_sumout ),
	.cout(\vga|sync|h_signal|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~69 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|h_signal|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N52
dffeas \vga|sync|h_signal|CURRENT_PIXEL[17] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [17]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[17] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N54
cyclonev_lcell_comb \vga|sync|h_signal|Add0~73 (
// Equation(s):
// \vga|sync|h_signal|Add0~73_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [18] ) + ( GND ) + ( \vga|sync|h_signal|Add0~70  ))
// \vga|sync|h_signal|Add0~74  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [18] ) + ( GND ) + ( \vga|sync|h_signal|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~73_sumout ),
	.cout(\vga|sync|h_signal|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~73 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|h_signal|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N56
dffeas \vga|sync|h_signal|CURRENT_PIXEL[18] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [18]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[18] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N57
cyclonev_lcell_comb \vga|sync|h_signal|Add0~77 (
// Equation(s):
// \vga|sync|h_signal|Add0~77_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [19] ) + ( GND ) + ( \vga|sync|h_signal|Add0~74  ))
// \vga|sync|h_signal|Add0~78  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [19] ) + ( GND ) + ( \vga|sync|h_signal|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~77_sumout ),
	.cout(\vga|sync|h_signal|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~77 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|h_signal|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N58
dffeas \vga|sync|h_signal|CURRENT_PIXEL[19] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [19]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[19] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N0
cyclonev_lcell_comb \vga|sync|h_signal|Add0~81 (
// Equation(s):
// \vga|sync|h_signal|Add0~81_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [20] ) + ( GND ) + ( \vga|sync|h_signal|Add0~78  ))
// \vga|sync|h_signal|Add0~82  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [20] ) + ( GND ) + ( \vga|sync|h_signal|Add0~78  ))

	.dataa(gnd),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~81_sumout ),
	.cout(\vga|sync|h_signal|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~81 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|h_signal|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y20_N2
dffeas \vga|sync|h_signal|CURRENT_PIXEL[20] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [20]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[20] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N3
cyclonev_lcell_comb \vga|sync|h_signal|Add0~85 (
// Equation(s):
// \vga|sync|h_signal|Add0~85_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [21] ) + ( GND ) + ( \vga|sync|h_signal|Add0~82  ))
// \vga|sync|h_signal|Add0~86  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [21] ) + ( GND ) + ( \vga|sync|h_signal|Add0~82  ))

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~85_sumout ),
	.cout(\vga|sync|h_signal|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~85 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|sync|h_signal|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y20_N5
dffeas \vga|sync|h_signal|CURRENT_PIXEL[21] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [21]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[21] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N6
cyclonev_lcell_comb \vga|sync|h_signal|Add0~89 (
// Equation(s):
// \vga|sync|h_signal|Add0~89_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [22] ) + ( GND ) + ( \vga|sync|h_signal|Add0~86  ))
// \vga|sync|h_signal|Add0~90  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [22] ) + ( GND ) + ( \vga|sync|h_signal|Add0~86  ))

	.dataa(gnd),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~89_sumout ),
	.cout(\vga|sync|h_signal|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~89 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~89 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|h_signal|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y20_N8
dffeas \vga|sync|h_signal|CURRENT_PIXEL[22] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [22]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[22] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y20_N13
dffeas \vga|sync|h_signal|CURRENT_PIXEL[24]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[24]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N9
cyclonev_lcell_comb \vga|sync|h_signal|Add0~57 (
// Equation(s):
// \vga|sync|h_signal|Add0~57_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [23] ) + ( GND ) + ( \vga|sync|h_signal|Add0~90  ))
// \vga|sync|h_signal|Add0~58  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [23] ) + ( GND ) + ( \vga|sync|h_signal|Add0~90  ))

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~57_sumout ),
	.cout(\vga|sync|h_signal|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~57 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|sync|h_signal|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y20_N11
dffeas \vga|sync|h_signal|CURRENT_PIXEL[23] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [23]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[23] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N12
cyclonev_lcell_comb \vga|sync|h_signal|Add0~97 (
// Equation(s):
// \vga|sync|h_signal|Add0~97_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL[24]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~58  ))
// \vga|sync|h_signal|Add0~98  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL[24]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~58  ))

	.dataa(gnd),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL[24]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~97_sumout ),
	.cout(\vga|sync|h_signal|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~97 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~97 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|h_signal|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y20_N14
dffeas \vga|sync|h_signal|CURRENT_PIXEL[24] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [24]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[24] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y21_N44
dffeas \vga|sync|h_signal|CURRENT_PIXEL[14] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[14] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N36
cyclonev_lcell_comb \vga|sync|V_EN~3 (
// Equation(s):
// \vga|sync|V_EN~3_combout  = ( !\vga|sync|h_signal|CURRENT_PIXEL [20] & ( !\vga|sync|h_signal|CURRENT_PIXEL [14] & ( (!\vga|sync|h_signal|CURRENT_PIXEL [22] & (!\vga|sync|h_signal|CURRENT_PIXEL [21] & !\vga|sync|h_signal|CURRENT_PIXEL [24])) ) ) )

	.dataa(gnd),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL [22]),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [21]),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL [24]),
	.datae(!\vga|sync|h_signal|CURRENT_PIXEL [20]),
	.dataf(!\vga|sync|h_signal|CURRENT_PIXEL [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|V_EN~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|V_EN~3 .extended_lut = "off";
defparam \vga|sync|V_EN~3 .lut_mask = 64'hC000000000000000;
defparam \vga|sync|V_EN~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N34
dffeas \vga|sync|h_signal|CURRENT_PIXEL[11]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[11]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N57
cyclonev_lcell_comb \vga|sync|V_EN~0 (
// Equation(s):
// \vga|sync|V_EN~0_combout  = ( !\vga|sync|h_signal|CURRENT_PIXEL [12] & ( (!\vga|sync|h_signal|CURRENT_PIXEL [10] & !\vga|sync|h_signal|CURRENT_PIXEL[11]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [10]),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vga|sync|h_signal|CURRENT_PIXEL [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|V_EN~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|V_EN~0 .extended_lut = "off";
defparam \vga|sync|V_EN~0 .lut_mask = 64'hF000F00000000000;
defparam \vga|sync|V_EN~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N15
cyclonev_lcell_comb \vga|sync|h_signal|Add0~17 (
// Equation(s):
// \vga|sync|h_signal|Add0~17_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL[25]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~98  ))
// \vga|sync|h_signal|Add0~18  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL[25]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~98  ))

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL[25]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~17_sumout ),
	.cout(\vga|sync|h_signal|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~17 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|sync|h_signal|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y20_N17
dffeas \vga|sync|h_signal|CURRENT_PIXEL[25]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[25]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N18
cyclonev_lcell_comb \vga|sync|h_signal|Add0~33 (
// Equation(s):
// \vga|sync|h_signal|Add0~33_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL[26]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~18  ))
// \vga|sync|h_signal|Add0~34  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL[26]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~18  ))

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL[26]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~33_sumout ),
	.cout(\vga|sync|h_signal|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~33 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|sync|h_signal|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y20_N19
dffeas \vga|sync|h_signal|CURRENT_PIXEL[26]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[26]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N21
cyclonev_lcell_comb \vga|sync|h_signal|Add0~37 (
// Equation(s):
// \vga|sync|h_signal|Add0~37_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL[27]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~34  ))
// \vga|sync|h_signal|Add0~38  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL[27]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~34  ))

	.dataa(gnd),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL[27]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~37_sumout ),
	.cout(\vga|sync|h_signal|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~37 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|h_signal|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y20_N22
dffeas \vga|sync|h_signal|CURRENT_PIXEL[27]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[27]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N24
cyclonev_lcell_comb \vga|sync|h_signal|Add0~49 (
// Equation(s):
// \vga|sync|h_signal|Add0~49_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [28] ) + ( GND ) + ( \vga|sync|h_signal|Add0~38  ))
// \vga|sync|h_signal|Add0~50  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [28] ) + ( GND ) + ( \vga|sync|h_signal|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~49_sumout ),
	.cout(\vga|sync|h_signal|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~49 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|sync|h_signal|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y20_N25
dffeas \vga|sync|h_signal|CURRENT_PIXEL[28] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [28]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[28] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N27
cyclonev_lcell_comb \vga|sync|h_signal|Add0~45 (
// Equation(s):
// \vga|sync|h_signal|Add0~45_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [29] ) + ( GND ) + ( \vga|sync|h_signal|Add0~50  ))
// \vga|sync|h_signal|Add0~46  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [29] ) + ( GND ) + ( \vga|sync|h_signal|Add0~50  ))

	.dataa(gnd),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL [29]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~45_sumout ),
	.cout(\vga|sync|h_signal|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~45 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|h_signal|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y20_N29
dffeas \vga|sync|h_signal|CURRENT_PIXEL[29] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [29]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[29] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y20_N20
dffeas \vga|sync|h_signal|CURRENT_PIXEL[26] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [26]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[26] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y20_N23
dffeas \vga|sync|h_signal|CURRENT_PIXEL[27] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [27]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[27] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N30
cyclonev_lcell_comb \vga|sync|h_signal|Add0~41 (
// Equation(s):
// \vga|sync|h_signal|Add0~41_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [30] ) + ( GND ) + ( \vga|sync|h_signal|Add0~46  ))
// \vga|sync|h_signal|Add0~42  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [30] ) + ( GND ) + ( \vga|sync|h_signal|Add0~46  ))

	.dataa(gnd),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~41_sumout ),
	.cout(\vga|sync|h_signal|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~41 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|h_signal|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y20_N32
dffeas \vga|sync|h_signal|CURRENT_PIXEL[30] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [30]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[30] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N48
cyclonev_lcell_comb \vga|sync|V_EN~1 (
// Equation(s):
// \vga|sync|V_EN~1_combout  = ( !\vga|sync|h_signal|CURRENT_PIXEL [27] & ( !\vga|sync|h_signal|CURRENT_PIXEL [30] & ( (!\vga|sync|h_signal|CURRENT_PIXEL [29] & (!\vga|sync|h_signal|CURRENT_PIXEL [28] & (!\vga|sync|h_signal|CURRENT_PIXEL [26] & 
// !\vga|sync|h_signal|CURRENT_PIXEL[13]~DUPLICATE_q ))) ) ) )

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL [29]),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL [28]),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [26]),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL[13]~DUPLICATE_q ),
	.datae(!\vga|sync|h_signal|CURRENT_PIXEL [27]),
	.dataf(!\vga|sync|h_signal|CURRENT_PIXEL [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|V_EN~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|V_EN~1 .extended_lut = "off";
defparam \vga|sync|V_EN~1 .lut_mask = 64'h8000000000000000;
defparam \vga|sync|V_EN~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N46
dffeas \vga|sync|h_signal|CURRENT_PIXEL[15]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[15]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N54
cyclonev_lcell_comb \vga|sync|V_EN~2 (
// Equation(s):
// \vga|sync|V_EN~2_combout  = ( !\vga|sync|h_signal|CURRENT_PIXEL [16] & ( !\vga|sync|h_signal|CURRENT_PIXEL [23] & ( (!\vga|sync|h_signal|CURRENT_PIXEL [19] & (!\vga|sync|h_signal|CURRENT_PIXEL [18] & (!\vga|sync|h_signal|CURRENT_PIXEL [17] & 
// !\vga|sync|h_signal|CURRENT_PIXEL[15]~DUPLICATE_q ))) ) ) )

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL [19]),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL [18]),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [17]),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL[15]~DUPLICATE_q ),
	.datae(!\vga|sync|h_signal|CURRENT_PIXEL [16]),
	.dataf(!\vga|sync|h_signal|CURRENT_PIXEL [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|V_EN~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|V_EN~2 .extended_lut = "off";
defparam \vga|sync|V_EN~2 .lut_mask = 64'h8000000000000000;
defparam \vga|sync|V_EN~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y20_N35
dffeas \vga|sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N33
cyclonev_lcell_comb \vga|sync|h_signal|Add0~1 (
// Equation(s):
// \vga|sync|h_signal|Add0~1_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~42  ))

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~1 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|sync|h_signal|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y20_N34
dffeas \vga|sync|h_signal|CURRENT_PIXEL[31] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [31]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[31] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N42
cyclonev_lcell_comb \spriteController|tc1|visible_flag~0 (
// Equation(s):
// \spriteController|tc1|visible_flag~0_combout  = ( \vga|sync|V_EN~2_combout  & ( !\vga|sync|h_signal|CURRENT_PIXEL [31] & ( (\vga|sync|V_EN~3_combout  & (\vga|sync|V_EN~0_combout  & (\vga|sync|V_EN~1_combout  & 
// !\vga|sync|h_signal|CURRENT_PIXEL[25]~DUPLICATE_q ))) ) ) )

	.dataa(!\vga|sync|V_EN~3_combout ),
	.datab(!\vga|sync|V_EN~0_combout ),
	.datac(!\vga|sync|V_EN~1_combout ),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL[25]~DUPLICATE_q ),
	.datae(!\vga|sync|V_EN~2_combout ),
	.dataf(!\vga|sync|h_signal|CURRENT_PIXEL [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|visible_flag~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|visible_flag~0 .extended_lut = "off";
defparam \spriteController|tc1|visible_flag~0 .lut_mask = 64'h0000010000000000;
defparam \spriteController|tc1|visible_flag~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N5
dffeas \vga|sync|h_signal|CURRENT_PIXEL[1] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[1] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y21_N11
dffeas \vga|sync|h_signal|CURRENT_PIXEL[3]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[3]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N0
cyclonev_lcell_comb \vga|sync|h_signal|Equal0~0 (
// Equation(s):
// \vga|sync|h_signal|Equal0~0_combout  = ( !\vga|sync|h_signal|CURRENT_PIXEL[3]~DUPLICATE_q  & ( !\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q  & ( (!\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q  & !\vga|sync|h_signal|CURRENT_PIXEL [1]) ) ) )

	.dataa(gnd),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [1]),
	.datad(gnd),
	.datae(!\vga|sync|h_signal|CURRENT_PIXEL[3]~DUPLICATE_q ),
	.dataf(!\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|h_signal|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Equal0~0 .extended_lut = "off";
defparam \vga|sync|h_signal|Equal0~0 .lut_mask = 64'hC0C0000000000000;
defparam \vga|sync|h_signal|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N51
cyclonev_lcell_comb \vga|sync|h_signal|Equal0~2 (
// Equation(s):
// \vga|sync|h_signal|Equal0~2_combout  = ( \spriteController|tc1|visible_flag~0_combout  & ( \vga|sync|h_signal|Equal0~0_combout  & ( (\vga|sync|h_signal|CURRENT_PIXEL[9]~DUPLICATE_q  & \vga|sync|h_signal|Equal0~1_combout ) ) ) )

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|Equal0~1_combout ),
	.datad(gnd),
	.datae(!\spriteController|tc1|visible_flag~0_combout ),
	.dataf(!\vga|sync|h_signal|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|h_signal|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Equal0~2 .extended_lut = "off";
defparam \vga|sync|h_signal|Equal0~2 .lut_mask = 64'h0000000000000505;
defparam \vga|sync|h_signal|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N24
cyclonev_lcell_comb \vga|sync|h_signal|END_LINE~feeder (
// Equation(s):
// \vga|sync|h_signal|END_LINE~feeder_combout  = ( \vga|sync|h_signal|Equal0~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|sync|h_signal|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|h_signal|END_LINE~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|END_LINE~feeder .extended_lut = "off";
defparam \vga|sync|h_signal|END_LINE~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|sync|h_signal|END_LINE~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y24_N26
dffeas \vga|sync|h_signal|END_LINE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|END_LINE~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|END_LINE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|END_LINE .is_wysiwyg = "true";
defparam \vga|sync|h_signal|END_LINE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y23_N2
dffeas \vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N3
cyclonev_lcell_comb \vga|sync|v_signal|Add0~121 (
// Equation(s):
// \vga|sync|v_signal|Add0~121_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [1] ) + ( GND ) + ( \vga|sync|v_signal|Add0~126  ))
// \vga|sync|v_signal|Add0~122  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [1] ) + ( GND ) + ( \vga|sync|v_signal|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~121_sumout ),
	.cout(\vga|sync|v_signal|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~121 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~121 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|sync|v_signal|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y21_N26
dffeas \vga|sync|v_signal|CURRENT_PIXEL[1] (
	.clk(\vga|testclk|out_clk~q ),
	.d(gnd),
	.asdata(\vga|sync|v_signal|Add0~121_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(vcc),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[1] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N6
cyclonev_lcell_comb \vga|sync|v_signal|Add0~113 (
// Equation(s):
// \vga|sync|v_signal|Add0~113_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~122  ))
// \vga|sync|v_signal|Add0~114  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~122  ))

	.dataa(gnd),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~113_sumout ),
	.cout(\vga|sync|v_signal|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~113 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~113 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|v_signal|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y23_N8
dffeas \vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N9
cyclonev_lcell_comb \vga|sync|v_signal|Add0~117 (
// Equation(s):
// \vga|sync|v_signal|Add0~117_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~114  ))
// \vga|sync|v_signal|Add0~118  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~117_sumout ),
	.cout(\vga|sync|v_signal|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~117 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|v_signal|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y23_N11
dffeas \vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N12
cyclonev_lcell_comb \vga|sync|v_signal|Add0~109 (
// Equation(s):
// \vga|sync|v_signal|Add0~109_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [4] ) + ( GND ) + ( \vga|sync|v_signal|Add0~118  ))
// \vga|sync|v_signal|Add0~110  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [4] ) + ( GND ) + ( \vga|sync|v_signal|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~109_sumout ),
	.cout(\vga|sync|v_signal|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~109 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|v_signal|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y23_N14
dffeas \vga|sync|v_signal|CURRENT_PIXEL[4] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[4] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N15
cyclonev_lcell_comb \vga|sync|v_signal|Add0~5 (
// Equation(s):
// \vga|sync|v_signal|Add0~5_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~110  ))
// \vga|sync|v_signal|Add0~6  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~5_sumout ),
	.cout(\vga|sync|v_signal|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~5 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|v_signal|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y21_N23
dffeas \vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(gnd),
	.asdata(\vga|sync|v_signal|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(vcc),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N18
cyclonev_lcell_comb \vga|sync|v_signal|Add0~9 (
// Equation(s):
// \vga|sync|v_signal|Add0~9_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~6  ))
// \vga|sync|v_signal|Add0~10  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~6  ))

	.dataa(gnd),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~9_sumout ),
	.cout(\vga|sync|v_signal|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~9 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|v_signal|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y23_N20
dffeas \vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N21
cyclonev_lcell_comb \vga|sync|v_signal|Add0~13 (
// Equation(s):
// \vga|sync|v_signal|Add0~13_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~10  ))
// \vga|sync|v_signal|Add0~14  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~10  ))

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~13_sumout ),
	.cout(\vga|sync|v_signal|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~13 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|sync|v_signal|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y23_N23
dffeas \vga|sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N18
cyclonev_lcell_comb \vga|sync|v_signal|Equal0~1 (
// Equation(s):
// \vga|sync|v_signal|Equal0~1_combout  = ( !\vga|sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q  & ( (!\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q  & !\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q ),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\vga|sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|v_signal|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Equal0~1 .extended_lut = "off";
defparam \vga|sync|v_signal|Equal0~1 .lut_mask = 64'hC0C00000C0C00000;
defparam \vga|sync|v_signal|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N24
cyclonev_lcell_comb \vga|sync|v_signal|Add0~1 (
// Equation(s):
// \vga|sync|v_signal|Add0~1_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[8]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~14  ))
// \vga|sync|v_signal|Add0~2  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL[8]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~14  ))

	.dataa(gnd),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~1_sumout ),
	.cout(\vga|sync|v_signal|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~1 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|v_signal|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y23_N26
dffeas \vga|sync|v_signal|CURRENT_PIXEL[8]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[8]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y23_N29
dffeas \vga|sync|v_signal|CURRENT_PIXEL[9] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[9] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N27
cyclonev_lcell_comb \vga|sync|v_signal|Add0~17 (
// Equation(s):
// \vga|sync|v_signal|Add0~17_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [9] ) + ( GND ) + ( \vga|sync|v_signal|Add0~2  ))
// \vga|sync|v_signal|Add0~18  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [9] ) + ( GND ) + ( \vga|sync|v_signal|Add0~2  ))

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~17_sumout ),
	.cout(\vga|sync|v_signal|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~17 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|sync|v_signal|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y23_N28
dffeas \vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N45
cyclonev_lcell_comb \vga|sync|v_signal|Equal0~2 (
// Equation(s):
// \vga|sync|v_signal|Equal0~2_combout  = ( \vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q  & ( (!\vga|sync|v_signal|CURRENT_PIXEL[8]~DUPLICATE_q  & (!\vga|sync|v_signal|CURRENT_PIXEL [1] & \vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[8]~DUPLICATE_q ),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL [1]),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|v_signal|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Equal0~2 .extended_lut = "off";
defparam \vga|sync|v_signal|Equal0~2 .lut_mask = 64'h0000000000C000C0;
defparam \vga|sync|v_signal|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N22
dffeas \vga|sync|v_signal|CURRENT_PIXEL[27]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[27]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N30
cyclonev_lcell_comb \vga|sync|v_signal|Add0~77 (
// Equation(s):
// \vga|sync|v_signal|Add0~77_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [10] ) + ( GND ) + ( \vga|sync|v_signal|Add0~18  ))
// \vga|sync|v_signal|Add0~78  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [10] ) + ( GND ) + ( \vga|sync|v_signal|Add0~18  ))

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~77_sumout ),
	.cout(\vga|sync|v_signal|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~77 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~77 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|sync|v_signal|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y23_N32
dffeas \vga|sync|v_signal|CURRENT_PIXEL[10] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[10] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N33
cyclonev_lcell_comb \vga|sync|v_signal|Add0~73 (
// Equation(s):
// \vga|sync|v_signal|Add0~73_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [11] ) + ( GND ) + ( \vga|sync|v_signal|Add0~78  ))
// \vga|sync|v_signal|Add0~74  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [11] ) + ( GND ) + ( \vga|sync|v_signal|Add0~78  ))

	.dataa(gnd),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~73_sumout ),
	.cout(\vga|sync|v_signal|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~73 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|v_signal|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y23_N34
dffeas \vga|sync|v_signal|CURRENT_PIXEL[11] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[11] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N36
cyclonev_lcell_comb \vga|sync|v_signal|Add0~85 (
// Equation(s):
// \vga|sync|v_signal|Add0~85_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [12] ) + ( GND ) + ( \vga|sync|v_signal|Add0~74  ))
// \vga|sync|v_signal|Add0~86  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [12] ) + ( GND ) + ( \vga|sync|v_signal|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~85_sumout ),
	.cout(\vga|sync|v_signal|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~85 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|v_signal|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y23_N37
dffeas \vga|sync|v_signal|CURRENT_PIXEL[12] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[12] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N39
cyclonev_lcell_comb \vga|sync|v_signal|Add0~89 (
// Equation(s):
// \vga|sync|v_signal|Add0~89_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [13] ) + ( GND ) + ( \vga|sync|v_signal|Add0~86  ))
// \vga|sync|v_signal|Add0~90  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [13] ) + ( GND ) + ( \vga|sync|v_signal|Add0~86  ))

	.dataa(gnd),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~89_sumout ),
	.cout(\vga|sync|v_signal|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~89 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~89 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|v_signal|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y23_N41
dffeas \vga|sync|v_signal|CURRENT_PIXEL[13] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[13] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N42
cyclonev_lcell_comb \vga|sync|v_signal|Add0~93 (
// Equation(s):
// \vga|sync|v_signal|Add0~93_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [14] ) + ( GND ) + ( \vga|sync|v_signal|Add0~90  ))
// \vga|sync|v_signal|Add0~94  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [14] ) + ( GND ) + ( \vga|sync|v_signal|Add0~90  ))

	.dataa(gnd),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~93_sumout ),
	.cout(\vga|sync|v_signal|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~93 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~93 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|v_signal|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y23_N44
dffeas \vga|sync|v_signal|CURRENT_PIXEL[14] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[14] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N45
cyclonev_lcell_comb \vga|sync|v_signal|Add0~97 (
// Equation(s):
// \vga|sync|v_signal|Add0~97_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [15] ) + ( GND ) + ( \vga|sync|v_signal|Add0~94  ))
// \vga|sync|v_signal|Add0~98  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [15] ) + ( GND ) + ( \vga|sync|v_signal|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~97_sumout ),
	.cout(\vga|sync|v_signal|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~97 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|v_signal|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y23_N47
dffeas \vga|sync|v_signal|CURRENT_PIXEL[15] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[15] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N48
cyclonev_lcell_comb \vga|sync|v_signal|Add0~101 (
// Equation(s):
// \vga|sync|v_signal|Add0~101_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[16]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~98  ))
// \vga|sync|v_signal|Add0~102  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL[16]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL[16]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~101_sumout ),
	.cout(\vga|sync|v_signal|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~101 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|v_signal|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N51
cyclonev_lcell_comb \vga|sync|v_signal|Add0~33 (
// Equation(s):
// \vga|sync|v_signal|Add0~33_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [17] ) + ( GND ) + ( \vga|sync|v_signal|Add0~102  ))
// \vga|sync|v_signal|Add0~34  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [17] ) + ( GND ) + ( \vga|sync|v_signal|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~33_sumout ),
	.cout(\vga|sync|v_signal|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~33 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|v_signal|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y23_N52
dffeas \vga|sync|v_signal|CURRENT_PIXEL[17] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [17]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[17] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N54
cyclonev_lcell_comb \vga|sync|v_signal|Add0~37 (
// Equation(s):
// \vga|sync|v_signal|Add0~37_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [18] ) + ( GND ) + ( \vga|sync|v_signal|Add0~34  ))
// \vga|sync|v_signal|Add0~38  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [18] ) + ( GND ) + ( \vga|sync|v_signal|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~37_sumout ),
	.cout(\vga|sync|v_signal|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~37 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|v_signal|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y23_N56
dffeas \vga|sync|v_signal|CURRENT_PIXEL[18] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [18]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[18] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N57
cyclonev_lcell_comb \vga|sync|v_signal|Add0~41 (
// Equation(s):
// \vga|sync|v_signal|Add0~41_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [19] ) + ( GND ) + ( \vga|sync|v_signal|Add0~38  ))
// \vga|sync|v_signal|Add0~42  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [19] ) + ( GND ) + ( \vga|sync|v_signal|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~41_sumout ),
	.cout(\vga|sync|v_signal|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~41 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|v_signal|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y23_N58
dffeas \vga|sync|v_signal|CURRENT_PIXEL[19] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [19]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[19] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N0
cyclonev_lcell_comb \vga|sync|v_signal|Add0~45 (
// Equation(s):
// \vga|sync|v_signal|Add0~45_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [20] ) + ( GND ) + ( \vga|sync|v_signal|Add0~42  ))
// \vga|sync|v_signal|Add0~46  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [20] ) + ( GND ) + ( \vga|sync|v_signal|Add0~42  ))

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~45_sumout ),
	.cout(\vga|sync|v_signal|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~45 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|sync|v_signal|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N2
dffeas \vga|sync|v_signal|CURRENT_PIXEL[20] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [20]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[20] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N3
cyclonev_lcell_comb \vga|sync|v_signal|Add0~49 (
// Equation(s):
// \vga|sync|v_signal|Add0~49_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [21] ) + ( GND ) + ( \vga|sync|v_signal|Add0~46  ))
// \vga|sync|v_signal|Add0~50  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [21] ) + ( GND ) + ( \vga|sync|v_signal|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~49_sumout ),
	.cout(\vga|sync|v_signal|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~49 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|sync|v_signal|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N4
dffeas \vga|sync|v_signal|CURRENT_PIXEL[21] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [21]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[21] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N6
cyclonev_lcell_comb \vga|sync|v_signal|Add0~53 (
// Equation(s):
// \vga|sync|v_signal|Add0~53_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [22] ) + ( GND ) + ( \vga|sync|v_signal|Add0~50  ))
// \vga|sync|v_signal|Add0~54  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [22] ) + ( GND ) + ( \vga|sync|v_signal|Add0~50  ))

	.dataa(gnd),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~53_sumout ),
	.cout(\vga|sync|v_signal|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~53 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|v_signal|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N8
dffeas \vga|sync|v_signal|CURRENT_PIXEL[22] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [22]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[22] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N9
cyclonev_lcell_comb \vga|sync|v_signal|Add0~61 (
// Equation(s):
// \vga|sync|v_signal|Add0~61_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [23] ) + ( GND ) + ( \vga|sync|v_signal|Add0~54  ))
// \vga|sync|v_signal|Add0~62  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [23] ) + ( GND ) + ( \vga|sync|v_signal|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~61_sumout ),
	.cout(\vga|sync|v_signal|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~61 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|sync|v_signal|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N10
dffeas \vga|sync|v_signal|CURRENT_PIXEL[23] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [23]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[23] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N12
cyclonev_lcell_comb \vga|sync|v_signal|Add0~81 (
// Equation(s):
// \vga|sync|v_signal|Add0~81_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[24]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~62  ))
// \vga|sync|v_signal|Add0~82  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL[24]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~62  ))

	.dataa(gnd),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[24]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~81_sumout ),
	.cout(\vga|sync|v_signal|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~81 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|v_signal|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N14
dffeas \vga|sync|v_signal|CURRENT_PIXEL[24]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[24]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N15
cyclonev_lcell_comb \vga|sync|v_signal|Add0~57 (
// Equation(s):
// \vga|sync|v_signal|Add0~57_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[25]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~82  ))
// \vga|sync|v_signal|Add0~58  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL[25]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~82  ))

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL[25]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~57_sumout ),
	.cout(\vga|sync|v_signal|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~57 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|sync|v_signal|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N16
dffeas \vga|sync|v_signal|CURRENT_PIXEL[25]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[25]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N18
cyclonev_lcell_comb \vga|sync|v_signal|Add0~69 (
// Equation(s):
// \vga|sync|v_signal|Add0~69_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[26]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~58  ))
// \vga|sync|v_signal|Add0~70  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL[26]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL[26]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~69_sumout ),
	.cout(\vga|sync|v_signal|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~69 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|v_signal|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N19
dffeas \vga|sync|v_signal|CURRENT_PIXEL[26]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[26]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N21
cyclonev_lcell_comb \vga|sync|v_signal|Add0~65 (
// Equation(s):
// \vga|sync|v_signal|Add0~65_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[27]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~70  ))
// \vga|sync|v_signal|Add0~66  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL[27]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~70  ))

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL[27]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~65_sumout ),
	.cout(\vga|sync|v_signal|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~65 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|sync|v_signal|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N23
dffeas \vga|sync|v_signal|CURRENT_PIXEL[27] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [27]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[27] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y22_N17
dffeas \vga|sync|v_signal|CURRENT_PIXEL[25] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [25]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[25] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y22_N20
dffeas \vga|sync|v_signal|CURRENT_PIXEL[26] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [26]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[26] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N48
cyclonev_lcell_comb \vga|sync|LessThan1~2 (
// Equation(s):
// \vga|sync|LessThan1~2_combout  = ( !\vga|sync|v_signal|CURRENT_PIXEL [23] & ( !\vga|sync|v_signal|CURRENT_PIXEL [26] & ( (!\vga|sync|v_signal|CURRENT_PIXEL [27] & (!\vga|sync|v_signal|CURRENT_PIXEL [11] & (!\vga|sync|v_signal|CURRENT_PIXEL [10] & 
// !\vga|sync|v_signal|CURRENT_PIXEL [25]))) ) ) )

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL [27]),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL [11]),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL [10]),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL [25]),
	.datae(!\vga|sync|v_signal|CURRENT_PIXEL [23]),
	.dataf(!\vga|sync|v_signal|CURRENT_PIXEL [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|LessThan1~2 .extended_lut = "off";
defparam \vga|sync|LessThan1~2 .lut_mask = 64'h8000000000000000;
defparam \vga|sync|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N42
cyclonev_lcell_comb \vga|sync|LessThan1~1 (
// Equation(s):
// \vga|sync|LessThan1~1_combout  = ( !\vga|sync|v_signal|CURRENT_PIXEL [18] & ( !\vga|sync|v_signal|CURRENT_PIXEL [17] & ( (!\vga|sync|v_signal|CURRENT_PIXEL [19] & (!\vga|sync|v_signal|CURRENT_PIXEL [22] & (!\vga|sync|v_signal|CURRENT_PIXEL [20] & 
// !\vga|sync|v_signal|CURRENT_PIXEL [21]))) ) ) )

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL [19]),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL [22]),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL [20]),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL [21]),
	.datae(!\vga|sync|v_signal|CURRENT_PIXEL [18]),
	.dataf(!\vga|sync|v_signal|CURRENT_PIXEL [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|LessThan1~1 .extended_lut = "off";
defparam \vga|sync|LessThan1~1 .lut_mask = 64'h8000000000000000;
defparam \vga|sync|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N35
dffeas \vga|sync|v_signal|CURRENT_PIXEL[31]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[31]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N24
cyclonev_lcell_comb \vga|sync|v_signal|Add0~25 (
// Equation(s):
// \vga|sync|v_signal|Add0~25_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [28] ) + ( GND ) + ( \vga|sync|v_signal|Add0~66  ))
// \vga|sync|v_signal|Add0~26  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [28] ) + ( GND ) + ( \vga|sync|v_signal|Add0~66  ))

	.dataa(gnd),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~25_sumout ),
	.cout(\vga|sync|v_signal|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~25 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|v_signal|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N26
dffeas \vga|sync|v_signal|CURRENT_PIXEL[28] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [28]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[28] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N27
cyclonev_lcell_comb \vga|sync|v_signal|Add0~21 (
// Equation(s):
// \vga|sync|v_signal|Add0~21_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [29] ) + ( GND ) + ( \vga|sync|v_signal|Add0~26  ))
// \vga|sync|v_signal|Add0~22  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [29] ) + ( GND ) + ( \vga|sync|v_signal|Add0~26  ))

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~21_sumout ),
	.cout(\vga|sync|v_signal|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~21 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|sync|v_signal|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N29
dffeas \vga|sync|v_signal|CURRENT_PIXEL[29] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [29]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[29] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N30
cyclonev_lcell_comb \vga|sync|v_signal|Add0~29 (
// Equation(s):
// \vga|sync|v_signal|Add0~29_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[30]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~22  ))
// \vga|sync|v_signal|Add0~30  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL[30]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~22  ))

	.dataa(gnd),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[30]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~29_sumout ),
	.cout(\vga|sync|v_signal|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~29 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|v_signal|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N32
dffeas \vga|sync|v_signal|CURRENT_PIXEL[30]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[30]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N33
cyclonev_lcell_comb \vga|sync|v_signal|Add0~105 (
// Equation(s):
// \vga|sync|v_signal|Add0~105_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[31]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~30  ))

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL[31]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~105_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~105 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~105 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|sync|v_signal|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N34
dffeas \vga|sync|v_signal|CURRENT_PIXEL[31] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [31]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[31] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y22_N31
dffeas \vga|sync|v_signal|CURRENT_PIXEL[30] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [30]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[30] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N36
cyclonev_lcell_comb \vga|sync|LessThan1~0 (
// Equation(s):
// \vga|sync|LessThan1~0_combout  = ( !\vga|sync|v_signal|CURRENT_PIXEL [30] & ( (!\vga|sync|v_signal|CURRENT_PIXEL [28] & !\vga|sync|v_signal|CURRENT_PIXEL [29]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL [28]),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL [29]),
	.datae(gnd),
	.dataf(!\vga|sync|v_signal|CURRENT_PIXEL [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|LessThan1~0 .extended_lut = "off";
defparam \vga|sync|LessThan1~0 .lut_mask = 64'hF000F00000000000;
defparam \vga|sync|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N6
cyclonev_lcell_comb \vga|sync|v_signal|Equal0~0 (
// Equation(s):
// \vga|sync|v_signal|Equal0~0_combout  = ( !\vga|sync|v_signal|CURRENT_PIXEL [31] & ( \vga|sync|LessThan1~0_combout  & ( (!\vga|sync|v_signal|CURRENT_PIXEL [4] & (\vga|sync|LessThan1~2_combout  & (\vga|sync|LessThan1~3_combout  & 
// \vga|sync|LessThan1~1_combout ))) ) ) )

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL [4]),
	.datab(!\vga|sync|LessThan1~2_combout ),
	.datac(!\vga|sync|LessThan1~3_combout ),
	.datad(!\vga|sync|LessThan1~1_combout ),
	.datae(!\vga|sync|v_signal|CURRENT_PIXEL [31]),
	.dataf(!\vga|sync|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|v_signal|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Equal0~0 .extended_lut = "off";
defparam \vga|sync|v_signal|Equal0~0 .lut_mask = 64'h0000000000020000;
defparam \vga|sync|v_signal|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N48
cyclonev_lcell_comb \vga|sync|v_signal|Equal0~3 (
// Equation(s):
// \vga|sync|v_signal|Equal0~3_combout  = ( \vga|sync|v_signal|Equal0~0_combout  & ( (\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q  & (\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q  & (\vga|sync|v_signal|Equal0~1_combout  & 
// \vga|sync|v_signal|Equal0~2_combout ))) ) )

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ),
	.datac(!\vga|sync|v_signal|Equal0~1_combout ),
	.datad(!\vga|sync|v_signal|Equal0~2_combout ),
	.datae(gnd),
	.dataf(!\vga|sync|v_signal|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|v_signal|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Equal0~3 .extended_lut = "off";
defparam \vga|sync|v_signal|Equal0~3 .lut_mask = 64'h0000000000010001;
defparam \vga|sync|v_signal|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y23_N50
dffeas \vga|sync|v_signal|CURRENT_PIXEL[16]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[16]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y23_N49
dffeas \vga|sync|v_signal|CURRENT_PIXEL[16] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [16]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[16] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y22_N13
dffeas \vga|sync|v_signal|CURRENT_PIXEL[24] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [24]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[24] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N36
cyclonev_lcell_comb \vga|sync|LessThan1~3 (
// Equation(s):
// \vga|sync|LessThan1~3_combout  = ( !\vga|sync|v_signal|CURRENT_PIXEL [12] & ( !\vga|sync|v_signal|CURRENT_PIXEL [15] & ( (!\vga|sync|v_signal|CURRENT_PIXEL [16] & (!\vga|sync|v_signal|CURRENT_PIXEL [13] & (!\vga|sync|v_signal|CURRENT_PIXEL [24] & 
// !\vga|sync|v_signal|CURRENT_PIXEL [14]))) ) ) )

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL [16]),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL [13]),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL [24]),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL [14]),
	.datae(!\vga|sync|v_signal|CURRENT_PIXEL [12]),
	.dataf(!\vga|sync|v_signal|CURRENT_PIXEL [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|LessThan1~3 .extended_lut = "off";
defparam \vga|sync|LessThan1~3 .lut_mask = 64'h8000000000000000;
defparam \vga|sync|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N54
cyclonev_lcell_comb \vga|sync|LessThan1~4 (
// Equation(s):
// \vga|sync|LessThan1~4_combout  = ( \vga|sync|LessThan1~1_combout  & ( \vga|sync|LessThan1~0_combout  & ( (\vga|sync|LessThan1~3_combout  & (\vga|sync|LessThan1~2_combout  & !\vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q )) ) ) )

	.dataa(!\vga|sync|LessThan1~3_combout ),
	.datab(!\vga|sync|LessThan1~2_combout ),
	.datac(gnd),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q ),
	.datae(!\vga|sync|LessThan1~1_combout ),
	.dataf(!\vga|sync|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|LessThan1~4 .extended_lut = "off";
defparam \vga|sync|LessThan1~4 .lut_mask = 64'h0000000000001100;
defparam \vga|sync|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N48
cyclonev_lcell_comb \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0 (
// Equation(s):
// \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout  = ( \vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q  & ( \vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & ( 
// \vga|sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q ),
	.dataf(!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0 .extended_lut = "off";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0 .lut_mask = 64'h0000000000003333;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y20_N16
dffeas \vga|sync|h_signal|CURRENT_PIXEL[25] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [25]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[25] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N24
cyclonev_lcell_comb \vga|sync|V_EN~4 (
// Equation(s):
// \vga|sync|V_EN~4_combout  = ( \vga|sync|V_EN~2_combout  & ( \vga|sync|V_EN~1_combout  & ( (\vga|sync|V_EN~3_combout  & (\vga|sync|V_EN~0_combout  & !\vga|sync|h_signal|CURRENT_PIXEL [25])) ) ) )

	.dataa(gnd),
	.datab(!\vga|sync|V_EN~3_combout ),
	.datac(!\vga|sync|V_EN~0_combout ),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL [25]),
	.datae(!\vga|sync|V_EN~2_combout ),
	.dataf(!\vga|sync|V_EN~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|V_EN~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|V_EN~4 .extended_lut = "off";
defparam \vga|sync|V_EN~4 .lut_mask = 64'h0000000000000300;
defparam \vga|sync|V_EN~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N30
cyclonev_lcell_comb \vga|sync|V_EN~5 (
// Equation(s):
// \vga|sync|V_EN~5_combout  = ( \vga|sync|V_EN~4_combout  & ( (!\vga|sync|h_signal|CURRENT_PIXEL [31] & (\vga|sync|h_signal|CURRENT_PIXEL[9]~DUPLICATE_q  & ((\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ) # 
// (\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q )))) ) ) # ( !\vga|sync|V_EN~4_combout  & ( !\vga|sync|h_signal|CURRENT_PIXEL [31] ) )

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL [31]),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q ),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vga|sync|V_EN~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|V_EN~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|V_EN~5 .extended_lut = "off";
defparam \vga|sync|V_EN~5 .lut_mask = 64'hAAAAAAAA002A002A;
defparam \vga|sync|V_EN~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N12
cyclonev_lcell_comb \vga|sync|V_EN~6 (
// Equation(s):
// \vga|sync|V_EN~6_combout  = ( \vga|sync|v_signal|CURRENT_PIXEL [31] & ( !\vga|sync|V_EN~5_combout  ) ) # ( !\vga|sync|v_signal|CURRENT_PIXEL [31] & ( !\vga|sync|V_EN~5_combout  & ( (\vga|sync|LessThan1~4_combout  & 
// ((!\vga|sync|v_signal|CURRENT_PIXEL[8]~DUPLICATE_q ) # (!\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ))) ) ) )

	.dataa(!\vga|sync|LessThan1~4_combout ),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[8]~DUPLICATE_q ),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.datad(gnd),
	.datae(!\vga|sync|v_signal|CURRENT_PIXEL [31]),
	.dataf(!\vga|sync|V_EN~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|V_EN~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|V_EN~6 .extended_lut = "off";
defparam \vga|sync|V_EN~6 .lut_mask = 64'h5454FFFF00000000;
defparam \vga|sync|V_EN~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y23_N25
dffeas \vga|sync|v_signal|CURRENT_PIXEL[8] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[8] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N39
cyclonev_lcell_comb \spriteController|tc1|visible_flag~1 (
// Equation(s):
// \spriteController|tc1|visible_flag~1_combout  = ( !\vga|sync|v_signal|CURRENT_PIXEL[31]~DUPLICATE_q  & ( (!\vga|sync|h_signal|CURRENT_PIXEL[9]~DUPLICATE_q  & !\vga|sync|v_signal|CURRENT_PIXEL [8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL[9]~DUPLICATE_q ),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL [8]),
	.datae(gnd),
	.dataf(!\vga|sync|v_signal|CURRENT_PIXEL[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|visible_flag~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|visible_flag~1 .extended_lut = "off";
defparam \spriteController|tc1|visible_flag~1 .lut_mask = 64'hF000F00000000000;
defparam \spriteController|tc1|visible_flag~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N54
cyclonev_lcell_comb \spriteController|tc1|visible_flag~2 (
// Equation(s):
// \spriteController|tc1|visible_flag~2_combout  = ( \vga|sync|LessThan1~0_combout  & ( \vga|sync|LessThan1~1_combout  & ( (!\vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q  & (\spriteController|tc1|visible_flag~1_combout  & (\vga|sync|LessThan1~2_combout  & 
// \vga|sync|LessThan1~3_combout ))) ) ) )

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q ),
	.datab(!\spriteController|tc1|visible_flag~1_combout ),
	.datac(!\vga|sync|LessThan1~2_combout ),
	.datad(!\vga|sync|LessThan1~3_combout ),
	.datae(!\vga|sync|LessThan1~0_combout ),
	.dataf(!\vga|sync|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|visible_flag~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|visible_flag~2 .extended_lut = "off";
defparam \spriteController|tc1|visible_flag~2 .lut_mask = 64'h0000000000000002;
defparam \spriteController|tc1|visible_flag~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y23_N10
dffeas \vga|sync|v_signal|CURRENT_PIXEL[3] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[3] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y23_N13
dffeas \vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N54
cyclonev_lcell_comb \spriteController|scoreController|visible_flag~1 (
// Equation(s):
// \spriteController|scoreController|visible_flag~1_combout  = ( \vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q  & ( \vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & ( (!\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q  & !\vga|sync|v_signal|CURRENT_PIXEL 
// [3]) ) ) ) # ( !\vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q  & ( \vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q  ) ) # ( \vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q  & ( !\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & ( 
// (\vga|sync|v_signal|CURRENT_PIXEL [3]) # (\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ) ) ) )

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL [3]),
	.datad(gnd),
	.datae(!\vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q ),
	.dataf(!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|visible_flag~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|visible_flag~1 .extended_lut = "off";
defparam \spriteController|scoreController|visible_flag~1 .lut_mask = 64'h00005F5FFFFFA0A0;
defparam \spriteController|scoreController|visible_flag~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N24
cyclonev_lcell_comb \spriteController|scoreController|visible_flag~0 (
// Equation(s):
// \spriteController|scoreController|visible_flag~0_combout  = ( \vga|sync|h_signal|CURRENT_PIXEL [5] & ( \vga|sync|h_signal|CURRENT_PIXEL [3] & ( (!\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q  & (!\vga|sync|h_signal|CURRENT_PIXEL [6] & 
// ((\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ) # (\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q )))) ) ) ) # ( !\vga|sync|h_signal|CURRENT_PIXEL [5] & ( \vga|sync|h_signal|CURRENT_PIXEL [3] & ( (!\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q  & 
// (!\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q  & (\vga|sync|h_signal|CURRENT_PIXEL [6] & !\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ))) ) ) ) # ( \vga|sync|h_signal|CURRENT_PIXEL [5] & ( !\vga|sync|h_signal|CURRENT_PIXEL [3] & ( 
// (!\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q  & (\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q  & !\vga|sync|h_signal|CURRENT_PIXEL [6])) ) ) ) # ( !\vga|sync|h_signal|CURRENT_PIXEL [5] & ( !\vga|sync|h_signal|CURRENT_PIXEL [3] & ( 
// (!\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q  & (!\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q  & \vga|sync|h_signal|CURRENT_PIXEL [6])) ) ) )

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [6]),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ),
	.datae(!\vga|sync|h_signal|CURRENT_PIXEL [5]),
	.dataf(!\vga|sync|h_signal|CURRENT_PIXEL [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|visible_flag~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|visible_flag~0 .extended_lut = "off";
defparam \spriteController|scoreController|visible_flag~0 .lut_mask = 64'h08082020080020A0;
defparam \spriteController|scoreController|visible_flag~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N15
cyclonev_lcell_comb \spriteController|scoreController|visible_flag~2 (
// Equation(s):
// \spriteController|scoreController|visible_flag~2_combout  = ( \spriteController|scoreController|visible_flag~1_combout  & ( \spriteController|scoreController|visible_flag~0_combout  & ( (!\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q  & 
// (!\vga|sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q  & \vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q )) ) ) )

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q ),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q ),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\spriteController|scoreController|visible_flag~1_combout ),
	.dataf(!\spriteController|scoreController|visible_flag~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|visible_flag~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|visible_flag~2 .extended_lut = "off";
defparam \spriteController|scoreController|visible_flag~2 .lut_mask = 64'h0000000000000808;
defparam \spriteController|scoreController|visible_flag~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N39
cyclonev_lcell_comb \spriteController|scoreController|visible_flag~3 (
// Equation(s):
// \spriteController|scoreController|visible_flag~3_combout  = ( \spriteController|tc1|visible_flag~2_combout  & ( (\spriteController|scoreController|visible_flag~2_combout  & \spriteController|tc1|visible_flag~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spriteController|scoreController|visible_flag~2_combout ),
	.datad(!\spriteController|tc1|visible_flag~0_combout ),
	.datae(gnd),
	.dataf(!\spriteController|tc1|visible_flag~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|visible_flag~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|visible_flag~3 .extended_lut = "off";
defparam \spriteController|scoreController|visible_flag~3 .lut_mask = 64'h00000000000F000F;
defparam \spriteController|scoreController|visible_flag~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y21_N52
dffeas \vga|sync|h_signal|CURRENT_PIXEL[13] (
	.clk(\vga|testclk|out_clk~q ),
	.d(gnd),
	.asdata(\vga|sync|h_signal|Add0~53_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[13] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y23_N22
dffeas \vga|sync|v_signal|CURRENT_PIXEL[7] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[7] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y23_N19
dffeas \vga|sync|v_signal|CURRENT_PIXEL[6] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[6] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y21_N22
dffeas \vga|sync|v_signal|CURRENT_PIXEL[5] (
	.clk(\vga|testclk|out_clk~q ),
	.d(gnd),
	.asdata(\vga|sync|v_signal|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(vcc),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[5] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y21_N29
dffeas \vga|sync|h_signal|CURRENT_PIXEL[9] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[9] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y23_N7
dffeas \vga|sync|v_signal|CURRENT_PIXEL[2] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[2] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y21_N23
dffeas \vga|sync|h_signal|CURRENT_PIXEL[7] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[7] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y23_N1
dffeas \vga|sync|v_signal|CURRENT_PIXEL[0] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~3_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[0] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y21_N14
dffeas \vga|sync|h_signal|CURRENT_PIXEL[4] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[4] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y21_N8
dffeas \vga|sync|h_signal|CURRENT_PIXEL[2] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[2] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N0
cyclonev_lcell_comb \spriteController|scoreController|Add1~30 (
// Equation(s):
// \spriteController|scoreController|Add1~30_cout  = CARRY(( !\vga|sync|h_signal|CURRENT_PIXEL [2] ) + ( !VCC ) + ( !VCC ))
// \spriteController|scoreController|Add1~31  = SHARE(\vga|sync|h_signal|CURRENT_PIXEL [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\spriteController|scoreController|Add1~30_cout ),
	.shareout(\spriteController|scoreController|Add1~31 ));
// synopsys translate_off
defparam \spriteController|scoreController|Add1~30 .extended_lut = "off";
defparam \spriteController|scoreController|Add1~30 .lut_mask = 64'h000000FF0000FF00;
defparam \spriteController|scoreController|Add1~30 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N3
cyclonev_lcell_comb \spriteController|scoreController|Add1~1 (
// Equation(s):
// \spriteController|scoreController|Add1~1_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL[3]~DUPLICATE_q  ) + ( \spriteController|scoreController|Add1~31  ) + ( \spriteController|scoreController|Add1~30_cout  ))
// \spriteController|scoreController|Add1~2  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL[3]~DUPLICATE_q  ) + ( \spriteController|scoreController|Add1~31  ) + ( \spriteController|scoreController|Add1~30_cout  ))
// \spriteController|scoreController|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|scoreController|Add1~30_cout ),
	.sharein(\spriteController|scoreController|Add1~31 ),
	.combout(),
	.sumout(\spriteController|scoreController|Add1~1_sumout ),
	.cout(\spriteController|scoreController|Add1~2 ),
	.shareout(\spriteController|scoreController|Add1~3 ));
// synopsys translate_off
defparam \spriteController|scoreController|Add1~1 .extended_lut = "off";
defparam \spriteController|scoreController|Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \spriteController|scoreController|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N6
cyclonev_lcell_comb \spriteController|scoreController|Add1~5 (
// Equation(s):
// \spriteController|scoreController|Add1~5_sumout  = SUM(( !\vga|sync|h_signal|CURRENT_PIXEL [4] ) + ( \spriteController|scoreController|Add1~3  ) + ( \spriteController|scoreController|Add1~2  ))
// \spriteController|scoreController|Add1~6  = CARRY(( !\vga|sync|h_signal|CURRENT_PIXEL [4] ) + ( \spriteController|scoreController|Add1~3  ) + ( \spriteController|scoreController|Add1~2  ))
// \spriteController|scoreController|Add1~7  = SHARE(\vga|sync|h_signal|CURRENT_PIXEL [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|scoreController|Add1~2 ),
	.sharein(\spriteController|scoreController|Add1~3 ),
	.combout(),
	.sumout(\spriteController|scoreController|Add1~5_sumout ),
	.cout(\spriteController|scoreController|Add1~6 ),
	.shareout(\spriteController|scoreController|Add1~7 ));
// synopsys translate_off
defparam \spriteController|scoreController|Add1~5 .extended_lut = "off";
defparam \spriteController|scoreController|Add1~5 .lut_mask = 64'h000000FF0000FF00;
defparam \spriteController|scoreController|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N9
cyclonev_lcell_comb \spriteController|scoreController|Add1~9 (
// Equation(s):
// \spriteController|scoreController|Add1~9_sumout  = SUM(( !\vga|sync|h_signal|CURRENT_PIXEL [5] $ (!\vga|sync|v_signal|CURRENT_PIXEL [0]) ) + ( \spriteController|scoreController|Add1~7  ) + ( \spriteController|scoreController|Add1~6  ))
// \spriteController|scoreController|Add1~10  = CARRY(( !\vga|sync|h_signal|CURRENT_PIXEL [5] $ (!\vga|sync|v_signal|CURRENT_PIXEL [0]) ) + ( \spriteController|scoreController|Add1~7  ) + ( \spriteController|scoreController|Add1~6  ))
// \spriteController|scoreController|Add1~11  = SHARE((\vga|sync|h_signal|CURRENT_PIXEL [5] & \vga|sync|v_signal|CURRENT_PIXEL [0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [5]),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|scoreController|Add1~6 ),
	.sharein(\spriteController|scoreController|Add1~7 ),
	.combout(),
	.sumout(\spriteController|scoreController|Add1~9_sumout ),
	.cout(\spriteController|scoreController|Add1~10 ),
	.shareout(\spriteController|scoreController|Add1~11 ));
// synopsys translate_off
defparam \spriteController|scoreController|Add1~9 .extended_lut = "off";
defparam \spriteController|scoreController|Add1~9 .lut_mask = 64'h0000000F00000FF0;
defparam \spriteController|scoreController|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N12
cyclonev_lcell_comb \spriteController|scoreController|Add1~13 (
// Equation(s):
// \spriteController|scoreController|Add1~13_sumout  = SUM(( !\vga|sync|h_signal|CURRENT_PIXEL [6] $ (\vga|sync|v_signal|CURRENT_PIXEL [1]) ) + ( \spriteController|scoreController|Add1~11  ) + ( \spriteController|scoreController|Add1~10  ))
// \spriteController|scoreController|Add1~14  = CARRY(( !\vga|sync|h_signal|CURRENT_PIXEL [6] $ (\vga|sync|v_signal|CURRENT_PIXEL [1]) ) + ( \spriteController|scoreController|Add1~11  ) + ( \spriteController|scoreController|Add1~10  ))
// \spriteController|scoreController|Add1~15  = SHARE((\vga|sync|v_signal|CURRENT_PIXEL [1]) # (\vga|sync|h_signal|CURRENT_PIXEL [6]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [6]),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|scoreController|Add1~10 ),
	.sharein(\spriteController|scoreController|Add1~11 ),
	.combout(),
	.sumout(\spriteController|scoreController|Add1~13_sumout ),
	.cout(\spriteController|scoreController|Add1~14 ),
	.shareout(\spriteController|scoreController|Add1~15 ));
// synopsys translate_off
defparam \spriteController|scoreController|Add1~13 .extended_lut = "off";
defparam \spriteController|scoreController|Add1~13 .lut_mask = 64'h00000FFF0000F00F;
defparam \spriteController|scoreController|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N15
cyclonev_lcell_comb \spriteController|scoreController|Add1~33 (
// Equation(s):
// \spriteController|scoreController|Add1~33_sumout  = SUM(( !\vga|sync|v_signal|CURRENT_PIXEL [2] $ (\vga|sync|h_signal|CURRENT_PIXEL [7]) ) + ( \spriteController|scoreController|Add1~15  ) + ( \spriteController|scoreController|Add1~14  ))
// \spriteController|scoreController|Add1~34  = CARRY(( !\vga|sync|v_signal|CURRENT_PIXEL [2] $ (\vga|sync|h_signal|CURRENT_PIXEL [7]) ) + ( \spriteController|scoreController|Add1~15  ) + ( \spriteController|scoreController|Add1~14  ))
// \spriteController|scoreController|Add1~35  = SHARE((\vga|sync|h_signal|CURRENT_PIXEL [7]) # (\vga|sync|v_signal|CURRENT_PIXEL [2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL [2]),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|scoreController|Add1~14 ),
	.sharein(\spriteController|scoreController|Add1~15 ),
	.combout(),
	.sumout(\spriteController|scoreController|Add1~33_sumout ),
	.cout(\spriteController|scoreController|Add1~34 ),
	.shareout(\spriteController|scoreController|Add1~35 ));
// synopsys translate_off
defparam \spriteController|scoreController|Add1~33 .extended_lut = "off";
defparam \spriteController|scoreController|Add1~33 .lut_mask = 64'h00000FFF0000F00F;
defparam \spriteController|scoreController|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N18
cyclonev_lcell_comb \spriteController|scoreController|Add1~37 (
// Equation(s):
// \spriteController|scoreController|Add1~37_sumout  = SUM(( !\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q  $ (!\vga|sync|v_signal|CURRENT_PIXEL [3]) ) + ( \spriteController|scoreController|Add1~35  ) + ( \spriteController|scoreController|Add1~34  ))
// \spriteController|scoreController|Add1~38  = CARRY(( !\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q  $ (!\vga|sync|v_signal|CURRENT_PIXEL [3]) ) + ( \spriteController|scoreController|Add1~35  ) + ( \spriteController|scoreController|Add1~34  ))
// \spriteController|scoreController|Add1~39  = SHARE((\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q  & \vga|sync|v_signal|CURRENT_PIXEL [3]))

	.dataa(gnd),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|scoreController|Add1~34 ),
	.sharein(\spriteController|scoreController|Add1~35 ),
	.combout(),
	.sumout(\spriteController|scoreController|Add1~37_sumout ),
	.cout(\spriteController|scoreController|Add1~38 ),
	.shareout(\spriteController|scoreController|Add1~39 ));
// synopsys translate_off
defparam \spriteController|scoreController|Add1~37 .extended_lut = "off";
defparam \spriteController|scoreController|Add1~37 .lut_mask = 64'h00000033000033CC;
defparam \spriteController|scoreController|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N21
cyclonev_lcell_comb \spriteController|scoreController|Add1~41 (
// Equation(s):
// \spriteController|scoreController|Add1~41_sumout  = SUM(( !\vga|sync|h_signal|CURRENT_PIXEL [9] $ (\vga|sync|v_signal|CURRENT_PIXEL [4]) ) + ( \spriteController|scoreController|Add1~39  ) + ( \spriteController|scoreController|Add1~38  ))
// \spriteController|scoreController|Add1~42  = CARRY(( !\vga|sync|h_signal|CURRENT_PIXEL [9] $ (\vga|sync|v_signal|CURRENT_PIXEL [4]) ) + ( \spriteController|scoreController|Add1~39  ) + ( \spriteController|scoreController|Add1~38  ))
// \spriteController|scoreController|Add1~43  = SHARE((\vga|sync|v_signal|CURRENT_PIXEL [4]) # (\vga|sync|h_signal|CURRENT_PIXEL [9]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [9]),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|scoreController|Add1~38 ),
	.sharein(\spriteController|scoreController|Add1~39 ),
	.combout(),
	.sumout(\spriteController|scoreController|Add1~41_sumout ),
	.cout(\spriteController|scoreController|Add1~42 ),
	.shareout(\spriteController|scoreController|Add1~43 ));
// synopsys translate_off
defparam \spriteController|scoreController|Add1~41 .extended_lut = "off";
defparam \spriteController|scoreController|Add1~41 .lut_mask = 64'h00000FFF0000F00F;
defparam \spriteController|scoreController|Add1~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N24
cyclonev_lcell_comb \spriteController|scoreController|Add1~45 (
// Equation(s):
// \spriteController|scoreController|Add1~45_sumout  = SUM(( !\vga|sync|h_signal|CURRENT_PIXEL [10] $ (\vga|sync|v_signal|CURRENT_PIXEL [5]) ) + ( \spriteController|scoreController|Add1~43  ) + ( \spriteController|scoreController|Add1~42  ))
// \spriteController|scoreController|Add1~46  = CARRY(( !\vga|sync|h_signal|CURRENT_PIXEL [10] $ (\vga|sync|v_signal|CURRENT_PIXEL [5]) ) + ( \spriteController|scoreController|Add1~43  ) + ( \spriteController|scoreController|Add1~42  ))
// \spriteController|scoreController|Add1~47  = SHARE((\vga|sync|v_signal|CURRENT_PIXEL [5]) # (\vga|sync|h_signal|CURRENT_PIXEL [10]))

	.dataa(gnd),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL [10]),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|scoreController|Add1~42 ),
	.sharein(\spriteController|scoreController|Add1~43 ),
	.combout(),
	.sumout(\spriteController|scoreController|Add1~45_sumout ),
	.cout(\spriteController|scoreController|Add1~46 ),
	.shareout(\spriteController|scoreController|Add1~47 ));
// synopsys translate_off
defparam \spriteController|scoreController|Add1~45 .extended_lut = "off";
defparam \spriteController|scoreController|Add1~45 .lut_mask = 64'h00003F3F0000C3C3;
defparam \spriteController|scoreController|Add1~45 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N27
cyclonev_lcell_comb \spriteController|scoreController|Add1~49 (
// Equation(s):
// \spriteController|scoreController|Add1~49_sumout  = SUM(( !\vga|sync|v_signal|CURRENT_PIXEL [6] $ (\vga|sync|h_signal|CURRENT_PIXEL[11]~DUPLICATE_q ) ) + ( \spriteController|scoreController|Add1~47  ) + ( \spriteController|scoreController|Add1~46  ))
// \spriteController|scoreController|Add1~50  = CARRY(( !\vga|sync|v_signal|CURRENT_PIXEL [6] $ (\vga|sync|h_signal|CURRENT_PIXEL[11]~DUPLICATE_q ) ) + ( \spriteController|scoreController|Add1~47  ) + ( \spriteController|scoreController|Add1~46  ))
// \spriteController|scoreController|Add1~51  = SHARE((\vga|sync|h_signal|CURRENT_PIXEL[11]~DUPLICATE_q ) # (\vga|sync|v_signal|CURRENT_PIXEL [6]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL [6]),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|scoreController|Add1~46 ),
	.sharein(\spriteController|scoreController|Add1~47 ),
	.combout(),
	.sumout(\spriteController|scoreController|Add1~49_sumout ),
	.cout(\spriteController|scoreController|Add1~50 ),
	.shareout(\spriteController|scoreController|Add1~51 ));
// synopsys translate_off
defparam \spriteController|scoreController|Add1~49 .extended_lut = "off";
defparam \spriteController|scoreController|Add1~49 .lut_mask = 64'h00000FFF0000F00F;
defparam \spriteController|scoreController|Add1~49 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N30
cyclonev_lcell_comb \spriteController|scoreController|Add1~53 (
// Equation(s):
// \spriteController|scoreController|Add1~53_sumout  = SUM(( !\vga|sync|h_signal|CURRENT_PIXEL [12] $ (\vga|sync|v_signal|CURRENT_PIXEL [7]) ) + ( \spriteController|scoreController|Add1~51  ) + ( \spriteController|scoreController|Add1~50  ))
// \spriteController|scoreController|Add1~54  = CARRY(( !\vga|sync|h_signal|CURRENT_PIXEL [12] $ (\vga|sync|v_signal|CURRENT_PIXEL [7]) ) + ( \spriteController|scoreController|Add1~51  ) + ( \spriteController|scoreController|Add1~50  ))
// \spriteController|scoreController|Add1~55  = SHARE((\vga|sync|v_signal|CURRENT_PIXEL [7]) # (\vga|sync|h_signal|CURRENT_PIXEL [12]))

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|scoreController|Add1~50 ),
	.sharein(\spriteController|scoreController|Add1~51 ),
	.combout(),
	.sumout(\spriteController|scoreController|Add1~53_sumout ),
	.cout(\spriteController|scoreController|Add1~54 ),
	.shareout(\spriteController|scoreController|Add1~55 ));
// synopsys translate_off
defparam \spriteController|scoreController|Add1~53 .extended_lut = "off";
defparam \spriteController|scoreController|Add1~53 .lut_mask = 64'h000055FF0000AA55;
defparam \spriteController|scoreController|Add1~53 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N33
cyclonev_lcell_comb \spriteController|scoreController|Add1~17 (
// Equation(s):
// \spriteController|scoreController|Add1~17_sumout  = SUM(( !\vga|sync|v_signal|CURRENT_PIXEL [8] $ (\vga|sync|h_signal|CURRENT_PIXEL [13]) ) + ( \spriteController|scoreController|Add1~55  ) + ( \spriteController|scoreController|Add1~54  ))
// \spriteController|scoreController|Add1~18  = CARRY(( !\vga|sync|v_signal|CURRENT_PIXEL [8] $ (\vga|sync|h_signal|CURRENT_PIXEL [13]) ) + ( \spriteController|scoreController|Add1~55  ) + ( \spriteController|scoreController|Add1~54  ))
// \spriteController|scoreController|Add1~19  = SHARE((\vga|sync|h_signal|CURRENT_PIXEL [13]) # (\vga|sync|v_signal|CURRENT_PIXEL [8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL [8]),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|scoreController|Add1~54 ),
	.sharein(\spriteController|scoreController|Add1~55 ),
	.combout(),
	.sumout(\spriteController|scoreController|Add1~17_sumout ),
	.cout(\spriteController|scoreController|Add1~18 ),
	.shareout(\spriteController|scoreController|Add1~19 ));
// synopsys translate_off
defparam \spriteController|scoreController|Add1~17 .extended_lut = "off";
defparam \spriteController|scoreController|Add1~17 .lut_mask = 64'h00000FFF0000F00F;
defparam \spriteController|scoreController|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N36
cyclonev_lcell_comb \spriteController|scoreController|Add1~21 (
// Equation(s):
// \spriteController|scoreController|Add1~21_sumout  = SUM(( !\vga|sync|h_signal|CURRENT_PIXEL [14] $ (\vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q ) ) + ( \spriteController|scoreController|Add1~19  ) + ( \spriteController|scoreController|Add1~18  ))
// \spriteController|scoreController|Add1~22  = CARRY(( !\vga|sync|h_signal|CURRENT_PIXEL [14] $ (\vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q ) ) + ( \spriteController|scoreController|Add1~19  ) + ( \spriteController|scoreController|Add1~18  ))
// \spriteController|scoreController|Add1~23  = SHARE((\vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q ) # (\vga|sync|h_signal|CURRENT_PIXEL [14]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [14]),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|scoreController|Add1~18 ),
	.sharein(\spriteController|scoreController|Add1~19 ),
	.combout(),
	.sumout(\spriteController|scoreController|Add1~21_sumout ),
	.cout(\spriteController|scoreController|Add1~22 ),
	.shareout(\spriteController|scoreController|Add1~23 ));
// synopsys translate_off
defparam \spriteController|scoreController|Add1~21 .extended_lut = "off";
defparam \spriteController|scoreController|Add1~21 .lut_mask = 64'h00000FFF0000F00F;
defparam \spriteController|scoreController|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N39
cyclonev_lcell_comb \spriteController|scoreController|Add1~25 (
// Equation(s):
// \spriteController|scoreController|Add1~25_sumout  = SUM(( !\vga|sync|v_signal|CURRENT_PIXEL [10] $ (\vga|sync|h_signal|CURRENT_PIXEL [15]) ) + ( \spriteController|scoreController|Add1~23  ) + ( \spriteController|scoreController|Add1~22  ))

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|scoreController|Add1~22 ),
	.sharein(\spriteController|scoreController|Add1~23 ),
	.combout(),
	.sumout(\spriteController|scoreController|Add1~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|Add1~25 .extended_lut = "off";
defparam \spriteController|scoreController|Add1~25 .lut_mask = 64'h000000000000AA55;
defparam \spriteController|scoreController|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N30
cyclonev_lcell_comb \spriteController|scoreController|Add2~13 (
// Equation(s):
// \spriteController|scoreController|Add2~13_sumout  = SUM(( \spriteController|scoreController|Add1~33_sumout  ) + ( VCC ) + ( !VCC ))
// \spriteController|scoreController|Add2~14  = CARRY(( \spriteController|scoreController|Add1~33_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\spriteController|scoreController|Add1~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\spriteController|scoreController|Add2~13_sumout ),
	.cout(\spriteController|scoreController|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|Add2~13 .extended_lut = "off";
defparam \spriteController|scoreController|Add2~13 .lut_mask = 64'h00000000000000FF;
defparam \spriteController|scoreController|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N33
cyclonev_lcell_comb \spriteController|scoreController|Add2~17 (
// Equation(s):
// \spriteController|scoreController|Add2~17_sumout  = SUM(( \spriteController|scoreController|Add1~37_sumout  ) + ( VCC ) + ( \spriteController|scoreController|Add2~14  ))
// \spriteController|scoreController|Add2~18  = CARRY(( \spriteController|scoreController|Add1~37_sumout  ) + ( VCC ) + ( \spriteController|scoreController|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spriteController|scoreController|Add1~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|scoreController|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\spriteController|scoreController|Add2~17_sumout ),
	.cout(\spriteController|scoreController|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|Add2~17 .extended_lut = "off";
defparam \spriteController|scoreController|Add2~17 .lut_mask = 64'h0000000000000F0F;
defparam \spriteController|scoreController|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N36
cyclonev_lcell_comb \spriteController|scoreController|Add2~21 (
// Equation(s):
// \spriteController|scoreController|Add2~21_sumout  = SUM(( \spriteController|scoreController|Add1~41_sumout  ) + ( GND ) + ( \spriteController|scoreController|Add2~18  ))
// \spriteController|scoreController|Add2~22  = CARRY(( \spriteController|scoreController|Add1~41_sumout  ) + ( GND ) + ( \spriteController|scoreController|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\spriteController|scoreController|Add1~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|scoreController|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\spriteController|scoreController|Add2~21_sumout ),
	.cout(\spriteController|scoreController|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|Add2~21 .extended_lut = "off";
defparam \spriteController|scoreController|Add2~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \spriteController|scoreController|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N39
cyclonev_lcell_comb \spriteController|scoreController|Add2~25 (
// Equation(s):
// \spriteController|scoreController|Add2~25_sumout  = SUM(( \spriteController|scoreController|Add1~45_sumout  ) + ( VCC ) + ( \spriteController|scoreController|Add2~22  ))
// \spriteController|scoreController|Add2~26  = CARRY(( \spriteController|scoreController|Add1~45_sumout  ) + ( VCC ) + ( \spriteController|scoreController|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spriteController|scoreController|Add1~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|scoreController|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\spriteController|scoreController|Add2~25_sumout ),
	.cout(\spriteController|scoreController|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|Add2~25 .extended_lut = "off";
defparam \spriteController|scoreController|Add2~25 .lut_mask = 64'h0000000000000F0F;
defparam \spriteController|scoreController|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N42
cyclonev_lcell_comb \spriteController|scoreController|Add2~29 (
// Equation(s):
// \spriteController|scoreController|Add2~29_sumout  = SUM(( \spriteController|scoreController|Add1~49_sumout  ) + ( VCC ) + ( \spriteController|scoreController|Add2~26  ))
// \spriteController|scoreController|Add2~30  = CARRY(( \spriteController|scoreController|Add1~49_sumout  ) + ( VCC ) + ( \spriteController|scoreController|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\spriteController|scoreController|Add1~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|scoreController|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\spriteController|scoreController|Add2~29_sumout ),
	.cout(\spriteController|scoreController|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|Add2~29 .extended_lut = "off";
defparam \spriteController|scoreController|Add2~29 .lut_mask = 64'h00000000000000FF;
defparam \spriteController|scoreController|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N45
cyclonev_lcell_comb \spriteController|scoreController|Add2~33 (
// Equation(s):
// \spriteController|scoreController|Add2~33_sumout  = SUM(( \spriteController|scoreController|Add1~53_sumout  ) + ( VCC ) + ( \spriteController|scoreController|Add2~30  ))
// \spriteController|scoreController|Add2~34  = CARRY(( \spriteController|scoreController|Add1~53_sumout  ) + ( VCC ) + ( \spriteController|scoreController|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\spriteController|scoreController|Add1~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|scoreController|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\spriteController|scoreController|Add2~33_sumout ),
	.cout(\spriteController|scoreController|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|Add2~33 .extended_lut = "off";
defparam \spriteController|scoreController|Add2~33 .lut_mask = 64'h00000000000000FF;
defparam \spriteController|scoreController|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N48
cyclonev_lcell_comb \spriteController|scoreController|Add2~1 (
// Equation(s):
// \spriteController|scoreController|Add2~1_sumout  = SUM(( \spriteController|scoreController|Add1~17_sumout  ) + ( VCC ) + ( \spriteController|scoreController|Add2~34  ))
// \spriteController|scoreController|Add2~2  = CARRY(( \spriteController|scoreController|Add1~17_sumout  ) + ( VCC ) + ( \spriteController|scoreController|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spriteController|scoreController|Add1~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|scoreController|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\spriteController|scoreController|Add2~1_sumout ),
	.cout(\spriteController|scoreController|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|Add2~1 .extended_lut = "off";
defparam \spriteController|scoreController|Add2~1 .lut_mask = 64'h0000000000000F0F;
defparam \spriteController|scoreController|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N51
cyclonev_lcell_comb \spriteController|scoreController|Add2~5 (
// Equation(s):
// \spriteController|scoreController|Add2~5_sumout  = SUM(( \spriteController|scoreController|Add1~21_sumout  ) + ( VCC ) + ( \spriteController|scoreController|Add2~2  ))
// \spriteController|scoreController|Add2~6  = CARRY(( \spriteController|scoreController|Add1~21_sumout  ) + ( VCC ) + ( \spriteController|scoreController|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\spriteController|scoreController|Add1~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|scoreController|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\spriteController|scoreController|Add2~5_sumout ),
	.cout(\spriteController|scoreController|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|Add2~5 .extended_lut = "off";
defparam \spriteController|scoreController|Add2~5 .lut_mask = 64'h00000000000000FF;
defparam \spriteController|scoreController|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N54
cyclonev_lcell_comb \spriteController|scoreController|Add2~9 (
// Equation(s):
// \spriteController|scoreController|Add2~9_sumout  = SUM(( \spriteController|scoreController|Add1~25_sumout  ) + ( VCC ) + ( \spriteController|scoreController|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spriteController|scoreController|Add1~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|scoreController|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\spriteController|scoreController|Add2~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|Add2~9 .extended_lut = "off";
defparam \spriteController|scoreController|Add2~9 .lut_mask = 64'h0000000000000F0F;
defparam \spriteController|scoreController|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N33
cyclonev_lcell_comb \spriteController|scoreController|mem_address_o[15]~13 (
// Equation(s):
// \spriteController|scoreController|mem_address_o[15]~13_combout  = ( \spriteController|scoreController|visible_flag~3_combout  & ( \spriteController|scoreController|Add2~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\spriteController|scoreController|visible_flag~3_combout ),
	.dataf(!\spriteController|scoreController|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|mem_address_o[15]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|mem_address_o[15]~13 .extended_lut = "off";
defparam \spriteController|scoreController|mem_address_o[15]~13 .lut_mask = 64'h000000000000FFFF;
defparam \spriteController|scoreController|mem_address_o[15]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N34
dffeas \spriteController|score_mem|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\spriteController|scoreController|mem_address_o[15]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteController|score_mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N12
cyclonev_lcell_comb \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder (
// Equation(s):
// \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout  = \spriteController|score_mem|altsyncram_component|auto_generated|address_reg_a [2]

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder .extended_lut = "off";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N13
dffeas \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N51
cyclonev_lcell_comb \spriteController|scoreController|mem_address_o[13]~15 (
// Equation(s):
// \spriteController|scoreController|mem_address_o[13]~15_combout  = ( \spriteController|scoreController|Add2~1_sumout  & ( \spriteController|scoreController|visible_flag~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spriteController|scoreController|visible_flag~3_combout ),
	.datad(gnd),
	.datae(!\spriteController|scoreController|Add2~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|mem_address_o[13]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|mem_address_o[13]~15 .extended_lut = "off";
defparam \spriteController|scoreController|mem_address_o[13]~15 .lut_mask = 64'h00000F0F00000F0F;
defparam \spriteController|scoreController|mem_address_o[13]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y21_N52
dffeas \spriteController|score_mem|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\spriteController|scoreController|mem_address_o[13]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteController|score_mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y21_N37
dffeas \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\vga|testclk|out_clk~q ),
	.d(gnd),
	.asdata(\spriteController|score_mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N33
cyclonev_lcell_comb \spriteController|scoreController|mem_address_o[14]~14 (
// Equation(s):
// \spriteController|scoreController|mem_address_o[14]~14_combout  = ( \spriteController|scoreController|visible_flag~3_combout  & ( \spriteController|scoreController|Add2~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\spriteController|scoreController|visible_flag~3_combout ),
	.dataf(!\spriteController|scoreController|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|mem_address_o[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|mem_address_o[14]~14 .extended_lut = "off";
defparam \spriteController|scoreController|mem_address_o[14]~14 .lut_mask = 64'h000000000000FFFF;
defparam \spriteController|scoreController|mem_address_o[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N34
dffeas \spriteController|score_mem|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\spriteController|scoreController|mem_address_o[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteController|score_mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N12
cyclonev_lcell_comb \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder (
// Equation(s):
// \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout  = \spriteController|score_mem|altsyncram_component|auto_generated|address_reg_a [1]

	.dataa(gnd),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .extended_lut = "off";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N13
dffeas \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE .is_wysiwyg = "true";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N12
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[10]~2 (
// Equation(s):
// \spriteController|scoreController|RGB_o[10]~2_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) # ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(gnd),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[10]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[10]~2 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[10]~2 .lut_mask = 64'hF0F0F0F000F000F0;
defparam \spriteController|scoreController|RGB_o[10]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N24
cyclonev_lcell_comb \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0 (
// Equation(s):
// \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout  = ( \spriteController|scoreController|Add2~9_sumout  & ( \spriteController|scoreController|Add2~5_sumout  & ( 
// (\spriteController|scoreController|visible_flag~3_combout  & !\spriteController|scoreController|Add2~1_sumout ) ) ) )

	.dataa(!\spriteController|scoreController|visible_flag~3_combout ),
	.datab(gnd),
	.datac(!\spriteController|scoreController|Add2~1_sumout ),
	.datad(gnd),
	.datae(!\spriteController|scoreController|Add2~9_sumout ),
	.dataf(!\spriteController|scoreController|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0 .extended_lut = "off";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0 .lut_mask = 64'h0000000000005050;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N9
cyclonev_lcell_comb \spriteController|scoreController|mem_address_o[0]~0 (
// Equation(s):
// \spriteController|scoreController|mem_address_o[0]~0_combout  = ( \vga|sync|h_signal|CURRENT_PIXEL [0] & ( \spriteController|scoreController|visible_flag~2_combout  & ( (\spriteController|tc1|visible_flag~0_combout  & 
// \spriteController|tc1|visible_flag~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\spriteController|tc1|visible_flag~0_combout ),
	.datac(!\spriteController|tc1|visible_flag~2_combout ),
	.datad(gnd),
	.datae(!\vga|sync|h_signal|CURRENT_PIXEL [0]),
	.dataf(!\spriteController|scoreController|visible_flag~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|mem_address_o[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|mem_address_o[0]~0 .extended_lut = "off";
defparam \spriteController|scoreController|mem_address_o[0]~0 .lut_mask = 64'h0000000000000303;
defparam \spriteController|scoreController|mem_address_o[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N48
cyclonev_lcell_comb \spriteController|scoreController|mem_address_o[1]~1 (
// Equation(s):
// \spriteController|scoreController|mem_address_o[1]~1_combout  = ( \spriteController|tc1|visible_flag~2_combout  & ( \spriteController|scoreController|visible_flag~2_combout  & ( (\vga|sync|h_signal|CURRENT_PIXEL[1]~DUPLICATE_q  & 
// \spriteController|tc1|visible_flag~0_combout ) ) ) )

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL[1]~DUPLICATE_q ),
	.datab(!\spriteController|tc1|visible_flag~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\spriteController|tc1|visible_flag~2_combout ),
	.dataf(!\spriteController|scoreController|visible_flag~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|mem_address_o[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|mem_address_o[1]~1 .extended_lut = "off";
defparam \spriteController|scoreController|mem_address_o[1]~1 .lut_mask = 64'h0000000000001111;
defparam \spriteController|scoreController|mem_address_o[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N45
cyclonev_lcell_comb \spriteController|scoreController|mem_address_o[2]~2 (
// Equation(s):
// \spriteController|scoreController|mem_address_o[2]~2_combout  = ( \spriteController|tc1|visible_flag~2_combout  & ( \spriteController|scoreController|visible_flag~2_combout  & ( (!\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q  & 
// \spriteController|tc1|visible_flag~0_combout ) ) ) )

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ),
	.datab(!\spriteController|tc1|visible_flag~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\spriteController|tc1|visible_flag~2_combout ),
	.dataf(!\spriteController|scoreController|visible_flag~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|mem_address_o[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|mem_address_o[2]~2 .extended_lut = "off";
defparam \spriteController|scoreController|mem_address_o[2]~2 .lut_mask = 64'h0000000000002222;
defparam \spriteController|scoreController|mem_address_o[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N45
cyclonev_lcell_comb \spriteController|scoreController|mem_address_o[3]~3 (
// Equation(s):
// \spriteController|scoreController|mem_address_o[3]~3_combout  = ( \spriteController|tc1|visible_flag~0_combout  & ( \spriteController|scoreController|visible_flag~2_combout  & ( (\spriteController|scoreController|Add1~1_sumout  & 
// \spriteController|tc1|visible_flag~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\spriteController|scoreController|Add1~1_sumout ),
	.datac(!\spriteController|tc1|visible_flag~2_combout ),
	.datad(gnd),
	.datae(!\spriteController|tc1|visible_flag~0_combout ),
	.dataf(!\spriteController|scoreController|visible_flag~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|mem_address_o[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|mem_address_o[3]~3 .extended_lut = "off";
defparam \spriteController|scoreController|mem_address_o[3]~3 .lut_mask = 64'h0000000000000303;
defparam \spriteController|scoreController|mem_address_o[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N54
cyclonev_lcell_comb \spriteController|scoreController|mem_address_o[4]~4 (
// Equation(s):
// \spriteController|scoreController|mem_address_o[4]~4_combout  = ( \spriteController|tc1|visible_flag~2_combout  & ( (\spriteController|scoreController|visible_flag~2_combout  & (\spriteController|scoreController|Add1~5_sumout  & 
// \spriteController|tc1|visible_flag~0_combout )) ) )

	.dataa(!\spriteController|scoreController|visible_flag~2_combout ),
	.datab(!\spriteController|scoreController|Add1~5_sumout ),
	.datac(!\spriteController|tc1|visible_flag~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spriteController|tc1|visible_flag~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|mem_address_o[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|mem_address_o[4]~4 .extended_lut = "off";
defparam \spriteController|scoreController|mem_address_o[4]~4 .lut_mask = 64'h0000000001010101;
defparam \spriteController|scoreController|mem_address_o[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N48
cyclonev_lcell_comb \spriteController|scoreController|mem_address_o[5]~5 (
// Equation(s):
// \spriteController|scoreController|mem_address_o[5]~5_combout  = ( \spriteController|tc1|visible_flag~0_combout  & ( \spriteController|tc1|visible_flag~2_combout  & ( (\spriteController|scoreController|Add1~9_sumout  & 
// \spriteController|scoreController|visible_flag~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\spriteController|scoreController|Add1~9_sumout ),
	.datac(!\spriteController|scoreController|visible_flag~2_combout ),
	.datad(gnd),
	.datae(!\spriteController|tc1|visible_flag~0_combout ),
	.dataf(!\spriteController|tc1|visible_flag~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|mem_address_o[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|mem_address_o[5]~5 .extended_lut = "off";
defparam \spriteController|scoreController|mem_address_o[5]~5 .lut_mask = 64'h0000000000000303;
defparam \spriteController|scoreController|mem_address_o[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N51
cyclonev_lcell_comb \spriteController|scoreController|mem_address_o[6]~6 (
// Equation(s):
// \spriteController|scoreController|mem_address_o[6]~6_combout  = ( \spriteController|scoreController|visible_flag~2_combout  & ( \spriteController|tc1|visible_flag~0_combout  & ( (\spriteController|scoreController|Add1~13_sumout  & 
// \spriteController|tc1|visible_flag~2_combout ) ) ) )

	.dataa(!\spriteController|scoreController|Add1~13_sumout ),
	.datab(!\spriteController|tc1|visible_flag~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\spriteController|scoreController|visible_flag~2_combout ),
	.dataf(!\spriteController|tc1|visible_flag~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|mem_address_o[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|mem_address_o[6]~6 .extended_lut = "off";
defparam \spriteController|scoreController|mem_address_o[6]~6 .lut_mask = 64'h0000000000001111;
defparam \spriteController|scoreController|mem_address_o[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N24
cyclonev_lcell_comb \spriteController|scoreController|mem_address_o[7]~7 (
// Equation(s):
// \spriteController|scoreController|mem_address_o[7]~7_combout  = ( \spriteController|scoreController|Add2~13_sumout  & ( (\spriteController|tc1|visible_flag~2_combout  & (\spriteController|scoreController|visible_flag~2_combout  & 
// \spriteController|tc1|visible_flag~0_combout )) ) )

	.dataa(!\spriteController|tc1|visible_flag~2_combout ),
	.datab(gnd),
	.datac(!\spriteController|scoreController|visible_flag~2_combout ),
	.datad(!\spriteController|tc1|visible_flag~0_combout ),
	.datae(gnd),
	.dataf(!\spriteController|scoreController|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|mem_address_o[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|mem_address_o[7]~7 .extended_lut = "off";
defparam \spriteController|scoreController|mem_address_o[7]~7 .lut_mask = 64'h0000000000050005;
defparam \spriteController|scoreController|mem_address_o[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N15
cyclonev_lcell_comb \spriteController|scoreController|mem_address_o[8]~8 (
// Equation(s):
// \spriteController|scoreController|mem_address_o[8]~8_combout  = ( \spriteController|scoreController|Add2~17_sumout  & ( (\spriteController|tc1|visible_flag~2_combout  & (\spriteController|tc1|visible_flag~0_combout  & 
// \spriteController|scoreController|visible_flag~2_combout )) ) )

	.dataa(gnd),
	.datab(!\spriteController|tc1|visible_flag~2_combout ),
	.datac(!\spriteController|tc1|visible_flag~0_combout ),
	.datad(!\spriteController|scoreController|visible_flag~2_combout ),
	.datae(gnd),
	.dataf(!\spriteController|scoreController|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|mem_address_o[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|mem_address_o[8]~8 .extended_lut = "off";
defparam \spriteController|scoreController|mem_address_o[8]~8 .lut_mask = 64'h0000000000030003;
defparam \spriteController|scoreController|mem_address_o[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N3
cyclonev_lcell_comb \spriteController|scoreController|mem_address_o[9]~9 (
// Equation(s):
// \spriteController|scoreController|mem_address_o[9]~9_combout  = ( \spriteController|scoreController|Add2~21_sumout  & ( (\spriteController|scoreController|visible_flag~2_combout  & (\spriteController|tc1|visible_flag~2_combout  & 
// \spriteController|tc1|visible_flag~0_combout )) ) )

	.dataa(!\spriteController|scoreController|visible_flag~2_combout ),
	.datab(gnd),
	.datac(!\spriteController|tc1|visible_flag~2_combout ),
	.datad(!\spriteController|tc1|visible_flag~0_combout ),
	.datae(gnd),
	.dataf(!\spriteController|scoreController|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|mem_address_o[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|mem_address_o[9]~9 .extended_lut = "off";
defparam \spriteController|scoreController|mem_address_o[9]~9 .lut_mask = 64'h0000000000050005;
defparam \spriteController|scoreController|mem_address_o[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N9
cyclonev_lcell_comb \spriteController|scoreController|mem_address_o[10]~10 (
// Equation(s):
// \spriteController|scoreController|mem_address_o[10]~10_combout  = ( \spriteController|scoreController|Add2~25_sumout  & ( (\spriteController|scoreController|visible_flag~2_combout  & (\spriteController|tc1|visible_flag~2_combout  & 
// \spriteController|tc1|visible_flag~0_combout )) ) )

	.dataa(!\spriteController|scoreController|visible_flag~2_combout ),
	.datab(gnd),
	.datac(!\spriteController|tc1|visible_flag~2_combout ),
	.datad(!\spriteController|tc1|visible_flag~0_combout ),
	.datae(gnd),
	.dataf(!\spriteController|scoreController|Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|mem_address_o[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|mem_address_o[10]~10 .extended_lut = "off";
defparam \spriteController|scoreController|mem_address_o[10]~10 .lut_mask = 64'h0000000000050005;
defparam \spriteController|scoreController|mem_address_o[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N18
cyclonev_lcell_comb \spriteController|scoreController|mem_address_o[11]~11 (
// Equation(s):
// \spriteController|scoreController|mem_address_o[11]~11_combout  = ( \spriteController|tc1|visible_flag~0_combout  & ( \spriteController|scoreController|Add2~29_sumout  & ( (\spriteController|scoreController|visible_flag~2_combout  & 
// \spriteController|tc1|visible_flag~2_combout ) ) ) )

	.dataa(!\spriteController|scoreController|visible_flag~2_combout ),
	.datab(gnd),
	.datac(!\spriteController|tc1|visible_flag~2_combout ),
	.datad(gnd),
	.datae(!\spriteController|tc1|visible_flag~0_combout ),
	.dataf(!\spriteController|scoreController|Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|mem_address_o[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|mem_address_o[11]~11 .extended_lut = "off";
defparam \spriteController|scoreController|mem_address_o[11]~11 .lut_mask = 64'h0000000000000505;
defparam \spriteController|scoreController|mem_address_o[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N27
cyclonev_lcell_comb \spriteController|scoreController|mem_address_o[12]~12 (
// Equation(s):
// \spriteController|scoreController|mem_address_o[12]~12_combout  = (\spriteController|scoreController|Add2~33_sumout  & \spriteController|scoreController|visible_flag~3_combout )

	.dataa(gnd),
	.datab(!\spriteController|scoreController|Add2~33_sumout ),
	.datac(gnd),
	.datad(!\spriteController|scoreController|visible_flag~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|mem_address_o[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|mem_address_o[12]~12 .extended_lut = "off";
defparam \spriteController|scoreController|mem_address_o[12]~12 .lut_mask = 64'h0033003300330033;
defparam \spriteController|scoreController|mem_address_o[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a144 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a144 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a144 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a144 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a144 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N12
cyclonev_lcell_comb \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w[3] (
// Equation(s):
// \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w [3] = ( !\spriteController|scoreController|Add2~1_sumout  & ( (\spriteController|scoreController|visible_flag~3_combout  & 
// (!\spriteController|scoreController|Add2~5_sumout  & \spriteController|scoreController|Add2~9_sumout )) ) )

	.dataa(!\spriteController|scoreController|visible_flag~3_combout ),
	.datab(gnd),
	.datac(!\spriteController|scoreController|Add2~5_sumout ),
	.datad(!\spriteController|scoreController|Add2~9_sumout ),
	.datae(gnd),
	.dataf(!\spriteController|scoreController|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w[3] .extended_lut = "off";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w[3] .lut_mask = 64'h0050005000000000;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a96 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N6
cyclonev_lcell_comb \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0 (
// Equation(s):
// \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout  = ( \spriteController|scoreController|Add2~5_sumout  & ( (\spriteController|scoreController|visible_flag~3_combout  & 
// (\spriteController|scoreController|Add2~1_sumout  & \spriteController|scoreController|Add2~9_sumout )) ) )

	.dataa(gnd),
	.datab(!\spriteController|scoreController|visible_flag~3_combout ),
	.datac(!\spriteController|scoreController|Add2~1_sumout ),
	.datad(!\spriteController|scoreController|Add2~9_sumout ),
	.datae(gnd),
	.dataf(!\spriteController|scoreController|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0 .extended_lut = "off";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0 .lut_mask = 64'h0000000000030003;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y35_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a168 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a168 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a168 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a168 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a168 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N33
cyclonev_lcell_comb \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0 (
// Equation(s):
// \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout  = ( \spriteController|scoreController|Add2~9_sumout  & ( \spriteController|scoreController|Add2~1_sumout  & ( 
// (!\spriteController|scoreController|Add2~5_sumout  & \spriteController|scoreController|visible_flag~3_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spriteController|scoreController|Add2~5_sumout ),
	.datad(!\spriteController|scoreController|visible_flag~3_combout ),
	.datae(!\spriteController|scoreController|Add2~9_sumout ),
	.dataf(!\spriteController|scoreController|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0 .extended_lut = "off";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0 .lut_mask = 64'h00000000000000F0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N0
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[0]~42 (
// Equation(s):
// \spriteController|scoreController|RGB_o[0]~42_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120~portadataout  & 
// ( (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a144~portadataout )) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a168~portadataout ))) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120~portadataout  & ( 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a96~portadataout ) ) ) ) # ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a144~portadataout )) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a168~portadataout ))) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120~portadataout  & ( 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a96~portadataout  & !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a144~portadataout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a168~portadataout ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[0]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[0]~42 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[0]~42 .lut_mask = 64'h3300550F33FF550F;
defparam \spriteController|scoreController|RGB_o[0]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N54
cyclonev_lcell_comb \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0 (
// Equation(s):
// \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout  = ( \spriteController|scoreController|Add2~9_sumout  & ( \spriteController|scoreController|Add2~5_sumout  & ( 
// !\spriteController|scoreController|visible_flag~3_combout  ) ) ) # ( !\spriteController|scoreController|Add2~9_sumout  & ( \spriteController|scoreController|Add2~5_sumout  & ( !\spriteController|scoreController|visible_flag~3_combout  ) ) ) # ( 
// \spriteController|scoreController|Add2~9_sumout  & ( !\spriteController|scoreController|Add2~5_sumout  & ( !\spriteController|scoreController|visible_flag~3_combout  ) ) ) # ( !\spriteController|scoreController|Add2~9_sumout  & ( 
// !\spriteController|scoreController|Add2~5_sumout  & ( (!\spriteController|scoreController|visible_flag~3_combout ) # (!\spriteController|scoreController|Add2~1_sumout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spriteController|scoreController|visible_flag~3_combout ),
	.datad(!\spriteController|scoreController|Add2~1_sumout ),
	.datae(!\spriteController|scoreController|Add2~9_sumout ),
	.dataf(!\spriteController|scoreController|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0 .extended_lut = "off";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0 .lut_mask = 64'hFFF0F0F0F0F0F0F0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N0
cyclonev_lcell_comb \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w[3] (
// Equation(s):
// \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w [3] = ( !\spriteController|scoreController|Add2~5_sumout  & ( (\spriteController|scoreController|visible_flag~3_combout  & 
// (\spriteController|scoreController|Add2~1_sumout  & !\spriteController|scoreController|Add2~9_sumout )) ) )

	.dataa(gnd),
	.datab(!\spriteController|scoreController|visible_flag~3_combout ),
	.datac(!\spriteController|scoreController|Add2~1_sumout ),
	.datad(!\spriteController|scoreController|Add2~9_sumout ),
	.datae(gnd),
	.dataf(!\spriteController|scoreController|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w[3] .extended_lut = "off";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w[3] .lut_mask = 64'h0300030000000000;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y29_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N15
cyclonev_lcell_comb \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w[3] (
// Equation(s):
// \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w [3] = ( \spriteController|scoreController|Add2~5_sumout  & ( (\spriteController|scoreController|visible_flag~3_combout  & 
// (\spriteController|scoreController|Add2~1_sumout  & !\spriteController|scoreController|Add2~9_sumout )) ) )

	.dataa(gnd),
	.datab(!\spriteController|scoreController|visible_flag~3_combout ),
	.datac(!\spriteController|scoreController|Add2~1_sumout ),
	.datad(!\spriteController|scoreController|Add2~9_sumout ),
	.datae(gnd),
	.dataf(!\spriteController|scoreController|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w[3] .extended_lut = "off";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w[3] .lut_mask = 64'h0000000003000300;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a72 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N30
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[0]~43 (
// Equation(s):
// \spriteController|scoreController|RGB_o[0]~43_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a72~portadataout  ) 
// ) # ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a24~portadataout ))) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[0]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[0]~43 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[0]~43 .lut_mask = 64'h55330F0F55330F0F;
defparam \spriteController|scoreController|RGB_o[0]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N27
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[0]~44 (
// Equation(s):
// \spriteController|scoreController|RGB_o[0]~44_combout  = ( \spriteController|scoreController|RGB_o[0]~42_combout  & ( \spriteController|scoreController|RGB_o[0]~43_combout  ) ) # ( !\spriteController|scoreController|RGB_o[0]~42_combout  & ( 
// \spriteController|scoreController|RGB_o[0]~43_combout  & ( (!\spriteController|tc1|visible_flag~0_combout ) # ((!\spriteController|tc1|visible_flag~2_combout ) # ((!\spriteController|scoreController|visible_flag~2_combout ) # 
// (\spriteController|scoreController|RGB_o[10]~2_combout ))) ) ) ) # ( \spriteController|scoreController|RGB_o[0]~42_combout  & ( !\spriteController|scoreController|RGB_o[0]~43_combout  & ( (\spriteController|tc1|visible_flag~0_combout  & 
// (\spriteController|tc1|visible_flag~2_combout  & (\spriteController|scoreController|visible_flag~2_combout  & !\spriteController|scoreController|RGB_o[10]~2_combout ))) ) ) )

	.dataa(!\spriteController|tc1|visible_flag~0_combout ),
	.datab(!\spriteController|tc1|visible_flag~2_combout ),
	.datac(!\spriteController|scoreController|visible_flag~2_combout ),
	.datad(!\spriteController|scoreController|RGB_o[10]~2_combout ),
	.datae(!\spriteController|scoreController|RGB_o[0]~42_combout ),
	.dataf(!\spriteController|scoreController|RGB_o[0]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[0]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[0]~44 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[0]~44 .lut_mask = 64'h00000100FEFFFFFF;
defparam \spriteController|scoreController|RGB_o[0]~44 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a143 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a143 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a143 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a143 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a143 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_bit_number = 23;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a143 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a143 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a143 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a143 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a143 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a167 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 23;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a167 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a167 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a167 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a167 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a119 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 23;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_bit_number = 23;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N15
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[23]~39 (
// Equation(s):
// \spriteController|scoreController|RGB_o[23]~39_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191~portadataout  
// & ( (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a167~portadataout ) # (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a119~portadataout ))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a143~portadataout )) ) ) ) # ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a167~portadataout ) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a119~portadataout ))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a143~portadataout )) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a143~portadataout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a167~portadataout ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a191~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[23]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[23]~39 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[23]~39 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \spriteController|scoreController|RGB_o[23]~39 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a95 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 23;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y27_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "FFFFFFFFFFFF81FFFFFF81FFFFFF03FFFFFF03FFFFFF07FFFFFE07FFFFFE07FFFFFC0FFFFFFC0FFFFFF81FFFFFF81FFFFFF03FFFFFF03FFFFFF07FFFFFE07FFFFFE0FFFFFFC0FFFFFFC0FFFFFF81FFFFFF81FFFFFF83FFFFFF03FFFFFF07FFFFFE07FFFFFE07FFFFFE0000FFFE0000FFFE0000FFFE0000FFFE0000FFFFFFFFFFFFFFFFFFFFE00FFFFFC007FFFF0001FFFF0000FFFE0000FFFC07C07FFC0FE07FFC1FF03FF81FF03FF81FF03FF81FF03FF81FF03FFC1FF03FFC0FE07FFC07C07FFE0000FFFE0000FFFF0001FFFF8001FFFFF003FFFFFE07FFFFFC07FFFFFC0FFFFFF81FFFFFF01FFFFFF03FFFFFE07FFFFFC07FFFFFC0FFFFFF81FFFFFFFFFFFF";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "FFFFFFFFFFF00FFFFFC003FFFF8001FFFF0000FFFE00007FFE07E07FFC0FF03FFC0FF03FFC1FF83FFC1FFFFFFC1FFFFFFC1FFFFFFC0FFFFFFC0FF3FFFE07E07FFE00007FFF0000FFFF8000FFFFC000FFFFF000FFFFFFE0FFFFFFE0FFFFFFC1FFFFFFC1FFFFFFC1FFFF8001FFFF8001FFFF8003FFFF8003FFFF8003FFFFFFFFFFFFFFFFFFFF83FFFFFF83FFFFFF83FFFFFF83FFFFFF03FFFFF800001FF800001FF800001FF800001FFF03F83FFF83F83FFF83F07FFF83E0FFFF83E0FFFF83C1FFFF8383FFFF8383FFFF8307FFFF820FFFFF820FFFFF801FFFFF803FFFFF803FFFFF807FFFFF80FFFFFF80FFFFFF81FFFFFF81FFFFFF83FFFFFF87FFFFFFFFFFFF";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "FFFFFFFFFFF00FFFFFC003FFFF8001FFFF0000FFFE00007FFE07E07FFC0FF03FFC0FF03FFC1FF83FFC1FFFFFFC1FFFFFFC0FFFFFFC0FFFFFFE07FFFFFE007FFFFF003FFFFF803FFFFFC03FFFFF803FFFFF803FFFFF03FFFFFF03FFFFFF07FFFFFF03C0FFFF03C0FFFF8001FFFF8001FFFFC003FFFFE007FFFFF00FFFFFFFFFFFFFFFFFFFFC00007FFC00007FFC00007FFC00007FFC00007FFFFF80FFFFFF01FFFFFE03FFFFFC07FFFFF80FFFFFF01FFFFFE03FFFFFC07FFFFF80FFFFFF01FFFFFE03FFFFFE07FFFFFC0FFFFFFC0FFFFFFC1FFFFFFC1FF07FFC1FF07FFC1FF07FFC0FE07FFE07C0FFFE0000FFFF0001FFFF8003FFFFC007FFFFF01FFFFFFFFFFF";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "FFFFFFFFFFF07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE007FFFFE007FFFFE007FFFFE007FFFFF00FFFFFFFFFFFFFFFFFFFFFE00FFFFF8007FFFF0001FFFE0000FFFE0000FFFC07C07FFC0FE07FFC1FF07FFC1FF07FFC1FF07FFC1FF07FFC1FF07FFC1FF07FFC1FF07FFC1FF07FFC1FF07FFC1FF07FFC1FF07FFC1FF07FFC1FF07FFC1FF07FFC1FF07FFC1FF07FFC0FE07FFC07C07FFE0000FFFE0000FFFF0001FFFF8003FFFFE00FFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y32_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 23;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "FFFFFFFFFFFF03FFFFFE07FFFFFC07FFFFFC0FFFFFF81FFFFFF01FFFFFF03FFFFFE07FFFFFC07FFFFFC0FFFFFF801FFFFF0003FFFF0001FFFE0000FFFE0000FFFC07C07FFC0FE07FFC1FF03FF81FF03FF81FF03FF81FF03FF81FF03FFC1FF07FFC0FE07FFC07E07FFE0000FFFF0000FFFF0001FFFFC003FFFFF00FFFFFFFFFFFFFFFFFFFFFF01FFFFFC007FFFF8001FFFF0001FFFE0000FFFE07C07FFC0FE07FFC1FF07FFC1FF07FFC1FF07FFC1FF07FFC0FF07FFC0FE07FFE0380FFFE0000FFFF0001FFFF8003FFFF8003FFFF0001FFFF0381FFFF07C1FFFE07C0FFFE07C0FFFF07C1FFFF07C1FFFF0001FFFF8003FFFF8003FFFFC007FFFFF01FFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N6
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[23]~40 (
// Equation(s):
// \spriteController|scoreController|RGB_o[23]~40_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47~portadataout  & 
// ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a95~portadataout  ) ) ) # ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a23~portadataout ) ) ) ) # ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a95~portadataout  ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a23~portadataout  & !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) )

	.dataa(gnd),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[23]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[23]~40 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[23]~40 .lut_mask = 64'h0F0033330FFF3333;
defparam \spriteController|scoreController|RGB_o[23]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N42
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[23]~41 (
// Equation(s):
// \spriteController|scoreController|RGB_o[23]~41_combout  = ( \spriteController|scoreController|RGB_o[23]~39_combout  & ( \spriteController|scoreController|RGB_o[23]~40_combout  ) ) # ( !\spriteController|scoreController|RGB_o[23]~39_combout  & ( 
// \spriteController|scoreController|RGB_o[23]~40_combout  & ( ((!\spriteController|scoreController|visible_flag~2_combout ) # ((!\spriteController|tc1|visible_flag~0_combout ) # (!\spriteController|tc1|visible_flag~2_combout ))) # 
// (\spriteController|scoreController|RGB_o[10]~2_combout ) ) ) ) # ( \spriteController|scoreController|RGB_o[23]~39_combout  & ( !\spriteController|scoreController|RGB_o[23]~40_combout  & ( (!\spriteController|scoreController|RGB_o[10]~2_combout  & 
// (\spriteController|scoreController|visible_flag~2_combout  & (\spriteController|tc1|visible_flag~0_combout  & \spriteController|tc1|visible_flag~2_combout ))) ) ) )

	.dataa(!\spriteController|scoreController|RGB_o[10]~2_combout ),
	.datab(!\spriteController|scoreController|visible_flag~2_combout ),
	.datac(!\spriteController|tc1|visible_flag~0_combout ),
	.datad(!\spriteController|tc1|visible_flag~2_combout ),
	.datae(!\spriteController|scoreController|RGB_o[23]~39_combout ),
	.dataf(!\spriteController|scoreController|RGB_o[23]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[23]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[23]~41 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[23]~41 .lut_mask = 64'h00000002FFFDFFFF;
defparam \spriteController|scoreController|RGB_o[23]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N36
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[10]~0 (
// Equation(s):
// \spriteController|scoreController|RGB_o[10]~0_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \spriteController|tc1|visible_flag~0_combout  & ( (\spriteController|tc1|visible_flag~2_combout  & 
// \spriteController|scoreController|visible_flag~2_combout ) ) ) ) # ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \spriteController|tc1|visible_flag~0_combout  & ( (\spriteController|tc1|visible_flag~2_combout 
//  & (\spriteController|scoreController|visible_flag~2_combout  & ((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a 
// [2])))) ) ) )

	.dataa(!\spriteController|tc1|visible_flag~2_combout ),
	.datab(!\spriteController|scoreController|visible_flag~2_combout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\spriteController|tc1|visible_flag~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[10]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[10]~0 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[10]~0 .lut_mask = 64'h0000000011011111;
defparam \spriteController|scoreController|RGB_o[10]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N57
cyclonev_lcell_comb \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w[3] (
// Equation(s):
// \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w [3] = ( \spriteController|scoreController|Add2~5_sumout  & ( !\spriteController|scoreController|Add2~1_sumout  & ( 
// (\spriteController|scoreController|visible_flag~3_combout  & !\spriteController|scoreController|Add2~9_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\spriteController|scoreController|visible_flag~3_combout ),
	.datac(!\spriteController|scoreController|Add2~9_sumout ),
	.datad(gnd),
	.datae(!\spriteController|scoreController|Add2~5_sumout ),
	.dataf(!\spriteController|scoreController|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w[3] .extended_lut = "off";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w[3] .lut_mask = 64'h0000303000000000;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a71 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 23;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N6
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[10]~1 (
// Equation(s):
// \spriteController|scoreController|RGB_o[10]~1_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \spriteController|tc1|visible_flag~0_combout  & ( (\spriteController|tc1|visible_flag~2_combout  & 
// (\spriteController|scoreController|visible_flag~2_combout  & \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [2])) ) ) ) # ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \spriteController|tc1|visible_flag~0_combout  & ( (\spriteController|tc1|visible_flag~2_combout  & (\spriteController|scoreController|visible_flag~2_combout  & 
// ((\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) )

	.dataa(!\spriteController|tc1|visible_flag~2_combout ),
	.datab(!\spriteController|scoreController|visible_flag~2_combout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\spriteController|tc1|visible_flag~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[10]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[10]~1 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[10]~1 .lut_mask = 64'h0000000001110101;
defparam \spriteController|scoreController|RGB_o[10]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N6
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~7 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~7_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( \spriteController|scoreController|RGB_o[10]~1_combout  & ( 
// (!\spriteController|scoreController|RGB_o[0]~44_combout  & (!\spriteController|scoreController|RGB_o[23]~41_combout  & \spriteController|scoreController|RGB_o[10]~0_combout )) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( \spriteController|scoreController|RGB_o[10]~1_combout  & ( (!\spriteController|scoreController|RGB_o[10]~0_combout  & 
// (((!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a71~portadataout )))) # (\spriteController|scoreController|RGB_o[10]~0_combout  & (!\spriteController|scoreController|RGB_o[0]~44_combout  & 
// (!\spriteController|scoreController|RGB_o[23]~41_combout ))) ) ) ) # ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( !\spriteController|scoreController|RGB_o[10]~1_combout  & ( 
// (!\spriteController|scoreController|RGB_o[10]~0_combout ) # ((!\spriteController|scoreController|RGB_o[0]~44_combout  & !\spriteController|scoreController|RGB_o[23]~41_combout )) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( !\spriteController|scoreController|RGB_o[10]~1_combout  & ( (!\spriteController|scoreController|RGB_o[10]~0_combout ) # 
// ((!\spriteController|scoreController|RGB_o[0]~44_combout  & !\spriteController|scoreController|RGB_o[23]~41_combout )) ) ) )

	.dataa(!\spriteController|scoreController|RGB_o[0]~44_combout ),
	.datab(!\spriteController|scoreController|RGB_o[23]~41_combout ),
	.datac(!\spriteController|scoreController|RGB_o[10]~0_combout ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.dataf(!\spriteController|scoreController|RGB_o[10]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~7 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~7 .lut_mask = 64'hF8F8F8F8F8080808;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 17;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 18;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_bit_number = 18;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 18;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y30_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_bit_number = 18;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N12
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[18]~60 (
// Equation(s):
// \spriteController|scoreController|RGB_o[18]~60_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # ((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162~portadataout )) # (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186~portadataout )))) ) ) ) # ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114~portadataout  & ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138~portadataout  & ( (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162~portadataout )) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186~portadataout ))))) ) ) ) # ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162~portadataout )) # (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186~portadataout ))))) ) ) ) # ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114~portadataout  & ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138~portadataout  & ( (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162~portadataout )) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186~portadataout ))))) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a162~portadataout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a186~portadataout ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a138~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[18]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[18]~60 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[18]~60 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \spriteController|scoreController|RGB_o[18]~60 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y40_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a90 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 18;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a42 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 18;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "FFFFFFFFFFFE03FFFFFE03FFFFFE0BFFFFFA0FFFFFF00FFFFFF83FFFFFE87FFFFFD03FFFFFE07FFFFFE1FFFFFF4037FFFF8003FFFF8003FFFF00017FFC00007FFC0560FFF80FD07FFC0FF07FF81FF87FFC1FF03FFC1FF07FFC1FF83FF81FE83FFE0FE03FFE07A07FFD05807FFF0000FFFF0002FFFFE00FFFFFC817FFFFFCFFFFFFF83FFFFFD027FFFFA007FFFF0003FFFE0001FFFE0180FFFC07C0FFFE0FD0FFFC0FE07FF80FE83FFC1FF87FF80FF07FF80FE03FFC07F07FFE05607FFF0001FFFE8001FFFFC007FFFFC005FFFF0001FFFE0340FFFF03E1FFFE07E0FFFF0FE1FFFF07C1FFFE0780FFFE8301FFFF0003FFFFC007FFFFC007FFFFF85FFFFFFC3FFF";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "FFFFFFFFFFFF80FFFFFF81FFFFFF01FFFFFE81FFFFFF03FFFFFE07FFFFFE07FFFFFE1FFFFFF81FFFFFFC0FFFFFF43FFFFFF81FFFFFF03FFFFFE07FFFFFE03FFFFFC0FFFFFFC1FFFFFFC1FFFFFF82FFFFFF81FFFFFF81FFFFFE03FFFFFF07FFFFFE07FFFFFE07FFFFFC0000FFFC0000FFFC0000FFFC0000FFFE0000FFFFFFFFFFFFFCFFFFFFD807FFFFA003FFFF8002FFFE0000FFFD01007FFE03E07FFC1FE07FF83FE87FF83FF07FF83FF07FF81FF87FF81FF83FF81FF03FF80FE07FFE0120BFFC0000FFFF0000FFFE8001FFFFE003FFFFF105FFFFFE03FFFFFC0FFFFFFC17FFFFF81FFFFFF83FFFFFF05FFFFFD07FFFFFE07FFFFF817FFFFFC0FFFFFFFFFFFF";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "FFFF3FFFFFE80FFFFFC005FFFF0001FFFF0001FFFE0100FFFE0FE07FFC07E87FFC0FF87FF81FF03FFC0FFFFFFC0FFFFFFC0FFFFFFE0FFFFFFC0FEBFFFC09B1FFFE01807FFF0000FFFF00007FFFE0007FFFD021FFFFFA41FFFFFFE0FFFFFFC1FFFFFFE1FFFFFFE0FFFF8001FFFF8003FFFF8003FFFF8001FFFF8001FFFFFFFFFFFFFFFFFFFF87FFFFFF87FFFFFF87FFFFFF87FFFFF884001FF800003FF800003FF800003FF800003FFC800C1FFF87F03FFF87E0FFFF87E0FFFF87C0FFFF87E1FFFF87C3FFFF8707FFFF870BFFFF860FFFFF841FFFFF840FFFFF801FFFFF803FFFFF80FFFFFF807FFFFF807FFFFF83FFFFFF83FFFFFF81FFFFFF87FFFFFFFFFFFF";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFF93FFFFFFC07FFFFC005FFFF4000FFFF00007FFE00807FFE07C03FFE1FE07FFE1FF07FFC1FF03FF81FFFFFF81FFFFFFE1FFFFFFC07FFFFFE01FFFFFE01BFFFFE007FFFFF407FFFFFC07FFFFFC07FFFFF003FFFFF05FFFFFF83FFFFFF03E1FFFF83E0FFFF03E0FFFF0380FFFFC001FFFFA005FFFFE007FFFFF037FFFFFC3FFFFFFFFFFFFC00007FFC00003FFC00003FFC00003FFC00007FFFFFC0FFFFFE82FFFFFD07FFFFF807FFFFF81FFFFFE81FFFFFD07FFFFFA0FFFFFFC0FFFFFE01FFFFFF07FFFFFE03FFFFFE0FFFFFFC1FFFFFF81FF83FF80FE03FF81FE03FFE1FE07FFE0FE0FFFC03C0FFFD01C17FFF0001FFFF0001FFFFA007FFFFC80FFFFFF83FFF";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "FFFFFFFFFFEFFFFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE0F7FFFFE007FFFFE007FFFFE007FFFFE007FFFFEFF7FFFFFFFFFFFFF63FFFFFC007FFFF8003FFFE8003FFFE0001FFFE05C0FFFC0F807FFC1FE07FF81FE03FF81FE07FFC1FF87FF81FF87FF81FF87FF81FF87FF81FF87FF81FF87FF81FF87FF81FF87FF81FF87FF81FF87FF81FF87FFC3FF07FF80FE83FFC1FE07FFE0FE03FFE03A07FFE01C07FFE0001FFFE0000FFFF6001FFFFC80FFFFFFAFFFF";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N57
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[18]~61 (
// Equation(s):
// \spriteController|scoreController|RGB_o[18]~61_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a90~portadataout  ) ) ) # ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a90~portadataout  ) ) ) # ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a42~portadataout ) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a42~portadataout  & \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[18]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[18]~61 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[18]~61 .lut_mask = 64'h0303F3F355555555;
defparam \spriteController|scoreController|RGB_o[18]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N42
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[18]~62 (
// Equation(s):
// \spriteController|scoreController|RGB_o[18]~62_combout  = ( \spriteController|scoreController|RGB_o[18]~60_combout  & ( \spriteController|scoreController|RGB_o[18]~61_combout  ) ) # ( !\spriteController|scoreController|RGB_o[18]~60_combout  & ( 
// \spriteController|scoreController|RGB_o[18]~61_combout  & ( ((!\spriteController|tc1|visible_flag~2_combout ) # ((!\spriteController|scoreController|visible_flag~2_combout ) # (!\spriteController|tc1|visible_flag~0_combout ))) # 
// (\spriteController|scoreController|RGB_o[10]~2_combout ) ) ) ) # ( \spriteController|scoreController|RGB_o[18]~60_combout  & ( !\spriteController|scoreController|RGB_o[18]~61_combout  & ( (!\spriteController|scoreController|RGB_o[10]~2_combout  & 
// (\spriteController|tc1|visible_flag~2_combout  & (\spriteController|scoreController|visible_flag~2_combout  & \spriteController|tc1|visible_flag~0_combout ))) ) ) )

	.dataa(!\spriteController|scoreController|RGB_o[10]~2_combout ),
	.datab(!\spriteController|tc1|visible_flag~2_combout ),
	.datac(!\spriteController|scoreController|visible_flag~2_combout ),
	.datad(!\spriteController|tc1|visible_flag~0_combout ),
	.datae(!\spriteController|scoreController|RGB_o[18]~60_combout ),
	.dataf(!\spriteController|scoreController|RGB_o[18]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[18]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[18]~62 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[18]~62 .lut_mask = 64'h00000002FFFDFFFF;
defparam \spriteController|scoreController|RGB_o[18]~62 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a161 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a161 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 17;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a161 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a161 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a161 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a161 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a137 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a137 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a137 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a137 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a137 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_bit_number = 17;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a137 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a137 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a137 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a137 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a137 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y36_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a185 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a185 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a185 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a185 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a185 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_bit_number = 17;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a185 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a185 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a185 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a185 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a185 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 17;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N42
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[17]~57 (
// Equation(s):
// \spriteController|scoreController|RGB_o[17]~57_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a137~portadataout )) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a185~portadataout ))) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a137~portadataout )) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a185~portadataout ))) ) ) ) # ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a161~portadataout ) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a161~portadataout  & \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a161~portadataout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a137~portadataout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a185~portadataout ),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[17]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[17]~57 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[17]~57 .lut_mask = 64'h0505F5F5303F303F;
defparam \spriteController|scoreController|RGB_o[17]~57 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y35_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "FFFFFFFFFFFFFEFFFFFF40FFFFFF01FFFFFE01FFFFFF03FFFFFC0BFFFFFE0FFFFFFE0FFFFFFC0FFFFFF81FFFFFF83FFFFFF03FFFFFE87FFFFFF03FFFFFF03FFFFFC0FFFFFFC0FFFFFFC1FFFFFF81FFFFFF41FFFFFF81FFFFFE87FFFFFE07FFFFFF07FFFFFE00007FFE00007FFE00007FFE00007FFE00007FFFFFFFFFFFFFFFFFFFF97FFFFFD807FFFF800BFFFF8001FFFE0000FFFE01407FFE0FE0BFFE1FE07FFC0FE83FFC1FF83FFC1FF83FF83FF07FFC1FF03FFC0FE87FFC07F03FF80B40FFFE00007FFC0001FFFF0001FFFF6001FFFFC603FFFFFF03FFFFFC07FFFFFC1FFFFFF01FFFFFF01FFFFFE07FFFFFC07FFFFFE0FFFFFFC1FFFFFFFFFFFFFFFFFFFF";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "FFFD9FFFFFF027FFFF8003FFFF4002FFFE00007FFF0040FFFD0FE07FFE17F03FFE1FF03FFE1FF01FF81FF7DFFC1FFFFFF81FFFFFFC0FFFFFFC07F2FFFE0F917FFE01C07FFE80007FFF0000FFFF80007FFFD401FFFFFCE0FFFFFFE1FFFFFFE1FFFFFFC0FFFF8021FFFF0001FFFF0003FFFF0001FFFF0001FFFFFFFDFFFFFFFFFFFFFFFFFFFF7BFFFFFF87FFFFFF87FFFFFF87FFFFFB83FFDFF800001FF800001FF800001FF800001FFC04003FFF87F83FFF87F0BFFF87E0FFFF87E0FFFF87A1FFFF8783FFFF8787FFFF8603FFFF8607FFFF8417FFFF841FFFFF803FFFFF805FFFFF80FFFFFF807FFFFF80FFFFFF81FFFFFF83FFFFFF85FFFFFF7BFFFFFFFFFFFF";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "FFFE9FFFFFD417FFFFC005FFFF4002FFFE8000FFFE0240FFFC03D0BFFC0FE03FFE1FF07FFC0FF83FF80FF83FF80FFFFFFE1FFFFFFC17FFFFFC0DFFFFFC037FFFFE003FFFFF003FFFFF803FFFFF803FFFFF80BFFFFF05FFFFFF83FFFFFF07FFFFFF83C0FFFF0581FFFF80C1FFFF4002FFFFC001FFFFE00BFFFFFC27FFFFFC3FFFFFFFFFFFFFFFFFFFF800007FF800007FF800007FF800003FF800007FFFFE80FFFFFE03FFFFF803FFFFFC0FFFFFF00FFFFFF03FFFFFE07FFFFF41FFFFFE82FFFFFF07FFFFFC07FFFFFE0FFFFFFE1FFFFFFC0FF07FFC1FE07FFC0FE03FFA1FE0BFFC1FF0FFFC0F80FFFD03007FFF8001FFFFC003FFFF800BFFFFF007FFFFF93FFF";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "FFFFFFFFFFEFFFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF00FFFFFF00FFFFFF00FFFFFF00FFFFFEFF7FFFFFFFFFFFFFDFFFFFFC817FFFFE00DFFFE0001FFFF0000FFFF03417FFE07A07FF81FC07FFC0FE03FF81FF83FF83FF07FFC3FF87FFC3FF87FFC3FF87FFC3FF87FFC3FF87FFC3FF87FFC3FF87FFC3FF87FFC3FF87FFC3FF87FFC1FF03FFC1FE83FF81FF03FF817C0BFFE0780FFFD01C0FFFE0000FFFF8000FFFF8009FFFFE017FFFFFBBFFF";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a41 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 17;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "FFFFFFFFFFFFF9FFFFFE03FFFFFC07FFFFFC0FFFFFF40FFFFFF00FFFFFF01FFFFFD03FFFFFE03FFFFF80FFFFFF411FFFFF8001FFFF8001FFFE0001FFFE00007FFC0D00FFF80FD07FFC1FF07FFC2FF83FFC3FF07FFC3FF87FFC1FF87FF80FF87FFC17F03FFE0BC0FFFC06807FFE0000FFFF8000FFFFC005FFFFE43FFFFFF93FFFFFFBBFFFFFF007FFFFE00FFFFF4003FFFF8001FFFC0181FFFE0BE0FFFC07D0BFF81FF07FF81FF03FF80FF07FFC1FE03FFA1FE03FFC0FF0FFFE04807FFF00007FFF0001FFFF0005FFFF8007FFFF8001FFFF0742FFFE0FE0FFFE07C1FFFE07C1FFFE07C1FFFF07C1FFFE8100FFFF0003FFFF0007FFFF800BFFFFEC7FFFFFFDFFFF";
// synopsys translate_on

// Location: M10K_X76_Y17_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a89 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 17;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N48
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[17]~58 (
// Equation(s):
// \spriteController|scoreController|RGB_o[17]~58_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a89~portadataout  ) 
// ) # ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a17~portadataout )) # (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a41~portadataout ))) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[17]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[17]~58 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[17]~58 .lut_mask = 64'h55330F0F55330F0F;
defparam \spriteController|scoreController|RGB_o[17]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N45
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[17]~59 (
// Equation(s):
// \spriteController|scoreController|RGB_o[17]~59_combout  = ( \spriteController|scoreController|RGB_o[17]~57_combout  & ( \spriteController|scoreController|RGB_o[17]~58_combout  ) ) # ( !\spriteController|scoreController|RGB_o[17]~57_combout  & ( 
// \spriteController|scoreController|RGB_o[17]~58_combout  & ( ((!\spriteController|tc1|visible_flag~2_combout ) # ((!\spriteController|tc1|visible_flag~0_combout ) # (!\spriteController|scoreController|visible_flag~2_combout ))) # 
// (\spriteController|scoreController|RGB_o[10]~2_combout ) ) ) ) # ( \spriteController|scoreController|RGB_o[17]~57_combout  & ( !\spriteController|scoreController|RGB_o[17]~58_combout  & ( (!\spriteController|scoreController|RGB_o[10]~2_combout  & 
// (\spriteController|tc1|visible_flag~2_combout  & (\spriteController|tc1|visible_flag~0_combout  & \spriteController|scoreController|visible_flag~2_combout ))) ) ) )

	.dataa(!\spriteController|scoreController|RGB_o[10]~2_combout ),
	.datab(!\spriteController|tc1|visible_flag~2_combout ),
	.datac(!\spriteController|tc1|visible_flag~0_combout ),
	.datad(!\spriteController|scoreController|visible_flag~2_combout ),
	.datae(!\spriteController|scoreController|RGB_o[17]~57_combout ),
	.dataf(!\spriteController|scoreController|RGB_o[17]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[17]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[17]~59 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[17]~59 .lut_mask = 64'h00000002FFFDFFFF;
defparam \spriteController|scoreController|RGB_o[17]~59 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 18;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N12
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~10 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~10_combout  = ( \spriteController|scoreController|RGB_o[10]~0_combout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( 
// (!\spriteController|scoreController|RGB_o[18]~62_combout  & !\spriteController|scoreController|RGB_o[17]~59_combout ) ) ) ) # ( !\spriteController|scoreController|RGB_o[10]~0_combout  & ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( !\spriteController|scoreController|RGB_o[10]~1_combout  ) ) ) # ( \spriteController|scoreController|RGB_o[10]~0_combout  & ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( (!\spriteController|scoreController|RGB_o[18]~62_combout  & !\spriteController|scoreController|RGB_o[17]~59_combout ) ) ) ) # ( 
// !\spriteController|scoreController|RGB_o[10]~0_combout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( (!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65~portadataout ) # 
// (!\spriteController|scoreController|RGB_o[10]~1_combout ) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datab(!\spriteController|scoreController|RGB_o[18]~62_combout ),
	.datac(!\spriteController|scoreController|RGB_o[10]~1_combout ),
	.datad(!\spriteController|scoreController|RGB_o[17]~59_combout ),
	.datae(!\spriteController|scoreController|RGB_o[10]~0_combout ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~10 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~10 .lut_mask = 64'hFAFACC00F0F0CC00;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 14;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y19_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 14;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y21_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_bit_number = 14;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N12
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[14]~66 (
// Equation(s):
// \spriteController|scoreController|RGB_o[14]~66_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182~portadataout  & ( 
// ((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110~portadataout )) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134~portadataout )))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158~portadataout  & ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182~portadataout  & ( (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110~portadataout  & ((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134~portadataout )))) ) ) ) # ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158~portadataout  & ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182~portadataout  & ( (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110~portadataout ))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134~portadataout  & 
// !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158~portadataout  & ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182~portadataout  & ( (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110~portadataout )) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134~portadataout ))))) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a134~portadataout ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a158~portadataout ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a182~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[14]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[14]~66 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[14]~66 .lut_mask = 64'h470047CC473347FF;
defparam \spriteController|scoreController|RGB_o[14]~66 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a38 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 14;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y37_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a86 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 14;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N42
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[14]~67 (
// Equation(s):
// \spriteController|scoreController|RGB_o[14]~67_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a86~portadataout  ) ) ) # ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a86~portadataout  ) ) ) # ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a38~portadataout  ) ) ) # ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a14~portadataout  ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(gnd),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[14]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[14]~67 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[14]~67 .lut_mask = 64'h0F0F555533333333;
defparam \spriteController|scoreController|RGB_o[14]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N27
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[14]~68 (
// Equation(s):
// \spriteController|scoreController|RGB_o[14]~68_combout  = ( \spriteController|scoreController|visible_flag~2_combout  & ( \spriteController|scoreController|RGB_o[10]~2_combout  & ( \spriteController|scoreController|RGB_o[14]~67_combout  ) ) ) # ( 
// !\spriteController|scoreController|visible_flag~2_combout  & ( \spriteController|scoreController|RGB_o[10]~2_combout  & ( \spriteController|scoreController|RGB_o[14]~67_combout  ) ) ) # ( \spriteController|scoreController|visible_flag~2_combout  & ( 
// !\spriteController|scoreController|RGB_o[10]~2_combout  & ( (!\spriteController|tc1|visible_flag~0_combout  & (((\spriteController|scoreController|RGB_o[14]~67_combout )))) # (\spriteController|tc1|visible_flag~0_combout  & 
// ((!\spriteController|tc1|visible_flag~2_combout  & ((\spriteController|scoreController|RGB_o[14]~67_combout ))) # (\spriteController|tc1|visible_flag~2_combout  & (\spriteController|scoreController|RGB_o[14]~66_combout )))) ) ) ) # ( 
// !\spriteController|scoreController|visible_flag~2_combout  & ( !\spriteController|scoreController|RGB_o[10]~2_combout  & ( \spriteController|scoreController|RGB_o[14]~67_combout  ) ) )

	.dataa(!\spriteController|scoreController|RGB_o[14]~66_combout ),
	.datab(!\spriteController|tc1|visible_flag~0_combout ),
	.datac(!\spriteController|scoreController|RGB_o[14]~67_combout ),
	.datad(!\spriteController|tc1|visible_flag~2_combout ),
	.datae(!\spriteController|scoreController|visible_flag~2_combout ),
	.dataf(!\spriteController|scoreController|RGB_o[10]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[14]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[14]~68 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[14]~68 .lut_mask = 64'h0F0F0F1D0F0F0F0F;
defparam \spriteController|scoreController|RGB_o[14]~68 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y30_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_bit_number = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N30
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[13]~63 (
// Equation(s):
// \spriteController|scoreController|RGB_o[13]~63_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # ((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157~portadataout )) # (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181~portadataout )))) ) ) ) # ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133~portadataout  & ( (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157~portadataout  & ((\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181~portadataout )))) ) ) ) # ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133~portadataout  & ( (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157~portadataout ))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181~portadataout  & 
// \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133~portadataout  & ( (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157~portadataout )) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181~portadataout ))))) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a157~portadataout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a181~portadataout ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a133~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[13]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[13]~63 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[13]~63 .lut_mask = 64'h0027AA275527FF27;
defparam \spriteController|scoreController|RGB_o[13]~63 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a37 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y35_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a85 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N15
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[13]~64 (
// Equation(s):
// \spriteController|scoreController|RGB_o[13]~64_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a85~portadataout  ) ) ) # ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a85~portadataout  ) ) ) # ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a37~portadataout ) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a37~portadataout  & \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[13]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[13]~64 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[13]~64 .lut_mask = 64'h0505F5F533333333;
defparam \spriteController|scoreController|RGB_o[13]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N33
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[13]~65 (
// Equation(s):
// \spriteController|scoreController|RGB_o[13]~65_combout  = ( \spriteController|scoreController|RGB_o[13]~63_combout  & ( \spriteController|scoreController|RGB_o[13]~64_combout  ) ) # ( !\spriteController|scoreController|RGB_o[13]~63_combout  & ( 
// \spriteController|scoreController|RGB_o[13]~64_combout  & ( (!\spriteController|scoreController|visible_flag~2_combout ) # ((!\spriteController|tc1|visible_flag~2_combout ) # ((!\spriteController|tc1|visible_flag~0_combout ) # 
// (\spriteController|scoreController|RGB_o[10]~2_combout ))) ) ) ) # ( \spriteController|scoreController|RGB_o[13]~63_combout  & ( !\spriteController|scoreController|RGB_o[13]~64_combout  & ( (\spriteController|scoreController|visible_flag~2_combout  & 
// (\spriteController|tc1|visible_flag~2_combout  & (\spriteController|tc1|visible_flag~0_combout  & !\spriteController|scoreController|RGB_o[10]~2_combout ))) ) ) )

	.dataa(!\spriteController|scoreController|visible_flag~2_combout ),
	.datab(!\spriteController|tc1|visible_flag~2_combout ),
	.datac(!\spriteController|tc1|visible_flag~0_combout ),
	.datad(!\spriteController|scoreController|RGB_o[10]~2_combout ),
	.datae(!\spriteController|scoreController|RGB_o[13]~63_combout ),
	.dataf(!\spriteController|scoreController|RGB_o[13]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[13]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[13]~65 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[13]~65 .lut_mask = 64'h00000100FEFFFFFF;
defparam \spriteController|scoreController|RGB_o[13]~65 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N54
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~11 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~11_combout  = ( \spriteController|scoreController|RGB_o[10]~1_combout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( 
// (!\spriteController|scoreController|RGB_o[14]~68_combout  & (\spriteController|scoreController|RGB_o[10]~0_combout  & !\spriteController|scoreController|RGB_o[13]~65_combout )) ) ) ) # ( !\spriteController|scoreController|RGB_o[10]~1_combout  & ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( (!\spriteController|scoreController|RGB_o[10]~0_combout ) # ((!\spriteController|scoreController|RGB_o[14]~68_combout  & 
// !\spriteController|scoreController|RGB_o[13]~65_combout )) ) ) ) # ( \spriteController|scoreController|RGB_o[10]~1_combout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( 
// (!\spriteController|scoreController|RGB_o[10]~0_combout  & (((!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61~portadataout )))) # (\spriteController|scoreController|RGB_o[10]~0_combout  & 
// (!\spriteController|scoreController|RGB_o[14]~68_combout  & (!\spriteController|scoreController|RGB_o[13]~65_combout ))) ) ) ) # ( !\spriteController|scoreController|RGB_o[10]~1_combout  & ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( (!\spriteController|scoreController|RGB_o[10]~0_combout ) # ((!\spriteController|scoreController|RGB_o[14]~68_combout  & 
// !\spriteController|scoreController|RGB_o[13]~65_combout )) ) ) )

	.dataa(!\spriteController|scoreController|RGB_o[14]~68_combout ),
	.datab(!\spriteController|scoreController|RGB_o[10]~0_combout ),
	.datac(!\spriteController|scoreController|RGB_o[13]~65_combout ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datae(!\spriteController|scoreController|RGB_o[10]~1_combout ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~11 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~11 .lut_mask = 64'hECECEC20ECEC2020;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a117 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 21;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a141 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a141 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a141 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a141 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a141 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_bit_number = 21;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a141 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a141 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a141 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a141 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a141 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a189 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a189 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a189 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a189 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a189 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_bit_number = 21;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a189 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a189 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a189 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a189 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a189 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 21;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N24
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[21]~45 (
// Equation(s):
// \spriteController|scoreController|RGB_o[21]~45_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  
// & ( (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a189~portadataout ) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a189~portadataout ) ) ) ) # ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a117~portadataout )) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a141~portadataout ))) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a117~portadataout )) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a141~portadataout ))) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a141~portadataout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a189~portadataout ),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a165~portadataout ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[21]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[21]~45 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[21]~45 .lut_mask = 64'h53535353000FF0FF;
defparam \spriteController|scoreController|RGB_o[21]~45 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "FFFFFFFFFFFFFEFFFFFF03FFFFFF81FFFFFF03FFFFFE03FFFFFF07FFFFFE0FFFFFFE07FFFFF80FFFFFF80FFFFFF83FFFFFF83FFFFFF07FFFFFE03FFFFFF07FFFFFE07FFFFFC0FFFFFF81FFFFFFC1FFFFFF81FFFFFF01FFFFFF03FFFFFF07FFFFFF0FFFFFFC0800FFFE0000FFFE0000FFFE0000FFFE0000FFFFFFFFFFFFFFFFFFFFFD7FFFFFF83FFFFF8003FFFF8001FFFE0001FFFC0100FFFC0FE0FFFC0FF03FFC1FF07FFC3FF03FFC1FF87FF81FF87FFC1FF83FF81FE07FF807F07FFE03E07FFC00007FFE0001FFFF8001FFFFC001FFFFEA03FFFFFE07FFFFFE07FFFFFC0FFFFFF81FFFFFF01FFFFFF03FFFFFE07FFFFFC07FFFFFC0FFFFFFBFFFFFFFFFFFFF";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "FFFD3FFFFFF007FFFFC003FFFF0000FFFF8000FFFE02C07FFC07E07FFE07E03FFE0FF03FFC1FF83FFC0FFFFFF80FFFFFFC1FFFFFFC0FFFFFFE0FFFFFFE03C0FFFF0180FFFE00007FFF80007FFFA000FFFFE060FFFFFEC0FFFFFFC1FFFFFFE1FFFFFFC0FFFF8001FFFF8003FFFF8001FFFF8001FFFF8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFF03FFFFFF03FFFFFF03FFFFFB03FFDFFC00001FFC00001FFC00001FFC00001FF800003FFF03F03FFF03E07FFF03E0FFFF03C0FFFF03C1FFFF0381FFFF0383FFFF0307FFFF0307FFFF021FFFFF020FFFFF001FFFFF007FFFFF003FFFFF007FFFFF01FFFFFF00FFFFFF03FFFFFF07FFFFFFFBFFFFFFFFFFFF";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "FFFD3FFFFFF007FFFFA003FFFF0000FFFE0001FFFE0340FFFC07E03FFE07F07FFE0FF87FFC1FF03FFC1FF83FFC1FFFFFFC0FFFFFFC0FFFFFFE03FFFFFF00BFFFFF803FFFFF803FFFFFE03FFFFF803FFFFF817FFFFF03FFFFFF07FFFFFF03DEFFFF87C0FFFF0181FFFF8001FFFFC003FFFF8001FFFFC003FFFFF81FFFFFFC3FFFFFFFFFFFFFFFFFFFFC00007FFC00007FFC00007FFC00007FFC00407FFFFF81FFFFFF03FFFFFA07FFFFF00FFFFFF00FFFFFE01FFFFFC03FFFFF817FFFFF03FFFFFE07FFFFFE07FFFFFC0FFFFFFC0FFFFFFC1FF07FF80FF03FFC0FE03FFC0FE07FFC0FE0FFFC0FA07FFE0100FFFF0001FFFF0001FFFFC007FFFFE82FFFFFFD7FFF";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "FFFFFFFFFFEF7FFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF08FFFFFF00FFFFFF00FFFFFF00FFFFFF00FFFFFEFF7FFFFFFFFFFFFF97FFFFFD03FFFFFC003FFFF0003FFFF0001FFFC01007FFE0FC07FFC1FF07FF81FF03FFC1FF07FFC1FF03FFC1FF03FFC1FF03FFC1FF03FFC1FF03FFC1FF03FFC1FF03FFC1FF03FFC1FF03FFC1FF03FFC1FF03FFC1FF03FFC1FF07FF81FF03FFC1FE07FFC0FC07FFC01007FFF0001FFFF0001FFFFC007FFFFD017FFFFFD3FFF";
// synopsys translate_on

// Location: M10K_X76_Y23_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 21;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y34_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 21;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "FFFFFFFFFFFEFFFFFFFF03FFFFFE0FFFFFF807FFFFFC0FFFFFF83FFFFFE01FFFFFF03FFFFFE07FFFFF807FFFFFC087FFFF8007FFFE0003FFFE0001FFFE00007FFC03807FFC07F07FFC1FE07FFC1FF83FFC1FF83FFC1FF83FFC3FF07FFC0FF03FFC0FF03FFC07C0FFFC0100FFFE0001FFFF8001FFFFC007FFFFE817FFFFFD3FFFFFFD7FFFFFE82FFFFFC007FFFF0003FFFF0000FFFE0100FFFC07C0FFFE1FF07FFC1FF03FF81FF07FFC1FF03FF80FF07FFC0FE03FFE07E0FFFE02C07FFE0001FFFF0003FFFFC007FFFFC007FFFF0003FFFE0541FFFE07C0FFFF0FE1FFFF0FE1FFFE0FE0FFFF0380FFFF0283FFFF0003FFFF8007FFFFC00FFFFFF80FFFFFFD7FFF";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N33
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[21]~46 (
// Equation(s):
// \spriteController|scoreController|RGB_o[21]~46_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93~portadataout ) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a21~portadataout )) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93~portadataout ))) ) ) ) # ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93~portadataout ) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a21~portadataout )) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93~portadataout ))) ) ) )

	.dataa(gnd),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[21]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[21]~46 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[21]~46 .lut_mask = 64'h303F000F303FF0FF;
defparam \spriteController|scoreController|RGB_o[21]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N45
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[21]~47 (
// Equation(s):
// \spriteController|scoreController|RGB_o[21]~47_combout  = ( \spriteController|scoreController|RGB_o[21]~45_combout  & ( \spriteController|scoreController|RGB_o[21]~46_combout  ) ) # ( !\spriteController|scoreController|RGB_o[21]~45_combout  & ( 
// \spriteController|scoreController|RGB_o[21]~46_combout  & ( ((!\spriteController|scoreController|visible_flag~2_combout ) # ((!\spriteController|tc1|visible_flag~2_combout ) # (!\spriteController|tc1|visible_flag~0_combout ))) # 
// (\spriteController|scoreController|RGB_o[10]~2_combout ) ) ) ) # ( \spriteController|scoreController|RGB_o[21]~45_combout  & ( !\spriteController|scoreController|RGB_o[21]~46_combout  & ( (!\spriteController|scoreController|RGB_o[10]~2_combout  & 
// (\spriteController|scoreController|visible_flag~2_combout  & (\spriteController|tc1|visible_flag~2_combout  & \spriteController|tc1|visible_flag~0_combout ))) ) ) )

	.dataa(!\spriteController|scoreController|RGB_o[10]~2_combout ),
	.datab(!\spriteController|scoreController|visible_flag~2_combout ),
	.datac(!\spriteController|tc1|visible_flag~2_combout ),
	.datad(!\spriteController|tc1|visible_flag~0_combout ),
	.datae(!\spriteController|scoreController|RGB_o[21]~45_combout ),
	.dataf(!\spriteController|scoreController|RGB_o[21]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[21]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[21]~47 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[21]~47 .lut_mask = 64'h00000002FFFDFFFF;
defparam \spriteController|scoreController|RGB_o[21]~47 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 22;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y40_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "FFFFFFFFFFFFC1FFFFFF81FFFFFF81FFFFFF03FFFFFE03FFFFFE07FFFFFC0FFFFFFC0FFFFFFC1FFFFFFC1FFFFFF81FFFFFF81FFFFFF03FFFFFE03FFFFFE07FFFFFC07FFFFFE0FFFFFFC1FFFFFFC1FFFFFF83FFFFFF03FFFFFF07FFFFFE03FFFFFE07FFFFFE0FFFFFFC0000FFFC0000FFFC0000FFFC0000FFFC0000FFFFFFFFFFFFFEFFFFFFF01FFFFF8003FFFF8003FFFE0001FFFE03807FFE0FE07FFC1FF07FF81FF07FFC1FF87FFC3FF83FFC3FF83FFC1FF07FF80FF07FFC0FE03FFC03807FFC00007FFF0000FFFF0000FFFFC003FFFFEF03FFFFFE03FFFFFE0FFFFFF80FFFFFF80FFFFFF83FFFFFE03FFFFFE03FFFFFE0FFFFFF80FFFFFFC0FFFFFFFFFFFF";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "FFFEFFFFFFE81FFFFFE007FFFF8001FFFF0000FFFF0180FFFE03C03FFE0FF07FFC1FF83FFC0FF03FFC1FFFFFFC1FFFFFFC0FFFFFFC1FFFFFFE07E5FFFC03C0FFFE0000FFFF00007FFF0000FFFFC000FFFFE820FFFFFFE1FFFFFFC1FFFFFFE0FFFFFFE1FFFFFFC1FFFF0001FFFF0003FFFF0001FFFF0001FFFF0003FFFFFFFFFFFFFFFFFFFF07FFFFFF03FFFFFF03FFFFFF03FFFFFC80003FFC00003FFC00003FFC00003FFC00003FFC80001FFF03F07FFF03F07FFF03F07FFF03C1FFFF03C1FFFF03C1FFFF0307FFFF0307FFFF0307FFFF000FFFFF001FFFFF001FFFFF003FFFFF007FFFFF007FFFFF00FFFFFF01FFFFFF03FFFFFF03FFFFFF07FFFFFFFFFFFF";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FFFEFFFFFFE81FFFFFC007FFFF8001FFFF0000FFFF0180FFFE03C07FFE0FE07FFC1FF03FFC0FF03FFC0FFFFFFC0FFFFFFC1FFFFFFE07FFFFFC03FFFFFE01BFFFFF003FFFFFC03FFFFFC03FFFFFC03FFFFF00FFFFFF81FFFFFF07FFFFFF03E1FFFF07E1FFFF83C1FFFF0180FFFF8001FFFFC003FFFFE007FFFFF81FFFFFFFFFFFFFFFFFFFFC00007FFC00007FFC00007FFC00007FFC00007FFFFF807FFFFF00FFFFFE01FFFFFC03FFFFF807FFFFE01FFFFFC03FFFFF807FFFFF00FFFFFF01FFFFFF03FFFFFC07FFFFFE07FFFFFC1FFFFFFC0FF07FFC1FF07FFC1FF07FFC0FE07FFE0FE07FFC07C07FFE0380FFFE0000FFFF0001FFFF8003FFFFE00FFFFFFEFFFF";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFFFFE0FFFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF00FFFFFF00FFFFFF00FFFFFF00FFFFFE007FFFFFFFFFFFFFEFFFFFFF01FFFFFC003FFFF8003FFFF0001FFFE0380FFFE0FE0FFFC0FE07FFC0FE07FF81FF03FF81FF03FF81FF03FF81FF03FF81FF03FF81FF03FF81FF03FF81FF03FF81FF03FF81FF03FF81FF03FF81FF03FF81FF03FF81FF03FFC0FE07FFC0FF07FFE0FE0FFFE0380FFFF0001FFFF8003FFFFC007FFFFF01FFFFFFEFFFF";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 22;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "FFFFFFFFFFFF03FFFFFE03FFFFFE07FFFFFC0FFFFFF80FFFFFF81FFFFFF03FFFFFE03FFFFFE0FFFFFFC0FFFFFF81EFFFFF8007FFFF0001FFFF0000FFFC00007FFE03807FFC0FE03FF80FF07FFC1FF07FFC3FF87FFC3FF87FFC1FF87FF81FF03FFC1FF07FFE0FC07FFE03807FFE0001FFFF8003FFFF8007FFFFE01FFFFFFEFFFFFFFEFFFFFFE00FFFFF8003FFFF0003FFFE0000FFFE0380FFFC0FE0FFFC0FE07FFC0FE07FFC1FF03FF81FF03FFC1FF03FFC1FE07FFC07C07FFC05407FFF0000FFFF8001FFFFC007FFFF8003FFFF8003FFFF0381FFFE07C0FFFF0FE1FFFF0FE1FFFE07C0FFFE0381FFFF0101FFFF0001FFFFC007FFFFE00FFFFFE03FFFFFFEFFFF";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N24
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[22]~49 (
// Equation(s):
// \spriteController|scoreController|RGB_o[22]~49_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94~portadataout ) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94~portadataout ))) ) ) ) # ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94~portadataout ))) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94~portadataout ) ) ) )

	.dataa(gnd),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[22]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[22]~49 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[22]~49 .lut_mask = 64'h000FC0CF303FF0FF;
defparam \spriteController|scoreController|RGB_o[22]~49 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a142 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a142 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a142 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a142 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a142 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_bit_number = 22;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a142 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a142 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a142 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a142 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a142 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a166 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 22;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a166 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a166 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a166 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a166 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y39_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a118 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 22;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y38_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_bit_number = 22;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N0
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[22]~48 (
// Equation(s):
// \spriteController|scoreController|RGB_o[22]~48_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190~portadataout  
// & ( (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a166~portadataout ) # (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a118~portadataout ))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a142~portadataout )) ) ) ) # ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a166~portadataout ) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a118~portadataout ))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a142~portadataout )) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a142~portadataout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a166~portadataout ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a190~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[22]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[22]~48 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[22]~48 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \spriteController|scoreController|RGB_o[22]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N21
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[22]~50 (
// Equation(s):
// \spriteController|scoreController|RGB_o[22]~50_combout  = ( \spriteController|scoreController|visible_flag~2_combout  & ( \spriteController|tc1|visible_flag~0_combout  & ( (!\spriteController|tc1|visible_flag~2_combout  & 
// (\spriteController|scoreController|RGB_o[22]~49_combout )) # (\spriteController|tc1|visible_flag~2_combout  & ((!\spriteController|scoreController|RGB_o[10]~2_combout  & ((\spriteController|scoreController|RGB_o[22]~48_combout ))) # 
// (\spriteController|scoreController|RGB_o[10]~2_combout  & (\spriteController|scoreController|RGB_o[22]~49_combout )))) ) ) ) # ( !\spriteController|scoreController|visible_flag~2_combout  & ( \spriteController|tc1|visible_flag~0_combout  & ( 
// \spriteController|scoreController|RGB_o[22]~49_combout  ) ) ) # ( \spriteController|scoreController|visible_flag~2_combout  & ( !\spriteController|tc1|visible_flag~0_combout  & ( \spriteController|scoreController|RGB_o[22]~49_combout  ) ) ) # ( 
// !\spriteController|scoreController|visible_flag~2_combout  & ( !\spriteController|tc1|visible_flag~0_combout  & ( \spriteController|scoreController|RGB_o[22]~49_combout  ) ) )

	.dataa(!\spriteController|tc1|visible_flag~2_combout ),
	.datab(!\spriteController|scoreController|RGB_o[22]~49_combout ),
	.datac(!\spriteController|scoreController|RGB_o[10]~2_combout ),
	.datad(!\spriteController|scoreController|RGB_o[22]~48_combout ),
	.datae(!\spriteController|scoreController|visible_flag~2_combout ),
	.dataf(!\spriteController|tc1|visible_flag~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[22]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[22]~50 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[22]~50 .lut_mask = 64'h3333333333332373;
defparam \spriteController|scoreController|RGB_o[22]~50 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 21;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 22;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N42
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~8 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~8_combout  = ( \spriteController|scoreController|RGB_o[10]~0_combout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( 
// (!\spriteController|scoreController|RGB_o[21]~47_combout  & !\spriteController|scoreController|RGB_o[22]~50_combout ) ) ) ) # ( !\spriteController|scoreController|RGB_o[10]~0_combout  & ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( !\spriteController|scoreController|RGB_o[10]~1_combout  ) ) ) # ( \spriteController|scoreController|RGB_o[10]~0_combout  & ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( (!\spriteController|scoreController|RGB_o[21]~47_combout  & !\spriteController|scoreController|RGB_o[22]~50_combout ) ) ) ) # ( 
// !\spriteController|scoreController|RGB_o[10]~0_combout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( (!\spriteController|scoreController|RGB_o[10]~1_combout ) # 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69~portadataout ) ) ) )

	.dataa(!\spriteController|scoreController|RGB_o[21]~47_combout ),
	.datab(!\spriteController|scoreController|RGB_o[10]~1_combout ),
	.datac(!\spriteController|scoreController|RGB_o[22]~50_combout ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datae(!\spriteController|scoreController|RGB_o[10]~0_combout ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~8 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~8 .lut_mask = 64'hFFCCA0A0CCCCA0A0;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a159 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a159 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 15;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a159 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a159 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a159 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a159 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a135 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a135 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 15;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a135 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a135 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a135 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a135 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a183 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a183 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a183 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a183 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a183 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_bit_number = 15;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a183 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a183 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a183 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a183 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a183 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N18
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[15]~69 (
// Equation(s):
// \spriteController|scoreController|RGB_o[15]~69_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111~portadataout  
// & ( (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a159~portadataout )) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a183~portadataout ))) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a135~portadataout ) ) ) ) # ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a159~portadataout )) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a183~portadataout ))) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111~portadataout  & ( 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a135~portadataout  & \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a159~portadataout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a135~portadataout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a183~portadataout ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[15]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[15]~69 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[15]~69 .lut_mask = 64'h0033550FFF33550F;
defparam \spriteController|scoreController|RGB_o[15]~69 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 15;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y31_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 15;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N45
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[15]~70 (
// Equation(s):
// \spriteController|scoreController|RGB_o[15]~70_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87~portadataout ) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87~portadataout )) ) ) ) # ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87~portadataout )) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87~portadataout  & \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[15]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[15]~70 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[15]~70 .lut_mask = 64'h05053535C5C5F5F5;
defparam \spriteController|scoreController|RGB_o[15]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N48
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[15]~71 (
// Equation(s):
// \spriteController|scoreController|RGB_o[15]~71_combout  = ( \spriteController|scoreController|RGB_o[15]~70_combout  & ( \spriteController|scoreController|RGB_o[10]~2_combout  ) ) # ( \spriteController|scoreController|RGB_o[15]~70_combout  & ( 
// !\spriteController|scoreController|RGB_o[10]~2_combout  & ( ((!\spriteController|tc1|visible_flag~0_combout ) # ((!\spriteController|tc1|visible_flag~2_combout ) # (!\spriteController|scoreController|visible_flag~2_combout ))) # 
// (\spriteController|scoreController|RGB_o[15]~69_combout ) ) ) ) # ( !\spriteController|scoreController|RGB_o[15]~70_combout  & ( !\spriteController|scoreController|RGB_o[10]~2_combout  & ( (\spriteController|scoreController|RGB_o[15]~69_combout  & 
// (\spriteController|tc1|visible_flag~0_combout  & (\spriteController|tc1|visible_flag~2_combout  & \spriteController|scoreController|visible_flag~2_combout ))) ) ) )

	.dataa(!\spriteController|scoreController|RGB_o[15]~69_combout ),
	.datab(!\spriteController|tc1|visible_flag~0_combout ),
	.datac(!\spriteController|tc1|visible_flag~2_combout ),
	.datad(!\spriteController|scoreController|visible_flag~2_combout ),
	.datae(!\spriteController|scoreController|RGB_o[15]~70_combout ),
	.dataf(!\spriteController|scoreController|RGB_o[10]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[15]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[15]~71 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[15]~71 .lut_mask = 64'h0001FFFD0000FFFF;
defparam \spriteController|scoreController|RGB_o[15]~71 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a88 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 16;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "FFFFFFFFFFFFFEFFFFFF43FFFFFF81FFFFFE81FFFFFF07FFFFFC0FFFFFFC0FFFFFFC07FFFFF81FFFFFFC0FFFFFFC1FFFFFF03FFFFFF01FFFFFE03FFFFFD0BFFFFFE07FFFFFE07FFFFFA1FFFFFF82FFFFFF03FFFFFF05FFFFFF03FFFFFF07FFFFFF07FFFFFC0000FFFE0000FFFE0000FFFE0000FFFE0000FFFDFFFFFFFFFFFFFFFFFF7FFFFFD027FFFFC009FFFE0000FFFE0000FFFE00C0FFFE07A0FFFA0FF07FFC0FE83FF83FF83FFC3FF83FF83FF03FFC2FF03FFC1FF07FFC0FE07FFE0B80FFFE00007FFF00007FFF8001FFFF8003FFFFD505FFFFFC03FFFFFC07FFFFF80FFFFFFC1FFFFFF01FFFFFE03FFFFFF03FFFFFE0FFFFFF807FFFFF7FFFFFFFFFFFFF";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "FFFA1FFFFFFC0FFFFF8005FFFF8003FFFE00007FFF01807FFC0BE07FFE07F07FFC1FF83FF80FF01FF81FF01FFC1FFFFFFC0FFFFFFC1FFFFFFC07EFFFFC01817FFE03007FFF80007FFF0000FFFFE0017FFFF401FFFFF861FFFFFFE0FFFFFFC1FFFFFFE1FFFF8001FFFF8003FFFF8003FFFF8001FFFF8003FFFF7FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFF07FFFFFF07FFFFFF07FFFFF884003FFC00001FFC00001FFC00001FFC00001FFB87FC1FFF07F87FFF07F83FFF07C0FFFF07E1FFFF07A2FFFF0781FFFF0787FFFF070BFFFF0707FFFF060FFFFF062FFFFF001FFFFF003FFFFF00BFFFFF007FFFFF01FFFFFF03FFFFFF03FFFFFF01FFFFFFFBFFFFFFFFFFFF";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "FFFF1FFFFFE017FFFFC005FFFF0000FFFF80017FFE00407FFC07A03FFE17F07FFE0FF03FF81FF03FFC0FF01FF80FFFFFFE0FFFFFFC0FFFFFFC01FFFFFF013FFFFF003FFFFF003FFFFFE03FFFFF403FFFFF003FFFFF01FFFFFF07FFFFFF83FFFFFF87C1FFFF83C0FFFF8380FFFF8002FFFFE003FFFFF003FFFFE41FFFFFFA5FFFFFFFFFFFFFFFFFFFFC00007FFC00007FFC00007FFC00003FFC0041FFFFFE81FFFFFE07FFFFF803FFFFF01FFFFFF01FFFFFD05FFFFF807FFFFFC07FFFFF81FFFFFF03FFFFFE03FFFFFE1FFFFFFC1FFFFFF81FF7FFFC1FF03FF80FE03FFE1FF03FFE17E0FFFC0780FFFD00C0FFFE8001FFFF8003FFFFC007FFFFD00FFFFFF9BFFF";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "FFFFFFFFFFEFFFFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE07FFFFFE0F7FFFFE007FFFFE007FFFFE007FFFFE007FFFFEFF7FFFFFFFFFFFFFF3FFFFFF83FFFFF4009FFFE8002FFFF0000FFFF06817FFE03A07FFC17F03FF80FF07FFC1FE07FF80FF03FFC1FF07FFC1FF83FFC1FF83FFC1FF83FFC1FF83FFC1FF83FFC1FF83FFC1FF83FFC1FF83FFC1FF83FFC2FF87FFC1FE03FFC0FF07FFE1FE0FFFE0FA07FFE04007FFF0001FFFF0000FFFFC007FFFFC807FFFFFB5FFF";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a40 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 16;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "FFFFFFFFFFFFFBFFFFFF03FFFFFC0FFFFFFC07FFFFF00FFFFFF83FFFFFF03FFFFFE03FFFFFC07FFFFF81FFFFFF808FFFFF0009FFFF0001FFFE0001FFFE00007FFC0C00FFFA07D03FFC0FE03FFC3FF07FFC1FF87FFC1FF03FFC3FF07FF81FF87FF817F03FFC0B90FFFF0680FFFE0000FFFF0000FFFFA009FFFFE017FFFFF9DFFFFFFF3FFFFFF017FFFFA003FFFF8003FFFF0000FFFD00C1FFFE0F807FFC1FE0FFFE0FE07FF80FE07FFC1FF07FFC1FF07FFA1FE07FFE07E0BFFC0D80FFFD00007FFE0002FFFF8001FFFF0007FFFF8003FFFF0602FFFE0FA0FFFE0FE1FFFF0FC0FFFE0FE1FFFE0381FFFE0002FFFF8001FFFF8003FFFFC00BFFFFE44FFFFFFDBFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N33
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[16]~73 (
// Equation(s):
// \spriteController|scoreController|RGB_o[16]~73_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  
// & (((\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a16~portadataout )))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a88~portadataout )) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a16~portadataout  & !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a88~portadataout )) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[16]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[16]~73 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[16]~73 .lut_mask = 64'h305530553F553F55;
defparam \spriteController|scoreController|RGB_o[16]~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N14
dffeas \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 16;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y36_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_bit_number = 16;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 16;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 16;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N57
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[16]~72 (
// Equation(s):
// \spriteController|scoreController|RGB_o[16]~72_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112~portadataout )) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184~portadataout )))) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112~portadataout ))) # (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184~portadataout )))) ) ) ) # ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112~portadataout )) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184~portadataout )))) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112~portadataout ))) # (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184~portadataout )))) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a184~portadataout ),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a160~portadataout ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a136~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[16]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[16]~72 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[16]~72 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \spriteController|scoreController|RGB_o[16]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N0
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[16]~74 (
// Equation(s):
// \spriteController|scoreController|RGB_o[16]~74_combout  = ( \spriteController|scoreController|visible_flag~2_combout  & ( \spriteController|tc1|visible_flag~0_combout  & ( (!\spriteController|scoreController|RGB_o[10]~2_combout  & 
// ((!\spriteController|tc1|visible_flag~2_combout  & (\spriteController|scoreController|RGB_o[16]~73_combout )) # (\spriteController|tc1|visible_flag~2_combout  & ((\spriteController|scoreController|RGB_o[16]~72_combout ))))) # 
// (\spriteController|scoreController|RGB_o[10]~2_combout  & (\spriteController|scoreController|RGB_o[16]~73_combout )) ) ) ) # ( !\spriteController|scoreController|visible_flag~2_combout  & ( \spriteController|tc1|visible_flag~0_combout  & ( 
// \spriteController|scoreController|RGB_o[16]~73_combout  ) ) ) # ( \spriteController|scoreController|visible_flag~2_combout  & ( !\spriteController|tc1|visible_flag~0_combout  & ( \spriteController|scoreController|RGB_o[16]~73_combout  ) ) ) # ( 
// !\spriteController|scoreController|visible_flag~2_combout  & ( !\spriteController|tc1|visible_flag~0_combout  & ( \spriteController|scoreController|RGB_o[16]~73_combout  ) ) )

	.dataa(!\spriteController|scoreController|RGB_o[16]~73_combout ),
	.datab(!\spriteController|scoreController|RGB_o[10]~2_combout ),
	.datac(!\spriteController|tc1|visible_flag~2_combout ),
	.datad(!\spriteController|scoreController|RGB_o[16]~72_combout ),
	.datae(!\spriteController|scoreController|visible_flag~2_combout ),
	.dataf(!\spriteController|tc1|visible_flag~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[16]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[16]~74 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[16]~74 .lut_mask = 64'h555555555555515D;
defparam \spriteController|scoreController|RGB_o[16]~74 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a64 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 16;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N42
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~12 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~12_combout  = ( \spriteController|scoreController|RGB_o[10]~1_combout  & ( \spriteController|scoreController|RGB_o[10]~0_combout  & ( 
// (!\spriteController|scoreController|RGB_o[15]~71_combout  & !\spriteController|scoreController|RGB_o[16]~74_combout ) ) ) ) # ( !\spriteController|scoreController|RGB_o[10]~1_combout  & ( \spriteController|scoreController|RGB_o[10]~0_combout  & ( 
// (!\spriteController|scoreController|RGB_o[15]~71_combout  & !\spriteController|scoreController|RGB_o[16]~74_combout ) ) ) ) # ( \spriteController|scoreController|RGB_o[10]~1_combout  & ( !\spriteController|scoreController|RGB_o[10]~0_combout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63~portadataout  & !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a64~portadataout ) ) ) ) # ( !\spriteController|scoreController|RGB_o[10]~1_combout  
// & ( !\spriteController|scoreController|RGB_o[10]~0_combout  ) )

	.dataa(!\spriteController|scoreController|RGB_o[15]~71_combout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datac(!\spriteController|scoreController|RGB_o[16]~74_combout ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datae(!\spriteController|scoreController|RGB_o[10]~1_combout ),
	.dataf(!\spriteController|scoreController|RGB_o[10]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~12 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~12 .lut_mask = 64'hFFFFCC00A0A0A0A0;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a116 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 20;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a188 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a188 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a188 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a188 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a188 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_bit_number = 20;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a188 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a188 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a188 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a188 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a188 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a164 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 20;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a164 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a164 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a164 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a164 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a140 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a140 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a140 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a140 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a140 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_bit_number = 20;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a140 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a140 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a140 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a140 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a140 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N36
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[20]~54 (
// Equation(s):
// \spriteController|scoreController|RGB_o[20]~54_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a188~portadataout  ) ) ) # ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a140~portadataout  ) ) ) # ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a164~portadataout  ) ) ) # ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a116~portadataout  ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a188~portadataout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a164~portadataout ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a140~portadataout ),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[20]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[20]~54 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[20]~54 .lut_mask = 64'h55550F0F00FF3333;
defparam \spriteController|scoreController|RGB_o[20]~54 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a44 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 20;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "FFFFFFFFFFFEFDFFFFFE03FFFFFE0FFFFFF80FFFFFF80FFFFFF83FFFFFE03FFFFFE07FFFFFE07FFFFF80FFFFFF802FFFFF8001FFFF0000FFFE0001FFFE00007FFC0960FFF81FC07FF80FE07FFC3FF07FF81FF03FF81FF03FFC1FF03FF81FF07FF80FF07FFE03C0FFFE00C0FFFF0000FFFF8001FFFFA007FFFFE82FFFFFFB7FFFFFF93FFFFFE80FFFFFE00BFFFF8003FFFF0001FFFF00007FFC03807FFE0FF0FFF80FF03FFC0FF07FFC0FF07FF80FE03FFC1FE07FFE0FE07FFC0780FFFE0001FFFF0002FFFFC007FFFF0003FFFF8001FFFF0540FFFF0BA1FFFF07C1FFFE0FE0FFFE0FE0FFFF0380FFFF8381FFFF8001FFFF8003FFFFE00FFFFFF80FFFFFF97FFF";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "FFFFFFFFFFFFBEFFFFFF81FFFFFF83FFFFFF07FFFFFE03FFFFFE03FFFFFC07FFFFFE0FFFFFF81FFFFFFC0FFFFFF03FFFFFF83FFFFFF83FFFFFF07FFFFFE0FFFFFFE07FFFFFC07FFFFFC0FFFFFF80FFFFFF03FFFFFF03FFFFFF83FFFFFE07FFFFFF0FFFFFFC0800FFFC0000FFFC0000FFFC0000FFFC0000FFFFFFFFFFFFFFFFFFFFF93FFFFFD017FFFFC003FFFF0003FFFE0000FFFE0600FFFE07807FF81FE03FF80FF07FFC3FF87FF83FF87FFC1FF07FF83FF87FF80FF07FF81FD07FFC0D00FFFE00007FFE0000FFFE8001FFFFC003FFFFDD05FFFFFD03FFFFFC0FFFFFF817FFFFF40FFFFFF83FFFFFE05FFFFFD03FFFFFE0FFFFFF817FFFFFBEFFFFFFFFFFFF";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "FFFF7FFFFFF037FFFF8001FFFFC003FFFE00017FFF01407FFE03F07FFE07E07FFC1FF87FFC0FF01FF80FF83FFC0FFFFFFC0FFFFFFE0FFFFFFC07E7FFFE07C07FFF03C07FFF0000FFFF80007FFF8000FFFFF021FFFFFDC0FFFFFFE1FFFFFFE0FFFFFFC1FFFF0021FFFF0003FFFF0003FFFF0001FFFF0003FFFFFFFDFFFFFFFFFFFFFFFFFFFF7BFFFFFF07FFFFFF07FFFFFF07FFFFFC84001FFC00003FFC00003FFC00003FFC00003FFB87F83FFF07F07FFF07F0BFFF07E07FFF07E1FFFF0782FFFF0783FFFF0703FFFF0683FFFF060FFFFF061FFFFF041FFFFF001FFFFF007FFFFF007FFFFF007FFFFF01FFFFFF00FFFFFF03FFFFFF03FFFFFF7BFFFFFFFFFFFF";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "FFFF7FFFFFE037FFFFE001FFFF0003FFFF80007FFE02807FFC0FC07FFC07E07FFC1FF87FFC0FF07FFC1FF03FFC0FFFFFFE1FFFFFFE0FFFFFFC07FFFFFF023FFFFE007FFFFF007FFFFFE07FFFFF807FFFFF00FFFFFF01FFFFFF83FFFFFF87FEFFFF07C0FFFF8780FFFF0181FFFF8001FFFFC003FFFFD00BFFFFEC3FFFFFFE7FFFFFFFFFFFFFFFFFBFFC00003FFC00003FFC00003FFC00003FFC00007FFFFF80FFFFFC01FFFFFC07FFFFF40FFFFFF02FFFFFE05FFFFFC0FFFFFF80FFFFFE80FFFFFE01FFFFFE0BFFFFFE0FFFFFFE0FFFFFF80FFFBFFC0FF03FF80FF07FFC0FE07FFC17D07FFE0BE07FFF0001FFFF0000FFFF8001FFFFE00BFFFFE037FFFFF93FFF";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "FFFFFFFFFFFFFFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF0FFFFFFF007FFFFF00FFFFFF00FFFFFF00FFFFFF00FFFFFFFFFFFFFFFFFFFFFFDBFFFFFC817FFFF8003FFFF0001FFFE0001FFFC06007FFC07E0FFFE1FF07FFC0FF03FFC0FF03FF81FF87FF81FF83FF81FF83FF81FF83FF81FF83FF81FF83FF81FF83FF81FF83FF81FF83FF81FF83FF81FF83FF81FF87FFC0FF03FFC0FF03FFE1FE07FFE07E0FFFE06007FFF0000FFFF0001FFFFC003FFFFE82FFFFFF97FFF";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a92 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 20;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N57
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[20]~55 (
// Equation(s):
// \spriteController|scoreController|RGB_o[20]~55_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( ((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a44~portadataout ))) # (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a44~portadataout )))) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[20]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[20]~55 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[20]~55 .lut_mask = 64'h10D01FDF10D01FDF;
defparam \spriteController|scoreController|RGB_o[20]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N3
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[20]~56 (
// Equation(s):
// \spriteController|scoreController|RGB_o[20]~56_combout  = ( \spriteController|scoreController|RGB_o[20]~54_combout  & ( \spriteController|scoreController|RGB_o[20]~55_combout  ) ) # ( !\spriteController|scoreController|RGB_o[20]~54_combout  & ( 
// \spriteController|scoreController|RGB_o[20]~55_combout  & ( (!\spriteController|scoreController|visible_flag~2_combout ) # ((!\spriteController|tc1|visible_flag~0_combout ) # ((!\spriteController|tc1|visible_flag~2_combout ) # 
// (\spriteController|scoreController|RGB_o[10]~2_combout ))) ) ) ) # ( \spriteController|scoreController|RGB_o[20]~54_combout  & ( !\spriteController|scoreController|RGB_o[20]~55_combout  & ( (\spriteController|scoreController|visible_flag~2_combout  & 
// (\spriteController|tc1|visible_flag~0_combout  & (\spriteController|tc1|visible_flag~2_combout  & !\spriteController|scoreController|RGB_o[10]~2_combout ))) ) ) )

	.dataa(!\spriteController|scoreController|visible_flag~2_combout ),
	.datab(!\spriteController|tc1|visible_flag~0_combout ),
	.datac(!\spriteController|tc1|visible_flag~2_combout ),
	.datad(!\spriteController|scoreController|RGB_o[10]~2_combout ),
	.datae(!\spriteController|scoreController|RGB_o[20]~54_combout ),
	.dataf(!\spriteController|scoreController|RGB_o[20]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[20]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[20]~56 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[20]~56 .lut_mask = 64'h00000100FEFFFFFF;
defparam \spriteController|scoreController|RGB_o[20]~56 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 20;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 19;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 19;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 19;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_bit_number = 19;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_bit_number = 19;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N12
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[19]~51 (
// Equation(s):
// \spriteController|scoreController|RGB_o[19]~51_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139~portadataout  & ( 
// ((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115~portadataout ))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163~portadataout ))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187~portadataout  & ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139~portadataout  & ( (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115~portadataout ))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163~portadataout )))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115~portadataout ))) # (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163~portadataout )))) # (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187~portadataout  & ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139~portadataout  & ( (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115~portadataout ))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163~portadataout )))) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a163~portadataout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a187~portadataout ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a139~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[19]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[19]~51 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[19]~51 .lut_mask = 64'h0C440C773F443F77;
defparam \spriteController|scoreController|RGB_o[19]~51 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 19;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "FFFFFFFFFFFFC1FFFFFF83FFFFFF03FFFFFE87FFFFFF03FFFFFE0FFFFFFE0FFFFFFE0FFFFFFC0FFFFFFC1FFFFFF03FFFFFF81FFFFFE07FFFFFF07FFFFFF0FFFFFFE07FFFFFE1FFFFFF81FFFFFFC0FFFFFFC3FFFFFF01FFFFFF83FFFFFE03FFFFFE07FFFFFC0FFFFFFC00007FFC00007FFC00007FFC00007FFC00007FFFFFFFFFFFFBBFFFFFE03FFFFFA00FFFFF0001FFFF0001FFFC00C07FFC0BC0FFFC1FF03FFC0FE87FFC1FF03FF81FF07FFC3FF87FFC3FF83FFC1FE07FFC1FE07FFC0180FFFE0000FFFE00007FFF0000FFFF0001FFFFF703FFFFFF07FFFFFC07FFFFFC0FFFFFFC0FFFFFF81FFFFFF03FFFFFE03FFFFFC07FFFFFC0FFFFFF01FFFFFFFFFFFF";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "FFF97FFFFFEC17FFFF8007FFFF4002FFFF00017FFF0300FFFC0FF07FFC07F07FFE0FF03FFC0FF83FF81FFFFFFC1FFFFFF80FFFFFFE1FFFFFFC0FF8FFFE03E0FFFF0180FFFE80007FFF40007FFF80007FFFE041FFFFFD61FFFFFFE1FFFFFFC0FFFFFFC0FFFFFFC3FFFF8001FFFF8003FFFF8003FFFF8003FFFF8003FFFFFFFFFFFFFFFFFFFF07FFFFFF87FFFFFF87FFFFFF87FFFFFB83FFFFF800003FF800003FF800003FF800003FFB03F41FFF87F87FFF87F87FFF87E07FFF87E0FFFF87A0FFFF87C3FFFF8783FFFF878BFFFF8607FFFF861FFFFF803FFFFF803FFFFF807FFFFF803FFFFF807FFFFF80FFFFFF81FFFFFF81FFFFFF87FFFFFF03FFFFFFFFFFFF";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "FFF97FFFFFE007FFFF8003FFFF4003FFFF0000FFFF00807FFC0FD07FFE0FF07FFC1FF83FFE0FF83FF81FFFFFFC0FFFFFFC0FFFFFFC0FFFFFFE0BFFFFFF01BFFFFE003FFFFFC03FFFFF803FFFFF803FFFFF003FFFFF83FFFFFF87FFFFFF07DEFFFF07C0FFFF83C1FFFF8240FFFFC003FFFFA005FFFFD00FFFFFFC37FFFFFE7FFFFFFFFFFFF800007FF800007FF800007FF800007FF800007FFFFF40FFFFFE80FFFFFD01FFFFFC0BFFFFF01FFFFFF80FFFFFC03FFFFF80BFFFFF80FFFFFE02FFFFFE01FFFFFE0BFFFFFC07FFFFFC0FFFFFFC0FFFBFFC1FF03FFC0FE03FFC0FE03FFC1FC0FFFE0BC07FFF06007FFE0000FFFF0001FFFF8003FFFFC80FFFFFFF7FFF";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "FFFFFFFFFFF0FFFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF07FFFFFF007FFFFF00FFFFFF00FFFFFF00FFFFFF00FFFFFF00FFFFFFFFFFFFFFD7FFFFFE037FFFF400FFFFF0001FFFF0000FFFE00C0FFFC0BA0FFFC1FF0BFFC1FE07FFC0FE03FFC1FF03FF83FF87FF83FF87FF83FF87FF83FF87FF83FF87FF83FF87FF83FF87FF83FF87FF83FF87FF83FF87FF81FF83FFC1FF07FF81FF03FFC1FE0FFFE03A07FFC00C0FFFE0000FFFF8001FFFF8007FFFFF827FFFFF97FFF";
// synopsys translate_on

// Location: M10K_X58_Y33_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 19;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "FFFFFFFFFFFF05FFFFFD03FFFFFE07FFFFFC17FFFFFC1FFFFFF83FFFFFF07FFFFFF03FFFFFE07FFFFFC1FFFFFFC16FFFFF8003FFFE0002FFFE0000FFFE0000FFFE05E03FFC1FE03FF81FE03FFC1FF83FF81FF03FF83FF87FFC3FF83FFC0FE83FFC0FF07FFC0BC0FFFE0040FFFE0001FFFF8003FFFF8003FFFFD02FFFFFFD7FFFFFFFFFFFFFC027FFFF8003FFFF0003FFFE0001FFFD06417FFE03A0FFFC17E07FFC0FF07FF80FF03FFC1FF87FFC0FE07FF81FE07FFE0FC07FFC02807FFE0001FFFE0003FFFFC003FFFF0005FFFF0003FFFF0080FFFE07C0FFFF07C0FFFF07C1FFFE0FE0FFFF07C0FFFF0101FFFF0001FFFFC003FFFFA007FFFFE82FFFFFFFBFFF";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N48
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[19]~52 (
// Equation(s):
// \spriteController|scoreController|RGB_o[19]~52_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91~portadataout ) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91~portadataout )) ) ) ) # ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91~portadataout )) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91~portadataout  & \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[19]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[19]~52 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[19]~52 .lut_mask = 64'h0505C5C53535F5F5;
defparam \spriteController|scoreController|RGB_o[19]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N30
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[19]~53 (
// Equation(s):
// \spriteController|scoreController|RGB_o[19]~53_combout  = ( \spriteController|scoreController|RGB_o[19]~51_combout  & ( \spriteController|scoreController|RGB_o[19]~52_combout  ) ) # ( !\spriteController|scoreController|RGB_o[19]~51_combout  & ( 
// \spriteController|scoreController|RGB_o[19]~52_combout  & ( (!\spriteController|scoreController|visible_flag~2_combout ) # ((!\spriteController|tc1|visible_flag~2_combout ) # ((!\spriteController|tc1|visible_flag~0_combout ) # 
// (\spriteController|scoreController|RGB_o[10]~2_combout ))) ) ) ) # ( \spriteController|scoreController|RGB_o[19]~51_combout  & ( !\spriteController|scoreController|RGB_o[19]~52_combout  & ( (\spriteController|scoreController|visible_flag~2_combout  & 
// (\spriteController|tc1|visible_flag~2_combout  & (!\spriteController|scoreController|RGB_o[10]~2_combout  & \spriteController|tc1|visible_flag~0_combout ))) ) ) )

	.dataa(!\spriteController|scoreController|visible_flag~2_combout ),
	.datab(!\spriteController|tc1|visible_flag~2_combout ),
	.datac(!\spriteController|scoreController|RGB_o[10]~2_combout ),
	.datad(!\spriteController|tc1|visible_flag~0_combout ),
	.datae(!\spriteController|scoreController|RGB_o[19]~51_combout ),
	.dataf(!\spriteController|scoreController|RGB_o[19]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[19]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[19]~53 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[19]~53 .lut_mask = 64'h00000010FFEFFFFF;
defparam \spriteController|scoreController|RGB_o[19]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N24
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~9 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~9_combout  = ( \spriteController|scoreController|RGB_o[10]~1_combout  & ( \spriteController|scoreController|RGB_o[19]~53_combout  & ( 
// (!\spriteController|scoreController|RGB_o[10]~0_combout  & (!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68~portadataout  & !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67~portadataout )) ) ) ) 
// # ( !\spriteController|scoreController|RGB_o[10]~1_combout  & ( \spriteController|scoreController|RGB_o[19]~53_combout  & ( !\spriteController|scoreController|RGB_o[10]~0_combout  ) ) ) # ( \spriteController|scoreController|RGB_o[10]~1_combout  & ( 
// !\spriteController|scoreController|RGB_o[19]~53_combout  & ( (!\spriteController|scoreController|RGB_o[10]~0_combout  & (((!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68~portadataout  & 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67~portadataout )))) # (\spriteController|scoreController|RGB_o[10]~0_combout  & (!\spriteController|scoreController|RGB_o[20]~56_combout )) ) ) ) # ( 
// !\spriteController|scoreController|RGB_o[10]~1_combout  & ( !\spriteController|scoreController|RGB_o[19]~53_combout  & ( (!\spriteController|scoreController|RGB_o[20]~56_combout ) # (!\spriteController|scoreController|RGB_o[10]~0_combout ) ) ) )

	.dataa(!\spriteController|scoreController|RGB_o[20]~56_combout ),
	.datab(!\spriteController|scoreController|RGB_o[10]~0_combout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datae(!\spriteController|scoreController|RGB_o[10]~1_combout ),
	.dataf(!\spriteController|scoreController|RGB_o[19]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~9 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~9 .lut_mask = 64'hEEEEE222CCCCC000;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N48
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  = ( \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~12_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~9_combout  & ( 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~7_combout  & (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~10_combout  & (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~11_combout  & 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~8_combout ))) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~7_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~10_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~11_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~8_combout ),
	.datae(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~12_combout ),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13 .lut_mask = 64'h0000000000000001;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 4;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 4;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y36_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y18_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N6
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[4]~9 (
// Equation(s):
// \spriteController|scoreController|RGB_o[4]~9_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124~portadataout ))) # (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172~portadataout ))) ) ) ) # ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148~portadataout  & ( (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) # (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124~portadataout ))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172~portadataout )))) ) ) ) # ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124~portadataout ))) # (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172~portadataout )))) ) ) ) # ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148~portadataout  & ( (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124~portadataout ))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172~portadataout )))) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a172~portadataout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a148~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[4]~9 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[4]~9 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \spriteController|scoreController|RGB_o[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y24_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a76 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N39
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[4]~10 (
// Equation(s):
// \spriteController|scoreController|RGB_o[4]~10_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a76~portadataout  ) 
// ) # ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a28~portadataout )) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a28~portadataout )) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[4]~10 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[4]~10 .lut_mask = 64'h353500003535FFFF;
defparam \spriteController|scoreController|RGB_o[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N3
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[4]~11 (
// Equation(s):
// \spriteController|scoreController|RGB_o[4]~11_combout  = ( \spriteController|scoreController|RGB_o[4]~9_combout  & ( \spriteController|scoreController|RGB_o[4]~10_combout  ) ) # ( !\spriteController|scoreController|RGB_o[4]~9_combout  & ( 
// \spriteController|scoreController|RGB_o[4]~10_combout  & ( ((!\spriteController|tc1|visible_flag~2_combout ) # ((!\spriteController|tc1|visible_flag~0_combout ) # (!\spriteController|scoreController|visible_flag~2_combout ))) # 
// (\spriteController|scoreController|RGB_o[10]~2_combout ) ) ) ) # ( \spriteController|scoreController|RGB_o[4]~9_combout  & ( !\spriteController|scoreController|RGB_o[4]~10_combout  & ( (!\spriteController|scoreController|RGB_o[10]~2_combout  & 
// (\spriteController|tc1|visible_flag~2_combout  & (\spriteController|tc1|visible_flag~0_combout  & \spriteController|scoreController|visible_flag~2_combout ))) ) ) )

	.dataa(!\spriteController|scoreController|RGB_o[10]~2_combout ),
	.datab(!\spriteController|tc1|visible_flag~2_combout ),
	.datac(!\spriteController|tc1|visible_flag~0_combout ),
	.datad(!\spriteController|scoreController|visible_flag~2_combout ),
	.datae(!\spriteController|scoreController|RGB_o[4]~9_combout ),
	.dataf(!\spriteController|scoreController|RGB_o[4]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[4]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[4]~11 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[4]~11 .lut_mask = 64'h00000002FFFDFFFF;
defparam \spriteController|scoreController|RGB_o[4]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a147 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a147 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a147 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a147 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a147 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a147 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a123 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 3;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a99 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 3;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N12
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[3]~12 (
// Equation(s):
// \spriteController|scoreController|RGB_o[3]~12_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ( (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a147~portadataout ) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a147~portadataout  & !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a99~portadataout ))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a123~portadataout )) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a99~portadataout ))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a123~portadataout )) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a147~portadataout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a171~portadataout ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[3]~12 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[3]~12 .lut_mask = 64'h03F303F350505F5F;
defparam \spriteController|scoreController|RGB_o[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N33
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[3]~13 (
// Equation(s):
// \spriteController|scoreController|RGB_o[3]~13_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a27~portadataout ) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a27~portadataout  & !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a3~portadataout ) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a3~portadataout  & !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datac(gnd),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[3]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[3]~13 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[3]~13 .lut_mask = 64'h550055FF330033FF;
defparam \spriteController|scoreController|RGB_o[3]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N0
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[3]~14 (
// Equation(s):
// \spriteController|scoreController|RGB_o[3]~14_combout  = ( \spriteController|scoreController|RGB_o[3]~12_combout  & ( \spriteController|scoreController|RGB_o[3]~13_combout  ) ) # ( !\spriteController|scoreController|RGB_o[3]~12_combout  & ( 
// \spriteController|scoreController|RGB_o[3]~13_combout  & ( ((!\spriteController|tc1|visible_flag~2_combout ) # ((!\spriteController|scoreController|visible_flag~2_combout ) # (!\spriteController|tc1|visible_flag~0_combout ))) # 
// (\spriteController|scoreController|RGB_o[10]~2_combout ) ) ) ) # ( \spriteController|scoreController|RGB_o[3]~12_combout  & ( !\spriteController|scoreController|RGB_o[3]~13_combout  & ( (!\spriteController|scoreController|RGB_o[10]~2_combout  & 
// (\spriteController|tc1|visible_flag~2_combout  & (\spriteController|scoreController|visible_flag~2_combout  & \spriteController|tc1|visible_flag~0_combout ))) ) ) )

	.dataa(!\spriteController|scoreController|RGB_o[10]~2_combout ),
	.datab(!\spriteController|tc1|visible_flag~2_combout ),
	.datac(!\spriteController|scoreController|visible_flag~2_combout ),
	.datad(!\spriteController|tc1|visible_flag~0_combout ),
	.datae(!\spriteController|scoreController|RGB_o[3]~12_combout ),
	.dataf(!\spriteController|scoreController|RGB_o[3]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[3]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[3]~14 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[3]~14 .lut_mask = 64'h00000002FFFDFFFF;
defparam \spriteController|scoreController|RGB_o[3]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N54
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~1 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~1_combout  = ( !\spriteController|scoreController|RGB_o[3]~14_combout  & ( \spriteController|scoreController|RGB_o[10]~0_combout  & ( 
// !\spriteController|scoreController|RGB_o[4]~11_combout  ) ) ) # ( \spriteController|scoreController|RGB_o[3]~14_combout  & ( !\spriteController|scoreController|RGB_o[10]~0_combout  & ( (!\spriteController|scoreController|RGB_o[10]~1_combout ) # 
// ((!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51~portadataout  & !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52~portadataout )) ) ) ) # ( 
// !\spriteController|scoreController|RGB_o[3]~14_combout  & ( !\spriteController|scoreController|RGB_o[10]~0_combout  & ( (!\spriteController|scoreController|RGB_o[10]~1_combout ) # 
// ((!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51~portadataout  & !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52~portadataout )) ) ) )

	.dataa(!\spriteController|scoreController|RGB_o[4]~11_combout ),
	.datab(!\spriteController|scoreController|RGB_o[10]~1_combout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datae(!\spriteController|scoreController|RGB_o[3]~14_combout ),
	.dataf(!\spriteController|scoreController|RGB_o[10]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~1 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~1 .lut_mask = 64'hFCCCFCCCAAAA0000;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a107 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a179 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a179 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a179 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a179 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a179 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_bit_number = 11;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a179 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a179 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a179 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a179 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a179 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a155 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a155 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 11;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a155 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a155 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a155 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a155 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a131 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a131 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 11;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a131 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a131 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a131 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a131 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N39
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[11]~30 (
// Equation(s):
// \spriteController|scoreController|RGB_o[11]~30_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a179~portadataout  ) ) ) # ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a131~portadataout  ) ) ) # ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a155~portadataout  ) ) ) # ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a107~portadataout  ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a179~portadataout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a155~portadataout ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a131~portadataout ),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[11]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[11]~30 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[11]~30 .lut_mask = 64'h55550F0F00FF3333;
defparam \spriteController|scoreController|RGB_o[11]~30 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 11;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N51
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[11]~31 (
// Equation(s):
// \spriteController|scoreController|RGB_o[11]~31_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83~portadataout ) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83~portadataout ))) ) ) ) # ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83~portadataout ))) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83~portadataout ) ) ) )

	.dataa(gnd),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[11]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[11]~31 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[11]~31 .lut_mask = 64'h0033C0F30C3FCCFF;
defparam \spriteController|scoreController|RGB_o[11]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N15
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[11]~32 (
// Equation(s):
// \spriteController|scoreController|RGB_o[11]~32_combout  = ( \spriteController|scoreController|RGB_o[11]~30_combout  & ( \spriteController|scoreController|RGB_o[11]~31_combout  ) ) # ( !\spriteController|scoreController|RGB_o[11]~30_combout  & ( 
// \spriteController|scoreController|RGB_o[11]~31_combout  & ( (!\spriteController|tc1|visible_flag~2_combout ) # ((!\spriteController|scoreController|visible_flag~2_combout ) # ((!\spriteController|tc1|visible_flag~0_combout ) # 
// (\spriteController|scoreController|RGB_o[10]~2_combout ))) ) ) ) # ( \spriteController|scoreController|RGB_o[11]~30_combout  & ( !\spriteController|scoreController|RGB_o[11]~31_combout  & ( (\spriteController|tc1|visible_flag~2_combout  & 
// (\spriteController|scoreController|visible_flag~2_combout  & (\spriteController|tc1|visible_flag~0_combout  & !\spriteController|scoreController|RGB_o[10]~2_combout ))) ) ) )

	.dataa(!\spriteController|tc1|visible_flag~2_combout ),
	.datab(!\spriteController|scoreController|visible_flag~2_combout ),
	.datac(!\spriteController|tc1|visible_flag~0_combout ),
	.datad(!\spriteController|scoreController|RGB_o[10]~2_combout ),
	.datae(!\spriteController|scoreController|RGB_o[11]~30_combout ),
	.dataf(!\spriteController|scoreController|RGB_o[11]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[11]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[11]~32 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[11]~32 .lut_mask = 64'h00000100FEFFFFFF;
defparam \spriteController|scoreController|RGB_o[11]~32 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a130 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a130 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 10;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a130 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a130 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a130 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a130 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a154 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a154 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 10;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a154 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a154 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a154 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a154 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y38_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a178 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a178 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a178 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a178 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a178 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_bit_number = 10;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a178 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a178 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a178 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a178 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a178 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N36
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[10]~27 (
// Equation(s):
// \spriteController|scoreController|RGB_o[10]~27_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a130~portadataout )) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a178~portadataout ))) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a130~portadataout )) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a178~portadataout ))) ) ) ) # ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a154~portadataout ) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a154~portadataout ) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a130~portadataout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a154~portadataout ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a178~portadataout ),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[10]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[10]~27 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[10]~27 .lut_mask = 64'h0303CFCF44774477;
defparam \spriteController|scoreController|RGB_o[10]~27 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a34 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a82 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 10;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N45
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[10]~28 (
// Equation(s):
// \spriteController|scoreController|RGB_o[10]~28_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a82~portadataout  & ( ((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a10~portadataout )) # (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a34~portadataout )))) # (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a82~portadataout  & ( (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a10~portadataout )) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a34~portadataout ))))) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[10]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[10]~28 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[10]~28 .lut_mask = 64'h404C737F404C737F;
defparam \spriteController|scoreController|RGB_o[10]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N12
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[10]~29 (
// Equation(s):
// \spriteController|scoreController|RGB_o[10]~29_combout  = ( \spriteController|scoreController|RGB_o[10]~27_combout  & ( \spriteController|scoreController|RGB_o[10]~28_combout  ) ) # ( !\spriteController|scoreController|RGB_o[10]~27_combout  & ( 
// \spriteController|scoreController|RGB_o[10]~28_combout  & ( (!\spriteController|tc1|visible_flag~2_combout ) # ((!\spriteController|scoreController|visible_flag~2_combout ) # ((!\spriteController|tc1|visible_flag~0_combout ) # 
// (\spriteController|scoreController|RGB_o[10]~2_combout ))) ) ) ) # ( \spriteController|scoreController|RGB_o[10]~27_combout  & ( !\spriteController|scoreController|RGB_o[10]~28_combout  & ( (\spriteController|tc1|visible_flag~2_combout  & 
// (\spriteController|scoreController|visible_flag~2_combout  & (!\spriteController|scoreController|RGB_o[10]~2_combout  & \spriteController|tc1|visible_flag~0_combout ))) ) ) )

	.dataa(!\spriteController|tc1|visible_flag~2_combout ),
	.datab(!\spriteController|scoreController|visible_flag~2_combout ),
	.datac(!\spriteController|scoreController|RGB_o[10]~2_combout ),
	.datad(!\spriteController|tc1|visible_flag~0_combout ),
	.datae(!\spriteController|scoreController|RGB_o[10]~27_combout ),
	.dataf(!\spriteController|scoreController|RGB_o[10]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[10]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[10]~29 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[10]~29 .lut_mask = 64'h00000010FFEFFFFF;
defparam \spriteController|scoreController|RGB_o[10]~29 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N54
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~4 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~4_combout  = ( \spriteController|scoreController|RGB_o[10]~1_combout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// (!\spriteController|scoreController|RGB_o[11]~32_combout  & (\spriteController|scoreController|RGB_o[10]~0_combout  & !\spriteController|scoreController|RGB_o[10]~29_combout )) ) ) ) # ( !\spriteController|scoreController|RGB_o[10]~1_combout  & ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( (!\spriteController|scoreController|RGB_o[10]~0_combout ) # ((!\spriteController|scoreController|RGB_o[11]~32_combout  & 
// !\spriteController|scoreController|RGB_o[10]~29_combout )) ) ) ) # ( \spriteController|scoreController|RGB_o[10]~1_combout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// (!\spriteController|scoreController|RGB_o[10]~0_combout  & (!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58~portadataout )) # (\spriteController|scoreController|RGB_o[10]~0_combout  & 
// (((!\spriteController|scoreController|RGB_o[11]~32_combout  & !\spriteController|scoreController|RGB_o[10]~29_combout )))) ) ) ) # ( !\spriteController|scoreController|RGB_o[10]~1_combout  & ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( (!\spriteController|scoreController|RGB_o[10]~0_combout ) # ((!\spriteController|scoreController|RGB_o[11]~32_combout  & 
// !\spriteController|scoreController|RGB_o[10]~29_combout )) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datab(!\spriteController|scoreController|RGB_o[11]~32_combout ),
	.datac(!\spriteController|scoreController|RGB_o[10]~0_combout ),
	.datad(!\spriteController|scoreController|RGB_o[10]~29_combout ),
	.datae(!\spriteController|scoreController|RGB_o[10]~1_combout ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~4 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~4 .lut_mask = 64'hFCF0ACA0FCF00C00;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y39_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N15
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[1]~3 (
// Equation(s):
// \spriteController|scoreController|RGB_o[1]~3_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( 
// ((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97~portadataout ))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121~portadataout ))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169~portadataout  & ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97~portadataout )))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121~portadataout  & 
// ((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169~portadataout  & ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97~portadataout  & !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121~portadataout ))) ) ) ) # ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169~portadataout  & ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97~portadataout ))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121~portadataout )))) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a169~portadataout ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a145~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[1]~3 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[1]~3 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \spriteController|scoreController|RGB_o[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y26_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a73 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N0
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[1]~4 (
// Equation(s):
// \spriteController|scoreController|RGB_o[1]~4_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  ) ) 
// # ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datad(gnd),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[1]~4 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[1]~4 .lut_mask = 64'h474747470000FFFF;
defparam \spriteController|scoreController|RGB_o[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N48
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[1]~5 (
// Equation(s):
// \spriteController|scoreController|RGB_o[1]~5_combout  = ( \spriteController|scoreController|RGB_o[1]~3_combout  & ( \spriteController|scoreController|RGB_o[1]~4_combout  ) ) # ( !\spriteController|scoreController|RGB_o[1]~3_combout  & ( 
// \spriteController|scoreController|RGB_o[1]~4_combout  & ( (!\spriteController|tc1|visible_flag~0_combout ) # ((!\spriteController|tc1|visible_flag~2_combout ) # ((!\spriteController|scoreController|visible_flag~2_combout ) # 
// (\spriteController|scoreController|RGB_o[10]~2_combout ))) ) ) ) # ( \spriteController|scoreController|RGB_o[1]~3_combout  & ( !\spriteController|scoreController|RGB_o[1]~4_combout  & ( (\spriteController|tc1|visible_flag~0_combout  & 
// (\spriteController|tc1|visible_flag~2_combout  & (!\spriteController|scoreController|RGB_o[10]~2_combout  & \spriteController|scoreController|visible_flag~2_combout ))) ) ) )

	.dataa(!\spriteController|tc1|visible_flag~0_combout ),
	.datab(!\spriteController|tc1|visible_flag~2_combout ),
	.datac(!\spriteController|scoreController|RGB_o[10]~2_combout ),
	.datad(!\spriteController|scoreController|visible_flag~2_combout ),
	.datae(!\spriteController|scoreController|RGB_o[1]~3_combout ),
	.dataf(!\spriteController|scoreController|RGB_o[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[1]~5 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[1]~5 .lut_mask = 64'h00000010FFEFFFFF;
defparam \spriteController|scoreController|RGB_o[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 12;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 12;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_bit_number = 12;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N18
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[12]~6 (
// Equation(s):
// \spriteController|scoreController|RGB_o[12]~6_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132~portadataout ))) # (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156~portadataout ) # (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132~portadataout  & 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156~portadataout ) # (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132~portadataout ))) # (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156~portadataout )))) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132~portadataout  & 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156~portadataout )))) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a132~portadataout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a156~portadataout ),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a180~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[12]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[12]~6 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[12]~6 .lut_mask = 64'h0434C4F40737C7F7;
defparam \spriteController|scoreController|RGB_o[12]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a36 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 12;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y22_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a84 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 12;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N24
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[12]~7 (
// Equation(s):
// \spriteController|scoreController|RGB_o[12]~7_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  ) 
// ) # ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a36~portadataout ))) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a36~portadataout ))) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[12]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[12]~7 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[12]~7 .lut_mask = 64'h535353530000FFFF;
defparam \spriteController|scoreController|RGB_o[12]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N51
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[12]~8 (
// Equation(s):
// \spriteController|scoreController|RGB_o[12]~8_combout  = ( \spriteController|scoreController|RGB_o[12]~6_combout  & ( \spriteController|scoreController|RGB_o[12]~7_combout  ) ) # ( !\spriteController|scoreController|RGB_o[12]~6_combout  & ( 
// \spriteController|scoreController|RGB_o[12]~7_combout  & ( (!\spriteController|tc1|visible_flag~0_combout ) # ((!\spriteController|tc1|visible_flag~2_combout ) # ((!\spriteController|scoreController|visible_flag~2_combout ) # 
// (\spriteController|scoreController|RGB_o[10]~2_combout ))) ) ) ) # ( \spriteController|scoreController|RGB_o[12]~6_combout  & ( !\spriteController|scoreController|RGB_o[12]~7_combout  & ( (\spriteController|tc1|visible_flag~0_combout  & 
// (\spriteController|tc1|visible_flag~2_combout  & (\spriteController|scoreController|visible_flag~2_combout  & !\spriteController|scoreController|RGB_o[10]~2_combout ))) ) ) )

	.dataa(!\spriteController|tc1|visible_flag~0_combout ),
	.datab(!\spriteController|tc1|visible_flag~2_combout ),
	.datac(!\spriteController|scoreController|visible_flag~2_combout ),
	.datad(!\spriteController|scoreController|RGB_o[10]~2_combout ),
	.datae(!\spriteController|scoreController|RGB_o[12]~6_combout ),
	.dataf(!\spriteController|scoreController|RGB_o[12]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[12]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[12]~8 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[12]~8 .lut_mask = 64'h00000100FEFFFFFF;
defparam \spriteController|scoreController|RGB_o[12]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N6
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~0 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~0_combout  = ( !\spriteController|scoreController|RGB_o[10]~0_combout  & ( \spriteController|scoreController|RGB_o[12]~8_combout  & ( 
// (!\spriteController|scoreController|RGB_o[10]~1_combout ) # ((!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49~portadataout  & !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60~portadataout )) ) ) 
// ) # ( \spriteController|scoreController|RGB_o[10]~0_combout  & ( !\spriteController|scoreController|RGB_o[12]~8_combout  & ( !\spriteController|scoreController|RGB_o[1]~5_combout  ) ) ) # ( !\spriteController|scoreController|RGB_o[10]~0_combout  & ( 
// !\spriteController|scoreController|RGB_o[12]~8_combout  & ( (!\spriteController|scoreController|RGB_o[10]~1_combout ) # ((!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49~portadataout  & 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60~portadataout )) ) ) )

	.dataa(!\spriteController|scoreController|RGB_o[1]~5_combout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datac(!\spriteController|scoreController|RGB_o[10]~1_combout ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datae(!\spriteController|scoreController|RGB_o[10]~0_combout ),
	.dataf(!\spriteController|scoreController|RGB_o[12]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~0 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~0 .lut_mask = 64'hFCF0AAAAFCF00000;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 8;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_bit_number = 8;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 8;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N33
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[8]~21 (
// Equation(s):
// \spriteController|scoreController|RGB_o[8]~21_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( 
// ((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104~portadataout ))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128~portadataout ))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176~portadataout  & ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104~portadataout )) # (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128~portadataout ))) ) ) ) # ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176~portadataout  & ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104~portadataout )))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128~portadataout )) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ))) ) ) ) # ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176~portadataout  & ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104~portadataout ))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128~portadataout )))) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a128~portadataout ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a176~portadataout ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a152~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[8]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[8]~21 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[8]~21 .lut_mask = 64'h048C159D26AE37BF;
defparam \spriteController|scoreController|RGB_o[8]~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 8;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N24
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[8]~22 (
// Equation(s):
// \spriteController|scoreController|RGB_o[8]~22_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32~portadataout )) ) ) ) # ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32~portadataout ))) ) ) ) # ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// ((\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32~portadataout )) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32~portadataout  & !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[8]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[8]~22 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[8]~22 .lut_mask = 64'h10101F1FB0B0BFBF;
defparam \spriteController|scoreController|RGB_o[8]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N0
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[8]~23 (
// Equation(s):
// \spriteController|scoreController|RGB_o[8]~23_combout  = ( \spriteController|scoreController|RGB_o[8]~21_combout  & ( \spriteController|scoreController|RGB_o[8]~22_combout  ) ) # ( !\spriteController|scoreController|RGB_o[8]~21_combout  & ( 
// \spriteController|scoreController|RGB_o[8]~22_combout  & ( (!\spriteController|scoreController|visible_flag~2_combout ) # (((!\spriteController|tc1|visible_flag~2_combout ) # (!\spriteController|tc1|visible_flag~0_combout )) # 
// (\spriteController|scoreController|RGB_o[10]~2_combout )) ) ) ) # ( \spriteController|scoreController|RGB_o[8]~21_combout  & ( !\spriteController|scoreController|RGB_o[8]~22_combout  & ( (\spriteController|scoreController|visible_flag~2_combout  & 
// (!\spriteController|scoreController|RGB_o[10]~2_combout  & (\spriteController|tc1|visible_flag~2_combout  & \spriteController|tc1|visible_flag~0_combout ))) ) ) )

	.dataa(!\spriteController|scoreController|visible_flag~2_combout ),
	.datab(!\spriteController|scoreController|RGB_o[10]~2_combout ),
	.datac(!\spriteController|tc1|visible_flag~2_combout ),
	.datad(!\spriteController|tc1|visible_flag~0_combout ),
	.datae(!\spriteController|scoreController|RGB_o[8]~21_combout ),
	.dataf(!\spriteController|scoreController|RGB_o[8]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[8]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[8]~23 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[8]~23 .lut_mask = 64'h00000004FFFBFFFF;
defparam \spriteController|scoreController|RGB_o[8]~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a151 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a151 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 7;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a151 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a151 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a151 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a151 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a175 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a175 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 7;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a175 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a175 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a175 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a175 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a103 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 7;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N18
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[7]~24 (
// Equation(s):
// \spriteController|scoreController|RGB_o[7]~24_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a175~portadataout ) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a103~portadataout ))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a151~portadataout )) ) ) ) # ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a175~portadataout  & \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a103~portadataout ))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a151~portadataout )) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a151~portadataout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a175~portadataout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[7]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[7]~24 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[7]~24 .lut_mask = 64'h05F5030305F5F3F3;
defparam \spriteController|scoreController|RGB_o[7]~24 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a31 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a79 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N42
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[7]~25 (
// Equation(s):
// \spriteController|scoreController|RGB_o[7]~25_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a79~portadataout  ) ) ) # ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a79~portadataout  ) ) ) # ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a31~portadataout ) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a31~portadataout ) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[7]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[7]~25 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[7]~25 .lut_mask = 64'h0505AFAF00FF00FF;
defparam \spriteController|scoreController|RGB_o[7]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N3
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[7]~26 (
// Equation(s):
// \spriteController|scoreController|RGB_o[7]~26_combout  = ( \spriteController|scoreController|RGB_o[7]~24_combout  & ( \spriteController|scoreController|RGB_o[7]~25_combout  ) ) # ( !\spriteController|scoreController|RGB_o[7]~24_combout  & ( 
// \spriteController|scoreController|RGB_o[7]~25_combout  & ( (!\spriteController|scoreController|visible_flag~2_combout ) # (((!\spriteController|tc1|visible_flag~0_combout ) # (!\spriteController|tc1|visible_flag~2_combout )) # 
// (\spriteController|scoreController|RGB_o[10]~2_combout )) ) ) ) # ( \spriteController|scoreController|RGB_o[7]~24_combout  & ( !\spriteController|scoreController|RGB_o[7]~25_combout  & ( (\spriteController|scoreController|visible_flag~2_combout  & 
// (!\spriteController|scoreController|RGB_o[10]~2_combout  & (\spriteController|tc1|visible_flag~0_combout  & \spriteController|tc1|visible_flag~2_combout ))) ) ) )

	.dataa(!\spriteController|scoreController|visible_flag~2_combout ),
	.datab(!\spriteController|scoreController|RGB_o[10]~2_combout ),
	.datac(!\spriteController|tc1|visible_flag~0_combout ),
	.datad(!\spriteController|tc1|visible_flag~2_combout ),
	.datae(!\spriteController|scoreController|RGB_o[7]~24_combout ),
	.dataf(!\spriteController|scoreController|RGB_o[7]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[7]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[7]~26 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[7]~26 .lut_mask = 64'h00000004FFFBFFFF;
defparam \spriteController|scoreController|RGB_o[7]~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N54
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~3 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~3_combout  = ( \spriteController|scoreController|RGB_o[10]~0_combout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( 
// (!\spriteController|scoreController|RGB_o[8]~23_combout  & !\spriteController|scoreController|RGB_o[7]~26_combout ) ) ) ) # ( !\spriteController|scoreController|RGB_o[10]~0_combout  & ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( !\spriteController|scoreController|RGB_o[10]~1_combout  ) ) ) # ( \spriteController|scoreController|RGB_o[10]~0_combout  & ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (!\spriteController|scoreController|RGB_o[8]~23_combout  & !\spriteController|scoreController|RGB_o[7]~26_combout ) ) ) ) # ( 
// !\spriteController|scoreController|RGB_o[10]~0_combout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56~portadataout ) # 
// (!\spriteController|scoreController|RGB_o[10]~1_combout ) ) ) )

	.dataa(!\spriteController|scoreController|RGB_o[8]~23_combout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datac(!\spriteController|scoreController|RGB_o[7]~26_combout ),
	.datad(!\spriteController|scoreController|RGB_o[10]~1_combout ),
	.datae(!\spriteController|scoreController|RGB_o[10]~0_combout ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~3 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~3 .lut_mask = 64'hFFCCA0A0FF00A0A0;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a98 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a170 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a170 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 2;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a170 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a170 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a170 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a170 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a146 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a146 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a146 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a146 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a146 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a146 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 2;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N42
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[2]~33 (
// Equation(s):
// \spriteController|scoreController|RGB_o[2]~33_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122~portadataout  & 
// ( (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a146~portadataout ))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a170~portadataout )) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a98~portadataout ) ) ) ) # ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a146~portadataout ))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a170~portadataout )) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a98~portadataout  & !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a170~portadataout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a146~portadataout ),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[2]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[2]~33 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[2]~33 .lut_mask = 64'h505003F35F5F03F3;
defparam \spriteController|scoreController|RGB_o[2]~33 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N24
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[2]~34 (
// Equation(s):
// \spriteController|scoreController|RGB_o[2]~34_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// ((\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2~portadataout ) ) ) ) # ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) ) ) ) # ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2~portadataout  & !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2~portadataout  & 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0])) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[2]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[2]~34 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[2]~34 .lut_mask = 64'h4400773344CC77FF;
defparam \spriteController|scoreController|RGB_o[2]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N0
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[2]~35 (
// Equation(s):
// \spriteController|scoreController|RGB_o[2]~35_combout  = ( \spriteController|scoreController|RGB_o[2]~33_combout  & ( \spriteController|scoreController|RGB_o[2]~34_combout  ) ) # ( !\spriteController|scoreController|RGB_o[2]~33_combout  & ( 
// \spriteController|scoreController|RGB_o[2]~34_combout  & ( (!\spriteController|scoreController|visible_flag~2_combout ) # ((!\spriteController|tc1|visible_flag~0_combout ) # ((!\spriteController|tc1|visible_flag~2_combout ) # 
// (\spriteController|scoreController|RGB_o[10]~2_combout ))) ) ) ) # ( \spriteController|scoreController|RGB_o[2]~33_combout  & ( !\spriteController|scoreController|RGB_o[2]~34_combout  & ( (\spriteController|scoreController|visible_flag~2_combout  & 
// (\spriteController|tc1|visible_flag~0_combout  & (!\spriteController|scoreController|RGB_o[10]~2_combout  & \spriteController|tc1|visible_flag~2_combout ))) ) ) )

	.dataa(!\spriteController|scoreController|visible_flag~2_combout ),
	.datab(!\spriteController|tc1|visible_flag~0_combout ),
	.datac(!\spriteController|scoreController|RGB_o[10]~2_combout ),
	.datad(!\spriteController|tc1|visible_flag~2_combout ),
	.datae(!\spriteController|scoreController|RGB_o[2]~33_combout ),
	.dataf(!\spriteController|scoreController|RGB_o[2]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[2]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[2]~35 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[2]~35 .lut_mask = 64'h00000010FFEFFFFF;
defparam \spriteController|scoreController|RGB_o[2]~35 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a105 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a153 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a153 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 9;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a153 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a153 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a153 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a153 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a129 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a129 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 9;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a129 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a129 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a129 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a129 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_bit_number = 9;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N30
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[9]~36 (
// Equation(s):
// \spriteController|scoreController|RGB_o[9]~36_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ( (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a153~portadataout ) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a153~portadataout  & !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a105~portadataout )) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a129~portadataout ))) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a105~portadataout )) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a129~portadataout ))) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a153~portadataout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a129~portadataout ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a177~portadataout ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[9]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[9]~36 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[9]~36 .lut_mask = 64'h550F550F330033FF;
defparam \spriteController|scoreController|RGB_o[9]~36 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 9;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N15
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[9]~37 (
// Equation(s):
// \spriteController|scoreController|RGB_o[9]~37_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81~portadataout ) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81~portadataout )) ) ) ) # ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81~portadataout )) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81~portadataout  & \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[9]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[9]~37 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[9]~37 .lut_mask = 64'h11111D1DD1D1DDDD;
defparam \spriteController|scoreController|RGB_o[9]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N24
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[9]~38 (
// Equation(s):
// \spriteController|scoreController|RGB_o[9]~38_combout  = ( \spriteController|scoreController|RGB_o[9]~36_combout  & ( \spriteController|scoreController|RGB_o[9]~37_combout  ) ) # ( !\spriteController|scoreController|RGB_o[9]~36_combout  & ( 
// \spriteController|scoreController|RGB_o[9]~37_combout  & ( (!\spriteController|tc1|visible_flag~0_combout ) # ((!\spriteController|tc1|visible_flag~2_combout ) # ((!\spriteController|scoreController|visible_flag~2_combout ) # 
// (\spriteController|scoreController|RGB_o[10]~2_combout ))) ) ) ) # ( \spriteController|scoreController|RGB_o[9]~36_combout  & ( !\spriteController|scoreController|RGB_o[9]~37_combout  & ( (\spriteController|tc1|visible_flag~0_combout  & 
// (\spriteController|tc1|visible_flag~2_combout  & (!\spriteController|scoreController|RGB_o[10]~2_combout  & \spriteController|scoreController|visible_flag~2_combout ))) ) ) )

	.dataa(!\spriteController|tc1|visible_flag~0_combout ),
	.datab(!\spriteController|tc1|visible_flag~2_combout ),
	.datac(!\spriteController|scoreController|RGB_o[10]~2_combout ),
	.datad(!\spriteController|scoreController|visible_flag~2_combout ),
	.datae(!\spriteController|scoreController|RGB_o[9]~36_combout ),
	.dataf(!\spriteController|scoreController|RGB_o[9]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[9]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[9]~38 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[9]~38 .lut_mask = 64'h00000010FFEFFFFF;
defparam \spriteController|scoreController|RGB_o[9]~38 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N48
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~5 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~5_combout  = ( \spriteController|scoreController|RGB_o[10]~0_combout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( 
// (!\spriteController|scoreController|RGB_o[2]~35_combout  & !\spriteController|scoreController|RGB_o[9]~38_combout ) ) ) ) # ( !\spriteController|scoreController|RGB_o[10]~0_combout  & ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( !\spriteController|scoreController|RGB_o[10]~1_combout  ) ) ) # ( \spriteController|scoreController|RGB_o[10]~0_combout  & ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( (!\spriteController|scoreController|RGB_o[2]~35_combout  & !\spriteController|scoreController|RGB_o[9]~38_combout ) ) ) ) # ( 
// !\spriteController|scoreController|RGB_o[10]~0_combout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( (!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50~portadataout ) # 
// (!\spriteController|scoreController|RGB_o[10]~1_combout ) ) ) )

	.dataa(!\spriteController|scoreController|RGB_o[2]~35_combout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datac(!\spriteController|scoreController|RGB_o[9]~38_combout ),
	.datad(!\spriteController|scoreController|RGB_o[10]~1_combout ),
	.datae(!\spriteController|scoreController|RGB_o[10]~0_combout ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~5 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~5 .lut_mask = 64'hFFCCA0A0FF00A0A0;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a149 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a149 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a149 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a149 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a149 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a149 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a173 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a173 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 5;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a173 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a173 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a173 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a173 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a125 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 5;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N0
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[5]~18 (
// Equation(s):
// \spriteController|scoreController|RGB_o[5]~18_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a125~portadataout ))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a173~portadataout )) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a149~portadataout ) ) ) ) # ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a125~portadataout ))) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a173~portadataout )) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a149~portadataout  & \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a149~portadataout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a173~portadataout ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[5]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[5]~18 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[5]~18 .lut_mask = 64'h111103CFDDDD03CF;
defparam \spriteController|scoreController|RGB_o[5]~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a29 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y32_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N0
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[5]~19 (
// Equation(s):
// \spriteController|scoreController|RGB_o[5]~19_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a29~portadataout ) # (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a5~portadataout ) # (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a29~portadataout ) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a5~portadataout ) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(gnd),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[5]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[5]~19 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[5]~19 .lut_mask = 64'h0A0A22225F5F7777;
defparam \spriteController|scoreController|RGB_o[5]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N27
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[5]~20 (
// Equation(s):
// \spriteController|scoreController|RGB_o[5]~20_combout  = ( \spriteController|scoreController|RGB_o[5]~18_combout  & ( \spriteController|scoreController|RGB_o[5]~19_combout  ) ) # ( !\spriteController|scoreController|RGB_o[5]~18_combout  & ( 
// \spriteController|scoreController|RGB_o[5]~19_combout  & ( (!\spriteController|scoreController|visible_flag~2_combout ) # (((!\spriteController|tc1|visible_flag~0_combout ) # (!\spriteController|tc1|visible_flag~2_combout )) # 
// (\spriteController|scoreController|RGB_o[10]~2_combout )) ) ) ) # ( \spriteController|scoreController|RGB_o[5]~18_combout  & ( !\spriteController|scoreController|RGB_o[5]~19_combout  & ( (\spriteController|scoreController|visible_flag~2_combout  & 
// (!\spriteController|scoreController|RGB_o[10]~2_combout  & (\spriteController|tc1|visible_flag~0_combout  & \spriteController|tc1|visible_flag~2_combout ))) ) ) )

	.dataa(!\spriteController|scoreController|visible_flag~2_combout ),
	.datab(!\spriteController|scoreController|RGB_o[10]~2_combout ),
	.datac(!\spriteController|tc1|visible_flag~0_combout ),
	.datad(!\spriteController|tc1|visible_flag~2_combout ),
	.datae(!\spriteController|scoreController|RGB_o[5]~18_combout ),
	.dataf(!\spriteController|scoreController|RGB_o[5]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[5]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[5]~20 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[5]~20 .lut_mask = 64'h00000004FFFBFFFF;
defparam \spriteController|scoreController|RGB_o[5]~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a102 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a150 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a150 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a150 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a150 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a150 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a150 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a126 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 6;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 6;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N36
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[6]~15 (
// Equation(s):
// \spriteController|scoreController|RGB_o[6]~15_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174~portadataout  & 
// ( (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a150~portadataout ) # (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a102~portadataout )) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a126~portadataout ))) ) ) ) # ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a150~portadataout ) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a102~portadataout )) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a126~portadataout ))) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a150~portadataout ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a174~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[6]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[6]~15 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[6]~15 .lut_mask = 64'h22770A0A22775F5F;
defparam \spriteController|scoreController|RGB_o[6]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y41_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode278w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y25_N0
cyclonev_ram_block \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|score_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\spriteController|scoreController|mem_address_o[12]~12_combout ,\spriteController|scoreController|mem_address_o[11]~11_combout ,\spriteController|scoreController|mem_address_o[10]~10_combout ,\spriteController|scoreController|mem_address_o[9]~9_combout ,
\spriteController|scoreController|mem_address_o[8]~8_combout ,\spriteController|scoreController|mem_address_o[7]~7_combout ,\spriteController|scoreController|mem_address_o[6]~6_combout ,\spriteController|scoreController|mem_address_o[5]~5_combout ,
\spriteController|scoreController|mem_address_o[4]~4_combout ,\spriteController|scoreController|mem_address_o[3]~3_combout ,\spriteController|scoreController|mem_address_o[2]~2_combout ,\spriteController|scoreController|mem_address_o[1]~1_combout ,
\spriteController|scoreController|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a78 .init_file = "../score.mif";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "SpriteController:spriteController|mem_score:score_mem|altsyncram:altsyncram_component|altsyncram_0mf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock0";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 24;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N36
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[6]~16 (
// Equation(s):
// \spriteController|scoreController|RGB_o[6]~16_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a78~portadataout  ) 
// ) # ( !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a30~portadataout ))) ) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( 
// (!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a30~portadataout ))) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datad(gnd),
	.datae(!\spriteController|score_mem|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[6]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[6]~16 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[6]~16 .lut_mask = 64'h474700004747FFFF;
defparam \spriteController|scoreController|RGB_o[6]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N24
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[6]~17 (
// Equation(s):
// \spriteController|scoreController|RGB_o[6]~17_combout  = ( \spriteController|scoreController|RGB_o[6]~15_combout  & ( \spriteController|scoreController|RGB_o[6]~16_combout  ) ) # ( !\spriteController|scoreController|RGB_o[6]~15_combout  & ( 
// \spriteController|scoreController|RGB_o[6]~16_combout  & ( (!\spriteController|scoreController|visible_flag~2_combout ) # (((!\spriteController|tc1|visible_flag~2_combout ) # (!\spriteController|tc1|visible_flag~0_combout )) # 
// (\spriteController|scoreController|RGB_o[10]~2_combout )) ) ) ) # ( \spriteController|scoreController|RGB_o[6]~15_combout  & ( !\spriteController|scoreController|RGB_o[6]~16_combout  & ( (\spriteController|scoreController|visible_flag~2_combout  & 
// (!\spriteController|scoreController|RGB_o[10]~2_combout  & (\spriteController|tc1|visible_flag~2_combout  & \spriteController|tc1|visible_flag~0_combout ))) ) ) )

	.dataa(!\spriteController|scoreController|visible_flag~2_combout ),
	.datab(!\spriteController|scoreController|RGB_o[10]~2_combout ),
	.datac(!\spriteController|tc1|visible_flag~2_combout ),
	.datad(!\spriteController|tc1|visible_flag~0_combout ),
	.datae(!\spriteController|scoreController|RGB_o[6]~15_combout ),
	.dataf(!\spriteController|scoreController|RGB_o[6]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[6]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[6]~17 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[6]~17 .lut_mask = 64'h00000004FFFBFFFF;
defparam \spriteController|scoreController|RGB_o[6]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N18
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~2 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~2_combout  = ( \spriteController|scoreController|RGB_o[5]~20_combout  & ( \spriteController|scoreController|RGB_o[6]~17_combout  & ( 
// (!\spriteController|scoreController|RGB_o[10]~0_combout  & ((!\spriteController|scoreController|RGB_o[10]~1_combout ) # ((!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53~portadataout  & 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54~portadataout )))) ) ) ) # ( !\spriteController|scoreController|RGB_o[5]~20_combout  & ( \spriteController|scoreController|RGB_o[6]~17_combout  & ( 
// (!\spriteController|scoreController|RGB_o[10]~0_combout  & ((!\spriteController|scoreController|RGB_o[10]~1_combout ) # ((!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53~portadataout  & 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54~portadataout )))) ) ) ) # ( \spriteController|scoreController|RGB_o[5]~20_combout  & ( !\spriteController|scoreController|RGB_o[6]~17_combout  & ( 
// (!\spriteController|scoreController|RGB_o[10]~0_combout  & ((!\spriteController|scoreController|RGB_o[10]~1_combout ) # ((!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53~portadataout  & 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54~portadataout )))) ) ) ) # ( !\spriteController|scoreController|RGB_o[5]~20_combout  & ( !\spriteController|scoreController|RGB_o[6]~17_combout  & ( 
// ((!\spriteController|scoreController|RGB_o[10]~1_combout ) # ((!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53~portadataout  & !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # 
// (\spriteController|scoreController|RGB_o[10]~0_combout ) ) ) )

	.dataa(!\spriteController|scoreController|RGB_o[10]~0_combout ),
	.datab(!\spriteController|scoreController|RGB_o[10]~1_combout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datae(!\spriteController|scoreController|RGB_o[5]~20_combout ),
	.dataf(!\spriteController|scoreController|RGB_o[6]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~2 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~2 .lut_mask = 64'hFDDDA888A888A888;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N39
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout  = ( \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~5_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~2_combout  & ( 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~1_combout  & (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~4_combout  & (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~0_combout  & 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~3_combout ))) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~1_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~4_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~0_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~3_combout ),
	.datae(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~5_combout ),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6 .lut_mask = 64'h0000000000000001;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N30
cyclonev_lcell_comb \spriteController|tc1|LessThan2~1 (
// Equation(s):
// \spriteController|tc1|LessThan2~1_combout  = ( \vga|sync|v_signal|CURRENT_PIXEL [1] & ( !\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q  ) ) # ( !\vga|sync|v_signal|CURRENT_PIXEL [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|sync|v_signal|CURRENT_PIXEL [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|LessThan2~1 .extended_lut = "off";
defparam \spriteController|tc1|LessThan2~1 .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \spriteController|tc1|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N54
cyclonev_lcell_comb \spriteController|wallsController|LessThan2~0 (
// Equation(s):
// \spriteController|wallsController|LessThan2~0_combout  = ( !\vga|sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q  & ( \spriteController|tc1|LessThan2~1_combout  & ( (!\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q  & (!\vga|sync|v_signal|CURRENT_PIXEL [4] & 
// (!\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q  & !\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q ))) ) ) )

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL [4]),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q ),
	.datae(!\vga|sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q ),
	.dataf(!\spriteController|tc1|LessThan2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|wallsController|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|wallsController|LessThan2~0 .extended_lut = "off";
defparam \spriteController|wallsController|LessThan2~0 .lut_mask = 64'h0000000080000000;
defparam \spriteController|wallsController|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N30
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~2 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~2_combout  = ( \vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q  & ( \vga|sync|v_signal|CURRENT_PIXEL [3] & ( \vga|sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q  ) ) ) # ( 
// !\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q  & ( \vga|sync|v_signal|CURRENT_PIXEL [3] & ( (!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & !\vga|sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q ) ) ) ) # ( 
// \vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q  & ( !\vga|sync|v_signal|CURRENT_PIXEL [3] & ( (\vga|sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q  & ((\vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q ) # (\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ))) ) 
// ) ) # ( !\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q  & ( !\vga|sync|v_signal|CURRENT_PIXEL [3] & ( (!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & !\vga|sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q ),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q ),
	.datae(!\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q ),
	.dataf(!\vga|sync|v_signal|CURRENT_PIXEL [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~2 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~2 .lut_mask = 64'hCC00003FCC0000FF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N0
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~1 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~1_combout  = ( \vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q  & ( (!\vga|sync|h_signal|CURRENT_PIXEL [3] & (!\vga|sync|h_signal|CURRENT_PIXEL [5] & 
// ((!\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ) # (!\vga|sync|h_signal|CURRENT_PIXEL[1]~DUPLICATE_q )))) # (\vga|sync|h_signal|CURRENT_PIXEL [3] & (\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q  & ((\vga|sync|h_signal|CURRENT_PIXEL [5])))) ) ) # ( 
// !\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q  & ( !\vga|sync|h_signal|CURRENT_PIXEL [5] ) )

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL [3]),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL[1]~DUPLICATE_q ),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL [5]),
	.datae(gnd),
	.dataf(!\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~1 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~1 .lut_mask = 64'hFF00FF00A811A811;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N36
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~3 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~3_combout  = ( !\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q  & ( (!\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q  & 
// (!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~2_combout  & (!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~1_combout  & !\vga|sync|h_signal|CURRENT_PIXEL [6]))) ) )

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~2_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~1_combout ),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL [6]),
	.datae(gnd),
	.dataf(!\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~3 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~3 .lut_mask = 64'h8000800000000000;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N15
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  = ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~3_combout  & ( \spriteController|tc1|visible_flag~2_combout  & ( 
// (!\spriteController|wallsController|LessThan2~0_combout  & \spriteController|tc1|visible_flag~0_combout ) ) ) )

	.dataa(!\spriteController|wallsController|LessThan2~0_combout ),
	.datab(gnd),
	.datac(!\spriteController|tc1|visible_flag~0_combout ),
	.datad(gnd),
	.datae(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~3_combout ),
	.dataf(!\spriteController|tc1|visible_flag~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4 .lut_mask = 64'h0000000000000A0A;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N21
cyclonev_lcell_comb \spriteController|tc1|visible_flag~3 (
// Equation(s):
// \spriteController|tc1|visible_flag~3_combout  = ( \vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q  & ( !\vga|sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q  ) ) # ( !\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q  & ( 
// (!\vga|sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q  & \vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q ),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|visible_flag~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|visible_flag~3 .extended_lut = "off";
defparam \spriteController|tc1|visible_flag~3 .lut_mask = 64'h0C0CCCCC0C0CCCCC;
defparam \spriteController|tc1|visible_flag~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N3
cyclonev_lcell_comb \spriteController|tc2|visible_flag~0 (
// Equation(s):
// \spriteController|tc2|visible_flag~0_combout  = ( \vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q  & ( \vga|sync|v_signal|CURRENT_PIXEL [1] & ( (!\vga|sync|v_signal|CURRENT_PIXEL [4] & (!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & 
// \vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q )) # (\vga|sync|v_signal|CURRENT_PIXEL [4] & ((!\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q ))) ) ) ) # ( !\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q  & ( \vga|sync|v_signal|CURRENT_PIXEL [1] & ( 
// (!\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q  & (((\vga|sync|v_signal|CURRENT_PIXEL [4] & \vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q )))) # (\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q  & (!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & 
// ((!\vga|sync|v_signal|CURRENT_PIXEL [4]) # (!\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q )))) ) ) ) # ( \vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q  & ( !\vga|sync|v_signal|CURRENT_PIXEL [1] & ( (!\vga|sync|v_signal|CURRENT_PIXEL [4] & 
// (!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & \vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q )) # (\vga|sync|v_signal|CURRENT_PIXEL [4] & ((!\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q ))) ) ) ) # ( 
// !\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q  & ( !\vga|sync|v_signal|CURRENT_PIXEL [1] & ( (!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & \vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q ) ) ) )

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL [4]),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q ),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ),
	.datae(!\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ),
	.dataf(!\vga|sync|v_signal|CURRENT_PIXEL [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc2|visible_flag~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc2|visible_flag~0 .extended_lut = "off";
defparam \spriteController|tc2|visible_flag~0 .lut_mask = 64'h0A0A38380A383838;
defparam \spriteController|tc2|visible_flag~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N12
cyclonev_lcell_comb \spriteController|tc2|visible_flag~1 (
// Equation(s):
// \spriteController|tc2|visible_flag~1_combout  = ( \spriteController|tc2|visible_flag~0_combout  & ( \vga|sync|h_signal|Equal0~0_combout  & ( (!\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q  & (!\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q  & 
// (\vga|sync|h_signal|CURRENT_PIXEL [6] & !\vga|sync|h_signal|CURRENT_PIXEL [5]))) ) ) ) # ( \spriteController|tc2|visible_flag~0_combout  & ( !\vga|sync|h_signal|Equal0~0_combout  & ( (!\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q  & 
// (!\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q  & (!\vga|sync|h_signal|CURRENT_PIXEL [6] & \vga|sync|h_signal|CURRENT_PIXEL [5]))) ) ) )

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q ),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [6]),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL [5]),
	.datae(!\spriteController|tc2|visible_flag~0_combout ),
	.dataf(!\vga|sync|h_signal|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc2|visible_flag~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc2|visible_flag~1 .extended_lut = "off";
defparam \spriteController|tc2|visible_flag~1 .lut_mask = 64'h0000008000000800;
defparam \spriteController|tc2|visible_flag~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N36
cyclonev_lcell_comb \spriteController|tc2|mem_address_o[0]~0 (
// Equation(s):
// \spriteController|tc2|mem_address_o[0]~0_combout  = ( \spriteController|tc1|visible_flag~0_combout  & ( (\spriteController|tc2|visible_flag~1_combout  & (\spriteController|tc1|visible_flag~3_combout  & (\vga|sync|h_signal|CURRENT_PIXEL [0] & 
// \spriteController|tc1|visible_flag~2_combout ))) ) )

	.dataa(!\spriteController|tc2|visible_flag~1_combout ),
	.datab(!\spriteController|tc1|visible_flag~3_combout ),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [0]),
	.datad(!\spriteController|tc1|visible_flag~2_combout ),
	.datae(gnd),
	.dataf(!\spriteController|tc1|visible_flag~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc2|mem_address_o[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc2|mem_address_o[0]~0 .extended_lut = "off";
defparam \spriteController|tc2|mem_address_o[0]~0 .lut_mask = 64'h0000000000010001;
defparam \spriteController|tc2|mem_address_o[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N33
cyclonev_lcell_comb \spriteController|tc2|mem_address_o[1]~1 (
// Equation(s):
// \spriteController|tc2|mem_address_o[1]~1_combout  = ( \spriteController|tc1|visible_flag~0_combout  & ( (\spriteController|tc2|visible_flag~1_combout  & (\spriteController|tc1|visible_flag~3_combout  & (!\vga|sync|h_signal|CURRENT_PIXEL [1] & 
// \spriteController|tc1|visible_flag~2_combout ))) ) )

	.dataa(!\spriteController|tc2|visible_flag~1_combout ),
	.datab(!\spriteController|tc1|visible_flag~3_combout ),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [1]),
	.datad(!\spriteController|tc1|visible_flag~2_combout ),
	.datae(gnd),
	.dataf(!\spriteController|tc1|visible_flag~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc2|mem_address_o[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc2|mem_address_o[1]~1 .extended_lut = "off";
defparam \spriteController|tc2|mem_address_o[1]~1 .lut_mask = 64'h0000000000100010;
defparam \spriteController|tc2|mem_address_o[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N30
cyclonev_lcell_comb \spriteController|tc2|Add0~34 (
// Equation(s):
// \spriteController|tc2|Add0~34_cout  = CARRY(( !\vga|sync|h_signal|CURRENT_PIXEL [1] ) + ( !VCC ) + ( !VCC ))
// \spriteController|tc2|Add0~35  = SHARE(\vga|sync|h_signal|CURRENT_PIXEL [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\spriteController|tc2|Add0~34_cout ),
	.shareout(\spriteController|tc2|Add0~35 ));
// synopsys translate_off
defparam \spriteController|tc2|Add0~34 .extended_lut = "off";
defparam \spriteController|tc2|Add0~34 .lut_mask = 64'h00000F0F0000F0F0;
defparam \spriteController|tc2|Add0~34 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N33
cyclonev_lcell_comb \spriteController|tc2|Add0~1 (
// Equation(s):
// \spriteController|tc2|Add0~1_sumout  = SUM(( !\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q  ) + ( \spriteController|tc2|Add0~35  ) + ( \spriteController|tc2|Add0~34_cout  ))
// \spriteController|tc2|Add0~2  = CARRY(( !\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q  ) + ( \spriteController|tc2|Add0~35  ) + ( \spriteController|tc2|Add0~34_cout  ))
// \spriteController|tc2|Add0~3  = SHARE(\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|tc2|Add0~34_cout ),
	.sharein(\spriteController|tc2|Add0~35 ),
	.combout(),
	.sumout(\spriteController|tc2|Add0~1_sumout ),
	.cout(\spriteController|tc2|Add0~2 ),
	.shareout(\spriteController|tc2|Add0~3 ));
// synopsys translate_off
defparam \spriteController|tc2|Add0~1 .extended_lut = "off";
defparam \spriteController|tc2|Add0~1 .lut_mask = 64'h000000FF0000FF00;
defparam \spriteController|tc2|Add0~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N48
cyclonev_lcell_comb \spriteController|tc2|mem_address_o[2]~2 (
// Equation(s):
// \spriteController|tc2|mem_address_o[2]~2_combout  = ( \spriteController|tc1|visible_flag~0_combout  & ( (\spriteController|tc2|visible_flag~1_combout  & (\spriteController|tc1|visible_flag~3_combout  & (\spriteController|tc1|visible_flag~2_combout  & 
// \spriteController|tc2|Add0~1_sumout ))) ) )

	.dataa(!\spriteController|tc2|visible_flag~1_combout ),
	.datab(!\spriteController|tc1|visible_flag~3_combout ),
	.datac(!\spriteController|tc1|visible_flag~2_combout ),
	.datad(!\spriteController|tc2|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\spriteController|tc1|visible_flag~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc2|mem_address_o[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc2|mem_address_o[2]~2 .extended_lut = "off";
defparam \spriteController|tc2|mem_address_o[2]~2 .lut_mask = 64'h0000000000010001;
defparam \spriteController|tc2|mem_address_o[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N36
cyclonev_lcell_comb \spriteController|tc2|Add0~5 (
// Equation(s):
// \spriteController|tc2|Add0~5_sumout  = SUM(( !\vga|sync|h_signal|CURRENT_PIXEL [3] ) + ( \spriteController|tc2|Add0~3  ) + ( \spriteController|tc2|Add0~2  ))
// \spriteController|tc2|Add0~6  = CARRY(( !\vga|sync|h_signal|CURRENT_PIXEL [3] ) + ( \spriteController|tc2|Add0~3  ) + ( \spriteController|tc2|Add0~2  ))
// \spriteController|tc2|Add0~7  = SHARE(\vga|sync|h_signal|CURRENT_PIXEL [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|tc2|Add0~2 ),
	.sharein(\spriteController|tc2|Add0~3 ),
	.combout(),
	.sumout(\spriteController|tc2|Add0~5_sumout ),
	.cout(\spriteController|tc2|Add0~6 ),
	.shareout(\spriteController|tc2|Add0~7 ));
// synopsys translate_off
defparam \spriteController|tc2|Add0~5 .extended_lut = "off";
defparam \spriteController|tc2|Add0~5 .lut_mask = 64'h00000F0F0000F0F0;
defparam \spriteController|tc2|Add0~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N9
cyclonev_lcell_comb \spriteController|tc2|mem_address_o[3]~3 (
// Equation(s):
// \spriteController|tc2|mem_address_o[3]~3_combout  = ( \spriteController|tc1|visible_flag~0_combout  & ( (\spriteController|tc1|visible_flag~2_combout  & (\spriteController|tc2|visible_flag~1_combout  & (\spriteController|tc1|visible_flag~3_combout  & 
// \spriteController|tc2|Add0~5_sumout ))) ) )

	.dataa(!\spriteController|tc1|visible_flag~2_combout ),
	.datab(!\spriteController|tc2|visible_flag~1_combout ),
	.datac(!\spriteController|tc1|visible_flag~3_combout ),
	.datad(!\spriteController|tc2|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\spriteController|tc1|visible_flag~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc2|mem_address_o[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc2|mem_address_o[3]~3 .extended_lut = "off";
defparam \spriteController|tc2|mem_address_o[3]~3 .lut_mask = 64'h0000000000010001;
defparam \spriteController|tc2|mem_address_o[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N39
cyclonev_lcell_comb \spriteController|tc2|Add0~9 (
// Equation(s):
// \spriteController|tc2|Add0~9_sumout  = SUM(( !\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q  ) + ( \spriteController|tc2|Add0~7  ) + ( \spriteController|tc2|Add0~6  ))
// \spriteController|tc2|Add0~10  = CARRY(( !\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q  ) + ( \spriteController|tc2|Add0~7  ) + ( \spriteController|tc2|Add0~6  ))
// \spriteController|tc2|Add0~11  = SHARE(\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|tc2|Add0~6 ),
	.sharein(\spriteController|tc2|Add0~7 ),
	.combout(),
	.sumout(\spriteController|tc2|Add0~9_sumout ),
	.cout(\spriteController|tc2|Add0~10 ),
	.shareout(\spriteController|tc2|Add0~11 ));
// synopsys translate_off
defparam \spriteController|tc2|Add0~9 .extended_lut = "off";
defparam \spriteController|tc2|Add0~9 .lut_mask = 64'h000000FF0000FF00;
defparam \spriteController|tc2|Add0~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N24
cyclonev_lcell_comb \spriteController|tc2|mem_address_o[4]~4 (
// Equation(s):
// \spriteController|tc2|mem_address_o[4]~4_combout  = ( \spriteController|tc2|Add0~9_sumout  & ( (\spriteController|tc1|visible_flag~2_combout  & (\spriteController|tc2|visible_flag~1_combout  & (\spriteController|tc1|visible_flag~0_combout  & 
// \spriteController|tc1|visible_flag~3_combout ))) ) )

	.dataa(!\spriteController|tc1|visible_flag~2_combout ),
	.datab(!\spriteController|tc2|visible_flag~1_combout ),
	.datac(!\spriteController|tc1|visible_flag~0_combout ),
	.datad(!\spriteController|tc1|visible_flag~3_combout ),
	.datae(gnd),
	.dataf(!\spriteController|tc2|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc2|mem_address_o[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc2|mem_address_o[4]~4 .extended_lut = "off";
defparam \spriteController|tc2|mem_address_o[4]~4 .lut_mask = 64'h0000000000010001;
defparam \spriteController|tc2|mem_address_o[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N42
cyclonev_lcell_comb \spriteController|tc2|Add0~13 (
// Equation(s):
// \spriteController|tc2|Add0~13_sumout  = SUM(( !\vga|sync|h_signal|CURRENT_PIXEL [5] $ (\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ) ) + ( \spriteController|tc2|Add0~11  ) + ( \spriteController|tc2|Add0~10  ))
// \spriteController|tc2|Add0~14  = CARRY(( !\vga|sync|h_signal|CURRENT_PIXEL [5] $ (\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ) ) + ( \spriteController|tc2|Add0~11  ) + ( \spriteController|tc2|Add0~10  ))
// \spriteController|tc2|Add0~15  = SHARE((\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ) # (\vga|sync|h_signal|CURRENT_PIXEL [5]))

	.dataa(gnd),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL [5]),
	.datac(gnd),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|tc2|Add0~10 ),
	.sharein(\spriteController|tc2|Add0~11 ),
	.combout(),
	.sumout(\spriteController|tc2|Add0~13_sumout ),
	.cout(\spriteController|tc2|Add0~14 ),
	.shareout(\spriteController|tc2|Add0~15 ));
// synopsys translate_off
defparam \spriteController|tc2|Add0~13 .extended_lut = "off";
defparam \spriteController|tc2|Add0~13 .lut_mask = 64'h000033FF0000CC33;
defparam \spriteController|tc2|Add0~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N21
cyclonev_lcell_comb \spriteController|tc2|mem_address_o[5]~5 (
// Equation(s):
// \spriteController|tc2|mem_address_o[5]~5_combout  = ( \spriteController|tc2|Add0~13_sumout  & ( (\spriteController|tc1|visible_flag~2_combout  & (\spriteController|tc2|visible_flag~1_combout  & (\spriteController|tc1|visible_flag~3_combout  & 
// \spriteController|tc1|visible_flag~0_combout ))) ) )

	.dataa(!\spriteController|tc1|visible_flag~2_combout ),
	.datab(!\spriteController|tc2|visible_flag~1_combout ),
	.datac(!\spriteController|tc1|visible_flag~3_combout ),
	.datad(!\spriteController|tc1|visible_flag~0_combout ),
	.datae(gnd),
	.dataf(!\spriteController|tc2|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc2|mem_address_o[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc2|mem_address_o[5]~5 .extended_lut = "off";
defparam \spriteController|tc2|mem_address_o[5]~5 .lut_mask = 64'h0000000000010001;
defparam \spriteController|tc2|mem_address_o[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N45
cyclonev_lcell_comb \spriteController|tc2|Add0~17 (
// Equation(s):
// \spriteController|tc2|Add0~17_sumout  = SUM(( !\vga|sync|v_signal|CURRENT_PIXEL [1] $ (\vga|sync|h_signal|CURRENT_PIXEL [6]) ) + ( \spriteController|tc2|Add0~15  ) + ( \spriteController|tc2|Add0~14  ))
// \spriteController|tc2|Add0~18  = CARRY(( !\vga|sync|v_signal|CURRENT_PIXEL [1] $ (\vga|sync|h_signal|CURRENT_PIXEL [6]) ) + ( \spriteController|tc2|Add0~15  ) + ( \spriteController|tc2|Add0~14  ))
// \spriteController|tc2|Add0~19  = SHARE((!\vga|sync|v_signal|CURRENT_PIXEL [1] & \vga|sync|h_signal|CURRENT_PIXEL [6]))

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|tc2|Add0~14 ),
	.sharein(\spriteController|tc2|Add0~15 ),
	.combout(),
	.sumout(\spriteController|tc2|Add0~17_sumout ),
	.cout(\spriteController|tc2|Add0~18 ),
	.shareout(\spriteController|tc2|Add0~19 ));
// synopsys translate_off
defparam \spriteController|tc2|Add0~17 .extended_lut = "off";
defparam \spriteController|tc2|Add0~17 .lut_mask = 64'h000000AA0000AA55;
defparam \spriteController|tc2|Add0~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N18
cyclonev_lcell_comb \spriteController|tc2|mem_address_o[6]~6 (
// Equation(s):
// \spriteController|tc2|mem_address_o[6]~6_combout  = ( \spriteController|tc1|visible_flag~0_combout  & ( (\spriteController|tc1|visible_flag~2_combout  & (\spriteController|tc2|visible_flag~1_combout  & (\spriteController|tc1|visible_flag~3_combout  & 
// \spriteController|tc2|Add0~17_sumout ))) ) )

	.dataa(!\spriteController|tc1|visible_flag~2_combout ),
	.datab(!\spriteController|tc2|visible_flag~1_combout ),
	.datac(!\spriteController|tc1|visible_flag~3_combout ),
	.datad(!\spriteController|tc2|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\spriteController|tc1|visible_flag~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc2|mem_address_o[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc2|mem_address_o[6]~6 .extended_lut = "off";
defparam \spriteController|tc2|mem_address_o[6]~6 .lut_mask = 64'h0000000000010001;
defparam \spriteController|tc2|mem_address_o[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N48
cyclonev_lcell_comb \spriteController|tc2|Add0~21 (
// Equation(s):
// \spriteController|tc2|Add0~21_sumout  = SUM(( !\vga|sync|v_signal|CURRENT_PIXEL [1] $ (!\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q  $ (!\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q )) ) + ( \spriteController|tc2|Add0~19  ) + ( 
// \spriteController|tc2|Add0~18  ))
// \spriteController|tc2|Add0~22  = CARRY(( !\vga|sync|v_signal|CURRENT_PIXEL [1] $ (!\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q  $ (!\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q )) ) + ( \spriteController|tc2|Add0~19  ) + ( 
// \spriteController|tc2|Add0~18  ))
// \spriteController|tc2|Add0~23  = SHARE((!\vga|sync|v_signal|CURRENT_PIXEL [1] $ (!\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q )) # (\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ))

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL [1]),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|tc2|Add0~18 ),
	.sharein(\spriteController|tc2|Add0~19 ),
	.combout(),
	.sumout(\spriteController|tc2|Add0~21_sumout ),
	.cout(\spriteController|tc2|Add0~22 ),
	.shareout(\spriteController|tc2|Add0~23 ));
// synopsys translate_off
defparam \spriteController|tc2|Add0~21 .extended_lut = "off";
defparam \spriteController|tc2|Add0~21 .lut_mask = 64'h00005FAF0000A55A;
defparam \spriteController|tc2|Add0~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N27
cyclonev_lcell_comb \spriteController|tc2|mem_address_o[7]~7 (
// Equation(s):
// \spriteController|tc2|mem_address_o[7]~7_combout  = ( \spriteController|tc2|Add0~21_sumout  & ( (\spriteController|tc1|visible_flag~2_combout  & (\spriteController|tc2|visible_flag~1_combout  & (\spriteController|tc1|visible_flag~3_combout  & 
// \spriteController|tc1|visible_flag~0_combout ))) ) )

	.dataa(!\spriteController|tc1|visible_flag~2_combout ),
	.datab(!\spriteController|tc2|visible_flag~1_combout ),
	.datac(!\spriteController|tc1|visible_flag~3_combout ),
	.datad(!\spriteController|tc1|visible_flag~0_combout ),
	.datae(gnd),
	.dataf(!\spriteController|tc2|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc2|mem_address_o[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc2|mem_address_o[7]~7 .extended_lut = "off";
defparam \spriteController|tc2|mem_address_o[7]~7 .lut_mask = 64'h0000000000010001;
defparam \spriteController|tc2|mem_address_o[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N51
cyclonev_lcell_comb \spriteController|tc2|Add0~25 (
// Equation(s):
// \spriteController|tc2|Add0~25_sumout  = SUM(( !\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q  $ (!\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q  $ (((\vga|sync|v_signal|CURRENT_PIXEL [1] & \vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q )))) ) + ( 
// \spriteController|tc2|Add0~23  ) + ( \spriteController|tc2|Add0~22  ))
// \spriteController|tc2|Add0~26  = CARRY(( !\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q  $ (!\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q  $ (((\vga|sync|v_signal|CURRENT_PIXEL [1] & \vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q )))) ) + ( 
// \spriteController|tc2|Add0~23  ) + ( \spriteController|tc2|Add0~22  ))
// \spriteController|tc2|Add0~27  = SHARE((!\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q  $ (((\vga|sync|v_signal|CURRENT_PIXEL [1] & \vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q )))) # (\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q ))

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL [1]),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q ),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|tc2|Add0~22 ),
	.sharein(\spriteController|tc2|Add0~23 ),
	.combout(),
	.sumout(\spriteController|tc2|Add0~25_sumout ),
	.cout(\spriteController|tc2|Add0~26 ),
	.shareout(\spriteController|tc2|Add0~27 ));
// synopsys translate_off
defparam \spriteController|tc2|Add0~25 .extended_lut = "off";
defparam \spriteController|tc2|Add0~25 .lut_mask = 64'h0000EF1F00001EE1;
defparam \spriteController|tc2|Add0~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N6
cyclonev_lcell_comb \spriteController|tc2|mem_address_o[8]~8 (
// Equation(s):
// \spriteController|tc2|mem_address_o[8]~8_combout  = ( \spriteController|tc2|Add0~25_sumout  & ( (\spriteController|tc1|visible_flag~2_combout  & (\spriteController|tc2|visible_flag~1_combout  & (\spriteController|tc1|visible_flag~0_combout  & 
// \spriteController|tc1|visible_flag~3_combout ))) ) )

	.dataa(!\spriteController|tc1|visible_flag~2_combout ),
	.datab(!\spriteController|tc2|visible_flag~1_combout ),
	.datac(!\spriteController|tc1|visible_flag~0_combout ),
	.datad(!\spriteController|tc1|visible_flag~3_combout ),
	.datae(gnd),
	.dataf(!\spriteController|tc2|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc2|mem_address_o[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc2|mem_address_o[8]~8 .extended_lut = "off";
defparam \spriteController|tc2|mem_address_o[8]~8 .lut_mask = 64'h0000000000010001;
defparam \spriteController|tc2|mem_address_o[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N0
cyclonev_lcell_comb \spriteController|tc2|LessThan2~0 (
// Equation(s):
// \spriteController|tc2|LessThan2~0_combout  = ( \vga|sync|v_signal|CURRENT_PIXEL [1] & ( (!\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q  & !\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ) ) ) # ( !\vga|sync|v_signal|CURRENT_PIXEL [1] & ( 
// !\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vga|sync|v_signal|CURRENT_PIXEL [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc2|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc2|LessThan2~0 .extended_lut = "off";
defparam \spriteController|tc2|LessThan2~0 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \spriteController|tc2|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N54
cyclonev_lcell_comb \spriteController|tc2|Add0~29 (
// Equation(s):
// \spriteController|tc2|Add0~29_sumout  = SUM(( !\vga|sync|v_signal|CURRENT_PIXEL [4] $ (!\vga|sync|h_signal|CURRENT_PIXEL[9]~DUPLICATE_q  $ (\spriteController|tc2|LessThan2~0_combout )) ) + ( \spriteController|tc2|Add0~27  ) + ( 
// \spriteController|tc2|Add0~26  ))

	.dataa(gnd),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL [4]),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL[9]~DUPLICATE_q ),
	.datad(!\spriteController|tc2|LessThan2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|tc2|Add0~26 ),
	.sharein(\spriteController|tc2|Add0~27 ),
	.combout(),
	.sumout(\spriteController|tc2|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc2|Add0~29 .extended_lut = "off";
defparam \spriteController|tc2|Add0~29 .lut_mask = 64'h0000000000003CC3;
defparam \spriteController|tc2|Add0~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N3
cyclonev_lcell_comb \spriteController|tc2|mem_address_o[9]~9 (
// Equation(s):
// \spriteController|tc2|mem_address_o[9]~9_combout  = ( \spriteController|tc1|visible_flag~0_combout  & ( (\spriteController|tc2|Add0~29_sumout  & (\spriteController|tc1|visible_flag~3_combout  & (\spriteController|tc2|visible_flag~1_combout  & 
// \spriteController|tc1|visible_flag~2_combout ))) ) )

	.dataa(!\spriteController|tc2|Add0~29_sumout ),
	.datab(!\spriteController|tc1|visible_flag~3_combout ),
	.datac(!\spriteController|tc2|visible_flag~1_combout ),
	.datad(!\spriteController|tc1|visible_flag~2_combout ),
	.datae(gnd),
	.dataf(!\spriteController|tc1|visible_flag~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc2|mem_address_o[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc2|mem_address_o[9]~9 .extended_lut = "off";
defparam \spriteController|tc2|mem_address_o[9]~9 .lut_mask = 64'h0000000000010001;
defparam \spriteController|tc2|mem_address_o[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\spriteController|tc2|mem_address_o[9]~9_combout ,\spriteController|tc2|mem_address_o[8]~8_combout ,\spriteController|tc2|mem_address_o[7]~7_combout ,\spriteController|tc2|mem_address_o[6]~6_combout ,\spriteController|tc2|mem_address_o[5]~5_combout ,
\spriteController|tc2|mem_address_o[4]~4_combout ,\spriteController|tc2|mem_address_o[3]~3_combout ,\spriteController|tc2|mem_address_o[2]~2_combout ,\spriteController|tc2|mem_address_o[1]~1_combout ,\spriteController|tc2|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1 .init_file = "tanque2.mif";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "SpriteController:spriteController|mem_tank2:tank2_mem|altsyncram:altsyncram_component|altsyncram_hkf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 10;
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 1023;
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 1024;
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 10;
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200802008020080200802008020080200800000000000000000000000000000000000000000006016058160581605816058160581605816058180000000000000000000000000000000000000000070000000000000000000000000000000000001C00000000000000000000000000000004950441104600000000000";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "0000000000000000000000000180411044112500000000000000000000495A5695A5E0C0000000000000000000000000000000000383695A56952500000000000000000000DBFEFFBFEFBAC00000000000000000000000000000000002EBFBFEFFBF6F00000000000000000000241B56D5B56B000000000000000000000000000000000001AC6D5B56D49000000000000000000000697E7F9FE7F9800000000000000000000000000000000003E6F9FE7F9DA500000000000000000000495A5695A5E0C0000000000000000000000000000000000383695A569525000000000000000000006B6D2B4AD2D28000000000000000000000000000000000034AB4AD";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "2B49AD00000000000000000000241B56D5B56B000000000000000000000000000000000001AC6D5B56D4900000000000000000000041367D9F67D080000000000000000000000000000000000342D9F67D9D040000000000000000000041367D9F67D080000000000000000000000000000000000342D9F67D9D0400000000000000000000BCD94651946B000000000000000000000000000000000001AC65194652F3000000000000000000004318C6318CB2800000000000000000000000000000000002CA6318C6310C00000000000000000000495A5695A5E0C0000000000000000000000000000000000383695A569525000000000000000000000A64A9";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "2A4AF9800000000000000000000000000000000003E692A4A9282900000000000000000000241B56D5B56B000000000000000000000000000000000001AC6D5B56D4900000000000000000000022088220881100000000000000000000000000000000000044220882208800000000000000000000495A5695A5E0C0000000000000000000000000000000000383695A56952500000000000000000000D190441104C08200802008020E03A0E83800802008020083024110441346000000000000000000000000000000000000000000000002008000000000000000000000000000000000000000000000000000000000000000000000000000020080000000";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000020080000000000000000000000000000000000000000000000000000000000000000000000000000200800000000000000000000000000000000000000000000000000000000000000000000000000802008020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N18
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~8 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~8_combout  = ( \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [13] & ( \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [12] & ( 
// (\spriteController|tc1|visible_flag~2_combout  & (\spriteController|tc1|visible_flag~0_combout  & (\spriteController|tc1|visible_flag~3_combout  & \spriteController|tc2|visible_flag~1_combout ))) ) ) ) # ( 
// !\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [13] & ( \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [12] & ( (\spriteController|tc1|visible_flag~2_combout  & (\spriteController|tc1|visible_flag~0_combout  & 
// (\spriteController|tc1|visible_flag~3_combout  & \spriteController|tc2|visible_flag~1_combout ))) ) ) ) # ( \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [13] & ( !\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a 
// [12] & ( (\spriteController|tc1|visible_flag~2_combout  & (\spriteController|tc1|visible_flag~0_combout  & (\spriteController|tc1|visible_flag~3_combout  & \spriteController|tc2|visible_flag~1_combout ))) ) ) )

	.dataa(!\spriteController|tc1|visible_flag~2_combout ),
	.datab(!\spriteController|tc1|visible_flag~0_combout ),
	.datac(!\spriteController|tc1|visible_flag~3_combout ),
	.datad(!\spriteController|tc2|visible_flag~1_combout ),
	.datae(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [13]),
	.dataf(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~8 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~8 .lut_mask = 64'h0000000100010001;
defparam \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N15
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~7 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~7_combout  = ( \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [2] & ( \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [1] & ( 
// (\spriteController|tc2|visible_flag~1_combout  & (\spriteController|tc1|visible_flag~3_combout  & (\spriteController|tc1|visible_flag~0_combout  & \spriteController|tc1|visible_flag~2_combout ))) ) ) ) # ( 
// !\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [2] & ( \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [1] & ( (\spriteController|tc2|visible_flag~1_combout  & (\spriteController|tc1|visible_flag~3_combout  & 
// (\spriteController|tc1|visible_flag~0_combout  & \spriteController|tc1|visible_flag~2_combout ))) ) ) ) # ( \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [2] & ( !\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a 
// [1] & ( (\spriteController|tc2|visible_flag~1_combout  & (\spriteController|tc1|visible_flag~3_combout  & (\spriteController|tc1|visible_flag~0_combout  & \spriteController|tc1|visible_flag~2_combout ))) ) ) )

	.dataa(!\spriteController|tc2|visible_flag~1_combout ),
	.datab(!\spriteController|tc1|visible_flag~3_combout ),
	.datac(!\spriteController|tc1|visible_flag~0_combout ),
	.datad(!\spriteController|tc1|visible_flag~2_combout ),
	.datae(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~7 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~7 .lut_mask = 64'h0000000100010001;
defparam \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\spriteController|tc2|mem_address_o[9]~9_combout ,\spriteController|tc2|mem_address_o[8]~8_combout ,\spriteController|tc2|mem_address_o[7]~7_combout ,\spriteController|tc2|mem_address_o[6]~6_combout ,\spriteController|tc2|mem_address_o[5]~5_combout ,
\spriteController|tc2|mem_address_o[4]~4_combout ,\spriteController|tc2|mem_address_o[3]~3_combout ,\spriteController|tc2|mem_address_o[2]~2_combout ,\spriteController|tc2|mem_address_o[1]~1_combout ,\spriteController|tc2|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "tanque2.mif";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "SpriteController:spriteController|mem_tank2:tank2_mem|altsyncram:altsyncram_component|altsyncram_hkf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006010040100401004010040100401004010040180000000000000000000000000000000000000000040100401004010040100401004010040100401000000000000000000000000000000000000000000600000000000000000000000000000000000018000000000000000000000000000000224BB2ECBB130000000000";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "000000000000000000000000004C2ECBB2EC89000000000000000000002ECCD334CD1980000000000000000000000000000000000066334CD334BB00000000000000000000625F67D9F642000000000000000000000000000000000001087D9F67D989000000000000000000009FECDB36CD6EC00000000000000000000000000000000001BBB36CDB367F00000000000000000000334C4310C42000000000000000000000000000000000000080310C4310CD000000000000000000002ECCD334CD1980000000000000000000000000000000000066334CD334BB000000000000000000007FE4D9364D530000000000000000000000000000000000014C9364";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "D935FF000000000000000000009FECDB36CD6EC00000000000000000000000000000000001BBB36CDB367F000000000000000000002C8B22C8B21FC000000000000000000000000000000000007F2C8B22C8B2000000000000000000002ECB22C8B21F8000000000000000000000000000000000007E2C8B22C8BB00000000000000000000936CDB36CD6EC00000000000000000000000000000000001BBB36CDB364D000000000000000000006EDFF7FDFF4E8000000000000000000000000000000000013A7FDFF7FDBB000000000000000000002ECCD334CD1980000000000000000000000000000000000066334CD334BB000000000000000000004253B4";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "ED3B2CC00000000000000000000000000000000000B34ED3B4ED09000000000000000000009FECDB36CD6EC00000000000000000000000000000000001BBB36CDB367F00000000000000000000535765D9763DC00000000000000000000000000000000000F75D9765D94D000000000000000000002ECCD334CD1980000000000000000000000000000000000066334CD334BB00000000000000000000200BB2ECBB1500000000000000E088220380000000000000542ECBB2EC80000000000000000000000000000000000000000000000803E0F82000000000000000000000000000000000000000000000000000000000000000000000000803E0F8200000";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000803E0F82000000000000000000000000000000000000000000000000000000000000000000000000803C0F02000000000000000000000000000000000000000000000000000000000000000000000000300E0380C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N54
cyclonev_lcell_comb \spriteController|tc2|RGB_o[3]~1 (
// Equation(s):
// \spriteController|tc2|RGB_o[3]~1_combout  = ( \spriteController|tc1|visible_flag~0_combout  & ( (\spriteController|tc1|visible_flag~3_combout  & (\spriteController|tc2|visible_flag~1_combout  & (\spriteController|tc1|visible_flag~2_combout  & 
// \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [3]))) ) )

	.dataa(!\spriteController|tc1|visible_flag~3_combout ),
	.datab(!\spriteController|tc2|visible_flag~1_combout ),
	.datac(!\spriteController|tc1|visible_flag~2_combout ),
	.datad(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(!\spriteController|tc1|visible_flag~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc2|RGB_o[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc2|RGB_o[3]~1 .extended_lut = "off";
defparam \spriteController|tc2|RGB_o[3]~1 .lut_mask = 64'h0000000000010001;
defparam \spriteController|tc2|RGB_o[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\spriteController|tc2|mem_address_o[9]~9_combout ,\spriteController|tc2|mem_address_o[8]~8_combout ,\spriteController|tc2|mem_address_o[7]~7_combout ,\spriteController|tc2|mem_address_o[6]~6_combout ,\spriteController|tc2|mem_address_o[5]~5_combout ,
\spriteController|tc2|mem_address_o[4]~4_combout ,\spriteController|tc2|mem_address_o[3]~3_combout ,\spriteController|tc2|mem_address_o[2]~2_combout ,\spriteController|tc2|mem_address_o[1]~1_combout ,\spriteController|tc2|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a14 .init_file = "tanque2.mif";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "SpriteController:spriteController|mem_tank2:tank2_mem|altsyncram:altsyncram_component|altsyncram_hkf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 10;
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 10;
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 1023;
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 1024;
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 24;
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 10;
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 10;
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a14 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100401004010040100401004010040100400000000000000000000000000000000000000000000002008020080200802008020080200802008000000000000000000000000000000000300401004000020080200";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "8020080200802008020080200800010040100C000000000000000000000300C0300C02002008020080200802008020080200802008080300C0300C0000000000000000000003409024090240200802008020080200802008020080200809024090240D000000000000000000000180E0380E01402008020080200802008020080200802008050380E038060000000000000000000003008020080000200802008020080200802008020080200800020080200C000000000000000000000300C0300C02002008020080200802008020080200802008080300C0300C00000000000000000000034060180600402008020080200802008020080200802008010180";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "60180D000000000000000000000180E0380E01402008020080200802008020080200802008050380E0380600000000000000000000000080200801002008020080200802008020080200802008040200802000000000000000000000000100802008000020080200802008020080200802008020080002008020040000000000000000000003806018060140200802008020080200802008020080200805018060180E00000000000000000000014050140500402008020080200802008020080200802008010140501405000000000000000000000300C0300C02002008020080200802008020080200802008080300C0300C00000000000000000000034050";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "14050100200802008020080200802008020080200804014050140D000000000000000000000180E0380E01402008020080200802008020080200802008050380E0380600000000000000000000014010040101402008020080200802008020080200802008050040100405000000000000000000000300C0300C02002008020080200802008020080200802008080300C0300C000000000000000000000000401004000010040100401010080200400401004010040001004010000000000000000000000000000000000000000000000000200C0300800000000000000000000000000000000000000000000000000000000000000000000000200C03008000";
defparam \spriteController|tank2_mem|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000200C03008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010080200400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N12
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~9 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~9_combout  = ( \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [14] & ( \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [15] & ( 
// (\spriteController|tc2|visible_flag~1_combout  & (\spriteController|tc1|visible_flag~3_combout  & (\spriteController|tc1|visible_flag~2_combout  & \spriteController|tc1|visible_flag~0_combout ))) ) ) ) # ( 
// !\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [14] & ( \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [15] & ( (\spriteController|tc2|visible_flag~1_combout  & (\spriteController|tc1|visible_flag~3_combout  & 
// (\spriteController|tc1|visible_flag~2_combout  & \spriteController|tc1|visible_flag~0_combout ))) ) ) ) # ( \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [14] & ( !\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a 
// [15] & ( (\spriteController|tc2|visible_flag~1_combout  & (\spriteController|tc1|visible_flag~3_combout  & (\spriteController|tc1|visible_flag~2_combout  & \spriteController|tc1|visible_flag~0_combout ))) ) ) )

	.dataa(!\spriteController|tc2|visible_flag~1_combout ),
	.datab(!\spriteController|tc1|visible_flag~3_combout ),
	.datac(!\spriteController|tc1|visible_flag~2_combout ),
	.datad(!\spriteController|tc1|visible_flag~0_combout ),
	.datae(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [14]),
	.dataf(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~9 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~9 .lut_mask = 64'h0000000100010001;
defparam \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N54
cyclonev_lcell_comb \spriteController|tc2|visible_flag~2 (
// Equation(s):
// \spriteController|tc2|visible_flag~2_combout  = ( \spriteController|tc1|visible_flag~2_combout  & ( (\spriteController|tc1|visible_flag~3_combout  & (\spriteController|tc1|visible_flag~0_combout  & \spriteController|tc2|visible_flag~1_combout )) ) )

	.dataa(!\spriteController|tc1|visible_flag~3_combout ),
	.datab(!\spriteController|tc1|visible_flag~0_combout ),
	.datac(!\spriteController|tc2|visible_flag~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spriteController|tc1|visible_flag~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc2|visible_flag~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc2|visible_flag~2 .extended_lut = "off";
defparam \spriteController|tc2|visible_flag~2 .lut_mask = 64'h0000000001010101;
defparam \spriteController|tc2|visible_flag~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N6
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~10 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~10_combout  = ( !\spriteController|tc2|visible_flag~2_combout  & ( \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [18] & ( 
// !\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~9_combout  ) ) ) # ( \spriteController|tc2|visible_flag~2_combout  & ( !\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [18] & ( 
// (!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [16] & (!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [17] & (!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [10] & 
// !\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~9_combout ))) ) ) ) # ( !\spriteController|tc2|visible_flag~2_combout  & ( !\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [18] & ( 
// !\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~9_combout  ) ) )

	.dataa(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~9_combout ),
	.datae(!\spriteController|tc2|visible_flag~2_combout ),
	.dataf(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~10 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~10 .lut_mask = 64'hFF008000FF000000;
defparam \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N3
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~1 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~1_combout  = ( \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [21] & ( \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [20] & ( 
// (\spriteController|tc1|visible_flag~3_combout  & (\spriteController|tc1|visible_flag~2_combout  & (\spriteController|tc1|visible_flag~0_combout  & \spriteController|tc2|visible_flag~1_combout ))) ) ) ) # ( 
// !\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [21] & ( \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [20] & ( (\spriteController|tc1|visible_flag~3_combout  & (\spriteController|tc1|visible_flag~2_combout  & 
// (\spriteController|tc1|visible_flag~0_combout  & \spriteController|tc2|visible_flag~1_combout ))) ) ) ) # ( \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [21] & ( !\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a 
// [20] & ( (\spriteController|tc1|visible_flag~3_combout  & (\spriteController|tc1|visible_flag~2_combout  & (\spriteController|tc1|visible_flag~0_combout  & \spriteController|tc2|visible_flag~1_combout ))) ) ) )

	.dataa(!\spriteController|tc1|visible_flag~3_combout ),
	.datab(!\spriteController|tc1|visible_flag~2_combout ),
	.datac(!\spriteController|tc1|visible_flag~0_combout ),
	.datad(!\spriteController|tc2|visible_flag~1_combout ),
	.datae(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~1 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~1 .lut_mask = 64'h0000000100010001;
defparam \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N45
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~5 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~5_combout  = ( \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [6] & ( \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [7] & ( 
// (\spriteController|tc1|visible_flag~3_combout  & (\spriteController|tc1|visible_flag~0_combout  & (\spriteController|tc1|visible_flag~2_combout  & \spriteController|tc2|visible_flag~1_combout ))) ) ) ) # ( 
// !\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [6] & ( \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [7] & ( (\spriteController|tc1|visible_flag~3_combout  & (\spriteController|tc1|visible_flag~0_combout  & 
// (\spriteController|tc1|visible_flag~2_combout  & \spriteController|tc2|visible_flag~1_combout ))) ) ) ) # ( \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [6] & ( !\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a 
// [7] & ( (\spriteController|tc1|visible_flag~3_combout  & (\spriteController|tc1|visible_flag~0_combout  & (\spriteController|tc1|visible_flag~2_combout  & \spriteController|tc2|visible_flag~1_combout ))) ) ) )

	.dataa(!\spriteController|tc1|visible_flag~3_combout ),
	.datab(!\spriteController|tc1|visible_flag~0_combout ),
	.datac(!\spriteController|tc1|visible_flag~2_combout ),
	.datad(!\spriteController|tc2|visible_flag~1_combout ),
	.datae(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~5 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~5 .lut_mask = 64'h0000000100010001;
defparam \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N0
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~0 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~0_combout  = ( \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [8] & ( \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [19] & ( 
// (\spriteController|tc1|visible_flag~3_combout  & (\spriteController|tc1|visible_flag~2_combout  & (\spriteController|tc2|visible_flag~1_combout  & \spriteController|tc1|visible_flag~0_combout ))) ) ) ) # ( 
// !\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [8] & ( \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [19] & ( (\spriteController|tc1|visible_flag~3_combout  & (\spriteController|tc1|visible_flag~2_combout  & 
// (\spriteController|tc2|visible_flag~1_combout  & \spriteController|tc1|visible_flag~0_combout ))) ) ) ) # ( \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [8] & ( !\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a 
// [19] & ( (\spriteController|tc1|visible_flag~3_combout  & (\spriteController|tc1|visible_flag~2_combout  & (\spriteController|tc2|visible_flag~1_combout  & \spriteController|tc1|visible_flag~0_combout ))) ) ) )

	.dataa(!\spriteController|tc1|visible_flag~3_combout ),
	.datab(!\spriteController|tc1|visible_flag~2_combout ),
	.datac(!\spriteController|tc2|visible_flag~1_combout ),
	.datad(!\spriteController|tc1|visible_flag~0_combout ),
	.datae(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~0 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~0 .lut_mask = 64'h0000000100010001;
defparam \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N24
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~3 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~3_combout  = ( \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [4] & ( \spriteController|tc1|visible_flag~0_combout  & ( (\spriteController|tc2|visible_flag~1_combout 
//  & (\spriteController|tc1|visible_flag~2_combout  & \spriteController|tc1|visible_flag~3_combout )) ) ) ) # ( !\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [4] & ( \spriteController|tc1|visible_flag~0_combout  & ( 
// (\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [0] & (\spriteController|tc2|visible_flag~1_combout  & (\spriteController|tc1|visible_flag~2_combout  & \spriteController|tc1|visible_flag~3_combout ))) ) ) )

	.dataa(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [0]),
	.datab(!\spriteController|tc2|visible_flag~1_combout ),
	.datac(!\spriteController|tc1|visible_flag~2_combout ),
	.datad(!\spriteController|tc1|visible_flag~3_combout ),
	.datae(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\spriteController|tc1|visible_flag~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~3 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~3 .lut_mask = 64'h0000000000010003;
defparam \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N21
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~4 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~4_combout  = ( \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [5] & ( \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [9] & ( 
// (\spriteController|tc1|visible_flag~2_combout  & (\spriteController|tc1|visible_flag~0_combout  & (\spriteController|tc2|visible_flag~1_combout  & \spriteController|tc1|visible_flag~3_combout ))) ) ) ) # ( 
// !\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [5] & ( \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [9] & ( (\spriteController|tc1|visible_flag~2_combout  & (\spriteController|tc1|visible_flag~0_combout  & 
// (\spriteController|tc2|visible_flag~1_combout  & \spriteController|tc1|visible_flag~3_combout ))) ) ) ) # ( \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [5] & ( !\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a 
// [9] & ( (\spriteController|tc1|visible_flag~2_combout  & (\spriteController|tc1|visible_flag~0_combout  & (\spriteController|tc2|visible_flag~1_combout  & \spriteController|tc1|visible_flag~3_combout ))) ) ) )

	.dataa(!\spriteController|tc1|visible_flag~2_combout ),
	.datab(!\spriteController|tc1|visible_flag~0_combout ),
	.datac(!\spriteController|tc2|visible_flag~1_combout ),
	.datad(!\spriteController|tc1|visible_flag~3_combout ),
	.datae(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [5]),
	.dataf(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~4 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~4 .lut_mask = 64'h0000000100010001;
defparam \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N42
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~2 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~2_combout  = ( \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [23] & ( \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [22] & ( 
// (\spriteController|tc1|visible_flag~3_combout  & (\spriteController|tc1|visible_flag~0_combout  & (\spriteController|tc2|visible_flag~1_combout  & \spriteController|tc1|visible_flag~2_combout ))) ) ) ) # ( 
// !\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [23] & ( \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [22] & ( (\spriteController|tc1|visible_flag~3_combout  & (\spriteController|tc1|visible_flag~0_combout  & 
// (\spriteController|tc2|visible_flag~1_combout  & \spriteController|tc1|visible_flag~2_combout ))) ) ) ) # ( \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [23] & ( !\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a 
// [22] & ( (\spriteController|tc1|visible_flag~3_combout  & (\spriteController|tc1|visible_flag~0_combout  & (\spriteController|tc2|visible_flag~1_combout  & \spriteController|tc1|visible_flag~2_combout ))) ) ) )

	.dataa(!\spriteController|tc1|visible_flag~3_combout ),
	.datab(!\spriteController|tc1|visible_flag~0_combout ),
	.datac(!\spriteController|tc2|visible_flag~1_combout ),
	.datad(!\spriteController|tc1|visible_flag~2_combout ),
	.datae(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~2 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~2 .lut_mask = 64'h0000000100010001;
defparam \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N48
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~6 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~6_combout  = ( !\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~4_combout  & ( !\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~2_combout  & ( 
// (!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~1_combout  & (!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~5_combout  & (!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~0_combout  & 
// !\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~3_combout ))) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~1_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~5_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~0_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~3_combout ),
	.datae(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~4_combout ),
	.dataf(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~6 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~6 .lut_mask = 64'h8000000000000000;
defparam \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N51
cyclonev_lcell_comb \spriteController|tc2|RGB_o[11]~0 (
// Equation(s):
// \spriteController|tc2|RGB_o[11]~0_combout  = ( \spriteController|tc1|visible_flag~0_combout  & ( (\spriteController|tc2|visible_flag~1_combout  & (\spriteController|tc1|visible_flag~3_combout  & (\spriteController|tc1|visible_flag~2_combout  & 
// \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [11]))) ) )

	.dataa(!\spriteController|tc2|visible_flag~1_combout ),
	.datab(!\spriteController|tc1|visible_flag~3_combout ),
	.datac(!\spriteController|tc1|visible_flag~2_combout ),
	.datad(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(!\spriteController|tc1|visible_flag~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc2|RGB_o[11]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc2|RGB_o[11]~0 .extended_lut = "off";
defparam \spriteController|tc2|RGB_o[11]~0 .lut_mask = 64'h0000000000010001;
defparam \spriteController|tc2|RGB_o[11]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N0
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout  = ( \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~6_combout  & ( !\spriteController|tc2|RGB_o[11]~0_combout  & ( 
// (!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~8_combout  & (!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~7_combout  & (!\spriteController|tc2|RGB_o[3]~1_combout  & 
// \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~10_combout ))) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~8_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~7_combout ),
	.datac(!\spriteController|tc2|RGB_o[3]~1_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~10_combout ),
	.datae(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~6_combout ),
	.dataf(!\spriteController|tc2|RGB_o[11]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11 .lut_mask = 64'h0000008000000000;
defparam \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N3
cyclonev_lcell_comb \spriteController|tc1|visible_flag~4 (
// Equation(s):
// \spriteController|tc1|visible_flag~4_combout  = ( \spriteController|tc1|visible_flag~3_combout  & ( (\spriteController|tc1|visible_flag~0_combout  & \spriteController|tc1|visible_flag~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spriteController|tc1|visible_flag~0_combout ),
	.datad(!\spriteController|tc1|visible_flag~2_combout ),
	.datae(gnd),
	.dataf(!\spriteController|tc1|visible_flag~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|visible_flag~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|visible_flag~4 .extended_lut = "off";
defparam \spriteController|tc1|visible_flag~4 .lut_mask = 64'h00000000000F000F;
defparam \spriteController|tc1|visible_flag~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N2
cyclonev_io_ibuf \rx~input (
	.i(rx),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rx~input_o ));
// synopsys translate_off
defparam \rx~input .bus_hold = "false";
defparam \rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y19_N41
dffeas \RX0|rx_r (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rx~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|rx_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|rx_r .is_wysiwyg = "true";
defparam \RX0|rx_r .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N30
cyclonev_lcell_comb \rstn~feeder (
// Equation(s):
// \rstn~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rstn~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rstn~feeder .extended_lut = "off";
defparam \rstn~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \rstn~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y19_N32
dffeas rstn(
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rstn~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rstn~q ),
	.prn(vcc));
// synopsys translate_off
defparam rstn.is_wysiwyg = "true";
defparam rstn.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N42
cyclonev_lcell_comb \RX0|bitc~3 (
// Equation(s):
// \RX0|bitc~3_combout  = ( \RX0|state.IDLE~q  & ( !\RX0|bitc [2] $ (((!\RX0|bitc [1]) # (!\RX0|bitc [0]))) ) )

	.dataa(!\RX0|bitc [1]),
	.datab(!\RX0|bitc [0]),
	.datac(gnd),
	.datad(!\RX0|bitc [2]),
	.datae(gnd),
	.dataf(!\RX0|state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX0|bitc~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX0|bitc~3 .extended_lut = "off";
defparam \RX0|bitc~3 .lut_mask = 64'h0000000011EE11EE;
defparam \RX0|bitc~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N0
cyclonev_lcell_comb \RX0|baudgen0|Add0~33 (
// Equation(s):
// \RX0|baudgen0|Add0~33_sumout  = SUM(( \RX0|baudgen0|divcounter [0] ) + ( VCC ) + ( !VCC ))
// \RX0|baudgen0|Add0~34  = CARRY(( \RX0|baudgen0|divcounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RX0|baudgen0|divcounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\RX0|baudgen0|Add0~33_sumout ),
	.cout(\RX0|baudgen0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \RX0|baudgen0|Add0~33 .extended_lut = "off";
defparam \RX0|baudgen0|Add0~33 .lut_mask = 64'h00000000000000FF;
defparam \RX0|baudgen0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N6
cyclonev_lcell_comb \RX0|baudgen0|divcounter~10 (
// Equation(s):
// \RX0|baudgen0|divcounter~10_combout  = ( \RX0|baudgen0|Add0~33_sumout  ) # ( !\RX0|baudgen0|Add0~33_sumout  & ( !\RX0|state.RECV~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RX0|state.RECV~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RX0|baudgen0|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX0|baudgen0|divcounter~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX0|baudgen0|divcounter~10 .extended_lut = "off";
defparam \RX0|baudgen0|divcounter~10 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \RX0|baudgen0|divcounter~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y19_N8
dffeas \RX0|baudgen0|divcounter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RX0|baudgen0|divcounter~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX0|baudgen0|divcounter[4]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|baudgen0|divcounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|baudgen0|divcounter[0] .is_wysiwyg = "true";
defparam \RX0|baudgen0|divcounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N3
cyclonev_lcell_comb \RX0|baudgen0|Add0~29 (
// Equation(s):
// \RX0|baudgen0|Add0~29_sumout  = SUM(( \RX0|baudgen0|divcounter [1] ) + ( GND ) + ( \RX0|baudgen0|Add0~34  ))
// \RX0|baudgen0|Add0~30  = CARRY(( \RX0|baudgen0|divcounter [1] ) + ( GND ) + ( \RX0|baudgen0|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RX0|baudgen0|divcounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX0|baudgen0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX0|baudgen0|Add0~29_sumout ),
	.cout(\RX0|baudgen0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \RX0|baudgen0|Add0~29 .extended_lut = "off";
defparam \RX0|baudgen0|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \RX0|baudgen0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N0
cyclonev_lcell_comb \RX0|baudgen0|divcounter~9 (
// Equation(s):
// \RX0|baudgen0|divcounter~9_combout  = ( \RX0|baudgen0|Add0~29_sumout  & ( \RX0|state.RECV~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RX0|state.RECV~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RX0|baudgen0|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX0|baudgen0|divcounter~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX0|baudgen0|divcounter~9 .extended_lut = "off";
defparam \RX0|baudgen0|divcounter~9 .lut_mask = 64'h000000000F0F0F0F;
defparam \RX0|baudgen0|divcounter~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y19_N2
dffeas \RX0|baudgen0|divcounter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RX0|baudgen0|divcounter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX0|baudgen0|divcounter[4]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|baudgen0|divcounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|baudgen0|divcounter[1] .is_wysiwyg = "true";
defparam \RX0|baudgen0|divcounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N6
cyclonev_lcell_comb \RX0|baudgen0|Add0~25 (
// Equation(s):
// \RX0|baudgen0|Add0~25_sumout  = SUM(( \RX0|baudgen0|divcounter [2] ) + ( GND ) + ( \RX0|baudgen0|Add0~30  ))
// \RX0|baudgen0|Add0~26  = CARRY(( \RX0|baudgen0|divcounter [2] ) + ( GND ) + ( \RX0|baudgen0|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RX0|baudgen0|divcounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX0|baudgen0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX0|baudgen0|Add0~25_sumout ),
	.cout(\RX0|baudgen0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \RX0|baudgen0|Add0~25 .extended_lut = "off";
defparam \RX0|baudgen0|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \RX0|baudgen0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N27
cyclonev_lcell_comb \RX0|baudgen0|divcounter~8 (
// Equation(s):
// \RX0|baudgen0|divcounter~8_combout  = ( \RX0|baudgen0|Add0~25_sumout  & ( \RX0|state.RECV~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RX0|state.RECV~q ),
	.datae(!\RX0|baudgen0|Add0~25_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX0|baudgen0|divcounter~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX0|baudgen0|divcounter~8 .extended_lut = "off";
defparam \RX0|baudgen0|divcounter~8 .lut_mask = 64'h000000FF000000FF;
defparam \RX0|baudgen0|divcounter~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y19_N29
dffeas \RX0|baudgen0|divcounter[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RX0|baudgen0|divcounter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX0|baudgen0|divcounter[4]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|baudgen0|divcounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|baudgen0|divcounter[2] .is_wysiwyg = "true";
defparam \RX0|baudgen0|divcounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N9
cyclonev_lcell_comb \RX0|baudgen0|Add0~13 (
// Equation(s):
// \RX0|baudgen0|Add0~13_sumout  = SUM(( \RX0|baudgen0|divcounter [3] ) + ( GND ) + ( \RX0|baudgen0|Add0~26  ))
// \RX0|baudgen0|Add0~14  = CARRY(( \RX0|baudgen0|divcounter [3] ) + ( GND ) + ( \RX0|baudgen0|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RX0|baudgen0|divcounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX0|baudgen0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX0|baudgen0|Add0~13_sumout ),
	.cout(\RX0|baudgen0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \RX0|baudgen0|Add0~13 .extended_lut = "off";
defparam \RX0|baudgen0|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \RX0|baudgen0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N9
cyclonev_lcell_comb \RX0|baudgen0|divcounter~5 (
// Equation(s):
// \RX0|baudgen0|divcounter~5_combout  = ( \RX0|baudgen0|Add0~13_sumout  & ( \RX0|state.RECV~q  ) )

	.dataa(!\RX0|state.RECV~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RX0|baudgen0|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX0|baudgen0|divcounter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX0|baudgen0|divcounter~5 .extended_lut = "off";
defparam \RX0|baudgen0|divcounter~5 .lut_mask = 64'h0000000055555555;
defparam \RX0|baudgen0|divcounter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y19_N11
dffeas \RX0|baudgen0|divcounter[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RX0|baudgen0|divcounter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX0|baudgen0|divcounter[4]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|baudgen0|divcounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|baudgen0|divcounter[3] .is_wysiwyg = "true";
defparam \RX0|baudgen0|divcounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N18
cyclonev_lcell_comb \RX0|baudgen0|Add0~5 (
// Equation(s):
// \RX0|baudgen0|Add0~5_sumout  = SUM(( \RX0|baudgen0|divcounter [6] ) + ( GND ) + ( \RX0|baudgen0|Add0~10  ))
// \RX0|baudgen0|Add0~6  = CARRY(( \RX0|baudgen0|divcounter [6] ) + ( GND ) + ( \RX0|baudgen0|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RX0|baudgen0|divcounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX0|baudgen0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX0|baudgen0|Add0~5_sumout ),
	.cout(\RX0|baudgen0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \RX0|baudgen0|Add0~5 .extended_lut = "off";
defparam \RX0|baudgen0|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \RX0|baudgen0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N21
cyclonev_lcell_comb \RX0|baudgen0|Add0~21 (
// Equation(s):
// \RX0|baudgen0|Add0~21_sumout  = SUM(( \RX0|baudgen0|divcounter [7] ) + ( GND ) + ( \RX0|baudgen0|Add0~6  ))
// \RX0|baudgen0|Add0~22  = CARRY(( \RX0|baudgen0|divcounter [7] ) + ( GND ) + ( \RX0|baudgen0|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RX0|baudgen0|divcounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX0|baudgen0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX0|baudgen0|Add0~21_sumout ),
	.cout(\RX0|baudgen0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \RX0|baudgen0|Add0~21 .extended_lut = "off";
defparam \RX0|baudgen0|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \RX0|baudgen0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N15
cyclonev_lcell_comb \RX0|baudgen0|divcounter~7 (
// Equation(s):
// \RX0|baudgen0|divcounter~7_combout  = (!\RX0|state.RECV~q ) # (\RX0|baudgen0|Add0~21_sumout )

	.dataa(!\RX0|state.RECV~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RX0|baudgen0|Add0~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX0|baudgen0|divcounter~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX0|baudgen0|divcounter~7 .extended_lut = "off";
defparam \RX0|baudgen0|divcounter~7 .lut_mask = 64'hAAFFAAFFAAFFAAFF;
defparam \RX0|baudgen0|divcounter~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y19_N17
dffeas \RX0|baudgen0|divcounter[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RX0|baudgen0|divcounter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX0|baudgen0|divcounter[4]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|baudgen0|divcounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|baudgen0|divcounter[7] .is_wysiwyg = "true";
defparam \RX0|baudgen0|divcounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N12
cyclonev_lcell_comb \RX0|baudgen0|Add0~17 (
// Equation(s):
// \RX0|baudgen0|Add0~17_sumout  = SUM(( \RX0|baudgen0|divcounter [4] ) + ( GND ) + ( \RX0|baudgen0|Add0~14  ))
// \RX0|baudgen0|Add0~18  = CARRY(( \RX0|baudgen0|divcounter [4] ) + ( GND ) + ( \RX0|baudgen0|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RX0|baudgen0|divcounter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX0|baudgen0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX0|baudgen0|Add0~17_sumout ),
	.cout(\RX0|baudgen0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \RX0|baudgen0|Add0~17 .extended_lut = "off";
defparam \RX0|baudgen0|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RX0|baudgen0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N39
cyclonev_lcell_comb \RX0|baudgen0|divcounter~6 (
// Equation(s):
// \RX0|baudgen0|divcounter~6_combout  = (!\RX0|state.RECV~q ) # (\RX0|baudgen0|Add0~17_sumout )

	.dataa(!\RX0|state.RECV~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RX0|baudgen0|Add0~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX0|baudgen0|divcounter~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX0|baudgen0|divcounter~6 .extended_lut = "off";
defparam \RX0|baudgen0|divcounter~6 .lut_mask = 64'hAAFFAAFFAAFFAAFF;
defparam \RX0|baudgen0|divcounter~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y19_N41
dffeas \RX0|baudgen0|divcounter[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RX0|baudgen0|divcounter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX0|baudgen0|divcounter[4]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|baudgen0|divcounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|baudgen0|divcounter[4] .is_wysiwyg = "true";
defparam \RX0|baudgen0|divcounter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N54
cyclonev_lcell_comb \RX0|baudgen0|divcounter[4]~0 (
// Equation(s):
// \RX0|baudgen0|divcounter[4]~0_combout  = ( \RX0|state.RECV~q  & ( \RX0|baudgen0|divcounter [4] & ( (!\RX0|baudgen0|divcounter [1] & (\RX0|baudgen0|divcounter [0] & (!\RX0|baudgen0|divcounter [2] & \RX0|baudgen0|divcounter [7]))) ) ) )

	.dataa(!\RX0|baudgen0|divcounter [1]),
	.datab(!\RX0|baudgen0|divcounter [0]),
	.datac(!\RX0|baudgen0|divcounter [2]),
	.datad(!\RX0|baudgen0|divcounter [7]),
	.datae(!\RX0|state.RECV~q ),
	.dataf(!\RX0|baudgen0|divcounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX0|baudgen0|divcounter[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX0|baudgen0|divcounter[4]~0 .extended_lut = "off";
defparam \RX0|baudgen0|divcounter[4]~0 .lut_mask = 64'h0000000000000020;
defparam \RX0|baudgen0|divcounter[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N24
cyclonev_lcell_comb \RX0|baudgen0|Add0~1 (
// Equation(s):
// \RX0|baudgen0|Add0~1_sumout  = SUM(( \RX0|baudgen0|divcounter [8] ) + ( GND ) + ( \RX0|baudgen0|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RX0|baudgen0|divcounter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX0|baudgen0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX0|baudgen0|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX0|baudgen0|Add0~1 .extended_lut = "off";
defparam \RX0|baudgen0|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RX0|baudgen0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N12
cyclonev_lcell_comb \RX0|baudgen0|divcounter~1 (
// Equation(s):
// \RX0|baudgen0|divcounter~1_combout  = ( \RX0|baudgen0|Add0~1_sumout  ) # ( !\RX0|baudgen0|Add0~1_sumout  & ( !\RX0|state.RECV~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RX0|state.RECV~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RX0|baudgen0|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX0|baudgen0|divcounter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX0|baudgen0|divcounter~1 .extended_lut = "off";
defparam \RX0|baudgen0|divcounter~1 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \RX0|baudgen0|divcounter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y19_N13
dffeas \RX0|baudgen0|divcounter[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RX0|baudgen0|divcounter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX0|baudgen0|divcounter[4]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|baudgen0|divcounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|baudgen0|divcounter[8] .is_wysiwyg = "true";
defparam \RX0|baudgen0|divcounter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N18
cyclonev_lcell_comb \RX0|baudgen0|divcounter[4]~2 (
// Equation(s):
// \RX0|baudgen0|divcounter[4]~2_combout  = ( \RX0|baudgen0|divcounter[4]~0_combout  & ( \RX0|baudgen0|divcounter [8] & ( (!\rstn~q ) # ((!\RX0|baudgen0|divcounter [6] & (\RX0|baudgen0|divcounter [5] & !\RX0|baudgen0|divcounter [3]))) ) ) ) # ( 
// !\RX0|baudgen0|divcounter[4]~0_combout  & ( \RX0|baudgen0|divcounter [8] & ( !\rstn~q  ) ) ) # ( \RX0|baudgen0|divcounter[4]~0_combout  & ( !\RX0|baudgen0|divcounter [8] & ( !\rstn~q  ) ) ) # ( !\RX0|baudgen0|divcounter[4]~0_combout  & ( 
// !\RX0|baudgen0|divcounter [8] & ( !\rstn~q  ) ) )

	.dataa(!\RX0|baudgen0|divcounter [6]),
	.datab(!\RX0|baudgen0|divcounter [5]),
	.datac(!\rstn~q ),
	.datad(!\RX0|baudgen0|divcounter [3]),
	.datae(!\RX0|baudgen0|divcounter[4]~0_combout ),
	.dataf(!\RX0|baudgen0|divcounter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX0|baudgen0|divcounter[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX0|baudgen0|divcounter[4]~2 .extended_lut = "off";
defparam \RX0|baudgen0|divcounter[4]~2 .lut_mask = 64'hF0F0F0F0F0F0F2F0;
defparam \RX0|baudgen0|divcounter[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y19_N38
dffeas \RX0|baudgen0|divcounter[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RX0|baudgen0|divcounter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX0|baudgen0|divcounter[4]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|baudgen0|divcounter[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|baudgen0|divcounter[5]~DUPLICATE .is_wysiwyg = "true";
defparam \RX0|baudgen0|divcounter[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N15
cyclonev_lcell_comb \RX0|baudgen0|Add0~9 (
// Equation(s):
// \RX0|baudgen0|Add0~9_sumout  = SUM(( \RX0|baudgen0|divcounter[5]~DUPLICATE_q  ) + ( GND ) + ( \RX0|baudgen0|Add0~18  ))
// \RX0|baudgen0|Add0~10  = CARRY(( \RX0|baudgen0|divcounter[5]~DUPLICATE_q  ) + ( GND ) + ( \RX0|baudgen0|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RX0|baudgen0|divcounter[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RX0|baudgen0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RX0|baudgen0|Add0~9_sumout ),
	.cout(\RX0|baudgen0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \RX0|baudgen0|Add0~9 .extended_lut = "off";
defparam \RX0|baudgen0|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \RX0|baudgen0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N3
cyclonev_lcell_comb \RX0|baudgen0|divcounter~3 (
// Equation(s):
// \RX0|baudgen0|divcounter~3_combout  = ( \RX0|baudgen0|Add0~5_sumout  & ( \RX0|state.RECV~q  ) )

	.dataa(!\RX0|state.RECV~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RX0|baudgen0|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX0|baudgen0|divcounter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX0|baudgen0|divcounter~3 .extended_lut = "off";
defparam \RX0|baudgen0|divcounter~3 .lut_mask = 64'h0000000055555555;
defparam \RX0|baudgen0|divcounter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y19_N5
dffeas \RX0|baudgen0|divcounter[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RX0|baudgen0|divcounter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX0|baudgen0|divcounter[4]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|baudgen0|divcounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|baudgen0|divcounter[6] .is_wysiwyg = "true";
defparam \RX0|baudgen0|divcounter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N48
cyclonev_lcell_comb \RX0|bitc[0]~1 (
// Equation(s):
// \RX0|bitc[0]~1_combout  = ( \RX0|baudgen0|divcounter[4]~0_combout  & ( \RX0|baudgen0|divcounter [8] & ( !\RX0|state.IDLE~q  ) ) ) # ( !\RX0|baudgen0|divcounter[4]~0_combout  & ( \RX0|baudgen0|divcounter [8] & ( !\RX0|state.IDLE~q  ) ) ) # ( 
// \RX0|baudgen0|divcounter[4]~0_combout  & ( !\RX0|baudgen0|divcounter [8] & ( (!\RX0|state.IDLE~q ) # ((!\RX0|baudgen0|divcounter [5] & (\RX0|baudgen0|divcounter [6] & \RX0|baudgen0|divcounter [3]))) ) ) ) # ( !\RX0|baudgen0|divcounter[4]~0_combout  & ( 
// !\RX0|baudgen0|divcounter [8] & ( !\RX0|state.IDLE~q  ) ) )

	.dataa(!\RX0|state.IDLE~q ),
	.datab(!\RX0|baudgen0|divcounter [5]),
	.datac(!\RX0|baudgen0|divcounter [6]),
	.datad(!\RX0|baudgen0|divcounter [3]),
	.datae(!\RX0|baudgen0|divcounter[4]~0_combout ),
	.dataf(!\RX0|baudgen0|divcounter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX0|bitc[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX0|bitc[0]~1 .extended_lut = "off";
defparam \RX0|bitc[0]~1 .lut_mask = 64'hAAAAAAAEAAAAAAAA;
defparam \RX0|bitc[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y19_N44
dffeas \RX0|bitc[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RX0|bitc~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RX0|bitc[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|bitc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|bitc[2] .is_wysiwyg = "true";
defparam \RX0|bitc[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y19_N31
dffeas \RX0|bitc[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RX0|bitc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RX0|bitc[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|bitc[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|bitc[0]~DUPLICATE .is_wysiwyg = "true";
defparam \RX0|bitc[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N36
cyclonev_lcell_comb \RX0|state~10 (
// Equation(s):
// \RX0|state~10_combout  = ( !\RX0|bitc[0]~DUPLICATE_q  & ( \RX0|bitc [3] & ( (\RX0|state.RECV~q  & (\rstn~q  & (!\RX0|bitc [2] & \RX0|bitc [1]))) ) ) )

	.dataa(!\RX0|state.RECV~q ),
	.datab(!\rstn~q ),
	.datac(!\RX0|bitc [2]),
	.datad(!\RX0|bitc [1]),
	.datae(!\RX0|bitc[0]~DUPLICATE_q ),
	.dataf(!\RX0|bitc [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX0|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX0|state~10 .extended_lut = "off";
defparam \RX0|state~10 .lut_mask = 64'h0000000000100000;
defparam \RX0|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y19_N38
dffeas \RX0|state.LOAD (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RX0|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|state.LOAD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|state.LOAD .is_wysiwyg = "true";
defparam \RX0|state.LOAD .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N6
cyclonev_lcell_comb \RX0|state~9 (
// Equation(s):
// \RX0|state~9_combout  = (\RX0|state.LOAD~q  & \rstn~q )

	.dataa(!\RX0|state.LOAD~q ),
	.datab(!\rstn~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX0|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX0|state~9 .extended_lut = "off";
defparam \RX0|state~9 .lut_mask = 64'h1111111111111111;
defparam \RX0|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y19_N7
dffeas \RX0|state.DAV~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RX0|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|state.DAV~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|state.DAV~DUPLICATE .is_wysiwyg = "true";
defparam \RX0|state.DAV~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N3
cyclonev_lcell_comb \RX0|state~12 (
// Equation(s):
// \RX0|state~12_combout  = (!\RX0|state.DAV~DUPLICATE_q  & (\rstn~q  & ((!\RX0|rx_r~q ) # (\RX0|state.IDLE~q ))))

	.dataa(!\RX0|state.DAV~DUPLICATE_q ),
	.datab(!\RX0|rx_r~q ),
	.datac(!\rstn~q ),
	.datad(!\RX0|state.IDLE~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX0|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX0|state~12 .extended_lut = "off";
defparam \RX0|state~12 .lut_mask = 64'h080A080A080A080A;
defparam \RX0|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y19_N5
dffeas \RX0|state.IDLE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RX0|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|state.IDLE .is_wysiwyg = "true";
defparam \RX0|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N30
cyclonev_lcell_comb \RX0|bitc~0 (
// Equation(s):
// \RX0|bitc~0_combout  = ( !\RX0|bitc [0] & ( \RX0|state.IDLE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RX0|bitc [0]),
	.dataf(!\RX0|state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX0|bitc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX0|bitc~0 .extended_lut = "off";
defparam \RX0|bitc~0 .lut_mask = 64'h00000000FFFF0000;
defparam \RX0|bitc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y19_N32
dffeas \RX0|bitc[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RX0|bitc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RX0|bitc[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|bitc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|bitc[0] .is_wysiwyg = "true";
defparam \RX0|bitc[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N51
cyclonev_lcell_comb \RX0|bitc~2 (
// Equation(s):
// \RX0|bitc~2_combout  = ( \RX0|bitc [1] & ( \RX0|state.IDLE~q  & ( !\RX0|bitc [0] ) ) ) # ( !\RX0|bitc [1] & ( \RX0|state.IDLE~q  & ( \RX0|bitc [0] ) ) )

	.dataa(gnd),
	.datab(!\RX0|bitc [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RX0|bitc [1]),
	.dataf(!\RX0|state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX0|bitc~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX0|bitc~2 .extended_lut = "off";
defparam \RX0|bitc~2 .lut_mask = 64'h000000003333CCCC;
defparam \RX0|bitc~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y19_N53
dffeas \RX0|bitc[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RX0|bitc~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RX0|bitc[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|bitc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|bitc[1] .is_wysiwyg = "true";
defparam \RX0|bitc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N45
cyclonev_lcell_comb \RX0|bitc~4 (
// Equation(s):
// \RX0|bitc~4_combout  = ( \RX0|bitc [2] & ( (\RX0|state.IDLE~q  & (!\RX0|bitc [3] $ (((!\RX0|bitc [1]) # (!\RX0|bitc [0]))))) ) ) # ( !\RX0|bitc [2] & ( (\RX0|state.IDLE~q  & \RX0|bitc [3]) ) )

	.dataa(!\RX0|bitc [1]),
	.datab(!\RX0|bitc [0]),
	.datac(!\RX0|state.IDLE~q ),
	.datad(!\RX0|bitc [3]),
	.datae(gnd),
	.dataf(!\RX0|bitc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX0|bitc~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX0|bitc~4 .extended_lut = "off";
defparam \RX0|bitc~4 .lut_mask = 64'h000F000F010E010E;
defparam \RX0|bitc~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y19_N46
dffeas \RX0|bitc[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RX0|bitc~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RX0|bitc[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|bitc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|bitc[3] .is_wysiwyg = "true";
defparam \RX0|bitc[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N27
cyclonev_lcell_comb \RX0|state~11 (
// Equation(s):
// \RX0|state~11_combout  = ( !\RX0|bitc[0]~DUPLICATE_q  & ( !\RX0|bitc [2] & ( (\RX0|bitc [3] & \RX0|bitc [1]) ) ) )

	.dataa(!\RX0|bitc [3]),
	.datab(gnd),
	.datac(!\RX0|bitc [1]),
	.datad(gnd),
	.datae(!\RX0|bitc[0]~DUPLICATE_q ),
	.dataf(!\RX0|bitc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX0|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX0|state~11 .extended_lut = "off";
defparam \RX0|state~11 .lut_mask = 64'h0505000000000000;
defparam \RX0|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N0
cyclonev_lcell_comb \RX0|Selector1~0 (
// Equation(s):
// \RX0|Selector1~0_combout  = ( \RX0|state.IDLE~q  & ( (!\RX0|state~11_combout  & \RX0|state.RECV~q ) ) ) # ( !\RX0|state.IDLE~q  & ( (!\RX0|rx_r~q ) # ((!\RX0|state~11_combout  & \RX0|state.RECV~q )) ) )

	.dataa(gnd),
	.datab(!\RX0|rx_r~q ),
	.datac(!\RX0|state~11_combout ),
	.datad(!\RX0|state.RECV~q ),
	.datae(gnd),
	.dataf(!\RX0|state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX0|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX0|Selector1~0 .extended_lut = "off";
defparam \RX0|Selector1~0 .lut_mask = 64'hCCFCCCFC00F000F0;
defparam \RX0|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y19_N2
dffeas \RX0|state.RECV (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RX0|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|state.RECV~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|state.RECV .is_wysiwyg = "true";
defparam \RX0|state.RECV .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N36
cyclonev_lcell_comb \RX0|baudgen0|divcounter~4 (
// Equation(s):
// \RX0|baudgen0|divcounter~4_combout  = ( \RX0|baudgen0|Add0~9_sumout  ) # ( !\RX0|baudgen0|Add0~9_sumout  & ( !\RX0|state.RECV~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RX0|state.RECV~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RX0|baudgen0|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX0|baudgen0|divcounter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX0|baudgen0|divcounter~4 .extended_lut = "off";
defparam \RX0|baudgen0|divcounter~4 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \RX0|baudgen0|divcounter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y19_N37
dffeas \RX0|baudgen0|divcounter[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RX0|baudgen0|divcounter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RX0|baudgen0|divcounter[4]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|baudgen0|divcounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|baudgen0|divcounter[5] .is_wysiwyg = "true";
defparam \RX0|baudgen0|divcounter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N42
cyclonev_lcell_comb \RX0|baudgen0|clk_out~0 (
// Equation(s):
// \RX0|baudgen0|clk_out~0_combout  = ( \RX0|baudgen0|divcounter[4]~0_combout  & ( !\RX0|baudgen0|divcounter [8] & ( (!\RX0|baudgen0|divcounter [5] & (\RX0|baudgen0|divcounter [6] & \RX0|baudgen0|divcounter [3])) ) ) )

	.dataa(gnd),
	.datab(!\RX0|baudgen0|divcounter [5]),
	.datac(!\RX0|baudgen0|divcounter [6]),
	.datad(!\RX0|baudgen0|divcounter [3]),
	.datae(!\RX0|baudgen0|divcounter[4]~0_combout ),
	.dataf(!\RX0|baudgen0|divcounter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX0|baudgen0|clk_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX0|baudgen0|clk_out~0 .extended_lut = "off";
defparam \RX0|baudgen0|clk_out~0 .lut_mask = 64'h0000000C00000000;
defparam \RX0|baudgen0|clk_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y19_N17
dffeas \RX0|raw_data[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX0|rx_r~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RX0|baudgen0|clk_out~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|raw_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|raw_data[9] .is_wysiwyg = "true";
defparam \RX0|raw_data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y19_N47
dffeas \RX0|raw_data[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX0|raw_data [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RX0|baudgen0|clk_out~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|raw_data[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|raw_data[8]~DUPLICATE .is_wysiwyg = "true";
defparam \RX0|raw_data[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y19_N44
dffeas \RX0|raw_data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX0|raw_data[8]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RX0|baudgen0|clk_out~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|raw_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|raw_data[7] .is_wysiwyg = "true";
defparam \RX0|raw_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y19_N20
dffeas \RX0|raw_data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX0|raw_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RX0|baudgen0|clk_out~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|raw_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|raw_data[6] .is_wysiwyg = "true";
defparam \RX0|raw_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y19_N22
dffeas \RX0|raw_data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX0|raw_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RX0|baudgen0|clk_out~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|raw_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|raw_data[5] .is_wysiwyg = "true";
defparam \RX0|raw_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y19_N52
dffeas \RX0|raw_data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX0|raw_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RX0|baudgen0|clk_out~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|raw_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|raw_data[4] .is_wysiwyg = "true";
defparam \RX0|raw_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y19_N58
dffeas \RX0|raw_data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX0|raw_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RX0|baudgen0|clk_out~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|raw_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|raw_data[3] .is_wysiwyg = "true";
defparam \RX0|raw_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y19_N56
dffeas \RX0|raw_data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX0|raw_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RX0|baudgen0|clk_out~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|raw_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|raw_data[2] .is_wysiwyg = "true";
defparam \RX0|raw_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y19_N25
dffeas \RX0|raw_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX0|raw_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RX0|baudgen0|clk_out~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|raw_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|raw_data[1] .is_wysiwyg = "true";
defparam \RX0|raw_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N18
cyclonev_lcell_comb \RX0|data[6]~0 (
// Equation(s):
// \RX0|data[6]~0_combout  = ( \rstn~q  & ( \RX0|state.LOAD~q  ) ) # ( !\rstn~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RX0|state.LOAD~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rstn~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX0|data[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX0|data[6]~0 .extended_lut = "off";
defparam \RX0|data[6]~0 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \RX0|data[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y19_N20
dffeas \RX0|data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX0|raw_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~q ),
	.sload(vcc),
	.ena(\RX0|data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|data[0] .is_wysiwyg = "true";
defparam \RX0|data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N36
cyclonev_lcell_comb \data[0]~feeder (
// Equation(s):
// \data[0]~feeder_combout  = ( \RX0|data [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RX0|data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[0]~feeder .extended_lut = "off";
defparam \data[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y19_N8
dffeas \RX0|state.DAV (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RX0|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|state.DAV~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|state.DAV .is_wysiwyg = "true";
defparam \RX0|state.DAV .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N33
cyclonev_lcell_comb \data[4]~0 (
// Equation(s):
// \data[4]~0_combout  = ( \RX0|state.DAV~q  & ( \rstn~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RX0|state.DAV~q ),
	.dataf(!\rstn~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[4]~0 .extended_lut = "off";
defparam \data[4]~0 .lut_mask = 64'h000000000000FFFF;
defparam \data[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y19_N37
dffeas \data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data[0] .is_wysiwyg = "true";
defparam \data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N36
cyclonev_lcell_comb \spriteController|tc1|x_pos[0]~1 (
// Equation(s):
// \spriteController|tc1|x_pos[0]~1_combout  = ( !data[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!data[0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|x_pos[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|x_pos[0]~1 .extended_lut = "off";
defparam \spriteController|tc1|x_pos[0]~1 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \spriteController|tc1|x_pos[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N54
cyclonev_lcell_comb \MW~feeder (
// Equation(s):
// \MW~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MW~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MW~feeder .extended_lut = "off";
defparam \MW~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \MW~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N56
dffeas MW(
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MW~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MW~q ),
	.prn(vcc));
// synopsys translate_off
defparam MW.is_wysiwyg = "true";
defparam MW.power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N38
dffeas \spriteController|tc1|x_pos[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\spriteController|tc1|x_pos[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteController|tc1|x_pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteController|tc1|x_pos[0] .is_wysiwyg = "true";
defparam \spriteController|tc1|x_pos[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N0
cyclonev_lcell_comb \spriteController|tc1|Add4~1 (
// Equation(s):
// \spriteController|tc1|Add4~1_sumout  = SUM(( !\vga|sync|h_signal|CURRENT_PIXEL [0] $ (\spriteController|tc1|x_pos [0]) ) + ( !VCC ) + ( !VCC ))
// \spriteController|tc1|Add4~2  = CARRY(( !\vga|sync|h_signal|CURRENT_PIXEL [0] $ (\spriteController|tc1|x_pos [0]) ) + ( !VCC ) + ( !VCC ))
// \spriteController|tc1|Add4~3  = SHARE((\spriteController|tc1|x_pos [0]) # (\vga|sync|h_signal|CURRENT_PIXEL [0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [0]),
	.datad(!\spriteController|tc1|x_pos [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\spriteController|tc1|Add4~1_sumout ),
	.cout(\spriteController|tc1|Add4~2 ),
	.shareout(\spriteController|tc1|Add4~3 ));
// synopsys translate_off
defparam \spriteController|tc1|Add4~1 .extended_lut = "off";
defparam \spriteController|tc1|Add4~1 .lut_mask = 64'h00000FFF0000F00F;
defparam \spriteController|tc1|Add4~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X48_Y19_N55
dffeas \RX0|data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX0|raw_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~q ),
	.sload(vcc),
	.ena(\RX0|data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|data[4] .is_wysiwyg = "true";
defparam \RX0|data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N57
cyclonev_lcell_comb \data[4]~feeder (
// Equation(s):
// \data[4]~feeder_combout  = ( \RX0|data [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RX0|data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[4]~feeder .extended_lut = "off";
defparam \data[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y19_N59
dffeas \data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data[4] .is_wysiwyg = "true";
defparam \data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N50
dffeas \spriteController|tc1|x_pos[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(data[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteController|tc1|x_pos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteController|tc1|x_pos[4] .is_wysiwyg = "true";
defparam \spriteController|tc1|x_pos[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y19_N49
dffeas \RX0|data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX0|raw_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~q ),
	.sload(vcc),
	.ena(\RX0|data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|data[6] .is_wysiwyg = "true";
defparam \RX0|data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y19_N31
dffeas \data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX0|data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data[6] .is_wysiwyg = "true";
defparam \data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N56
dffeas \spriteController|tc1|x_pos[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(data[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteController|tc1|x_pos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteController|tc1|x_pos[6] .is_wysiwyg = "true";
defparam \spriteController|tc1|x_pos[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N42
cyclonev_lcell_comb \RX0|data[5]~feeder (
// Equation(s):
// \RX0|data[5]~feeder_combout  = ( \RX0|raw_data [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RX0|raw_data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX0|data[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX0|data[5]~feeder .extended_lut = "off";
defparam \RX0|data[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RX0|data[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y19_N43
dffeas \RX0|data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RX0|data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~q ),
	.sload(gnd),
	.ena(\RX0|data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|data[5] .is_wysiwyg = "true";
defparam \RX0|data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y19_N28
dffeas \data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX0|data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data[5] .is_wysiwyg = "true";
defparam \data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N57
cyclonev_lcell_comb \spriteController|tc1|x_pos[5]~2 (
// Equation(s):
// \spriteController|tc1|x_pos[5]~2_combout  = ( !data[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!data[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|x_pos[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|x_pos[5]~2 .extended_lut = "off";
defparam \spriteController|tc1|x_pos[5]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \spriteController|tc1|x_pos[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N59
dffeas \spriteController|tc1|x_pos[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\spriteController|tc1|x_pos[5]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteController|tc1|x_pos[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \spriteController|tc1|x_pos[5]~DUPLICATE .is_wysiwyg = "true";
defparam \spriteController|tc1|x_pos[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y21_N25
dffeas \vga|sync|h_signal|CURRENT_PIXEL[8] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[8] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y19_N46
dffeas \RX0|raw_data[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX0|raw_data [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RX0|baudgen0|clk_out~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|raw_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|raw_data[8] .is_wysiwyg = "true";
defparam \RX0|raw_data[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N45
cyclonev_lcell_comb \RX0|data[7]~feeder (
// Equation(s):
// \RX0|data[7]~feeder_combout  = \RX0|raw_data [8]

	.dataa(!\RX0|raw_data [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX0|data[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX0|data[7]~feeder .extended_lut = "off";
defparam \RX0|data[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \RX0|data[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y19_N46
dffeas \RX0|data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RX0|data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~q ),
	.sload(gnd),
	.ena(\RX0|data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|data[7] .is_wysiwyg = "true";
defparam \RX0|data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y19_N53
dffeas \data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX0|data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data[7] .is_wysiwyg = "true";
defparam \data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N53
dffeas \spriteController|tc1|x_pos[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(data[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteController|tc1|x_pos [7]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteController|tc1|x_pos[7] .is_wysiwyg = "true";
defparam \spriteController|tc1|x_pos[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N21
cyclonev_lcell_comb \spriteController|tc1|LessThan0~0 (
// Equation(s):
// \spriteController|tc1|LessThan0~0_combout  = ( \spriteController|tc1|x_pos [7] & ( \spriteController|tc1|x_pos [4] & ( (!\vga|sync|h_signal|CURRENT_PIXEL [8] & \vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ) ) ) ) # ( !\spriteController|tc1|x_pos [7] & 
// ( \spriteController|tc1|x_pos [4] & ( (!\vga|sync|h_signal|CURRENT_PIXEL [8] & !\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ) ) ) ) # ( \spriteController|tc1|x_pos [7] & ( !\spriteController|tc1|x_pos [4] & ( (!\vga|sync|h_signal|CURRENT_PIXEL [8] & 
// (!\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q  $ (((!\spriteController|tc1|x_pos[5]~DUPLICATE_q ) # (\spriteController|tc1|x_pos [6]))))) ) ) ) # ( !\spriteController|tc1|x_pos [7] & ( !\spriteController|tc1|x_pos [4] & ( 
// (!\vga|sync|h_signal|CURRENT_PIXEL [8] & (!\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q  $ (((\spriteController|tc1|x_pos[5]~DUPLICATE_q  & !\spriteController|tc1|x_pos [6]))))) ) ) )

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL [8]),
	.datab(!\spriteController|tc1|x_pos[5]~DUPLICATE_q ),
	.datac(!\spriteController|tc1|x_pos [6]),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ),
	.datae(!\spriteController|tc1|x_pos [7]),
	.dataf(!\spriteController|tc1|x_pos [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|LessThan0~0 .extended_lut = "off";
defparam \spriteController|tc1|LessThan0~0 .lut_mask = 64'h8A20208AAA0000AA;
defparam \spriteController|tc1|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N54
cyclonev_lcell_comb \spriteController|tc1|LessThan0~2 (
// Equation(s):
// \spriteController|tc1|LessThan0~2_combout  = ( \spriteController|tc1|x_pos[5]~DUPLICATE_q  & ( \spriteController|tc1|LessThan0~0_combout  & ( (!\vga|sync|h_signal|CURRENT_PIXEL [5] & (\spriteController|tc1|x_pos [4] & (!\vga|sync|h_signal|CURRENT_PIXEL 
// [6] $ (\spriteController|tc1|x_pos [6])))) # (\vga|sync|h_signal|CURRENT_PIXEL [5] & (!\spriteController|tc1|x_pos [4] & (!\vga|sync|h_signal|CURRENT_PIXEL [6] $ (!\spriteController|tc1|x_pos [6])))) ) ) ) # ( !\spriteController|tc1|x_pos[5]~DUPLICATE_q  
// & ( \spriteController|tc1|LessThan0~0_combout  & ( (!\vga|sync|h_signal|CURRENT_PIXEL [6] & (!\spriteController|tc1|x_pos [6] & (!\vga|sync|h_signal|CURRENT_PIXEL [5] $ (\spriteController|tc1|x_pos [4])))) # (\vga|sync|h_signal|CURRENT_PIXEL [6] & 
// (\spriteController|tc1|x_pos [6] & (!\vga|sync|h_signal|CURRENT_PIXEL [5] $ (\spriteController|tc1|x_pos [4])))) ) ) )

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL [6]),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL [5]),
	.datac(!\spriteController|tc1|x_pos [4]),
	.datad(!\spriteController|tc1|x_pos [6]),
	.datae(!\spriteController|tc1|x_pos[5]~DUPLICATE_q ),
	.dataf(!\spriteController|tc1|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|LessThan0~2 .extended_lut = "off";
defparam \spriteController|tc1|LessThan0~2 .lut_mask = 64'h0000000082411824;
defparam \spriteController|tc1|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N58
dffeas \spriteController|tc1|x_pos[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\spriteController|tc1|x_pos[5]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteController|tc1|x_pos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteController|tc1|x_pos[5] .is_wysiwyg = "true";
defparam \spriteController|tc1|x_pos[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N45
cyclonev_lcell_comb \spriteController|tc1|LessThan1~8 (
// Equation(s):
// \spriteController|tc1|LessThan1~8_combout  = ( \spriteController|tc1|x_pos [6] & ( \vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q  & ( (\spriteController|tc1|x_pos [7] & (!\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q  & (!\spriteController|tc1|x_pos 
// [5] & \spriteController|tc1|x_pos [4]))) ) ) ) # ( \spriteController|tc1|x_pos [6] & ( !\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q  & ( (!\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q  & (((!\spriteController|tc1|x_pos [5] & 
// \spriteController|tc1|x_pos [4])) # (\spriteController|tc1|x_pos [7]))) ) ) ) # ( !\spriteController|tc1|x_pos [6] & ( !\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q  & ( (\spriteController|tc1|x_pos [7] & 
// !\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q ) ) ) )

	.dataa(!\spriteController|tc1|x_pos [7]),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q ),
	.datac(!\spriteController|tc1|x_pos [5]),
	.datad(!\spriteController|tc1|x_pos [4]),
	.datae(!\spriteController|tc1|x_pos [6]),
	.dataf(!\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|LessThan1~8 .extended_lut = "off";
defparam \spriteController|tc1|LessThan1~8 .lut_mask = 64'h444444C400000040;
defparam \spriteController|tc1|LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N51
cyclonev_lcell_comb \spriteController|tc1|LessThan0~3 (
// Equation(s):
// \spriteController|tc1|LessThan0~3_combout  = ( \spriteController|tc1|x_pos [4] & ( \spriteController|tc1|x_pos [6] & ( !\vga|sync|h_signal|CURRENT_PIXEL [6] ) ) ) # ( !\spriteController|tc1|x_pos [4] & ( \spriteController|tc1|x_pos [6] & ( 
// (!\vga|sync|h_signal|CURRENT_PIXEL [6] & !\spriteController|tc1|x_pos [5]) ) ) ) # ( !\spriteController|tc1|x_pos [4] & ( !\spriteController|tc1|x_pos [6] & ( (!\vga|sync|h_signal|CURRENT_PIXEL [6] & \spriteController|tc1|x_pos [5]) ) ) )

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\spriteController|tc1|x_pos [5]),
	.datae(!\spriteController|tc1|x_pos [4]),
	.dataf(!\spriteController|tc1|x_pos [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|LessThan0~3 .extended_lut = "off";
defparam \spriteController|tc1|LessThan0~3 .lut_mask = 64'h00AA0000AA00AAAA;
defparam \spriteController|tc1|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N24
cyclonev_lcell_comb \spriteController|tc1|LessThan2~0 (
// Equation(s):
// \spriteController|tc1|LessThan2~0_combout  = ( !\vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q  & ( !\vga|sync|v_signal|CURRENT_PIXEL [3] & ( (!\vga|sync|v_signal|CURRENT_PIXEL [1]) # ((!\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ) # 
// (!\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q )) ) ) )

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL [1]),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q ),
	.dataf(!\vga|sync|v_signal|CURRENT_PIXEL [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|LessThan2~0 .extended_lut = "off";
defparam \spriteController|tc1|LessThan2~0 .lut_mask = 64'hFEFE000000000000;
defparam \spriteController|tc1|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N42
cyclonev_lcell_comb \spriteController|tc1|visible_flag~5 (
// Equation(s):
// \spriteController|tc1|visible_flag~5_combout  = ( \spriteController|tc1|x_pos [4] & ( \spriteController|tc1|x_pos [6] & ( (!\vga|sync|h_signal|CURRENT_PIXEL [8] & (!\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q  & \spriteController|tc1|x_pos [7])) ) ) ) 
// # ( !\spriteController|tc1|x_pos [4] & ( \spriteController|tc1|x_pos [6] & ( (!\vga|sync|h_signal|CURRENT_PIXEL [8] & (!\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q  & \spriteController|tc1|x_pos [7])) ) ) ) # ( \spriteController|tc1|x_pos [4] & ( 
// !\spriteController|tc1|x_pos [6] & ( (!\vga|sync|h_signal|CURRENT_PIXEL [8] & (!\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q  & \spriteController|tc1|x_pos [7])) ) ) ) # ( !\spriteController|tc1|x_pos [4] & ( !\spriteController|tc1|x_pos [6] & ( 
// (!\spriteController|tc1|x_pos [5] & (!\vga|sync|h_signal|CURRENT_PIXEL [8] & (!\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q  & \spriteController|tc1|x_pos [7]))) # (\spriteController|tc1|x_pos [5] & (((!\spriteController|tc1|x_pos [7])))) ) ) )

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL [8]),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ),
	.datac(!\spriteController|tc1|x_pos [5]),
	.datad(!\spriteController|tc1|x_pos [7]),
	.datae(!\spriteController|tc1|x_pos [4]),
	.dataf(!\spriteController|tc1|x_pos [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|visible_flag~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|visible_flag~5 .extended_lut = "off";
defparam \spriteController|tc1|visible_flag~5 .lut_mask = 64'h0F80008800880088;
defparam \spriteController|tc1|visible_flag~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N24
cyclonev_lcell_comb \spriteController|tc1|visible_flag~6 (
// Equation(s):
// \spriteController|tc1|visible_flag~6_combout  = ( \spriteController|tc1|LessThan0~0_combout  & ( !\spriteController|tc1|visible_flag~5_combout  & ( (!\spriteController|tc1|LessThan0~3_combout  & ((!\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q  & 
// ((!\spriteController|tc1|LessThan2~0_combout ))) # (\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q  & (!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & \spriteController|tc1|LessThan2~0_combout )))) ) ) ) # ( !\spriteController|tc1|LessThan0~0_combout 
//  & ( !\spriteController|tc1|visible_flag~5_combout  & ( (!\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q  & ((!\spriteController|tc1|LessThan2~0_combout ))) # (\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q  & 
// (!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & \spriteController|tc1|LessThan2~0_combout )) ) ) )

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q ),
	.datac(!\spriteController|tc1|LessThan0~3_combout ),
	.datad(!\spriteController|tc1|LessThan2~0_combout ),
	.datae(!\spriteController|tc1|LessThan0~0_combout ),
	.dataf(!\spriteController|tc1|visible_flag~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|visible_flag~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|visible_flag~6 .extended_lut = "off";
defparam \spriteController|tc1|visible_flag~6 .lut_mask = 64'hCC22C02000000000;
defparam \spriteController|tc1|visible_flag~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N39
cyclonev_lcell_comb \spriteController|tc1|LessThan0~1 (
// Equation(s):
// \spriteController|tc1|LessThan0~1_combout  = ( \spriteController|tc1|x_pos[5]~DUPLICATE_q  & ( \spriteController|tc1|LessThan0~0_combout  & ( (!\vga|sync|h_signal|CURRENT_PIXEL [5] & (!\spriteController|tc1|x_pos [4] & (!\vga|sync|h_signal|CURRENT_PIXEL 
// [6] $ (!\spriteController|tc1|x_pos [6])))) ) ) ) # ( !\spriteController|tc1|x_pos[5]~DUPLICATE_q  & ( \spriteController|tc1|LessThan0~0_combout  & ( (!\vga|sync|h_signal|CURRENT_PIXEL [5] & (\spriteController|tc1|x_pos [4] & 
// (!\vga|sync|h_signal|CURRENT_PIXEL [6] $ (\spriteController|tc1|x_pos [6])))) ) ) )

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL [6]),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL [5]),
	.datac(!\spriteController|tc1|x_pos [6]),
	.datad(!\spriteController|tc1|x_pos [4]),
	.datae(!\spriteController|tc1|x_pos[5]~DUPLICATE_q ),
	.dataf(!\spriteController|tc1|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|LessThan0~1 .extended_lut = "off";
defparam \spriteController|tc1|LessThan0~1 .lut_mask = 64'h0000000000844800;
defparam \spriteController|tc1|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y19_N58
dffeas \RX0|data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX0|raw_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~q ),
	.sload(vcc),
	.ena(\RX0|data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|data[3] .is_wysiwyg = "true";
defparam \RX0|data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N54
cyclonev_lcell_comb \data[3]~feeder (
// Equation(s):
// \data[3]~feeder_combout  = ( \RX0|data [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RX0|data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data[3]~feeder .extended_lut = "off";
defparam \data[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y19_N55
dffeas \data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data[3] .is_wysiwyg = "true";
defparam \data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N59
dffeas \spriteController|tc1|x_pos[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(data[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteController|tc1|x_pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteController|tc1|x_pos[3] .is_wysiwyg = "true";
defparam \spriteController|tc1|x_pos[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N33
cyclonev_lcell_comb \spriteController|tc1|LessThan1~0 (
// Equation(s):
// \spriteController|tc1|LessThan1~0_combout  = ( \spriteController|tc1|x_pos [3] & ( (\vga|sync|h_signal|CURRENT_PIXEL [3] & (!\spriteController|tc1|x_pos [4] $ (!\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ))) ) ) # ( !\spriteController|tc1|x_pos [3] & 
// ( (!\vga|sync|h_signal|CURRENT_PIXEL [3] & (!\spriteController|tc1|x_pos [4] $ (!\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ))) ) )

	.dataa(!\spriteController|tc1|x_pos [4]),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL [3]),
	.datae(gnd),
	.dataf(!\spriteController|tc1|x_pos [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|LessThan1~0 .extended_lut = "off";
defparam \spriteController|tc1|LessThan1~0 .lut_mask = 64'h5A005A00005A005A;
defparam \spriteController|tc1|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N9
cyclonev_lcell_comb \spriteController|tc1|LessThan1~5 (
// Equation(s):
// \spriteController|tc1|LessThan1~5_combout  = ( \spriteController|tc1|x_pos [6] & ( (!\vga|sync|h_signal|CURRENT_PIXEL [6] & (((!\spriteController|tc1|x_pos [4]) # (\spriteController|tc1|x_pos [5])))) # (\vga|sync|h_signal|CURRENT_PIXEL [6] & 
// (!\vga|sync|h_signal|CURRENT_PIXEL [5] & (!\spriteController|tc1|x_pos [4] $ (\spriteController|tc1|x_pos [5])))) ) ) # ( !\spriteController|tc1|x_pos [6] & ( (!\vga|sync|h_signal|CURRENT_PIXEL [6] & ((!\vga|sync|h_signal|CURRENT_PIXEL [5] & 
// ((!\spriteController|tc1|x_pos [5]) # (\spriteController|tc1|x_pos [4]))) # (\vga|sync|h_signal|CURRENT_PIXEL [5] & (\spriteController|tc1|x_pos [4] & !\spriteController|tc1|x_pos [5])))) ) )

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL [6]),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL [5]),
	.datac(!\spriteController|tc1|x_pos [4]),
	.datad(!\spriteController|tc1|x_pos [5]),
	.datae(gnd),
	.dataf(!\spriteController|tc1|x_pos [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|LessThan1~5 .extended_lut = "off";
defparam \spriteController|tc1|LessThan1~5 .lut_mask = 64'h8A088A08E0AEE0AE;
defparam \spriteController|tc1|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N30
cyclonev_lcell_comb \spriteController|tc1|LessThan1~4 (
// Equation(s):
// \spriteController|tc1|LessThan1~4_combout  = ( \spriteController|tc1|x_pos [6] & ( (!\spriteController|tc1|x_pos [4] & (\vga|sync|h_signal|CURRENT_PIXEL [6] & (!\vga|sync|h_signal|CURRENT_PIXEL [5] $ (!\spriteController|tc1|x_pos [5])))) # 
// (\spriteController|tc1|x_pos [4] & ((!\vga|sync|h_signal|CURRENT_PIXEL [5] & (!\vga|sync|h_signal|CURRENT_PIXEL [6] & !\spriteController|tc1|x_pos [5])) # (\vga|sync|h_signal|CURRENT_PIXEL [5] & (\vga|sync|h_signal|CURRENT_PIXEL [6] & 
// \spriteController|tc1|x_pos [5])))) ) ) # ( !\spriteController|tc1|x_pos [6] & ( (!\spriteController|tc1|x_pos [4] & (!\vga|sync|h_signal|CURRENT_PIXEL [6] & (!\vga|sync|h_signal|CURRENT_PIXEL [5] $ (!\spriteController|tc1|x_pos [5])))) # 
// (\spriteController|tc1|x_pos [4] & ((!\vga|sync|h_signal|CURRENT_PIXEL [5] & (\vga|sync|h_signal|CURRENT_PIXEL [6] & !\spriteController|tc1|x_pos [5])) # (\vga|sync|h_signal|CURRENT_PIXEL [5] & (!\vga|sync|h_signal|CURRENT_PIXEL [6] & 
// \spriteController|tc1|x_pos [5])))) ) )

	.dataa(!\spriteController|tc1|x_pos [4]),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL [5]),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [6]),
	.datad(!\spriteController|tc1|x_pos [5]),
	.datae(gnd),
	.dataf(!\spriteController|tc1|x_pos [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|LessThan1~4 .extended_lut = "off";
defparam \spriteController|tc1|LessThan1~4 .lut_mask = 64'h2490249042094209;
defparam \spriteController|tc1|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y19_N44
dffeas \RX0|data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX0|raw_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~q ),
	.sload(vcc),
	.ena(\RX0|data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|data[2] .is_wysiwyg = "true";
defparam \RX0|data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y19_N34
dffeas \data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX0|data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data[2] .is_wysiwyg = "true";
defparam \data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N11
dffeas \spriteController|tc1|x_pos[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(data[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteController|tc1|x_pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteController|tc1|x_pos[2] .is_wysiwyg = "true";
defparam \spriteController|tc1|x_pos[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N54
cyclonev_lcell_comb \spriteController|tc1|LessThan1~2 (
// Equation(s):
// \spriteController|tc1|LessThan1~2_combout  = ( \spriteController|tc1|x_pos [2] & ( \spriteController|tc1|x_pos [4] & ( (!\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q  & ((!\vga|sync|h_signal|CURRENT_PIXEL [3] & 
// ((!\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ) # (\spriteController|tc1|x_pos [3]))) # (\vga|sync|h_signal|CURRENT_PIXEL [3] & (\spriteController|tc1|x_pos [3] & !\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q )))) ) ) ) # ( 
// !\spriteController|tc1|x_pos [2] & ( \spriteController|tc1|x_pos [4] & ( (!\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q  & (!\vga|sync|h_signal|CURRENT_PIXEL [3] & \spriteController|tc1|x_pos [3])) ) ) ) # ( \spriteController|tc1|x_pos [2] & ( 
// !\spriteController|tc1|x_pos [4] & ( (!\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ) # ((!\vga|sync|h_signal|CURRENT_PIXEL [3] & ((!\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ) # (\spriteController|tc1|x_pos [3]))) # 
// (\vga|sync|h_signal|CURRENT_PIXEL [3] & (\spriteController|tc1|x_pos [3] & !\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ))) ) ) ) # ( !\spriteController|tc1|x_pos [2] & ( !\spriteController|tc1|x_pos [4] & ( 
// (!\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ) # ((!\vga|sync|h_signal|CURRENT_PIXEL [3] & \spriteController|tc1|x_pos [3])) ) ) )

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL [3]),
	.datac(!\spriteController|tc1|x_pos [3]),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ),
	.datae(!\spriteController|tc1|x_pos [2]),
	.dataf(!\spriteController|tc1|x_pos [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|LessThan1~2 .extended_lut = "off";
defparam \spriteController|tc1|LessThan1~2 .lut_mask = 64'hAEAEEFAE08088A08;
defparam \spriteController|tc1|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N30
cyclonev_lcell_comb \spriteController|tc1|LessThan1~6 (
// Equation(s):
// \spriteController|tc1|LessThan1~6_combout  = ( \spriteController|tc1|x_pos [6] & ( \spriteController|tc1|x_pos [4] & ( (!\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q  & ((!\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q  & (!\spriteController|tc1|x_pos 
// [7] & \spriteController|tc1|x_pos[5]~DUPLICATE_q )) # (\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q  & (\spriteController|tc1|x_pos [7] & !\spriteController|tc1|x_pos[5]~DUPLICATE_q )))) # (\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q  & 
// (!\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q  & (!\spriteController|tc1|x_pos [7] $ (\spriteController|tc1|x_pos[5]~DUPLICATE_q )))) ) ) ) # ( !\spriteController|tc1|x_pos [6] & ( \spriteController|tc1|x_pos [4] & ( 
// (!\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q  & (!\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q  $ (\spriteController|tc1|x_pos [7]))) ) ) ) # ( \spriteController|tc1|x_pos [6] & ( !\spriteController|tc1|x_pos [4] & ( 
// (!\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q  & (!\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q  $ (\spriteController|tc1|x_pos [7]))) ) ) ) # ( !\spriteController|tc1|x_pos [6] & ( !\spriteController|tc1|x_pos [4] & ( 
// (!\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q  & (!\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q  $ (\spriteController|tc1|x_pos [7]))) ) ) )

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q ),
	.datac(!\spriteController|tc1|x_pos [7]),
	.datad(!\spriteController|tc1|x_pos[5]~DUPLICATE_q ),
	.datae(!\spriteController|tc1|x_pos [6]),
	.dataf(!\spriteController|tc1|x_pos [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|LessThan1~6 .extended_lut = "off";
defparam \spriteController|tc1|LessThan1~6 .lut_mask = 64'h8484848484844284;
defparam \spriteController|tc1|LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N37
dffeas \spriteController|tc1|x_pos[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\spriteController|tc1|x_pos[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteController|tc1|x_pos[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \spriteController|tc1|x_pos[0]~DUPLICATE .is_wysiwyg = "true";
defparam \spriteController|tc1|x_pos[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y19_N22
dffeas \RX0|data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX0|raw_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~q ),
	.sload(vcc),
	.ena(\RX0|data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RX0|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RX0|data[1] .is_wysiwyg = "true";
defparam \RX0|data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y19_N31
dffeas \data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX0|data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data[1] .is_wysiwyg = "true";
defparam \data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N0
cyclonev_lcell_comb \spriteController|tc1|x_pos[1]~0 (
// Equation(s):
// \spriteController|tc1|x_pos[1]~0_combout  = ( !data[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!data[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|x_pos[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|x_pos[1]~0 .extended_lut = "off";
defparam \spriteController|tc1|x_pos[1]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \spriteController|tc1|x_pos[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N2
dffeas \spriteController|tc1|x_pos[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\spriteController|tc1|x_pos[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteController|tc1|x_pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteController|tc1|x_pos[1] .is_wysiwyg = "true";
defparam \spriteController|tc1|x_pos[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N12
cyclonev_lcell_comb \spriteController|tc1|LessThan1~1 (
// Equation(s):
// \spriteController|tc1|LessThan1~1_combout  = ( \spriteController|tc1|x_pos [1] & ( \spriteController|tc1|x_pos [2] & ( (!\vga|sync|h_signal|CURRENT_PIXEL [1] & (\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q  & (!\vga|sync|h_signal|CURRENT_PIXEL [0] & 
// !\spriteController|tc1|x_pos[0]~DUPLICATE_q ))) ) ) ) # ( !\spriteController|tc1|x_pos [1] & ( \spriteController|tc1|x_pos [2] & ( (\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q  & ((!\vga|sync|h_signal|CURRENT_PIXEL [1]) # 
// ((!\vga|sync|h_signal|CURRENT_PIXEL [0] & !\spriteController|tc1|x_pos[0]~DUPLICATE_q )))) ) ) ) # ( \spriteController|tc1|x_pos [1] & ( !\spriteController|tc1|x_pos [2] & ( (!\vga|sync|h_signal|CURRENT_PIXEL [1] & 
// (!\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q  & (!\vga|sync|h_signal|CURRENT_PIXEL [0] & !\spriteController|tc1|x_pos[0]~DUPLICATE_q ))) ) ) ) # ( !\spriteController|tc1|x_pos [1] & ( !\spriteController|tc1|x_pos [2] & ( 
// (!\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q  & ((!\vga|sync|h_signal|CURRENT_PIXEL [1]) # ((!\vga|sync|h_signal|CURRENT_PIXEL [0] & !\spriteController|tc1|x_pos[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL [1]),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [0]),
	.datad(!\spriteController|tc1|x_pos[0]~DUPLICATE_q ),
	.datae(!\spriteController|tc1|x_pos [1]),
	.dataf(!\spriteController|tc1|x_pos [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|LessThan1~1 .extended_lut = "off";
defparam \spriteController|tc1|LessThan1~1 .lut_mask = 64'hC888800032222000;
defparam \spriteController|tc1|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N0
cyclonev_lcell_comb \spriteController|tc1|LessThan1~7 (
// Equation(s):
// \spriteController|tc1|LessThan1~7_combout  = ( \spriteController|tc1|LessThan1~6_combout  & ( \spriteController|tc1|LessThan1~1_combout  & ( ((\spriteController|tc1|LessThan1~4_combout  & ((\spriteController|tc1|LessThan1~2_combout ) # 
// (\spriteController|tc1|LessThan1~0_combout )))) # (\spriteController|tc1|LessThan1~5_combout ) ) ) ) # ( \spriteController|tc1|LessThan1~6_combout  & ( !\spriteController|tc1|LessThan1~1_combout  & ( ((\spriteController|tc1|LessThan1~4_combout  & 
// \spriteController|tc1|LessThan1~2_combout )) # (\spriteController|tc1|LessThan1~5_combout ) ) ) )

	.dataa(!\spriteController|tc1|LessThan1~0_combout ),
	.datab(!\spriteController|tc1|LessThan1~5_combout ),
	.datac(!\spriteController|tc1|LessThan1~4_combout ),
	.datad(!\spriteController|tc1|LessThan1~2_combout ),
	.datae(!\spriteController|tc1|LessThan1~6_combout ),
	.dataf(!\spriteController|tc1|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|LessThan1~7 .extended_lut = "off";
defparam \spriteController|tc1|LessThan1~7 .lut_mask = 64'h0000333F0000373F;
defparam \spriteController|tc1|LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N6
cyclonev_lcell_comb \spriteController|tc1|LessThan1~3 (
// Equation(s):
// \spriteController|tc1|LessThan1~3_combout  = ( \spriteController|tc1|LessThan1~0_combout  & ( (!\spriteController|tc1|LessThan1~1_combout  & !\spriteController|tc1|LessThan1~2_combout ) ) ) # ( !\spriteController|tc1|LessThan1~0_combout  & ( 
// !\spriteController|tc1|LessThan1~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spriteController|tc1|LessThan1~1_combout ),
	.datad(!\spriteController|tc1|LessThan1~2_combout ),
	.datae(gnd),
	.dataf(!\spriteController|tc1|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|LessThan1~3 .extended_lut = "off";
defparam \spriteController|tc1|LessThan1~3 .lut_mask = 64'hFF00FF00F000F000;
defparam \spriteController|tc1|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N18
cyclonev_lcell_comb \spriteController|tc1|visible_flag~7 (
// Equation(s):
// \spriteController|tc1|visible_flag~7_combout  = ( \spriteController|tc1|LessThan1~7_combout  & ( \spriteController|tc1|LessThan1~3_combout  & ( (\spriteController|tc1|visible_flag~6_combout  & !\spriteController|tc1|LessThan0~1_combout ) ) ) ) # ( 
// !\spriteController|tc1|LessThan1~7_combout  & ( \spriteController|tc1|LessThan1~3_combout  & ( (\spriteController|tc1|LessThan1~8_combout  & (\spriteController|tc1|visible_flag~6_combout  & !\spriteController|tc1|LessThan0~1_combout )) ) ) ) # ( 
// \spriteController|tc1|LessThan1~7_combout  & ( !\spriteController|tc1|LessThan1~3_combout  & ( (!\spriteController|tc1|LessThan0~2_combout  & (\spriteController|tc1|visible_flag~6_combout  & !\spriteController|tc1|LessThan0~1_combout )) ) ) ) # ( 
// !\spriteController|tc1|LessThan1~7_combout  & ( !\spriteController|tc1|LessThan1~3_combout  & ( (!\spriteController|tc1|LessThan0~2_combout  & (\spriteController|tc1|LessThan1~8_combout  & (\spriteController|tc1|visible_flag~6_combout  & 
// !\spriteController|tc1|LessThan0~1_combout ))) ) ) )

	.dataa(!\spriteController|tc1|LessThan0~2_combout ),
	.datab(!\spriteController|tc1|LessThan1~8_combout ),
	.datac(!\spriteController|tc1|visible_flag~6_combout ),
	.datad(!\spriteController|tc1|LessThan0~1_combout ),
	.datae(!\spriteController|tc1|LessThan1~7_combout ),
	.dataf(!\spriteController|tc1|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|visible_flag~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|visible_flag~7 .extended_lut = "off";
defparam \spriteController|tc1|visible_flag~7 .lut_mask = 64'h02000A0003000F00;
defparam \spriteController|tc1|visible_flag~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N36
cyclonev_lcell_comb \spriteController|tc1|mem_address_o[0]~0 (
// Equation(s):
// \spriteController|tc1|mem_address_o[0]~0_combout  = ( \spriteController|tc1|Add4~1_sumout  & ( \spriteController|tc1|visible_flag~7_combout  & ( \spriteController|tc1|visible_flag~4_combout  ) ) )

	.dataa(!\spriteController|tc1|visible_flag~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\spriteController|tc1|Add4~1_sumout ),
	.dataf(!\spriteController|tc1|visible_flag~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|mem_address_o[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|mem_address_o[0]~0 .extended_lut = "off";
defparam \spriteController|tc1|mem_address_o[0]~0 .lut_mask = 64'h0000000000005555;
defparam \spriteController|tc1|mem_address_o[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N3
cyclonev_lcell_comb \spriteController|tc1|Add4~5 (
// Equation(s):
// \spriteController|tc1|Add4~5_sumout  = SUM(( !\vga|sync|h_signal|CURRENT_PIXEL[1]~DUPLICATE_q  $ (!\spriteController|tc1|x_pos [1]) ) + ( \spriteController|tc1|Add4~3  ) + ( \spriteController|tc1|Add4~2  ))
// \spriteController|tc1|Add4~6  = CARRY(( !\vga|sync|h_signal|CURRENT_PIXEL[1]~DUPLICATE_q  $ (!\spriteController|tc1|x_pos [1]) ) + ( \spriteController|tc1|Add4~3  ) + ( \spriteController|tc1|Add4~2  ))
// \spriteController|tc1|Add4~7  = SHARE((\vga|sync|h_signal|CURRENT_PIXEL[1]~DUPLICATE_q  & \spriteController|tc1|x_pos [1]))

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\spriteController|tc1|x_pos [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|tc1|Add4~2 ),
	.sharein(\spriteController|tc1|Add4~3 ),
	.combout(),
	.sumout(\spriteController|tc1|Add4~5_sumout ),
	.cout(\spriteController|tc1|Add4~6 ),
	.shareout(\spriteController|tc1|Add4~7 ));
// synopsys translate_off
defparam \spriteController|tc1|Add4~5 .extended_lut = "off";
defparam \spriteController|tc1|Add4~5 .lut_mask = 64'h00000055000055AA;
defparam \spriteController|tc1|Add4~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N30
cyclonev_lcell_comb \spriteController|tc1|mem_address_o[1]~1 (
// Equation(s):
// \spriteController|tc1|mem_address_o[1]~1_combout  = ( \spriteController|tc1|visible_flag~7_combout  & ( (\spriteController|tc1|visible_flag~4_combout  & \spriteController|tc1|Add4~5_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spriteController|tc1|visible_flag~4_combout ),
	.datad(!\spriteController|tc1|Add4~5_sumout ),
	.datae(gnd),
	.dataf(!\spriteController|tc1|visible_flag~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|mem_address_o[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|mem_address_o[1]~1 .extended_lut = "off";
defparam \spriteController|tc1|mem_address_o[1]~1 .lut_mask = 64'h00000000000F000F;
defparam \spriteController|tc1|mem_address_o[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N6
cyclonev_lcell_comb \spriteController|tc1|Add4~9 (
// Equation(s):
// \spriteController|tc1|Add4~9_sumout  = SUM(( !\spriteController|tc1|x_pos [2] $ (\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ) ) + ( \spriteController|tc1|Add4~7  ) + ( \spriteController|tc1|Add4~6  ))
// \spriteController|tc1|Add4~10  = CARRY(( !\spriteController|tc1|x_pos [2] $ (\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ) ) + ( \spriteController|tc1|Add4~7  ) + ( \spriteController|tc1|Add4~6  ))
// \spriteController|tc1|Add4~11  = SHARE((!\spriteController|tc1|x_pos [2] & \vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\spriteController|tc1|x_pos [2]),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|tc1|Add4~6 ),
	.sharein(\spriteController|tc1|Add4~7 ),
	.combout(),
	.sumout(\spriteController|tc1|Add4~9_sumout ),
	.cout(\spriteController|tc1|Add4~10 ),
	.shareout(\spriteController|tc1|Add4~11 ));
// synopsys translate_off
defparam \spriteController|tc1|Add4~9 .extended_lut = "off";
defparam \spriteController|tc1|Add4~9 .lut_mask = 64'h00000C0C0000C3C3;
defparam \spriteController|tc1|Add4~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N42
cyclonev_lcell_comb \spriteController|tc1|mem_address_o[2]~2 (
// Equation(s):
// \spriteController|tc1|mem_address_o[2]~2_combout  = ( \spriteController|tc1|visible_flag~7_combout  & ( (\spriteController|tc1|Add4~9_sumout  & \spriteController|tc1|visible_flag~4_combout ) ) )

	.dataa(!\spriteController|tc1|Add4~9_sumout ),
	.datab(gnd),
	.datac(!\spriteController|tc1|visible_flag~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spriteController|tc1|visible_flag~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|mem_address_o[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|mem_address_o[2]~2 .extended_lut = "off";
defparam \spriteController|tc1|mem_address_o[2]~2 .lut_mask = 64'h0000000005050505;
defparam \spriteController|tc1|mem_address_o[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N9
cyclonev_lcell_comb \spriteController|tc1|Add4~13 (
// Equation(s):
// \spriteController|tc1|Add4~13_sumout  = SUM(( !\vga|sync|h_signal|CURRENT_PIXEL [3] $ (\spriteController|tc1|x_pos [3]) ) + ( \spriteController|tc1|Add4~11  ) + ( \spriteController|tc1|Add4~10  ))
// \spriteController|tc1|Add4~14  = CARRY(( !\vga|sync|h_signal|CURRENT_PIXEL [3] $ (\spriteController|tc1|x_pos [3]) ) + ( \spriteController|tc1|Add4~11  ) + ( \spriteController|tc1|Add4~10  ))
// \spriteController|tc1|Add4~15  = SHARE((\vga|sync|h_signal|CURRENT_PIXEL [3] & !\spriteController|tc1|x_pos [3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [3]),
	.datad(!\spriteController|tc1|x_pos [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|tc1|Add4~10 ),
	.sharein(\spriteController|tc1|Add4~11 ),
	.combout(),
	.sumout(\spriteController|tc1|Add4~13_sumout ),
	.cout(\spriteController|tc1|Add4~14 ),
	.shareout(\spriteController|tc1|Add4~15 ));
// synopsys translate_off
defparam \spriteController|tc1|Add4~13 .extended_lut = "off";
defparam \spriteController|tc1|Add4~13 .lut_mask = 64'h00000F000000F00F;
defparam \spriteController|tc1|Add4~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N12
cyclonev_lcell_comb \spriteController|tc1|mem_address_o[3]~3 (
// Equation(s):
// \spriteController|tc1|mem_address_o[3]~3_combout  = ( \spriteController|tc1|visible_flag~7_combout  & ( (\spriteController|tc1|Add4~13_sumout  & \spriteController|tc1|visible_flag~4_combout ) ) )

	.dataa(!\spriteController|tc1|Add4~13_sumout ),
	.datab(gnd),
	.datac(!\spriteController|tc1|visible_flag~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spriteController|tc1|visible_flag~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|mem_address_o[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|mem_address_o[3]~3 .extended_lut = "off";
defparam \spriteController|tc1|mem_address_o[3]~3 .lut_mask = 64'h0000000005050505;
defparam \spriteController|tc1|mem_address_o[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N12
cyclonev_lcell_comb \spriteController|tc1|Add4~17 (
// Equation(s):
// \spriteController|tc1|Add4~17_sumout  = SUM(( !\spriteController|tc1|x_pos [4] $ (!\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ) ) + ( \spriteController|tc1|Add4~15  ) + ( \spriteController|tc1|Add4~14  ))
// \spriteController|tc1|Add4~18  = CARRY(( !\spriteController|tc1|x_pos [4] $ (!\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ) ) + ( \spriteController|tc1|Add4~15  ) + ( \spriteController|tc1|Add4~14  ))
// \spriteController|tc1|Add4~19  = SHARE((!\spriteController|tc1|x_pos [4]) # (\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spriteController|tc1|x_pos [4]),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|tc1|Add4~14 ),
	.sharein(\spriteController|tc1|Add4~15 ),
	.combout(),
	.sumout(\spriteController|tc1|Add4~17_sumout ),
	.cout(\spriteController|tc1|Add4~18 ),
	.shareout(\spriteController|tc1|Add4~19 ));
// synopsys translate_off
defparam \spriteController|tc1|Add4~17 .extended_lut = "off";
defparam \spriteController|tc1|Add4~17 .lut_mask = 64'h0000F0FF00000FF0;
defparam \spriteController|tc1|Add4~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N24
cyclonev_lcell_comb \spriteController|tc1|mem_address_o[4]~4 (
// Equation(s):
// \spriteController|tc1|mem_address_o[4]~4_combout  = ( \spriteController|tc1|visible_flag~7_combout  & ( (\spriteController|tc1|Add4~17_sumout  & \spriteController|tc1|visible_flag~4_combout ) ) )

	.dataa(gnd),
	.datab(!\spriteController|tc1|Add4~17_sumout ),
	.datac(!\spriteController|tc1|visible_flag~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spriteController|tc1|visible_flag~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|mem_address_o[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|mem_address_o[4]~4 .extended_lut = "off";
defparam \spriteController|tc1|mem_address_o[4]~4 .lut_mask = 64'h0000000003030303;
defparam \spriteController|tc1|mem_address_o[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N15
cyclonev_lcell_comb \spriteController|tc1|Add4~41 (
// Equation(s):
// \spriteController|tc1|Add4~41_sumout  = SUM(( !\vga|sync|h_signal|CURRENT_PIXEL [5] $ (\spriteController|tc1|x_pos[5]~DUPLICATE_q ) ) + ( \spriteController|tc1|Add4~19  ) + ( \spriteController|tc1|Add4~18  ))
// \spriteController|tc1|Add4~42  = CARRY(( !\vga|sync|h_signal|CURRENT_PIXEL [5] $ (\spriteController|tc1|x_pos[5]~DUPLICATE_q ) ) + ( \spriteController|tc1|Add4~19  ) + ( \spriteController|tc1|Add4~18  ))
// \spriteController|tc1|Add4~43  = SHARE((\spriteController|tc1|x_pos[5]~DUPLICATE_q ) # (\vga|sync|h_signal|CURRENT_PIXEL [5]))

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\spriteController|tc1|x_pos[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|tc1|Add4~18 ),
	.sharein(\spriteController|tc1|Add4~19 ),
	.combout(),
	.sumout(\spriteController|tc1|Add4~41_sumout ),
	.cout(\spriteController|tc1|Add4~42 ),
	.shareout(\spriteController|tc1|Add4~43 ));
// synopsys translate_off
defparam \spriteController|tc1|Add4~41 .extended_lut = "off";
defparam \spriteController|tc1|Add4~41 .lut_mask = 64'h000055FF0000AA55;
defparam \spriteController|tc1|Add4~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N30
cyclonev_lcell_comb \spriteController|tc1|Add4~21 (
// Equation(s):
// \spriteController|tc1|Add4~21_sumout  = SUM(( !\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q  ) + ( \spriteController|tc1|Add4~41_sumout  ) + ( !VCC ))
// \spriteController|tc1|Add4~22  = CARRY(( !\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q  ) + ( \spriteController|tc1|Add4~41_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\spriteController|tc1|Add4~41_sumout ),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\spriteController|tc1|Add4~21_sumout ),
	.cout(\spriteController|tc1|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|Add4~21 .extended_lut = "off";
defparam \spriteController|tc1|Add4~21 .lut_mask = 64'h0000CCCC0000F0F0;
defparam \spriteController|tc1|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N33
cyclonev_lcell_comb \spriteController|tc1|mem_address_o[5]~5 (
// Equation(s):
// \spriteController|tc1|mem_address_o[5]~5_combout  = ( \spriteController|tc1|Add4~21_sumout  & ( \spriteController|tc1|visible_flag~7_combout  & ( \spriteController|tc1|visible_flag~4_combout  ) ) )

	.dataa(!\spriteController|tc1|visible_flag~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\spriteController|tc1|Add4~21_sumout ),
	.dataf(!\spriteController|tc1|visible_flag~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|mem_address_o[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|mem_address_o[5]~5 .extended_lut = "off";
defparam \spriteController|tc1|mem_address_o[5]~5 .lut_mask = 64'h0000000000005555;
defparam \spriteController|tc1|mem_address_o[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N18
cyclonev_lcell_comb \spriteController|tc1|Add4~45 (
// Equation(s):
// \spriteController|tc1|Add4~45_sumout  = SUM(( !\vga|sync|h_signal|CURRENT_PIXEL [6] $ (!\spriteController|tc1|x_pos [6]) ) + ( \spriteController|tc1|Add4~43  ) + ( \spriteController|tc1|Add4~42  ))
// \spriteController|tc1|Add4~46  = CARRY(( !\vga|sync|h_signal|CURRENT_PIXEL [6] $ (!\spriteController|tc1|x_pos [6]) ) + ( \spriteController|tc1|Add4~43  ) + ( \spriteController|tc1|Add4~42  ))
// \spriteController|tc1|Add4~47  = SHARE((!\spriteController|tc1|x_pos [6]) # (\vga|sync|h_signal|CURRENT_PIXEL [6]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [6]),
	.datad(!\spriteController|tc1|x_pos [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|tc1|Add4~42 ),
	.sharein(\spriteController|tc1|Add4~43 ),
	.combout(),
	.sumout(\spriteController|tc1|Add4~45_sumout ),
	.cout(\spriteController|tc1|Add4~46 ),
	.shareout(\spriteController|tc1|Add4~47 ));
// synopsys translate_off
defparam \spriteController|tc1|Add4~45 .extended_lut = "off";
defparam \spriteController|tc1|Add4~45 .lut_mask = 64'h0000FF0F00000FF0;
defparam \spriteController|tc1|Add4~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N33
cyclonev_lcell_comb \spriteController|tc1|Add4~25 (
// Equation(s):
// \spriteController|tc1|Add4~25_sumout  = SUM(( \spriteController|tc1|Add4~45_sumout  ) + ( !\vga|sync|v_signal|CURRENT_PIXEL [1] $ (!\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ) ) + ( \spriteController|tc1|Add4~22  ))
// \spriteController|tc1|Add4~26  = CARRY(( \spriteController|tc1|Add4~45_sumout  ) + ( !\vga|sync|v_signal|CURRENT_PIXEL [1] $ (!\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ) ) + ( \spriteController|tc1|Add4~22  ))

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL [1]),
	.datab(gnd),
	.datac(!\spriteController|tc1|Add4~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\spriteController|tc1|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\spriteController|tc1|Add4~25_sumout ),
	.cout(\spriteController|tc1|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|Add4~25 .extended_lut = "off";
defparam \spriteController|tc1|Add4~25 .lut_mask = 64'h0000AA5500000F0F;
defparam \spriteController|tc1|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N48
cyclonev_lcell_comb \spriteController|tc1|mem_address_o[6]~6 (
// Equation(s):
// \spriteController|tc1|mem_address_o[6]~6_combout  = ( \spriteController|tc1|Add4~25_sumout  & ( (\spriteController|tc1|visible_flag~4_combout  & \spriteController|tc1|visible_flag~7_combout ) ) )

	.dataa(gnd),
	.datab(!\spriteController|tc1|visible_flag~4_combout ),
	.datac(!\spriteController|tc1|visible_flag~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spriteController|tc1|Add4~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|mem_address_o[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|mem_address_o[6]~6 .extended_lut = "off";
defparam \spriteController|tc1|mem_address_o[6]~6 .lut_mask = 64'h0000000003030303;
defparam \spriteController|tc1|mem_address_o[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N21
cyclonev_lcell_comb \spriteController|tc1|Add4~49 (
// Equation(s):
// \spriteController|tc1|Add4~49_sumout  = SUM(( !\spriteController|tc1|x_pos [7] $ (!\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ) ) + ( \spriteController|tc1|Add4~47  ) + ( \spriteController|tc1|Add4~46  ))
// \spriteController|tc1|Add4~50  = CARRY(( !\spriteController|tc1|x_pos [7] $ (!\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ) ) + ( \spriteController|tc1|Add4~47  ) + ( \spriteController|tc1|Add4~46  ))
// \spriteController|tc1|Add4~51  = SHARE((!\spriteController|tc1|x_pos [7]) # (\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ))

	.dataa(!\spriteController|tc1|x_pos [7]),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|tc1|Add4~46 ),
	.sharein(\spriteController|tc1|Add4~47 ),
	.combout(),
	.sumout(\spriteController|tc1|Add4~49_sumout ),
	.cout(\spriteController|tc1|Add4~50 ),
	.shareout(\spriteController|tc1|Add4~51 ));
// synopsys translate_off
defparam \spriteController|tc1|Add4~49 .extended_lut = "off";
defparam \spriteController|tc1|Add4~49 .lut_mask = 64'h0000BBBB00006666;
defparam \spriteController|tc1|Add4~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N36
cyclonev_lcell_comb \spriteController|tc1|Add4~29 (
// Equation(s):
// \spriteController|tc1|Add4~29_sumout  = SUM(( \spriteController|tc1|Add4~49_sumout  ) + ( !\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q  $ (((!\vga|sync|v_signal|CURRENT_PIXEL [1]) # (!\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ))) ) + ( 
// \spriteController|tc1|Add4~26  ))
// \spriteController|tc1|Add4~30  = CARRY(( \spriteController|tc1|Add4~49_sumout  ) + ( !\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q  $ (((!\vga|sync|v_signal|CURRENT_PIXEL [1]) # (!\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ))) ) + ( 
// \spriteController|tc1|Add4~26  ))

	.dataa(gnd),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL [1]),
	.datad(!\spriteController|tc1|Add4~49_sumout ),
	.datae(gnd),
	.dataf(!\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\spriteController|tc1|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\spriteController|tc1|Add4~29_sumout ),
	.cout(\spriteController|tc1|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|Add4~29 .extended_lut = "off";
defparam \spriteController|tc1|Add4~29 .lut_mask = 64'h0000CCC3000000FF;
defparam \spriteController|tc1|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N57
cyclonev_lcell_comb \spriteController|tc1|mem_address_o[7]~7 (
// Equation(s):
// \spriteController|tc1|mem_address_o[7]~7_combout  = ( \spriteController|tc1|Add4~29_sumout  & ( (\spriteController|tc1|visible_flag~4_combout  & \spriteController|tc1|visible_flag~7_combout ) ) )

	.dataa(gnd),
	.datab(!\spriteController|tc1|visible_flag~4_combout ),
	.datac(!\spriteController|tc1|visible_flag~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spriteController|tc1|Add4~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|mem_address_o[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|mem_address_o[7]~7 .extended_lut = "off";
defparam \spriteController|tc1|mem_address_o[7]~7 .lut_mask = 64'h0000000003030303;
defparam \spriteController|tc1|mem_address_o[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N24
cyclonev_lcell_comb \spriteController|tc1|Add4~53 (
// Equation(s):
// \spriteController|tc1|Add4~53_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q  ) + ( \spriteController|tc1|Add4~51  ) + ( \spriteController|tc1|Add4~50  ))
// \spriteController|tc1|Add4~54  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q  ) + ( \spriteController|tc1|Add4~51  ) + ( \spriteController|tc1|Add4~50  ))
// \spriteController|tc1|Add4~55  = SHARE(VCC)

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|tc1|Add4~50 ),
	.sharein(\spriteController|tc1|Add4~51 ),
	.combout(),
	.sumout(\spriteController|tc1|Add4~53_sumout ),
	.cout(\spriteController|tc1|Add4~54 ),
	.shareout(\spriteController|tc1|Add4~55 ));
// synopsys translate_off
defparam \spriteController|tc1|Add4~53 .extended_lut = "off";
defparam \spriteController|tc1|Add4~53 .lut_mask = 64'h0000FFFF00005555;
defparam \spriteController|tc1|Add4~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N39
cyclonev_lcell_comb \spriteController|tc1|Add4~33 (
// Equation(s):
// \spriteController|tc1|Add4~33_sumout  = SUM(( !\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q  $ (((\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q  & !\spriteController|tc1|LessThan2~1_combout ))) ) + ( \spriteController|tc1|Add4~53_sumout  ) + ( 
// \spriteController|tc1|Add4~30  ))
// \spriteController|tc1|Add4~34  = CARRY(( !\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q  $ (((\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q  & !\spriteController|tc1|LessThan2~1_combout ))) ) + ( \spriteController|tc1|Add4~53_sumout  ) + ( 
// \spriteController|tc1|Add4~30  ))

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ),
	.datac(!\spriteController|tc1|Add4~53_sumout ),
	.datad(!\spriteController|tc1|LessThan2~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|tc1|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\spriteController|tc1|Add4~33_sumout ),
	.cout(\spriteController|tc1|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|Add4~33 .extended_lut = "off";
defparam \spriteController|tc1|Add4~33 .lut_mask = 64'h0000F0F0000099AA;
defparam \spriteController|tc1|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N51
cyclonev_lcell_comb \spriteController|tc1|mem_address_o[8]~8 (
// Equation(s):
// \spriteController|tc1|mem_address_o[8]~8_combout  = ( \spriteController|tc1|Add4~33_sumout  & ( (\spriteController|tc1|visible_flag~4_combout  & \spriteController|tc1|visible_flag~7_combout ) ) )

	.dataa(gnd),
	.datab(!\spriteController|tc1|visible_flag~4_combout ),
	.datac(!\spriteController|tc1|visible_flag~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spriteController|tc1|Add4~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|mem_address_o[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|mem_address_o[8]~8 .extended_lut = "off";
defparam \spriteController|tc1|mem_address_o[8]~8 .lut_mask = 64'h0000000003030303;
defparam \spriteController|tc1|mem_address_o[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N48
cyclonev_lcell_comb \spriteController|tc1|Add2~0 (
// Equation(s):
// \spriteController|tc1|Add2~0_combout  = ( \vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q  & ( \vga|sync|v_signal|CURRENT_PIXEL [1] & ( (!\vga|sync|v_signal|CURRENT_PIXEL [3] & !\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ) ) ) ) # ( 
// !\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q  & ( \vga|sync|v_signal|CURRENT_PIXEL [1] & ( !\vga|sync|v_signal|CURRENT_PIXEL [3] ) ) ) # ( \vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q  & ( !\vga|sync|v_signal|CURRENT_PIXEL [1] & ( 
// !\vga|sync|v_signal|CURRENT_PIXEL [3] ) ) ) # ( !\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q  & ( !\vga|sync|v_signal|CURRENT_PIXEL [1] & ( !\vga|sync|v_signal|CURRENT_PIXEL [3] ) ) )

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL [3]),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ),
	.dataf(!\vga|sync|v_signal|CURRENT_PIXEL [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|Add2~0 .extended_lut = "off";
defparam \spriteController|tc1|Add2~0 .lut_mask = 64'hAAAAAAAAAAAA8888;
defparam \spriteController|tc1|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N27
cyclonev_lcell_comb \spriteController|tc1|Add4~57 (
// Equation(s):
// \spriteController|tc1|Add4~57_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL[9]~DUPLICATE_q  ) + ( \spriteController|tc1|Add4~55  ) + ( \spriteController|tc1|Add4~54  ))

	.dataa(gnd),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL[9]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|tc1|Add4~54 ),
	.sharein(\spriteController|tc1|Add4~55 ),
	.combout(),
	.sumout(\spriteController|tc1|Add4~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|Add4~57 .extended_lut = "off";
defparam \spriteController|tc1|Add4~57 .lut_mask = 64'h0000000000003333;
defparam \spriteController|tc1|Add4~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N42
cyclonev_lcell_comb \spriteController|tc1|Add4~37 (
// Equation(s):
// \spriteController|tc1|Add4~37_sumout  = SUM(( \spriteController|tc1|Add4~57_sumout  ) + ( !\vga|sync|v_signal|CURRENT_PIXEL [4] $ (!\spriteController|tc1|Add2~0_combout ) ) + ( \spriteController|tc1|Add4~34  ))

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL [4]),
	.datab(!\spriteController|tc1|Add2~0_combout ),
	.datac(gnd),
	.datad(!\spriteController|tc1|Add4~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteController|tc1|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\spriteController|tc1|Add4~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|Add4~37 .extended_lut = "off";
defparam \spriteController|tc1|Add4~37 .lut_mask = 64'h00009999000000FF;
defparam \spriteController|tc1|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N54
cyclonev_lcell_comb \spriteController|tc1|mem_address_o[9]~9 (
// Equation(s):
// \spriteController|tc1|mem_address_o[9]~9_combout  = ( \spriteController|tc1|Add4~37_sumout  & ( (\spriteController|tc1|visible_flag~4_combout  & \spriteController|tc1|visible_flag~7_combout ) ) )

	.dataa(gnd),
	.datab(!\spriteController|tc1|visible_flag~4_combout ),
	.datac(!\spriteController|tc1|visible_flag~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spriteController|tc1|Add4~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|mem_address_o[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|mem_address_o[9]~9 .extended_lut = "off";
defparam \spriteController|tc1|mem_address_o[9]~9 .lut_mask = 64'h0000000003030303;
defparam \spriteController|tc1|mem_address_o[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\spriteController|tc1|mem_address_o[9]~9_combout ,\spriteController|tc1|mem_address_o[8]~8_combout ,\spriteController|tc1|mem_address_o[7]~7_combout ,\spriteController|tc1|mem_address_o[6]~6_combout ,\spriteController|tc1|mem_address_o[5]~5_combout ,
\spriteController|tc1|mem_address_o[4]~4_combout ,\spriteController|tc1|mem_address_o[3]~3_combout ,\spriteController|tc1|mem_address_o[2]~2_combout ,\spriteController|tc1|mem_address_o[1]~1_combout ,\spriteController|tc1|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7 .init_file = "tanque1.mif";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "SpriteController:spriteController|mem_tank1:tank1_mem|altsyncram:altsyncram_component|altsyncram_gkf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 10;
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 10;
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 1023;
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 1024;
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 24;
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 10;
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 10;
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100401004010040100401004010040100400000000000000000000000000000000000000000000001004010040100401004010040100401004000000000000000000000000000000004491645916220010040100";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "40100401004010040100401004884591645912000000000000000000004599A6699A230010040100401004010040100401004010048C6699A6691600000000000000000000CCBBCEF3BC8800100401004010040100401004010040100620EF3BCEF3320000000000000000000033DDB76DDBCDC010040100401004010040100401004010073776DDB76CCF0000000000000000000066998661984400100401004010040100401004010040100510661986619A000000000000000000004599A6699A230010040100401004010040100401004010048C6699A6691600000000000000000000EF8CB32CCBAA001004010040100401004010040100401006A832CC";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "B32FBE0000000000000000000033DDB76DDBCDC010040100401004010040100401004010073776DDB76CCF000000000000000000004511445114238010040100401004010040100401004010048E4511445114000000000000000000004591445114230010040100401004010040100401004010048C45114451160000000000000000000032DDB76DDBCDC010040100401004010040100401004010073776DDB76CCB00000000000000000000CDBBEEFBBE8900100401004010040100401004010040100624EFBBEEFB36000000000000000000004599A6699A230010040100401004010040100401004010048C6699A669160000000000000000000088A268";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "9A26458010040100401004010040100401004010051689A2689A220000000000000000000033DDB76DDBCDC010040100401004010040100401004010073776DDB76CCF00000000000000000000AAAACAB2AC678010040100401004010040100401004010059EAB2ACAB2AA000000000000000000004599A6699A230010040100401004010040100401004010048C6699A669160000000000000000000044116459162200100401004010010040000004010040100488459164591000000000000000000000000000000000000000000000000380E0000000000000000000000000000000000000000000000000000000000000000000000000000380E0000000";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000380E0000000000000000000000000000000000000000000000000000000000000000000000000000380E00000000000000000000000000000000000000000000000000000000000000000000000000601806018000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N54
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~4 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~4_combout  = ( \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [14] & ( \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [21] & ( 
// (\spriteController|tc1|visible_flag~7_combout  & \spriteController|tc1|visible_flag~4_combout ) ) ) ) # ( !\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [14] & ( \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a 
// [21] & ( (\spriteController|tc1|visible_flag~7_combout  & \spriteController|tc1|visible_flag~4_combout ) ) ) ) # ( \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [14] & ( 
// !\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [21] & ( (\spriteController|tc1|visible_flag~7_combout  & \spriteController|tc1|visible_flag~4_combout ) ) ) ) # ( !\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a 
// [14] & ( !\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [21] & ( (\spriteController|tc1|visible_flag~7_combout  & (\spriteController|tc1|visible_flag~4_combout  & ((\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a 
// [13]) # (\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [15])))) ) ) )

	.dataa(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\spriteController|tc1|visible_flag~7_combout ),
	.datac(!\spriteController|tc1|visible_flag~4_combout ),
	.datad(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [13]),
	.datae(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [14]),
	.dataf(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~4 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~4 .lut_mask = 64'h0103030303030303;
defparam \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\spriteController|tc1|mem_address_o[9]~9_combout ,\spriteController|tc1|mem_address_o[8]~8_combout ,\spriteController|tc1|mem_address_o[7]~7_combout ,\spriteController|tc1|mem_address_o[6]~6_combout ,\spriteController|tc1|mem_address_o[5]~5_combout ,
\spriteController|tc1|mem_address_o[4]~4_combout ,\spriteController|tc1|mem_address_o[3]~3_combout ,\spriteController|tc1|mem_address_o[2]~2_combout ,\spriteController|tc1|mem_address_o[1]~1_combout ,\spriteController|tc1|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "tanque1.mif";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "SpriteController:spriteController|mem_tank1:tank1_mem|altsyncram:altsyncram_component|altsyncram_gkf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000044190641906419064190641906419064190641100000000000000000000000000000000000000001C45C1705C1705C1705C1705C1705C1705C1707100000000000000000000000000000000000000001EC7F1FC7F1FC7F1FC7F1FC7F1FC7F1FC7F1FC7B00000000000000000000000000000028C290A4291447F1FC7F1F";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "C7F1FC7F1FC7F1FC7F1FC7F1FC510A4290A4A3000000000000000000002ACB32CCB37007F1FC7F1FC7F1FC7F1FC7F1FC7F1FC7F1FDC02CCB32CCAB0000000000000000000079DFE7F9FE7A47F1FC7F1FC7F1FC7F1FC7F1FC7F1FC7F1FDE97F9FE7F9E700000000000000000000866B3ACEB302C7F1FC7F1FC7F1FC7F1FC7F1FC7F1FC7F1FC0BACEB3ACE19000000000000000000002CDB66D9B651C7F1FC7F1FC7F1FC7F1FC7F1FC7F1FC7F1FD476D9B66D8B3000000000000000000002ACB32CCB37007F1FC7F1FC7F1FC7F1FC7F1FC7F1FC7F1FDC02CCB32CCAB000000000000000000003EF15C57155D47F1FC7F1FC7F1FC7F1FC7F1FC7F1FC7F1FD75C571";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "5C54FB00000000000000000000866B3ACEB302C7F1FC7F1FC7F1FC7F1FC7F1FC7F1FC7F1FC0BACEB3ACE19000000000000000000000A1AE6B9AE4F47F1FC7F1FC7F1FC7F1FC7F1FC7F1FC7F1FD3D6B9AE6B828000000000000000000000A5AE6B9AE4F07F1FC7F1FC7F1FC7F1FC7F1FC7F1FC7F1FD3C6B9AE6B82900000000000000000000E5E318C63102C7F1FC7F1FC7F1FC7F1FC7F1FC7F1FC7F1FC0B8C6318C797000000000000000000001A4791E4795B47F1FC7F1FC7F1FC7F1FC7F1FC7F1FC7F1FD6D1E4791E469000000000000000000002ACB32CCB37007F1FC7F1FC7F1FC7F1FC7F1FC7F1FC7F1FDC02CCB32CCAB0000000000000000000030D4D5";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "354D5447F1FC7F1FC7F1FC7F1FC7F1FC7F1FC7F1FD515354D534C300000000000000000000866B3ACEB302C7F1FC7F1FC7F1FC7F1FC7F1FC7F1FC7F1FC0BACEB3ACE190000000000000000000014458160581707F1FC7F1FC7F1FC7F1FC7F1FC7F1FC7F1FC5C1605816051000000000000000000002ACB32CCB37007F1FC7F1FC7F1FC7F1FC7F1FC7F1FC7F1FDC02CCB32CCAB00000000000000000000490290A4294E80401004010041C8651947201004010040113A0A4290A524000000000000000000000000000000000000000000000802008020000000000000000000000000000000000000000000000000000000000000000000000008020080200000";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000008020080200000000000000000000000000000000000000000000000000000000000000000000000080200802000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N24
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~1 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~1_combout  = ( \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [4] & ( \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [6] & ( 
// (\spriteController|tc1|visible_flag~4_combout  & \spriteController|tc1|visible_flag~7_combout ) ) ) ) # ( !\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [4] & ( \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [6] 
// & ( (\spriteController|tc1|visible_flag~4_combout  & \spriteController|tc1|visible_flag~7_combout ) ) ) ) # ( \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [4] & ( !\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a 
// [6] & ( (\spriteController|tc1|visible_flag~4_combout  & \spriteController|tc1|visible_flag~7_combout ) ) ) ) # ( !\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [4] & ( 
// !\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [6] & ( (\spriteController|tc1|visible_flag~4_combout  & (\spriteController|tc1|visible_flag~7_combout  & ((\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [3]) # 
// (\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [5])))) ) ) )

	.dataa(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\spriteController|tc1|visible_flag~4_combout ),
	.datac(!\spriteController|tc1|visible_flag~7_combout ),
	.datad(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [3]),
	.datae(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~1 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~1 .lut_mask = 64'h0103030303030303;
defparam \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N6
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~2 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~2_combout  = ( \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [8] & ( \spriteController|tc1|visible_flag~4_combout  & ( \spriteController|tc1|visible_flag~7_combout  
// ) ) ) # ( !\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [8] & ( \spriteController|tc1|visible_flag~4_combout  & ( (\spriteController|tc1|visible_flag~7_combout  & 
// (((\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [7]) # (\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [9])) # (\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [10]))) ) ) )

	.dataa(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\spriteController|tc1|visible_flag~7_combout ),
	.datad(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\spriteController|tc1|visible_flag~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~2 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~2 .lut_mask = 64'h00000000070F0F0F;
defparam \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N6
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~0 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~0_combout  = ( \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [2] & ( \spriteController|tc1|visible_flag~7_combout  & ( \spriteController|tc1|visible_flag~4_combout  
// ) ) ) # ( !\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [2] & ( \spriteController|tc1|visible_flag~7_combout  & ( (\spriteController|tc1|visible_flag~4_combout  & 
// (((\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [0]) # (\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [1])) # (\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [23]))) ) ) )

	.dataa(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\spriteController|tc1|visible_flag~4_combout ),
	.datae(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\spriteController|tc1|visible_flag~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~0 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~0 .lut_mask = 64'h00000000007F00FF;
defparam \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N0
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~3 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~3_combout  = ( \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [12] & ( \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [22] & ( 
// (\spriteController|tc1|visible_flag~4_combout  & \spriteController|tc1|visible_flag~7_combout ) ) ) ) # ( !\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [12] & ( \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a 
// [22] & ( (\spriteController|tc1|visible_flag~4_combout  & \spriteController|tc1|visible_flag~7_combout ) ) ) ) # ( \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [12] & ( 
// !\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [22] & ( (\spriteController|tc1|visible_flag~4_combout  & \spriteController|tc1|visible_flag~7_combout ) ) ) ) # ( !\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a 
// [12] & ( !\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [22] & ( (\spriteController|tc1|visible_flag~4_combout  & (\spriteController|tc1|visible_flag~7_combout  & ((\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a 
// [20]) # (\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [11])))) ) ) )

	.dataa(!\spriteController|tc1|visible_flag~4_combout ),
	.datab(!\spriteController|tc1|visible_flag~7_combout ),
	.datac(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [12]),
	.dataf(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~3 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~3 .lut_mask = 64'h0111111111111111;
defparam \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\spriteController|tc1|mem_address_o[9]~9_combout ,\spriteController|tc1|mem_address_o[8]~8_combout ,\spriteController|tc1|mem_address_o[7]~7_combout ,\spriteController|tc1|mem_address_o[6]~6_combout ,\spriteController|tc1|mem_address_o[5]~5_combout ,
\spriteController|tc1|mem_address_o[4]~4_combout ,\spriteController|tc1|mem_address_o[3]~3_combout ,\spriteController|tc1|mem_address_o[2]~2_combout ,\spriteController|tc1|mem_address_o[1]~1_combout ,\spriteController|tc1|mem_address_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a16 .init_file = "tanque1.mif";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "SpriteController:spriteController|mem_tank1:tank1_mem|altsyncram:altsyncram_component|altsyncram_gkf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 10;
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 10;
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 1023;
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 1024;
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 24;
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 10;
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 10;
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a16 .mem_init4 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0902409000000000000";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "000000000000000000000000000002409024030000000000000000000002C0300C03038000000000000000000000000000000000000E00C0300C0B0000000000000000000001C0E0380E01800000000000000000000000000000000000060380E03807000000000000000000000240300C03024000000000000000000000000000000000000900C0300C090000000000000000000000C0601806010000000000000000000000000000000000000401806018030000000000000000000002C0300C03038000000000000000000000000000000000000E00C0300C0B0000000000000000000002C050140501000000000000000000000000000000000000040140";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "50140B000000000000000000000240300C03024000000000000000000000000000000000000900C0300C09000000000000000000000200E0380E034000000000000000000000000000000000000D0380E03808000000000000000000000240E0380E030000000000000000000000000000000000000C0380E038090000000000000000000001C010040102400000000000000000000000000000000000090040100407000000000000000000000240902409030000000000000000000000000000000000000C02409024090000000000000000000002C0300C03038000000000000000000000000000000000000E00C0300C0B0000000000000000000000C0D0";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "340D034000000000000000000000000000000000000D0340D03403000000000000000000000240300C03024000000000000000000000000000000000000900C0300C09000000000000000000000040802008024000000000000000000000000000000000000902008020010000000000000000000002C0300C03038000000000000000000000000000000000000E00C0300C0B000000000000000000000100902409010000000000000034060180D00000000000000402409024040000000000000000000000000000000000000000000000080F03C0200000000000000000000000000000000000000000000000000000000000000000000000080F03C02000";
defparam \spriteController|tank1_mem|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000080F03C020000000000000000000000000000000000000000000000000000000000000000000000000040100000000000000000000000000000000000000000000000000000000000000000000000000140E0380500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N48
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~5 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~5_combout  = ( \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [17] & ( \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [18] & ( 
// (\spriteController|tc1|visible_flag~4_combout  & \spriteController|tc1|visible_flag~7_combout ) ) ) ) # ( !\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [17] & ( \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a 
// [18] & ( (\spriteController|tc1|visible_flag~4_combout  & \spriteController|tc1|visible_flag~7_combout ) ) ) ) # ( \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [17] & ( 
// !\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [18] & ( (\spriteController|tc1|visible_flag~4_combout  & \spriteController|tc1|visible_flag~7_combout ) ) ) ) # ( !\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a 
// [17] & ( !\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [18] & ( (\spriteController|tc1|visible_flag~4_combout  & (\spriteController|tc1|visible_flag~7_combout  & ((\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a 
// [19]) # (\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [16])))) ) ) )

	.dataa(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\spriteController|tc1|visible_flag~4_combout ),
	.datad(!\spriteController|tc1|visible_flag~7_combout ),
	.datae(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~5 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~5 .lut_mask = 64'h0007000F000F000F;
defparam \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N30
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  = ( !\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~3_combout  & ( !\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~5_combout  & ( 
// (!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~4_combout  & (!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~1_combout  & (!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~2_combout  & 
// !\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~0_combout ))) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~4_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~1_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~2_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~0_combout ),
	.datae(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~3_combout ),
	.dataf(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6 .lut_mask = 64'h8000000000000000;
defparam \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y24_N37
dffeas \spriteController|floor_mem|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\vga|testclk|out_clk~q ),
	.d(gnd),
	.asdata(\vga|sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteController|floor_mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N13
dffeas \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\vga|testclk|out_clk~q ),
	.d(gnd),
	.asdata(\spriteController|floor_mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N24
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout  = ( \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & ( !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a 
// [2] & ( (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  & (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout  & 
// (!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ))) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ),
	.datae(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5 .lut_mask = 64'h0000001000000000;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N36
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[0]~75 (
// Equation(s):
// \spriteController|scoreController|RGB_o[0]~75_combout  = ( \spriteController|scoreController|RGB_o[0]~42_combout  & ( \spriteController|scoreController|RGB_o[0]~43_combout  & ( ((\spriteController|scoreController|RGB_o[10]~1_combout  & 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48~portadataout )) # (\spriteController|scoreController|RGB_o[10]~0_combout ) ) ) ) # ( !\spriteController|scoreController|RGB_o[0]~42_combout  & ( 
// \spriteController|scoreController|RGB_o[0]~43_combout  & ( (!\spriteController|scoreController|RGB_o[10]~0_combout  & (\spriteController|scoreController|RGB_o[10]~1_combout  & 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48~portadataout )) # (\spriteController|scoreController|RGB_o[10]~0_combout  & (!\spriteController|scoreController|RGB_o[10]~1_combout )) ) ) ) # ( 
// \spriteController|scoreController|RGB_o[0]~42_combout  & ( !\spriteController|scoreController|RGB_o[0]~43_combout  & ( (\spriteController|scoreController|RGB_o[10]~1_combout  & 
// ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48~portadataout ) # (\spriteController|scoreController|RGB_o[10]~0_combout ))) ) ) ) # ( !\spriteController|scoreController|RGB_o[0]~42_combout  & ( 
// !\spriteController|scoreController|RGB_o[0]~43_combout  & ( (!\spriteController|scoreController|RGB_o[10]~0_combout  & (\spriteController|scoreController|RGB_o[10]~1_combout  & 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48~portadataout )) ) ) )

	.dataa(!\spriteController|scoreController|RGB_o[10]~0_combout ),
	.datab(!\spriteController|scoreController|RGB_o[10]~1_combout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datad(gnd),
	.datae(!\spriteController|scoreController|RGB_o[0]~42_combout ),
	.dataf(!\spriteController|scoreController|RGB_o[0]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[0]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[0]~75 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[0]~75 .lut_mask = 64'h0202131346465757;
defparam \spriteController|scoreController|RGB_o[0]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N27
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~9 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~9_combout  = ( \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [0] & ( (!\spriteController|scoreController|RGB_o[0]~75_combout  & 
// ((!\spriteController|tc2|visible_flag~2_combout ) # ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ) # (!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout )))) ) ) # ( 
// !\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [0] & ( !\spriteController|scoreController|RGB_o[0]~75_combout  ) )

	.dataa(!\spriteController|tc2|visible_flag~2_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ),
	.datad(!\spriteController|scoreController|RGB_o[0]~75_combout ),
	.datae(gnd),
	.dataf(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~9 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~9 .lut_mask = 64'hFF00FF00FE00FE00;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y34_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\vga|sync|v_signal|Equal0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "1AFB8F6C10CBF7691375F84EED5E3DED79BE95C754FB4E912597E57516C1F1AB058E300AD8086B2D326E8BFFB4C53A86162F099935B2BF5984C5389D7842BBF872C1F92B6FFF1AFAA5C1D69F41CF713AF0CC565EB5D90774C1389F7F0069A6D604C67D1C23D7DD3D7A0D97AD3169C406F33B934FC183B2ED177BA7ED26F1876D5C6EBE1BDD4F6776B883BCE4DE8CECF83570160FF5517E0E09A0BF353CB1A4A7A13DEB1B8C7765F51081E051D6AB55A1FB415763791FCAF0DEC2AB0B860641E329095A4E6EDEB7D93D71CCF59A1E842BF3F931DFC91959C95AB98F9A4067C147D3245A14AC5812E791E7FC1988705D7C85D40FDA7B48F0BC4BFEC63C077B05F8";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "3EEDB8FBE5A754CFE24C3957DB5CBCC87B650CAF6FD8774031FEE2E40B4D2659B969029C8DC63CA4F906FAC4787B7236BFC126FB05900BD3EAB57BE2E953C66F6D122F2928CBE20335D747FC17741971578D931206BCBDCBECC19430A5C962FB45A4CC688A8D98D96A88F0414EB961FD6AC248C78B363A100E0E93BDA0AA1C0CB3E1371121D84A5BC8D14D6D4E7D54F919F806D70D9FCDCD7565C2557823B2C710F6BC53D5DA06586F5ADBBBB2CE881032EA8379E69338E54E8A973B59D075095FBC949C6BB0E1E52976A9081B71DE9E4EBF0E5B79D8C1D7F46261635D0B1747538DE892798836AF0853240DE1431D8D293C8C98E2AC96F56FE607DDED4EA0CE";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "9FD6ECD351E87482B475419796AF918C2F2FBEE7D7281E941F6B5FF58CDC311DF64C3A97285E5451EC5992D3CC1D2A9905C2CAAE696BC4F9FF980DA4E07AAB9EE81970BA6808EA4CAFC601F7BC1A15E764705C589C459F7A3DBDE2E902DD743579D8BD107544949AD4C4A6134C7175F60C23A9093A15F2E343ACB49DB0543F10A2E0AB569F8EDE05B058543D75FF06B50C2F80185613F71255A73C00F49A57794B790400AB336AEED74DBE9919CDDAA3EB648B1A4F64299EABBC95B17B4301FC8A81A9CF3994685A9AED6C81A1D4C70F1F1F2ABC3ACC1D8ECC2063F7E24510DCEC2E19D9E16102E7EC544A60593FB508BB6EA46FA46C7C92FB6F74E0A4F2203D";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "FDD772991F2DCF28FC68BEFE040C02ADF4630E8D12D329D229CCCBD8F896C7B346933C0724787B86C5E4C321C214F02AA53CA32793D72022E1117782FD10867D253AB2148945C9ABC875C964EEC37EDD1335E1AE38A3EF1C82068F53EECF7CBFA04C0A4967E8E9A12EE4D1A46BE64CCFB180B4AC02A2CC1F594D34EA778C632A210A88F6F077CB96497C0BAB541B6ECD76743C159AEC4372A107D6A93E494FEF85CD391EF3E4722769C7DF1718C717D31503E23EA636C4944CB1BEC4E312B78B47FA4BEDA4A0CA9FEBDC23717EDF8D297C75D66FBC867BB399731DE3FD15E8474116E01C3B111409F036148CB42D7D31C10D068663FB172E6045115F9F435D80";
// synopsys translate_on

// Location: FF_X43_Y24_N55
dffeas \spriteController|floor_mem|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\vga|testclk|out_clk~q ),
	.d(gnd),
	.asdata(\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteController|floor_mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N12
cyclonev_lcell_comb \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder (
// Equation(s):
// \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout  = \spriteController|floor_mem|altsyncram_component|auto_generated|address_reg_a [0]

	.dataa(gnd),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .extended_lut = "off";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y24_N13
dffeas \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y24_N40
dffeas \spriteController|floor_mem|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\vga|testclk|out_clk~q ),
	.d(gnd),
	.asdata(\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteController|floor_mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y24_N10
dffeas \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\vga|testclk|out_clk~q ),
	.d(gnd),
	.asdata(\spriteController|floor_mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N42
cyclonev_lcell_comb \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w[3]~0 (
// Equation(s):
// \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w[3]~0_combout  = ( !\vga|sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q  & ( (\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q  & 
// \vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q ),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\vga|sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w[3]~0 .extended_lut = "off";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w[3]~0 .lut_mask = 64'h0303000003030000;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y32_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "7370A27D64BD55242E3C1262D3F1DA5280F5DB84F31038A37F1AAC71AF2C22EF8E9BEE492064DCB1ABCDD17406E4A3A75AECC5B786E5CEE014FC7E65E1FB6488B6F87559855BA79820F4F28F00639157DDBD4395111F3788A5DD4A9D13F11E5C3DACA763237A9105CFE9B3AC007B63F1E38BB3B154179FDAEE9DCD6B7DC4445155A63E8AE5047A739986B19EE2C011905DD9F28772A034561CB87222128B34F46442012E94AAF45C90C6398955BBA0531CE4C1D669B9E57EAC49EFF21D3DDFE9774BB5558381E0CC2A5F83CCABFA40C43F72D16F048C10163D3B7D8BFCD3AA362344DCA0BA015D13A209CB5760BA696A268679F3DB9ED21D005C86907A509DB3";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "D610945B8A1C354CF756B5CEB6605FCA5F8FE1777E75A3B2F290071176A57814FA6D69E849173E944604D30F21FFC78D4F26F0A25958D37ACE2CD132AF6716AADF163086021C5347B94A5E5C10EED326074C85FF74D35B1BFFC614A38E41A826CF19F2FB6BFB9F545096502E05499B306D1BFAD6E40D87BF51E0FDAC23E7518E1A22D66969966EFB34ABBC15DC41188ADA706FC6176C1F404D11CBF23869A631FF3DB2AFA01D98C5EB27FFCD9C796D3BB3F97EA7387597B68501DD26693FB07AD9355EB3FF3FE77F8346FE23632167658563441B9BB014F720BE22F79B08CFBBE3FF7D6AEAE5B13A1C0B5947DCFFAB4778B9DE87EF9E463677EA7CE05E98F172";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "B77621D94324DAA985EFF484A74EAE0503C7B74E07C3926C158302845E29CD9E63F525D7DB673DA628430771F1DFDDDD60339C59301D10D1E1A473C103E718747B3A0F7696A82B785F13DE70410A03B6D16175E4280CEBF94C4CB21A6E6466981D9B5C52F8CE1504B8EE87F155286EB786704A74C191AD094E423D9E551331ACE7BFE1D8078BBA3C942BC808C9DF26023329B6660222F795BE0EE886B3D2B614D6EF0B95AAF3E40471A7C9A7F64944FEA02D87E935A6F072C2B674E078E9C16ACB11B9E789B594A477F82F7B511901A9565EEAB96689F5336DB52F56DDBE42AEB8E24A80FE6779FBE9B62A71A32D44A8760C9F2C72FC2EE693F0112D89CC758A";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "E1EA70C911CE1F7E88245CEE687E9231F065133508B829CB2EB54FD90393DDFB1768282096DE0CA7060AD8FCFEAD59713F136E790F187417EE6B27DEE42EE43E88CEABF4EBFCCF83BAD125C152B09B899068B89CB59B07DBC82967DA94555D6FEF676942F07E4B2F4C6DC4A88ACEAFE5C44521B4D88BE78E5A887A2248A3880D07F2DE2E8EFD4397E0C215CF7C38BBB9888B803A030FFF4271A0BDACFC7E6AD1A0F7878EC95585211D8750097DF6BE73CB63C724575AACE75E1C563D896482AE675F39D26D2DEAB0550CC36D8D3983FAC873C42704F6FEA1DE892703D2CCAE6D679F0BC7A9C016171E6845FF9F4316987D2C4D2A1B275D6BA28172CE1E495DA5";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N51
cyclonev_lcell_comb \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w[3]~0 (
// Equation(s):
// \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w[3]~0_combout  = ( \vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & ( (!\vga|sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q  & 
// !\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q ) ) )

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w[3]~0 .extended_lut = "off";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w[3]~0 .lut_mask = 64'h0000A0A00000A0A0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y42_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "2A74B7187CE38235887F3C37040ACD3D39B053FE20A1B0C587EDA4EF451199E06600E4DE667EDC38992E136CCEC96474231660CA109EB3EE443F4EECD4045567068CC710A74550616D58BB9EB83203DF0D09636B1D83E1B3B5544C011A99CE44EA14610A7E8A21A000FA4E28A1F95266B5009C1102837CEB594450091F976BAFFB7B65EA9B8876DEFFF8F4E71C31D21AD9E06C48A70237A20441AAB52A365A41B847AF5BA7DF5DF190EF4BCB73627C37B2D1E79DB32BA23A4B633BB3CAA3159D2579BA4A8E73709DC86078CDEE1696C39A6DAD9273BBAE602DEAFDCABCDD299827A421B43FF89B4634C93CEA64D37669202E3D0E8FFA4ED6B13D57B421D20B5A";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "F84B42BC03A50C5009F3E481D0B40A9FE4242F8DD325EF5670EBD435D1CDF7893F5BEA61290EF0D6A9F238C66D882BC7857C2CD305FA86D0E686AFF6E7050F03C39D66359568C93D358BB706DB3A1F77C46917893D3C187D66F1930DC91D1CA4035EBA3BDBC0B991E88E1F562D2DB2790251E506EF0A92565EF66C5536E459101DDAEDA2E809DE9AFB70D4F0C47AB0E3D776CA7ED06DEBB929607D8FFFF6F69322950606A0706EBB1EC87AD259521E4718E635C7000CFE3D13D5CCF65BD7EDA140AAED9CE24FA1A6D75FEF462059207770FF8A50623E897BDA49A21D34AAA4D4E6ABC21AB7692A247A4E892A21ED04A9C2B9B100E565CF7B6ED868DA0E3031C1";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "B082C6051B5226E806400C9BA6509DB0D5C39E32601335CE778D460D3879BC1EAA27AD5D387AB4228FDFE5E18706F16FF1FE662FE18D3B5299F13C8C779C73CAB25E3E91A5CA6B845D7E07F02FA27E318B32B3FA15CAEF4A977672FCF69B69A3726E8E7FF3F16346AE8120C3F240F960164CFE3B69C1584CD8E902BEB031D2DFA012EEA43C9D8D1DBDFE5AA32D939736D9C038F52B9D09DE60678339AE436C5E1A5C3354F5E0D5C55B31087392E96B2E5A373D87752F1AF1396DDC6850AC4A932F2415DE9E5D172AFC5080E3DB490222428BE95075AA824716347FE5490D24A85455BC062AA59E7E92F58B7118C71E02254DC5F4760E790907C51A475DDFF4A2";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "6EFBFFFC4327E7A5C8589D7A8E722EB80E4FBBF938D2053AD1ED4C28A525184A2BBABF7BEC655B12E4AA0E2E2B440BA23A98E16EF4FDFF618662FA5968ADA74432699941A578D6CED439E3EB7B5532C478DAA0603212A24BE7D9CAC9B75CF3D6EC481E328F088E33A6716A3A5112D78DC327DCB9E35473D1A13180D76BCB1F3048D0CED95497E8FE205B5A50ED6B6D1ACCE35370C60F0873B4431544A07778EFB2922E19045F8A29B471F6A46BBD4F1A44884C9F917B0FBDE32DA7E4EE767B3CAC316D747173B49DFD338B16067B6FB177DD8014E3D32258E8B5AAE2302C9262982D695DC0B720598A478376BFAA2FE60BE10A7D1BE8590FCC5D19B39732FA07";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N48
cyclonev_lcell_comb \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w[3]~0 (
// Equation(s):
// \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w[3]~0_combout  = ( !\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & ( !\vga|sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q  & ( 
// \vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ),
	.dataf(!\vga|sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w[3]~0 .extended_lut = "off";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w[3]~0 .lut_mask = 64'h0F0F000000000000;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y55_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "0EA7002DB6B1AA4B51FD4F77EB1F815BE5DCB56805DD83C5EDF1DFB5D5FDFBA7A1B7E51C68B35D4B163AF2979CFC2E07847DB2EAEA938624CC39AB97CA9A6DC52DC1FA43E64CD7DC7A57EF8971200378E1A5EF649B0536563F8F01A29E81DF31267A50362B462AFFB2BB17A18735179D0E2CADAE9DA3CD5A9FACE7951677D3B04752C489B81406C3C838594FBFEE76AA3B3D14889145BF22C5A73EE49E3BB39175595064BD6AA1DE77F8A36B83F7985ED41E02E128EB3375FB13CCC023EE3E44CFDBED20ACE8B54A1AB87765F55A74DB9DFA7CAEBA8AAB40388F987A8866610EDC615BD57123F6AD4D7274A713A90A7D85137E6E7AF1CD983F21EF5C07523955";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "1AD92406D2B992F3ACDD39B486EB0E7D6A0596E004A9F0C991C49437C2DB4D9C8BEF7CCB4867BB2363AF7871C281B9FF8BEF0204BC30248809B2EB7AF3F03D75B41A31AA9BB99BB2D2C4C644442A6FC25FC26B5A5BA10056E823555CF7AA17E28A46634815AF2C541B9A76067E2E485FFC3CFBA364BFB198D4D6BC1EBC344351A0EE99959553F5C1F3CBBF2B9E6D5987CB95FA92A45A538600697B4C9DAC32EA429EA039656AEC8563827A5B75D2154066DA43677BE1F8F9958722B7D408F7235CA2FFF40BE727AC44EF75F37AC5A01742ED6C9A4F5D4EB012D67250CBD480D6AE001FBF6368A16F77E77875A88244CD9631DEEBA4F722FB9C0EF769A3FF3563";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "9477E2908688020156E756FCFBDBD11D6EEA7EB5F25DD6B9C8125964C51834565CFB627D72202F93EAD866A2D0CE3C102A5510781EC2F46CB568D46DEB43B139FFA7FFCD4F4E72B95D8A0F717CE79544767544EABF5F1BAFBA004C8E5EA060405ADA2B053D37CB7E00646EF41A2BA59A2D24DAD6FD7C6729213D5A2DAFEF1FF63B064F53E8D38824F473E8B8B261A49CE7D482F00587560091F4A84B4BFC3D685F4D7764F3B5F9D7BCC0A74EDFCDD6DB42F069D27EE313A4C22C19104A4B5FD3BDE289E9AA39998E74F2884D9F91D9A4A66A6D9BACEF0F45CBA22666840A85568E36E3291BE3FB9A22A2C80F339A66A2ED6E589B2E7DDC85B15789F79AA7CCEF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "054C4D0B1C369F363476CE2F8A45F478C5CEC20E86ED5380582CDD366B473C06A480E810EB35569330560A94A5DE1544FB76CE90A951F5BFBCDB0885A67286F44FDE38D19E05A52668C53FF63C054C0D6296B860238737B6ACA2E7B81FEF1F6B57DB1F7F7C1482CC251D183820306E1D2DF9BE70D6BA2D898310E55ADA55DD3C3F08050CBDA6C75A2EEACEFF1F6B155BA1DBB1D6602FB3DC13F8355CDEA309C0E59CA19D83EB6D32CA86140D8674A5C7829A690E73997280AFD40D13A1D6A1B02EA2A4534E745EA51E5066282C016D39DAB3750414BF831C3D4360B5C90ED60F1E25B9EFFFA81DF180934A79B3332C943DF592254FEB4CEEE72909B3829DE9DE";
// synopsys translate_on

// Location: LABCELL_X33_Y30_N36
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~0 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~0_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72~portadataout )))) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72~portadataout )))) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0~portadataout  & (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72~portadataout )))) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0~portadataout  & (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72~portadataout )))) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~0 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~0 .lut_mask = 64'h404370734C4F7C7F;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N3
cyclonev_lcell_comb \spriteController|tc1|RGB_o[0]~0 (
// Equation(s):
// \spriteController|tc1|RGB_o[0]~0_combout  = ( \spriteController|tc1|visible_flag~7_combout  & ( (\spriteController|tc1|visible_flag~4_combout  & \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [0]) ) )

	.dataa(gnd),
	.datab(!\spriteController|tc1|visible_flag~4_combout ),
	.datac(gnd),
	.datad(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(!\spriteController|tc1|visible_flag~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|RGB_o[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|RGB_o[0]~0 .extended_lut = "off";
defparam \spriteController|tc1|RGB_o[0]~0 .lut_mask = 64'h0000000000330033;
defparam \spriteController|tc1|RGB_o[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N33
cyclonev_lcell_comb \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0 (
// Equation(s):
// \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout  = ( !\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & ( (\vga|sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q  & 
// \vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q ) ) )

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0 .extended_lut = "off";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0 .lut_mask = 64'h0505000005050000;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y43_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144 .mem_init3 = "9A18A36737F4C605993C7FF1C2DE822A9B285F18365CF2C0B82A66B4924434CED1AC7F93297E0364C064D970E5405A091BC4B281AA3F6151D74560D3206B31058C3EBEF0EC617C8B80E57F45209A5A65C50F03178399D6C6C24C78985B6105316CB14BCDE2500D59EB696B8D3737A479B93E08EA458A371D6E9DC4F08058763188D66ACADDAF10EA0D18D2D0A42D82046DD430DDC93D97D1CC7D594891FCCF2459226061CE0E99E43B11BFB8F6D627DEAC4B5A882A80804155CA9FCC37A271B2E1464AA97C73D96FD208220C2328D881E05C3A02140291DFB516F963DBFB4D0D71C804059FBE804C49C060170946AF592F506899C5E7DB031C60D7F4BFC068A8";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144 .mem_init2 = "C34CA273B4257E9C496D845D2FCE888FCAB35FAD0F984332D74C45418CF9C63F4C7253FB459F41913372DC6E8DA0256FE52BD086648211823C9E16DECC664EDBBF61C68C412331F268EE0DAF3B16CBA34582C9A82AE697EE05933F8154C53A86BBAF6826E0F01F11348A3F650AEF7A391570AE0E5BAA8BCB99056FFA7E36DF2C39F6256B236A07C89E5D9F5E0A9AF15AECA059C244F73A6700E49F904ADE2847DA7CE28DB569B83BD342D762AD8BAA6B10E23D5891D798944B799051870CFDBE42CC1182A84CA5F27282BF669E5BE9DABAFC7CDC3A4851FC54687369A3DCFA78A5443B85FE26913CC35A850C5AE62AEE5A98E765707954C5056FD708BC20BFA1";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144 .mem_init1 = "A0682352126A27AF43C0BE093AA79ABD7E32EAA6BF8F83FEA0153E88FBAA61AA9F4F2924596D5613E772C34361D959D4169DE75A04AAFF91ADF4453E3680DEFD9F30CC49A540C700436B97BFBA733E0650880C221C48EB2EDBB4EAE1F049E76C5D20CDBBDB45DCB5EE7C4BD01445464CB4A6DDB87582EE622BB8BC639056903BA4E6904A491B0BBDDCE9078E69E9BED734033F9564AFDC50B1AF0149CF157A45E6FC1B67FCB2D6F2078F8D99241FC92BF80A36B993A0002EEE2706D13177141733EE2EDC6882B6D49C7699A744DAD951431BAD9C75A55D659F62D95F282B42E72612211791EC465987F8CB0B5C2C55F6E92EDC43DA14270A0A4B3131249BA26B";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144 .mem_init0 = "7922F4DBC198D2B9A013053045C0354611AB9E80BE3667E423578D3B987241279EE357553D10FAED57137236AD9C1CB550E0AF5BF641B8E577F37858E195378E23324C125543C8F8A85F1C51CD9244903988A641DBA17CA6777CC2D61E147AA4691E0B994D94DEF258E583EA5236D1AB50D420D9B43E05458571A1BC465C72445C6C82733513371551374872C53C5E1AD97D48F7271B5953716BB9CAB212EEA0CC0016E95B429C64FD7773FDF974D1D6CD05EABFE6DEB94BF70C40E02640ED66B79161051144890D1857468340A8F837DFB26A38B6E44473BA6195314AF6115AA7D39406B2E4310FD31E297C2830AC03210EC41EC3CEDE8C1BB246AF241412CC";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168 .mem_init3 = "D0EE9AB48B769E9437853BF3D313D3D0B49994AA1AC5DC9366FD9202DDFF27B6BDA12AB6B7F70E98F1BB3E1B28438981B9807ACAC04DFBCB80E241021EF801A9B06F20BE0477E3F7398C7C27A723CC31E8E270EA9A53423992CF4655AE7F5D8AC3D68CAF6B9116FB7923CA1AAEFE5F89BE0BB003DB018497FCB1E05DE4F8EA9F84E54126EAF13FCF06CFA3D087F49C2A1083368ED5C4C0EF56DA7633DBF2E9ED6D025E95AE4F6FE97D9A2DCC5DB8FCFC93804B97157A4DE386D7584B98F6819F4A3351E1758D5EBD6D124FD33E58AC1E136900710B9C5CA12BEB10961848638D463C8B9DE992A5B36876695592B973FA8B470E6849005598B8B7BDD4D654379A";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168 .mem_init2 = "37D974E31655843D3F716DE585783EFAEA423091B4FE09E03295CC958749DAFEB92667B7FEF7B72F3EF0438D6EF19537258340F30CCD1FC9AD4F5E7F5C391B0C731E6369D01E0D7B71D4CD3BAAE8C13A1BD8BEDA6007830892CF32AB1BC93FF092E5893B586DFFEEA092E7B8BE44926F07EE56B2375B27EB15A9BB46C1AFB5BA18E27ACF54DA7F584A413514BAD005AC9E1A6010634CF981BCFEEC6FCA74CBC3FF635DED5F34DA27A1B64EAAF6FD0431D7A12050CF0059494FDF5C0A25E1FF236D6D77B399F06A32C4BF7DA9A75223380D71EAB3C3EA5F479FDDF8DB9A97565DE3050CF95EE7BE84888157945A17BBAE693608ED14890ADAE211403607F75B87";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168 .mem_init1 = "F069F5B200468BD921E7C5BC5FE63A2FE6D39C34807DD5DD842769263F9989CCB7C4FE9CEDD8468FB4CF86F4AD8982569C31A26C449C43E291D122676CAD06A120F9293625090033A2B80D9BCD6A397A940715A8A86D9FAB786070D27B1B02FDDF4D431C14FC03A0DEABF4900A5401E475C61A62440A0583155E4507DF21F4D21706B87812AC46DC59F9D4D9C8E0D00469B4598BD0DE2B5668DB0BAFDDCC604EA71A365CC7C921AF857C27E33E4F4EB62B17E89BBFA6F0470722EB0AEA8807C2E666166164B0C97FCA7EFB7C9DCD97C6B05B203EA5FC3964509D58ED4E1DD3586C7288B5C999B86286F435EB410D12D224AC30AB51D2B890F44EAAAE55A71E03";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168 .mem_init0 = "CFEEDC487F58BA7A057DAD1488F05BB8A1C0C30BCEDA38124BF5C470D20F063F86F5E98C9EB858CFDCC55A8040FFBE81ADD00007A03328794E935AE2DF7AA9CDA437728C3CC804D4DB51DD9A0ACF1254BB5774A6137B5A78A124F3657FC408F66AD6095770DC1A6CCE12B5F563CFBD1C5DCF6D7F6318966DD472299256AA640B5ACCFD3648195EF8DEFDEAB6E805DABF8D6BDB543493F67EE3FFD986FF0DA001977EB2A8631F9EAD2318B9C230A53270B6F73B931BB5AFB53049E8655EB0199F3D3F1CDD5C2B1A7E53E4E773BD5F39770075880AA1CFA75ACC3312257A7F0BFDFFE3EB3074E3B53B3569FE92F864F80145AA0C40D19438F97F87FB6FA028986F";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N33
cyclonev_lcell_comb \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w[3]~0 (
// Equation(s):
// \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w[3]~0_combout  = ( \vga|sync|v_signal|CURRENT_PIXEL [7] & ( (!\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q  & !\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q ),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vga|sync|v_signal|CURRENT_PIXEL [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w[3]~0 .extended_lut = "off";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w[3]~0 .lut_mask = 64'h00000000F000F000;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y43_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = "79F14E87F5D563F7D8D72C3D1A8222ADDA9657B761792385F3683CD62CF88C991CFD4E65120CA882243DA5CD7DFEA836E637CEEEF5367865C7472E104B0FE6E8797429CC994C174014DC64AE87CA6CBC3C2BB725F00B0BA3A4F265B939F025FC2DD25047849BDEB9FD79CE13E1117BBCFF3368A9B83B8036873093FA2D832D31A082DBA60C5CDCBFC80C604788C978D35585DAC11772032C347D880926C9C178AEEC8ED434A8853DECFCF9DA664626A15235884CFD7E1DDCBD76F85594AE8DF80E61DD8D83266E8B68FD7DF629F869A51F6506DA020768A1FD89BC15BFDD85538950717CD094AE473D58C726C70A4D197FE1FE5B9AE6DD0377CF3F76993C0382";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = "866E66793C3E83E398C8BB69D098259D32061390FAA3259365DDD0E4C4773C7651A530DEF6D6EEA8DF3374113ED083B10BAEEEFA6FAB8388F5A212614B8C9BE2CE49C77C2289CCE826ECFE0BB07804F10A96A9289E55E35716D79E4329532D48BE74833BD3252E3442289FF8CB6802DD8F284809400AA756E56032A8FDB3187495A3690CF49689897A3C4B1158BE9ADA67832F09AEE91F82D9DE19EB40D023A29488CFDB386663D52F260651381C087EBD4743ECEB0FCAF6F1C681D06FEAE1D60E2227E14171B55E662ED3A480A7489F306B3D5EB0EB65EB59AC2E5007F67FD0F5BFED7AE3BC53EA1B0196ECE9D63A20AED5E45D6E42B57DA3177090B5A83A30";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = "4C7CFC7D138F444B74DC49F836C3412B0B4276C1D0B83DA7250E9A97AF7994D4E7AD0DD7AF05CAC3D7E1EB809C8FC5D7C2E9A195DD37E78253C82D682F1DA542426F8FD1278996A0AB6C39239EED74457D708A34D38C54C7CE25B992CF562F0E12D0E02459C4D00E36BE855C18A5034D35B25AFE821E432D21BF3B178570048F12EBFD26EADE86BAA92FA843ADA9BD4415FB2884320FD0EE4CB226BA5A73C613ADBD69F482367EFA65FF170638F76078CFC851A0FE46670DB582EAEFDB70C5D2B4F6CDC5F31B0072FCD60C8AF11CD792F1A3B8F462A0CCDF64FCE408E9BFF258A4CABB39853653F132C945DE0062C15B823F692D31FD048436D99C625A90F91B";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = "EB2DA8AEC8A2D26AF362BED9E2664B999347D709629A307608A1D98D4661DBD86AB0EE5B75922940CB90FD965D25B6DC1D1E788B0CB50A88F72FC9BDA98BA1C36AE09DC743E64ECF382A1017DAD65445B2126DE401B1AB55194351E6220336C0414279A48BB9BAB116C582076753E63DFFC41E5F68D83461F06AC2898CB2FBC19762093BC07CFA3D029159519DF39EFC65DD0A5E603967EE58FC233CEA0E2F66173457481BFD65DFD2D1C617A1B1C919CDE7D71965C0575373BDEBEC6E8E7017E1CBF4B3BBFB69483D9A0FE2834BA97472B754459D4F1E0346847B721645C502220608B1AC8691414B658D5DFE79A546FEC93E3003DD066EC31CB71C0980E1A4";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N24
cyclonev_lcell_comb \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0 (
// Equation(s):
// \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout  = ( \vga|sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q  & ( (!\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q  & 
// \vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q ),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\vga|sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0 .extended_lut = "off";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0 .lut_mask = 64'h00000C0C00000C0C;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y57_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = "4540BCC94F23AB57F6AF4B5BA096C52865A0938C8BE71C6EF79A470AD0B383EF17D61002DD168878118C5B25EA12E0456436614A2E7FCB166658FC32EC068452AE89B20AB639576703A4548F8DB4EAD2473A1E8534EF726C21F97FCFCACD020134B26B16EDF893470EC46873743FD224DF864584E913BF77A7632803D65672F2C0B39329E674EE4DFDE7C7473AE10F96422E87E1D0A3515BBE8C3840D8A27CA32222FE010EFE26EBBF4F4A7DAC1231F53C228FBD7456FD8404028FB4B933FF914B194ED6ABA599CBF08EF98AE1B81ECFE1D1839E80043B06490FF2DA090D82535253B9A839122144D4AC6274B3B79300265E808E4E4B21540C142307710CF5CE";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = "808C7097B6ADD3157296A9EEE3C7C55EE4DD8A0BD443D4E74EE3DFAC3A71ADBDB5F0BAF75B44D55F03BE644F6F97FD627C996ABDEE6CACFD7C1658F970B7558DB077DCD697B2D15551C8875321D59C590E09D6896FFB22AD963583D33BB61B287F78F9C517C3CB5D13C0F76B8A19FC6BC980B05E6627FE44461268A54DF17C2682AB9D926E7B243EAE61A24642C4BB1CB3EBC1F1FDFAB7386D812F2918498C9FDE346E79A2D2EA1BB3DFD8B336B2E0D20C92D37D58220163D984291F2794CC9E3DF17EBF263B8F117C3CC744FAC502DFFA5DF394D36E614818085147AADC246FCFC14A6149462BA97C5687E17BCD333B16B2DE12DC7C6751BB38D43989F49606";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = "578E71679456A27A5DF1126F8933E2A9F6B253CD0912F5C597731B07C7548B42E1B992608C7C6321563A8E31829A770B44508A3262D9F08A069B546E3D27880D04AE029C2E3DA3C0A9E09DBCDF67070B0CEE10407CD3297D08EB6879E84904F4F1B16D1CD1B62D767D2DF9DD4C050D1BD46D81A991DD860E72D94D603EB1549774D9358031F20B3C3CB95DABEA793F4CC371519CAFEEC78AA37C8E3F3A6A6B9895CAF4128FC8DF3F9C534E7C28B89C010A71CB5753B4812C8E968542514CD9C97CA886F2102F71EB0A16797DACC28C9CD8E5C104981A2447DEF1434E2BF3142AFC2790DE80C13E3DBE3BD0E54D22986CA34D5E8997F9643BAC2F00144B21811A";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = "F0D5ACE147483B3C62C77730A1977D575F172FEDB16EF6737F4C02B1FEAD8F7F2BA4FAA9B6BDBB74575484ACB2A4B591A272B6963DEEAC051F71DEC848B66264C895D7F73D86A2E7862874EA63059CC82A77AEE783C547B5A5D775E6466A510F5E7157C52FF27B084D87157D285E358E9B38E0B6111171EDC0AAE54463F9719A3C1E284D61C0DA77EEDC14B4B31A1210D8C49F0C74AFA976BC5FC646F986F89AFC51AB17E312B123DDB1C845FE0D68A88FFA0DBC88706FFF25674EB14E40AB94F3E9E3FECF5D74E6C45CD2CEFB3893DA6989439878A54C993AAA925410C266D6287D7C519B2CA95B6A13934088B0ED63FAF28724F4BD330E8A5E1213C61A6FD3";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N15
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~6 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~6_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144~portadataout )) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168~portadataout )))) ) ) ) # ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120~portadataout  & ( 
// (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168~portadataout ))))) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144~portadataout )) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168~portadataout ))))) ) ) ) # ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120~portadataout  & ( 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168~portadataout ))))) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a144~portadataout ),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a168~portadataout ),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~6 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~6 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N36
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~7 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~7_combout  = ( \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] 
// & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~6_combout  ) ) ) # ( !\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \spriteController|tc1|RGB_o[0]~0_combout  ) ) ) # ( \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & (\spriteController|tc1|RGB_o[0]~0_combout )) # 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ((!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout  & (\spriteController|tc1|RGB_o[0]~0_combout )) # 
// (\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout  & ((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~6_combout ))))) ) ) ) # ( 
// !\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & ( !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \spriteController|tc1|RGB_o[0]~0_combout  ) ) )

	.dataa(!\spriteController|tc1|RGB_o[0]~0_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~6_combout ),
	.datae(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~7 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~7 .lut_mask = 64'h55555457555500FF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N54
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  = ( \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] 
// & ( (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  & (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout  & (!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  
// & \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ))) ) ) ) # ( !\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  & (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout  
// & \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout )) ) ) ) # ( !\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  & (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout  
// & \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout )) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ),
	.datae(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8 .lut_mask = 64'h0011000000110010;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N39
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~10 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~10_combout  = ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~7_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  
// ) ) # ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~7_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & ( 
// (!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~9_combout ) # ((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout  & \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~0_combout 
// )) ) ) ) # ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~7_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & ( 
// (!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~9_combout ) # ((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout  & \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~0_combout 
// )) ) ) ) # ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~7_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & ( 
// (!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~9_combout ) # ((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout  & \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~0_combout 
// )) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout ),
	.datab(gnd),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~9_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~0_combout ),
	.datae(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~7_combout ),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~10 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~10 .lut_mask = 64'hF0F5F0F5F0F5FFFF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N12
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~12 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~12_combout  = ( \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout  & ( (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  & 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout  & (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ))) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ),
	.datae(gnd),
	.dataf(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~12 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~12 .lut_mask = 64'h0000000000010001;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y58_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "BBC7CE5D11D5D25E7A3FC289139F3AB4516F3163F4027B7D4036F219259ED69BF01EB521A4479E457418E60EF122F51C2C868C540A34DA3C49657514D4944FCF96668B1194DE574B1E2026BD17265D5A61B92542D83CE452157F89323D944D3FF2506CCC0F17BE2F60D4131F008FB7D787600F6D23A5B6DFD19787B7FB065F01065014AB2EB8C98CFA79EA704E9740198C28CF66D55EB843EAB97761FDCCF8BB2E606134DEC05BEAEC001557E09558E6A0685B3B19951F7FD0B6CBAD3F22B8E2A8DD61A1180E786389D5551FBD897F779B9D9070DE179E66881749271067087DF262BE2B9DFFAD333548AD22305D14C81F056DD9C5406BB3D0F1D4A2122CC9A5";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "72D90070E6EF9D3B5C50A9C2F8A79CD05B62F7B0DBE911A5D62ED60EA416445E579ACDBCD583C7C956D7DF036F08B50584F2B82FC3F598EFC4CEB3FB7D15FAD99641E94A77EAC71899C76E3BB3D310D6077E37E7AA30FE143250B32DC821EFF48623053B98A089BA1BB8DA047CE7A55DDCED8FC5000CE004EA2B857D1861E467746FE78A5DF3C512A8C0EC228B35A7676C840CB7EF289FBC4BF62835D79EE8EA06DB26D0072E9FD0A3B90CEA0340F71E2997AC5A0943D68C1C8341219E2BA5F05A9365C3DFEBAD942FD46C6201CD16E6CAE48D25A0C12FEDEC741A7D08F791B8E6EEC656691DF86F80E195606BADC898AAB25718791BFE4D785E93697CB8989E";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "7F66D9F4302C14C27E1178D1DD6DE39AB68FFCA0DBBAAA98DD594EC3A2C450253E4249AD45A1E53E5626C167DBD716D2C3DF39D47172072FCC3FF8F5E2CE03FBF5143E133289975ED9A3CB66CD30D5F2F897B2B3CD039C289817465473197DAC9DBF209D90549BBF26D8BB3BB9267C73E20527C358F9B82BB0091E6503FA36DD66EB688AD22A61CEC6F63CABE1D33D8E8144691A373A793CB7C0B58D0D22A5BD8E53C77FD218FACDB4256ED965468DE7DEDB1B50E234B1847EF39B500C03360DD7E9AA0990E165333D84F28C0B5C097A00FA5C9058121388CC4C5B5E27EAF09AABC290B4F1338876F3BB3B51612DE2ED5C563910FA4FB12C32DEA1E416634F26";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "19167C5BB7A39E22C932574DA1C07DF7C9C455A99742531F072E2B6ED73774F75271ADA7D6E27586E325C908C475D210ED017CA86CBBFDA02A761678A5CEF335A17411D9065CA9C3B8506A5BD9F3B23130BDE370F69345DA709EB71146C7515A3C98FD782005195003E91ABCEF64720C2BC8207064984E31AB17872F6754104A9800D1255E421AA3C5C5B3E5FBA05B6F004C2A060818300B76CCC368983F74078FE037F591FF706EEDAA3CE1DB9741E003A10B5887FC385789F9AEE696CABF535787CAF3527AB80B3D54BA9BE321BBF3C01C373AF9FD0CBBD383482BA0565F12196B80EAA327F3FE4EE137FBE11299A97CF803FEFD0DD5E48533966A8247C493";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = "D3EE47CD56EFE4864BAD7839B861201B8B6DC1EC4A344AA9ED511DA6D4F26C9F2E9FC5CF2E1987B10292C3ABBCC212FFF8151425BF0C4E3C32584C37930C2CEAFCACEEB25F03BABDE401563AEF925EEB299FAE58FE0F3A47A3F748CD059921983A1EF4CB3939202D287D8509FF3101149D27409E2195095536D7CE4391F7E81E118937D7E83E24667F7503C4392A28D4930536F9D5CAFB0D692B3B4BF0A9A8732EADCBB9844D5DB1594F31A7E4CC5D73D08D7BDD61FA32032C8F86FDDCBEB52EE9A62C90AFE2EEE46D2AAFA8FDD4313031266C4A8B49145A3AE463A294773335504A32E33E9DD12FBA1A7691C50B2D9E9EA86995427BBDFE78B23B8CEF842053";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = "0B8609040A5A2FF14C0C27F184236E3FB9005639AA54FCAF0BB370EDBA28E6E3A263CBECB8A587C1F2FC9B72BC888EF38930E821ED2C819BCBC9767C0CF91E080A2E6463AFF7CBB6DAA99BD65DBDA1A25BA11BD978860936726989FC3206584B503F1FB3EE81C4A1B011A3B54114411D7147C56A998B76224C40BC7E2959808E1B0D4FB27863961399BB0786FF4040CFB27E256A5EBE48CC79C07FDE5F60C33884C9E3C64D55A8FF503D5AD59CAAF016A8C56EF1690893942022189E6F0A9F12A346EB5471D59C10C54303842ABA019565E90D0E2197C208B67EBD35B68621851DAEF803A41CEE07DDD28451E2A7789536DC9910EB5A4A870C41A6D81C9226AF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "F84EDBCA7D7CB78BB9C18DCEFE13ACAEBE053A749D0180667A088EF3E2198B59AB552A0F738CA0EA5EB2698C753487662F138501C9921DC569C60CB022C472353F1F47F1BB0726FC43AB000F17D6CA80D5CCED39987A4F1C0CDD582C73C2CDFCF5E1621D3C144001272E12C7BD5C148CD262398BC1748C7C3936B40D966274CE3EB513157648B3DD1EDD3753DEF5BA4A6FB1509069B5791A65C2E652A16BB0411D6C158F8DAEA595EDD1578D37796AF3034D6A943CB45EB8498E75A19F8DB7909CCA64A5CAFA67C822F095E9BAC0899A60DD05C5D9C8A1074146C19E560296BE86B75BA898CFBB0C7DC214838682E30EEFFC842D1392B905A631E6DD1228EC8F";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "0C1A50AA9B51E3D826C29FCFBFDECCA07B6533438779D222E883FC3EE5D61FA11A0EB79E44B6AF3779CC98C7788DC5AF94C1B53E13B33A29713A592C54B6276766740035F1BCF9BF70C114C3BA59849400B085E0F773370CFD48273C2F88714E445B12B03AFA1C071DD3941796DCAA498B26E0DDB942F63F44EA49AB8EE2193347BB4A3735810332A57D8953F671BECF45394C718BD506982E72A7B71653F9982AAA39C08BA1378D06FF814CFE66155D848A5AFF0B6AF65D894BFA4454AEB2583D271E54F3F7530990E19857113750B5856EE4015E8202418884A3A94EF9E674F874FC2C3C90E6737CFDE259F640ECFF01EF3EED1FC16E4839693B798678B65E";
// synopsys translate_on

// Location: M10K_X49_Y61_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "5B3B6FEF234113976129F5190A795D4B066B49C97E5DFF235BE561BED7091643A424E3220C18A37BFBE1C486842964D5C4883DC5E848C091B96B48DC876C2CF87BF9FC3752CE336CD472B458BBACDE382B03536B5F1AC6BC8B6131126231785B4747EC30E06FB517823D6940836180309C1B05F11B56B4D6D280615EC493E0912AA0AD638C18F21C4855AE7F559598F924E0FDD5952D62EB39EC322839F9CF54BD6E198ACAA711D69D9B5D9BFE4BF9F454C89E673E12A2A2F2EC9767ABF561A8E8AE7CD2720808DC2CA818C23C4CAA3736A130B4780EBA57B02AB6242C62C17F80930D543B93EC5E3CD610F62FE018E8746656D91547F4FFC73CD3BC5E88E2E6";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "901888A97009674FCEF27C96B64067648A40B5DAB8F091ADC63FE26653A35FCE2C2DBF0B06955B97B6E7F0CA754350B09365158325FE3FE0FBA88405C54447CE28B9D40A729E681A201BFEC5E9E78071815351C471927B649DA7B11023214DE16156A18F84AA7621E14C2F9A4BD214B62F77B4328142B62547EA7C0198A8876A585E55C7E0292717FC3C2CD3CD6AD52F7E44298275C54581CA97ECF307077A40AF2F2E7B75ADDBC59CEFEF15981A5E6B801374D581E4CACF90BC4D5191E72C7F719704E759829D83F0FD664C82AD3E27D7418DB2857CB41714176447B0AC4E1C8CA8EB04A629F1BED5EB2481838B6B31DD6EDDE0BF023E3D48FCB5E50B1B321A";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "E2DC4BFC931AEFFDA14CB4CF255F2788288FF31B8566E2B4B2600B6296EF06FF76D83E19E897EE983D6AF0CFAB84F7F3BDEAA69139447D7270913CB9B62FFC798BD05F28FCB0B057158B4769521F92CDAC6666CAEF807A481AE1A39C67C9653F1C2FB71FCFD683F6E77AD8B42020513B4CA580D24FD34AE9BE33E3DB3ABF8C092D1E5D8A121D3A9B637EBB4788A4BB75016B40BE928B739816FAAB735D5043279E8F764B1ABB75877F74A793986B08F60443F4824A6020EFE2A3EB9DD96EEDE6DEDBA77166D32C2146C3547E99C3841A5DADCEB46DB6E485B0C8B0C886D7D8047B79688DDFB458A810CC37463BE3D675BD3E9FBFA35A33265ACAE02B1B901292";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "14DF336F08F285DA5A34ED5D26E6CF4EC3918356F11AD345E7EB387D1590CE0451BE44BA5D1871F536E2A57293B85A816C386694F7CB73514066AFCBD1739767F5B0BAB7BB28648C61C53D6A09C9318F2361ECEACE87103FBCFBAEEA51C03C0A2B3DA75DA66087DE39DAC7548BC18BE5985A3B71DEDF2F09EF3BE20D9581F84304BE2F8BC48C61F6814892898B4B72BB742B290A3B43C16576E0A3F26C46C23E85345CC76D2D10FF13C92F5F89F5136F98F9F8F29F39B4443D68E3CE2BC75D508A928D4FCA4312BAD94D073086E26219ED43792434087609D5F8CDE546A7E1CDB8E757493734E7E9BB287F15CDE6AC403ABD26ACD953C245B01DC49B78F6FBEB";
// synopsys translate_on

// Location: M10K_X26_Y38_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\vga|sync|v_signal|Equal0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "AE712BCFD767B62233A7C955D75B13B354464CAB8DF47FAB6F6CD94E195D1F8D80EEE7B794D57A6735AA632C2AF80625C769682744E51FCFD5F24689BD3BB9B741722484D4AA978808BE58590CA70DF5BC017D777E44A09CE373A2BF98BBF3680D934D400CA07A38DB7B4B1FAF9CA068A382CA02F2ED93BBDEB02C08E241A646E9E715BCC4796AD430FAA8A9474C4CA4158B78BC7C8C28A7D00B5FCB5DEF3D3D9D41C03C692EDFA8EA9BD5F78971F18A6926E8CDDB6454DE5DEBBF6B232A9E937D1D6B0927AFBA3753E5D49AF71C74C8E963B78203F641D853ECB6B8DDAFCFBD8FB18138CA0344615960A14B0F6F126416033CCF5A0EE3EDDFDAB30FC2A9F86C";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "2042B641FA995D2F5EC6EECA74AC4FC0AD4E2B98BC363767FC66F1F4A1063B0DBC4DD2A3ECB0FEB2F16CCC2181E66D5EDFAFD34BB01CA17ED01F8A2A270631EEC41BBD0AE3F83A83949180B32A5486B425F9363382696DF226306AB6B4DF0A76583E07D8912C07BDB2D17F6095E5008DCD7BCEF681EE08453A4B257069C5B2DE91F4B17F90265EE7DF63367D0AEC74980C73AC05CE7A720F79BD0FB9F928813859B75B8469F0E58A0BBDA7E2A59FA47459F240782E71C6D32B9924F00C3AE3EECFB237D8C4A97674E254CB53392C8E4A604CD5E9E6E2D089D71CDB7D64D51D0057E0272A0A3DD40A6C8716DA8DE66D05F0CB88A3B24FB937C49AD8DB72158D98";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "2FCE5595544E92D84D9D647DAEC7494C9A03D31202D0527D8CC6106B02F8C3FC1716E16D395D2C12369D77AFCA9746F14BF3EA8C04B7F1E67BCC37436F57F0788BF358459204DA7F6BDC1ED6D65D041478EA8ADA38C6D9E204BA488AEC723D8AD2E058320B524B10DAC3E02029D805273A74A823DFB1FB297CD222E54BE40FEA5FBBAEE60715A5593EA62C98DF1AF83151A982B5915FA92BA464AB294A4E365D94E07538EE6A325B980681CDB91A7B68D9328E9B1D5954E8C991083A1F58152C2E4D9777CC870323A723338BB39B1EA11B1CE94923234E92DD06A92F032D3DEEF70B99FC6DAFD1EA28F752253840EB5859801313B05C7727CF30D619A30B2924";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "5762F6AC3BA40EE555DD78DDB07E30F136D639078E4637E76433DDE9F75B1D8284503E6B0AFDF4EDAFED73B67C78726A16B83F603F2B84018EE117DA7EF0D06E1BADE0853D70A813BD77C3A21DFD46B38FBC11CCF6773F8BBB7C443BADF12E4B127F8A72A1A942C589235C221E4DA417E815796534F18B2CB51C55B99C89F192BAF95316F831C39BD1A418883610703A4ABE30BCA077D121773096275A49AFFA64A202E980B349BBE71590F373C453DC9CC17BE197A0B34E772F0C6BDA183598B762E999091F05D0AC64B196ECDCD39705FC3F7FE7D5197CF0BB6BADC2D370967F0ADEBA2D232A68B6E47627C941F3BE3BDC229C758DEB966D9249500C319B45";
// synopsys translate_on

// Location: LABCELL_X43_Y34_N24
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~11 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~11_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49~portadataout )) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73~portadataout )))) ) ) ) # ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49~portadataout )))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73~portadataout )))) ) ) ) # ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73~portadataout )))) ) ) ) # ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73~portadataout ))))) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~11 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~11 .lut_mask = 64'h021346578A9BCEDF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a121 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = "41D91D190A642F3536451DAC9F41985681779D1851416EA14013AA753952BE0330E668B51A2D9A051F4C5F65389A92F7C5BC088EE18A6356CAAE9820286C45C4BD66E72C2576ACA8373BF36EB226E876A2F02E0810E275B457031B3C1D38D7F587BD5C4F2D57BEA4CBFC8F9DA4EF160F23ADB54E93A04FCF49F6008241437458AF2673FF89EDAEAE58E10164E3652B673C3D39E512518024DD278E841CA790927C0CC72A5B2E256D55E8E5E0DDAA83C5BB030080AA1BF922491AD500166941AFDA5017447A0C45FD9D6E3D037BEB7CECFBB1C8970794C6E6812CE833599F4D65643C729FA6C7DBEC565C1DF443E5B8ADAADC4C5151E034F59ACD9802416BC293";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = "B5C12061917ACDF73F250A4BC0851091D7AA291236CDB7C9AEDC076B6F6A627A9B45B0DAC093C835E261B7DACC9DF7CCD2669859E5ED417E9625C38DDCCE36C770DBA5CE8E1BE95AE22FB2D47D105C185217505BFFB59DD5CBC5DCBD9DC21325E8B9765629F1A7C9CF8BBB341AA1D3CFE77BB2FF4AFC59FB667AC00A180D253FF62A2F2FB4D5474CC6A578F023638AB14778AACBD2BDA745A70857B1320147458C2706F10BB46320DCF85030FB323B640897F8841A348F8D856FBA7FE061D45B8D7EAD257F177CC9ACC6A8F217859CC25D5E69B155156910E2D997B702CE3C0D6ED3CFA9D32C17B19BC708B4AA86302C41B8870678A0E8A343C1C90C6551006B";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = "CFC449B6E26E6A2405DF1BA982E4B127E1FCBBEE4757A8A89B07A1A183E8754E2293101D2F08C6B34FEF6FDB82A4EE96FE9B5B0FB465E6C942D0004106404B9EA015DB23DBA12C5C04FDE6D427434F3D0FEABEDA62BA23F9C2C84620287E18B5CC07EF9242CBC84E5D3B3B3347E87CF504032CCEC3CE38FB07CDEC8245EA0DE5782FA158041AE1E21A7E1644960C8219C2138D96C502A59458A4888F2F378D5EE5C7744ED31717B0357E722B3E3E822F2A76AC40CE6C7DB67576B987667F096588DD036ADDBE6474F458DFB78F5A8AA3EA30ED34F8E254747C99A18030B91648FBEB341CD2829428A2A549AD72ED507543A68A2F690D465B6AB944A7E63C6FFB";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = "04049AE268CC2639398AE2B7E8D9E0A5FEFB4962F4CAF03B97499BAC730836BDB4196288C985696632CCADE9CA43888ACF95B36AFF95F94F3AA595FD43ACBF18DE32AC89F30B2FE0F0BF6DEB0D4A092C379FFDEBF245D31A972C4DDE7BFDA74704837F23F6FBF38CF4BAFF8EDB370D15A7E2DD0E95CA056945009CC110DD0E76F7DC20FD4F6588EAA944D599CCC29AF57958BA25D7EDC1778619D995E18EC21FCA5BE8645E6AFD816A008FFD00F457808F94073813F52337D15759DF3A13715CD77647EC1A32D212AE97DEDAE33D4775D1BF755EE9A1C64499D83A38AA0C04249923383632BD70610FEF87D766D69F37CB45CCC38F55FAC46FB51448D440C188";
// synopsys translate_on

// Location: M10K_X26_Y42_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a97 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = "600512BCCB8BA9A2815AC01CF7BB69952181712BDF8CC69B5A45DFC3B1F8825AED750ECBF17F2B7CBB7663B5C17AFD873CA43A5719FDDC7C0AADCC693271A13F24BB0A21E1C2D8AB51BEEC5FFC42D902C1B83A3C82DC730A17AB74F4D1D084A9271170DCFA5E6AF146777AB3087BDD5430833C03BBE298ACE362FC938CE09DA676F9002D0FF1677350C324AD6027866DF14A0C97A18A579B6086F4D22659DC84EA28FFA23A8959085745620611C665CCA683B4266D891E18854AF78C0350408933B4F8DC7F5967AF889F134E57B8B495827670F826D33722D262A6573B644B476CB6744EEF17466B5B0F7ACB1B79B29E847BF1C1B3CCC9F2BA919E9580D1EF5F";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = "77691F92F6E13DC5874DDDA3F7E952A3EB6485EA8718068DC80348B8F381562F98AC4A630D16F0033ECA9BF129DEA6CA116BD2D2728B53C4FDFCA55C4AD2FED16E587A14F32CD7C2F330861F847EF0659DAB2C56EBD2A4FF4E8F5D8E59917A837C707B3E554233573B25E3FFFCF088F80C20CB8264380094A4FDFEA7C42427F61BDD5F1C3CE0ADAD57F7DCA89084BD2A3747686CE941358FDAF04E05AEAEB098BFC233BB4C6B76C928C375B72A3F9CC229C65F4FE3729C1C3A2088BF98E9706C0B504A476C567F4F29C9F99D68BFC4A985DA94B28E8C67B1048D2079BD9A4B9F2F72B3EB28F9BDB1E03E7C3BF3A18CA6DC8DE196070ACF82EE8229982D0EE1D4";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = "F95E3B7EAA27AE7E8E26F8DB6138B9851FC5BDC1711F6D968A510D8C318FDCDF1E70607DD0C30CFCA8769F5908DDEB7B85D512AE168DC3799CDE613138DB802E2A982E3B5549C126C474D9016DC258C9B74E68DF237BEC69F51793B75150838C1C4D3441F13626C92CDABDD6B06BD6E69E4245492CA72464045AE267A4CA01EE07CC2C5376AA66F97E6223F6402A2D74711BB066786249225760821744C4AEC63B4A136354C12F55D6288B124C9E673BC64329CF0311B49AE6D0A525DF5B85D22A7D6A25C6D3EA6FD3D784E81511A86DD4680A98CF87EC700B3EB2B73BE86310A366C14E206745E69C208D90EFBE2D9E44963363765885DA7DEA8B773FCBDD26";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = "46212EC0D35218D4187A7BD9DD6D5061856A1673F3B3F89FBAE9B47F7499FA030F16EE051C5879434C1D9EE2581ED427DC8E55939D69823AAC29C2B98FE5734487C477885C741AA85CE50CA3ABAA54CA90F8C4DB18867F81107F364CEC9E1F0EA7A11C3A79E7775CB2207C43DCD94173754198EC849336474B8A4DD43303C6C8D2015EBA03C9E062D7BB91014654D0B6FB80C7F67851261FDF7EE1453FE5FA80200C2713ACEC8EF07F6C4BD5A252530EA16AD7B78C13440C6BC7E77835554C3F8AE58DA88285C0E03B6A7894F0F939983D4F057A9BC6118B81472E641E3ED4DE89BA45D14C3469E5A6EB165DBCF2FA09B17F72784332626D55A550E8313B3030";
// synopsys translate_on

// Location: M10K_X14_Y33_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a169 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a169 .mem_init3 = "9A8FF243F1908568DB875C0AF7945B05B796B6E4F871A4DEC94836DFF6193459CF566745F685200E08166AF815D77D8919C0107C9BE345E4BA1E328B20239609038CFAFFD509FF0A7986B0D5120A262AF61FE41135F02A3860E1F1384B137F027CCC5B0F407F055B180CD8BA3B19891EEA785E553ED09976620CA50D3C072F8951FC1503F12D48A12CB5C52CF755E1B5B291C07868DF665285D0936E1CE05F1FBA624E142754368799936536248495270F34F2BB32C7B88698F6FC9EB0BD6A7D3E29C3337A0C50F0C7FE88DAF62F9D727A88CE843A88AE27A10C58AF54E8C5341792D2E42D360E70180DB8B833BEDF355CD5C0D1EE37422B7BCB863F3DF01CF3";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a169 .mem_init2 = "F8CC4937EB25E3DE024A4980DC8BCFF40B9A66B655D258C686FB5546D0E9EEC1C4CF99D9BED224E889720357E5EDFC002AA0ED4FD82DF3747DBF50C7D7805C6BC9261126D335219E93ADB8F587922C372E8EBCD0F40DE6B0715F303336AA8386BDB7A676A3EFEBF4B09F2A03E21487849AE337B354E6D552DB39739809217C15AC8DC01DF55F23D027624DBE45678ADF3F2839A7CD6353185C1834FA82F611811DFE64087CA9F69FC74DFA5A9F7F73EE17FA18B480BFCE17D148CA7E130C4AC592A28803769C832FA7CD91DBFEC4543CAE72A70D08BD12569346928BFDC9E6890E738D334ACFCAC1BE2FA32F2A99B2C4B43D134CEEA5D93BF536316C7BBF55D3";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a169 .mem_init1 = "BA94A8FCB14A4DB9E695250E423A24B18D4881C9E21D8FF33AAE94B0C520C7E0EE1DC3CE4B59E07199C7F5E104E4833D5671C34CFA0C7B5EA26BBA6845901353AE64F55AA18FA4DAF2A78288FF178A83C3D77EB2D1E945CEEFC6F2D91C74F7A3089D09C63A29247EF32E6DDDA6745A05E9C31A887EA3880C4CC4569FCFC97FF0A97774BDB8C3263E3A6958D1AD691494E17EA8C713B21C90B48A732EADB903C692C1CB05F04C2D6503F2B8658B90ADECFE0B65FE4ED617211E3C02C3478CD4E4EC077BF6832956D0B3BB6D8371BC52BE9EB43BD773C371BAF9BB66C4FB184F92F3398516C3DA223AF9FE433303D922C2ACFC3A5D5009B79F7512A3293BDC3C46";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a169 .mem_init0 = "BEE83D7FB4F5957446033EBF2F9EC6CC632B70C62B4D21C6B3B6BCCAAAB1568D9FB1F9C5561702B3D3A0F4F404BB70D9D5792203CD96E2F91DAD034550471F9464F06C5A7D19FA28FCD61AE7F6D07014E2B30DA6BCEFCDEBE5D0A6B4F9E0F0852923F7DB5A9DD5019771DE6FEA39465F074F1C60387C81DDE5C16008F51CFDE7A110B66EB76D82472B8D68C3B14FC574A3F352188326A4E4B54A264B0AAA829F0929C41F3E89CF03489E128E07E1AD33503B34D9DB8BE4A361EFBC7FA6B99846B3A7DA0AE25929C515F5515172C173DE0E9F91EB010F5EBED5F68AA18C877818EEEB4A1194083B1AD0C5F8E314AD6470D774139DCAE1F82610425B15B1B8E784";
// synopsys translate_on

// Location: M10K_X49_Y44_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a145 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a145 .mem_init3 = "C20104245E52FAC35E9C5A74B16210E035A4F4D9BE1D1A24A4F02950DC11B0FF0899745D70FEBE69A337DEB36F6C90E12F0892085745E537501B1FEC0D5D5297BB0F5CDADA65F14F974CEE4EA7DB0F0045E69586D531C754A0F4EA5A7155CB815D10305CF89D5CDAB180348DF61E698619CA5032B5A2D08AE75251D75B20E27810A35158E1AE55B67CCAF0C714E3209D1F074AE6D268E53D416C702EB0304FBEE06C30BE6722320BBC13D56060C47DDE49FF8D572431FAE66D7AF40ADB07164A25952379976A4187D0E07572AB5754742D8E878FAC222F7D644EBEF9C43E5E32D7CDB8B01B61D5765BC6B7114DCC45B87DCED0913DF45EB6F17A8B13F4EE880A";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a145 .mem_init2 = "5C2153BF2FBDB95CB8A09B0F606F82EEA5921666F8E6DD3D0B0B0290E409C4F34CACE2CAAEC0FCBB0EB4467E4D1887660F9DCC74D52734F8A697B06E365094D807DD2A3D84649A2CE6C2FC3042B5ABE6A7F99931E743728AAAA7C28C189A14DE25BDCF7D82197795BDD7F5E3CFEBCD7D2E819C75AC287D4F86F61D4DB478CD060F0CEE5F95A2F2EA6D10DEDA435315A31CACB0B9ADA4994639F4D6CEB80DF4B68581243BB5CF90EABADC1244F921E7645FBFA4AD9497D9DF78017459E7218FE8A565C89A77E967524C5E5443B6EA0D6CB3A19061A37D9C0C77559C469CD68B8D0C0B3182B4D04B1B66D857A3E5EF8939AAE00E5E113EC0588797C06A147F2583";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a145 .mem_init1 = "0F80A13B4FA71398F271A3E0C74FA00C32A51C7BCBB0F91D7D90A621A87DA57339655EBA62648944FC97A3E3F8EB49883B5EEF2901AC6178900E6CE8B3C67889C86CB71716013BF10A5943DB5B58F38FA878463BB6DB1EA297CD1401883A2EDE33370411ED46C87350F3099C0966877F207388B27D577E227D4791E1CDA974438DBF334BD0F9FD775F578319DF59E1AD04099E9A8FC54670E33CB1CB82E4493525D5BC087CEBA0A38D305DE4E5307F105581A7265D229C9E286C3FAA1F34F8DD308ABA6FE963523A54696D437BE883B8FDBBA9B3FD78293F7C7F6D58119674D44712161728DD227DC2B23E54FD3FF40C071E47B25FC287ADF12107819640B814";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a145 .mem_init0 = "F9FC2DF9AFC4D6D7B8A943DDF9ADC55C09411EE1456A7FE5277780E533B45B75657D8751C50B1F02438C8E6D0B7C100490A2FC319BCA5313E1CD300B367F9EABE9540B9B6D931689CA016A6EF3C7A0484142EE9821A542955C1BAB3CE62220A0B76180D6039BF6F557D85C6C821C20D19493134D2584C7E72198E74522BD9E9FC1D071D3CF6E6B1A7B8550D570006353D4354754168CCF8136D9E633F3AEDEAF08F13C2761764183D57151F3CD97B4215A28CF91C9A31EC7EE1A4A1D4C387D64067EA27366E2E99C212A1E28EA51F90AB2DD49E24388A49859184B7F6AC82242B49441338C6C820D2BA70A32906A786E1FB24D2CF2D08B53513ACA4A269A40AA";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N21
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~13 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~13_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a169~portadataout  ) ) ) # ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a121~portadataout  ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a145~portadataout  ) ) ) # ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a97~portadataout  ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a169~portadataout ),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a145~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~13 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~13 .lut_mask = 64'h333300FF55550F0F;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N54
cyclonev_lcell_comb \spriteController|tc1|RGB_o[1]~1 (
// Equation(s):
// \spriteController|tc1|RGB_o[1]~1_combout  = ( \spriteController|tc1|visible_flag~7_combout  & ( (\spriteController|tc1|visible_flag~4_combout  & \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [1]) ) )

	.dataa(gnd),
	.datab(!\spriteController|tc1|visible_flag~4_combout ),
	.datac(gnd),
	.datad(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [1]),
	.datae(gnd),
	.dataf(!\spriteController|tc1|visible_flag~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|RGB_o[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|RGB_o[1]~1 .extended_lut = "off";
defparam \spriteController|tc1|RGB_o[1]~1 .lut_mask = 64'h0000000000330033;
defparam \spriteController|tc1|RGB_o[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N15
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~14 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~14_combout  = ( \spriteController|tc1|RGB_o[1]~1_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( 
// ((!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ) # ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// !\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ))) # (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~13_combout ) ) ) ) # ( !\spriteController|tc1|RGB_o[1]~1_combout  & ( 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~13_combout  & (\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & 
// ((\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( \spriteController|tc1|RGB_o[1]~1_combout  & ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// ((!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ) # (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~13_combout )) ) ) ) # ( !\spriteController|tc1|RGB_o[1]~1_combout  & ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~13_combout  & \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout )) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~13_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ),
	.datae(!\spriteController|tc1|RGB_o[1]~1_combout ),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~14 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~14 .lut_mask = 64'h0005FFAF0007FF8F;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N33
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[1]~76 (
// Equation(s):
// \spriteController|scoreController|RGB_o[1]~76_combout  = ( \spriteController|scoreController|RGB_o[1]~4_combout  & ( (!\spriteController|scoreController|RGB_o[10]~0_combout  & (\spriteController|scoreController|RGB_o[10]~1_combout  & 
// ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49~portadataout )))) # (\spriteController|scoreController|RGB_o[10]~0_combout  & ((!\spriteController|scoreController|RGB_o[10]~1_combout ) # 
// ((\spriteController|scoreController|RGB_o[1]~3_combout )))) ) ) # ( !\spriteController|scoreController|RGB_o[1]~4_combout  & ( (\spriteController|scoreController|RGB_o[10]~1_combout  & ((!\spriteController|scoreController|RGB_o[10]~0_combout  & 
// ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) # (\spriteController|scoreController|RGB_o[10]~0_combout  & (\spriteController|scoreController|RGB_o[1]~3_combout )))) ) )

	.dataa(!\spriteController|scoreController|RGB_o[10]~0_combout ),
	.datab(!\spriteController|scoreController|RGB_o[10]~1_combout ),
	.datac(!\spriteController|scoreController|RGB_o[1]~3_combout ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datae(gnd),
	.dataf(!\spriteController|scoreController|RGB_o[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[1]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[1]~76 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[1]~76 .lut_mask = 64'h0123012345674567;
defparam \spriteController|scoreController|RGB_o[1]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N15
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~15 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~15_combout  = ( \spriteController|tc2|visible_flag~2_combout  & ( (!\spriteController|scoreController|RGB_o[1]~76_combout  & 
// ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ) # ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ) # (!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [1])))) ) ) 
// # ( !\spriteController|tc2|visible_flag~2_combout  & ( !\spriteController|scoreController|RGB_o[1]~76_combout  ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ),
	.datac(!\spriteController|scoreController|RGB_o[1]~76_combout ),
	.datad(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [1]),
	.datae(gnd),
	.dataf(!\spriteController|tc2|visible_flag~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~15 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~15 .lut_mask = 64'hF0F0F0F0F0E0F0E0;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N42
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~16 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~16_combout  = ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~15_combout  
// & ( (((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout  & \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~11_combout )) # 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~14_combout )) # (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~12_combout ) ) ) ) # ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~15_combout  & ( 
// ((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout  & \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~11_combout )) # (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~12_combout 
// ) ) ) ) # ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~15_combout  ) ) # ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~15_combout  ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~12_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~11_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~14_combout ),
	.datae(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout ),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~16 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~16 .lut_mask = 64'hFFFFFFFF373737FF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[1]~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y43_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a170 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a170 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 2;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a170 .mem_init3 = "F718F2AA599A723F6F81F0316A9FD730DBEC7142B2B69EAA1FF6BB16AA2DF40DAA07389271DAFB116AC918A769BAD92BD1F69AEF99603B061B964ABBEA532B01FCA16616C88CFD58226F08BE1D78E76E1C1D40E8F338DA9BFB9F799127EC77C672EE89B494E5FFA1D2C79C49C7A4F6998BE45CD1A36AA7D928A95BD116B59C9A45631E27EC69809FD48ED62CC4E8C39DF287B7BC81D1ED6FF788EFC5E1033A15F4700C541907419697E9FCA089D1DEC52FCBEFCB24720463D60EAFF8AD2DE38B5A7E5DB7C33642D8433386425DDCE3E642672DB901AF15FC7F266580D93E07A8E02748B7049C6F678D94032537BD282152D6117F46AC4B175EF6092C604F740F";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a170 .mem_init2 = "596E27083CCAE1B8C97EAD9DB926A401997321CA82AF10A86C06A9F91061685F5B656CFE9DDC11468E980631F3CF8F39969B6B5A722077122E60CD039BF98B7672D70B83A67C903E3946A37519DAD93E4C35C3B3822FCADAB9E627C0F8409A940B91EFF196EDA186DFAFEA581C39364695BAE616B25C4AE6EC164C28318255F774A32EB49F24A63B669E320D2AAA5A25B77AFD3FB7EEEDF0E5E7A469CF1CC2C818EC90902581FF065772CFB70F89FEBAA085185A4F353041CCAAEAE412586FC038EDA693A6FECD94ABF6D74AD9515971102ED2AF26236841D3514FECCDCE0D08E8BC92920804ABEC46E230D2911395144737319995FFC017689A7C399F67EB75";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a170 .mem_init1 = "AB3CB856AAD7BBF81EB08EF40410A633118BFB18DEBDC5D13AC97F12A4372CF8AFAE747607783AD2AC2B9F3F0710AB3BF29F3D5B067A75F8CE721E3877FC6DE6ECD39137F633E68885B701CB0644B37EB6233C9221D398358DBA7E6206FCF042E47151856F5C0E42062ABA05009826C4A0ECD2AC7E2410DA52AEB1263A178D708116804CB07C4D0AA9BCA127B060CF0F58A80EA5A42EE4D3E0F3CEC32CE40717FAFDDCDD9C1143FED3756B2F838F450E537DD2A985CA547C199D1046CFD98B94E74C8CDB80EC0F008074967FB4399E550B9BDEC7419C0B974D2D50F2257DC7E847E3B8513F11BB4E77A96A797657406EE1C8D7F07EBB16CF7D73C7462573F8F6";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a170 .mem_init0 = "A33719B375CAC71E9509DAB9A5F36EA2C6930D7987CA4875A751D15E3F141137AD760C91DC28247F3CA0D97F76A37A1C66A76D41CDABD18533EF19B0FADBCE289ACCA3FB97A0C11D6F30059C11C0F2375DB9A1DE614AABB188C0A2513C2D894629161EB0CF2769CFDD8E3CB7FB1CAC0799698375426AF762F52BC134854E12CDAD40E87E2AC3E42E3C97A80086C203D46A76B82E9756EC218E0FBA625BB3D757721E0AA473D1F47738C260907449E2F4C38D0E6A39BC57125491123397D8C097B7A4ECC2DCF85E6F29608F36223F64EA3FC6BAC58C4D4E31FA01D1EE31059B133613D76E72E2CF10EE4DF0C01BE505921130F61F00B7C6F5CB4679E01BF3A799";
// synopsys translate_on

// Location: M10K_X14_Y30_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a122 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 2;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = "A55658B4C4228BA84F856F00B912DC55283C1BC0A45A5FC983A21AFC2FBD6B22E2EE4BDFC21D36C0F25B47B162D8371CEDABB75F9BAEC23227ADF0F65514B40C3868682082CCFE64B74C3533D95E65773BF72D5180DBA1A3CCC0097CD772FC2A1E4EB6237A89F8C16EB25DFEA03404E863C89DC46FF3D69360844686081278D8A6E2D218BF718FED9092C9AA7D36E5E60F0CE5E126CCB3C126633D35A41AF7385D5157DCE30C810F5F9DAE2319CA7B6E441B2E30C62107D59B18ED8FD37ACB5669607382531181FB0391A2C6003D0CF47257CB5EE1209C4323D3AB7C6CF81294C9884298AC4DBDEAE9EC1BD6788F1BA55714659A8485DAD4545E7B8F6156FFC9";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = "C1C90A7D5825BEA69E5787254B88778F988B93CE824261BD7A843D89E693E30D6B5F4E02D6AD074B5528C16D588EFD7DFB82DC6A9EF56AA74E79B3BC93CFF34DEB21ABE9F03849E796A28974681714185C95EFC138DB5B0BFAF282D94031F510C9BDB3E387F7A34F373DACD2A2AB53A92BFDD8B745CA8253C33FF01B1862400027BF9E42AE7813802C7634281F2966CAC92D4ED9767FC512DE36E51118CD1C52DE582C021A4AC5DF9D36EA3A3905625B6D7B35ECC466957977D086B0B2A907EC123406B0F3365A091B62439D6A5C92601B0AACC5350B4F6976E10654F9EB6845DE2A8829859C2B14B617CC23615F4644371B04D78F812905253325D192BA350C";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = "6B1AF2CEE86DF062C53E49BA16190666D0A4FA2039A25971B5A1AAB59D13195F9F72758D131C7E99D888F50F397415D6E5A30F7D9A53318A64D645F956FC654CF625F5E9A0529C901B76ADED15AB5688DA66E9A3CF337F8F3838D3D5200FF93400A2462B1D5601B64D5FE347C40E8F8C494ADC1C9F7154CB8CD660A68C7EE7B0C801138FA386AAE7A42A5E14B07E0E16D04CD16391C87BBAAF5E0642BE28077238A53EA6C02BEC1FF4EA82BE1350B8A2A3C219F9F3393DDAC931982B803B870611FE97C1C8141DEDEEB86B5ED1EC45DD2FDE363FEDEF5B42E1F712C592515B83D90E88267632A077EA0C6F4EC55EC47D1FC239CD23BDA8BB9545FE3DAE5F07B0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = "D1785995F14D916903E95A9C91A6008B069626310B0786436947AB43ECE4B4F5C3B14C1B1497FF1290B9039B64C5CFC11803D5B2CCBEF292D605D7124A19AA6D9865D238AA5792FE1658EC12FAD30FDD62DD2EE4E164924167A7E54202EE8739C72EFF0DC21103880531863C875650E50DEC1CDC6DED5919C8AF29DC70C5FF44068951B16AEED82B230D996D4107E7761F8184AC04790ED4DF7CCE6960D96A5EE00537366639FD63F5FDDCF898213BD630FEC76D0143BF62FF6A2896406491ADFE024E4C26A2B35F5DE4F787CA5241AF3A866C50B83B48D0F90DE2EA6F7744F6FFCB3096B67358AC8B3B2ECE8BCB6FCA839A8E0F91592A65FD5F41F6EAC97D55";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a146 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a146 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a146 .mem_init3 = "220D5E8B5A257973F63298B1BB2DE0851961F57243FBE1F4BCF112881F23E546C6119A475B06F573A31186738F5594996ECF4AF1250DF1CFA816FE9308D68FAA9999AC485632F18A75A2C491BECC7116D2624F95F400B205ADED81D7A1759240E180D23A98895E28D412BDE48778BA819F02884F7ECDD05E4F4D9E5F0BEBC32E2EF1E8D132E3E914AA978260494E6DCDADF419937C5C0C3E9D9EE5287D9A8C542836DB7474B9D067C4DBCDF25CC2E1EF0893D714D4AE0A44B492CED3FD842E332CEDD59A0A9CC5DC115CF5242B85B0AB78F1796D98855659D904CFAE0E99AB312668DB4E2B8D703A9F939C9B26E85D23724A7D615690D29AE7EA7DB502DE8344";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a146 .mem_init2 = "F5B35D4CE1AF9F351B236E5F10D9CD699CF5936C9D40496145B0F2BD00BBAFF15780988A80AAF97D34DD26C2BC32F76870B85DC5BEA4244E94085C4977B6358A7C7FF1D40D37EAF636BFD2006C2EDD3F109F1E9D11EBF466019BE900E358E48C0F9EB813D942941D9B77EEBF50ADB2EEA0F5FE85A662D78B2A1B9BDB1BBDAA66164DD9BC9CBBEDED78C037A54679383B8456DF0145B3DA2B8E9CFEE68879FB96D210C5360953E911B16B315C6497E946F7A42F16A397757C3B382808302FA78D1673C3D99C5CA1CC9FBB0335A44B34AFC2A714A9E43FD0258A50CD60BCD8DE014626D8BDB9375BF2552C99D5434956DED54C97C8C475DD68164736E539A1C7D6";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a146 .mem_init1 = "48177CD9C6AA0F33B80EB09D14E8C708333D6DECF7BC5443FEB6DCB6B32A10CAEC8A6517085D2743AD5B4451EA86C884A1A86CE722B76B47E62DD03DB28D351D2BF390E6C9F79CB89A5FC1D411EB6248D1B1E73733FAAA8E96E10B0138E8F5CB143CEB388C3FADB70AB3F379E889195D2CAD6CBBE4EA9C2FDDF301625386ED2E2B528DE129942177C2D4FC3765964BA02AFEE49A7272BAC91FF4A1D8B7C5A47472CE0869043C88134DC531A60D93F4F2BC86E9B3208614AF8D2E52C2897831AB0358FBBA0F22A18B62BDD83984CED3A6DF9BD6ACE3434396A3FC0C60F96BEEA4C3B64DE3557DC2F1E77F05D95100A2C38616F47D40611C232281B84F06E13331";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a146 .mem_init0 = "0F5863EAC00E75502209325BD14241193C13D2059968CDEDB31B58D95E0878A60D3AF44376E563C55A51781D38DC57E112D2322FDEC5EB618CB5770C36F94B34DBB445CD561EC3A291EE33B80BB2DF3EBE8BE975D27E2B6E09DD6B6A1B887BE0C3F794E38E3DAEE37D76E0D81C1A9B74DFB4B88C0E0714F1C68E5ED3687FB0078B1E3AF0EED86339084EEE37D88486BF5215A93BABC993C125B923B73918E81BE89A1EE0D8C0D520AC32C9EDDD90F0E0B6F3DEEF46A14EB22E9885114C7D3298086E77758322A94937603A0B59EE6A2F89D1277DFAF4124EF3CFC934F8423499EB9A424145E0D37DC3775177FB57FC0EDD5CA02FF7F50E6575C8994A8FC41F66";
// synopsys translate_on

// Location: M10K_X38_Y56_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a98 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = "A2EB6BAA59AABB057570482F2AE016488B81BB09793ADB0563A6AE635D6BBCAD4D1C75426F96608F3956FE15C7A36DBD3A2628D4744B577D1A93BF3966551EA3C0D1547C3CEDB03516FCC75652D4C086F03853EFCDF8100F8BEED53F7602833BE1AFA892A2567C2B1FE103F07CC134CD10001FC708B73FCF34B3EBCB315F42B23F0BAE887ACE96CEAA97FFAB01D6F61D8453F9514C578A4B0B188F8146F044B74334FF3FF1B2F6289BB5E39127AF13D03C322DDBABCEBCD73A6CD4A42EE83D99E1A6A97C7335CF5819491D5817ECBEEA38561090181A5A77B0A5EF1DE68AFC1EC5A6532AB3E24CAF5B77B32B335A911E169FF550F7D10046F17CB02B91E4B3FF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = "1D622CFA97781E76C1E2A0398FCCDB7B392D138EC34850BB0FD82BAD1C024A4BDEE1AA3F16843668800BEDEC2F0E6A389A524265015CCEEABB0FA5BC2FD6B581A1F592A09C59820840E6B6A2C6A6678C5DA86A7CA776741D38D5969209A7B3DCF9580290A08A5D210E930B97A99CE686F7D668F76249D1DD706A767AE0F2CBF9A56E7E27EC33CDE4DF2FDBCAEE0811956363EBF57F7DEE23586E462F177703EFDF32CF71270CB15D8FAEE2CDA25851FA4F6BC85F80C6130522F2BA053EC80BB753E5271BAACC79FEAC15570A0AEBEA2BB67F65BE76DE7BFDAEF12DB90616EDC947C89EF9D7D4B340FDD39DED158649F5A04E7A0AADF03C86783559CCE1E20415";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = "0F2026AF76A8494F80867D8C6EC6CC60F1C405A8B654C6BCB6766906D7F9D9DBBC8AA92496E52228F0F794842375784A4890F69B624BBD99D4E3457A8701F5948485BC7FAB8307D96D17E4F5B0C4041CF2960139916DFF532043AB1AB1FB6B55130FB3CFA1E8CD15E87C20F7B0EF61F3883114990CC10AB2095EE46120712EB59E91CDA689B1F425C808AD43E6BE89717E6463DB4B1D1F57688AFD5C4CF4CEF7ABF24A8E485D00B143EB4DC1427C7EDA3D7B4CD0B7756E5C13341EB690B5B48B7EC622ED466F877C55B28DAF761AA91004FEAFF8E9D6871DF24E34B7D12A1C372CEEDD851B47C140E1F81293EC65FE21021A58461A8704779DF933940FFBEF48";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = "4F858BBFA2B27D77D339BE3D0D46D2B0902AF543B6C206296FBFB2342526B86585B3DF894B8387A55451AA8BFC17B7C40D4432A874C397DE2327B03D0220CF8B080954CB3BDC0E3958B9F7DEF1554077A8A32557670DE18210AF7BB1EA4E4C9B2CA22BAD4C885B4C0DDBA69F658C16238B571343B2BED20FD919D1D12B88D9BEBFD8F87521A86EB9B76DA05CF3A46878D100B8389E73C3D6BC8E8E7C423535439769B3EDBD0F4946FB7739C333FBDA8A324641D27DCA82E4A315ECDA02BC78A75C094A633E16C068EB8C2AFD082EEA786E9B800AA81D6BD85AD033905844AE7BF9EC189315707E051FE9E238511326A8F568DE3FA71ACF725E2462389A3D216C";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N36
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~18 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~18_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a170~portadataout  ) ) ) # ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a122~portadataout  ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a146~portadataout  ) ) ) # ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a98~portadataout  ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a170~portadataout ),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a146~portadataout ),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~18 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~18 .lut_mask = 64'h00FF0F0F33335555;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N57
cyclonev_lcell_comb \spriteController|tc1|RGB_o[2]~2 (
// Equation(s):
// \spriteController|tc1|RGB_o[2]~2_combout  = (\spriteController|tc1|visible_flag~7_combout  & (\spriteController|tc1|visible_flag~4_combout  & \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [2]))

	.dataa(!\spriteController|tc1|visible_flag~7_combout ),
	.datab(!\spriteController|tc1|visible_flag~4_combout ),
	.datac(gnd),
	.datad(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|RGB_o[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|RGB_o[2]~2 .extended_lut = "off";
defparam \spriteController|tc1|RGB_o[2]~2 .lut_mask = 64'h0011001100110011;
defparam \spriteController|tc1|RGB_o[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N30
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~19 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~19_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( (!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & ((\spriteController|tc1|RGB_o[2]~2_combout ))) # 
// (\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~18_combout )) ) ) ) # ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( 
// (!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & (((\spriteController|tc1|RGB_o[2]~2_combout )))) # (\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & 
// ((!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout  & ((\spriteController|tc1|RGB_o[2]~2_combout ))) # (\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout  & 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~18_combout )))) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( (!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & ((\spriteController|tc1|RGB_o[2]~2_combout ))) # 
// (\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~18_combout )) ) ) ) # ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( \spriteController|tc1|RGB_o[2]~2_combout  ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~18_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ),
	.datac(!\spriteController|tc1|RGB_o[2]~2_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~19 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~19 .lut_mask = 64'h0F0F1D1D0F1D1D1D;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N33
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[2]~77 (
// Equation(s):
// \spriteController|scoreController|RGB_o[2]~77_combout  = ( \spriteController|scoreController|RGB_o[2]~35_combout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// (\spriteController|scoreController|RGB_o[10]~1_combout ) # (\spriteController|scoreController|RGB_o[10]~0_combout ) ) ) ) # ( !\spriteController|scoreController|RGB_o[2]~35_combout  & ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (!\spriteController|scoreController|RGB_o[10]~0_combout  & \spriteController|scoreController|RGB_o[10]~1_combout ) ) ) ) # ( 
// \spriteController|scoreController|RGB_o[2]~35_combout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( \spriteController|scoreController|RGB_o[10]~0_combout  ) ) )

	.dataa(!\spriteController|scoreController|RGB_o[10]~0_combout ),
	.datab(gnd),
	.datac(!\spriteController|scoreController|RGB_o[10]~1_combout ),
	.datad(gnd),
	.datae(!\spriteController|scoreController|RGB_o[2]~35_combout ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[2]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[2]~77 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[2]~77 .lut_mask = 64'h000055550A0A5F5F;
defparam \spriteController|scoreController|RGB_o[2]~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N30
cyclonev_lcell_comb \spriteController|tc2|RGB_o[2]~2 (
// Equation(s):
// \spriteController|tc2|RGB_o[2]~2_combout  = ( \spriteController|tc1|visible_flag~0_combout  & ( (\spriteController|tc2|visible_flag~1_combout  & (\spriteController|tc1|visible_flag~3_combout  & (\spriteController|tc1|visible_flag~2_combout  & 
// \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [2]))) ) )

	.dataa(!\spriteController|tc2|visible_flag~1_combout ),
	.datab(!\spriteController|tc1|visible_flag~3_combout ),
	.datac(!\spriteController|tc1|visible_flag~2_combout ),
	.datad(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(!\spriteController|tc1|visible_flag~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc2|RGB_o[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc2|RGB_o[2]~2 .extended_lut = "off";
defparam \spriteController|tc2|RGB_o[2]~2 .lut_mask = 64'h0000000000010001;
defparam \spriteController|tc2|RGB_o[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N0
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~20 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~20_combout  = ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( \spriteController|tc2|RGB_o[2]~2_combout  & ( 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  & \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ) ) ) ) # ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( \spriteController|tc2|RGB_o[2]~2_combout  & ( (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  & 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ) ) ) ) # ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( !\spriteController|tc2|RGB_o[2]~2_combout  & ( 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  & (\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & (\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout  & 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ))) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ),
	.datae(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ),
	.dataf(!\spriteController|tc2|RGB_o[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~20 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~20 .lut_mask = 64'h0000000100550055;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y40_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\vga|sync|v_signal|Equal0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "557F9F3C884F7B6794D4A7BCDBF8E423CCEA68F963006108135FECBBAC509F9AC5149081C189281579FD3CA3013026026E490B9B251F598C197124D4806A4E30DBF6384873AF0EA943B634043F00C264A97EDD5CF8D23177E0FEAF229DAE338B54CD52C3662C5D31C30D2ED546BE4F5E42F13B54B3CC26266E87A083EAF114C3031EDB3E983FF90B2A31508684892DA26B914023920C891F0A28632663F66CA27668D17E33FD2760A4CC90130CDA689F2AB077A98004AA50F4751916992078DD4A2546C18E4A01D4C4F78C8F22C2FE39B12A1D854EE8732D407EC4B789940C42F513B464291E4AB6853016565E2183BA7B8BD97F2EE8EB30BA0F863E404414D8";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "827B9B4BD2B4F58A3E02133495F87BC00B0AB2DFDAEF8EC42B08FA839244AF91015194BF2AF7CCAF7343A6B6924151611CEDBF9B7B5CC2B8AC5CEB2DE5F818C3DCA93F77F745D703D83D345E491302242135E819D6F064D69C5B65AB0BCFD1B78A65E426963E1479797C9689057C5726E873B0DAFDAF05E4174A94867C377B14BFF09D118C373316F4417F1C4F5D8CB57D82448C1F2B80E19634C9FDB6334B36BD014CA9709D202476E45E404B070BC6CFB08A3C15D807A8DC69D5BA1CC7DEDEBA674DEE5031D106391C1F54573E70392FC971434914A3ECD14BA82E24A7E3798D4AD20F1797E24749E0C92D00E087DBF002E60D63278200D5724DA41FC4E60A";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "6CC5D2BAB777E9D1DE103614F160A49868BCAB6AD39FD7B93A72318E2E624EDC65198A425095B2CAB5AACC4658AB69424FF667C2D27FD77B2244F255CE6FDB69C410A988A9A5EEF458075E76DA858990AF5E51DBD0039841B3245FFE901DE1314E9B71A4033168DE92D9384C78A728321E448598D2E4BF1A693E4C7A50DA6407E0239DD6BC72E7AD1EB27CACAFF76598D9FD4AD9FDBBC08E25D545F38CE482DFBFFF50C4707290171335802D2CA79856D133ACF451F93E5F627362993AF48ABE01882B54027D20B48AA0418F94752F684931F026FAD3FEB01A879BEDA737F794BFB678FB25D2C4A1D317BAB77DAD1803DE3CE698E3079AB00AF8180294F42FD9";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "40B13E59FB0370084A2A60546FC3BE6DD054A83F490681E75721645C54F456DF62A42D744E2E70121719C9B7A9235B01AB8716A39A37855DE982D0B1C4C8545205630F1EFD4FD7294119EC1F78D64677F91F5273C2FAD96B6238C126AC42B139B9EBE76B1BE8721B9128E0B35C0FF8D45662EEA13C38F8E0A687532FB0E5468860931B405870444E571513DC7F82D2872924801B1EB461478E53A311B71B7F8B7FDC921F0E61BDA10F64CD9C1F800A65536FE6B9D9D9823264D65C033C611A49F30E418E185826D6078E2E46702BB0E92528CBCC068124F9F9A8BC5E11D8EF07967C1C0DAEF9ED3D1A2C808FFF5939B11067A959616CFAEC88EE652B3CEE9F06";
// synopsys translate_on

// Location: M10K_X38_Y62_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "D3132CBD1A806BBBA2C15BD53DF2AF93A627B043E49E51332FB503EF71F0250069FE436B68B060644853AEB12DFD3C63BBB5A911FE0995DD6DB62F3C110708332F9587B329B9538BD061DE363053E4D446D0B7ACF545C974AB4CBDD2BDF2278EA04EF2C1E8BEDD30AF1B7833CD0FE9B041E564EE80F726EC825946D79787AA403E7D070721D31B6209C5609FDD1892DA0F8A0C61A177AF04B934C71DCC317B1661B1DADDDAE216DD23ED0E2448ED40D00B433742E5895BBBE203DB72889FCB2B8526E0F394120ED70B6B3618A3C7154575DCEB126EB62EF6D052600129569763596BF25AFC55501AF2BA32CDCB4385F669A183AF4EAD1E08D17247CFF1F37743";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "F71183390C59ED0E6816D5436AABDA37141B6CEC2E24619A364D5AF911BD5DBD77BEAD31F122083C2796B16740421AA55A8C9E6EA73BDBF312B1DE533E3598E15387D36B9E1F7EB94E68A037C4CF5DB5D7A7CF53D187F3E6B604398EF05354962E9C739DE2941123EEC266D06C3816E8A62A3666653679732C167AB939A4E5CD369FA53B0B34441CF8AB166E9802D35F3A6BDC03BBCA9BB229176454F906F007CE3F389787323CA7E082FC232F577B9F416733C859CEE3FF9D4D55685655FA2F77EC51C188B7AFB242126474B43BE5DF2D6EBC1992EB6BAB74FD15EDA7516C9C60B8C3F4A5282DA7550064ADD784C17695E4FFC96432E1551E84E60F06EBEC5E";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "368BFD4CB85D4AB9DBC0DD7FA05115464BE76BAC93571E90B2B7FDEACF7645D33BC96BC59049BB53CE3EC8DAC460F47E086F249BAB8E5DCE4A1F9D8EECFEB0BD5766A35F51D27118203907E7ED5A4830E45DC44E54EF7E4B76F95A744958631E21FBD2E7254FC62096E74C2BEE7409732A785BD7A37AB30EB8E0A126DF0E26A17841A2B108116F9055373A0D2DE77239C3140EE7890E51413D4FBBF5EF908B50C1D8F4F121CBCDCE9A277A0E3440EB8C57845B9A0C4CD2E5C6FF8B64CB5B11860AEB0EE5185F0E9B0EEC7EB12B27D59FECCFD42E487B770C4FC0A3DD051CCFD0A3F33F7328C1273CBD49FD56E9D9050858346A312FD21D1D3DE76DF898A8EDB7";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "09DC4BB78E440944BC53F59A4DBE4781D942D37E1B7A14AF22783EDF14218D825CCCFEFC2B1330CBC9CD48E4A5157C10E1B7D1F5137CF1D97849BE85894BA76A1346719D04F1088C66506E947047A53EB954B64CF3D03D90CC91C3A6DFCD2A94172CB2DA82132C5E0158B69045724E674228E90D964DFF24DF10683ED3FB659B8C4AEA0BE7629E96E88B6455331B2B30CE4FCBA25025E67E999144FFABC0BFA6ECA8FBDCFA14A3A0A68EF6A6C1F93D0D684F9C9C971C873F5F0CCD3D515EC61C436D5661D782AFC8FE92682AC0CB7BBB15A84600AA9912117D3C58BA26DC0BA3955B17830F38FC725B74B5090E57C078AF56BEB96C991E4FDE6853E69AE2A9B2";
// synopsys translate_on

// Location: M10K_X41_Y52_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "B4A464608AD53B3D453E8E19813E3EC6E0473B1379842042471618CF39872319F17DDAC363AE5F43003C5D719C6C4A0741135AE2EA2D4B00CA18C863F0EDA666AE4FF013ABDC6CB1C86D206C7BABFC42A6A753DF50905D87C68C01E92DF5C7B4D18A2BF469B8CC492E5C61DF4506D4695B297B0865D2D197C510FA520302794164E4A58A3693C78013342C283F30E71DEE17EDE3AA5CFF0E6ACE3F9ACF07655ABB0C92E4C56F65158710B2614354CD3325B42E33810E32DB40A4A1624341020D374C63ECB49B0B4C28B6DD200218C4BD76BDAF8BABF963A0A2E4FC624A17E3619EA6A4E1DB132EEE815603DB09578F67ABAA5C47F573CE0CFF32E34EF8793045";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "52CFE686EB019E6D78A68263005BF9B3D616EBE26A5E29F39279694FCB1C8546E2C6D3890B436904E7EF426E485B28D5F170B6A1B8BF08FD18F2DC36723691D2A95034DE04CB6BC43899D0BDD15B0FABC46A67D190DBEAED08463007366775508CCBFA5501D4B4527BDD907DBDEE85569D01F1848B838E16A51B2295C62F486281471220DC9EEC6F0255ABBF5D52CB8BEC25094A941FEB070E7E3A8D84ED7D3BF67D420DD2BBF8A772169D7EAE005AE25F4CA789950973CB357C2554EEC8030976D40E0AFD8B4060DCFD5855B5108545BE07A9BF526A15C39D30FDC9AFCE4C530323A630168DD39F43796656FA2D26182CBAD5FCC73A88F30FA1F56FB826A42B";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "1082ECB876ADA19266E0F5DAAD6B3D85CA3EA025A167F4614E2C359B3A95AD0792DECE3D598F4A368B832C9CDE3079F747966535B0E983ED7AC210ABE15CC4492182B993FEA41D54BA6D7AEA861C709CC6EA8E9F765CA4C89788A4102CAF1C4BE429FA1735BBCF51A1975D273682144002F241102352A3833D83E41580969CF1374611B818B5190B2D8621FBBB799ECAA35B1DC8AA9E76354DC94DF7646CFC940148EA739122622EE45A4898CC94F81EA52FF85DC408D4DE223D6B7818C14595B9DFF5A12D813AE1FCA208015C300E44F9650ACA338ACAD8D528EEEABB86ABA45652E83DA72F44CB1459DA8127356DEE546945A76A55B4CE6DFD157A62DA710B";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "B5161C7019D8ABE94D8C9B303A18823D023FD09548409B3F5E6AB5F09D2E6F5EB8E7670F74D098BDF120224F835AD588FF5D0E22F58AE9DAC815973DA876C378D61184BCBFDA5BDC813823757E7F26CD24878DF234FE7F7350DACB9169D24BB3F6155F64AFA65723E9031362197B15206FC5F5CD36E3899E1CDB73DF68A1C1E0C03265B04BEF4F620D852779078738E4E48FD30DBFB1BCA95D3B6ABB303B831E49B10C067437D90C1A04A5A9229906B387B4F72109675246023D0CB0B2392F01059AB7D26000AE782E732E22B491935E12B89174AE24C6197C0D278834003E4E5857D1819CDBFA8CA3D8A77AB005576C5101BED078231F8E9B16B9C52615EC2D";
// synopsys translate_on

// Location: M10K_X38_Y60_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "71C823AF4F90CB2C6B2782605D7E65DEDD543F2B0E7690A5F833B017A3977947A2E27DAC9A901FA6115BC31C6D85B24EAE503D2A7F7B4D0D142A6F65D9E814EA7C3D0B0EA8D7B92DE7CE660397AA182F7D506AFA3D7E2970729EEEB75F225340FAF8113F67D4CAABF618726CC7A4B7804A3E8B9091354A8653F3BAE1C92476FA5FF737A081536311BD7F8353ED8ED444803C129C5B5BD09333BC9902D3A9C2BC3B9CF70BBB21F6454A928697361C14A3EFD2273837ADFEDC80B3543FE7479EF8F2DDC81D4F17567B17727CD94B79C9E0B395A1AEEAD8082D10366363EF4C57328F71E7599C5FF02ADC70A23ED28BC117CECE3D96FBDD7940AF7142D94359D46E";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "9AC65CAB43F75DBE22B0096E0BE62C996195B808CA0FAA389DC1A8CEF2B832D1964816111150480B1399BA8DF63B0F1110750245F735A4F6493E4252E19ED3F61D0AAFED193E8CE4AC440E5CDDD48DCDA900680BAC138DCC4033E803BDC3971087EFD42C37D2688FE8EFE45D82C88597865CE963F753ADB74F0C805D9589211CFB4B647EC4D3313FB8B407696EE4A4B8C2A05A475A2EFFA3A974583A523EB3A85F7C69310E3A24E34BF9D2E918D1397621BD64E90401CA185FE554080DCCD6223286EC5912D2E1BA2827CFABE5F68FE07BEEACB0776FC5CC14DEE59989A67CB45D57994C0E937B1D20DD2D315F5EA40E0426269E19A17882E3BF061C97C71C64";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "0ABA5E5019EB764A7B5B7654F9E32088B3927B8F486B868CD7656583208D0C44DB262931ADCAAA34D7D6030D1FF8D02A11499978E4BD0F43A0F6A8EF4F943FAEE502A80EF9E83DB6E62D7AE2C79BC805282F57F2A25C1827AEE306CA75D6B020DF9598F133C806402349949AB37393A86FE1B8ABCCBEE8A9CEF69C6B87034863919A70E0A0FB2275C6A58DF6A4054328EDD0367A384FEE4D59CD919CF70728B9ACCDA23127A845F67D4BFD468BAC6C0B8C97D9034EDF2BA12C3F76FF8FACD2402B504642D3FBD179D500E8DD6FEFF102C8B4FB78FC6093D27D754B608AAAE5232F60C3EA3EB759B6A46880305722C0C04C398438F6D678E0CECB5A30937E4A0D";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "0F1FC490106EEDE947602A5D085735436D8C77A3A3C60D48FFFB6C51D2AD3737CEC0CF6376690F505FFDE5570C676A961F3CABF4322B115794CC04452766F2ED2FF55260A70CC78042170312D574175C911B4FFF0B8FF1E01CAE03E50B7250EA19F8318AC16609A4E7C82F367248F26EE0903D6D1BA6C9072D18589F35C8C458F730156EEB3DE55712583EA3FA02EFE5E642E0AD59688E8BDB0142558CFF5B9BDA09299D6A91EE7BA292E650EADF68F4BF15EDE330CE617587186E5882DE2197E4B3C475D0E799578A080F3938052795277F9B6AF4548A6E58919C99A9E2E9148926C8428893A95052ACC406773BBB7B1298C61FE830B4A283B3EDCE25453EF7";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N12
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~17 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~17_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26~portadataout )))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26~portadataout ))))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26~portadataout ))))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26~portadataout ))))) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~17 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~17 .lut_mask = 64'h404C434F707C737F;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N24
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~21 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~21_combout  = ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~17_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  
// & ( (((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout ) # (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~20_combout )) # (\spriteController|scoreController|RGB_o[2]~77_combout )) # 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~19_combout ) ) ) ) # ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~17_combout  & ( 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & ( ((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~20_combout ) # (\spriteController|scoreController|RGB_o[2]~77_combout )) # 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~19_combout ) ) ) ) # ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~17_combout  & ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & ( ((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout ) # 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~20_combout )) # (\spriteController|scoreController|RGB_o[2]~77_combout ) ) ) ) # ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~17_combout  & ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & ( (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~20_combout ) # (\spriteController|scoreController|RGB_o[2]~77_combout ) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~19_combout ),
	.datab(!\spriteController|scoreController|RGB_o[2]~77_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~20_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout ),
	.datae(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~17_combout ),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~21 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~21 .lut_mask = 64'h3F3F3FFF7F7F7FFF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[2]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N51
cyclonev_lcell_comb \spriteController|tc1|RGB_o[3]~3 (
// Equation(s):
// \spriteController|tc1|RGB_o[3]~3_combout  = ( \spriteController|tc1|visible_flag~4_combout  & ( (\spriteController|tc1|visible_flag~7_combout  & \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [3]) ) )

	.dataa(gnd),
	.datab(!\spriteController|tc1|visible_flag~7_combout ),
	.datac(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spriteController|tc1|visible_flag~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|RGB_o[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|RGB_o[3]~3 .extended_lut = "off";
defparam \spriteController|tc1|RGB_o[3]~3 .lut_mask = 64'h0000000003030303;
defparam \spriteController|tc1|RGB_o[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y46_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a171 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a171 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 3;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a171 .mem_init3 = "48CA5627C8201D5C9A6FB305C4731358AE824A2E1C3D29FED0A20B4490FC4C116587101B032A18158E725B79B40745CCD76F8C81F44A224034D2F4137E0C322F3061517136B6225F17F1CA21DE46475011CE5D7CCB0D0C3580CF2C385E7E6302C0000637319EC3FEC26CFD4A7F19E97733EA43E5C70B6B0E169CB6637EF4EB96899FE068DB7EEA65F0832C81BA649F6A68556DF2BED7CA1EFD884DC252A2047A83DE893704877543C923EFDD7FAC6E0454FD36F9E33B02193B404FAF28121C42429DEA104066F030FEBE241F76532D58400DD76AC69636BCA3E4142505B7C090CCF00C395CB562A057E256BC1F97C1F18994104E578A02BB5B8888B0CBE35D71";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a171 .mem_init2 = "0EB821BBF0A6EBCA954E0CA43E9AD3559562528BA6FFB6BE4C5737CB0BFECD00D6A94D3FA25459AD70B0FAFDBEF1F64A8DAE526190ABD8BE6B4A3BA98E0D7D8D73671DD9BFB2919FD75B2DEF0C3E2BEF9FDC15BD2B1049C1405138A5FF4E3A1A21ADB64EFA5B313B5109D855D993671ADA3B5E76B3B171408A2A561A1DD1B642BAE25984C1D8023B0BF7654F93F3157974EE46C878D2B8FAFB963C5DDF2F87B324E09FBD7053FE1BD97FB70F842C9FD114A08E1D77F72D706A722F6F20158EAF8764F918088334EF083A52A783C978016FA2D6949FA7DF690EFF385F22083E9D832F68658473D706E28FBAAB1C6B7DD0A51D8733FD50E28E3A5E70DD63B98A55";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a171 .mem_init1 = "B6CF998F79BB6213A554B9FF1A457F0D587BEB7B90147E9FBB977960C7FB7FC07A060E7B4EEBB9BF294FA2452C11EA8890F6E0F7D20758FFBB4773499F5AFD3714F4D095448E66EC969C046D04C52C4DEFB6CB0B2B24EFE8A7716BAAD13D43281EC5E110D402A1925A14E5F673CC8B4AF74F2B4439B76F92F662893F23C6837D1DC88E66FC7ED373481F090067CCD6EF5529362AAACBA910B9111C46F5A90984CDC7AFD65377DDCA8876644C9FBBBE029E89E825FC015E9ABB6B6966809F02B82908D2537CFDAA05E9C33DE0F18DD2EA6342194612DFAD67B529BA425D64818CA1ED0510D63511BA3B648196ED1EEEF4F8EC3929AE84C7CEE17B80D9C077E13F";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a171 .mem_init0 = "7CEBB72A7B54012C8E19572F12968BD92D738AA59D4648F1B73BE3A1BA4B19ECF795319B425ABE213710F3D0A59B7B4F7FA20A880C7CF52587919FF3EA614B324EAA3D53D85F3E489416D5661A7D7791315EFEFA985D8706568DFBDA3BD118E8D60693977559973838B7293892E991A7FA5B9FF607459E440ECEA196A0764284EAF29105668BCC53E30BF3908429E0561511014BFCB938899DF1F242FD0783C227D609CFA8535758CB6BFBA59C8B1C54AC1E033623F74DC906493BC4DC30DE69C3309FBBDA20F6B75F034AA503B32E59B098140543608F96122BFBE7B5CDA0BE2600ABDC42FA043C0E3896857188F5FA441DA51D16EC030762F1952ADAE4F146";
// synopsys translate_on

// Location: M10K_X5_Y35_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a99 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = "EA39DAC2B4426C03EEB37D5AD0149EAB998DD1E39C1091888814AB6A5D3BA1417088E7E8CF3265DDA49BD2CAC86E64FE228A6A9C9F9A6FC5965AA6066BCD0D34BDA27FDC61719662F3A173D85B1D5960CA0175A3C9FA6F6FF14F66694D8FF82F1681777CEE34B3129BAF3C3B02811874DA4AF8CF6E9CA834A15568502410A2ABB59156F148F58E6A783F8BC92544DA28FB70422114A8DF34C46910C5277EB08167A1057A30B5E851282C0C881B6088251F23678E17C1CE873BF803E162479052E806A98B451A717CDC003A5980247CD87313EEBF0BE37C1B358A0BF81961D6E882590081FA03CAD5E4A05B0858A25049D5AE0C38EE435586100224F05937E58C";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = "F57418809D449091C089247B30B3265E58DF674290B0A1276BC158E7471525D22D48E33F465C990062DB3C6710D6F57C8075E421C365FCC59F13F88223E52DA9422E5D4218344576771E6BCC8ADAB12041257CCC4AEB7D30D5C44863DB5698B27704557A24D72AE036A37B8E178479E044113222DE6E13A45364674D3809BDD135C618636422849964188EDA410B8B29F39A6CDFE024147DB774D7C281B337BADBE4AB3D321F8E18B4C5629F06D0366CB85394CEC5F6E1902AF1E9B6861C299A3FDFCD0EF9DE323AD161CA8DC8E29E00D7365F9B38A53CADF02E758F5F9BEDC04313BA2295977620A88094133E0D9E4087B2F2AF5D64CC7049F232D8BEB48A4A";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = "E5F32A6A8D1C60939ED5121BCB8A5A00DE6B4A814ED8D04B273287F89FEF126B2CBF0691C3A1AAD79867FB3A0C479BFAE0F143770B11B8DA5288034B8A500697C9FCD7AE698D86C0D7B9C3968EFCB7D23D0EF7A10B4295866A87C214382C1C277951B12D9619F904A3D9009653E910F0D424CE614E483F69A458406EF81C6285601A5115E57B5D18E2C39310A4E006A953490F00A9F75A6E0C878B328DBD578515EA5F37BDFFD47167FEA310B6479DDDECA29E88AEC9DDDCDFA5E247C99426FDFD6626A38CBBB70A55EE784CBB9CE8F334AD3A317122E54E9FE79755A01DC09FCFE072E71A91A8ADF9EA28A228FD825565CB05EE7ECC72FC27E5F9B9E9806A36";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = "AFA25ACCAB7C865A480AC009B9F16E70DC14B4D2D8E6697044F83BE02DF0B017935AB29706043708A798226BFCF8016CAD81AD456EAA02097D341B83D3E7216902AEB9C516D9010C6D43AD16DE49EA4FA527C0618B062463563DE52317D00FE34A444F7CAA0B998E54AF74F5DF5372B6DF6EFD49B80055208DFCC101D5D8FB0776E52E9C50F28AD4FBD9CC2B8FE6F64F0FE2770D93577FEDC33CFAC01AA1236BEC88DB0CE037BB32836F54515AEB220355B9CAAD5A098E6B63C06E999E69427E01AC1F9D267F8509645072FFD9D79C3B8D777BAAAB86F9F66B45909747394F9E0F4E447B9C42822B3525E26390B2873690344876D4965313AC5507ED1D699992";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a147 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a147 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a147 .mem_init3 = "52C9915032C60ACB3E1D876D8AA0201FDD830663FD8515F2A19C13DB84809677F739E07826739439BB25C5FE79D1739D61C9F46D03314704AAA54B3BD81EEC6C4738BB8CAA2FA5FE6CCC7E8190C7483DA8A2FF27D9493108561FCFC6E4A6131A93A1587C17BC75819E4AD8351EBC433163F00FD1471F0E2F5A50F9548DFAF12F3C6EE867C364980A4D85EAA8A7737688789388CE18BC8234A53AC204F8054F25DDEC9B213F22E8246B0C91AC66D0830A8C94E85007B34310B123550FEEFFC12098C315008595AE2E02847556CDECBD0C1AD746261C4A77FE88C3A94F0F668570C556436C1F0DAD749CDF87EE519B30E20AB5188FF6A2EAC04EB322B14AC327DF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a147 .mem_init2 = "F0098ABDE93BAC3D8692266CFC6CD61C13C882E2C5D62920DD9C6D07B9FF8B32B3023AE7E34B8BE9FF9E5A62639D17E8E9C1B5CE3BCC7A96605CA938DA2A089BAFECAF74FF57A302BCCB5D78636ABB928D06BBC7D666B7FA031F287FFA1807FF6271502E25ED1CEF60295C1CCBF561B814ECD11087AED7E1EB1BDA5C0F630E24F2DED27F8F153FE9F614336731DC54A199AD83AFD735710950287DD5E1D2FEB48442579BA8E6B8B07E3A75F4CBD3D8975B6870B403F1960B656E497FA54EC6C9C43D700FB7A255A04BC1B9A960AA40AF5FE8ACF8D4A9172B4F9CF557D1C660C9E000F0A8E90EDB98B4E67A3BD9B8A7F3AAB43A85D9336C47ACE31FFDF7FC0766";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a147 .mem_init1 = "78151DC40A70429547025F0CD8927C49C174785D39F9CF8B54D78994629C025A50059D45CB1F5FBD3A0AEFC163764A9127C868105A54A2EA1721C6916A36839944DF3519A652E5C4089C123574CDF2E6F9AFD0BF96A5CC35A3F8978084BC9A43388C62124221F52E35DBEEE3C3EDDFD78EF70F397BF4EA2A76E7519E6151033BA1180853B03D596E25730D6A4014046BED68969A83DD040EC260F1C7F1789F2E4FF6EBBD13D2AD878F855A50E5185A82D7F1B43F52D669C914187E6F93636E0F02C0E3CA4B905F7BCC94FBF61D417E9857D89332A48B6CEA5BCB7CEC3C3B8144939D14B611B4B461CA4F955DBAB6AD939C4868B34ADC12CC0A772687809ADED0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a147 .mem_init0 = "21977F6344394A8FCFCCD951D69810733D84D245470F30CAA026D1314B9AEFD8AA44695924E75603234C076FC1D00D8B10B5678B7C56C32CEF215F3C60E777C32024A6C0C07EA00330B01BD40A0C4A2251922A88D77D660EE7A7B6E144CA750DDBBC6F17539C9B6F6F97C3A87B0BD32066723E0AFCD0A78CE6D47E62984A2AD109D15AD57A4652F4F1A0CBBE3419D96AE9EFE98F3B6D32E498DC176C379C94F6E76B10A47DFC4195FAACF9B98F3E4D65C579C2C5715C72F076C82E752B07B957E693B648AD640CC3FF3CF2559ECD23F3B25E7DBEF1057DAF3C9970DD077F9D3764DDC18AAD1E41F8CA10C14BEAF8E9FB367C7A272071F7413FA136EF8A5E0071";
// synopsys translate_on

// Location: M10K_X14_Y44_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 3;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = "DC43C52A5AA4ECA010C67DFA9DAB1D8AD5A8F1A3A4740E088C8645E1D76F1AE7CA0C589D9FA3D4945AF35EAB29D9A74EA5AAB366B9F575BE18F61B514FC50F99563E469CFB5159447D7CE6B23126BC3C0499E206B5BBB1F80E6B60A0A71ED871B13B3955CD9F589BF1DA0D116439983E3B6148EF3A6D1ECA9AF82FC9A022DF6FB9375C0B3C35F08A82D10DC0E246FF5B376196418AF550693D6694D386F2C3D2AB9702AC150219CF07988B38F12D5563B5C28B56ED8259B3A608962CA83D1487452BFCBD785FCA12C91C703083DBE7E3C712BFAE962008EEE0AE39B5F4DE1F880B133339B90E1A45A83BCD4A12D831A1D50C320FBC137A1D040F2C4D96488D5B";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = "754F6025F8C6F61F8B141306C16BE422B1980A9F27987ECDEC260771C34727327D38D05702799A8480D63D1D457D602006EF3B86546B848DC069F30F52B60F8BC0D842D7DC1EAAC615CA8EC5C88EF81A82CB13262C6FE1C60E3EFC0A7376589B0CDF3B6736B1F6F2F6ECD7721186C38F5B57D095BEB41AA1AEF5D1F1D680DEE3BA0733A0961E5F7B05C7666A8EB62F938019264299411E2A1579D716F433A2D39C58A033E4BDD44FBFAFCED841592167CDB73489303640DDD31C7F488F995309CABDE5B0A53A7D12263C94D0000165961ED01B50AFF4336808E4F435710E45748AA57E4B9654667A3CC4518EE11AE7EB9315E9F45BE32C9F955C9A7D4556885A";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = "A812D1780D160F5A8AF4EB9D211DA3526C61CC3A997D0B2AC1C9C7FD3FDD9519C8E1ACC840CE497B5FF64808EDA06CFE9207945E32A73C203A21FF5CAC745B81CAF41270BBC0B355379475A3E7F0F3105FEE3E72745F4978B9EE01D40A880894AA99985B1069DC20EA0B7FF8A21C9EEE253675AD64D7B5C6D7248AD58AC95E5936AD93ADBE35C778993DC80C8D19073245B9ABD5951940AA345DB055DFE7387EE58E49B3A552C98CEB78713B1249F533AB7775A0418F16A17A405ED8A3503655FF953AA0FFCD0EC62AE2F9B6AFFD34815C62E7EE9B189A597A2592508D09EDDD4494D4BE863162B17BE8CA05BD2AF7B2A45988FF3ABCE0849A5FEBF887A619AF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = "03B2EC87DCFDEA01242A696B36FE929F00DBB2CD7F95CFFCB2A98EE8A8E8AADF848B01E36D14492199D337ACF18448AD20693076C2396B38C59788F6E2A5709A6373D1F844381D6DDE527BD29860832F7D9B929B4D7944568923D3D4863CC950588854CE00030EB03BDF0E192813EC28C738F78ABA349D2EB484B8241978767567EC300950207EA1589B50080833B97756D612BE54874DC57FF7DFEEC5822E5ABEAB1D645261E0C4EE5E66F2B01F0CD1AB501D5EA8C763EE39E51173D8AA1FE4885D6814F5E9001F1C7D89D2E2B11BE62389FC84DE8F79FE6CF2AA098A0A0C33C83F1668746B45BA9674D82E4D9D65BDCEE61D93FE31EB8D53CF64370650FA95";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N3
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~23 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~23_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a171~portadataout ) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a171~portadataout  & 
// \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a99~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a147~portadataout ))) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a99~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a147~portadataout ))) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a171~portadataout ),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a147~portadataout ),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~23 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~23 .lut_mask = 64'h330F330F0055FF55;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N33
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~24 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~24_combout  = ( \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout  & ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a 
// [2] & ( (!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & (\spriteController|tc1|RGB_o[3]~3_combout )) # (\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & 
// ((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~23_combout ))) ) ) ) # ( !\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & (\spriteController|tc1|RGB_o[3]~3_combout )) # 
// (\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & ((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~23_combout ))) ) ) ) # ( 
// \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout  & ( !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & (\spriteController|tc1|RGB_o[3]~3_combout )) # (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & 
// ((!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & (\spriteController|tc1|RGB_o[3]~3_combout )) # (\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & 
// ((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~23_combout ))))) ) ) ) # ( !\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \spriteController|tc1|RGB_o[3]~3_combout  ) ) )

	.dataa(!\spriteController|tc1|RGB_o[3]~3_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~23_combout ),
	.datae(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~24 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~24 .lut_mask = 64'h55555457505F505F;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~24 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y52_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\vga|sync|v_signal|Equal0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "23BCA059CB02C99A22C0EBA465F6684D09A537D2E8E298BEA4570142BCAD86038EB66D14CCA0F740FDDA292BF7CF6815C07100FF985679C59727698A96B6646344AF6E8620561293B00F8E59C5D38069C6D8DA4C050437E82F9DA2046CE3A7B9BB0B790F097981579D906380BD20BAC0503325FC5BC316B6E606F6BBE8E9708411C7005BCB54CA92E6EA367140AF0FD308C2E2B0BC24EADC258C9200EE036C2429C6B5B0D02EC45AF7EDBD0847DAF8A6C845E27AFCFCEDF1AD5BEC1E6EF52D65307044313324291950BF7C001AACD7874F480639C0587E4A31259DB1AD592D247661C7A709E264F1980A18595669F6E5DEBB5CCB8DE0EE62ADC17ABD77C71D3F";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "922E0764E7DB2449575B0439636FB5E508C2DADD62E125218F0C5AD5B07E6F154AEFC38B6E8E8D4F05836715C2D35E3ED6F0DA99F0EEFB69203A424CCBFB512C93A5368B130EC893FA852946BB3E3DFA3020914320325CE25800EE437D56919199B1A0981BF6B0AD7D236BE4A1E0E8205DD7D141F73B9CC8532ACB567BFCDAD97418E04B10EF2700A2D695ADE465BB620C92515D121A1E80BDC4336EAEA2DACD80B2F869F6A6A1FCEFD71D19074DFBA3CC20FDBB13CA90808910B3A02CF351B3233A16790EE357BB0FA1D6A7A18287BB6E62A9CE39E154D3535D7CCFE5F178D0597B9B3913B2256F0F0D658F377230FB3D62DD2AFAD878092F0A5DF414860A00";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "5408B4B0C9F287750A3200942AA3AE81A45ECA48CA702444D5F1121B8F7121A760E76DB605B0137769257E79FEB5CA5F31A04B55B4330987B4DC42AEB72FF0F613E52886237C3212F1FF5AC59BBDFD8C3AD6DC95FB31DE448CD88A6DABB1E0BC3B4DB5C81E9EE926B45AAA3739DBB5C98C4B7A53E8A5E2A0F3A6198A0C2E7073C46467A6299840CB76910FC103AB88C9079B50336610B06FED1210D313E92B92A0012EF6E79FEB916069077FB3D9A3253BA9486D142F36CB27326E20CB8901C0220EE8DA23677836416E3F72EFB627F5DBB9476B8DCF5F7D998DB9649AB26B368480921116AEF0C16C39EC3FCB5362D2706E4C542705D274752211276980BF3B";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "4AC3FC35FB5F04DF7C4670259A8D5C99FC663F725E1A892807DB8C09361C5CA52BAB8AC60C69F062845B97CBA25B50CF243EFA56C900137DE95D87FCC6C220195801C0E1D28EED54AF9955C898A0FE6DAB79EBB9317B1A1564EEED291D42B251BCC356EDE588B032E6D7B24007DA6FFC48FB88004CAA29DF5FBD5D2BC877ACEB4275B30AEF8D743596F11FAA0518566D32AB9546A313E4B7AEFFF24BAC8DB2267A668E71AAE43F27FEF3DA0D078E859839FE1F2F6A877DA5ECD40EE6BD0785B02A0DA4687A3DF7D37E31A7E16A3EDCD4279E8E6E718D26C23790CB2155225A70FEBC0C7609D606E56B0F416855428D0846A1CC835553087A87231969F3E0C07E";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "2DB3D4D1137A3ABFE60E359730816A16ABC9131A51956CC1278D1F839075104CBF768EA37A9035E1F0AAEF83BCB5AA10A7F9CEFFF5A607EC66470D57B09DE94A4B769E7E393093907303018408D0772EC8508A2B0A16E874DD3B0597C5C6BA7DAE15A6E201033E32E910141B80AF7A3A79A97E55474B0D212AD99C0279D09EB9129864F14B48C3F613244784635EBAC77FDA4F3DD3926EA06404D601F160DB3FD4C6E4CC9156CED136053E3E6C57EA95052A9E9AEA2CD7F3C92DB58E318E4A7699FF5933957881AB1B43F4F604C48107DA4A29D451870A6AC20C9BA245CA020B7CE6C4D50AAB50A7C3057300642CFFFD694A08DE48BEC5DDCF3603A0D9735ECC";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "013FF511B1AE27E3F5DD5C0E229A54607D4F4A3B71A122565DA867D2504E87AD907306ECF08A0928792ABA102828E3BD200785098A30837756B42C14AF37BC22BE924FC600CBFC82E1CD37CE000DC8D7EFF3E0E4B906835DC071524380721F23D57D78DAA90E48EEF82415C6B092A3018FE739D13163A26FDB35809AF8DA7A87809E178D7FF83D3DD21E242EA09C766B115EB6862364CF835F3590D5D4EAADCEF4C9C3E5CCD0D98C1CAF2EDAED7F83BC7260532F774228FFF6D2481E6EA1488AE8F91B3C1B1F0D497FBD2B78610D8EC070832930B4A8CA3D856F06485120E6E02BB6A64D9FEF3481FC0A80948748EA5A43AB0AEE67921F710D91AA50EDF1D67F";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "51EC4AE94970C63F09926FC2770EE090B20D3A47A50B1E7B5719A46A8AFBE42C802E60E9AC2EA4EAC7578C36577A5AF1F84B678B749A1A5B552E7714A69C7D975EBF364C3D09183CB4C9F05AF8204AE9786706D84081385242FA858976373A7ABEB8981801EDCF300BDBC3AEA674506679C2E7E8F9EA028A5F747CD263A1BB245F557198F16F1D98072CEADCAF1649F73FD96ACBB6E342668262376FACA8D6E189A94AC2767FBDE687D2E06575EC901F533060FF61FECF2E85FBB5E0F5CA68782BC372D3AEEF15D999C38A400685C91A89679E157B8AF7433B3F872A12FB5CB7AC8272C3414D9CBD0DEFA56E0DE20E220C6D4D0651CD09CAE55E0E8DFF7D903D";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "860F81E507CF7C0F29E43E5A8750B0CAEF94F7B37FDE0263396A869016223DF80A3FFC3627D861ED0C77A3D59259EE0C3E6721D171034F745E349199F6AC0CF452A8480D2126E68F4F6E883171738CCDA35ED3291AB0135AC0043E20336B5B89396B9BE5F0D62C27C27EDB0E15AE566CC4A8235FF73C889DFEB65B62CF04494F15B85A021CBCF793A551FC74CEE686C81C17607FF6C0E157E7E2A3B7DCF1EBB11DE26285F2D3DB486BE5EE1DE3969FCEF218365DABD8C8B93FBDEA1EEF15C7D18B51037B70551C47C8839B4041771A0E3A975AB9B7CFF1B3E912F7DF559578272D761F945F73A4A751C0E313B92DF03344F60F7013C5696BF4E024E82F012BD5";
// synopsys translate_on

// Location: M10K_X26_Y41_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = "02E8CC9AF524C46C7AAAF1508E8F851E1DF79FC4540EA8C75674BD18EC2585547B84BCB82941E1571EC7338FD312CCF7977906050239EE1D43A81524DA908CC3AEB3BB91588000CF1F8E0216A6DCBB46405A66FE0AAE2F07A7B5AAF087DBC742A38DE273085E669067CE32C54E976E06996C3170C9E562CBA0D7048336F589BE8DCE668E478DDF7EB4ED77FA80847BA4C2FA056DA01CDCF80881910E69BE767DC7C7FFEB5B84E4A32C39CE989974EE3508099D55F7725C0FC849D1C86744DC4DFFB44645A0F0C135A97763CE670EEA5821EC8CFFD2C0A7AA3EFC8CF2DB560F1463A5A48D30170DAE25CAD78420668B2CD3BE507E2006CFC5A2A67B6064AC6769";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = "9DF444B827EF4746A51A84AD68F0BD797AAF15753B315E61AD203E39246EFA9DD2AA9A22186294002CDB3ADFBD2B5E119228B15699EE001705BD2F765EE1F33D63A58159B9F7EF9BDA9F3C6448697922F4C34BD24E0E1F06832E262952FA1A1AF6B64E5BC002361309BBF9FAA719BCC9299D6ECAC6A631E54366C7B6A1CA026B5CCCB5E8D89ED547C64D7970EA6004C9C65848B1619D069122E66D9FBF234042FA0CD83930D94DF66FD4E4E94EFABA2B07DD43C3BD112348C3DB7331FFA0548208DAA98DABED0D76B478F230FF880EE24E36A9061F01AC485DA70BC4AC508E527EAE9C5061ADE2F84504472411F926A28072C4D591AB4E36754A18A75C4C5183";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = "CC152B8E45A59EF6987BA1AD23B4020E9DB6E5584B0305A5764557320CD20D36FC0EE7117A32ED73836763CDF0F1F4C71C7C028601A67D3956FC1114456BB868F71281CF74D6596C62DC2AF7FFFA59976744F6B4F581D8F6A0ED7EFF172C094532A230E9C69A8A1A6752377D45768FFDF89D803751B018EDBDC0615F9A9612B4BC9F4BA94882AD5E21992451051F6274DE28C44F5763D0C82BA0613139F1EE225B2CD8CB03E86E2FDE76EC6F10D108E2C76668A2A8F770FF007A3DB6C8C3A333610D656653CBD9F9802FA4CA53CC4891762B2BA3A78CA701CEBE8AFD3792CFB3A9B455B5DFA8BC894E67F6842815667D2EE187EF4AE2557BC739A457718C407C";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = "CA2CB32184726CC191949772B751286042F673A977340A2A39DF02FBAB8DDF065734725373F16897954886EE69EC1D898F72CB5B0BA4FBC52363AA39D3FCCD532D30987DA070DE622B3803B7B8AA03B07A5408E5C4CDCD09DD6351650C81DAFCB7C7DCCA7E6E17E101D1403B1401668087CCC7A638D28954E62092C470C1DD6A139B6A0A954C2F8D1D7598CD51E6758F4C74BCF260836648A33CD935D99157F92B21D595A1356B18EFCBC34BF5A5C4B84FD2F2C5640D86155315DCE30B4ACEB6215253120E40D4DBBCAC26880FB13A5659B5485AE5FA8C9B2BB059F06E89CF5EB50AB4D5D8216CFDC9DCEEB35821D2A3839D7A6965C7D1B47FED900881A0066B";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "867924CA4ECA41A7F2ACDD6C06FEB1735407A5589ECF96E76267057EA67579F1F3D14DF6D3D0AA988978AE170FBA67ACE2E87EF73FB1F9B1091DDB3D359A217B5F9381EF50A9DAD42797B76CF829B15045CBE19B8B74B4E8D84284238C0E787353E46ECF77DE2372AB20A9D422B29D53C1FECDBDC17623039DAE42F636C52A779AF591FF8D0A8DBED1842FA12F4969FF070ABF0E64E1B5B8783C42B18346D092961FAE3D467ABAC535AF51C42F05FFC680F42AD2778EAA081CA838041926DDCC00DCB7B7DFBACAC7F1CC41616ABE49241023A838C502032A69F23C3B272EB2CBA15AE9FB29A3A05C586994767DADAC305FE540C39F4837C7E26B09B41679CB9E";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "D9FBE37FC27470FF5107E21E36FB0486F363E4A22E509A2C403792062C5F351B6F033B9BDF61C24DC6D3EC8047F16ED2AAE9A6ED7C928A7ED1DDD6724FCDD76B58EA2FCE1188FA4BEC265DEDB07C6AFDEF7AE0A430592B439CF9974124A9E0F073DF53D1165477E13DD607254B6E905DA3ABF67854EB2B432349EC524BE8CDE567784BFCE33C48BAE4E3448488275532F950FDE86678312CF144ACF406E256422255D5A155323406B0E043404A562761D43A55694AC39F147D0D701622F7B52FF2AC80AEF4E3940A2CE70ACC1101065C9AABFEB95FFDF4E47A50A494EA3DC251E5CDB273A8E8FF16C4B6D42457EAC2DCD8C804D5F8814788FF4D5BF1634F90AE";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "B85AC8C3A5DD482484D6099766EE301A0C28FDBC94800F2225AC7AEDB0CFD0F720BD1452042510ED6354467F35EE6F1883EC99584BF5D043F494400B83A16B4E0CD0A01E05812121F8197F71BB5EC05695AE035D24F9495177F45C33D8A5F2FD6D79070C7A94EBB0F758EB15A3E60F4F0BB598EB7083549C487AA61327B17FF34EB460D7FA3D9E3C8D707D91B77FC13515F227F293B94C63BA8BF06D01445C5AA1581CE2F56A4CC6293B6AC16303B353CEBD5CA15A7739265565C162F2B63C60DF95131022EE450751D3ECAF636735E398AE2CF1DEF8C9E5C5EE657FD9B12C7F6C2B8F0D0DDB3B0E7F2B0A6EE376E96443574AA83FA91F6076EFDF8FFA39C547";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "1F04371B36402388D9E6DC89C610203F35A8B26DAEC400F17FB8110FD0D406BE5EA1F358942D828949DBB0A2E24007CC70D6AA762A71F0F9B327A2CB81054774B2053C8C027F09E95B51C99B2F58453647B19084C2897EE760E935BEF063A3F97CF2D0430E313CC18CD219372F51B2EF1423CF57403D2C10ECE7461CBB7A6CF8D266AB2F07BBA4A63089747B0544E56FC858FE90815D9EA90270B8AEE55EC159B5CA12B5F639B944F0FF272A1CD3EFCFE8B2082795E0746B2A8B3ACA70FE2950354B8327DC61A8A4C0274ABC03A3926DF433F553962949BF5EE8FD7AF44834C1CE837719776AC6A10C1FED8BF2F1D741B31C4A8C490FE0BA658934139E00552E";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N6
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~22 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~22_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27~portadataout ))))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27~portadataout ))))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27~portadataout ))))) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~22 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~22 .lut_mask = 64'h404C434F707C737F;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N3
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~25 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~25_combout  = ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( \spriteController|tc2|RGB_o[3]~1_combout  & ( 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  & \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ) ) ) ) # ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( \spriteController|tc2|RGB_o[3]~1_combout  & ( (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  & 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ) ) ) ) # ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( !\spriteController|tc2|RGB_o[3]~1_combout  & ( 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  & (\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout  & 
// \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ))) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ),
	.datae(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ),
	.dataf(!\spriteController|tc2|RGB_o[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~25 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~25 .lut_mask = 64'h0000000105050505;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N30
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[3]~78 (
// Equation(s):
// \spriteController|scoreController|RGB_o[3]~78_combout  = (!\spriteController|scoreController|RGB_o[10]~0_combout  & (\spriteController|scoreController|RGB_o[10]~1_combout  & 
// ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51~portadataout )))) # (\spriteController|scoreController|RGB_o[10]~0_combout  & (((\spriteController|scoreController|RGB_o[3]~14_combout ))))

	.dataa(!\spriteController|scoreController|RGB_o[10]~0_combout ),
	.datab(!\spriteController|scoreController|RGB_o[10]~1_combout ),
	.datac(!\spriteController|scoreController|RGB_o[3]~14_combout ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[3]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[3]~78 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[3]~78 .lut_mask = 64'h0527052705270527;
defparam \spriteController|scoreController|RGB_o[3]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N12
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~26 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~26_combout  = ( \spriteController|scoreController|RGB_o[3]~78_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  ) ) # ( 
// !\spriteController|scoreController|RGB_o[3]~78_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & ( (((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~22_combout  & 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout )) # (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~25_combout )) # 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~24_combout ) ) ) ) # ( \spriteController|scoreController|RGB_o[3]~78_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  ) ) # ( 
// !\spriteController|scoreController|RGB_o[3]~78_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & ( ((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~22_combout  & 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout )) # (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~25_combout ) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~24_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~22_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~25_combout ),
	.datae(!\spriteController|scoreController|RGB_o[3]~78_combout ),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~26 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~26 .lut_mask = 64'h03FFFFFF57FFFFFF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[3]~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "7D38567719FF6E362573602049D0B0700CDCB987D1ACAC9BB9850E19995E465E85BE9D6385D7EFAC1AFE12FE00B50A0CA55509F293F7DD17B84A123488531C6FB63EF8ACFF784BB167C1E3341422FCC046A8E01911CBA4254794B550404B46A11DD87E5B0B0414BA9D6025056C0A1F52CC34398AB004C208A6C4817A1400A6B30671B19A1D101C5C49036548ACCAE19D5326178BA00288C60A2F2463D1982A552A019E2999B0399533A30A48A04830B402C4A000B1FEA2889A06337B1C9070313CA2B7E08F304C31B3E0CAC22832B8240C41205C01B4C29426079B739A907A32482016538CFF08802CD3DD07101A7EFCCF8D5EB0135276600D472010D9124650";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "888A8633F27711F810042780220897D273316E982ACC622203B04549421899E36E15D653EF70A24511C92692B340F802282E2DF5F1446A7041FDF205100A20223F8A31EC1981D94BD0074D97082C16EF0910A4A000BCB54DD9B007D043C8495053FFE90417F21EC609F63223BB1E894CF21AE4480590AFAE6549D6D5039202FC1F582134C7D1411F53803567D37E5115113CF8F5BEB27322070BD2110A02089B0252F581773ACAD2C0E3DFC42864036FF06A4459C2DC38208405C1E03C423930D281C20FF002858610E3C40931E5E200747ACC24D7E142D461540112B41B900255C823402818FAB3249227BEBB0E80011B2406970A4BD1440405DEFA00529F2C";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "34138F8121C3848A48D796256C11220703DC34AC599C0DA604238DE1002425082C41E000A1FE1DAE4FD43FC0D88B2FFB4C9E59B6ED283F07E0920E6FD3661E028400002E05D651758C6263E483BAC1E605CA03F528665984E547ED016056004D00416026B0EE7293205F093C4175012B03B1BA7B44319C964A32B50355A30040813000D2309CC8E7F8178C504889411185F492EA10E9CCCDFAE0140D21ED82182C600008F5AE21DE161969F802938093DE90E1C35A40390222E1E502225700008C32831030E5E5AF15B6EA0CF230734268B68CD1D96F998C64F0D1835053101E62798F18C59D20EE0DCB6C343C0ACA11C160DA8C22064020DCC58F464AB642D4";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "1E075B10C21921B86DE7586DD114043300083121B2E2618133B27E1424248FBE5F8AD7500D381B4396248004D10406003620793420175181BCAE4550B0407D6000E909421199167C6BD1983D300C21300871F0440069873BCCE549A1D1187FECBD64000A0DC3183B06E2733CC2E4E3AC14E601C34C04081E6F844B0DA0DE50B91191989E014EE00E026D6AAAD420E00C5EAF018034D098597A89359034351288237430CC0558D8BCEF2A48EB73D6A7804165FCD80E7F5D9912740AB583B773F0E452C0082B8A8A026EAE9E37BCCE30E0177BF68210364CC2E34126998A4E20788C758781F9A6E3FC26247ED85CDA4AFA33577A73A7D4C5A7FEEEC360D4F42186";
// synopsys translate_on

// Location: M10K_X14_Y47_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = "C6F53272A85FBDC6F11055DA63AD6DEF92D4DB86A20DD42710EAF47D8C01B86BC0FEB800A985810022609B0234F11F009127AE808206312244448658FE442A305E09C190380421F0117E05A006AE024DB1F40110054712C0823D10862E50F40043C69030281A40C0335B0411A6161A0F294120A8CE4E1E0084BD0B7CC18B86400122268116449F7110C400280C603380851220A30CC1032412DA16E1915908A08367B2E1013C6400217181262FF2580B0B04900664A482C413876D941111FCEC81B1FEC9A1D01100D0509021F3C34001CC9406CD88FA71404250506D369B1F540050ECE135110D292381760719C4A31CAB4A4524211A0E06814D68A8018C1D21";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = "635044C623090650A669636C0AD6B10EAB514D322325401182EAC8C1C1EC814B0E35DA4207160803AA071427A1F3CE23EFAAAC089C2D4F0925026C5E9212D6A110048AD89057EA38B036691C5D6A5748C7B3E05571C50C0680427800998143EAB95034194152B21C05BB8978951E042A0445E80789860004043248142560F44F6FB43026B050781700A40144045AD4C9AF9E0906A879C20221C0204104376460001D087EB01250A4D60885167DE9F82333C4C3F6AB0B4324C09BAC33338051F61090898BB00429341520E8D149C3E5E73CEE850329138C2407E1A4836442582E818B2591C42DC2125C416324912EA682DC8582F4E2BCC81384A6DBF691D400AE";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "3E248105969CB9F10020A1AC51269B00C5CE5F9F1DE604C687E2F002E1CC1E058050BF506A71187287642C8FFDF6A0C7C0A806252428A527032032624A299284B112E90635B4B856268A36FC823C6C92040AF43C022581D281886900874589D64DB2E82185FE02602781277D9FB2F4C2F11A0BBF6A33DAC2188529A00D59804A85978BB8B982E78F45259C11C11DBA2178C8BB86476728C308BD9453C3076222214D5EC39AEA280740D6937C9097A822A89563A2934C6A3C0441A808A750BCC2016C7BE64AC99FC10081585053845A0079A01C207554DC02C066A55C70839462031457BD5F08840900C2A134300276402109BDA9CCAF4F0004A7144060015E44";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "4274B620C24D5EE1052F636D4C4040104FA24AEE6D3499E20522A8BC20CB3F825C727B3560F4A6971141BE9CF755368BAA9114681C86E2CA0A40265DC9716AED404998BC3010D70418C998087972BBB01EC9C52008C00D09C0454C05A1AC08606806D88B8EE601251A01448E2190A7A081D0E04431CA911C014412A4CE401AC40D9A6A8BD9940E108E2D4443109000101B00BCF80588060A0001E8A93E1E2C0936534AC421C94A136A48CD1B0A85E11463F8642CA1019827A48738F2ECBE5AABBDD10142E35B21A2DB3862B668EDEA5617C5DF14D593F5F368C27D378EA9D0B5CA6F5D965E0EC15948FBC7C781ECFD9055D0D0F18B3EDD0D97D52594309E0283";
// synopsys translate_on

// Location: M10K_X38_Y49_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\vga|sync|v_signal|Equal0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "AC7B40E54A599DD687189869BDF58DF117A51EA247D85FDE14B8A1A26268F9F1BE054A288886A3B8FDA58462E87411E4220B10D32DA7BEB25F4B45189EBE6581B208B2992102F6EB19ADBA1C6BA08188CF01D94B1657C80F5F8FEA0407A3AA171208D5C397060006000C07611500F631883721865A40121416873C87E8D9F0C1A01160708E561D5431AF5180048A1E0B503A00B0F614CAB4D4AC02020F7FED010C00E1193610088420B148001630D54794000030C614CF808C7FE81F0F7FEC40C028628CA7602016E82AE40292D0D7838D200155D9A87F9A003F9D336D5E11013430D72A59047CA6008D845AD8FDD015B86719DE20E0EF58349BFFBF074F9D39";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "24208740248C3095559117B8E08C60EFB0010A0E6BF88F22470D5A92F0752F33C8012E426A8008484AEBEF2F394FC03198C3D2853910CB321818C09E23949360C04110021BA21086ABB7A136A0B082017A02198326244CC05801E493CDDF113050201E186A81B83EE9288003E1E24282C9D1BE4C373A8CD7930A83905863DBDA87A3007768A7E6A5DE8CD418C60AD88B1004F6164E0E968468FF7F0DC32259B20167C17AD08439198F111C5017A42A3A5020992000CA72842890F3A06CF351B0C0190F28E07108BDD949A0244589006953383971190554C0434C78E0E6317253D074488DC2B60232FC69012C2E35E072D6031A80A21CD003246A5C121C150200";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "14282EDA00C3813CAC0000373C32700064016988221054139455119B4D6001A4100888388295D4A1D86582E475B06977C30CB14135992513BBE03A23630FF07A040048081F05F18111FD064086A5CC04442C92AFD941FA5080010A6CA491E3B9F820B5005802ADC1D5F32AA004E67001E985E08A0AA40499A02790A9400E02F0F419A680510564880228C80210A1A2037243F1452840803825D300C7006043D33809A1008607880053B940A54081909CCBE3580414500618A0336220080001D8934A64E5002F207F8476865D44852BB1F030442A39011D375BC399D382BA63D8C14E180849A45E20407540D200D0A891818800D5800412C9C020928320803A00";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "05065C2CBA2D861084648208F67F308300002A10181F8737C0030411361C56845009FC3913227218F6EDF1613471E221D0203DA4E80678A0E93893FCA6C1020102ADC022784CA9182A831CC419496D33590E52E9007B2231A44CFC2C3C4230624C47067691DEB816840BC1D094019441D745E0B57DE821A06F9F45ABCC75C6814580B174567A36238B02A06614CBCD8EC42134AEFF2D3F89E66182053D6C2C7E459D468B12FA586B5411A863C0087FB581C09E409AE5CFC0D32BE99C2C66625B91F117FC8585A9C1F73AB7B7E3256EA2F248491B72A3A9835103F7132503C3A3016DB317D09281E9F1E67FFFBBF2FAE7DFECF16706CE8861CB5062688B956EB9";
// synopsys translate_on

// Location: M10K_X38_Y61_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "3E847878ECB4D47C98A5F82A5375479B1EB6269AA6AAE2B37E7C6237416F1C3730273CE279202CE07006EA9C8036A107FCF6B004903B65A6339AF8537E8D4B08CA517D80012025FA45A4010F54C048358020B540F800CC756B7955EFE2109E0162F4965000F32417C900FD7884A679D09DA070251E8995002CD987E401F86722434516C13368E1AFC9076022889420BB8382C033BB19F7E03F04CD6601561A0600A729ACCBAF3EFD257B1FCF7842647DAE031898800267204EAD4D028E8C34E9C37C02C1955BCA86DDFE3E7E10450287940028AA110C8A62802CA8C285328D25026502E409DE7A3697E1730C706203DC210801CC215C4DCE35760F420A0F9032";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "52488A91D58530115353728C4200504B208441C851110812553A868C4A806D6010AA84CCF178A76820F49D0000886F6D85958367001383305439A708A70E0C082223030210E8EE26BCE424E848073A8AADF24493B944B2E10CF5132FE0E18C5C1FEF666F610012DAA226112812023C2006033118654A606D92B406040C068E812C36035D67063424AA5C0F078C00944E145A39486740CBED0D340EBE480B8CF138B9E0D9DA30FBBEC0D26A330518102C8403720FDF14102DE2404E542D0937781E3869EFCB86AF415BD472789571EAD034034D02D4052239852F0C236895D70D1200B54DD1EF2274B568055C84FEE2770A790847D18200314AFDB20013D11660";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "08B94F5B707016BBC02002820CE100610A1F0B3E80081F0010021A00046C880A0F61332AAC089F0A07C7828E4200F6DB306A679110881942440C1103A00CFA155300201C3400200034D10E5CC400063874660794889139425A819A92C00074924028988D61CCCA10036041FC35747237F9A6EA86F0EA02431D7F9382C3526CB0122903D11041183E851FA6102E07421503987ACEF46806DFC16332043E69ADB153B0840010463D27B37066AF0D88B912523181701046CA76C0F9C00B1B0282A1C77C05C0014705014AA4E12C04873D9279E62942980BE10004C0C080680891C402AC040240443DAD08B9CC921DBC6BA4CC6479389131291806800582800A5204";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "4B80038AA0473B196F478EFE1174C8DFE3F433DAF16A5AF82AC8B611604133450808C2886607613980218100888A1E025E3324A0F001416A02AC110600841859840067FB6523F15B403A88CC7241D20FC192A558CB89130F8022113F00C084025283F100A08745A0A01B61A60952406D20CA27A1D200A854E4686C012020D69302028B024502EE461AF406E78E522205E52240FF0004BB5F02009588002A600B820DCA847131C27B18ECE64380D04302F5DB79E5F119C2091D20D704002E6C7A76B7A4FBDDFC789E35EB35D02DB747B0FC9CD5DA731BAF6776DBC28C980887C14CA2952BE842A1D139964E7EE97F9DCC2E83DD7E214A79ED9F8071E90DFFB408";
// synopsys translate_on

// Location: LABCELL_X31_Y33_N24
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~27 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~27_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52~portadataout )) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76~portadataout )))) ) ) ) # ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( 
// (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76~portadataout ))))) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52~portadataout )) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76~portadataout ))))) ) ) ) # ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76~portadataout ))))) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~27 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~27 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N12
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[4]~79 (
// Equation(s):
// \spriteController|scoreController|RGB_o[4]~79_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (!\spriteController|scoreController|RGB_o[10]~1_combout  & 
// (\spriteController|scoreController|RGB_o[10]~0_combout  & ((\spriteController|scoreController|RGB_o[4]~10_combout )))) # (\spriteController|scoreController|RGB_o[10]~1_combout  & ((!\spriteController|scoreController|RGB_o[10]~0_combout ) # 
// ((\spriteController|scoreController|RGB_o[4]~9_combout )))) ) ) # ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (\spriteController|scoreController|RGB_o[10]~0_combout  & 
// ((!\spriteController|scoreController|RGB_o[10]~1_combout  & ((\spriteController|scoreController|RGB_o[4]~10_combout ))) # (\spriteController|scoreController|RGB_o[10]~1_combout  & (\spriteController|scoreController|RGB_o[4]~9_combout )))) ) )

	.dataa(!\spriteController|scoreController|RGB_o[10]~1_combout ),
	.datab(!\spriteController|scoreController|RGB_o[10]~0_combout ),
	.datac(!\spriteController|scoreController|RGB_o[4]~9_combout ),
	.datad(!\spriteController|scoreController|RGB_o[4]~10_combout ),
	.datae(gnd),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[4]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[4]~79 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[4]~79 .lut_mask = 64'h0123012345674567;
defparam \spriteController|scoreController|RGB_o[4]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N0
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~30 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~30_combout  = ( \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  & ( 
// (!\spriteController|scoreController|RGB_o[4]~79_combout  & ((!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [4]) # (!\spriteController|tc2|visible_flag~2_combout ))) ) ) ) # ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  & ( !\spriteController|scoreController|RGB_o[4]~79_combout  ) ) ) # ( 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  & ( !\spriteController|scoreController|RGB_o[4]~79_combout  ) ) ) # ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  & ( !\spriteController|scoreController|RGB_o[4]~79_combout  ) ) )

	.dataa(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [4]),
	.datab(!\spriteController|scoreController|RGB_o[4]~79_combout ),
	.datac(!\spriteController|tc2|visible_flag~2_combout ),
	.datad(gnd),
	.datae(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~30 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~30 .lut_mask = 64'hCCCCCCCCCCCCC8C8;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N21
cyclonev_lcell_comb \spriteController|tc1|RGB_o[4]~4 (
// Equation(s):
// \spriteController|tc1|RGB_o[4]~4_combout  = (\spriteController|tc1|visible_flag~7_combout  & (\spriteController|tc1|visible_flag~4_combout  & \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [4]))

	.dataa(!\spriteController|tc1|visible_flag~7_combout ),
	.datab(!\spriteController|tc1|visible_flag~4_combout ),
	.datac(gnd),
	.datad(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|RGB_o[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|RGB_o[4]~4 .extended_lut = "off";
defparam \spriteController|tc1|RGB_o[4]~4 .lut_mask = 64'h0011001100110011;
defparam \spriteController|tc1|RGB_o[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y48_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a172 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a172 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 4;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a172 .mem_init3 = "35D473A616CBB33945601802495380575700836AC6CFE2F34B518ABA022A7C382587F6F70D7BFBDDAA729AD3FF93B13D83EF130FD19A03C0B597BE70118EB22F026140000037FB5F1BFFDAAD9FD6A7EE0CE051BC95400C1B004AC17883800150420030700E37DAFFDA6F27EB3F5DEFA3A6D05335D66A092A840C587833F809C001DF0028C887CBCDF49B66BDFE5EFFF7E8557931FF962C0AE5CC8FA3EC1C0032031E80340CFF47EFDF5B6EAD7F91FEDF8FA97B789672000BA4408C9FB0800022F2044D90D6FAF5C9FF7A575C7DABAB79E424EEEAAEC476F8A1FBFCC7508580C00008483C8C196FE75FE23B196EC3C5B4CCAC181977CF422B7FADCBB9A0093020";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a172 .mem_init2 = "800091AE340BE8EE5CCA69E967D6FFB01C49C6152DA7319E6C46BFAA8319A800101044C9CAA8D90FFD9C0949FEEFA539022A4F4B09D6DFF86F7DB8FE0C056E214337336FC63283853562A17887C09D093BFCB1B9424108DB71E7DF3F95659A2103C7F40EFB2F03239EAE6C9D9F96758F521DF0FA34BF6960C7A853368919644101081904C180073D7BDE630FFBE41D2F8A68B93458F8F7F81B42E8D9CB1A0021C2F8F332BDABF6046E1AFE838FA0B3B20CE00F2847BF9A73207A02632499EE2642146B10CBEA14E60CDAD2FF83C4797F7423864707E6D4630ADF107F3481BE1E918EC03C0FCAF603326CB2F56897AC5F216BB188EAD9698AB0FF5C7D2B0991E1";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a172 .mem_init1 = "D0AA060E133F231F4788EFFEAF462FDFC15BEE5ADBD5FFEFBFF9912A633B33D4AEA600428A3CB9FBD44E6805409EC98A5AB6F020AA4618BCB927EF59F0A97D2D9B609611ECAA260F2FA418611890ADCEDB66381511090FE0A1F4F8C1BD34833366F10121062A61166A85CCF41C8AEDC4C588521B5909CFD2F0E6199393A4037073A30857F21E9F74B9BF8900CFC1146A0D2265C6BB128D73BAFA0B8704A8A0448D90B7D73032FD0A846651DF8D9257CFFE28CD3A2C0B115A5E3969658C0202A0AD48781350969E33E8D65A5EE51856CF00631CFCA1D595761DEDF8C11DC4E35083C5DCD1E6109EB3BBF5A170A752C6F29CE5BC43F58049FB447BE0CFEC3A6170";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a172 .mem_init0 = "33D6F722913E41BE900B5CCC0202B1C86F620A38B54240B77479FBE03BBD63C3FAFD2199C82DB78B3799C1BD3F9F314C6DAA0A79557CE5E588DB83F06AED50A1008E6814DF1B3F08DC1451170F944E1EA6880982B88993045FCBA3D30A920861CC202294463A97D8D894294D63F4B401CEA9BDC206898344554FA19F51975279B803C06CA40677C3A361B0CA8064A254B9F84036A20029A59FADB2E229E19B60403F7CEA25D2D070406070E499BD21973020F201651851090C0E4284821DE0514039D5273200D987246BD0096405A3926B2C38305CA812710E4482834C3E440101E57DF20EECC317D61530845EC51A7657F6D15C6638720CDBCCBD7B73AF7370";
// synopsys translate_on

// Location: M10K_X49_Y48_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a124 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 4;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = "F848ED14B11A915EACD88215310D01B2BA7A9B9E4B7B84D1DB34A2C12623560C2015C5AF9A3DD1D59FB820E2CB1066AE5FBBCA6497434D951CD7D3EBDE1C9F888EF736DFEAB918947F809E192C3B22610DA1D2338D22EA1F5B17854D82894F2F47E870431B9F59E0E2B301049402207DA2E0B016200D7EC4759703F676487014141A101AB46580FB82630916F34A01472761881986006142FC10501540D00E895812307EF6208174C17E4B34B2EA51D2A58248412546A162AB99DAC86038CE1C0020F0017D849E747BD864A009F306F04110973E9E1230C005078A7BB56460204440F4086F90366D999BC84692F03072455C8F025C332A72FC270CD476E48032";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = "045640127A029F875A14196E4A798660814D76D6BE3A3CF436A48C04827213211C99D09282030321431C9987309C32400249B7D772FD98518663B433183201509C144892BC00AB2794C8F0F00C04506A03DEFB2B4C25A4508680CC3A1B29916B36B0F801572B2010791E24BA277856580D87D1B00EAC24E9B6AF2C0E00806C4306A27846B14280B088CD41194AD0B644CD7F07C1382860601E986108A2084073AC4AF0B206C4E42714065EA16B5036A269418BB541CB21171A18AA01E10F21AD8323DCB191669D70BF7FB7822A920C13CBC08850D22A02598CDE8414400C41F640E3E623865E867042416BD5CB6AC07A1F314E34015410B5BC10B02195186191";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = "14B1EE2A5C0806EADAFCF8BBE71F5AA23F36FAC6D7D048A365D48E85405240B3106013CDA80051F983D2F43A1170E62312279A16E0E910606C61A6806C544423FAF58184A308A125A6C6951300FCEBB04E4AA84794CD6360E8F30AD01920073A1AA32166660825896B88742A808A35250B88082C88D73222A6840A8B3E4013C534894B01C6582011B8606CCC9C5B10595899990A671E52061480E211BF68453325C700CAA402C02060727FDB0330B56E3106388067001F80A0101634A88D58CD41C4FBC2854401632AF2CB0D3F4E04F09C6F3E44DB1858605969371C0388C33103F590B586D0211544F8CABF7DCB05902056580612A278201113A7680557C11E";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = "01A0E9C2C0CD0886A4627CCC7CDE898124914040BDA9910087098214A389B007B880C1F3005608D01C362791A445A330980405B037747128889AC8F5A3E742E0424851FA04C2650E198B6FFAC8C5D0F0A818704114E904780108C5C80465B3B4210012380D01174040DF0E3355565150615887853C2105D8A2C48A84926060ED04A34E2D4C00C580C001102BCE939A56852143481A2D2EEC00854403AABD82E9802046AC4585C108400101713B9142A051A1490063A5043E2155859C90500144CC3EA0475BA1D8310F84A86A1065190C5FAE7189684C1125891967D0326DE2448992F84DD5B343C9A0C15CFF22978C8B061F66338C225B3830B9AC6DB4D4D1EB";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a148 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a148 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a148 .mem_init3 = "8133573F04FC818FC5E16D6310F7DDC4CA15A54B029B1A1CF1B513F7ADA2C839E859223FE9036CB97B0D567EDD24318193D936B1F5D125000BAD8BD2494341C32FF88EC02797B5C55C41C50DF7C718325832B4F71B2E32201F7D3B8341225B2653208AB1270C54C5D2C94C366A74FBB3E325F3E3AA4725EBBB134B790902FDEF8E1350399266A01F88005A2B9F7B1C81BCC451A524E6D654E578C000E8400F0400689420606569056819B9FD7346ED8E8180B8392F280537E4036F0FFE40006DC145181881E5C939D09531577A6DDFBD4A40E820345125F83481CB071E41003C064CE31EA40190F75C9D5FFD5F0330288B62C87C0C80C880C00262D56A820300";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a148 .mem_init2 = "8234D2E6D4B39D3B5BD7337FEFAD23529D802AEE3C4ABF2F25C0C8D33973813002AC17DAEF8AF9FF874F9F7DFF71EF4E298052CE3FE7295E0005F85871720D9811E187F0D72FB20DC98535F86FEAB918900613DFD5CCB6F21B2CE87FFB18779C10A21E3D3D0C1D2EE7DFEFFFD8B46B3E00E4B005A7E26F202432382C0660022482441E2C8A9C1F2ED896266710F01FBF11A4D525CEBE1848140034C4E04172B4C43DBA873BF31FB3337AA59C8B6949B709E8E41494D262184D288A4924060441C4000913B538305874C3C2AFE0EEA04F096989A2D4E287E26058464093AC80010C01B036FDE4DB0BBC3E3CFDBD2ACD83A8031888C152AA9FD4C374E1278887A6";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a148 .mem_init1 = "78140BDD41BADA49CF224F87DC6E6CA82234F8B17DBD0C01140DD9880105834A7004CDF141B4D9F9FB3ACCE9FB64D9B06280A0BC78FEBA480B1B0791020702094E17889C9C12A524FBE764637722F0AA7D05E4B777C3AE3015E76F83B878804C300491104421B13F3EFECFA2C0981EB5BF75D53034B91E3A7CC2718241B50137A0B00BC3E420196F677F611B4BFFC0818DFD7C12A158D428F24031C0415601334E5648FC8E91B2172AE4BD06054DDAF2630435B7101C54CE2080BE0F5963E00D024143A22622209F9C997EFB1B2A5B801F08B13697D3340DA1C0EC0C5A3E004603F4817011B5FF7184FFFB8FDAA6A363A4093EB232C4922C8E38E58700999210";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a148 .mem_init0 = "2189E5E3C42176DFBCEC240CCFB7815370013A040F3980D03143505141944800201965D934E7B0DF4FC0776C04E44CE350B0B8CE120F4560DC01D85C60F7C00040432000F03C9293B0FE9F9156FD095250228282B41DA24265047200451C6612D7A620DF161B60EF27D2BB9A65C0D4A018107F0CBD49C6316031DE90A82B332243D11A5CCA8497BFFFA093A0DED991AA8400AC0C2B9632800E41A33CBECAE994D35468A479BE0862E000AF65119860F30F874CB85B154B80D0AA48657C1D06E07658179B6779258007A02942DDDB35D9FDDE027D2C4ACE71F4A58BF4E5EE6C14C665B9DF6D3FE8B16CD0944AB16C498039EA6BEBEB8DCD3FF5227957506611F7";
// synopsys translate_on

// Location: M10K_X76_Y20_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = "4DC5031E0E13C7A55DC5E5ACAB57AA0C26DB1F47F51975E7F9213B93D1F89B32102218523DB6882BFCE7F6D8ABA827CC983CFDD3BF00574A2641C6014621E5F64C718875B129D06AD18B678E5411C310DA32A8B3AA0070D304350305CA651C011D8501376812B0C10B7D37B22F89F3461427228588A80810907B7842AC268164833888F8880E46C90CBA07A6841B86320060528061881810B41B48A0870D92CE42E20180B0B0217048A40483D3C0943ACC332ECAEDD03AA810144880E3551325832F208E87E161B880255304C020AAC0812207882A12420838648801D70C4B850411880A020168A4C005102A28FA4640A5A0048ABFD0220DE4020001740BE901";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = "48E558069413C0DA1B8310C120C246FA9B26228BE703BC133C6CA7BB3A4974224E080E1726E458F26381123E806622F302C06CA7F20541108801838143901F4744081A31400420E1C205903B218236A2C11B0489BB0670C0DBC5DC02995E51214C025ED46123032037817B92E8845B02C2312A69105642C499634663901453F07948AE063A0A84B44DBC24DAC809855B61606F644CC012C39E288732F572677ACAB8639C1BED2B70CB94609F5358AF3609850B62C12AFD54EAEB09B6348A1DFF438AB9224AED3B514D61C20DD26200B48D31A2DB22A42FA2C2017504C4E229CA01497A8DC1101823ABC0940158783D7EED176A6A311BC204444963CA61492B20";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = "3D303585091828E0CAC4101A819A5B42B7057C3C2418420C090986EA0CE0111A3C8A8A8B943F7AE00C279361F4495B57D0DEE6B22204D41083A4560F1710073F05422A37ABB1C6C3F5A580F5BD55D470F211D93169283C1323ACB04435604886150B381DE000A1C06FF8089680E6D2F1A4368540842166B546B153B353126794B1AA10126101440BF3F28B11B6A00C2112B9080CD148821293400310F00810B4272A9212E1C5841F8ACE5B1122048C000C03288817A94808814802290418701070D27144243E5EAA3B87B80CBF6238B0029D9318F14BB48A176618DE724A06B19C12A61AC2C120E0804BF8D86811DA3D7415894E440A029961E112EE6465CEA2";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = "9E5354959218175A202B081999190B816C293C2604300A85B2EA1012A80D33E03C041AE0861821182A903C145C01E07DBA37AD12450A0108C1B3C423840E2425B2C05239D6D0081072008906908C0861831148066C38235900A500314D3000253E88C28C6E24D4C6182BD85DA40D91B16140667C5C261259916A30311B8CC9220052102AD7222EBDEDC1C910F30F8183400D0E81588EA2109595085E750320D4CE4F04C1D920FA3CC1FFD6612468960DD020054D2005CC148AAA7CBA1446BDC3C1E9003158009A4C9059CE77356E23FC95D10B108A5E3A0F95BD206FCA17CF4D14BE04AE433DE565C4269588B4A779C63EA3C26CF30EB8E4EE672092CE6E3E66";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N15
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~28 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~28_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a124~portadataout ))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a172~portadataout )) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a124~portadataout ))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a172~portadataout )) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a148~portadataout ) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a148~portadataout ) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a172~portadataout ),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a148~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~28 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~28 .lut_mask = 64'h000FF0FF35353535;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N24
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~29 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~29_combout  = ( \spriteController|tc1|RGB_o[4]~4_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~28_combout  ) ) # ( 
// !\spriteController|tc1|RGB_o[4]~4_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~28_combout  & ( (\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & 
// (((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a 
// [2]))) ) ) ) # ( \spriteController|tc1|RGB_o[4]~4_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~28_combout  & ( (!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ) # 
// ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ) # 
// (!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout )))) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ),
	.datae(!\spriteController|tc1|RGB_o[4]~4_combout ),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~29 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~29 .lut_mask = 64'h0000FFC80037FFFF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N45
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~31 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~31_combout  = ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~29_combout  & ( 
// ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~30_combout ) # ((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout  & 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~27_combout ))) # (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout ) ) ) # ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~29_combout  & ( (!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~30_combout ) # 
// ((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout  & \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~27_combout )) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~27_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~30_combout ),
	.datae(gnd),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~31 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~31 .lut_mask = 64'hFF03FF03FF57FF57;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[4]~31 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\vga|sync|v_signal|Equal0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "2078EFAA00A4000820060412221C1201402D104657EFA000CFFFFDFEFEF3FFEF0E044030888283045E81003020700005200040F31DBE7FA4140345189FBE6401320028B82402920C852C185200048001D801897916000134909F88040DA3A2011208512101000000841403000140D200402120845BC012D88687348368D9F2808001405188901800F0AF100080000C02C01A00B03614CA0B84AC02020F7FEE000C00C11136001800E0A500808690D006400400300614CFD08C7FE81E0F7FEC400020410826A00010EC35E7020280C5804D100015C9A87F1A003F9D330D5A01003430D72A690045A0C809845A5871D004583B18DE20B0EF41A49BFF3F874A1D38";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "4020864020882C05D5813B00600820D000000B8E62F88F20870C5A9090752F10080102026A900848C0CE650700C3403010C1D2813900CB219818C00C6396116180011C021B860082E105200620300000B000100320204CC1D801E4034DDF1110002006180A809028618D840281C0404041D18040373A8CC0530A83905863DBD88720016701212600D248141E960898228000F0144E0A968038B4730DA32259B08127C168D084211883011C501F004A224020B8A000CA10802892F3A02CF351B000580768C02900A0B34A80040104002880013845190554C0D30C78E2E7317250506088C902AE0022C908010C2620206210038280A21CD000244A5C121C040200";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "9408141C00C38130881100142022601000002A088210D4109451101B0C6001A40008883000959A80D004A26000A0681301444175358101139BC03A03630FF07B00000E000F06720081FC220082A58C0180049009D901DA5080018A6CA091E1B80800B3009802934050C32A20008272000805600C0AA40080A026908F000E00300001A68040044CA8C22008200021C0000001F00521408038A5D300C3006003D24801A0000607A000832100050001D0050821480414400618A0336220080001D9020A22C4100C205640640241509123B0803044BC79015B259B83996482B263908000101800A4D000C030501204C03891800800D4800412C08020108320803A00";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "80085C08BA258810C401288082CF208080002A30181E812780030401361C52848000CC2000203000C64D910120587011802038AAC8060032A91893FC86C0000180098012002CA912D88048C018886C3289084243007B0218644CEC2C3C4230400C4100720188B802C40B80001401005B8001A0231DEA31802F95452BCD6586838000B24040203100C00840020000400180614102A9072002A66182013C0C0C228000064102E0180004118802C0110010C1C0038233C71028C00408802C064014000000480003A1C1BF22F7A7EB33FCD32A28088A1B9B2861B660000005022018FFFDF3E838C0601160186000C824801848731A163FF1F5BC5488989770F3FFD9";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "FCE60178C01891C418034080201A704044052104201C41401E01060BFF99BFE1801F346241302F94001900120039020CA645A9F21B09D9541A0ADA2C001200600E1FB9ACF538DB946740A7220038904046A0C01B1100A420078006000002003909D87E5B03041C3A1820200400961D724430098880184234E4800012140806026671B19B4D00000CD1000400208AE00D5766170A001A8004082A004091103410AA01BE399920098530A302402018B0A40CC420003098620880050037080810002880B7F14F205C3198E04A40087AB8240001200000900200800C003B0A081202022011538CEF0C042440940A101C7E50EF8D59B1135130400000001410144410";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "988A0633F26651F810042301221C00C273276090A418226003B00040011800037E001E13FF60824510C12582831C6802281920757110003041F9F200000802221E0A29EC1991D849C0064F84021802DD9910A0A00090294199B004040088500053DF890417E246C709F20605611AA71C7038E84804802B006449C4540388000C1F582134C7E3581FC3800445413A5150D114F9C19EB85100000BC0980218000A0250C481772A268280E1F34008100161C07A4549C2C83800040541EC005A2120D280C10FF012458200E1C00911918000407ACC04D7E940C4605401908009800055C832002808FA11049024A0922A800019000E92181551000005DEF40022002C";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "34138E8121C9048A40D716054C91200202983D2C598825A6040008E10014400024092000210811CCC7D492C000C92DF602D8187049281507E0B00A6F43123A020400000E05D451AC9C0063A0810AC046140A0BF523401915E5474C00400C004D00410004308E6291205C093C8155010B03B1BAEB44291C144AB0940305508040001000D630790826DC140C508039411185F002EA10314C41FA00940D211C00182C400000F5BE20FE20196BD0029780238EB041815A48390227E1E902020200000C11031030E1C5055590E804E232714228B70C13D8609994FDE0D1034006001E60318F000589004E6DEB083C2012CA01C1404A8822080020FC859B044AA05204";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "1E065710000821A809E740098008043300083121A2C041011BB80604003C043E5E84D7500428030010E580008018060036007934201151019CAC0C40A01074E000A548420108016C03D10015201001300031D0400009062340E509A0802021D47CE0004A0D1C58001242173C081062AC1020014348440817EC8CD08D806340281180800E01126006024966BA549C201C422000800000980102002480048C0028014030820008880CE00290000097A080000008000110840640004E000C02A130254238000A1455FFD3D001844472409E0BC001FDEFC54AD2034184040800004073F83801FAFC1C05DBDB9BA791410687FFDBB57FE0140252043460E3235F8206";
// synopsys translate_on

// Location: M10K_X38_Y54_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = "9CCAC7EE2EC0027940454BB500541000420A1C250BFFA7231B8ECB827FF65DCE01D6B800A901010002001B4014701C0011400600020000044122009405A2D000022981903804203000EA0020028C1A44005202100000000080F600800150080003A68030281A400022CA000102101A0409430020C800000080550000300000000368268006049F70108400280C003180804200A108000004009E0010120000000347B2E00024A400011180200D78680709D0901160210004009501000A08904C81B07EC9A1D0010080808B206B82400030A4060D80C041000290000012120F040240E4E130110C2821A0F60048C4A30CA24A4020201A8E048024780000800023";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = "036044C623090640A00062205A5F310E22474C302304C01180000041000080410200DA00000600002AD7186E216B8C01802CB400982D000101C264D61200C800000484589017EA38905F71045E6A0508C683AB5130C5580680DB30001000827A8050B4584012321001D8997C951C04080005A8028986000404CB00142900404B404430209014981700C41144005290C98D580980001BC2002000202004257004001D083E301340A4544085140CE0782331044342A9010300000B20113082408000909189B00410341540F01A008065E73C2601020909CC00042120A1344000000188AD12D02CC21044006324902C2682856980D4F39CC812048010E610440022";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = "0004A104009CB9F00040A1AC10260A00844E0F153FC604060600100200200C14805087514A71087283242C8FF0F2A8C700280684002AA52102401000500801003102C9021094385426E926FC821E7C90044AF4B4002581C080C860000705894001A2C825809E027027E0277D9F1374C0F05A0BB640319AF018C020000010000405960BB80883A70E0145AC51C11DB62070088C0741E718000881C0330004082201CC5EC394E90E064012507C1011A822800468800204403C000148648040A40203CCF7E64BC99FC00041585053041A0070200E002714C400C026A05010028422031457BDDF0804080002E0242000644000498FA14A8745000403144060005000";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = "4234B620C05C58C00544536C0C400010422A4AADE1F418E2010220B4200C3E0250767235E0F4A09731099A8C91F9160B889908481C86E2C81200021941B05021404198BCB010DF0000490802780203B00100E22000C00D09C0014005021008602027D88A8EE6012100414800000027A08001E2C030C2811C0000128440201840019A6A8B81040E000C45204310C0000000009450048006080000C821101000088253C884A10142102A20410B8010401000D068242501800500455860102E1EE441C0004C296408059A06352208F30656165B00A2040A82561040A9A001038014FE100273F7E83EA1F704383DFFEBDFFFBA3DCECEF6FF3A8BB4E24A6FFFFFFCBD";
// synopsys translate_on

// Location: M10K_X76_Y31_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00403180008810288100026A8C0B19A207818122FEB2FEB5EC5F74EC21635C81024040A2782024E07402EA108035A1828CF001C110020580200002CC00709A954A91040001203128440000D400C048378000B160D000CC74EB780503E00082002034874000932413690000B0802669B05DA14005060914202CD984E001800000020201C10368E12BC9046486041520B303824041831977803C04A40001081B0400A6218CC9ED7EF425191A8C6843C054040218D0804083200AAC57800A0C002D817C0181955B88865CE334FE0045800794002880110C0262800CA980140300010064018409DA383656E1718C606201FC21080084014C45CC9536058008021102";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "22010151C58620011353708C0200501060004089510100125538228000000180100B058CF1B2882A62AC808000086E2DE0058026005381307431A680E4040C000002970210C8F602A4E626DC48071A82EDF24083B1C5B2E10C75110480610C0015CD614921001882A224198812023020020331122542206D92B400000000808036BB005F67003C44A21C0D078C009A5E905A31002740C9CD0D34009440028140308C0141B830DB9CC08268330512102C0403735FD700004D82C04C400C01000806286C4FCB80ABCADB9801B80705A0C03403090094042239456F0D0000058600020684CDD1EF2030B568019C84EAE0750269088BE082001188DDF20020114260";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00A00859307006BB8200008200E000000A0F0A4E80081E0010131004006C801A4200251AAC08980A0747808E4200F24A306A655910881842440C9880200CE8181200251C340020003441004CC0000238346605400081384242810080400020100028918A61CCC810034041BC24F4506579A6E294D0EA02101C6CC082C30120201021001010411818011D20502E05400503986A829060024300633208340E80212180010010463D07836060AF1580A812523149380046CA6600F9810011020000428001C0004705014AD080000485081779A62980180BE10000008080000910840060010240443C8D08C984121D88CA234C2469E0110129180000048080091004";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "42000002804739096945863E0174808AE3B4339A710A42E024480512000140090808C108260761398021810080800E001E3321003000416A0220100000040040001040092422E113403B888C7041800D811280880A80130A800000200040000104108300A00605A0801B60C20152406D004A2361C2008814E42060000000100100000A020400C606005004E78E5222006402450E0000A15F0000008000006001000242843011C2580040E40390D00302F09B3104811D98021D204204000454503210547FFFFB661991076A7F2E377FBC789C568932620003841080801000000DC3E564B1EF7DFFFF1EC1398076CBFDF3AB7E5EB8E027E6102743067FFFFFBFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N0
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~32 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~32_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53~portadataout )))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( 
// (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53~portadataout  & !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( 
// (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5~portadataout  & 
// ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53~portadataout )))) ) ) ) # ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( 
// (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53~portadataout ))))) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~32 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~32 .lut_mask = 64'h4700473347CC47FF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~32 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149 .mem_init3 = "73E75601E001C0030411E0E0002600042001E46418100018D1BD3C04CCAD51801019C23E0903C439FB05CE7EDD25318133C85AB1F571250003AC8B98880200B00F98D8802681B5C75C41C301F7830830402395D719083000173DCB9300204BA05380AAF1278C54C1D240CCB77EB06BB1E320D2672827240B13100B7908029F6F0C02403993C4A01F88009A2B9F7F1C81BC88C0A528341094E578C000E8000F04006AD02062A168056819D9FD7346A18E808068300723031480024F0FEE0000208043501E8205C83FD09551577B6DF1BD4B406822144331F88080CB070E0000300641433E270110F7DC959FFF5F0330280A00584D6CA1CE80000202956A820300";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149 .mem_init2 = "8010D2F2D4A39D3FDF5363FFFF8D9B5A018042FE3CD32D2F0580889339538130022116CAE0CAF9FFDF5FDF7FFF19B74A298050DE3FE6205E000458187032019801C187F0D727A20FE085D5F86FEAA91A800613CFD558BAF20305887FFB18779C02301E3F2D8C1D2FFBFD2F7FD8B46B3614E44005A7E24F202012980C0660022482541E3F981C1F2FFC14676710F01FB701A44125DEB6180810005444E04072B4C400968739A219B33B7A25FEEB8548A70968640414D268082928C84824070441C4004013351830D84FC383ADE0FA20EF096801E0D4E2113028188440908000010C003008FD3CDB2BB81E5CFFFD2ACDD3A8001888C5120A0584C314E1278807A6";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149 .mem_init1 = "781489D941BAC209C7020F8CDC6E6C082234783159BDCC01100599800005004A7004CDC14174C129AB1A8CE9FBF449B02280683058FCA24803015791020700094C168899AC1285341BFF841777A8F1827D05E4B737EBAE3095E3CF838069804E30050112C421B12F3CFE8FE2C0F81E95BF257D3014F01C2A7CC2F18241900133A01109C3A420196F23730D7A43FFC0818D2D7C1292501C18C240B1C0C14101334E56C8BC9692A0172CE41D06050DDAF2730435B7101D54D80000FE0F196A600F0240C3B30622201F84955CFF13085B801308B13684233D0801C0EC0C18360046039405B011B5F171C8FF17DDFAE22343B40838B00A00520C1A20A48700981210";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149 .mem_init0 = "2181E563C42176DFA4EC4410C3A5803370001A040F2000C020039011409848002001655934E736DF43C0476C80E44CA350B0388E0A064160CC01D81C60F5400000002000C01E8293B0FE5FB002FC095250032280921802026584B20044086800D3A0A0DF16192CEF6FD20BDA604AD0E01010FE0EB740060261109E9088A930002DC05A0CCA8412A5F8A0A160DD3DF16A800048042B8612804C00EB7C3A888014D74048A479D8203220008D25031460C000014080511440805789C865681D00006D78F7DFE7783ADAFBBF657FFD3F5EFBFFDED078014020200800047DE44861809B02B9DFED3FFE28B36F0FB5CF9BB6FBFFB613EBEA0204C08A5C486C89B9F27F";
// synopsys translate_on

// Location: M10K_X5_Y13_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 5;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173 .mem_init3 = "FFBC73A600DFFEFDFA6C100049100C10200C420206E720FE6001081201C7FC272487F6F70163FBDDAA729AD3FC92B04C82FE130FD11A03C4B196AF10001E320F00614000002FFB5F1BFFCAAD9F5AE7FE0C4051BD91400C1B004A41780310010040000000002FDBFFDA6FEFCB3F59EFB7A2505335C64A090A0008587813100980019F0028C83FCBCDF49B26ADFE54FFFFE85579317FD6080AE5C887E360100012031E80340C3F47CFDF7BEEAD7F91FEDF8FE973F88672000BA4408CFF20100002420448A04636F1C9FF7A703C75E3AB5AC024EEEA8C8536BCA1BBBCC5502580800000083C0C096FE75FE2336D7EDBC1B4CCAE181D778F423B7FAD8BB840013020";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173 .mem_init2 = "000040A0351BE9EE5CCA69ED7EDAFFD49C6A469527A7303E6C47BFAA4011B80010004D498898D92FFDB80851FEE7A73B822E49C30086DFF86F7BB8A58C057C014306136B860A809F3442297C85D89D430FEAB5B92001499B71E7BB1511642A000184B40EFA3F0123D72F089D9FDA758FD20D442A10BF6960C7AA57320919644300008904C198073D3BDE630FFBF87D2FD828B83458D0F7F83B42E0D9CB12002100E8B13035BBF6046F7AFE838FB8B3B214E00C0847B71273283A02632011EE34000C691001BA14E628DAD2FF83D8793F5C22820407A656630A5F107F2001BE0C801CC032059AD600666CB2F370DBAC4CE53B0D88E0D96D8EB0DE4E7D2B018041";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173 .mem_init1 = "D188000E102B231B4704ACFE8B5E2F9F857BEAD8C3D57EBFBBFB918A443373C0AF8600420828B9FBFC4F6305009CCB8B58965024A20E18BCBB07EF59F1807D2010609010D5BA260C87A42061109DADCFCB26D02301010FE0A574F8C0B434032266C10100C03A21164284CCF41090EDC6C186D20F59014FD2F46699939384037013820846C22E9F74B9BF99008FD8146105286084AA0A0B50BABA0BC3149000448191B7D71002FD8A8076514F8F9B17CEFE09C82A0C01975A1F3969648CE002A0A108701350AE9FD3A8D65F4E251116CE004318CE01D501761DEDF8C01DC681C003C14C10462098B233F4A170255EC6F29CE43041C5884B8B443BE0CFEC3260B0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173 .mem_init0 = "3046B722110E015E94031C0E0218B0086F02023CB54A40F3337BFBE0371101C0B075219948BFB68B3790B1FD3E9B308C6D8A02781570CDE544FB9BF06A53402000882810DE2F3F081C1451171D8076129E2800829801820417C9A3D30A98086000000290462F97F81894291D63E8B401DE0915C206018244154DA1974014C260F80A800824167753A701A0C281688256B8700002A00828A19D29B2E208098340001F388A2D43D050406070848191001500400200211041098C0A028482138041401010420890D8A744605001191920125C009000000002338E0082870004000000097EFFCEF138EFF9FACF78A33AFBF7FFFEDC3DFEE7F3E7E3C03D14841DA370";
// synopsys translate_on

// Location: M10K_X14_Y49_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = "E3FAFDEAC535A0E104A0024480000002500112B12219ED181D243FFFE0FB7CDF00200062DDB6FFFFFCFBF680083824CC080848D0BF0057C806018201CA0040160C0008547921D062D088078CB411C000E82008A3840050C3002403010D0000000D83000EE812B0500B0437B2608914441000008788A008104072784220020044003000F00806066B083B07EE6400823000604200C0880010800B0080460D90804280010030B020700824048233E0803000232ECA49C020804430008042409000802620C2470161288001104CC02028C001020688030240002010880053C24180041000C242016824C001101A68FA40400580040996C00004B802000050C1E300";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = "406408000408001693830051008045581B06028EC101F003084CA3A09201570200003807A60418004200802EA00620F202406421420140000801C080E38015010F80280051040001E2040028E08236A0410844090A027000F8C5080279025060400006106103022416816392C0845302C2312A640044620410604660500011F030400E00780304A44C840CDB8009855961C06D6C640000005220C30258206228880003185A0C3A700884609F00582F3608359BC7E1223D002EA109A62408699A03000882EACC3B104561C20D88620024873122DA00A02DA00100300478B2214011013A00401038A0ABC0940119901D66A71244221304C000404163C820602060";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = "2C3078C0481828608924101ACB92590AB500583804184008008107E820C0100A3D0A422A4031BA900427936095414B56C104273602054810288002014010615100400A1E0B8386C0E5A580F5FC5554403C16813381001C5422848000500008C6510A300D7000A10027F80896C0E3D0F184208440A40006B50010402260118604000210124101440F72A2C31086A00C2112090804C168000201600310E00050844122120241C5041B26AE031002048C000C03088007494C0801400201E010108030430010443A462E7B87B80D9F0228B00E8D121841C2840A126718D5400822700C02A000520100E8804B08986811DB144421014CE4080000A1E110F84C000222";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = "0E23008412183652000B081979110AA05C093402A400081820EA10004C00302000001A804608210802102010DC00A0F93A060800C40A000881328025400010310280000756C0080050008906900C01410131401700002105012500396C0000000E80400AEE30D0C63028C01DE405192945C0446510001005982840312000C90203D0000060222EB5FC81C900E30C000B00000001D40420008104004C640120400FC800015920FA34C37F460060680208D020000401048C00131064880420003041E90146C00098489B9DFE987D91FFF75DC101684420841084012000C28040201C0605FEFFFFE745077F6F18A4A6000F3CDFB14B4AF29BFFEEB72080EC004019";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 5;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = "DBA6051030004060008041949890B0E28005448400C02606ACA09569F2511F93110E41AD9AA5D0C4D9FB66E36B09266E9DBABA669301401402D014043063E0600EDE36DEEA2118C07D909E0320A32060018142008522F0D00A038010020040E201A978539B9F18C0E2B201048402005CA260B006200D5AA020800201004010A4002A101AB06580CB83C30906E043016627618001820244202400149301D06000481E802D9000014CC33E5B24F00A11E2A5840840270021421A188388B00840444020F000790480505BD86404019306D0410017BE160000200282087286000000400038082900204D981BC86612903010450C0E0295010AB004028C4024008042";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = "0440000038069E8F1A341B264AED8440800802F626083C2420A40400C262030000181052820522A8411C9907029C70C0028AA1D650ED81610063B04018220117801000928C00AAA69148986C1E0050CA02DAA9224C2D816007E4884A492111290290B80107A12030581E04BA033802680707D0140EAC40E1A630C20000800C1102823800B100009020C943184AB2A260C5390643182800681E184100A00800018C0A407206C0C44758065DA04B402042488130A141C6017402102200A00B0000022084B181261C401B7F94DE0AA00C620BC00853002803B90ACC2414000C404400A04623865F061014414304CB1AC00A1731401611CC00F51F31808185180020";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = "4010C02A0C0006BA9AFC38BBF70516432921F802D1C848C001408E850050001500600488200041D9070A940812206EC202C71257A0E110E0AC2006040C54400109740480A300A00522CEDD8104B86AD04E42A27384C1432028A0A2500A0000100A830046000004806B087C28808830450148080DCED7302282040A83784000017089230580100700B8606C9C8C490161515118B8A61852420420A2519B6012F22587008AA402C00060727CEF0370B0C221062080432006C020001C14A00D01840184BB80840400432EF2CB1F3F6E05F01C622604FB1818205C21521001080143038490B48610201164F8C97F7DEA04B02442080612A020601413826805178103";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = "01A0E8C2C0CD08A024027CE87C5E8821009910403DA9910080098200A088A041808041F300140000193227B9AC45A0100800043024E039700010C0F420214C0142E051FA0000251B18036FFAC84190402818000105E804A0010059C0046C0119012010080001020001DE0E177556415011008480382005188084880410006047048000254C004480400110298C13988600000508210D082400054400A0818240800000244401420040810063381120E004000F000005004621450990900001563181114053A4489B3CE017D62FCAAF006A753FB3B9CC104096000201009011C988130177BA8047F77FE1DFBD6BD0FA3677FB7F33AC0003A0CFE57BFFB7DCC1E0";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N39
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~33 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~33_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149~portadataout )) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173~portadataout )))) ) ) ) # ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125~portadataout  & ( 
// (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173~portadataout ))))) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149~portadataout )) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173~portadataout ))))) ) ) ) # ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125~portadataout  & ( 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173~portadataout ))))) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a149~portadataout ),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a173~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~33 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~33 .lut_mask = 64'h04158C9D2637AEBF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N36
cyclonev_lcell_comb \spriteController|tc1|RGB_o[5]~5 (
// Equation(s):
// \spriteController|tc1|RGB_o[5]~5_combout  = ( \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [5] & ( \spriteController|tc1|visible_flag~4_combout  & ( \spriteController|tc1|visible_flag~7_combout  ) ) )

	.dataa(gnd),
	.datab(!\spriteController|tc1|visible_flag~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [5]),
	.dataf(!\spriteController|tc1|visible_flag~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|RGB_o[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|RGB_o[5]~5 .extended_lut = "off";
defparam \spriteController|tc1|RGB_o[5]~5 .lut_mask = 64'h0000000000003333;
defparam \spriteController|tc1|RGB_o[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N24
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~34 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~34_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( (!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & ((\spriteController|tc1|RGB_o[5]~5_combout ))) # 
// (\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~33_combout )) ) ) ) # ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( 
// (!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & (((\spriteController|tc1|RGB_o[5]~5_combout )))) # (\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & 
// ((!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout  & ((\spriteController|tc1|RGB_o[5]~5_combout ))) # (\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout  & 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~33_combout )))) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( (!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & ((\spriteController|tc1|RGB_o[5]~5_combout ))) # 
// (\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~33_combout )) ) ) ) # ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( \spriteController|tc1|RGB_o[5]~5_combout  ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~33_combout ),
	.datad(!\spriteController|tc1|RGB_o[5]~5_combout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~34 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~34 .lut_mask = 64'h00FF05AF01EF05AF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N36
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[5]~80 (
// Equation(s):
// \spriteController|scoreController|RGB_o[5]~80_combout  = ( \spriteController|scoreController|RGB_o[5]~19_combout  & ( (!\spriteController|scoreController|RGB_o[10]~0_combout  & (\spriteController|scoreController|RGB_o[10]~1_combout  & 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) # (\spriteController|scoreController|RGB_o[10]~0_combout  & ((!\spriteController|scoreController|RGB_o[10]~1_combout ) # 
// ((\spriteController|scoreController|RGB_o[5]~18_combout )))) ) ) # ( !\spriteController|scoreController|RGB_o[5]~19_combout  & ( (\spriteController|scoreController|RGB_o[10]~1_combout  & ((!\spriteController|scoreController|RGB_o[10]~0_combout  & 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53~portadataout )) # (\spriteController|scoreController|RGB_o[10]~0_combout  & ((\spriteController|scoreController|RGB_o[5]~18_combout ))))) ) )

	.dataa(!\spriteController|scoreController|RGB_o[10]~0_combout ),
	.datab(!\spriteController|scoreController|RGB_o[10]~1_combout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datad(!\spriteController|scoreController|RGB_o[5]~18_combout ),
	.datae(gnd),
	.dataf(!\spriteController|scoreController|RGB_o[5]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[5]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[5]~80 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[5]~80 .lut_mask = 64'h0213021346574657;
defparam \spriteController|scoreController|RGB_o[5]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N39
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~35 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~35_combout  = ( !\spriteController|scoreController|RGB_o[5]~80_combout  & ( (!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ) # 
// ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ) # ((!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [5]) # (!\spriteController|tc2|visible_flag~2_combout ))) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ),
	.datac(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\spriteController|tc2|visible_flag~2_combout ),
	.datae(gnd),
	.dataf(!\spriteController|scoreController|RGB_o[5]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~35 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~35 .lut_mask = 64'hFFFEFFFE00000000;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N33
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~36 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~36_combout  = ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~35_combout  & ( 
// (!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout  & (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~32_combout 
// ))) # (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & (((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout  & 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~32_combout )) # (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~34_combout ))) ) ) # ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~35_combout  )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~32_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~34_combout ),
	.datae(gnd),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~36 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~36 .lut_mask = 64'hFFFFFFFF03570357;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[5]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N51
cyclonev_lcell_comb \spriteController|tc1|RGB_o[6]~6 (
// Equation(s):
// \spriteController|tc1|RGB_o[6]~6_combout  = ( \spriteController|tc1|visible_flag~7_combout  & ( (\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [6] & \spriteController|tc1|visible_flag~4_combout ) ) )

	.dataa(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [6]),
	.datab(gnd),
	.datac(!\spriteController|tc1|visible_flag~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spriteController|tc1|visible_flag~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|RGB_o[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|RGB_o[6]~6 .extended_lut = "off";
defparam \spriteController|tc1|RGB_o[6]~6 .lut_mask = 64'h0000000005050505;
defparam \spriteController|tc1|RGB_o[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y46_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 6;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174 .mem_init3 = "FFFC73A600D800020493EFFFB69000100800020206FF20FE4000081200FFFC3FDB780908FE8C0422558D652C03654FB37C11ECF02EFDFC3F4E6953EFFFF1CDF0FF9EBFFFFFC804A0E400355260A51801F3BFAE436EA7F3E4FFB5BE87FCFFFEFFBFFFFFFFFFC8240025901034C0A610485DAFACCA39ADF6F5FFF7A787ECFFF67FFE60FFD737C834320B64D95201A3000017AA86CE8031F7F51A37781C9FFFFFEDFCE17FCBF3C8B830208411528066012070168C077995FFF45BBF7300DFFFFFFDBDFBB77FB9C10E3600858FE38A1454A5BFDB11157363C9435E44433AAFCA7F7FFFFFF7C3F3EE9018A01DCC9281243E4B3353E7E28868BDC48052744FFFEEDFDF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174 .mem_init2 = "FFFFFF5FCBEC1611A33596128125002B6397B96AD840CFC193B8405DFFFE57FFEFFFB2B6776F26D00247F7AE01105AC47DD1B6BCFF6120079084475A73EA83FEBCF9EE9479ED7F60CBBDD6837A2762B4F0174A46DFE6B6648E1844EAEE8BD5FFFE7B4BF105C8FEDC28D0F76260258A702DF2BBF5EF58969F3855A8CDF6F69BBCFFFFF6FB3E6FF8C2C4219CF00407E2D077D747CBA7370807C4BD1F2634FDFFDEFF1F4ECFCA4C09FB9085017C70474C4DEB1FF3F7B850ED8CD7C5FD9CDFFE11DBFFFB96EFFE4DEB19D7252D007C2786C0ABDD7FFBF841A99CF5A0EF80DFEE41F37FF3BFCFFA6D29FD99934D0C8F2453B3DAC4FA771F3E9671CF21B382D4EE7FBE";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174 .mem_init1 = "2FF7FFF1EFCCDCE4B8FB530174A1D0607A8415A73D32814044046EF5BBDC8C3F5079FFBDF7CF460403B09CFAFF633477A769AFDF5DE1E74344F810A60E6F82DFEF9F6FEF3B4DD9F3785BFF9EEF66523034D9AFFEFEE6F01F5A8B073F4BDBFCDD993EFEFF3FCDDEE9BD7B330BEF67123B3E79ADF6A6E6B02D0B99666C6C6BFC8FEC7DF7B93DC9608B464076FF7027EB9EFAD79F7B55E5F6AF4545F43CEB6FFFBB7E6E4828EFC502757F89AEB07064E83101F637D5F3E6E8A5E3C6969B732FFD5F5EF78FECAF49606C5729A0B1DAE6E931FFBCE731FE32FE89E212073FE22B7E3FFC3EB3EFB9C7674DCC0B5E8FDAA5390D631BCFBE3A67B474BBC41F3013DD9FCF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174 .mem_init0 = "CFB948DDEEE9FEE16BFCE3F3FDE74FF790FDFDC34AA5BF4CCC84041FCCFEFE3F4F8ADE66B7C84974C86F4E02C166CFF39275FD87EA973A5AFB04640F95BEBFDFFF77D7EF21C8C0F7E3EBAEE8E27F89ED69F7FF7D67E67DFBE8365C2CF57FF79FFFFFFD6FB9C86807E76BD6E29C174BFE29F6EA3DF9E67DBBEAB25E68BFFBBD9F47FD7FF7DBE188AC58FE5F3D7F977DA9478FFFFD5FE7D75E62D64D1DF7EE7CBFFFE0C775DAA42FBFBF9F8F7B7E66FFEAFFFFFDFFDEF7BEF6F3F5FD7B7DFE7FBEBFEFEFFDFFE72758BB9FAFFEFEE6DFEDD7FFEFFFFFE7FDCCF1FF7D78FFEBFFFFFFF177FFCEFFFFFFFFFFFFFFFFFAFBF7FFFEFD3DFEFFF3E7C3C03D1000124C8F";
// synopsys translate_on

// Location: M10K_X41_Y56_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = "EFFFFFCAC3CEDF1EFB7FFFB3DFFFFFFFFFFEEFFE7FE6020019243FFFFDFBFFFFFFDFFFBDE24900000304097F17C7DB33F7F7B72F00FFA837F9FE7DFEDDFFFFE9F3FFF7AB4EDE2F9D2F77F8730BEE3FFF37DFF75C3FFFAF3CFFDBFCFEDFFFFFFFF27EFFF1D7ED4FAFF4FBC84DDF76EFBBEFFFFF78B75FF7EFFF8D87BD9FFDFFBBFFCFFF0F37F9F994F7C4F811DBFF7DCFFF9FBDFFFF77FFEF7FF4FF7FD9F26F7FBD7FFEFF0F4FDF8FF7DBFB7DCC1F7FCFFFDCD135F63FDF7FFFFFFF7FDDBFEFFF7FD9DF3D78FE9ED77FFEEFB37FDFD73FFEFDF977BDFDBFFFDFFF77FFCCFFBE7FFBEFFF3D7DFE97DB3FFEEFF5D705BFBFFA7FFBF7293FFFFB5FFDFFFFCFFE1EFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = "BF9BF7FF3BFFFFED6C7CFFAE9F7FBAA7E4F9FD757EFE8FFCF7B35C5F8DFEABFDFFFFF7F819FBE7FFBDFFFFD11FF9DF0DFDBF9BDEFDFEBFFFF7FE7F7FDC7FEAFEFDFFF7FF6FFBFFFE3DFBFFD71F7DC95FBEF7BBF6B5FD8FFF273AF7FDC6FDAFDFBFFFF9EF5EFCFDDFE97E9C6D5F7BACFD3DCED59FBFBFBDFBEF9FB99FCFFFEE2FCFBFF1FF47FDFB5BBB7BF3257FF67EA69E3F929BFBFFFFFFEDDFBCFDEFDF9DD777FFFCE765F3C58FF77B9F61BFA7D0C9F7FA64397EDDC2FFD55EF6599BF7F665FCFFF7FD5533C4EFBA9E3DF2779DFFDB7ACEDD25BF5FD25FFFFFCFFBDF6DDFBFFEFEC5FF7FEFC7DF543F6BFEA66FE2995AEDBBDDAEFF3FFFBFBE9C379F9FDFDF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = "D3CFC7FF77E7D79F77FBEFE5766DA6FD4AFFA7C7BBE7BFF7FFFEF8179F3FEFF5CF75FDF57FCE457FFBD86C9F0ABEB4A93FFBD849BDFABFEFFF7FFDFEBFEFFEEEFFBFF5E1347E793F3A5A7F0A43AAABBFCFE97ECE3EFFE3EFDD7B7FFFCFFFFF79EEF5CFF24FFF5EFFD807F7697F1CAF0E7BDF7BBF3BFFF94EFFEFBFDDDFEFF9FBFFFDEFED7EFEBBF48D7D7CEF395FF3DEEDF6F7FB7EB7FFFDFEFFFCEF5FFFAF7BFEDDEDFD7E3AFBE4D971FCEFBDFB73FFF3FCF77FB8B6B3F7FEFFFDFE5FEFEFFFCFBDFFFF7BC5B9D5847847F3B0FDD74FFF72EDE7FEBD7BF5ED99E72BDFF7FDEFF3FD5FFF6DFEFF1F7FB4F767D7EE25EBBBFEFEB37BF7FFFFDE1EEF17D3FFFDDD";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = "F1FCFF7B2DE7E9ADFFF4F7E6C6EEF57FB3F6CBFD3BFFF7FFDF15EFFFD3FFCFDFFFFFE57F79FFDEF7FDEFDFEF63FF5F86D5F9F7FF7BF5FFF77ECF7FDEFFFFFFDEFD7FFFFE693FF7FFAFFF76F92FF3FFBEFE8EBFF8BFFFDEFEFFDAFFCED3FFFFFFF17FBFF751DF2F39EFD73FE25BFAEEDEBAFFBBDAAFFFEFFE67D7BFCE9FFF36FDFC2FFFFF7FDDD14A037E36FF5CF3FFF5FFFFFFFE6FFBDFFF7FFBFFB3DBFEDFBFF037FFFE66DF05CB3C80B9FFDF97FDF72FDFFFFBBFFB73FFFDFF9B77BBFFFFFFBE17FFFF7FFF67B77C2201006200000AA23EFFB73FFFFFFFFFFEDFFF5DFFBFFF1C0605FEFFFFE745041FFF18A4A6000E3CFFF37FFBFA9BFFEE372080EC000000";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150 .mem_init3 = "33E069FFFFFF3FFCFBEE5F9FFFD9FFFBFFFE5FBFFFEFFFE72E420FFB73504000CFE67DC1F6FC3BC604FA798122DACE7EEC37E54E0A8EDAFFFC53346777FDFFFFF067773FD97E4A38A3BE3CFE087CF7CFBFDD2A28E6F7CFFFE8C2B47CFFDFB6DFAC7F150ED873AB3E2DBF3348814F944E1CDF6DDCD7F8DBF4ECEFB4E6F7FD0290F3FDFFC66C3B5FE077FF25D46084E37E437FFF5AD7CBEFEB1A877FFF17FFF0FBFF976FDF9DDE97FA97E626028CB95E717F7FD7CFF8DCFCEB7FFDF0F011FFFFDF7FBEEFE77DFA37C02F6AAEA884920E42B5BFD7DDEBBCCE077F7F74F8F1FFFFCFF9BFFCC1D8FEEF08236A2000A0FCCFD7F5FFE7B2935F397FFFFDBD6A957DFCFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150 .mem_init2 = "7FEF6D0D2B5C62C020AC9C8000726CA5FE7FFD11C32DD2D0FA7F376CC6EC7ECFFDDFA9351F35060020A0208000E648B5D67FEF31C019DFA1FFFBA7E78FCDFE67FE3E380F28D85DF01F7A2A07901556E57FF9AC302AB74D0DFCFA378004E78863FDDFA1C0D2F3E2D004029080274B94C1FB1BFFFA581DB0DFDFED27F3F99FFDDB7DBBA1C077E3E0D003EB9898EF0FE040FE5BFEDA2149E7F7EFFFABBB1FBF8D4B3BFF2978C65DE64CD4859A03147EB758F697DBFBEB2D9FF7D6D737B7DBF8FBBE3BFFFFECCAE7CF27B03C3C521F15DF10F697BEDF2B1DEEDFD7E73BBF6F7FFFFEF3FF0FF702DB24D447E1A30002D5322C57FFA7773EEDF5FA7B3CAB1ED877F859";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150 .mem_init1 = "87EB3626BE453DF638FDB073239193F7DDCBC7CEA64233FEEFFA267FFFFAFFB58FFB723EBECB3ED654E53316040BB64FDD7FD7CFA7035DB7FCFEA86EFDF8FFF6B3E9376653ED7ADBE4003BE888570F7D82FA5B48C81451CF6A1C307C7F977FB1CFFBBEED3BDE4ED0C301301D3F27E16A40DAC2CFEB0FE3D5833D0E7DBE6FFECC5FEFB63C5BDFE690DC8CB285BC203F7E72D2C3ED7DAFEBF73DBF4E3F3EBFFECCB1A97743696D5FE8D31BA2F9FAF2250D8CFB8A48EFE3AB37FFFF01F0E69D9FF0FDBF7C4DF9DDDFE07B6EE300ECF7A47FECF70EC97BFCC3F7FE3F13F3E7C9FFB9FC6B3ACFEE4B0E8E3700A822055DDCBC4BF7874FF5FFEDF3F5DF5B78FF67EDEF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150 .mem_init0 = "DE7E5A9C3BDE89205B13BBEF3C5A7FCC8FFFA5FBF0DFFF3FDFFC2FEEBF6FB7FFDFFEDAA6CB18C920BC3FB8937F1BB35CAF4F8771F5F9BE9F33FE27E39F0ABFFFFFFF9FFF3FE17D6C4F01A04FFD03F6ADAFFC9D7F6DE7FDFD9AFB0DFFBBFF9FFF2C5F1F20E9E6D710902DBC759FB52F5FEFEFC1F34CBFF9FF9FEF616F77D6CFFFF63FE5F3357BED5A075F3C5F23E22E957FFFB7FBD479ED7FF3FF5C83C5777FEB2ABFF75B8627FFCDDFFF32FAFCEB9F7FFFFEFF7FAEEBBF7FAB77379A97E2FFFF9B8748201887C025004060000200800400204F87FFBFFFDFFFFE3F821BBF9FFF0200F9DFED3FFE38FFFFFEBFFFFFFFFBFFFE73EBEA0004000000486C00000D80";
// synopsys translate_on

// Location: M10K_X49_Y49_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 6;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = "D80002EFCFFFFE5FFFFFFE2B677FEF5D7FFFFF7FFFFFF91F535B78161A011FBFFFFBBE52655A2F7B2404991C94F7D9F1624545996CFEBF8BFF2FFFFFFFFFFFDFF101C92115DEE77F837F61FCDFDCDFFFFE7EBDFF7ADDDF8FF5FC7FFFFDFFBFDFFE5687AC6460E77F1D4DFEFB7BFDFFE35D9F4FF9DFF2A51FDF7FFDFCFFFFEFBBFFD5EFE54F9A7F747D3CF6F91FBDFEF9D89E7FFE7DFFBF9FDBFFEFECFF6FFFBFB7E9FFD36FFFFEFB3CC1B4DB0FF5EE7D5A7FF7BFDCFFDE9DFDE77F775FF7BFBBBFDF0FFF86FB7FEFA4279BFFFE6CF96FBEFFE841E9FFFF9FFF7DF78F7BFFFFBFBFFFCFF7D6FFDFF267E437BDED6FCFAFBAF3F1FDEBFEF58FFBFDF3BFFBFF7FFD";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = "FBBFFFFFC7F96138E5CBE4D9B5967BFF7FF7FD29D9F7C39BDF5BFBFF3D9DFCBFFFE7EFED7DFEFD1FBEE366F8FF638FFFFD755E29AF127F9EFF9C4FFFE7DDFEAE7FEFFF6D73FF55196EB76793F3FFAFF5FD6556DDB3D27F9FFB5B77F7F6DFEE96FD6F47FEF85EDFAFA7E1FB45FCC7FDF7F8F82FEBF153FF1E59CF3FFFFF7FF3BEFD7DC7FF4EFFFF2FDF36BCE7B54D5DFF3AC6F9BCE7D7FF9FE1E7BEFF5FF7FFBE73F5BFCDF93F3BF8E7F9A35FB4BFDFFDB7FECF5EBE39FE8BFDEFDDFF5FFCFFBFFDDF7B4E7ED9E3BFE4806B2DF57FF3FDFC3FF7AFFFD7FD86F733FBEBFFF3BFFBFF5FB9DC79A1F9AFEBBEBCFB34E53FF5E8CEBFE9FE3BFF0AE2EF7FFE7AE7FFBF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = "FFEF3FD5F3FFF9956503C74418FAEDFDD6DE07FD2E3FB79FFEBF717AFFAFFFAEFF9FFF77DFFFBF66FCFD6BF7EFDF937DFDF8EDA85F1EEF9FD3DFF9FFF3ABBFBEF78BFF7F5CFF5FBADD396A7EFB47976FB1BD5D8C7B3EBC9FD75FFDAFF7FFFFAFF57CFFB9FFFFFB3F94F783D7FF77CFFAFEF7F7F33128CF9D7DFBF57CE7BFFFBECF76FCFA7FEFF9BF479F9373F3B6FEFEAEEEE76759E7ADBDFBFF5DEE649FFF9DDA78FF755BFD3FBF9F8D8310FC8F4FFDDEF9DF7FBCFFF93FDFFFE3FB5FF2FFBBFE7B447F7BFBFFFCD10D34E0C091FB4FE39DD9FB24E7E79FA7DEEDEFFEF7FEFEFC7B6F4B79EFDFAE9B0734808215FB0FDBBDF7F9ED5FDF9FEFEC7D97FAE87EBD";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = "FE5F173D3F32F71FDBFD831783A177BEFF66FFBFC2566EBF7FF67DFF5F775FFE7F7FBE0CFFEBFFBFE6CDD84653BA7FAFF7FFFBCFDB1FC69FFFEF3F0BDFDEBFBFBD9FAE05FFFFDAB4E7FC900537BE6FFFD7E7FFFEFA17FB9FFEFFBE3FFB93FEAFFEFFEFF7FFFEFDBFFF21F1F88AA9BEEFFEFF7B7FC7DFFAA77F7B77FBEFFF9FFAFB7FFFDAB3FFBB3FBFFEEFD673EC67F9FFFFFEF7FFF2F79BFFFABBFF5F7E7DFF7FFFFFDBBBFEBFBFBFFEFF9CC7EEFF5FFFFFF6FFFFFAFF99DEBAFE6F6FFFFEFBFFFFFFBFAC5FBF04C31B6021004001400002804C0633EF5F7FFFFDFFFFFFFFFF77ECFF80008047FFFFE1DFBD2B57FFBFF7FF7733AC0003A00001000048233E5F";
// synopsys translate_on

// Location: LABCELL_X43_Y34_N18
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~38 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~38_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174~portadataout )))) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102~portadataout )))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174~portadataout )))) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174~portadataout ))) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102~portadataout )))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174~portadataout ))) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a174~portadataout ),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a150~portadataout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~38 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~38 .lut_mask = 64'h018923AB45CD67EF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N6
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~39 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~39_combout  = ( \spriteController|tc1|RGB_o[6]~6_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~38_combout  ) ) # ( 
// !\spriteController|tc1|RGB_o[6]~6_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~38_combout  & ( (\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & 
// (((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a 
// [2]))) ) ) ) # ( \spriteController|tc1|RGB_o[6]~6_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~38_combout  & ( (!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ) # 
// ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ) # 
// (!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout )))) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ),
	.datae(!\spriteController|tc1|RGB_o[6]~6_combout ),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~39 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~39 .lut_mask = 64'h0000FFE0001FFFFF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N39
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[6]~81 (
// Equation(s):
// \spriteController|scoreController|RGB_o[6]~81_combout  = ( \spriteController|scoreController|RGB_o[6]~16_combout  & ( (!\spriteController|scoreController|RGB_o[10]~0_combout  & (\spriteController|scoreController|RGB_o[10]~1_combout  & 
// ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54~portadataout )))) # (\spriteController|scoreController|RGB_o[10]~0_combout  & ((!\spriteController|scoreController|RGB_o[10]~1_combout ) # 
// ((\spriteController|scoreController|RGB_o[6]~15_combout )))) ) ) # ( !\spriteController|scoreController|RGB_o[6]~16_combout  & ( (\spriteController|scoreController|RGB_o[10]~1_combout  & ((!\spriteController|scoreController|RGB_o[10]~0_combout  & 
// ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # (\spriteController|scoreController|RGB_o[10]~0_combout  & (\spriteController|scoreController|RGB_o[6]~15_combout )))) ) )

	.dataa(!\spriteController|scoreController|RGB_o[10]~0_combout ),
	.datab(!\spriteController|scoreController|RGB_o[10]~1_combout ),
	.datac(!\spriteController|scoreController|RGB_o[6]~15_combout ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datae(gnd),
	.dataf(!\spriteController|scoreController|RGB_o[6]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[6]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[6]~81 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[6]~81 .lut_mask = 64'h0123012345674567;
defparam \spriteController|scoreController|RGB_o[6]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N9
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~40 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~40_combout  = ( \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout  & ( (!\spriteController|scoreController|RGB_o[6]~81_combout  & 
// ((!\spriteController|tc2|visible_flag~2_combout ) # ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ) # (!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [6])))) ) ) # ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout  & ( !\spriteController|scoreController|RGB_o[6]~81_combout  ) )

	.dataa(!\spriteController|tc2|visible_flag~2_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ),
	.datac(!\spriteController|scoreController|RGB_o[6]~81_combout ),
	.datad(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [6]),
	.datae(gnd),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~40 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~40 .lut_mask = 64'hF0F0F0F0F0E0F0E0;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~40 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y27_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\vga|sync|v_signal|Equal0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "A0785017FFFFFFFFBFFFFFFFDFEBFFFE3FDAEF39A8000000C0000201010C000171FBBFCF777F7CFF7B7EFFDFDF9FFFFB5FFFFF2CF241805BABFCBAE760419BFF4DFFD777DFFF6DF7BED3E7AFFFFF7FFFB7FF76A6E9FFFEDBAF6077FBF25C5DFF6DF7AEFEFEFFFFFFBFEBFCFFFEFF2DFF3FDEDF7BA43FED2FF978CB7C97260F7EFFFEBFAF77EFE7FF8F54EFFFFFFFF3FD3FF5FF4FC9EB35FFFB53FDFDF08013FE73FF3EEFC9FFE7FF9F5EFFFFF9EF2FF93FFBFFCFF9EB302FF38017E1F08013BE7FDFBFFFD9DFFFEFD7CA1BFDFD7F3A7F32FFFFEA365780E57FC062CCF2A5FEFE4BCF28DDB6FFBB5FF7F67BA5A78E2FFB27D4E721DF5F10BFDB6400C0F8B5E2C6";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "7FDF79BFDF77DBFA6AFEECFF9FF7DF3F7FFFF5F19D0770DFF8F3A56F6F8AD0EE77FEFDFD957FF7B7FF359BF8FF3CBFCF6F3E2D7EC6FF34DFE7E73FF39C69EE9EFFFEEFFDE479FF7DDFFADFF9DFDFFFFF4FFFEFFCDFDFB33FA7FE1BFCB220EEEE7FDFF9E7F57F6FD7DE777FFF7E3FBFFF3E2E7FBFC8C5733F6CF57C6FA79C2426F8DFFE98FFDED9FFEDB7EBE379F767DD7FFF0FEBB1F5697F474B8CF25CDDA64EFED83E972F7BDEE7BCFEE3AFE0FFF5DD3FDF47DFFF35EF7F576F0C5FD30CAE4E7FE7F8973FDEFF5FBEF77FFBFEFFFFD77FFFC7FEE6FAAB3FACF3871D18CE8DAE2F9FF7F6FD59FFDDF6F7FEF3D9DFDF9D6FFC7D7FDDE32FFF5BB5A3EDE3FBFDFE";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "6BF7FBE7FF3C7ECFB7EFFFEBDFDD9FFF7FFFD5F7FDEF2BEFEBAEEFE4F39FFE5A7FF777CFFF6A6D7FFFFB7D9FFF5F97EC7EFBBEBACA7EFEECE43FC5FC9CF00F847FFFF7FFF0FB0DFFBE03FDFF7D5A73FEFFFB6FF626FE25AFFFFE75935F6E1E4677FF4EFFE7FDFEBFAF3CD5DFFF7D8FFF77FA9FF7F55BFF7FDFD96F77FFF1FFCE7FFE597FBFFBBB77BDDFF7FFFFDE7FFF7FFE0FFADFBF7FC7DA2CFF3CFF9FFC2C77FE5FFFF9F87FFFBCDEFFFAFFFE6FFB77DEB7FBEBBFF9E7DFCC9DDFF7FFFE267DF5DF3FFFF3DFA9BF9BFDBEBF6EDC4FFFCFBBD7C6FEA6DBE47C669B7D4D9C6EFFFFEFE7FF5B2FFFBFCFBFEDFF3FD76EFFF7FF2B7FFBED3FFFDFEF7CDF7FC5FE";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "7FFFA3F745DA7FEFBBFFDFFF7D30DF7EFFFFD5CFE7E17ED8FFFCFBFEC9E3AD7A7FFF33DFFFDFCFFFB9B26EFEDFAFAFFEFFDFC77D37F9FFDFD6E76C03793FFFFF7FF67FFDFFF356EFB77FB73FE77793CDF6F7BDBEFF84FDE75BB313D3C3BDCFBE73BEFF8FFE7747FDBBF47FFFEBFEFFAEFFFE5FDEE215DE7F506ABAD4339A797F7FFF4DBFBFDFCFFFBFFFFFFDFFFFBFFEFFDEFFFD56F8DFFFD99E7DFEC3F3F3DC7FFFF9FEFD1FE7FF3BEE77FDFFFFFFEFFE3FFDFFED38FFFFBFFFF77FD3F9BFEE7FFFFFB7FFFE5E3E80DD485814C8032C1DF7F7F5ED7CD7FE0FFFFFFFFAFDFFFEFFFDFBFFFF7FFFFE9FFFFFFFFFDCFFFFDFFFFBDFFFFFFFFF3FFFFFFFFFFFFFF9";
// synopsys translate_on

// Location: M10K_X41_Y51_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a54 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "001FFF87F7FFFFFBFFFCBFFFFFED8FBFBBFADEFBFFEBFFFFE7FEF9F4001800007FE0CB9DFEF7D07BFFE7FFEDFFCEFDF359BAD60DE4EE26EBE7F525D3FFE5FF9DFDE046530ADF246B98BF58DFFFEFEFBFB95F3FE4EEEF5BDFF87FFBFFFFF5FFDEF62781A4FCE3E7C5E7DFDFFBFFE5E2ADBBCFF6777FEFBDFF5B7FFFEDEBF7F9FDF98E4E64F2E7FFF32EFFFBFFDF7D1FF2A8D9E8F5FFED7FFFF7D5FFFF6EE7DFEFD5FE41C666C7F67ACF5CFDBFDFEF4F5BFF3BDFFFCF6FDDF77FFBFFC4FFF7EFFFD77F480EF0C7B3CE6F1FB5BFF7CD47DBFFFEDFFFFF67FDFFFFFBFFC4FDF7EDFDFFDFEEAC7308F3FBDBBF6BFDEFEF81AF1072A74FECA7CFBFFFFFFFEFEFEFFFEF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "6775F9CC0D81EE07EFFBDCFFDDEFFF3D8CDF9F6FDFEFDDDFFC4FFFBFFFE7FFFC81FFE1EC00877DBAEF3EDB7D7CEF97FDD7F7DF8A8EE7FFCFBE060DFFFFF7FDDDE1F5DE13E66627B63FF9B07BFFEFFD3276EF5F5FFF67D6BEE64FFBFFFF77BFFFAC2076FBE805B938F60DFDFA9EED7EE38FC717B7FB7FD4FF9BB63BABFC77FFF3E0A7DECB3804BFE03C7FFFBABECDAEEFAEEB073E6147AEFFFFF43FEFFDF7FFF5FDAF3B7E88CFD97D7F1E2CBFF7E7FE9E3F85BAB63D2FC7FFFBFABE1FFFA5DEDF2D7F3FF00FE7FA7DFF1E3FF6EE667FFFBF8533FB280EBF3B9FABFE6F7FE67FFFAA37CDFFD7EF05EEFB6FDB5FEDED7FFFE6FFF96DE7E6AEFFFFFA210FFFEDFFD3";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "CBEC717EDE2EFB75BF28EDFAB366DFFDFD67C3D3A66FFA59FBFFF71EFFEBFFFFDBFEDFFFDEEFEE73B82BED3FFF7ED20DFD67E78FB6CFEAF81F6FF590BCEDC5FDFBFFFFF1FA33AEDB63FF9E5F7EFD3FB9EBF5FC0ADFA7E6FA1AB8B3FFBFEBFFB2FFBEFFFBCFEF9D6EDFA3F6C3FEA6FEF4FC4E4514BBCEE3EBB5CF6BFCFAEFFFBFFFEFFF29CFDEF7DB63EBF3AFFFEEBEEE7A0FFD15EFCEB3BE05FF6BF2DEE3FFE7D3BFFFFF0A49DF21DFE6962FFD647FFC716FBE7EA5AFC6FDD81E1EFDFDEDFFFFF3EFFCEFCF063AFBEA6F17FB1DC58EBDD769F3EE278F666B1A1F2EFCBFEDFFE19FCE70FFFA6EFFF19214F7CBDFE535FE3EBFB577DDEFFFDF037A64FBB5CFBDFB";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "E1F9A8EFFFEFDE57F618BFF67FE7FBCCFFF7CEDE5D27BEFEEC47F9FBFFC3FBC1A17F28AFFBCFFCFFEF1A7FFF7FE7F9FFC9FF86CBDFF6AEFE6B53FBBF5FEF8B9FFF5AF7BDFEEFFF93FC2EFFEADFE7FECFFFCE2FBFFFEEF9DCBF9AF65F7FEFDE3FC31FFFB5F2E7E7FFFDBDECC3FFE79D53EFDFFEBCB7E3F7E8137BBFF27FADBFD7EE7F7FF1FEE5DFF9FDB69D45BBE7DFF3BDDFFF7FFFE767FEFDFFDB7FFBE3FFF7FEBFCF7FFFEF77F31FFDFFFFFF645F7FFFFFF7FFFFE7FBFFFFFFF5FFFFEDDECFDBBDFFFFF5E000000000000400720100000008000002B73DFCBEFBFFF7E7FFBF00C00001FAFFFFFDFFFFFFFF9FFFFEFFFFDFF77FE004000200008060001C0006";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a78 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = "9CC00001513FFFBFBF5FBE6FFFFBFFFFFF41E002740900231BFEFFFFFFF7FDCFFE6947FF56FEFEFFFDBFE4FFEB8FE3FFEEFFF9FFFDFFFFFFBF3FFFFFFFFFFFFFFD967E6FC7FBDFCFFF15FFDFFD73E5BBFFEFFFEFFFFFFFFF7F0BFF7FFFAFFFFFFC197FCFD7E5BFFFDD35FFFEFDEFE5FBF6FEFFDF37FFFFFF7F2AFFFFEFFFFFFFFED7D97FF9FB608FEF3BFFD7F3FFCE7F7FFDFF5EF7FFFFFBFF27FFFFEFFFFFFFFCF84D1FFFDBDBFFFEAE7FDFF28F97FCF67F6FEE9FDFFFFBFF3AFEFFFFFF6FB37E0F81365E2FFEFF7FBF7EDF9C7DBFFFFF1BF9F27F3FBEFFFD2FFFFFEDEDF0FBFFFF1B1ECFEEF3D7DE3F89FFF7BB5CF35DF5BFDFDFE5F1FB7F7B97FFFF7FFFDE";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = "FCFFBB39DCF6F9BF5FBF9DDFF5ADCEF1DDF8B3CFDCFBBFEE7F7FFFBEFFFF7FBEFDBF25FFFFF9FFFFD528E791DE9473FE7F974BFF67D2FFFEFE3D9BA9EDFF3FFFFFBB7BA76FE815C76FA08EFFA395FAF7393C5EAFCF3AE7F97F3DCFFFEFFFFD957FEFCBA7BFEDCDEFFE2766876AE3FBF7FFBA57FD7679FFFBFB3DFFEBDEFFBFB4BFFBCFDF6FEFE7E8FF3BFEBBFFAD6F3672E7F6FFFFE63DFFDF3FDFFFFBDABFFFFFA2F7C1CFECBF5BABBF7AEBF31F87DCCEFBBCBD56FEFCFFFF74DFEECF7FBF7FFF2F7E764FFBFFCBEABF0FEFFF7F9A18C3D9FEFDF6FE73FFFB5EDF7EDBBFFFFFFE37D2EF3FD33DEFBBBF9CDB6FD3D97D7BD67F2B0C6337EDFBFFE719EFBBFFDD";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "FFBBDEFBFF63460FFFBF5E53EFD9F5FF7BF1F0EAC039FBF9F97FEFFDFFFFF3FB7FEF78AEB58EF78D7C9BD3700F0F5738FF97F9FBFFD75ADEFD3FEFFFBFF7FFFFCEBD36FDEF6BC7ABD937D9037DE1836FFBFD0B4BFFDA7E3F7FB79FFFF8FA76BFFE1D37DE7F61FD8FD83FD88260ED8B3F0FEDF449BFCE653FE7BFDFFFFFEFFFFFFA29F447F77C58F1FEBA53AE3EE24DDF8FB777F9BE98E7FFF7FEBFECFFFBFFDDFEF3A13C6F17F1F9BFADAF83EFEE57DD7FBB977FFDFBBFC3FF7FF79F7FBF5BFDFEF38819B436603FFFBEA7AFACFBE5FF8F9FF1FFD8EB3BFF3F595FAFEFFD7BDDFEABA84220F7FBF7FFBD5FFBDFFF9BBFFFF6775EB778BAFFFB7EEBBF9FFFAFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "BD8B49DF3FA3A73FFABBAC93F3BFFFEFBD9DB5521E8BE71DFE7DDF4BDFF3C1FDAFC98DCADF0B5F68EEB665736E96E9F4772EF7B7E3791D37FD7FFDE6BEEFBFDEFFFE67434FEF20FFFFB6FFFF87FDFC4FFFBF3FDFFF3FF2F63F7EBFFAFFEFF79FDFB827757119FEDEFFBEBFFFFFFFD85F7FBF3F3FCF3D7EE3FF7FED7BBFFFE7BFFE2595747EFBF1FFF3BAFFBCEF7FFFFFFFBF6BAFFB7FF9F7FF7F37DEEFEFFFF7FDEC377B5EFEBDEFD5BFBEF4FFFFBFEFFF6F9FDBDEFE7FFAFF7AA79FEFD1F15FFE7FFFBFDEBFFFFF6519DBDDF74DFDA9E87EFFFFFBFD7FEDFF7FD6DFFFFE7FEF007F7FF7F7EFFEFE3FBFFFFDFFEFDFFFF3FDDEFFF7FFFF8BB7C0080000000100";
// synopsys translate_on

// Location: M10K_X41_Y63_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "0040317FFF7FEFD77FFFFF3DFFFEFFFFFC7E7E85014D014E108288E001635C00FFBFFE5D87DFDB1F8FFD156F7FCA5E7D730FFEFFEFFDFA7FDFFFFFBFFFFFF7FFB5EEFAFFFEDFCED7BBFFFFFBFF3FB7C87FFF4E5F2FFF33AB1487FA7C1FFF7DFFDFEB78BFFF6CDBEC96FFFFEF7FD9964FE25EBF7AF9F6EBFFD3267BFFFE7FFFFFFDFFFE3EFC971ED436FB9FF9FFEBDF4CFC7DBF7E7CE6887FC3FB7B7FFEFFE4FBFF59DE733612810BDAE7E5F397BDBFABFBFDE7EF7FFFFEDFF5D3ABFFF5F3FFD27E83FE7E6AA47779A31CCB81FFBA7FF86BFFD7FFEEF3FD9D7FF357FFFBFDFFFEFF9BFE7BF625C7D9A91E8EF39F9DFE03DEF7FFFBFEB3BA336AC9FBFFF7FDEFFD";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "FDFFFE2E3A79DFFEECAC8FF3FDFFAFFFDFFFBFF7AEFEFFEDAAC7FDFFFFFFFE7FEFF5FA730E4D76D7DF5B7FFFFFF791D25FFA7F59FFEC7ECFABCE597F5BFBF3FFFFFDEDFDEF3709FD5B1BDBA3B7FAE57D120DBFFC4EFB4D5EF38AEE7B7F9EF3FFEA329EB6DEFFE77D5DDBE67FEDFDCFDFFDFCCE6FDABDDF926D4BFF7FFFFF7F7FCB75FEA098FFC3FB5DE3F27873FF6DB1EFA5CE7FD8BF3632F2CBFFEBBFFD7FBFCF77FEBE67CF24633F7D974CFAEDEFD3FBFC8C7028FFFFB27D3FB33FF3FEFFF7FDD796B0347F5437A467FEC7FAFA5F3FCBFCF67F6BFBDDC6FA90F27FFFFB79FFFDFF7AB26E10DFDF4A97FEE37B151F8AFD96F7B41F7DFFEEF7226D7FFFEEFD9F";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "FF5FF6A6CF8FF9447FFFFFFDFF1FFFFFF5F0F5717FF7E1FFEFFCEF7FFF937FF5FDFFDEF553F767F5F8B87FF1BDFF0DB5CF959A6EEF77E7BDBBF3F7FFDFF357EFEDFFDEE3CBFFDFFFCBBEFF333FFFFDC7CB99FA7FFF7EC7BDBD7EFFFFBFFFDFEFFFD76E779E3337EFFCBFBEC3DB8BAF9A86591DFB2F15FDFFE3933FFDBCFFDFDFEFFEFEEFEFBEE7E7FEE2DF6FD1FABFFAFC6795FD6F9FFDBCFF9CCF7FCBFF7FDEFE7FFEFFEFB9C2F87C9F9FD0FA7F57EDADCEF64FFFB93599FF067E7FEEFDFFFFBDFFFE3FFFB8FAFEB57F7F7FFB7AF7ED8659D67FE7F41EFFFFFF7FFFFFF7EF7BFFDFFEFDBFBBC372F7767B6DE277B5DDB3DB965FEEFED6E7FFFFFBFF7FF7EFFB";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "BDFFFEFD7FB8C6F696BA7951FE8B7F751C4BCCF58EF5BD1FDFB7FB6FFFFEFFFFF7F73EF7D9F89EC67FDE7E7F7F7FF1FFE1CCDE7FCFFFBE95FDDFEF7FFFFBFFBFFFFFBEF6DBDD1EECBFC477F38FBE7FF27EED7E77F57FECF57FFFFF5FFFBFFFFFFFFF7DFF5FF9FB5F7FE49FFDFEADBF92FFB5DC5E3DFF77EB1BDF9F7FFFFFEFFEFFFFF4FDFBFF39F9FFAFFB9871ADDDFF9BFDBE75FFFF5EA0FFFFFFFFFFFF9FFEFFFFBC7BCFEE3DA7FFBF1B7C7F2FFCFD0F64CE7F7EE67FFFE2DFBD7BFFFBBBAFFDEFFA00000081E0A1030380D04880438363A8F6CDFDFFFCFBEF7FFFEFFFFFFE301805B1EF7FFFFF3FDFFD7FFFF7FDFFAFFE5FB800000000C400088000004000";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N18
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~37 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~37_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a78~portadataout ) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a78~portadataout ) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~37 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~37 .lut_mask = 64'h474700334747CCFF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N6
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~41 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~41_combout  = ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~37_combout  & ( 
// ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~40_combout ) # ((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~39_combout ))) # (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout ) ) ) # ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~37_combout  & ( (!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~40_combout ) # 
// ((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~39_combout )) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~39_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~40_combout ),
	.datae(gnd),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~41 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~41 .lut_mask = 64'hFF03FF03FF57FF57;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[6]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N42
cyclonev_lcell_comb \spriteController|tc1|RGB_o[7]~7 (
// Equation(s):
// \spriteController|tc1|RGB_o[7]~7_combout  = ( \spriteController|tc1|visible_flag~4_combout  & ( (\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [7] & \spriteController|tc1|visible_flag~7_combout ) ) )

	.dataa(gnd),
	.datab(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\spriteController|tc1|visible_flag~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spriteController|tc1|visible_flag~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|RGB_o[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|RGB_o[7]~7 .extended_lut = "off";
defparam \spriteController|tc1|RGB_o[7]~7 .lut_mask = 64'h0000000003030303;
defparam \spriteController|tc1|RGB_o[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y38_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 7;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175 .mem_init3 = "00038C59FF27FFFFFFFFFFFFFFEFFFEFFFFFFDFDF900DF01BFFFF7EDFF0003C0FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175 .mem_init2 = "FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175 .mem_init1 = "FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175 .mem_init0 = "FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8000310000000000000000050408000102C201000C183C3FC2EFFFEFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y42_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 7;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151 .mem_init3 = "CC1FBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151 .mem_init2 = "FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151 .mem_init0 = "FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF062012C001C7000001400000000400018C1415FFFBFFFFFFB793FFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y57_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 7;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = "27FFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFEDFEE040FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFEFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFF7FB800001E2042D4280040080088CC53FFFC5FFFFEFFFFFFFFFFBF";
// synopsys translate_on

// Location: M10K_X26_Y50_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = "100000353FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFF9FFFFFFFE6DBC00002040000FFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = "FFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFE3F9FA01000018BAFBC000E75B59FFF1C3000C800405640011C8DF7F13FFFFFF";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N24
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~43 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~43_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151~portadataout ))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175~portadataout ))) ) ) ) # ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( 
// (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151~portadataout ))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175~portadataout )))) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151~portadataout ))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175~portadataout )))) ) ) ) # ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151~portadataout ))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175~portadataout )))) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a175~portadataout ),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a151~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~43 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~43 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N39
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~44 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~44_combout  = ( \spriteController|tc1|RGB_o[7]~7_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~43_combout  ) ) # ( 
// !\spriteController|tc1|RGB_o[7]~7_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~43_combout  & ( (\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & 
// (((\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout  & \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a 
// [2]))) ) ) ) # ( \spriteController|tc1|RGB_o[7]~7_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~43_combout  & ( (!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ) # 
// ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ) # 
// (!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout )))) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ),
	.datae(!\spriteController|tc1|RGB_o[7]~7_combout ),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~44 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~44 .lut_mask = 64'h0000EEEC1113FFFF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N42
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[7]~82 (
// Equation(s):
// \spriteController|scoreController|RGB_o[7]~82_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (!\spriteController|scoreController|RGB_o[10]~0_combout  & 
// (\spriteController|scoreController|RGB_o[10]~1_combout )) # (\spriteController|scoreController|RGB_o[10]~0_combout  & ((\spriteController|scoreController|RGB_o[7]~26_combout ))) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (\spriteController|scoreController|RGB_o[10]~0_combout  & \spriteController|scoreController|RGB_o[7]~26_combout ) ) )

	.dataa(!\spriteController|scoreController|RGB_o[10]~0_combout ),
	.datab(!\spriteController|scoreController|RGB_o[10]~1_combout ),
	.datac(gnd),
	.datad(!\spriteController|scoreController|RGB_o[7]~26_combout ),
	.datae(gnd),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[7]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[7]~82 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[7]~82 .lut_mask = 64'h0055005522772277;
defparam \spriteController|scoreController|RGB_o[7]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N12
cyclonev_lcell_comb \spriteController|tc2|RGB_o[7]~3 (
// Equation(s):
// \spriteController|tc2|RGB_o[7]~3_combout  = ( \spriteController|tc2|visible_flag~1_combout  & ( \spriteController|tc1|visible_flag~0_combout  & ( (\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [7] & 
// (\spriteController|tc1|visible_flag~3_combout  & \spriteController|tc1|visible_flag~2_combout )) ) ) )

	.dataa(gnd),
	.datab(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\spriteController|tc1|visible_flag~3_combout ),
	.datad(!\spriteController|tc1|visible_flag~2_combout ),
	.datae(!\spriteController|tc2|visible_flag~1_combout ),
	.dataf(!\spriteController|tc1|visible_flag~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc2|RGB_o[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc2|RGB_o[7]~3 .extended_lut = "off";
defparam \spriteController|tc2|RGB_o[7]~3 .lut_mask = 64'h0000000000000003;
defparam \spriteController|tc2|RGB_o[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N21
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~45 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~45_combout  = ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( \spriteController|tc2|RGB_o[7]~3_combout  & ( 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  & \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ) ) ) ) # ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( \spriteController|tc2|RGB_o[7]~3_combout  & ( (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  & 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ) ) ) ) # ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( !\spriteController|tc2|RGB_o[7]~3_combout  & ( 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  & (\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & (\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout  & 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ))) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ),
	.datae(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ),
	.dataf(!\spriteController|tc2|RGB_o[7]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~45 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~45 .lut_mask = 64'h0000000100550055;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~45 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "FFBFCEFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF7FFFFFFFFFFFFFFF1FFE9CA3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFCFCFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFA4E10800000C0200280000002005001A047FFFFFFFFFBFFFF7FFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y51_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\vga|sync|v_signal|Equal0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "5F87FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0002040000000000000000000033000020000420000000008004000000000006";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = "633FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFF6FFDCE401000000080230FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = "FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8080080810010000400002001020000C02210008000074483FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y32_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "FFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF8DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFE050000020000000060000100002008801FFBFFFDFFFFFF9FFFE3FFF9";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N12
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~42 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~42_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31~portadataout ))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( 
// (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31~portadataout )))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0])) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31~portadataout )))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0])) ) ) ) # ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( 
// (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31~portadataout )))) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~42 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~42 .lut_mask = 64'h028A139B46CE57DF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N30
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~46 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~46_combout  = ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~45_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~42_combout 
//  ) ) # ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~45_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~42_combout  & ( 
// (((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~44_combout  & \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout )) # (\spriteController|scoreController|RGB_o[7]~82_combout )) # 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout ) ) ) ) # ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~45_combout  & ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~42_combout  ) ) # ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~45_combout  & ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~42_combout  & ( ((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~44_combout  & \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout 
// )) # (\spriteController|scoreController|RGB_o[7]~82_combout ) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~44_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout ),
	.datac(!\spriteController|scoreController|RGB_o[7]~82_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout ),
	.datae(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~45_combout ),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~46 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~46 .lut_mask = 64'h0F5FFFFF3F7FFFFF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[7]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N45
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[8]~83 (
// Equation(s):
// \spriteController|scoreController|RGB_o[8]~83_combout  = ( \spriteController|scoreController|RGB_o[8]~22_combout  & ( (!\spriteController|scoreController|RGB_o[10]~0_combout  & (\spriteController|scoreController|RGB_o[10]~1_combout  & 
// ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) # (\spriteController|scoreController|RGB_o[10]~0_combout  & ((!\spriteController|scoreController|RGB_o[10]~1_combout ) # 
// ((\spriteController|scoreController|RGB_o[8]~21_combout )))) ) ) # ( !\spriteController|scoreController|RGB_o[8]~22_combout  & ( (\spriteController|scoreController|RGB_o[10]~1_combout  & ((!\spriteController|scoreController|RGB_o[10]~0_combout  & 
// ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) # (\spriteController|scoreController|RGB_o[10]~0_combout  & (\spriteController|scoreController|RGB_o[8]~21_combout )))) ) )

	.dataa(!\spriteController|scoreController|RGB_o[10]~0_combout ),
	.datab(!\spriteController|scoreController|RGB_o[10]~1_combout ),
	.datac(!\spriteController|scoreController|RGB_o[8]~21_combout ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datae(gnd),
	.dataf(!\spriteController|scoreController|RGB_o[8]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[8]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[8]~83 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[8]~83 .lut_mask = 64'h0123012345674567;
defparam \spriteController|scoreController|RGB_o[8]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N39
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~50 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~50_combout  = ( !\spriteController|scoreController|RGB_o[8]~83_combout  & ( (!\spriteController|tc2|visible_flag~2_combout ) # 
// ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ) # ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ) # (!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [8]))) ) )

	.dataa(!\spriteController|tc2|visible_flag~2_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ),
	.datad(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(!\spriteController|scoreController|RGB_o[8]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~50 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~50 .lut_mask = 64'hFFFEFFFE00000000;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N15
cyclonev_lcell_comb \spriteController|tc1|RGB_o[8]~8 (
// Equation(s):
// \spriteController|tc1|RGB_o[8]~8_combout  = ( \spriteController|tc1|visible_flag~7_combout  & ( (\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [8] & \spriteController|tc1|visible_flag~4_combout ) ) )

	.dataa(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(!\spriteController|tc1|visible_flag~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spriteController|tc1|visible_flag~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|RGB_o[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|RGB_o[8]~8 .extended_lut = "off";
defparam \spriteController|tc1|RGB_o[8]~8 .lut_mask = 64'h0000000005050505;
defparam \spriteController|tc1|RGB_o[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y37_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a104 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = "06114E87052D5DB8A7282C439A8462A25BE9A836C1791D9AEC97CE28B3088D066302B05BB20B693D24225DB1FDF8E8369A364EEC95364065A086D26C34F01897797428F3F6B416B594C364D1B8CEACBC4315B8D9EFF4D243C33394453900249CD23250B904656AB9FD66C9915EE97A4CFF3368D4783C4035873093FA2DF3513FDF62DF668CA228BFC81367C5373179235585DABCD775C32F347D88092649BD76510C8BD4B4ACB13DECE3FE24D9BE2751523588313D79DDDFBD76F855944EF1F6719EDB8D03215A8B68E28208960068551F6506A7C200A8A2FD89BC15BFEDF95D76AF767C50925A473D4738A478F24CE97FE1FE265AE11D0077CF3F7699AC7F8C";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = "844E6676663943EC18D4BB69909FE598B20613E69EA4FDF39DDDD0F8C47ABFD62F8530FFAED110A75F2B74117ED743B08BAEEEC81EAC5BE8F5A2127D4B851842B069C763778E32E7A6E7FE0BF07FFAFF0A96A95EF1523B37EED79E5F29532EE8C05483268B252FCBC2309FF88B6FC2DC0F2848533A0D7F361D6032B4FD4F1BD49783690BAE914986FA204B1118B95ADFE7832F07D4EEC7E221DE19F74027A002160831AC079985D52F260651712C10B33EB8B390F42FCAF6F60681DE0FEAE1C58EE221927E76535E662ED3A628475153B394CD22AFCB65EB5E6C2E5E67F67EC3765FEB39D3BBB5EA1B1E96EE4FE622102ED4142171628B7DA4D7709ED5583A23";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = "CDFCFA3A2370A24B74C349F97023592A8B7D86BDCF983DA722CE9A99CF7994C7630DF3AA90FA2CC3D7E1EB81EBBFDC58C11651E9C217E78254082D664F1DA5513E6F8FD018766953D76C391D4BED52497EB08A251573A4C1C3644990AF362B8E6ED0E02566C32E082EBE853ECDA5254136725AEF44E1B32B1C7ECB15E510148F6EEBFD27D5D978B66D2FA84178A99B48163AD895F4F7E0E81AB3D6C43A13DCB351BD69F5BD3180F3FDFF1748EDF74674CC09A1B138BE570B88431A91BB10D41248F6CDC4CC1CFE7100D60CE4341CF19EF263B8E5A458FCD969BD147689DF92D82723BB39E3EE53F132C945A25F65015D82416A1289ED04874ED99C7CE15086FB";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = "E8D5A8AEAEBAD26AF36246A5BD61B5979347D47EDA8A3075E8A1D993E0A1D8389557EE5B13522940CB8FFDEA022248D39F5E7148B4A50B6BC0EFC9A304B45E2395169DC7258E4ECF382A106B85D19447B36C63E7B9A1AAB68E8351F8823CC920BEB479A4ED91BAB116C5827B3854183FFEFBE01CD0C8358297AAC2973B1D7821D89DF6C37F83F322FC1DA6AD22F393019962FA5D8738981158FC2CBF6901AD1B64D4577F2B032C1FD12239EB014E3B124C67D7196DC156AC77BC14116981F1D5122BF4A26B052887C1690B1FA34C71778F895BB98C4FDE03BEFA7B0EF545B8D2EE19F7627C7FAF7EB7D989DF418654BF7D0931B01024C66EC31CB71ED1709F89";
// synopsys translate_on

// Location: M10K_X14_Y41_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a128 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a128 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 8;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a128 .mem_init3 = "46B6C4C540DF140818CFB36BAFC93A17E66173F37418C4B1F79757F6D01383EF6BDBE802DD1688FB92685B5965116F7AE7FD914A317EF4AB19991C32EC0407F42E904A0AB639561DFFA054F308B765EDC4FDEE852BEB8DD1DE388FCFCA3301ED34A26B16EDF8923B7120680FEB3C5D1B5C73B584F613FECA50A2D78036578EAB3CAB6B29E674EECCFDE3C73BBEE280A9C1E977E1CFA590E6494DC84338A3FCF05E2706010EFE26CA3CAB4A012211BECABFE97FBD6B56BC395BC37FB4B9CEFDB2CB194EE85BA598A40F71FDF681BB21A061EF8F2A889C04C54E3980DA890DFC33D253B996F912203B2B5366F4D3B4AC6FA660841E484320970A145106EE0C8BAE";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a128 .mem_init2 = "808C70A8B6ADD3DA8E89A9EE83C03A3164E38AC3C323D5244EFFADAC4571D3DDB60FBAC86B44D5D0FFA164B30F96420DFCA762D1E6BC933E841E2AFA10B72BEDB397DCE967B2D1DAAE3787AF41D0A3368E37D2F57623236E967DF1D05BB66548CF7E39C517C3CBB2933FF3B060F9C2185E7EB05D9D27F3649E1268B94DF17026B2AD55926E7B24D12E9EA69E400C856F3C15C1F1F6FAB818B5812F65184980DFEE2BF679A2D2EAF43320DC68C3AADEA1BB6CD37EBE2230430184397B2794C15E8DFDB6BF263B8FFEFCC3C39F06F53CAC3DA3F3972C6E5268C008210BAADC2BCFFFC4826149462B4680A9833A97AD0D48D54CDE11227C70716338B47589F499A6";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a128 .mem_init1 = "578E71679456A365A2126A6CE9FBEDD674CC55812912F56697548B04B8548B5D1DB992608C7C636ED5CA8E32C2525E74C46E842E62D9CE2906BC546E3D280812F8AE029C2E3DA32F2A10F5BCDFAF2E748CD01CF87CD317DE08CD7879C84684EBF1B16D1CD1B62D99FECE69DDECCD02645613805B91DD86AD72FE7D6241B1548874D9358031F20A83C35CC5AB55B13C33400F506EAFEEC729A35B6E3CE56A6B8795CAF3D28FCF1F9C802CB67DC8B89D7147F1CB5753B4802C8A5685C251DCD8A97D8886F21028B0F86E0986FFD3C28C4CDB25C104981A1B47DA31434E2BF3154AFD0790DE80C6FF8EDE242F67322298ACA48D510997F95B3BA8EF00144B41807A";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a128 .mem_init0 = "F0D5AB21474FC4AF50D88F4D41977CA71296D06DB16EF7737B8C0AB1FEAD8E1F2B3B056846BA44A9AB5484D355A4B2EDA1B886EA21EEAD65E1B0214848B66184C88AD036CD815D3A7A28749584059BB42A4F9E9B9FC578D5A3168A65A66A52EF5C5157C520F244D73187ED7D205E25C298CCD0C9EDE9708D38AAE54783F9727A3E3ED04C9EC725A9913C14B74E1A29ECDB02A0F06857A809421FC646F986877AFC4E54D7E3128EF7224ECFB9E90D47148FC2324094706E8023A6B132AE40A8740FE9E6C030A54B15BBA3D2CEA43B93D5E8F77C66675AB5660295685610C266B6A87D82AF0B2C96EA95EC9342D7B15363F84CE75A4B45051192601513861A6F93";
// synopsys translate_on

// Location: M10K_X41_Y47_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a176 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a176 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a176 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a176 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a176 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_bit_number = 8;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a176 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a176 .mem_init3 = "D09751F44BC4158B8F603D57CC03CB844CF72D281ACC222A60821D80AC7CA7AFBDA12AB677B8DE188DBBC618D78A8981B9807AC92095CBD080DC4101FEA603C9B06F20BF84383377458C7C2458EF8C31E8E270E97A83722292F146564E20DFEAC3D68CAE7BDEC67B792332195135DF89BE0BB0003B71B48CFC8FE05E04A4E8FF84E541269ABEEF4F7ACFA3D3783C9C2A1083368D35ECF0F456E47633C4AD6B8D6D025E95DE00BF697D9A2DCFA2773CFC93804B9715F27DF886E9584B87AA83FF4A3351F975055EB2A50D77DF3EC0AC1E925F007D12BBA2A12BEB109618D8638D463C8BB3E93AA5BCA4695129922173FBF5710E644527AB98B8B7BDD4D6CBB79A";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a176 .mem_init2 = "37D974FD16F58432C76E55FA65E03EFA6A74309DACD9F7E03295CC9587D65AFE39266789FE5FB720F6EF7B916E69953BA5F540FF00EAE1C9AD4F5E7F5CA91B0CF31E6365D0760D7499CBF553AA70C1339B6EBED679207D0892CF32AB1B593FF091021EBA677A1BE25C9BE78CAD60126F67EE66FDC83567EB15A9B9CA213279A518E57A0E6BCD875836493530A9F245ACFE1A500B9C22B981BCFEEEE3CAE907C37F64ADEC602300265E494ED6E5DB0431B7A11FAF2F6E19494FDF5E85457C3323EE8A89F2A6E79232BB4D7DA1B47423386D71D55023841F479FDDFA551A0A9A4260E2723861F05A88749757DC49367BAE093638E2F4E74ADAE21142B8676A9798";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a176 .mem_init1 = "FC690DB3F0917429221305D85FCABA2FA92C6C49E06DD5DD841966A63C05F6E3AFC4069CED0FB97FB733AE90ADA0C256D3CE5213E48C43E291D122676831798250F9D13625DEFFC3A15F15FFCD44397A97F8E5D5687D9FAB786070D2678701C7BB4DBB1DE42C3C50DD57DCF40A7C01E43A39EA1CA41A058315604A87D7BDF7F15B064079E27BB92C5A0D14BDC8CC9004264BA9F490CE2B5668E5042FC1501F61A79AB65CC7DED1AE069CD860C16F4EB7A8E93AE7BF2ECE470722EB0AEAB7A3C2E6E611A094A0F88E499E04FF62ED97CB33A4F24145743964509D58ED4E227758ECF28F74F98E499B0514CA68BE2D12DE276C72D7515A8690F44EAAAE55C73A03";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a176 .mem_init0 = "CF6ED3898F488A7B869D529777D05BBBA23FE177CE5206124BF5C470D25F223F8675E18D5EA868C9A325A503BFDDBE822E2F227BA0BB28794E935AE2DF2A8DCD58378A8DCC01FAD8A749DD95E12C905B0F117A6A13035A78411AFCE57394771616D6F15770626460B20AB5FA9314E31C7DC9693B6360966D344C26125AFA67EBA6CC02F7B80A60F4A2E5EAB9099BC6BFBE6DD16834EBF67E03C1D986F35DDFE16B7E4D6993EE60A15F00B9CDDF7A187F38B139231BCDAFB5D07617E6B2E0667FC13FE31CACC824722FFCE77C4AB8157723F38ABEA1B7A75A2C0CEDA6962F081D7FE4C3307BE0CAC849E0BA12F8FCF80EC595DC42609E30F9E87954FC5F48E470";
// synopsys translate_on

// Location: M10K_X5_Y33_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 8;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152 .mem_init3 = "19ED6366B80CC60919D33C0DDDCEBDD564D7E09BD142F4C0BFD576C892844B2E51ADB86CD979C297BC14568F1AA865F6E7FABD7DB29C9951E7449F30DF74B2FA0FD00931E3630288FC613BC520025A65C6CFBC953DE6E0C6558D28C3A4DE852E90AF440D8DAECD5A95FFE772C8AFA589C6FFF76A4C454502795D6B5C805875D108CF3CCB22AF1D1A0D1BCAD0A42BE00B91F250B9C939A651344FB148910CB324D92A365E310E941BBB02A7B8F6D067D1506D3AEC2A80A03E4DF987CC37520DB261401C977373D490520F3A0C232E9881E07A5A66140291A06D25E163DB0B310DF1DF520590BE8DBC49C078170940E7592F7608FDC5E71BE324527FF4BF3014A8";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152 .mem_init2 = "5B4C0A7DB8DA7E5C9A92845D2F997AC04AB305AD0F9F9B322F4DF6C18CF9C63FC072FBC349604150A08DB46E8DF7D720652BBA8664820982C49EF5DECC664EDB33616EA44DDC313D1B0EF5AF3B46F9ECC58323A82AE16DEEFD93D38154C53A86F7AFC028EC0F1FDA736AAF650ABF48769571840E5BAD57CB9904737A7E36DF2CD5F68D532F95070FF9BD0F5E0ACD03156CA1F3C244F7226700E586104ADE2847DA634AB84569A63BAB42EF0D4D6BAB9B10EFED1491D666544B79705187FFFDBE42D3B9B7584C95F23E82870A9EBBE8253AF1AC903A49AF3C54692369BC2FFA78A55B93AA0E26A53CE35ABD605A7E2B1E5A953729707F1405056E6708A3D3BFA1";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152 .mem_init1 = "A0778B49E26A21AF40208666DA479B4D7E3F3AEABF8E4321A0146E88FB5961AA9F50813FA96D6613D892FB2C8111582B9690371604AE3F4EADF5153E2973DEFD1CD0CE77A540F900136B73D7BCB33E062CB7F3A21C48EB2E25F20AE1E3420C8EDEC0CB85DB45DCB59E7CAFBC1745464CC8A722387582EE62D5FE5C6383580FD92706900A491B0BBDC8E9E3927AF1BED7483CC01564AFDC50B7E9E149DC1905A7651C1E27FCB2E8F2779069FD38CFC92B8435C93993A0002EE861E6D12276FBF5B00E2922688288D480697DBF588AD9513F1A521C75A55D656124395F3B28BD05DA128ED6D1EBB9A9841FFB0BA3FBA406E910DC43CBA4270A0A4A21012492218B";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152 .mem_init0 = "79225B1BB19F2D49A3F432B03A07C4B611959E80AFAE67FBDB57CD0B9871C2C762E3F8954D17051D54F445B5F2E3ED4550DEAF5BE7DE78E577F22868E198C86EA332E3D3D5443708ABB82C51B255B56045B6A641CAC17CA6777D92E61E17F944E91EA459FD9321025B02B3EAADE1205B2CEA20D9A57605458570F18C4655F1A4207715BB3AE8764AB22827F929D3A0D55ABD388B38E4AE138EACAD4AB2DD6EA04FF8511F5B421D94A1971C41F5B311D6B13A9ABFE6D97F94F700E81C3940ED664B92E1331142481D3B284128B40706A823B275BB56E38B8CBA6C2032AA56114558351C354D1E710FDE81B977C898930CDEF15462DC36D8F31B8BF52F3B6BED33";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N36
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~48 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~48_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a128~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a176~portadataout ))) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a128~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a176~portadataout ))) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a104~portadataout ) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a104~portadataout  & 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a128~portadataout ),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a176~portadataout ),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a152~portadataout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~48 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~48 .lut_mask = 64'h550055FF330F330F;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N36
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~49 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~49_combout  = ( \spriteController|tc1|RGB_o[8]~8_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~48_combout  ) ) # ( 
// !\spriteController|tc1|RGB_o[8]~8_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~48_combout  & ( (\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & 
// (((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a 
// [2]))) ) ) ) # ( \spriteController|tc1|RGB_o[8]~8_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~48_combout  & ( (!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ) # 
// ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ) # 
// (!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout )))) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ),
	.datae(!\spriteController|tc1|RGB_o[8]~8_combout ),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~49 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~49 .lut_mask = 64'h0000EEEC1113FFFF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~49 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y16_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\vga|sync|v_signal|Equal0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "991B1AACEE3577E1749500CD8DA63C1BA27E9B40C2FB4FA30D9615F6A9C095A77A71CE75210A5444759C727F2B3B457B3A2EFC665AB57F47CCFAC67067BD5C047121642BA907DA70CDCED21FBECD30CECF3255479FD90642613890D1DF92D6CF78C67AE29C2E63397A0DE052CE4E3E795F059CC3C18572E4177BA49366F1F80D206EB9E422B6D972F883EB18C174D607E54E1603F6517E0709A0BFCB7CB1D8A7A13DECE4738EDBF1388137ADC9736F5E2B7F572F7F1FCAF9DEC2AB75C60641E329095DB0612709DD1171530985B17E544BC73E47CC1F99C05A8784E40067C227D3245DEAA3A1ACE3D9E7FBE6772066F329D40042704E30B54BC0CD42477B0698";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "6D0DCD441A4740D688B019D73BA78347A864FEAC90D8775971FEE2E4084CA64AEA89DD63722600BDDD9F06C4C7828DB96CC0D6F8E5900BD02AB57BE2EA5E467C3D12A4D7272BDE1A184EBFFCA89DD8FE848D931206BCBDC814FF9430A6C562E815A43A96856D8CC07314B141AE472072B9C2444794363A098E3093BDA3AC1C1FFFE130EF240F8A5ACE96356D437A94FDBA0006D70D9FEBC4FD57C23D78D3B2CBDCF6BBADD7EDC6593D7EABBBA4C9481491128379E6931EECC6B8977F5920750513BC93626CB721E40D0B91080B761E9AED470E1B79D8E7DED450610B5D0B174B1F8DEF6C7517F6AE6190040DFD44DD898AC48C98E2ACB0FC37D407D1ED4EA0C2";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "53D6EB2D5737B483A1D9499789A851888CD7BEE7D728389D47595FB18C2C3111FA4CC7A92759946853B194D3D8E52A9899C2CA92696BEDD9DF980DA4E08AAB8D8C1989846709EA75742E07F7A8E215E4F8705C389C45A65A1DBDE2E9022D742675D8452E7A4554A3172CA013588975F47C23A9393A15C2E363ACB49DB0A43F03910053A89089203C1BB0523D610706B9242F803449EBF63275A73C00F46A576A2C99FAFEA43254D70CA5B8990D35DAAF67648B5A509C28BE8BBC95B17BB301EF8A81A9CF99BC6851F50094B6D5D4CCF5AFDF2AC03ACC1C38CC2193F7E34510D0EC2E1E31518102E80059B2574D3FBEF20BAEA46FA46C7C64FB6E84E0A4F22031";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "FDD775588FCDCF2F106546CA700C08A744A30E8D12D328C429CCCBD8F896C7BF46933C3AA467BB88AA093B155614FA2015C2A35B93D72014E1117782F0108671253AB20EF99209A1279831501AC37527A3CBE1D238A3EF0A82077F53FCCF7CB3D053F585673868501AFED6586BD1BB0BA58143AEBD1D152E205787C58383ED2C1115770EF04BD46FAE870454AB04B30B69B4326A9A82A0C05F045ADAD6B940C6F1CDC12EF3FDC62E8E3FD0EB1820CF218AC3E43ED95F3C88B36F49A4E0ED3382DBE5B434543F956903C72372813F8325A84BD5134338823B5193619014EA35DEDAE91FC5CBC601FA64221B734BA2B2B0313305865C9705843CC6AD48604CF2C9";
// synopsys translate_on

// Location: M10K_X26_Y52_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "F198FFD367B66DB75E1D48F414A0419BABDCBA96E5CA02394BCEEFCA2AC207AB23081ADD4F5352BADA3A0D687C83D0784AFDBD6A0A1BF9C034782BEBD5759237D11E2243E314F02BF1A8100A916802C8D25BEF647B0D49B18E7131A161C1A338C785503E2B0E3EF04EA81022DDF817917252ADCA9D3E4D456792E7B10907D3B0A46DC489B85C0133B42BA6CFD127F6A6474314EC91DFBF223DA73EE8814BB39195665074BD22802E77EB5CE812385852D45E02852876B375FB13CC90239E3E442DA4ED1AACA0A4B59AAB70E6649174D7E1BA7CCABA10AB5FC0B1987A8816610E3F3E5BCB716BE0A2B1617327B6604A71F96D7E0A7A6C4D87C71FEF2418223955";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "9AC6243922D43B0C2F3D3AB486630E7D6A059EE00492B0C969C49457C2AACD838BEF7CF4B80952D3604F7B71C209B9FF8BEF0204BC0B6497F1B2EB76F3BE3D6AB40531956BD6B242AD243D4444A26FC25FC26B5A5B9A40491023552CF75897FD8A596377E5C7C5A4647A8D067EA6485FFC02FB236484F1982CE8BC7EBC75C34E20F199AA653B9C318C2B442B9EE55987CBABFA12A4611386F8577B609DE132F5C29EA039664E52851F9915A776EBE54F9AE4B3677BF9DEF925B922B7D45E74C9DCBDFFF408EE98CC38F0120C99FB9018BD129C9A4F4568B0A2E87250CB8A033C2E001FBF60351F0F0BE37F89ABB834CDE9CF9EEBA4EF04E42C0EF769A3AD3689";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "1477E290857E3C912AEC3900F8E2211D12D52EB5F245F0B9782DA918C54137BCDCFB627D7194D10396D3695ED3F38C1FD66AC0781EDAD26C05572411EB1AB2D303A7FB0D3F518CBAB347F40D4FCFAB4FF6750D16BF417BAFBA00430E5ED0604026DA2FC54DE03573EE09917639039B91AD1A9356E2624F29213D55ADB09F1FF647064B939894762998FE173A8E499A9767EACB701A9EBE0091F4A7CB543C3D68A34D73A4831A07D3520D5C32F3E5E8D0C2F0202E61FAB3A4C22C16904A6B5FD341E28D29DA9667831A3F734C92B9E7AF264A2467ACF21945CBA229E6842A8556F1C91B171BC5C79A215D0054CC7A6752ED6E571B2E15DC86B65789F79AC7CCEF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "0553B50AEC11F539CB890E2C75A5F588C5CECD8E86855399A2ACDD366B273C19A49F10111B117C9CCFA93297453E2AB4FB76C16CA939F5A3445B0885A682FAEB4FC1C0EF9E2458D66B3A0F81DCE573FD6296B79FC3EF37B2A9E2E7B81F8F636BBBC4E4FF7FAB7D3726E2E170BF7C9182D238FDDCCD43ED927B2EEABA3A665D235308F88CBE2938A1D11533BBBF3014D421DB87A676064DC713C63AFFBE1975DF0583A7A2753B6CC2C979EFFA19F2E45801642A5A6B704D7D57D402DDDEC621AF9D42A553463C60A61DB066304CD59356268CB2641211C31A3A829F06E9E3A9F0723A40100C1FDC0D7C8CB16413952D1BBDF45EAABDD28D15E71709D1E2E36A3E";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "AA744DD878E38A3A087F385F9B0D00C6BA6B9C01C0A18FE511ADA0CC56E1E5E066001E1E607ED437192E176051CEA985230CAEB6109E8CD19F3EBACFC70BD687068C3FAEA045586EED58BE89E735CE2E0D1351171D83DE53B314481E0599CE44EA149974778A29A0031AB7D821FE9F97B51B2711028342EB918454561C976BAFFB7B9DAA92887ED17C18086B23361FE35A3BE34B4702099D27405ED22C3659A1CBBD522BABDF5D0E171B49B77365BDCDB2D5E363A573A23A13631233CAA3159D5691473A828B70A268637AB1EE1156C01A58596E2B83AE60B5EAF44ABCDD2987545BDCC433F89B59B4C93E9664D4B668A019C9F2865A4ED6513D5E3421D20B45";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "8BA047CC0F5D0C6F8214E6FDD0B3CA93E4242B70CB1DEF5648EBEDB5D1CDF7894CA6EF11250EF0296A163ABA6D8FEA32054C282F33A286D03686F676E7050F03C3829B746A95773FB594B106DBC420878050E50B623C195D45F06E91C91D30A46F41477A243D0797E8911D562DD0CD8946681786F00A92767DF796E536E45510B5C5E8DD17F460957B6FD670C487CF13934F38FFEF6DEBB9D260786FFFF91693A28A0378AF8DD0B81ED77C5259ABA0475CDFC7471F0CFF3D20D5C61A5BD79DA198B510DD1DB21FACD740ED4620A39F8734C678D23D3E88DBF948519134AACCD4E54BC425474814217A4E88D621CC342F0AB9B300E565F01B6819B65A0ECDB1C1";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "3362C33AEB3318E285A00D67A670AC349DC39C3260130AAE71CCB88D38803C1EA9C7A8A2C8838A2D0C3F1C1D8721019939FE642FE18D043299F0C20C776473CAB1BE3BAE55F355845D7EFE0C2F80CFB5C332B1FA15CAD02A93B78C7CF66769A3718E884003505D44AE81D93FF26609E6DE4CFC3B69C1672CDE28FC3EB0C652DFA092ED2443058D123E1EC9DF3F6A7130A5C03A5D349D09DA98667645AE4EEFBE9ADC30D48A78D5CAD8D1330F83109B2826373F2F752F1AFDC16C2D1450A0C973AFA4111EEEC517257FB07B9FC4B0CA24428BEBF875528258EE358719490D24A8D4D5B8065A3D9E711115000D1B3EEE04254DC75C69F6790EFFC4E4BB5DD274A2";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "6E7BF83C33BFE7AA4BB8C616828BC8BE0E4FB951382A052E29ECBA54A528984A282FB9BA13655ACC65860851CBB9CA123A98E4BEF3FDFAE14AA2F2452FADA75B31E19F005A80D71ED482E5949BA8F35478DAA5B03512A7CB2359C2D5D05CF3C96FCE1FB28F0F4FE759AA6C45B117179DBF19D969E4547651A07188C8ECC49F2FCB45CB195497E926DE815C2F0D6EAC2ACCDD56A0C10F0DF36BC31D594778F8F031142BD9045F8BF1CABDF0DB8BB88EFA44B6494F967B0A3D3CADAFF80979FB23AFD170B4878F8BBB1D3177E96687AFB78FDC79C79CD3236E40B5ABF20F230A611BCD619D774C5F27F648837620A9101F13DF08DA8C106637239CECC097C165E1";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 8;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = "348F5DBDFB465C142EE0ED9D9309EA5F7F34247B141238A380255C73C12C22A28EC0D6492064DCBE286D268806E4AE2B5AED35CB19E5CEFFEDC38E191EFB6768B5FC055985A3A667A3546D7300639CDBDF3CB3E8D11F379758E2BAE173F11E5C3EBD4763238290F5CC49BC50007B6E7DE00A43B36B179FDA139C3D171DC44451D5E2F68AE5047A739A26D662E2C7DC1C5C9802840DA03456E7F9825EF28B3714E406892E94AAF45C93665E7555BBADDF1DA531D516B9E49E53C81F8C9D3DDC09760BB2947380DECE556085CCB7FE8EC41B33216CE48C101B3BFB7D9B63D3D556A204DB614306A31C5D3BCB576FBA316A7AC679F3DB9ED210069C86838550E333";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = "574F939A731BF5430864B5CEB96447CA2ECFE1777E75A3BFF450070289A50694FB326E29B916BE96393BD70F31F9898D05A6F0A25958D377C8ECD122306769CA5D7630860D1C5348252781D010EEED27FAFA85FF74D35B1B3F0614A076432BDDCD79F2FB64FB9F5BC8FA8FCA05499B3190ADFAD6E40D87BF9120FDAFDBE952759842D66969966EF4D4D3FBB5C341188B27C66FC6176C1F408DD1CBF1D467A5D57D5DB2AFAF1D98C58F5740059C79533A4E4F7EA7387597B645C1DD266E3C338FDB555EB3F03FE77FCF3649BB6321596478D5441B9BB014F7E07E22F46806CC5FE10F7C6AEAE5B0CA1F2B59C7DCFFAB494E39DEFBEF9E4636732A7CC37E98F0F2";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = "B58620D94324DB5986CFF404A74EAE0B7547B73207C3926C114302A77E29CC1E61192217DB673C562B7C07F1F1DFDDDE86B39C25301D10D1E56473E223E719F479CA087696A82A885C2CDEF0410A03BF1BE17598280CEBF9488CB2394E6467181F775F52F8CE14F4BBCE877155286EBB44F04A08C191AD094A823DBD7513302CE715E1D8078BBA3C95EB368856DB660230A80AE75D3A3795BFC8E47AAC22B5F4D64F0B95ACF3E40BF24733A5E94D450EA2ECBB686ADE3072C2F0781C6719C28A4BA4B9E78FB594ABF5D82F7B4E19005956DEE638262935336D4523D6C24E42B1385D4A80F16779FBE9962E713C2CC4A874CD17AD3284EEE669B21DAD963C7595";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = "614070C91ECE1F7E89E4A5EC777E5231F3E5EFB457A0E9CBD21343251C63DE1B0AE8282086C632A74FAA20FCE19D593EBC12E1B50F186217EC2B27D225DEE43E854EABF50B34CF83F36EDDC152809A0613693750B59B37C4CE6967D4F95ADD6FCEF869437F99B52F05CD3CA895F951EA4744A1F8D88BD66E5E487A2E885C080DF26DDE2E8EDABD982962EDB0830F7A860B8A0075E30FF1427020BDA29D8E6AD17D77878F596DBB2ED427AFF682C6BEEC486248EBB75A84F85D1C5631446482AEE63FE62D986A2D4E75133B6E6D367D85574C342424B780B9847747002D3CD18B66A05BF9A88031EAF997458060ACE8D79EADBD551B66236C173E4D31FE86DE4D";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N54
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~47 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~47_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( 
// (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8~portadataout  & 
// (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56~portadataout ) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( 
// (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) ) ) ) # ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( 
// (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56~portadataout ))))) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~47 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~47 .lut_mask = 64'h40704C7C43734F7F;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N48
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~51 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~51_combout  = ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~47_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  
// & ( ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~50_combout ) # (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~49_combout )) # 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout ) ) ) ) # ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~47_combout  & ( 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & ( (!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~50_combout ) # 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~49_combout ) ) ) ) # ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~47_combout  & ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & ( (!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~50_combout ) # 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout ) ) ) ) # ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~47_combout  & ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~50_combout  ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~50_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~49_combout ),
	.datad(gnd),
	.datae(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~47_combout ),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~51 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~51 .lut_mask = 64'hCCCCDDDDCFCFDFDF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[8]~51 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y50_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a33 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "A4CE212EDBBEF86D1ED60FA2B1846D87FBECC8CB41A5F003539B6DDE2A190E5C5BD1FF23F4E7408C841E3AF595D7DD50388DBEF1F7B0CC803E55F4BF6B67AE67840CC3D8AA31D8922B8D4955FC51221354DC827CA0E518C376DECD4C87317844B8B2700516905EE7FD22DF1CC39F3DAAE3CDE60EE4A977296D3F99482793E08E5555311C7BE719E2B44AA405696BA51BDAF68E2ACAD2AB1606D26A32C5F64EEB72CB4AA53158EFA8D566A12C01B6463A2B049586027D5F5DDD133498540A9E48362B3AED8187F62E1B54E671C3B5D438C9496B5A77C945A8A7D464DBD39D3E985CCFD21BC8941367A729EE61D01CA6E70B8F9DA892800B0098C35943A1771D03";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "1FBE76E68F5699B00CEE826949BB996B75BF4E2A172F6E5209C11919AC5CA031E0914114F16AA5CE90FB0E718ABCAE86ECAAEE2D6FC1C01FF45756FA3ABBB831D75B4E4A180D1FE95FEF073A1626E0FE3E85B038336D85FB5C582803DCDEA21EFEB7E7CE509131D61EBDD665B40658C9D499A74C31BD49DAA6141A2E67588095CBBBAE9AF7DB46E283D3D72C32EB9A30C18B18FF7A3ABA7E18681C0CF8FE15BF50C5D4037A260A39E31816EA67B77E647BCCB72B3E1B3530B843B5466E173380A262EF99B434C2778F1D9B337D0920586C87FCCE98834AE82DE93DB84F53F5E3F1F712E1E931244AA9F4DA567C00D518E691279F40FDCEA2B7C32D9AF4D8CDE5";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "9DA3B3C67C2336085CF34BA8DAF4881E13700B679A99280B4D9EBD9D696179008B07C7BB271625654155EED0542DF8F306155EEEC6BBB9CD8F6FF0C649480386F66FA706A34165AFEA74B966AD935CDBDF999EB6F07FAAF7E19E21E398AE9AC0E1B04ADFC0165E0C1885078BDF8A1F92B75A78ADB02CAD5641CD11A4C57873F6D3A1A0F5D1FAC5691D61DE1874CAFA8D5A94B33566748C7B8904D734A2A2BC9860308D7490448A7D83ABA89C697DA90E23BC0729B59FDF00255DC08A269110992064580E89B4D3D4397C2B617D7575E65E523D9F92E11B7D5F373253792827FB85C69732004BA7596DD3B349DBDD0789C2C16C344AADCCD8A5340010E463ED6D";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "EAE0C8D0B78D7A20258B934AD6692EB0C06E72D511352CB9C8158EAAEA6BB1FBADCBBF444E1F8FAD48A65E234C02E4EEEFC79E0F0C3483AE365958AF0E8C689C08554749E1AF9B069E83C27E96628EE0A09E15713378E5C08204599EE93FC3E354D65D625967F88860743811343FF41A2783C63A2220DB7610041D65697507ACFBCBD1343B8C5E6FDF736DA694B48D54F7F6D181C2BC349ADC5F5C8933BE3DCEF842A2B8922D2FB6D9FAD404160EEC001B0E05B961C6443BC0D71CB5323EA2B376AD7A30C23126F93ABB77A6799AE3E6C282FFA3DD0FB6108DC732F8E9AF8A2C38C76349E079864030D779153218BDA6069D2B35C0BBDB4D6C5CD32A4737E215";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a81 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 9;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = "949EE5ABFD52FCA9CBD29124F8910E157413EA6B49CD8AA96AB44DA555021303D32ED230D1E679BF7FAD1D20433DEE84042A2BEF06F3B1C3DB9BC3AC8DF3D39581F3E14DA0A444DA1A1EC4C9106DA210D7A111B201F0C450FD95F72D8566DD87C441AB34C6BEDED2D56286DA00C93D6B61190F61CA6AF74A219601D76E0814016C27C82817C1DB99804A45A7C6D5D4AB6DBB3904983504F28E14B4940F56576C52473C467BB2A24EA77077D01B34608C2F3244212805CD7C7F0E69724341493117D9D62ED01A3117B8EA53D7162F8E4FC69943B674B6EBB5C21B9C7EF788E50AAE2AC99C776372D3E7DE88EE29F4A2E16697966ABD844218840DC4436A7BC28C";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = "74A9F2BA73A1D00244DAD98E6EDCB140143FA9C655AB0344F5CC8F2333D760BC5D1135D3075B383FCB27630D5371778C018F17DE12D37E78313689B31C06F437F5119B9C5208344EDF43424DBD42725DA11CE1268779F6C94BD6760042F5A783AF00E04C1A7E3B5A3DB67462A1EBBEE2E3EC3F95667489DDF5FF4381F1A07EEEE412B04D879C69E744239C191CBFBF3095F7DF95A141B733C0BF80238B9ABEE7FBD61C39B2AA5700C9BDFAA67C5523E8E6CC940E96F76C6B595DE76271F6E0995E5914AB8E2A63EF34B4A27BCA45D86B1F72F7F1DE683DF74F8142CA2A71DDCFE3B0063C5BE310C8220D7BAE1D58876D70E363EB14A5B578F53E5913C36DD9F0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = "06D025F5828348D4473E72B101EC53548E3AC0C762FE7F99833771183DE67486554FD0308C735EB5A16E96738ACB7898FDAC7FA6366DE23A94F9F35AFD3B8C6AC1DEBF0E4BF8D873BF67FFF0E82935779B7317A26785B0E3F522A7C58C3D3323099799E2C3EBBEFED8CEEDB842A3EB7BA2DDC3003E8B7383C0C94BE4499D8B1143F1ECEA8FB74C2D61420126280F8445914E926F14EA46E59E5911A94D454DBEE022EA7070515A6E13EE61F93E8615FCFDF298EA56736147B4558E3E7893490FE1209B5A35059833DE8F6D9CD43EF7C59C62FBBBE6EF9EF8BB6B32E1B44C694FFBE4A4576F3044F381BDECF79A79DCF11343FAD22C0D46FACE5E19A2E416137A";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = "F141AF5563AE1C27DABDC1B8C820735F869BE5BDEF3E2DDD390C0FE519B8E24136F148716B4962C8D7ACB8B8865A3BD168BF4B49EC4CF6298D85A6DC66465898470BFFDB31833840D62FCB3C5A9E44927FCFFD53088CC8E807B7D8C9AA728D51C0A3ED5EF563A9F8FB93AC68632DFBB3F4581F6646BD29A0BE15B654DDBE66CCE7D6B5D8059B80CACB9D61636AB6FFC93A4733C4742AF767D48D5844FBDC05872FCAC62E14890C73A1002EBA7CA62BA1F8F42244B4950645723405B423A14DA7C2A7704655256843B70DA02971B02D3090E3247D41907C46554C93AA83F9B41707D47414F2E0D992DE95E225968C05389F1171441FE5F24BA9A9064B991E480A";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a57 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "365FC98EBF43A9EA07DFC20907E8BB346710CBF60B027B5AC646EDD0EFDCD17AF31627E063C7A2F30807136691B11B1BA507712B15431DF84C9A857F2151DE0DBEC7FB10A90E696AA868CEC3971E6215FFE2DAC1A737D3EBEA8E76B3435412D12FB5933BF0906C2F2F3B1362C999882408B3F0B2DCBF09254E447D501299A0FEBA9DEB6AD17F0EBCCD954C8F9F48FFEE4BEB309ECAC047BCD5788DB61C130744B1869ED5214FBBC513EC49AB9E4527155F97A4A0E680E080D7493102C0AD471D97799E5AE78188D67639ADE1D3D0808078226FACC10361994FE6B3F4EFE8F782CEFC41FA62385D3E7AA6565EFAC5AB3B98D692463A4AD454EF102E5DF593365A";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "8D3FFF89C937B237236F575D07A8632FA49D0ACF2407EE45B9D129D15BA43BBDA86532766A1101192A88209C900F4AFA7B0D42D03C02271833314C0C824A053369BB169F18302158B4F853A44C5CEF29F881C09855D641FD25AF4CEE376C9009F9DAFAF277794E15FFC7579B83685AA2232E7ABAFFF05FFBC5C27A82E7889B898B9E185E32460B22A4FFACBD74BA5898936FF14810F56043B421D78A2873171FF93BD92FF9EB4D4F3C48F94E1D0F18E1B1B213A5F6542973F344BEDE617ED929A56E623C232DB52B942C9E6E9C96C91E77F612DA5FCEF60D83A3E582F7FEEE81991139A9959667F00B120AE874F43767437C68E7861C03A997A16C9683B56607";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "0099260BCD65285DD5EEC9D1C12BCC65255BC35F24B5736722B4E1585D89AF9CC1BDB652B809B531C1D2303BC48099229434462B8E65FCD003E8D7661DDAFD2876EBC5EC8D981AA494AB39E852273E0F076825D8320A23D767E8B52B8C1683133A40DFA25F94AE4724DC2A46E439A7841DDEB8BCA5F241D44FF6EB9AF3B5C862A11493F54DAE163122772BD68EC4E67BFEAFBE65D22CE0C3483F4272F94D5B022DAC3C005DDAFD311BA532EBC6796411211A857F03220E7B86CC6DAFEC8CC8B2941655F64FAF02C15A04858D286BEE877F1BC2F7B80C0C773473A2A1C7650E255A0B0762FEF66F890EE604BDAD9A1DB2A3A9CE6F052078D1C9615E1BFFBCB0D9";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "E6E543A5586437DB02BB68E1D4B78278363BA856682D8EE15891D4912B788B0EAD8E3258C926947A2C8C3EA79B8238AF12FE8DC793FC04439749E9874BB108DE5E955E36F9BA1313C76AADB606C441CECF4214EF2994963989A148EEA2A8B2A5749C1CB820065B940114FF500F78220EF9F7E1B38AA84E3BD3398D8F58529056B800D1E55F64E20A173079C13BE3A464804C125A0F39821076CAC988B87600181003C9D7ED10B0AEECD3D37C424A80787EC539C768EA3529260653D8C88BC35C7938C8CCADF2980ABCF4BD13C38A1655E7D085C5031AF3472EFC2895600A89028A8EC3FAAF1033F2CD0D81BDDEB966DD0307BCFBB1AB6AF282E469D71D60394C";
// synopsys translate_on

// Location: M10K_X41_Y59_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\vga|sync|v_signal|Equal0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "2C911E0F995437042F20375748FB2C5831C7B9E0FCF47FBB6F6D354D0FAC1F950680D27DC4D2914E8431EFACDEC23CA3C89665697FE79F012DF684643A8DFA4F3C4D5DFAD357687270A6A6594DA48D37C3328ECBBFBB5E492C8C500D07225F66766CB7A3208819C870846B4D6132BB91FC4739711F16EC48E94FD367BDBE5EB9CA18EC59F6C9B324C705A3B2A63BBE13D67A874F9373D755E7F4A0FC0210E6C2E2BE3CD82AA604580964F25860063B646AE717322F9BAB246A1440E27CD5616C02E296B9B68EF3C3D01AD79112CD2F1CCAA4499DEA093E2B642B4AA1C2503202F04E7CD2F9A2A991B69FD2AE983F109711C2CCD0A8F11C1FE81B46309D5605F3";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "6D5DB705E0DE81B638162BB54B0B4CB76DB0DA6433C9C8993B990E0B56F8C4E0F2D2CFFE9E971C22BD6B32DD6660E0A7DF5103374FE35E9ED7E075D5D2F44E11DBE481DD14DFC412D507C1CFE2CB784AE506C9CC7D969212F1CF95494124F59947C13A4F644BE134A2E5429F2AA4BEFF1C8436897511F7AB3DBADA8F9D364D22620B49906839E11FB095B182FE110B65427453FA31858FFCDE52F06206077EC2AA48A02995151A732621501D45611B8934E5BF87D18E1F288454DB4FF3E51C18F04DCCBB30AE498CC1C16CACD6D2B1B32D0B2A56191D2972D8F124EE9B2AE2FA641FD847FEAA2BF2035FA925721A92FC9E0C775C4DB046CC837727248DEA726A";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "5031AEB8AA612D213616B382473F36B5F6D42CEDFD2FAD879B2BEF90FDD73C0EE0E92584CEA253F2C52E8A503970B90FE00C153BE4B03619FC33C8BC90280F96100CD74065FD25869FE7E12935BAFBE8D315754DC7390D1D8345B77513ADC267551F181DF1AD34F95DF819DFDA57FADB198B57C43FB614D6DB2DDD1AB4BBF006C2A4FE4FF7EC84A9F115D7673C1D07C92A567D4A78B046D4039B54D6B5D1C9B02C7F8E071A92E78234B578325E2D849402CD715CF23EA1174E6EF7C5E017EAC0D1B26F4323B73CD6063DA426E264C7AAC4E3168ADCDCB1FB32F8C6D0F0D2C21C08F467DE02302E12EF00E5AAD9473051263FECEC4FA3883A20CFA9E64FF4D6D6";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "A89D0BC8C47C311292263F45C581E9084969C6F871B9C91A8BCC221608A4E27C7BAFC1B7F51A4B1CC21A4C3A0D7FA991797BC0C7C0D47B8C611EE8258D0F2F9CE4521F56C20557EADD01F429E802979A5077EE630988C1B054833BC4500ED1B94193800B5EA7929536DA3A7A1E9C2FC65FEBC51A0977C4B75DFAA673EB8581F3690C24270705BBFD37247CDF620CC1BE6F01C355407B8D7F2F1F127660065036ECA2C2F87F4EEA4C2132081B73E4BA7E3A3E8E614E19B43A3C6D4DB7DC0ACD943378A24F5687AD4E6B9FD66B92031E9C7E36316CBB705EF380D687CDD139428DFA1C3EBDE2D586671EE8E5577D337E4657EE2CE09679E44AE1C0D9206B3D61C0";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N0
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~52 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~52_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a81~portadataout )) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a81~portadataout )) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a33~portadataout ) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a33~portadataout  & 
// \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~52 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~52 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N0
cyclonev_lcell_comb \spriteController|tc1|RGB_o[9]~9 (
// Equation(s):
// \spriteController|tc1|RGB_o[9]~9_combout  = (\spriteController|tc1|visible_flag~7_combout  & (\spriteController|tc1|visible_flag~4_combout  & \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [9]))

	.dataa(!\spriteController|tc1|visible_flag~7_combout ),
	.datab(!\spriteController|tc1|visible_flag~4_combout ),
	.datac(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|RGB_o[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|RGB_o[9]~9 .extended_lut = "off";
defparam \spriteController|tc1|RGB_o[9]~9 .lut_mask = 64'h0101010101010101;
defparam \spriteController|tc1|RGB_o[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y28_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a129 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a129 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 9;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a129 .mem_init3 = "3F77B2E10542FB32A27A35F76BB8A3017CF7ED173AA1A810BFE749FED91D3E1CDB1B7F4AE5D265039D2FA0BD4B63AC1D3A739771107297CB831197DC379DC681BE88A8D3DA8953BDC8D80C9EC3DDDC8B5E0DC1F7FB1EF811F13D9B40020B2ABA784CA3B0D2A84195B93F70114F172AC45FE40AB1655871738948D77D9EBC84F690CD1C00761251A62702FEDC069F9A9EC1C4461AFDADFEB44C584EFB23A86C6D5FFB38D5A4D1DB95A94B1A60B3533C1F44CC7F7F41E5872F4AE5AAFFE9AB4312A5AFE8AD25F3BAD9921FC17644109CCC845E32D4FA93025B7B7760CFB960B1FA9BDC8D48593824D77D0FE6753C1D55C2553DB986A0EFCA0A9D6E40FEAF94480C";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a129 .mem_init2 = "CA21DF886E85330DB0CCF136FF7D2BB0A849D885CDEA76B5AB63AF94AA95B085654A4F131F6C36C51D804F17F363F4C12D816ACE105A92001378697043319C180F5B5A2611E417A04FF84A0502EE7E3EADE0A8780C925CEBCE582442423DF7DA674789A9D60E596B4C5440906EBE11C3B5044D02CA03A824D1859FEDE7F2D58049D660D04B2AB98DC5DB875FD79C4ECE3B6D553431425FBA18F777B6CDF137BAA3CC710EF44B9DC4DF38AF4FDBDDE5598FFA07795CCB7172AA9085801F9E25A40291DADA80E882272FE5535D1A7260FE64FD964E7CEAB5CF0D26A800FD31C7725134B8562CD3E9F7648EF39A2721FC70B4F578FB435F367C2C3EC6F79AAEF934";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a129 .mem_init1 = "303BB6491D919431A430EC56428B4D719E3F4E1F38A868D664FB5E5D5B1809533D6CEFE2D0F738FDB1D7902662433FE2017AAEE26B9A28B4BD0CFFBEF9B8378C5BEA24DC245ED2737915712B876CBC49F03541A3BD45F5273D35B9DFF788E4BE4FF8106DBD3436C7A0143CCCE7878F917BDED31D9C31C606F812137F9B15F1EDFBD05EA7FBE51F21A6D799BB032B712ABED27277BAFD5BE9A75E6770F5C871499A3888712CE828C0C8523DAA81C17C50D1C953BF319383498C494C789970F4DAF462FC952246DB940DD1594A5CA5755C150F12CB07E58F8B85E656FFCF46EA978754CBE32D7C6AFA7F2166ACC012AF4ABF197B50960A9DA49306B3D819E39204";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a129 .mem_init0 = "7BFB661D9733E27AA4926AFAD7261E3A0E05991D0B350FC46EB666D38C97CB224B7D9836867F2D7C652C55C686BC5015321A7C811C6A39B0DBDA4B015C533E07208753773CF2726B7740920280B5D0EBC85022700DBA2AC56CD33823C4022538FB7C80DC060437CB475A17F13AC8C79658DF02C77A25C4F682FF633D6F22F0890A03F0C3D19AADF2C464D59A943D525A86635AD5DCBA00FE3BA6266A1E7145E034F5BC9A5E92F3CDC84E8845170BB5977393F57804F2DCB72CE9E8A185ECF1A3A769BA131A92E7466ACBD92618C179705177D945B103513D6632A1C7AAF3F804653C425852BD588965FC87D40ED7CCC835480CE52415CED57F951948B44F3D68";
// synopsys translate_on

// Location: M10K_X69_Y2_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a153 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a153 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 9;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a153 .mem_init3 = "3FE2B42526A50537215F16FB4C6DED35528C845855B42FDB6B24C964DCD1F8200B7EF431DF00810A1CC7E13F8ADB74E7B73340F595A27537701A90CCD2E9D38DB8CE3224B663F34F68D4A532A75CF10047184978C76AE6B45D7455F9D5DB487032E7A39CA535E2D7A4917280C11197F620CA77336E03A9686613CAD4A49F1FA7EF598C99C351A8A983395738EB1EFF668CDD05592D92EA7D7692D1514F3F80419F80EF6056DDC61FC3E27A9F9F3BA82F1A23A2ACDBCAD4F882B6E5752458E5B5DA75FEAE6495B5182F0FC28D54AEC18BD254C87453D91E5DCB92AF863B3191CDA823234FEB9E28C6243200EEB233BA478210DF6AC20E6949F695126C0BD163F5";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a153 .mem_init2 = "C3DEC474D467463CB63204F09FF1192EDA6CA719071E9AC224F4F06F1BF63B0C3353D50D55A003DA12399181B2C0BCE67063870B2AD8E30761695191C9AF6B2704229DEC7BB8650E89DD6BCFBD7A722A5807AA4E18BA077555590173E765EB212242D0847D168878C2A8121C307424BBD17F0D0A53D510B079091EB24B8732F9D4F3F9886A370DCE10AFB925BC9E3E266352F3C6525B60B9C60AC13147F20B497A62B3C3FA3051152D2305DE46BE18F420700B166B687FA087FEEBA607D270175A96FF672816B8ADC3A16BDC49B5F349CC627FDE5C83F23388AA73B960F57472F3F02E70BB2F96E4BD2750541A107626552771E9EEC13E6778690F95E8ACDA7C";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a153 .mem_init1 = "F077B6CEA058EA67424E9C1218085F43CD6A638C3448873C826EA9DE572C5A8CC695415DCD9B66BB3C08A45B671CB7A3C49C9092FE539F166FF193175AB5877634B30B5EE9FEFC0EF9A66814A1E70C70078EA5C44324E15D4A771BFE77C343884DE8BFD412B9378CCF0CE643F5997880EBB3BACD88A8803D50F9DE1E325B7A5772A08AF42F060288D0A828EA22AE1E52CFCA4EE57A3AB98F1C845E346E14CD43D8CA06898314495C72C0761F1E1780EFD2757E59A8DD6281D1D4D055E1C0E2E94C95010C169C9BC5B78042A0808F7C474244EBCC0887D6C01D8342A7FE6238009CF200E8E7269BD23EAD86283E0C5A03F8CFB84DBE02B84DF6DEF84269B7458B";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a153 .mem_init0 = "FA03BEC6103BFB97C755F92243920BE3F694E11EA482401EF8898F26CC45D9AA069DB7EE0AF41A1DBF700393D907FF4B6F7D03CE7A33ECF3E632CFE8C98B56D416AB3064926F2189B5B9C59141BA1F2786B51167C17D7D755BE454DF19D1A1FFB481BCA8CC60D7FAA8C2E3904F3D0E8E3B78ECB2C45CF818DE66B886DD4BE32061C42C63C584EA0F45928703B0643C192A8BE8DFEE6FA61E47A50ACFEC8C214F771142FF617000F3E911ADF7CB634BEEEA134F91C9A598ACEE14AA7D551802843180F5B0991E689C1D8280D4414901AD6D23AC1D1C74EF1459248781D5585DA7ECA88EF2C170831D25390266B0AA55AD3D435D4F0EE0B520AEF3DB363DBE2D86";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a105 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = "1A1A1543FB5C4AB3D98D382008B9166722A8E6D67F8CDB6151121C155D077EDC726840D021845408C4943BFB217CBC7759A5BA574605E38335D31FFBB97E470824BB0AD3877526102E5D140EE4426702FC5212E52D28834AB36B154D112087E9752E899A053BE90EB991834F1694231BCF7CC3D4241EE7440C9D036F538F4E48A986FCAD7055648CAF30DB51571079420EB5F328BE77A8718F790B2EF9D66362BB3700A245768AF7A8A69C2288799A93597C4B94B270E1F26AB50870DC0FB36FC22A02DC80A05450777D9146C1BF4ACA7D898F5E392B88C93D9D59ABE48BB0AB9A198D4E10EA3594A4E8424B238E4C717B840E662C35F61B556E61695FBE10B3";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = "F556E04438187C39F8A1225DA816AD50949B7A4429E4F972AFFCB7402C77A9903493B5A282E820044125640F3621E734EE942D66C6772C3BFA035AA0952D82EEDC4785D125D2E4350CD479E19B810B97E254D38C2B289B40A170A272866E841CBE4F84FADABA0C9CC4D21C01A30F490673DF3410E5C57F2B430201531B6BD8499BE2A0F1BA1E13ABA80F2356CF7DC2DC48B897C20DBFD270FD0FB1F17188CCA7C2DD025194F2CB36D73C8A4883E84AC0D740E0DC179563E3C41F774167E68F91F48F4B9B82A804B0D636066206E0126AFA4E5B11614BA64EFAF2DF873D95B680512DB016E702204E1FC083C4AB8E4B79A34DFE35F6ED047D127DD66692A11E2B";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = "04A138845AAF358171C50725C407667BE038327E9ED8AC6970AEF274918020C0660F93A510C11103579660A4551A350FFB3D4D45F44A3C8660E19EC787D47FC31567D1C59D3FA8750B8B2691C23F11324BF19718C60851917BD7DC4B8E6F4C73F3B233BE073508C8EB2542689B96B915623DBA8E8946899EC85A2D9B3BD5F7D1E833D3ACB3AB1EFEFD9DDC0AFED7648F8D256FB15D95B4DA17215DD39BDB36F968B5149CB938AEA381D774AA67632ACC387C8618E2AE79603ED1BAB50044700DE18295DB1AD7146148287B7CFFECC3922816055FAAD801888DBFAD41C4B7CB8FDC403EA14C90BA1963DF7232F043126BBB563D5A79DF7A25DA15748A03B45BD9";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = "BAF6D12FFBB5E72BE79A3C7F8094E5967AAA1A56EC3407627D164B8C4826063C1A4911EA10E786BCB3F299081AE49DD423305AB4AAEE7D452CD63D5A1C11517B12CA8867760BE557A31AF349EE53EB34ED6AC91F2701813F96C0C9B5F562D631190DE3D513D088A34DDF83B98425668D09C4770B9314C9D9A435B22394CEC6F7DA9CA86ACC4A0E802AA734AEE45313B4E11C3877F8A87FF1DDFEE2449EEBFAF8CCCC2707DCE896F07E527141DDE46EF4DD14D84B9413855F6E87FC97945B300314DA72633278119879287C0A3002919BCD79013E853E2F8B393D2E6B5F3E91E17A5C4D6C6CB269E4EE33EA5CA28C9B48B0417C044F14A392A85AAF6AA6B4ADFA";
// synopsys translate_on

// Location: M10K_X41_Y48_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_bit_number = 9;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177 .mem_init3 = "E7D6727C7884ECF42DE65B96FB9839D7D7AE0E182760789536D694DC57564BB130A998BB4905F211FBE95504C2820276E63FEF81A42C801345C3CD76DF2A69B6FC730501AA89ED15BE794F294A19D9D509E01BEC4A27DFDD67100EC60B13809D8333A4F0BFB9C7449BF3EF476AC3B6E11587A1AAE1776C999DC35AF323035216AE03EAFC6EAB8ABED74A3AD38F85DE4A4D6E3F85577093A57A356C91F8ED20E0459DB1EBF8DCA498666C62C9861FEAD8F0CB0D44CDE04D79671F036157BA95E2C1D63CD88543AF0244137F12E9A0628FFAD5317BD22B0DD85C73A750AB08BACBE86DD523D289F18C9BE46F7BCCB120CD2BAE3F260990E9D486B479C0C20BF30C";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177 .mem_init2 = "0733B6FA14A21C2CC5A49E1D4304300008259949A553AF397B84AAB92F0F913EBB309E1041FDDB187A9DFCAC1AEA03FB281F12B03B8F128B80C0AF38287FA39436D9EEE52CCADE6A2C464F71988DD3CC50A3432715AD9B4F8C20CFCCC9C57C79434D6EC94435D2036F65D59C1FB1387B651CD8029CAB6AAD24C68A633643C7EF53706F221E92A42E1099B205B8C43520C0D7E6745128ACE7A3E7CF0A9D0DE67E620243F79C62F1691904058D62FC8C11A805C717BFB831E82EB7318BAC62B93A6C3851BC905314D19C816E3C1261ABC3518D720937D0EDA96CB969FD82B39D6B7289DECCAB17B33E4A355C80D73FCD3B2BC2E37E11AA66C40AC9CA9504C5222B";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177 .mem_init1 = "456BA7034EDB3996189D82B5BD28DBCE3864EE00E212700CC549C24F26674D2005E2C3F04459990E66F4521AFBDC3C42A9BF9CDE7A0384A15D94E597A1C3EAAD7D9B22A55E595B150FE30D17000A75FC3C2F916791F6BA311039AD26E9B30A5DAF62B1F9D52918210E79EA425944657A13FAF5169EBC77F3B32503E02816FC2D6E883343A7975F11C475FF0E527AABEB1735073013BDE36F4B6F28D147EA9C04EC7E1CFA0FBAF36B016D60194A37521282DD1F19B1C1D8DEE1D7FD3CB8FB771B92B8D5892CCEA85D32246900131BAD44612E81162CDC8E450650993B04EA686D0D86F5A8DC3BADAEF8E1894FBD7EDD3D5383C0894F1E4E608AF95CD6C4D39FB9";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177 .mem_init0 = "C0D76EC03B125A8BC49C6C405819393F9D15C831D452E6394C5D4335558EF572E18E21FA29F0ED43F09F518BBB3C8F2BAB5798F832012306E246FCBAAF28986BBF0FE3A5B20601D9DB39E5120033D3EFA94AF15143F03214BA0B55CB0A9F079A3EDC0024A5D030F8A49E2195739523A094B6E05FC7037E22DA0C99F70E23021806EFB490F88C63BA086A973AB897BE8B008EA2F37C515B1BAA8BD9B4F995216062D68960A1AFAEFA1779ED73D0A0353C2402C43A24DC1B5CBE185B8115967E39705839344D5D0C3C3A0AAEAD2EDA13DE3CA46B18FE20A141EA3B975F1BE8F807911005D1DFF60FDA1B5D4C60F44D6471D75FC39DC124A83907C4507611C77C74";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N30
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~53 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~53_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177~portadataout  & ( (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a129~portadataout ) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a105~portadataout ))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a153~portadataout )) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177~portadataout  & ( (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a129~portadataout  & 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a105~portadataout ))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a153~portadataout )) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a129~portadataout ),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a153~portadataout ),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a177~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~53 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~53 .lut_mask = 64'h03CF444403CF7777;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N27
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~54 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~54_combout  = ( \spriteController|tc1|RGB_o[9]~9_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~53_combout  ) ) # ( 
// !\spriteController|tc1|RGB_o[9]~9_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~53_combout  & ( (\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & 
// (((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a 
// [2]))) ) ) ) # ( \spriteController|tc1|RGB_o[9]~9_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~53_combout  & ( (!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ) # 
// ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ) # 
// (!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout )))) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ),
	.datae(!\spriteController|tc1|RGB_o[9]~9_combout ),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~54 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~54 .lut_mask = 64'h0000FCF80307FFFF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N15
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[9]~84 (
// Equation(s):
// \spriteController|scoreController|RGB_o[9]~84_combout  = ( \spriteController|scoreController|RGB_o[9]~37_combout  & ( (!\spriteController|scoreController|RGB_o[10]~1_combout  & (\spriteController|scoreController|RGB_o[10]~0_combout )) # 
// (\spriteController|scoreController|RGB_o[10]~1_combout  & ((!\spriteController|scoreController|RGB_o[10]~0_combout  & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57~portadataout )) # 
// (\spriteController|scoreController|RGB_o[10]~0_combout  & ((\spriteController|scoreController|RGB_o[9]~36_combout ))))) ) ) # ( !\spriteController|scoreController|RGB_o[9]~37_combout  & ( (\spriteController|scoreController|RGB_o[10]~1_combout  & 
// ((!\spriteController|scoreController|RGB_o[10]~0_combout  & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57~portadataout )) # (\spriteController|scoreController|RGB_o[10]~0_combout  & 
// ((\spriteController|scoreController|RGB_o[9]~36_combout ))))) ) )

	.dataa(!\spriteController|scoreController|RGB_o[10]~1_combout ),
	.datab(!\spriteController|scoreController|RGB_o[10]~0_combout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datad(!\spriteController|scoreController|RGB_o[9]~36_combout ),
	.datae(gnd),
	.dataf(!\spriteController|scoreController|RGB_o[9]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[9]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[9]~84 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[9]~84 .lut_mask = 64'h0415041526372637;
defparam \spriteController|scoreController|RGB_o[9]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N24
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~55 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~55_combout  = ( \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  & ( (!\spriteController|scoreController|RGB_o[9]~84_combout  & 
// ((!\spriteController|tc2|visible_flag~2_combout ) # ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ) # (!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [9])))) ) ) # ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  & ( !\spriteController|scoreController|RGB_o[9]~84_combout  ) )

	.dataa(!\spriteController|tc2|visible_flag~2_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ),
	.datac(!\spriteController|scoreController|RGB_o[9]~84_combout ),
	.datad(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~55 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~55 .lut_mask = 64'hF0F0F0F0F0E0F0E0;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N18
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~56 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~56_combout  = ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~54_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~55_combout 
//  & ( ((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout  & \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~52_combout )) # 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout ) ) ) ) # ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~54_combout  & ( 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~55_combout  & ( (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout  & \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~52_combout ) 
// ) ) ) # ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~54_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~55_combout  ) ) # ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~54_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~55_combout  ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~52_combout ),
	.datad(gnd),
	.datae(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~54_combout ),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~56 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~56 .lut_mask = 64'hFFFFFFFF03035757;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[9]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N3
cyclonev_lcell_comb \spriteController|tc1|RGB_o[10]~10 (
// Equation(s):
// \spriteController|tc1|RGB_o[10]~10_combout  = ( \spriteController|tc1|visible_flag~7_combout  & ( (\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [10] & \spriteController|tc1|visible_flag~4_combout ) ) )

	.dataa(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(!\spriteController|tc1|visible_flag~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spriteController|tc1|visible_flag~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|RGB_o[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|RGB_o[10]~10 .extended_lut = "off";
defparam \spriteController|tc1|RGB_o[10]~10 .lut_mask = 64'h0000000005050505;
defparam \spriteController|tc1|RGB_o[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a178 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a178 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a178 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a178 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a178 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_bit_number = 10;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a178 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a178 .mem_init3 = "6FA95669D150ED10D1E0F05A9D87D3AF2FABC6242A69DA812EA106954A86C052994EA7D6C71A214F6ADFCA5C4BFD1B5D48368A9142E362EA5996784CD53F3D08033264E89DCCF5025BE94069B56FBEBB6A02A4FB46A8D6A3FB4E88D4C78E88C4F23D2ABBD4A535EAAECBBCF367ACC078E19C02875D8A1AAF4AABFEA0EAD7B313E880F3241D2B0ACEF83BEB002CAA5DD7C01677C58936A5358A6C7CD7E16C650AB20DBA403E47C9C10E7AF996EB43F41DA0FF1D70161598E5B6C6531A0A45099664579946B6E2122A44D20EE9AB5B7E9240C3E33D364C14242515C2D38DBE3E9CF7B5B58F2632611B0994BBA904BBF718704FD1A6A7ECE2C3DC8270EF5DD484FC";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a178 .mem_init2 = "A1A291E9D86F02680F3AC40125256BF466A5477CD26EB79113420343C0E77A9E9FAA6AFF2C0E35A6FFF5057616C2733217778615B1627799A86062384C162B1DBBF11D717A91B1AE12E41BAEFED0F50F1F657F6B7C4FD3953386E80FCE85E512B4C6E17922FA4E7810CEC044015BB1CD8F59DE0E258D204B372F3648E74C15F8DBCCC99765A3DDEAF6077F8C92EDD0F50852CB33B83E4117B9FF9D6A3289A75686F39B6655C401944F7235B26FCE8D5B777F2F596FA501A91DE22965FEB65D1AA8EA3F6ED6BA26BB33F646EEC9B70D423E5C72E70E9B85E84017D49ACF60178A642BB05F5913652F86F6939244F227DF330A21839B6DA6D39DAC44AB9BBBCABD";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a178 .mem_init1 = "EE57B8941B814BFE06A88BFA461642CD55AF9A99FAF075DDFF9102DD8EE02CDBAE4C7387FCBFA3DCCA1B1ADA0300E8C927112E4A0236315993E7642FDF2F854ABD489392A7A3BD8D88F47B43F94339B2F60BB257058AE2049D824CC4F7EFF81E4713E1BCA59C16430A7BBF98A6983C0ECED43838DA77A729E18E85461991715DC39E84CEA8AC540B6DA881F61D765BD432A90614606CC7BCAB97FD927B36E736E9E39027936391F4AF672B4BC36FE8E253BFC1282BC463420078ED7A77353B700AD4C152FCEAA708806F9603B6FDCCEBEA8B174752877A32B34BC9C92100747A3445C7B863F676CB8BB7E235CAB662AC32F51EF06EA2A74F0FBC9B90E15FE8B0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a178 .mem_init0 = "9C00AB337E088D95698A9A85F535A86EDAB88CC84CDF71AC133E926B6AC523BA32587CAAC508C93E9CA0D808CD620AC1CC9EFC39E0A52F63298BE50A556CDDBC823C279E154EC1366FE61F700B71482C328EAE78DD4D665AB2CBF01A2DAD72433C3519546A8D48C5FEFFE2DBE7C10E570BA694157A7E76BFCF2751439CB2ECCAA850EF2FD28584643F0AC0C49C7478AF77C5E432141848C5A48F9C56B979562893370404F2F7D57D2C5C721DBFF9F108DDF23F37E2F7B3B1EA814E3395015AB17403CA36D1FC5BA50095DE66370FC31A52D9292A8D6A108FF0082B3031F2E70BDB18556EC9EAFE209AADBC3F044504626D2FE99F19F0F10C84BAD2E1BB0B27E9";
// synopsys translate_on

// Location: M10K_X14_Y45_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a130 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a130 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 10;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a130 .mem_init3 = "1880B26CCE069ABD479FB887CA3AC1ABA93CEBCB855ADFD93C46F77D0F6F94C1D5F04C9527CF5289727B18A92E4024F4ABD62FD16B2669EB8142E8D5BD7AC98DC6F060F35845AC3B7E8FC623817E4E0E1BC4E3598B3B16C2B30286C32A7E2BA0661D1593A821B89A5F92D27EEADD13C84386988AEB5419D32F729187A9A10B5FB6212618C963DFAFB793C8B27A554B8EB2F2AC042B98B205A1C57D3298ED64757EB3970947DD5A2D779D4BA3256279847CE95EB0673D7E989603C88FC50B3464CCCF9B2A66E23ABB018067CE84D58D4B89D80F52156B9C1E5D3D524F2C675D115248CFD9C57598B9C0EFF92BC46F5E58FDF42D5022CA10DA5061C28C2F3D08DA";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a130 .mem_init2 = "0BF6D5F406A08CEE1E9F7211F4085C104F0BB8475E28218D85666CE286F98CB70F550102D9C131CB48A88BA4EB14FDC329C248E082AFF8A34EBC62317001844AE421F1C9B1DC5F079952C3A5EA0137810EB4BCF929912565FFF75B64E2F3EEF5CEFBC24A51F9FB2D34A9EC26DE5553F6ABF99A37CCCEDD57957A201AE09F03BF2E6BD692E552AB41524CB353D3B522CB3D28146D4F3A628809015517CA3D3FD7FD90DD0CEE01595B9DF64511E1C8A60D1E133D1738AA1A2B9281E330B237357710B52C6A73DED86F1B6310E4732EF2139FAB350B08E626A6B407A1A01BD538884F0EC07FA94FC312D15F3F5D757E8A5B2B5E73AE99D9C059C6CD9CDA171B5F87";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a130 .mem_init1 = "D8C1BB47F504642364FA3A6F090D8B56CEBE4E32C10A18C32959F4E9FA036F8E821E65AFC3EB46956AACFD2A26A8CAD6E4D85B9DF1C9385A21FABA47AF442F8CADCF2EF5840C4EF3639244C5EA982AA82A6658005276AA6DFD0D6A0AF78F63FE80BAA986A09A3777EC7F18081B16CCEC3281FF0CE340932B8CE473D9086B6978C831B2E8589BB4A64014202CD142BD54EC975301EB352037F005613274E009A3A29DB297ECC3C440BF6AC73ED291FB9DF64B45B93DAD418C4706D32F063B0DC3E6FC6B54EA5487B263596B1481490E6EBAD12B0B0AED10D666D1443A4217CC4B5E3A43C55B4ECB3A350C4930454C551823DB476255B8F10002434565A89CE9EB";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a130 .mem_init0 = "2A833948667E51F40699AAD4C68021EE8692B9D3FF357798078FCAEC7F8303A87451D6AD1215FB3B0279ABB16586559BD7F6694C29D3337DE82043EDA9B555D54795868EA65FC25516F8867A7E9915015562DC8B09D97ADBF08BA09C791378BEC32D7FD1C2ED07EB058E79CDA3615A38AACEE1E2E2CF67D08DAFB51C6018F0F2F0358673FA8CFD0B74CD611345C56F23665D3403E96CCE035B2517FC815790812BDE246C6651FF0F8A5324849DD5739EBF02C752E046A3BD2E3D77493A77EE31520BF7A106DA9CFFA60FF121096E785F380E6448D099661060C5F0D3F074BE3698370D60E97346C6FEC72EB08BCDEF0D4B6D2E0F915EDE6B1560B775D5C643CA";
// synopsys translate_on

// Location: M10K_X26_Y46_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a154 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a154 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 10;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a154 .mem_init3 = "6013C175758FBC4C576E67BAF7200D905B81550DC4B52C2FC7F57D67E073D266BA8F85A7FBF8CAE1BFD11C8015CEF16F9AFD2884A31308304017DE93DAA9F05D65463753CECF0C759D4D3B2241B77EE92FBA97901C9282BA50EC9BC9DA406E21D08835BB32AFBC20AF020795B17ED28E063DA0CDDC532EDE10B3C41C50DB22A9BE4DEB91C0B24112AA4ECADB42AF4750D10CCC89B1CCEEBEAB322606CD653C15C8599BF59464147784CEA0EE23068231E6B325B80F6019DC36189DD9262CC386897386DD9A0971CBBDA8382A9FD4F8DF5681E119CB5CA1F9128A9CD7CA681AFCF1AF17C03B1358BAB84FD3F67424329B0C7AA20C749DEAB30140BFA6F63FF4B1";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a154 .mem_init2 = "759219083EEA190511310E2F8F4F5269BAA7A00A7A5FD3A39EBA4D2DFBBDEB1D672CCD8FDE8D3A2C38D493C30EF2E9E87CE48CB1747CEF492A9E52275EE9214D03A2A43479A84FE653A2B54FD1634B3734A65EACE953F913AB3DA78CE4CD704D8E23E093AB43DC68A55FE82360BE746C0DB56DF015B7C73BACEDD696B0CAE77F4141883CF9A920F5146F1200FAF2F43F9B3A4E38F7E8BA92B768A0282F7B8F3FD46D913643646FF4DBB744A722960FD6A81A6BFF37F8D343BB397C51CFF2579A30FEB37C944DF89173E570CDED0138AEF11B74C847BBF2090504E12623F62A73C9C99905B21F2EE6C7F4F9E5595EDED8FFB5E99ED5B4E35069D1568F2D2E9DAA";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a154 .mem_init1 = "C47F2DD566F526A4EBFFF4EF0C17664B8189019F3CF3927C7B272A971B25CA4656052B8A85C18008C6AC2029ED6D80A71AD6738E23E3355E8E220CD505B3326B1F7F546620F160B66BE6A9A0AB4B903755F6768F6BDE4A3306AD4F00B0D2D44FD8EB99FC9E7E9A3B85A0151A00179FD264EC7E8A7D421DD2F53500839E24E6FE594DCAD5066A23FF426394D55837ABFD62FE84831B480346FB0AA013342721B2AADBC7D687D0C14F3F1A53B908538A12BD339196995B76AEA4C0DD68964AD24FCF5237C41946284EC1229A851B4E51EE5E1FA49CFAC494B65A424138F8F957A058A90D346DA75B7C5B6D3D8D73C096CF81294C4F04B9258323A10FF2905676BA";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a154 .mem_init0 = "0EBB31D32FCD5C5FE5423205D35075B535793364DD10CC176C6CA8246D49F82CF05A84D283E963D8E63EC1F2E8DF86A58271319E5A0A067E75780713007D7760CEFF3D963B8AE2A2A4490E550B8AFE16C7C0F86DF6DE17EE0DC77056FD59FABFC088E0F48DA5AFE6556BFB3471FBAB750B2254412AA72D091F17F9AE4A3C2D2728E6392111A35D36F3ABB177961B044D87607E4C5C563420EA229407358A36A4E385AD3F2738D4C087B26279D7247B2E151F5113595B4F0E2EAC6512A212B007F20E82CB1A3DD7B6A8FFDC6CB4796CB2E4F303630683E74A0C2B21CB8D4D96C3A052FCBF04F32C823B715903E4002A73211D206CFBD2FA45DB09C7816974326E";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = "430E96E979D6DA0E752277B2021A01DA8BE925DC86C2FD9A99CB51A182933F363F16836C5F11F48BFDD61993385953CD1EA6672B524B74FE2881ACB8FB5B42C3C33153502A27562538BD2F546DD318890EEE0CD3DF20AFAF88AEB5F3762282C4B19EDEE827706325D9817ABE0A42E8C92082DC1093AB668AE7D0E7593D40031E3612AD760ACE88427A47DCF976C1711075180A7A4D221C2E5B9F8B53C0F66431D23C073FB4C46ADF4CF787B3CF9177CC9AB06649E6BE63308F27D32AAD178D1BA1B353427392210811C9655AF7EC0AAFBA219F941E32ECBA42C6B94B7D014F52D7B0232A230F833B80774B2973DB237092E5FB7564E0084B6BECDEBD914AA0BB";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = "9C343489CF9F9E4EB952821A9822482BE1B799B1C1548E3648249C934F8CE09BF9B2E7B8C495366CC12E899D66D7150C38C79F72BCD0C52EB90CFF62E50BB6EF4C92EF62C973A3CD4C21CF3D82DF6C1273FD49F3B7A648E299A5349CD03934A07A177E577ACA51A9CA4117E8B56BA780C808AC98E07489092B687754A44910B0260C26E336D35FE67727F8E3BE896D40E7DA8C18403B0BAC8561F7A11986CC889D2FCF348F643864D89268F851B7D27BE56D68CF94434EE61ED3C2C626CE87C6A76A2680089C7941FA23511428AC396930452EBF179DFBB3ACBDFDBC061358C917C566EC302E930162131E55208FCAACFF30642B5D153CFB9076802953131A3E";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = "0B81262E19A878C171477AD590C64A1A6DC20796389478D53EE694F568F9FA3BD8853A85B9E513242777F45FB048AC464F90BBDA8209BF1F4CFCD43F3F0589A591E2927A03B52F885E9CC26932077521466799DF6A6A37231A8BE8AD60DBBD06F0BD4FB097E9C5154F5962DF3F853AED144CA1F9F2864AC81856E606246B3D64F6A219CB2848EDD30195714B5895B9F50E0023ACB18F726F69C3AF6388E05B0EEB4749D3C1658012A63C3929E5E30611FB07C52668DCEEDCC23D0BD9CFBE2946BF4448F66E6B937D759AF6DBD808988DD0A8A55976894F754EC736086A321E980CF01CD3FB277B567DD86732BCDCEC40B965A445CC2781ADE7EDB88EBE30118E";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = "8B4CA56722F79A53CB59BD980D2E7726EA94FD5465E1FEB6F2A8062684FF4046E9E53194E79C01161853AC00FE0FBE142E35C8E189621564B43072ED23CF6FAF640C235BB3AFEB61045C0315B5FCEB43C5F2DE619F2B9E43AE2E4D924BD170B548A1379FE4A0D3E0BFFB22A4655028AF839774117E9DE468CD2D9C6086BB25964B5BA7C6ADADB8C61C767E8CECA09486AF7E80450123E42740F080FD62CECAA424564C361D0C90B97885F0AA4E10347DEE6C49E66D343CE4A3D5FFCDC2B84887CBF33809CE96E7F72B112A08F72FFD8BA0238436AC2385D86769C3E7E644EA657BAE18219A8C4804621909BB6D9F06A8F65723C4441F4F1F0880C2BA5C365158";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N54
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~58 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~58_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a130~portadataout ))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a178~portadataout )) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a154~portadataout ) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a130~portadataout ))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a178~portadataout )) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ( (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a154~portadataout ) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a178~portadataout ),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a130~portadataout ),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a154~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~58 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~58 .lut_mask = 64'h000F3535F0FF3535;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N54
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~59 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~59_combout  = ( \spriteController|tc1|RGB_o[10]~10_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~58_combout  ) ) # ( 
// !\spriteController|tc1|RGB_o[10]~10_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~58_combout  & ( (\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & 
// (((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a 
// [2]))) ) ) ) # ( \spriteController|tc1|RGB_o[10]~10_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~58_combout  & ( (!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ) # 
// ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ) # 
// (!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout )))) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ),
	.datae(!\spriteController|tc1|RGB_o[10]~10_combout ),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~59 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~59 .lut_mask = 64'h0000FFE0001FFFFF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N36
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[10]~85 (
// Equation(s):
// \spriteController|scoreController|RGB_o[10]~85_combout  = ( \spriteController|scoreController|RGB_o[10]~1_combout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( 
// (!\spriteController|scoreController|RGB_o[10]~0_combout ) # (\spriteController|scoreController|RGB_o[10]~27_combout ) ) ) ) # ( !\spriteController|scoreController|RGB_o[10]~1_combout  & ( 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( (\spriteController|scoreController|RGB_o[10]~28_combout  & \spriteController|scoreController|RGB_o[10]~0_combout ) ) ) ) # ( 
// \spriteController|scoreController|RGB_o[10]~1_combout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( (\spriteController|scoreController|RGB_o[10]~27_combout  & 
// \spriteController|scoreController|RGB_o[10]~0_combout ) ) ) ) # ( !\spriteController|scoreController|RGB_o[10]~1_combout  & ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( 
// (\spriteController|scoreController|RGB_o[10]~28_combout  & \spriteController|scoreController|RGB_o[10]~0_combout ) ) ) )

	.dataa(!\spriteController|scoreController|RGB_o[10]~28_combout ),
	.datab(!\spriteController|scoreController|RGB_o[10]~27_combout ),
	.datac(!\spriteController|scoreController|RGB_o[10]~0_combout ),
	.datad(gnd),
	.datae(!\spriteController|scoreController|RGB_o[10]~1_combout ),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[10]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[10]~85 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[10]~85 .lut_mask = 64'h050503030505F3F3;
defparam \spriteController|scoreController|RGB_o[10]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N27
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~60 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~60_combout  = ( !\spriteController|scoreController|RGB_o[10]~85_combout  & ( (!\spriteController|tc2|visible_flag~2_combout ) # 
// ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ) # ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ) # (!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [10]))) ) )

	.dataa(!\spriteController|tc2|visible_flag~2_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ),
	.datad(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(!\spriteController|scoreController|RGB_o[10]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~60 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~60 .lut_mask = 64'hFFFEFFFE00000000;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~60 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y51_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a82 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 10;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = "F3C4660F83802B3B44B3F0E0BEA1CF3C6B2B15147B4960424033A8CC8787301A5F5DC8CC42B01942831191723F51A7F8BB077ED78A21053CFFDB4417FCE1897350FCF161FB7816FC2D733DAE8BC19DAD8EB94D82AE9F666866B34935D26CE7B3EA2B20FF5F3E2C94055E6F0EA5C929FDC50F7B965047D862382EC43A72F59140F7C26D9DD1AA22166D3E600819E532C97C93EB18C2960403109AB4F2C0AECE5617EAAE9D4E25F954DE20FC32B864EC40F4B825EDE0F400D8EFE5279C40FFB5FC5F35B1FCE48325A0385670770B374BC2B624AC3FDF4FB7FA9CC09FF1C99F250B4EB96DC3977133C144B173B522A33C36C9BDCA2D48F7B3F38500D8C21802F0C9";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = "5899140297A07190F845A3ED6B8749C3D12942243FF515489A0A19822ACB87DAC1F6E7A40C196EC56ECCD8E3042A58E9F7FFA17FAA6C4966D4FBAA7A823073855E3EAF425BC35F83C0D748A46E1971F6664A8B7717A21C2401D049849696D2C121B41A191EAA8F078B3B14271D053BB41D93C791EDF707CB14A46E97F68F3613672A5A6D5B028584BB06ABAE5DED74BBEB9CDF5F355E5C348EC1B52C047341FC8F145E346011AFA802D2854CD155590A1B7C3B0703FE1FA06CA1CDB4FE3C63842AB21AA17CA123801D4D402675555D2FA62F57CE8C022834D4B1B08027BF901DE16D580C426EC3589D541DF8E78DA17F8699BE94339F3D8B00E1AC7C444B7DFB";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = "164C308DFB2EE9C9DCDE87EBAC7F6EDA6404692523998BF8312544831873D981C695E60DD5FC142CD6EFBAEF54030160153A1610668461D710C5E3F103674983E11DF99DBE5CC558FA09851A6ECD45EC02D9959EF1D9142B98D403C1BF922F48EE619BF5F95071A08557B01F74D9FF34C06F8A93FDD9D0000334AFE5F60B17E08A26FD52910254DB30FB21B07B891AC0CF159E273E544F2F2B3A5C5E2865312A9D6A0003E17339B48A2B688564E8AD1DA5DD69B70653CA666F46E16678DE8D9AA4DB6EFB1884A3225CB267FB18F1F80E9907F97095B5EBDF9409DC0B1BC742E5533E4C6AC01F01C8E87B329B7FB2B110B82A32F5C658CDCBD93B0CD886C1E27B";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = "3873B3257F76B63EE9AE7D6F9AC3716D78A535A9B7C6891DB66EB615850B0D1E8C162F489061D58ACB800208FB08D1A8EADD4A60F9C1D025B8EE31ED94E6981FC31A7B51B0215A63BB16E836DEF966CF2676FD22DC75486CAA13135092A0C45D66B5B20D6A5FF724F79C3CF5985A44926623E52C90597F815EB0C58B99BDA7337076D05E4B0DF255BB054726EC014714A377EF4A2B9CB23175C832FBD5B78706DCF1CA0EDFC7EE8106048B64DD1913E3827ED8E25DF5ADB988F709008E386159BA9A203DB320BC34B57309F6D4167E5E01B9AEF4B0F7C41C084D078975102FC75DF7599151041CF9E3AF5F5EB0CE966CCCD04F8787682C7560697246DF13A7D9";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a58 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "863025EC504AD880130785E0596964DEF304F5BD054EEEBB06FC5DA956D887C9DE8270AD26900316E15C25FC72E4A9B5516F4C016A1DCED2218F1F0D18D986DF05620B31B2486EFA41C6BE3D0845C5551CECB078E5D8B33D64DE983603E21E6AF75D820C979342A4792C7271E1C4BE5FCEAD7B01AD64FC43C24DCE11C94229E4E75ADCD650D3A92E38E787A3837E6A5D43FF2203B19468CFD9021D50D3453A18AA1A69E29AE1BDB05962CE40D7EC324D304583BCD1E3E1BC783A68ED27252605E5FD566FA8592CEF6146D446F611489F2FB7CE22EB979654A816DD53002B5F5080EDA68BFE985A2BA6C8F01DC3F32BDBCA30AF93219C52E4BF916474BE351DD4";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "17E0A31C43E4F7BA7D80A38CF369B1B6C508B7C7EE397A78B4108E9FB6E676903E2D2467324D401B478E66EE99B3BBEB6B784C15CB1FFDE67A0F01D67C66A93474B5B978182C64AB7463E3276E5F9CE45181A893F9EDF225459CAB61959CF8F9FE372EE4598BE68A70B71D39FE472135A55E94590883CC4C4ACCF55F6DEBC574F0DB7C3EEFDBF31FC094FF0BE5E9022051CBAE0F4AFBA1E01D75803065B1DB5DA65C4820F93F648C57A24B911B99CF97B19D774CF2820574BB67EAD6730A8E2B97EAEE5B3D1771D1B81C55DB66A3B8F84EFCBE6A28FED3D3908B001B613C12B54446A0DB95DD3C8D2BD447C554496D69456A0E799F329F2263E06A8A0B527A65";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "0A3C8065DB639F57FAAE9728E6A6D2EDB2C278D06CF111F4F23FC49B6214A3DC1A84675D1A2AFB35561E536AE4BFA7058568DF536A2F118CA4C8AFED4D1CC3AE67E996238B3FF4E327A1486A0A9B1DFA2F46EAD290CBBA10CECBB79DF99FCD13FDD5B8D2838FE3F228A594DD6865EFDC723A90976B23697D81007D8D77097F61108E1CD452B8F5B109498EA115067EAB937A181FE2DC8E8E11F2D39207458D9B0D616570D5AD81375127ED64D69AF3EBAD96ED504F4AE43AAC33122C6F4FE5D2AB46EC7563BA124A78ECEDDD70CBE875B794C9635CF35E454D46EBBD4AC014267F69CCA9CFB4FE3FD42C7B20C437222293AE422BF309EFD305EA045487ED0534";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "E9FE4735A7EB443045E9FD3D432748BB2789DF89CB147C49016AB8BF05AA43DF634EDD3A80AE4F2853752C600822BDC971FC2ACFA1B8EEF447C5EDBD932805C771749C47A1699590793D791ACC77A96222675B0C021C9821938F4B7444350DAF99FC324AC1FBB7EC9BC1CE6592F8B26C3367F36E8F86C905853050633258385088CF15111427C4A88177473BDA454AE11A7D38D6BEF7417CDCFCB5565339D863CA0AE19F065EAEFBA2C325328AF217633F6E2D1BB8EC645CF11E3D82CAB3E19B9DCBC5797DBFA6A97557F5B10744CFCEFC80EBD0166E79298E6D2331C99BBCF414478AAD7B7B97502C40BA1DA9A1232B6DA0CA9BB87D614E86887B98A748867B";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\vga|sync|v_signal|Equal0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a10 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "AB004C821FA4FA4784D39343D3A0F78B6315DA7998FF9F0E0CA12BC72302E38D3B05483D118D82702A1BC5A32135DBF6551FF3D4D5E0A780DE8FAEC18215739FE41B62B3C70459450C4394843FFB8264898C518772696ECFCC730A627AA1EC6CD95E186196239D08E469769506BC5D30D54BF95A4525B599C8098C88C8BF3385FEF9CB7F5AB8A9D2CAD41B9424BAB77E621038E3F580A1B1AA1D3C265E16D19FEB2915BFC17AE6C9C2481A1B6CDC6A24E3B09F184F60FE8E51A0A61EFA05664EB7382A70CE4D81ED430DE78E2223FCD25851AA07591E32F1E3BC732EB43441BF7AA230A768B922DF084FE4F0AE118AD6B5B4E6F078E608DC1DCF35B262E26CB4";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "5C995A4E22F5A95EF292167D81FC8408F8459CC436D9B9A29F6E0B7728B3948CD03C61FEC8F70CE2F9989616F4462E3FEF424FD0CB4063C7E4436107DB0BA92D54B2C79D1345D35F1673CE6EA98F859152CCD1AA54990929FA6B0F1DA4E4DBC11E5BDE20027A0A3DF31892EA307D16AB4B08772C76410DB0A505B1F60706C9C8ADE42D901C36AC0CE8AE591D43B1F82F0C781889D151F0EE0799C9E04F164A0A6F561481189804572AE4D9DEF799AFB0F84B3A443BA9E77F47E2FE8A10D0BD30F6357DCC9FCFE68C7C86447B7113BE77113454EAAFF67361C6457CDF407F7E7DDD4AF24B1C95F7B56694F78B9207EADCEDF89EAED1683B3789F89AFF6DDCEB96";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "40EB8093E246FAF2D072721550A76DD61F968878D14F85C526B42E612C970D2072108E3C96C95ED34888BBE98DCBEFB378047D46D2780E8269893516BE382B112FFC2EB6CCA4F485F02440A01F274D87BBB52B45F73D5BBCFF9FE774634FDCA9B4647657F36463C6EBE1DE6C4EA0ED158831DDAB0D1D722C25ED9E9F049E6BFF9FC7CDE14C62D8F4A3A350346BF25DAF3C553800751C71BAE9B01EDAD9EAB4826C00DA3D601A6A660B8407E08E82233D9C00D23B434078A8ABE39AA33ABC9F822FC5437BCEBD2399B143C246D0E9E762D62D195BD9F0B069E781B2BEBB1ACA7A48BD1EE0C83AD5486BE018D1B8AA010083FCF58B535BEC08F5C84E6738FF06F5";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "17D3373CC0A4BEE3B7F360ABCA427E97E2829138C740B61F0312B9C9A3AF4B5DE6F4ECDD44D444FBAAFCC253ACDCDB60A93B2983A51C00015763C717A538843C1ECE1041C030BF30F96EDFFA982CDE8DF2A343FF348DE63BF944056110B39F7707871525BA1F55F9E411A5175C9803854676D94435B972CC4E79F11857ED5A8DA18838AF5FB8E2218D1517886B966C3E60254CD85EB6CC38167AD74344AD3F87842355E1712FC9EFF35EC5941FA09D7C1D516D3A91867F294C9FEDB4D38EB9A5F70CF0364E59804B3812F02DE3088F536F2ACA4C1DDD23DA9677CBFDF2F0FB0A1361DBC99324733856270E2080ECC7B7F07A54C61F19C0635718EAFB541D3419";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "08242E423DC1642C3C08574B138E8F16A214C03C3AC1901327EF07C0A4004903CDDC5F9567A8C71FCC52923CA3D3A56A7F87DB5E164658FD6BA2937085048A2BD46287847E777CE9F8136D4CF4FAC4DA6E33C7C7AA5F1028DDD279D1D8FDA475670DE17B00D17020D206EF538D69D4365E17761F9BA1A4E5AF66D2D84877D65114DB14E4ADCBF57E3DD061E3C98AB7D429AA7EB4145AE730BF268300F7377BA2DF3A648714BAF885208B5103B6A178D45C77363E5A0BFB19F8D18615236AAA8B6F231FA1EA95F9E5083C2F2A9F8E7F424084A0A4F68894A1D0474C2505345603F924DC2EC35143DB099323CFE4A71C0E1E380AF233D2EAF736714273AF7B95A2";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "04A308007C0F74AE781AA829DCE87C339DA42630B6D4F037384D0F9F421E026C4B3B105AFF48AC24338E405535068AA4CA0674BCE2C5E4131927A056FB71DF3004C5DC5466E26958ED8CA78DD237FCC46ADD6F967315B6220E63AEF2CC720577D03D30A3927910F58C73B035D8C09F2EF15C35557574F0B6743C1168BE0B1AA7553E0B5D1C1A04FC8768C3C2AA7B1940381ECC00F10FE1D3C1408CA7E10EEA479EFFEDE98DCC3C9FFF92EA49480E9B94BD55B01D472A16D04D311B99D8B59650B98CAEA7CC7BEDCE3112FF47C9C725F88216CC282A97E15CA52AFDAA08FD62806DF029D5E33829E47D0B4578541C6A68B4B5D1D5DB30E1085679EBEA0D275E44";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "57B7B24EDB7C5ABB876C6DDC8569A3E05B576FC89631D64400D742885976432C4ED154679849BA368E343D496FD1C25E89BA70F572CA1D9C3A8F4C375ABECCC45F56FC595D9334B0CA524462BF423B12B4045079BB6F3E23689955E82E7E8621BC7464E72A4F9A2A8E7DB0A3CE6238E59AE22FF9ECA9D6C706D2BEFDE54E2AA855DFFCBB36F46AF049360216A5AAF34E3E7F4D211282E322B475E18EB2C1C828DED780BA5E8887B61AAC7E01A553AB7BF7C7A874462B33E5C39D87191235FE7FD5F0AF546EFC1D4F37D051B3AF146B841162156225C2527400C9AD3183CB17CB584A51BED78D406DD05A015CD6C2D57F990AFAF6988FEFC598ED61978334FF3A";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "1CC37ED8C6CEB36499D81B8B62B086CE5AD35338E4A706172A52B0A201B5C3990F7EBFC62914815A7FA01165F613A661E18FBBEDE4B7A897476F175DB8383012E4E0CCAB4476AC87073BAF00F9605541C635554E3D5701B0CF2A6B4E280D1695BC09114724146BCFBE958D116EB00472E656DB144992F6B2CF6B8CA2A4709DD788F8C501DC62BF87494A0AF338AA987BCE64E9306F660B0450F1E10AA7877D866B1BA65A68ECB32811462526C8F6EF8294B66F8608251EE49FE428F05E999B5FC89FDDEF903E8072C3D51EC5B953FBADE72942E484616DE36AC560DE2F257D9CE964F63DD088DDDFD04F4AF5C3B611C8A74943768426E04B91975508DDEE4E47";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N12
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~57 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~57_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a82~portadataout ) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a58~portadataout )) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a82~portadataout  & 
// \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a58~portadataout )) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~57 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~57 .lut_mask = 64'h0F3300550F33FF55;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N30
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~61 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~61_combout  = ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~57_combout  & ( 
// ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~60_combout ) # ((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~59_combout ))) # (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout ) ) ) # ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~57_combout  & ( (!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~60_combout ) # 
// ((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~59_combout )) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~59_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~60_combout ),
	.datae(gnd),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~61 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~61 .lut_mask = 64'hFF05FF05FF37FF37;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[10]~61 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a131 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a131 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 11;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a131 .mem_init3 = "B9031F7A5A84C2506CDC3501CF6301DED5A921A0A4748E18B0C2AF1E17E08E3A17175C9DBA6195C35AD0E62335BDCB7E9FFCBC97D982886481A4148CF0CEC41890AE464FA350580335FF283231DAE274589521F95E83AF9BBD55E6638D11F3F1D13038C54DBF59DDE0D9FF112FE5E32E67574254DA36E7891D82BEB41F7F5068A92D700B7C37A1D4A5D2F350E09AA503C793985F634D6E6EE4BAD4A99DEFAF97A934BAAD11D34393279BD0B8CA592933C92ED4A98C79A7B870EF9350A5B2208741BB74955CBDF042C91C31CC670B67E84ADA87AE894336EA4393617A54B9E293994CBE79E83E1A04A8382D63F6A074FB28ED8A8B86717A0FFB2EE4B138F58545";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a131 .mem_init2 = "7F79B5A4DE46F7078B9C63161513ED12DED9FF1A63987ED16985E78743BABBA57938D1573B39AB1488563355860D61A32B2E588257492A95C029937C32878391C4D812D7EDDABD961C9AC8942A66DABD2D2BA21A3A47FBBA0AFF8D6C9189B6448A9D0B6F66B9AF82F5EC97524DD2C2998757DF952EB3E7A53B3411F13110AD7CB2477B30D71CF66A55EFE5395E222E9CFC193366884364A214B947103B03F14CBDD8713F00BCCD5FC3AFCB998191A42A5FB73B9A08BD3ADF519C0E48908F021E4A3C1DFAA5F2FC24263D84B0102304C9F6710C5ABE1285EE8DE22D9D6E1BB6EE0BA18E1DBE17A76802CC62D6F53A6EF07751925C53BCFAC7539074835A5933CD";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a131 .mem_init1 = "B8F36E3918860A0BABF74DD948126A526252882A79750B34A99193B545DDF8F9C8ED432A802D486F7FEEC82994ABA6CE927764DE532F348C8309455A05746661C33E3CA4BFCCF06657E83DA312EC5B207FD76E72641BC9C444EB29DEDD086D3E2A81219FB029EB314B0C7CF3990B5EDE178F86AE64D7363A2F04998C8EC82571B6BD6D4DE634D228D90F7624D31AF4026902D9D69F2C4017C45CD1659527439F6796CA628992C9DC6318743BD2C88A3E7F7E321F6308EAAC7C701558BC504AEE999552B4DD8D8D942BA3F9CAAFFC0A3FCC63EC25991D1AC67C25D66AC20F01E2C284977F8F7D28EB6EE8CA49BD2AC8E80440CF8DEEBE3180985DEAB89E26E180";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a131 .mem_init0 = "2931CC0FDACFAA47A25AC15770FEADA180DB2B1280A0B060B457C394B77BE1B5F99491C76F6C49088AB3CFA4F73A1FF2D79757BBFA7A6A852C6DE31B5F52252D052CD1FE40C05DECDDB2E9D29FDD546CA0F94D0059E22C4971F869697B2FB1CEA1D5541E00EF0AD3381177D80BFA21723DE7146941337B380B7B4F1BF64286EE9D7BB64BC0B85BA10C64379A0FCEF63CB0A962EDA481B30E0450E8105AF5BBDB809519AC52B1E2C8E4034176B6C0CB8E5453ED0C55C19DB31758E61A6755F1F78BB4D8592AC9330CC189888EC05EE3B9DF364C9416A8B0C10DC557A2E50AB6ACC80B26FEF26B7C8B1D4FDFE2AD67644F4E750D931E30CE69BBD024B66C56F8FF";
// synopsys translate_on

// Location: M10K_X5_Y32_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a179 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a179 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a179 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a179 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a179 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_bit_number = 11;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a179 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a179 .mem_init3 = "D8B382A5C15C0F4C4C0EB32759DB35D802A7EBEEEC936DF1F623304630C9781C746F97E4CC2A1E6A718D64257668C798B950631092CDC2BB89130957B43E4FD13313549889762468C8088D483E2A5FC17A2CE283859AF9D27F8FA2FE8160EBFF433120CCCE1EC5806D97DABD1F71E9174675E04B9A8C13A1C95F48C195AA98E1231F0394C4FCE61B0BF80752924F8328252B1237A1F17BABF7ED3151B2D2619080533ADCFA47FB3AA75D14029D44CE1CA4022B8EDCBEFBE41C811CAC6A4C01B4A74A5248F4454F12FA615BD2DD5053CDC39C24152FD636BCA7F59676AA37FA4F330DB904AE569338541DA937D39436242ABDEFE8F64AA27BDFC8F8731463CE8D";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a179 .mem_init2 = "A90BB1742041F5AA92F1DAA7599FA8A873C58DF646BF11AF5F5735C8E478DEBE69134F3EC243A61D034A071FA0F385B8F09BC4D43169D837EB4A1991E20B5E10CC9E19AAC7096E7FD5A47209F23BDC2E727D6AD249D058C44611F0AA30CB5F61D5E37E479A496F4751490DD1D8509EE3B5668676BE085149BDC5E859FB9DB5AA61BE9887A15BDFD59BF69ACF0336E0893C3984C860FAB8FD4069EB5FEFB6A0C5C2F394DAA015FFEA517F828FE4EA12806BDF6960480F2CD85585126ECCB39F956B7E6074D8800214183A3C03836ED7C3107FA4A4806F5AC16240C44F20282D7FF724D0287560A23C629B652B588D122B9ED7675DE628C44EA5B3BE5D633188FD";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a179 .mem_init1 = "F28C9E0E263A2215A55C4204E52D24F1245FE5F89E7E0E937E877BADC14B7FC37A460DFAB26C38B36B5F209FD7799678BDF6EE75DC28D8FEAAC316CE18297D3F05FCD2154B4E7FE99EDC831AFDAE51CD93BE484E21020DE8B771662E30CE4B341DC741285182B1935245E20C8CA37640A95F0654B7C088B3576286FF2226F3705F408E64E3FEC3720C1FF6FE38B52D2F63283139C4AE6A3CB21521D6B5CBF5A4A0C527F450954DCAA4796414DFDC44F11E37E925C704B5585B29845EB02829C333981B52303F0A0169CC3DE0F34A3F01836C10460CD85307074B334B5D66A9F31DC942B896D3553ECF73019265B81149EADB39A9A18228AE6BF7984900287A86";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a179 .mem_init0 = "20CB9D2A715409ADE6875717429332A6B54F0A25C151BF59EF35E180FAF4A21605BD89B1539A7721CB0FF3A42CDDF4ACF7BC9A303E79DA476FB37BF9EF3DC2CD4D953AD7D8193FB697F92A16127268793F50098347B0F158A486A6503B3E6EF3C0FB92D3559997C41A48CAE0869E9257B6ED6269F8AAE0FBC4CABE55B9B5AE9EE80D9684B60FCDAFE061246C806A0AFD03DCE538805863567D702FD64F2AFFEAA4210C8F28B556ACCC1604D81B52F15CD02CF201C558F6346C488444CE47A050836B9C8FDBE4F70B5D9CB449005A734982E1753FBCAA3E59F22224F7A54744B10303D61D4405FB2C6A679DC56A28F46A542CD31D17CCC3F089B71C2ADA2BF126";
// synopsys translate_on

// Location: M10K_X38_Y50_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a107 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = "36C7B17CB4160D0A6EE34AD4300B5F56679BC536FAD0AD8DEDF00557DFACDE483E9563EBEF33B1D5E01BCB333033B741FD341DB7BD9A4F47B45AA6870DC8B294429D840EA346D06EDBA04BA7761E6699C7C74970D6DAC0900EB0D9D65250048B869FA8AAAB129016622FC436A087F27F35B438DC7994CE37AE896F2D9BE0A1F23587AB8788F5A66A075F539AF345A32A84CC40080B88E313DB961BBA1E8893F4F7BE0544F4F1C28644CE90A97371762AC4DF258C01F1ADA4344F089A5F501321681DFB898598417CABE0DA58C02336D78CBA61BB14C3D090BA541213A460D51D1040A881BA0C79C54040130B98253E282E4A061C62636B8C9FEC6B0DE63DE539";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = "0BC0E8B5C5DB5169F899262528810A5EDC4C9F4B8B442E516BE5CCB4E8E986E20EFA16BF96A598F423FF3C784627E078ACF059235E95F9FA9F13A2E116CC2D67608CB00149C664837B1F22B19103B9326370AD4F5A4356D254E4681EED2E9E3277A3A93D6E2F2A68F6E36FE600EF78E04C18863A5F9A1C8F58646618C740AF714966B8A066FA169B4418AEAD5EF2DB697F02F8C5D99E3781127566333833F91ADBE9533952EF863E64D56AE4C677F46D4C6FB44ED1F7B172F6EEAE749EEAADBA9BD5CD8E1966323B0343CAFB79E68F40AF32559A39A4BCAF0810AA095F9AFCC05316222655BD762FAA8096459A025C48F882F68E0D61CC09D98CB4FB8C559060";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = "E5722A6A64E45012EF94106CD58D181AB25148974658E80A5F9C110997EF304B68BAEC100A59BBD09F679B47724D1FFE9FCF4A378B1186DC3AB49DCC95A40D76D89E046E8941AF30A931C19F0CC386F1716F68634540A426AF138EF93623EF6599E1FE9D70E0F8F4E0D8429FDC7D68FDA06865839D4EC6A1BA444FF0E71390A5803842DC253354CA8F56C3193C353626DF4900A03C708A86D39A84D156B6474DD5EF5AE6FCDF5473C7EA933993A4DDD814A619AAE647243CD1B0E99EC69A2E79FC66037144BBA70B19E60A1DA370F87CCCAD3F72672B9CAE4C7A981DAE0A2C3793F14C121AD192B2862A4F8038258215DCAEA1F2B32B895125E0053F75B47AA9";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = "17FCAFAD6B790451A7CAC58BB9494B76B680BCCB950396868CF8746E990FF4096B1783674E0037161C7A276BFE10097C8FB19541E54C7F6C61E4644DD2385D56F6B012B45E8AE04BCA1DAE17DAB1414FE0671A3114E5BA1C3FFD28BD3521FFD69259B8ADE203192DAB507755DF235A3ADFEF6929E7C5B8D8EE197F2F7227DF103EFA897A6CF52B12F32FB286A31D61C7239C774892FF83CC84CD0A43656BE9D7005E97127037138B83EF5C7BF610C6791985C2C1453C73949CFF81632192BDA1025E2F9DA67F829E64A18A750ED049B80DA97B9EB0A5BC09B2D25F07C0C6B47BF2AE44E25932B22A2855146240C16736939C963177945373FBB077EFC660B9B6";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 11;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155 .mem_init3 = "2F3BD825E74E4F373CAD18E431582CFFE322666E3817DFE6E298FEBC64BF3057CCD7ADD9598D9F49A40544F196A3130B8DF8B66980BDA92BEAA5CB3B0A57602E5C9E30BA3AE0AB8BE491475FD1F0B6D4873B2F5FD6B3FE4DEE1EC02F3AEC7F2502AE45C20F9D1586325598D918BB953F790CB82C8872EE2F02E206A879A5CDB1433AE7E60374980E4EEAA53345CC9FFAA89A0CC7B93A98D487099C53376F80DB823594E0AF66EC3468FAB323C5EF013B7AB588F80CF371C8B31E0872C888FF5BC3B01BC575949E2A2D377FDD191274D3CCD6C6365F12D13E8A78F518F4096A43BCF2C4ADEF1FA5F4BCAFC408A1ACA83D8684DA82F6AB1C014EA67CDFB5FDAC91";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155 .mem_init2 = "F3D782BDF779EC3D8E82224C736B841C69E71EF9A7C9BBA2636370685D047021107D77E2BC4E89E8FB9ECB63615ADF6895A64BF55B94B1970BA3BA8F0DCCE3E1AC4EA35484DFE60299CB7837F229F992F12085A93E76BEEBFC627F8001F2FC811C1210AE0AEAD48A78215C9CEBE325B849D21C6AD63BD7D116F6CCEAF0AEF9C24F2DDA7FE4103FF19E3B33E7895A92A5E2974DD1257D5199A7433CEC992F71C27BCD4B9BEAC2FF44098D5157C9D5C60773323B4B7C9E9408E290A6886A6CE9243F4348ABB7A58D111024A96129E7BAAF22B2C3268B2D35304A33C6E8B2113F449A39F828EB017F7C63116A5BC1AE59F3D503533A26B34E50C51BF0621802E0B1";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155 .mem_init1 = "0F8A15C02A25A27150FD6B6ED085020A0CBE7BC205BA4DB757B8424B3D69B7A185F0914D4E9C9F053CA6BFE9660BFCB2791E7B8EA51736F418D2994627F57E04AF20FC9986AA85C2693A3A15DBCA6ED1FE698073DEA18D44CBC7887E736745BF0FA77B1650D9E726B0D7EAE1D4FA21554D375D7563F4EBFA86DA4F01DF20FE170EF54287B6575BE625580DAA5A33BA342EA8F6FF9BD505083A6BEFF08D4B6154380DAA2B9002ECCBBD9F1849FF5FD08D5480C463CA8F0BC9E4C9E31265A053B3313760CE5B4C573F4D96F972064602D7559CD36EBD0FF9EA03C86F53C2CA6FBC776B1C8AFE16AD6FD2426D719876B39C65A160FCFB63F30C0D89C975798CE5A5";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155 .mem_init0 = "DF3467747BC042800A9A2175D4882ED4CA78F33BB69F30D8ECCA9E17A6DB102F588461E7AF1F561B8772C69D01D3A384FFC86655096B07D2985B30CFA9E7007C26CF9EF67B96800314A9D7810A04742596663AE726A573F11840B236B99BF6EDDB2B072BAE7C9A6E6F9C389C1AEAFD2F4D187A79092F4E9B01A2D7CC474A380E2936D7FA6BE1B10206048532797AE5274605C740871B28DAAD3B94A3D36C23126C6E81BB5AC44145852C20599E96C66BC46713D688044DFC892D11F7981546AF6AF346C2B57965850BBC37D2CA542773D67C2DBDF50692AF30B9F81562E242D01B5D0D34AD0D6C8AF616C13BEEB0EBFA167DAA6728730741B5A0DEA50CEE2071";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N30
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~63 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~63_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a179~portadataout ) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a179~portadataout  & 
// \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a107~portadataout ))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a131~portadataout )) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a107~portadataout ))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a131~portadataout )) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a131~portadataout ),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a179~portadataout ),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a155~portadataout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~63 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~63 .lut_mask = 64'h05F505F50303F3F3;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N24
cyclonev_lcell_comb \spriteController|tc1|RGB_o[11]~11 (
// Equation(s):
// \spriteController|tc1|RGB_o[11]~11_combout  = (\spriteController|tc1|visible_flag~4_combout  & (\spriteController|tc1|visible_flag~7_combout  & \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [11]))

	.dataa(!\spriteController|tc1|visible_flag~4_combout ),
	.datab(!\spriteController|tc1|visible_flag~7_combout ),
	.datac(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|RGB_o[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|RGB_o[11]~11 .extended_lut = "off";
defparam \spriteController|tc1|RGB_o[11]~11 .lut_mask = 64'h0101010101010101;
defparam \spriteController|tc1|RGB_o[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N30
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~64 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~64_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \spriteController|tc1|RGB_o[11]~11_combout  & ( 
// (!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ) # (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~63_combout ) ) ) ) # ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \spriteController|tc1|RGB_o[11]~11_combout  & ( ((!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ) # 
// ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ) # (!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ))) # 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~63_combout ) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\spriteController|tc1|RGB_o[11]~11_combout  & ( 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~63_combout  & \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ) ) ) ) # ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\spriteController|tc1|RGB_o[11]~11_combout  & ( (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~63_combout  & 
// (\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ))) ) ) 
// )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~63_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\spriteController|tc1|RGB_o[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~64 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~64 .lut_mask = 64'h00011111FFFDDDDD;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N12
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[11]~86 (
// Equation(s):
// \spriteController|scoreController|RGB_o[11]~86_combout  = ( \spriteController|scoreController|RGB_o[10]~0_combout  & ( \spriteController|scoreController|RGB_o[11]~32_combout  ) ) # ( !\spriteController|scoreController|RGB_o[10]~0_combout  & ( 
// \spriteController|scoreController|RGB_o[11]~32_combout  & ( (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59~portadataout  & \spriteController|scoreController|RGB_o[10]~1_combout ) ) ) ) # ( 
// !\spriteController|scoreController|RGB_o[10]~0_combout  & ( !\spriteController|scoreController|RGB_o[11]~32_combout  & ( (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59~portadataout  & 
// \spriteController|scoreController|RGB_o[10]~1_combout ) ) ) )

	.dataa(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datab(!\spriteController|scoreController|RGB_o[10]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\spriteController|scoreController|RGB_o[10]~0_combout ),
	.dataf(!\spriteController|scoreController|RGB_o[11]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[11]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[11]~86 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[11]~86 .lut_mask = 64'h111100001111FFFF;
defparam \spriteController|scoreController|RGB_o[11]~86 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\vga|sync|v_signal|Equal0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a11 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "F4231AE534B1C9764D24FFE49AAE686AD5715D2D97E2F95F57083D7A5FFC1A19B4B723A9C35E61366FD2125408308E1A5DD9F77B5BB6DFD599A9EA69942F17AC9CB9D70A60FD95B7CFA80B59C52C006996992680E1D2873F3C62F13B0E1C1422C075C12FA97A009925707380BD20A571FD7CD8070EF4EB6FDF4F294595570B396F3EE81AB9D44B64E52ECD61609D9A8CBABC5D735AD71D2D3A592EFE9013BFFB42798931102C0485308DC70027DEF5C27BBA7D689407125E16DB0AE070204A0B078AFC00F321E8F6B3B797001A8DD851559DEC3A3E47C0B92EA4E6DFFB295E9B8C8FBF25C943C52E36C5F8F9F679F8322F4FBA477317F2BD1000074F28357288";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "2FB3475EC79CB02B576B0344686831DAF43709395538DC9AA0F355AADFC5BBFB7851AAF5BE898D3909BB74C9A6D5F08139A2956D3F0D84AE97D9379B12F4BE116053F616030908F97C67E2AA1BA1C021EEEE4F2D5DADC7CBEBEF711E9A726E586E6A42997BB55A9F7B836F1A84E756DB425BA66C816A6373B69F30A9FFF21732181788CB6FEF8B04EE0B742E14D6400D82EE4AA6E3CFE17EB21FCC8CE178A406EEEC486869A6BFA3A3D7FC86F3B4041A706FC27CE8656FFF8EE6466FDF0F6C825727EE78B12D793F4B29AA0C4151384CF354A770861E2BA05DA807903E87062F25646378EF4A1AD3650A5A0CC56DCA07BE9EC2D4272007F664F7E00BF97071F7";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "04331CB1230AB95B66501B176A1CD1763F88C6B5371F8983D24CF3EA72EA1C841A0769CA835C4C80E125C58043F575E0B9AC565A54331F0709674F101897DF61AC092EB06784079585DFBB6CA69F82639163F38C1C0C81F833072D18D75E3E530E29B397EE72DEC1597A75C8E7DB4A1435F025B0C5BA9244044B8615B7918B8CDBA0204F6970583D1790DCB67BAB972659CD6D5119ECC19F56A80E0DFD12D6304C01A309E70784778CE9788D6DD9849845651B16E9D1D16BD8DCF1C73436FE035DF9A8C7DCDF47E9B431B907A1A6E00B1D5658B05033EF74BE744FF67D68A14D4C7D9417CC96CF9F83D1E9E74551652E6391B1BB78FE3E1C40EDFEC01E7F69CC";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "751CFD3D3FA3BB2A4BB1778E548D1307A7CDE88AA9E377304C05378A9DB3B7D854544A59F9BE3F9DEEA591904887DF336D4513892CDC68FD7E2268FB67FD8FA426DFD0B6103912A2D0774233F68861E9E99A04460CF6FD857929D2E841FD6DA6F8B44369E467D5C58007F51C074A5362F73BA6DD4DAB60DF5FC7FD7B8877B8E03C99979A17FAC9E3390EE455EEE3849D7D5525791CE89670190E5DF610D62DC485A5CBAE24EDF29E0D1625F2F851C7683E11EDD29578FE73D32410AD92768BF255F0121E3C3A56B0FA2277C8E93ED3F39D9C8E6E68F5E4C0F9C108DCA40239967942F07625D3ECE02CF3B61BAA1C74C0096467E634B933E6C7C39C69BC026489";
// synopsys translate_on

// Location: M10K_X76_Y9_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a59 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "FC49210AB19FBCD4656CD8EC06E8B173764765CF7F1B791A6394B8E9074201E6D02EB0F64BE8B6841D7C6C771DBA6E1DB3C73EF63F90B964D17DBB35F5BBA37FDE0E861EACBE75D55D882890F0AC5685DB2571E58CB9E6BDCBBD645C6F31C57356E1ECFFE75D4A86A20FA9A7DBFA952C417FBDBE2D10DE6273E20E0A361E83933AFD5999DDCD2D90D1032B0EBCA1420044C99F0DC44DDA54A57E4EAD8311EFD2161DA6FB46BD1A8524C019ACF07DDC9B90F1AA56B7E44BA863E01044199BBAC905FCA1FB7F7B7A4391C3C1079CBE49BB7C01E638C42DF4FA8632A06B27954D0BA1D6E9774B23E3AC7AE6C42B92CD87CBA7D5C2C35F6EE1231DCB255CAACEF44E";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "DCDB4063C37622F0AC081083C192F7A0776BEAE50A58E46C6027921733B54ABB47261BFDFD6A32522ADD8C7EDE169438C1E1EAFD74A0F57EE3DCD47651A3FA4B385F3FDE118C6A40981DA84ADE1394DDBFFB6034618D59629975972133B518190BCF7919575D81E149C11E9EB409EA7D82A9EEE05C73750B23899C5024EB920567E853FCC034B2BAA0FCB81B7DCC0F32E81B546066B1116CE54524F42BEE89178255F58FACF6340AA4E12A57B571E9E0443A466DB82D9A63DE73DAC05195BD2677C48290D9E1C44BBCFC7A900F2AFE449EBBECF3571326F7F9FBA4969D55C050E5CD92C83D2CFB96CFA796E84383BDBD99800CB47EEFE0A8F8AD3373682FF2AF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "B84768EC6A92C131047BE8BC80C0EE7F0C68FDECB0655E4A0712FAF5EFAF736F2020E20C1E22C1EC634C560631C1C01D07CDDF5B418A00C0F35C470B9EC9AB4E8E3977FF8A96E1C83FF77D7AA131FFAC92EF2B7D3402AB61303CED0E504A3DCE4D39F8CEB5130A487BF2EB53AF8BE09B1BAE88FF53F015C8497AC78F575C80F34EB0FF02A5B94B82C4367F93C8113FC607D83FF75155CCE1BAB9B21F01E98378A078612228ADCDF00A916AE2B57840A3EFBC78DD5B0DFD5CD565C14E9219D1F25F93EEE54D6847C05B31E9AFF30CDB16AF8E2C96DE178580C5ECC5C29914327B3C22830CC21FDD075F2F759A6F09D656F0F908C73E90D6B373CFDBD006D470B7";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "FFE4343ED9816B98D96F2129911FEA8703933A31E6E9FE107FB881B0FDBECD767FAFE3401DAB42A149DB8E02F96ABA250028AA39AB9D1E19F4264B745A2C4AB6E205B08BFB9C19F9267934432137ACD429D78088C2E5C6C6E3E87DC0174E0C5CFCF62F830E4D0B3E14C5D9755029F31F07440CD5CF052C103CC7467CBE19D4EF5AA9AD7E135BA40EB1BE3560FA81E59FD3A5E14238D2DFDDFE8E0550963FBD264A37D5480D7F39C4F35ED99403C978B4971C37B862078F9CA572D4B5C73C16A72C0382EFF1E1B00CC9D0BF34249AB22CF48CE5F9743B38BEF084DE72B45DF42147A3739BF72D2EA15EBFA9F58594B0BE5DFBBDF7E637741A64BAB07D9E8B29B9";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a35 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "8147D493EE85FED3F9F0CBFDC30D6A13D3D5D5A64A74ECFE2F8713A321852453E0B792368D7FD27E775405FF4F672B195BF61A01E2504FF364479D54409D6B451F049EB2C7475F60589C6849CC287724B46F4CFCA0E9F85F89A94D9A053B45E851B4A49D16D27CD2B9169744E0576E3407B68A4AB8E2CC2007FF040A11AF4946C75B770DB4A70606273E42E717B49FC307E5BB838D48AFB06206DE0306695B940ACA80ABA44E27E12E07CBBDDBE7D565051E9827D0532AAE2CFCD09346E4F4B6E7FD465E7EFD704B07571F55DB7CFF02EE4A2F3BC64EDFC33DC9A7DD92777C8B80E218BAC9AB52A6CE0498839090C00D0B52062CFB6C2E2AF1F70A53760CC36C";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "0D9E89174EA8379385D5F2A7FF6268647CEB4E0B867EDC2154685ACDBE1025CD586456F20FC2AC584D22F08197944C4C3005E3B710F5676853F26C6A54CC4312BAD243D2602BFDC21C493046123D2819C52FC65BFB7B0746880ABA304C8CBC5C055C7CF8B977483AE41585E320526A0E5E3B3E0C219E62F12B0817741E81603041AE1D916B223DDDD55EE7AE82657E6B90C0B079035B2FDC8F5D0E7A3412A231640906CDC41CD99463BF2C12ADD703B8CDBCD51071793CEF9EE1FA8186115F5AA0F9B5421F674D0542BDB0FB28CD8EC8F2156FDFFC3F0A612C45F6F219D0950356E19A4CD4FF34C1D4155846FBD0D4B2613A0AFA5C6FDEFBFAEAA92A10F5899A";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "0CDBF8EB0650D63D0DAD07C2A8264A40A15D3607BBB2DF341AC7AE77F3FB9F004C39B4CBA32EA4CEC742B0B728635001FBDB3FEF22619BC6EAC02DE3FD9C3251A2A0CA4C32081C9C7E9F0BD84720751B6BE71EE9FBFEB9E5AB6488E2C811A49BC2ACF4180BEDD73803C673AD797E6E02EA00CBC10547C75D18AA6AAF86E1C0DA08CA8C670689DDF80F2CD6CE471CB6397D269D8EC013EC44025671611E472A4977BEC37CA87B3FD6875AE46484FB11648CCFC6DE9645F02E84E7B1FBC37F96015ED78BCD414BC49DA8D38B43E2919CFE9A15A992CC4AED333B008B99E9106B5C70ACA37D96425CFC4DFDA567DBE4CFDD8FA6BB848960E70A65620E9A180A6F55";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "F80C7D3DF0408E2F286C244975510E34ED6B81669B7B2C73317C06B2FDDDCE01A55C45302724EEED73D2B354CC5F0863BDA897BA9DB4E7D259CBC66628107464BE49842761205984D0C008B1EE56928C65E18E5A27CFF2BAC36A41FFFB548C68C5A8C0C28DD257B63CDED18F2B1622761F7FFD2D9E8E786FFE19C0010370D6ABEE598937FB44C882FA34F456D2BF5A879FE39C0E193ED8D7A75D5C3C2B4E967166A1C2BE0DC3E4483280EC9DFD6D314C19AE593EC33FB059BF8AD46D11AC7C3277CEFB04F0692207489A8E8578679BEA9896A31A72A81C4D23D5D980DCBA07DB4572FE699FBB84BB5AF3AE67B595DFB30CFF473A8BE38973357628600A0DED90";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 11;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = "8128CCF03BD9F4680706074A4FF675DC9F0C6447AB44A938A82B529B4BDA6AA92704BC84F9B1D959E1C61B8DB004A90F295729DA1DCA5BE2BD54E2BB366355D2FF63BAFCA8A01681209C679526993AFB9E626B5CA551C97FD88655C7B5B538A14DCCE24CDE585806B2CC54C7EE5E47F97D723E87138A9CA19BF9013CA8081E5EF14C2EB3969DE56158E75FF940416B4FBE400E7160ABD80B9F9115F99640A87913A5D3F421CC5EEDD219EA8A2154CEF9F63398B8168791F334095E5798BB225DA1A5D67BE0F0F4863937EA196729E01AA3EC8CCB86C61855E2E7136F3ADE091E0DBCED933D773E7F616BD7A002C6BA1C93ABD2562882FC3626ABA7E364AEA681";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = "E1ED54823A4F36D4255B85210374BD397A8615712E90492D512EA1FB04ADFB658FA5BE141C7AAAFF24DB3BDEAA0B0E3994A7B0089BAE7F71F18284FDDEE1931835BAF259E2F7FB901ED6AC7C79690976D6DDC374492E0B0681FE69A9926A989BD5A2B653DE283D1C859E7DE4A71886692B2360DBA2D2302C50828835514A347A3AD6B5A5DB9ED4C33A4C7914F5CD30F9C5C696A440DD12A1A127E8BFBF314086F13AC40910D94AFEE30CFC891FAFBB2305E35B45BFE72F68881ABC91EF94340602C1B92CAACD2EF98864EA6ABFCD56C84C08FF469301847C1E6609452C611E5E9EEC3C5C2ACFE2B0F9005E8C1421A7CD4E73E656A12E7B3E8574108704050853";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = "CA57E38BCEA7D6BB4465A38C23484054F5B6A4DB299B0E3DC77217020EB05DB6B80FEF11FE42F97E770BF1AEF03AF4CF8C54100467A21D2BC2C1F2744548B1EA374F81C3748E99679EDCAFE797135CF82D55EF361400C8D558DB7D0E973C2A4538F5510902DABAB4BB129765058F64C2749002B4AD3948ED7FFC6A8FFA9F11B4769FA7EBC980E9AE51E224172591A271022C466AE323DF2796A8713931F8EF08A52ED8CB63B977DFC459CBE8B03F4DEF3BB669020AA45B98FB0ABDB0A8D12B39070D6F3C43CF58CBDC30C4D45333B89EEA29DA9183B998FE70879AFC37D38FF2D2B851F79FB8BD79A658D118F0EE366C96E3B13D6EEA1A801FC3ACD7F585C20C";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = "B06D1024E25478F769ABF57CD7B3D92FBE76560360B227F7892300FEAB885F065F247A13F898215D58C886D689EC1989E5CC809AE3E12DE09FCD8AF9C43CD5CCA03AE31EA051DE01D63ECB89782A43B2072A77E60CC805E5731441259EA15EA13B677CE53E37B61DF44D6CC6F4012612F1F6C884F8CFF6B5185416C4E12DFB752FDFFA6495549F50E46ADF6BB9E6329F75029330008D953F57B0C97518E553FEB361179BB1FD45EB08D4CEBD28A5FF5835ACFA0790982BACAFA3DDE31B4A8CA92632CB019E5F2921C9AC27084FB196565BB466D90B588F792CCF898F907632C2B16A34C5943D4F05899BB6B758A892A30E8D3B6EE217B1C61BC4D60A58220641";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N48
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~62 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~62_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a59~portadataout ) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a35~portadataout ))) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a59~portadataout  & 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a35~portadataout ))) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~62 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~62 .lut_mask = 64'h550F3300550F33FF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N48
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~65 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~65_combout  = ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( \spriteController|tc2|RGB_o[11]~0_combout  & ( 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  & \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ) ) ) ) # ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( \spriteController|tc2|RGB_o[11]~0_combout  & ( (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  & 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ) ) ) ) # ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( !\spriteController|tc2|RGB_o[11]~0_combout  & ( 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  & (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout  & (\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & 
// \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ))) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ),
	.datae(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ),
	.dataf(!\spriteController|tc2|RGB_o[11]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~65 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~65 .lut_mask = 64'h0000000111111111;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N30
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~66 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~66_combout  = ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~62_combout  & ( 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~65_combout  ) ) # ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~62_combout  & ( 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~65_combout  ) ) # ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~62_combout  & ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~65_combout  & ( (((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~64_combout  & 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout )) # (\spriteController|scoreController|RGB_o[11]~86_combout )) # (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout ) ) ) ) # ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~62_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~65_combout  & ( 
// ((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~64_combout  & \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout )) # (\spriteController|scoreController|RGB_o[11]~86_combout ) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~64_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout ),
	.datad(!\spriteController|scoreController|RGB_o[11]~86_combout ),
	.datae(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~62_combout ),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~66 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~66 .lut_mask = 64'h11FF1FFFFFFFFFFF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[11]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N27
cyclonev_lcell_comb \spriteController|tc1|RGB_o[12]~12 (
// Equation(s):
// \spriteController|tc1|RGB_o[12]~12_combout  = (\spriteController|tc1|visible_flag~4_combout  & (\spriteController|tc1|visible_flag~7_combout  & \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [12]))

	.dataa(!\spriteController|tc1|visible_flag~4_combout ),
	.datab(!\spriteController|tc1|visible_flag~7_combout ),
	.datac(gnd),
	.datad(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|RGB_o[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|RGB_o[12]~12 .extended_lut = "off";
defparam \spriteController|tc1|RGB_o[12]~12 .lut_mask = 64'h0011001100110011;
defparam \spriteController|tc1|RGB_o[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y55_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = "A5FC499CCE07E7ACDDD5E7246B5CEB5A40E10B52F7D959E7FB2591F9AC833AD32E351C52FDB7182BBCE7FFEB5BB9B48D4508E8F0BF005757FBBE397EDBDB17360E6C0877F32F9066D98B6FA97013E589DDF4A0E3BC00F0430A859AD3D81518C19D9B89A3A916B0C56B7DF7B6EF8F114D3193229699A84E139EF37F6F17C68034833E21FEC80E66C90BFA57B6161AA73004EC52896A883813AF8D439A3F8D91BED2FC0184B4F023F60C6694A253D1E2300CEF2EC8EDE01B881413409A5E4510048336728EC76161B8A3C593044023A8C70D8A06883E12C28832309802530C4A941411200AC20D59A4C045102BE8FF68608FE0068E3FF00804EBEE4B0CF203E934";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = "4045B803C48881B2239312C528C24EFA1F26BA8AEF47B2433C4823ABB2A1F4A24E9A1A97A645580662A51226C64722F32E4075A5EF95402A880181E0F7981F0146A8BA3011C60060CA04900A30833EB0E34B858AAB065202DBE5FC1E1D7655214C81F6D12B0B0328F7C17FF2E8EF5B02CA39AE7111C64ECF91634673375453F031480E8638D216B64DBC04FFD6F9C51B6D60FF646D5A11439E29A703ED72AD5ACAB1339C3B0D2B568B8468FE027F6F374DA92B62D12BFD363EE50FF6346899FFC38AB9A2AACD3B504F63C27F636601F4A531A2DB23A4AFA0CA11FF04C4E238CA114DE2894138182CA9C096455C7A7D7695176E6A311AC20DD445E7E941E83B00";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = "3D30358589F838E0ABC4107E9B9F5B5897157C2A24186A0C518596EB0CE0311A788A728B5C676BE00B27932688415F53CFD0EEB2A204D214AB90CA8B02B40E5F15402A77CBC1EFF3BDA580FE3D56D451B270D1732D281C33A4B4BCAD3363AA2695AB768D60E0A1302FF84A9D8CF2FAFC847EA4C21527A6355CB55C235411F734318A12DAA10144C9F2E6CB1A2EB53C279EB908ACC5482292805807D1E20A103CE72F92D2E1C5841D0ACE4B3A23A48C001C0729AA57AF682881500BB102127890F0D25014A43E5EAB7387BA1FAF0228BCCA9D965AF742AC2A437E10D67C484AB18C03AA0EC2C132F2864BBFD87811DA3DEC31295EC5298B98B9E116E07C51DE2B";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = "8E0FF1B41219175B87EB0D9B99110A874EA9342A01319C0332EA541C1C0277E854011B808618210E32F239145E01E86DB8078D12C44E7C6CC173A06F9416783346D05009D682E853F01C8B07903C0961C351524678D9B945AF6508AD5C11F031AE91720D662CD4E7B37BDB5DA42D99B961C1067C1BE3BA81776B0E1F09ABCD3208489160FB272FBFEDE7FB96D316800B60110EC1582622109154085D7049E8404E1900D34920D2B5C17F2E4B207C527FD824050D2531BD801655EDA115D4004243BB2031580098DA9018BEF7F391A27C95B90B049E7FBE0625476F004AD17F2C19FE0497C77DE564D1F6778A2495F9C63CC38A12730CB8E4EA222090F7673E66";
// synopsys translate_on

// Location: M10K_X41_Y49_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 12;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132 .mem_init3 = "3C082F54B13A82FEC0C0326C638D1DB2BA7A4B9E4B3B04C1EB74E25CD92C2DEB351FC1AFBA7DD0DE9FB880E2DF342E9E45EFC6F5D741C5C49DD7C7676EE65F880E77369CEAB918CF7E0396192CE3606155A5D3CAC722E43CEA03030E8A886CAF07FB70C31BBF58FCE2B2F3049FC6437DE6F6B206E01C5FC5709593C2694570141410301AF46781EFA761FB06F3D20107E7F38007E7084F442488103D59CD228C5832887FF6F1C324E17D1BB4A0BA7982EDAE1CE8253B076AE37EDE9865BAEE1C80BFF0017924AE747BD8656C6DF307F849D89F3E975106D85A16C231B5458033D40C78482FA0363D999BE86776D074286DBD07025E532A780707C4645E518036";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132 .mem_init2 = "0E66D5937C029E875A9C797E7E698F70CF0C8A56E61A3CE437A56C8282CA8BA41C99D192BB0322314B1C9B8F929C33C32B49F75771FDA2418623B44338338140981458929DC0BE779CD8B0B02E6453CF2EFE5BB34F2D9A688681CD5E9BA0372FB4B0C809172329507B1E24BA6B285648C987DEB01EAFC1EDA7AEEC0E21904D5F06E23856F04220B0D8C5C0081AD0B648F17F16E5282A00E01E18E108A908317F8DCAA1BE06C4ED3754065FA0EBD0B2EA7B4180A749421B151A98AA01F10901BB8323C4FB91A61D54BF7EB7A23AB00C1A23E18C5ACB2886DF09DCAD9C4E1DF37C41E36637AE5D07707E494985DF4AC86A7F715C3C1148C2F5FE90C4A38F111214";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132 .mem_init1 = "0450C02B4C8806ABFAFFFCFBAF1D12B23D24FAC6B7D048B74DC49E8500522A33106C50EF282151FDA3C2741A187B64231257FA96A1E1107CED69A6826D546223FBFFAD00A704E107E6D2951305F0E3906E53E84794CDE364ACF222DACC2060301AA300E2C64806986B8C772A9989753519098A2E88D730DA8E841B833E4032C5B499274186583051F84744EC4F59E2597093C9086D3A5293D480A331B56806C227D7828AAC82C06060727BDBC3B0BF72650E3A9F4700CB8CA4101F34B48D104741C4BBD6854480332BF3CB393F4E0E4E1C6E3645DB1D58E65D697336418EC33301F593F48F9C281F40F8CABB7DCB0D9820561F06D6A069201113A7681D57213E";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132 .mem_init0 = "29A1E94AC2CF09902652FC983CDEA4A1A49149523D89A100831FC200B49AF147C01451F7023E08D80E16EF99A37FB4224F924A390F3671ADA0F2ABFCBEB547E5460451FC0402250E182BEFFACF5884F028783D410C6B2CF171D0EDE17D66833A827512280DED170340DF7FF356BE5242599F87E47C226748A9BFCD9F7462E0679C10C86FCC98C480C46537B9C95FDC1E25082309B22D9CA600856413B0C81368803446244515C300400200753C5181EE05A2A90037A598EF274D6394B705E157B38130429E81D82213F0AFBAF2D438EA7F264189804B58C48EDC3225C792AFC88992E84DD1B342F922F15CF3620F8D3B869C76336C237EBC70B6EC6DB6D2D1E1";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_bit_number = 12;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180 .mem_init3 = "359D03A41E6FA3394761180050E3A2D7DB20936AD6F3A2FC6D5081BA8216783935EF7113C17BFDB7DBFF7ED7BDF0B32DABFF701FD31FC37B7C96B73484A0FFFF017344888977FF7FD3F7DFE5BFF6BF6F66C0F33F91C2FDD97F4A43BE029089AD413110B8C037DEFFF7FC255E3F35EFA3E2C5F33FCEEE198B4D4F10F8B2E219A123DF03BCCC07CDD7FFE365EFFE5DFFF7ED7F6B34FEB61DABE7A9BFB24C5061B2031FB2FCF6BFCDD7F9077EAFFF5A7EC72FAB727DAAF6F9EFA0C19C9FF2DC019657465DEE623BFACBFF3B0CDCF4ABF9F5E7B4CEFF918476F8A5EA7E95FA85BA8F3305F90A2E5BFEFF5FFF921AAEC3F3B96E85F7B9D78FE26BFBADBBFAB409A2AC";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180 .mem_init2 = "210301EA344AFCCE5E7BBBEA26D3D719FECE4B616DA7309F7F46BFAA6719BABE390246C98ABB7F1FFED30C4BFEEDA489727BCBDF2896DFF9EF7DB8EE6C076C31CFAF334F8603EDE535C6F37C75C149094B9DDBFB1F8118DF77A71F3595E4DF40D785B40FFB2F4D6F1EEE691D9FD6ED6E7759708A38AF6969F26DFB776B1565E940149907E183DAF9EBDEF98FFBE0FDAF8279393458D8F7FD1B2B23DBEB9A206500EBF3703DAFF7E46E1AFE03EF62B3B267BF6E484FAF9AFB35FF1263E83BFF362A0EEB741BEA16F61CDAFEFF83E2FEBD647EA42707A6D4E36ADFD47F34A1BF7CE58ED0347ECAD637B27CF7F52813AE743BA9D1C8E8E96DCA355ED27D2B099149";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180 .mem_init1 = "90AA000E153F231B4780ADFE4A662F1FE55FEADAD5B7FFEFFBF993A7646B33D7AEE601C23A38B9FB965EE89F93FEDDCA77B6FE20A66698BCB9A7EBDFF7987D259A689411E7EA3F0E27E41B73E1B2FC4ECB6E3851150B0FE0B1F4FCC59DE68B2767F3010907AA71176AC4CEFC90A199C4CD98560BDF494FF3F1E61F539384737031A30857E19E9F74BDBF7FFED7FE3D6A2F2264D4FF36CF5FB8FE2A1707EA5464AD90BFF730B2FD0AA06F51CFCDD6173EFE1ECC3A2F0FB01A1E39ED7DBCB23BE3BFD8791260949E3B68DA5A5EE75A7BCE804F14FCADD5C7761F8FF9C81DD6DB239FE59E78D6D2DABF8BE6A170A7F2D7FB9EF6BCC3F48261DB4EFFF8CFEC227BF0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180 .mem_init0 = "33F6FF22913E493FF08D5CE4420381EEFF6E0A38F553F7BF3C7DFBE07B59C1D17AF529B9C9ADF68BFF96C1ED37D9B5ECEDB69A49677DEFA7E0D9E3F86FC1C06C019B6A90DF1B3EBEDFFD7B070F267676E8880103FF21E35CFFC9A7D30ABC6E72CCD922D446BA971CDADCEB8D67E2B6518A0DDC4BFE2BE3FF954FBFDE4936FE63B80EC6EC3402766FA301B4A698129AFDB934A406A2406AF3FFADBF762989E748C01E78EA2576D0DC447474BC82C3D09F60000200A158E33DE40E8684824AC0414072D52333C4D88F24F7644178437092290D590AE00A2238EE44A6934C5C000024E5D6320C16C707D20DC2044F451BE657E6F55C6707720B998C5C7B73547350";
// synopsys translate_on

// Location: M10K_X76_Y35_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 12;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156 .mem_init3 = "D3E1DF1AE1F484BBC411EDE165AFD034A815A5470295140CB3B51FD3CD5DCC39E09FEFBE308967797FCDD6FF4B8E30E30FE976B175576D3B4BAC1BD24BA231DC533E06F32757BFC4DC50C073B6F7AEF25F2BF4AF1D9CFCDFD77D2BAA5BEA3703522E9732370BD4C3F2DC48EE6C776FBDE32843CF2233CA0B3BB1BD9179878D614D0B57B99276A01F8A6A5F38DFF79FF33CCC55A485E4EE94E7799C53EF2FBFDF827990E0E0216D1568FB9BFEF269EDBFF3A1F891276837DFE61F277FFE48FFB2027512DDF1E5D93DFDB63BDE6A7F9F6E8E4068307741A3D836B9DF17EE487AF3BEEFE79F441390777CAD1FFDFF27B8350F624A7D0C89CB81C0067E9BDFBFFFB1";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156 .mem_init2 = "81E2D2E6C2F3DD3B5BD7337FECAE2352F5A716F71E432DAD07A3D8BB6677F13D02D152DAF38EF9FE834F1E7CFF33274E3DA658FF7FF7A85F0BA6EADF7CBFEEFD91E387F0D7A7F60DEC8515FFFFEBF918E02617F7FDDCBEF3E74CFFFFFEFF8F9D8CA01EBD370EDD2BE7DFEFFFF8B66F3E49F67C6FF7F36F3030D63C8EF6EEF3FFCF65162CEA9C1F36B8BD266798F29DBB73B65975EEF618D8B34374ECFF6E73FFBFD0B68779F358F712FF8D9F8B6D4FB729FAEF5FE8DB6218CFB93CC96EF67D77FFC20133B53DB8497CE7CAEFE9E31A4F297BCAA4DFE2A7F2607B44E8B19DBF7797F8B8B6FFE5FF6FEF2F34BDBD2C9583FD0059B2E7D2A88F95DB74E32F8A7F1F";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156 .mem_init1 = "FFFE0BDD61BF7A298FDF47E5DC6B6EAA2EBEFB3379BF0C3517255BC31C647CEFF7F4C9F9453459F9BF9E94C1FF6D6D923A96B332DDFDAE5C03C95ED707F67C6FF137C05C9CBAA5269AC54C63FC20FCBB7B45A4F73FC3AF705DE067FDCB33C5F0FFE788D454F9B33FBEFACFA2D48A3EB5FE75C57434B91FEAFCDA7F83DF95FFE3FE554947E2621BEF6777619B51DC7A958F7D7C77B958D528CA4B3FF04D5560E3F65F4EFE0E91F25F1AFEBD0F1F0A5AFF630415F7981556CEC0413F1F3DE333FDFF76C7A6366E209B9D9B7EFB192C5BC71F0CB17A8FD7A40DA1C0EF1F98FE7FFE7F9F8978FFB7F67F94FF93AFDAE6B16FC5A83EFE83E7732C8BB0CCF7799DF7BF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156 .mem_init0 = "FFA9E5F7FFE176DFBCFE0428CFB7AFD7B2791B3EBFA980C07D8B1E57E5D5582F7099657FBFFFB0C7CBF2B7FC04E7EEE7BFF8B89A172381B2CC5B989FE9F7C07C46883836CBBC9293B4F75B9056FD3D57D64692E5949DB3B37D446216FC0DE4EDD7AD20F7BA7B60EE27DA838E6520F8AF11183F7DB8668E2A79124F1CEF2B320C63F71F76CB2514BD85BFD92326A3B5AF8200BA4CEF841E9AE1623FC37EAA4A94D35079BF7BBE3622E5008965009862F90F819DAAD315468C598F599BEC0D404F7258A71977606DC47320D343DD4B31D9B9FE427C28484C71F485CB88E5EE2ED4A2E575EB6D3EFBC324D06B8AB52C4B8039EB2BABE38FCD3F75225961D24631F7";
// synopsys translate_on

// Location: LABCELL_X43_Y34_N48
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~68 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~68_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156~portadataout  & ( ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132~portadataout )))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180~portadataout  & ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156~portadataout  & ( 
// (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108~portadataout )) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132~portadataout )))) ) ) ) # ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180~portadataout  & ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156~portadataout  & ( 
// (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108~portadataout ))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180~portadataout  & ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156~portadataout  & ( 
// (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132~portadataout ))))) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a132~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a180~portadataout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a156~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~68 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~68 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N57
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~69 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~69_combout  = ( \spriteController|tc1|RGB_o[12]~12_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~68_combout  ) ) # ( 
// !\spriteController|tc1|RGB_o[12]~12_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~68_combout  & ( (\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & 
// (((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a 
// [2]))) ) ) ) # ( \spriteController|tc1|RGB_o[12]~12_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~68_combout  & ( (!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ) # 
// ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ) # 
// (!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout )))) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\spriteController|tc1|RGB_o[12]~12_combout ),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~69 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~69 .lut_mask = 64'h0000FEF0010FFFFF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N18
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[12]~87 (
// Equation(s):
// \spriteController|scoreController|RGB_o[12]~87_combout  = ( \spriteController|scoreController|RGB_o[12]~7_combout  & ( (!\spriteController|scoreController|RGB_o[10]~1_combout  & (\spriteController|scoreController|RGB_o[10]~0_combout )) # 
// (\spriteController|scoreController|RGB_o[10]~1_combout  & ((!\spriteController|scoreController|RGB_o[10]~0_combout  & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) # 
// (\spriteController|scoreController|RGB_o[10]~0_combout  & (\spriteController|scoreController|RGB_o[12]~6_combout )))) ) ) # ( !\spriteController|scoreController|RGB_o[12]~7_combout  & ( (\spriteController|scoreController|RGB_o[10]~1_combout  & 
// ((!\spriteController|scoreController|RGB_o[10]~0_combout  & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) # (\spriteController|scoreController|RGB_o[10]~0_combout  & 
// (\spriteController|scoreController|RGB_o[12]~6_combout )))) ) )

	.dataa(!\spriteController|scoreController|RGB_o[10]~1_combout ),
	.datab(!\spriteController|scoreController|RGB_o[10]~0_combout ),
	.datac(!\spriteController|scoreController|RGB_o[12]~6_combout ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datae(gnd),
	.dataf(!\spriteController|scoreController|RGB_o[12]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[12]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[12]~87 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[12]~87 .lut_mask = 64'h0145014523672367;
defparam \spriteController|scoreController|RGB_o[12]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N36
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~70 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~70_combout  = ( !\spriteController|scoreController|RGB_o[12]~87_combout  & ( (!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ) # 
// ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ) # ((!\spriteController|tc2|visible_flag~2_combout ) # (!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [12]))) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ),
	.datac(!\spriteController|tc2|visible_flag~2_combout ),
	.datad(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(!\spriteController|scoreController|RGB_o[12]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~70 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~70 .lut_mask = 64'hFFFEFFFE00000000;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~70 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y55_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\vga|sync|v_signal|Equal0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a12 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "AF87E1BD8EEB9C52B5D88829D8A5B3F41F3536702FD85F7EB4EF61A2C1697DF30E0448018BD8A386EFB55236E0448E1E3F95E7D36E0738A257C3C7799EB3760D8E1165A2E100F59F564ABD1F948C80775080F188F5AC061043EDBBFF05BFF671527C55E32704008EA46C77611500F300357BF9854E74FB5D0FCE35C3FDCFFBF8CE298870BED61C3070AB8080249A8C07E2061DF3B5C7DF95EEFD2EFC1F6F7EDA4E39E91836100801A4B112003634D207A7BA1D30C117DD8E1EFFEAFF7F7FAE4AC7A2DA8C6761E0F0AB2AEF0292D1DFD39DB5E957E6AFFF2B2EBFFF7D1F7E439A3CBEEF2B9905FDA8C648E4FA78EDD807D923BBD653F7FFC5A49BFAFD2F7FFFB9";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "C9B1C75E2488B4A355B1147CE88C60F5443408AE7EE057B877FE5FB8BFF4BFD9B8110636FA81087842D3FFE71D4B60B0B1C1D7E13611CFB40FD9F50D31903D712013D0161BA310FA2F55639EA0314200B4CC562F7BA9CFC97BEEF58F4FFF7F78B66A44190A80F228EB288019E0E55459CBD99860377AEFE4F79FB339DF61DEF88FA408F707A76EA9D2C4AC1AD69898869268FCB4AFCB77FA6AE4B38D827E7DB06F2BC17AD984271ACF11E4D6E7142E22606F9B64E8EF1DFB2E76BDEFBFFF7DB0941CE728517D20B1995A882C05D8382DC22C3F419F1B7FE04FEC7F70FC3F747CF47028CD2EFE18A2946B1B2CEE382A76589F1854A73CD7F5249FFE19F56D73F7";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "141B26DB22CBB936C4401B347C2E21767B816D3D171FDD909659FE7B3DEE1DA40A08883000DD98219865036474F05CD77B00A54775991B1332C337337B9FFF7B28084E385B85F40415FDA768A2A7CE67D50DB1BFDD4DDBE833062F7CF3DFFDFAFC00B717B862BB001CD37F68C2E63A15D835E52A0FBE14DD646E16BCF79F897CEF99A6C911657CBC0328183468A1B5254A07DC0531ACC1A8B77B0ECBFD7297F3F409220986078C665F3938250C819404CFA74B16FF80C138B8FFF3E73C36FFDBCEBB64C4DCB727B6B06706594495EBBBC4765CBA6931BD577DB3DF41FFF2E39109331C0E81B4513E43B5411204D0ADBDA219B17ED8FE3EC1C0ED7C433EFF7AC4";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "301A5D22BE8D3D3287D58582B27F33852389EA98B9FEF127C8073793BFBFF5DC045DBC20E2B47D859C49F17178F56D11A9613C2DCCDA10207F1AFBFF87FC8DA52473D012787DBBBA7AE51EF7FF416CBB298C56AF0CFFC7B1BD4DEEEC70FF7DC48C13077690A99DD3840BC4CC94018753E045E7697CE968A0EFDDE5FBCC75DE857808B5CB4178BDC0A20C4433FE2C6010B9745B57A3C5A1F1776FDFF36D9A21BAC03C072567F59AB5550F8D91387980DBBFD173920F9D31BBC0041821FE98E9BDC40105EA817F89E1F338E7BF62256DA0EA48491B7AD369835144F7CF8403822D842E40D7D86A81E40AEA3E13EEB173DE196D797E478880794370E3688875CA30";
// synopsys translate_on

// Location: M10K_X26_Y56_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a60 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "7ED85777A7F8D2E6203360A049C6B0702EDCF900B0A80586BE26068F396B3E4FA6702FA2E538185BE51A971E10B5021DB45209F17337A2B64F8A523488529E6B364FF97DA079D1BD41C9EC241406BA45DC8CF07F1551667857E9C50C23BAC14F19D9FE5B8B05543E9D6F2526B54A1F7ECC3509889C041E68C4848D92141A27332679F9BA4DD53C5C490065463CE2E39D13E7178A2006C2828F6D286FD18905152A019EEB993539D533E30260702830AD12C520043196E328F946333B1C0952303982B7AAAF716C31B3E34AC4BC3AB8BF6041665C01913644A0071B339A01373248A41655CEFF4B200E559D0E92527D376F9DDCB09374B64010E704D071947210";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "8C8A8633F37173F8BC0C3701E30064F2773964DD2ACC066223B0455851BCD3436E31D637CF7E525739C526EC2B4E682A692E65E5F1541F7063FDF001002808221F9F21FC1985794BC01EE995462782EF1991A4B04128E56DD8B407F050DC51595BFFC10456FB9EC649F72AB90F17E36CF21AE4C80D98FBA665C9C6D5279190FC1FD83134C7D1F31F539C897CA6BE5B151137F0F5BE3B7362030ADA112303818E8252F58FDFF88ADAC4E397D39D45CBEFF06A465D72F8384306774B206D423130D7C1C01FF902C5C780F8D4193FC71A00706ACC66D7EB40C7E0FF0110A15B900255C823C83D1CFA332F922576BB07BD201A240EB70C2D516404A5FEF80872FD2D";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "3416AFAD6BC9059B48FF760DEC19EC62039C34EC79F15DE606310DF14F0406002C41020CBBFCDCAE4FDC4FC23882AFFE489E1FB5ED3A3F84E3DA096FCF2E9E02862957CF8FC091BDCB8961EE8393FE4E078A2BF5387CFB84E54F4C0D601C0D6F004198E435ED72DB28F4097C2D74E1BB13BABA6F47599DD64B32F48F05EF804081309FD2351C8963F8148E5000817FD387FC8AEF50A54C4DFAD0161F210401182C406108FD2BA0E8349069DA96E3C033FF91C19F5B50FD5AA2E1E50E221EC1928C306FF57DE5E7681F97EB0F6230B9564F968CD7D9609D8C64F051035017021E72798F180799E4EF2DCF19B4300BDC0371C8DACB220E86B3DDC58F164E727264";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "FEE75B340B9861A86DEE794DC033CEB3021B3931F2C39F8133B2FEA4090E46FE7E84D75004BA5B6396248E04C826BE213608793DA1935F81F8AE0C64EA6875E240E98941E819066C4FF9AC3D302389F02037F04C0005073B4FE501E1D61473E83D602E4A0D0B1B0516E7B37D124CE2BC17A20143C33C081E7F844B6DA1DFC0BE19189C8E110EE006835B6BAA2EA1E09C4D0A00C20A5AD90D860730C02614AEAE6943F586081ED83CEC6A917F70C6B7B05629CB406478D205E702DF004C96A55FEC5238C00A0A820A6F7E2B3FB8EF30E117C8E60090347CC2434524918A4FA05804758301F9A423FC26243AD22EA195BB814B387FEEDC4507FFEFC762D4E07580";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a36 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 12;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "3ED0787A0031103C815532C29079479B4EA2E2BEACCA62AD7E7E6237711F0C2470A62CF6FC4FCEFE7752FA60C374A00F24F0A284926B2DB5339A68532E8D490D5E417D00C767699A4D3869C690E84835B40FF11458E9DC5E6BF91DE7E229DBE13354944D162364D7D9067E3C84F67DD49BB6F2AFA629550029FF87EC01D72664860606CD87CFE5AFED1D6441E83425BB83A77231B75176F03D06C56407591A860AAC29CFEFA71ECD2979DACEEBE2711DAE17183FB0514F2C727D7D13C8EC8069A57D04CDFFDEBAD6D9EA35FFCB7D7C8284002E0197445FE3BDEDBC9F1707F1A582651A8EC8DE79E69BE1FB0FE0F2022C4318076C921C67EC05B706912C031112";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "5EC982979B8520915353D4AD9F60784B20244748D74FD433557A9E81E4904D2058A9D4DEFE38022860F4DD01971C632C8595E15370D6E738557BD762F7C64F182263031270C8EF66A0E424685A371A82ADFE420BDB3DB6A304FFBD1FAC6D2C001FEF624F717112CAA63791891242742E561B379465D620FDB2BC11E00A078EB16D060B4D670434E4AF1CCC078E619C4E94DA39B1475BEBB18D7C0014681B8EC038B9E4D1DA3CFBAEA3C26AB30598102C099FF69FDF2D042DEA61FC55AD192028DE38CDEDCFE6EF455BD4E27B9DB1EAD8B6170B4EBC122279AD2FFC116045C60E4641AD4D91FF2234B57D5D9EFCEEF6E72A690857E9EFC0BBB897932A03D51FE0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "04AAFF59767006BBC40D028284C10A310B4F0F3E9AB8DE0418C41815756C930A4370A728AF089F0E07C7B28F6A01F6EB33FA7FF512E998C6EECC0160F90CF855F300E81C360024807EC7065CC300331A77E61FB533EFB8E7F3859AF04800F013802CFC8D6BCCDA18036471FD6C7E5C877BA6E287F4EFC7161DF591AF47122C6A12A38FB616C1D85E8D1F8A12660FF41D7FBEEF4AB478AADFC17770042C2E85B925A6053C98463F37B37862AF9D9BB872FEFE07B48647FA76C0FDC010193714A013688CCC4047C5056AB4E02FE4973D766BF608001C4BE93004C0C8918108B28C52A0853ED6467DED48A9CC93CFB8AA794FE6CB7C1911CF1806A0059080083D44";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "33807F925047B9396F4F8EEF6175C6EBE39F330E714B76E82ADCB633899CF144AD48C3886623EF39F3A09180C48C1E61DFBBBA8A7CB5E1E8036757E0289468592841E3D92523E853D0BA88CCFC44800F8533A90AEEC6F3AF83485060E8D400629603B302AD8716209C9F63A72346607F1F9DFB81DA82D836E421E80000504033E8430837BE42E65640D106E59EEE7A0266C2DCFF093AA3DF025DC9002324744BE00C4ABE7CD9E67B08EDE4439CBC2302947D30C7B13EF2499DE2C3651086545802395CBF5DD464AEB5EB30D515B7C6503C9C7518333BA32BB41ECA8C102280190CA2748267357FC6B88ABF66E1EFBC4C2EB4927CB168F9FD5E9679692DF3F008";
// synopsys translate_on

// Location: M10K_X14_Y31_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 12;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = "3815325A6C7BBDC289D855C8E35D2DED9063407AF64BD4E0477E490150243D3FC67EB80479359908C3609B0214F4BE08B921875A9FC420C0F95364C3DA277B200E89C1FC982437F0316E602106AF02F42FD40810A016D2B8DA7F4581DE74CCA10E46903CFE1A58C6A35B4013065E1BF64D532E2FDC4482209FD50A4029839000F3A22EB08644BF7058C640294C2133CBB9122AB34C620327858A1210071980A09147B2F5213C7E4CF371E1240FF258C3FD3690AE6521033424C7E38389AADCFC81B06EF3E1D02582C05091B0F3E240034E9406CD8CFC69158253436016131D5E0C48A5F339713F7863A076271B44920CAB4BC724299A3E348544EC2B018E9FC1";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = "035954C43A0936C0A628626C09D2B10EAB514D3227A5411DD2E44943C16D824B0320FE56030E22FCAA0715A7A3F3CE0BEB2DAC009E2D3069D500ECD71212D6A1041E88D8D257FA38B47F79187D6A571CC5AF60F170E50C0681D231801981C36BB8507C195F7ABB1081BA0D60951E060A0667E816A9D6000C14F240157560C05F4DA63023B350789738A5014411D7E4F9AE189F02A839D222A081A061042764E4010F0C7EB01252AC560085166CECF92333E6DB72A9ED4F04C8DB20B3339471F2129199ABB1040BBD1D24F8BB4986B5EF3CE6D343A9138C1005E1A483E463482201C9A59DCE6FC212E4417BAC952E27CF9E84A0F6C2B8F91B0492DBE689D508FE";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = "3C6489041C9EF9F84424A3AC516EDB50ADCE5F1C3D7E0EDE06D0F002E1EC4E858051BF50EE31087EF36CBCADFDFCA0CF40A816254228A5258321D0124A299306B15FE90635BC3855BA8AB3FC823D68FA4C1BF53E022581D3D99A68000755ABD645E7C92181BE32C4BF81A77D9F3B94C0F51A093FC63A9AC25AB923006D50814AC7972FFA3882A72F15479C57619DFA2078CCB9A4676727E49E85845BC307632A854F5EC3FAFB39D740DF90FCB0B9AD2F900562A0114C613CFB4128088740B4CA076C71FE4ACD9FC35C911FC453B7EA0EF1A0CC307565C4FCF067B55C70C29422511C57FF5F188579A0DAA02CE0E8E640B10B89B9E8A745801CA51CC0E408DC44";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = "7235B624A0494ED76D040163ACE3D11FF3A24EEC4DB6BC3785C2A8B820CF3F8250727335E8FCAFDF5BC1BE8C7755328BCA1D14E8FCC7E6EA96CC269DCD817A61C043FB9E3011D705CECF50003972FBB219E3B22200C00DEDE2114C05338C0C616026F88E8EF7A139EC0D684AC190A7B2F1E2E844F1C7E7BD195016A44F7C38D121DEFACFD9849E406C270361B89002002802BFF80584973D5481E8E93EFA2C0F221348CE31014EF06A5CC3AF0285DA5453D46C2E3191B18F082539F2ECBE58A2428EE95173A408869A3863B628ECEE5617C5F995D152CA90948DFD381FDFE03CCA702257A6F51FA6B758D0438165BD9058D0D1F4E9DE82AD68156396689C02AD";
// synopsys translate_on

// Location: LABCELL_X31_Y31_N3
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~67 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~67_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a60~portadataout ) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a36~portadataout ))) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a60~portadataout ) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a36~portadataout ))) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~67 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~67 .lut_mask = 64'h22770A0A22775F5F;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N48
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~71 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~71_combout  = ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~67_combout  & ( 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout  ) ) # ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~67_combout  & ( 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout  & ( (!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~70_combout ) # 
// ((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~69_combout )) ) ) ) # ( 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~67_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout  & ( 
// (!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~70_combout ) # ((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~69_combout )) ) ) ) # ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~67_combout  & ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout  & ( (!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~70_combout ) # 
// ((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~69_combout )) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~69_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~70_combout ),
	.datad(gnd),
	.datae(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~67_combout ),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~71 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~71 .lut_mask = 64'hF1F1F1F1F1F1FFFF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[12]~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N57
cyclonev_lcell_comb \spriteController|tc2|RGB_o[13]~4 (
// Equation(s):
// \spriteController|tc2|RGB_o[13]~4_combout  = ( \spriteController|tc1|visible_flag~0_combout  & ( (\spriteController|tc1|visible_flag~3_combout  & (\spriteController|tc2|visible_flag~1_combout  & (\spriteController|tc1|visible_flag~2_combout  & 
// \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [13]))) ) )

	.dataa(!\spriteController|tc1|visible_flag~3_combout ),
	.datab(!\spriteController|tc2|visible_flag~1_combout ),
	.datac(!\spriteController|tc1|visible_flag~2_combout ),
	.datad(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [13]),
	.datae(gnd),
	.dataf(!\spriteController|tc1|visible_flag~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc2|RGB_o[13]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc2|RGB_o[13]~4 .extended_lut = "off";
defparam \spriteController|tc2|RGB_o[13]~4 .lut_mask = 64'h0000000000010001;
defparam \spriteController|tc2|RGB_o[13]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N51
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~75 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~75_combout  = ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( \spriteController|tc2|RGB_o[13]~4_combout  & ( 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  & \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ) ) ) ) # ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( \spriteController|tc2|RGB_o[13]~4_combout  & ( (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  & 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ) ) ) ) # ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( !\spriteController|tc2|RGB_o[13]~4_combout  & ( 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  & (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout  & (\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout  & 
// \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ))) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ),
	.datae(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ),
	.dataf(!\spriteController|tc2|RGB_o[13]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~75 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~75 .lut_mask = 64'h0000000111111111;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~75 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y36_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a37 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "FFFFCE7DFF76EFD77FAFFFD5F3FCE65DB87EBEF9090D014613A28B13FEFCB37EBD3FBF49039039018CAD050F3C8A5E75F30FFC3EEDBDF26EDFFFFD33EF8F656FA17EFBFF389886D7B3E7976B7F17B7C84BF00E8B2F1623A11407F2FC1FD63C1FCECB7AB2E96C9B2C86F9FD4B7F89924BA0483DF059D6ABDFD2007B17FE78FFBB79FFFE3278101AD412E39B38FBCADA4CFC588DBE78A6886FC3F95BFFF8FEE47BF551DE701212811BD2E62173141C2EABFBE9E7886FEE74D3C503A96EB5937FD25A82FA7200204739A31CCA00348203FD7BFFD1FE68B3A81C42325262F9F98F7E7F9BE6313625C619A11E06701F0DFFD3FCE7F9DB6CB398136A48FB6ED3FDEFFD";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "D17EFEA83079DF7EECAC0F52609F87EF9FDFB9F628B02BCCAA87C57E5BEFFE7FA7F6AA61004D76D5DD533F7E68E391D31FFA1FC98F681AC78A8C091D4B3BB0EFFFBD68ED8F3708BD5B19D9A3A5C8E57D1201BDF40C03495CF38042EB7392D3FFEA329EB6CE8EE77D59CA6676EDBD8FD1ADE4C8E9DA29DF024D43EE9FFDFE7F4F8854F7A098FFC37B58E332F8719E6DA1EF25CECEF8A416227283FFEB9FED7CBFCF73FABE47C324631C7D97CCFA6DEFD3F26008B028D6FBB2751E03BE73EEFFF779D717B0301F143124677E44F07A5F3749E8F4B343E9DD86929002EFFFBA79FDB9B873322E00DFCF4A82A66103150B1ADD96F76417103F64C7202CD5DFEAB41F";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "FB5D47A6C98FF94479F2FF7D7F1FF5FFF4B0F1B1654721FBE728EFEE8E936CE5FDEF5EE550F767F1F8B84F7095FE0DA5CC0582C2ED1667391133771F86F317A74DFF12E3C9FFDB7F81B8FFB33CFFCCE5C819E29ECC1047181C7AFF1FB7FF5FEE7FD30A75943327E7FCBB8E429301A32A84591D6A2B1038FBE3133F5038FEDF95EF5C73C9E93E27A7F6E2FFAD99F20BF2804110FD6F8F55BCFF888FF7CBF77FD6FA79FFC367B9C0E87C979F506A6C578D0100B0C379B80599FF027EEFEEC8EBFFAD7F7633BFB83AFA953F7FFC1B6AF78C8449D67FE3B416CFFFFF776E7EF6CD73AF9F7FC129B98332B7367BEC2077B585B059145BE6FE10E7FFDFFB6F7FF6C2BB";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "8DFF83ED2FB846D696B279D09E8A79551C40CCF18EF4991FDBA3FACF76627FF652B73FF7D9D810C60C5F6EFF3B7BF19E604444F5C34B1E15FC9CA99FD7EB9FBFD7AE3FF6DBDD16E42F44777303BB7FF27ACC7775D1390C557CB7BF9F17ABFF9E7FEF7CFD52F9E85F63609F3CDCA99F80E0A0049E357D27C91BDE1FFFFFAFEFDE17BEF7C841BF39F9BFAFFB18610185FD993D26F1F6C55E20FFA2B7FFDCFB8BBE9FFDBD41C32619A7FFBF19FC7303DCFD6F40CEF97EC457BD621DBD9AEF7BBBAFCDE7F3C4000481C66EF89485C1C80003876389F6CDBDFFF43BEB777FEFDDFFEA3C1AFA4E18C0A001E02A866781B4020C5483ACC79FF899FF58AAF10000000000";
// synopsys translate_on

// Location: M10K_X41_Y54_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a85 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = "A5D53811513BFD82CF9AB45AFFFBEFFDBD21785EF44458DBF4B180012C082271F8A947FB06CEE6F73CFFE4BFEB8B43F7C6BFF8A5E03FFF3B07CE9FE8FA7E7EFFFDD67E0347DBC9CFDF159FDEFD72E50BF1ADF5EF5FEF3FC7270BBA7E2E8BFF5EF1D97FC301E5A7F95D35BFFCFDA7E40BB2AEF1D827FF7FDF64AAFFFFE7FFEFFF0E97D14F79FB408FA779BFD6B3FECE3447BDF54EB7DDFFF87A21FFFFEBFF7FFFECB84D0BDFDB41B32CEE1FDFF2879738021D6F469FDFFECBDB6AFCFC7D5D6FA37E4F81041E2FDA7D7F7F74CF945DBFFDCD5BF9F27B3BB6EA7D6CFCFFEDEDF2F1F1B71A0CC78EC1879E7F09DFB53B4DF35DB43DDFD76541CB7BDB03FCFF7D7D7C";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = "FC96AB39C5F6C93F5FFF9DDFA4A0CEF1DDB8B3CFD87B3EE22FFBFEBCFFFE7DBEFCFF01EBFFF1DD03D528E611DC9473F67FD64BFF65D2CF9E2E3D1BA8EDFF37FFFBE17BA72DE805C76BE08EFF8195FAE33970548ECF1AA7F97EB4CE7FEFFFFD847FAF4BA7A1C5C4EF7E26E29B6AE3F9F7FDD857ED5629FFF3EBB4FFEA86FFBFA4BFB9CFDE6CEB6768C73BEEBBEE284F0672A7607FFFE42DDF5FBE5FFFFBDA8F7FFEE0F3C1CFECBD53ABBF7AEBF31B86DCCED9A43D561AF0FFF7F4DF6ECF699F7FFD6E7E564FFBED42E2BB0FCFFF7B8A10C3D9ACBD76F633EFFBDEDF5ECB9EFFFFFE3552E125913DEF1BFF84536BD3D83078965F290C6306E5FB6FEF19FFBAF78D";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = "FFBB5EFBF7610607BBBB5C53EF91B5AF5BB1F0EAE021F1E1F9EFEFFDFFFFB36B7FAE78AE318EF7810CD343500F055730FFD7E97BBDD55ADE7DBE2FEFAFF7FFFDCEB036FDEF63C7AA411658037DE08307F3A40A49FFDA7E3E27259FFFF8EA54BFFE1816DA7B61CD0B401F588260E58B3F0BA5F4493BC6650FA507DDFF9FEFFEFBB869D005F77C58D1EEF853A89E6249DF8FF373D89E18E0DB617E3FC4FFFBF6D57A31A13C0B07E029BFE4AF03CFC652D06FFB977F7DFBBEC304FEB79B7FBF5BF5FA330801B432603DA3AEA02BACC845F10FDF31EFD8CA3B030FD84FAFEFBD7BDDACE3A80020E7FA875FE51FD31F171BBF6FB4744E9578BA7FE3FCE33F1BFF2FFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = "8DCA49DB1FA3A72992BBAE93731C2EE00DD5B1521E89C3087EFDDF4BDFF3C1FDAF898DCA97035E20847665736E06EDF4376AF737033819177973FD66BA3FBFDE3FBC04614FEE20FE39B0B7FD87FDBC4DFFDD2FDDFF3FF2121DAEBFFAEFEFF39EDFF8077171085EC61BB29FBF3FFFD84D0FDC153F0F381842E7EFE97BBEE3C7AEDE2105307EFB61BF93B8DC9C473FFDFFDFFD68AFFB7B68C2AB7F379EEF0FFFF17DAC37714EFEB90FD5CBBC507FEFA5AFEF2B9FD9CA6E5E72F79AA69FEFD1E31BFD7117B0C63FFFFE65F9CBDDF70DFDA9E9A4DFDCFFAD77AA7BB2D657EFAA5FEF01E0200C501D2107401BD042001460004CC2303409209874DCDDF79248000340";
// synopsys translate_on

// Location: M10K_X14_Y46_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\vga|sync|v_signal|Equal0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a13 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "DFFF1015BBFBFE77DDF9FBEDF8B3DFFFBF42EF3BE8105F7F30108201200C801071FBBFCE74257CFDB36EADDBDF8F71E0C26B580CA041805BEB7C3886604089F2C1EE92651BFF6EE73C96E2AE6BF77F89377E5E460857F8DB6F006600F240099EAD83AEFEDEFFFF775F8B8CFFFEBF2CFF8A96077AB00B046E7030CA3C8220064731D637AE47EFE7DF4F507FFF5FEF73F99DE1E20CC82820F55102D101E0800325B1C636EEC9FFE7FE1F5AF57F596B2DF99C41E2CFF8E82021E1001501808011B5F85D26F7995E3F0F50CA1BFDFD7E322FA27A17E8105000C4D1400080E085BC65C34100D416FE3B5731B61B05878E27F9A6C445298C58003B5B64008050858047";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "F64E39A1DF7753D82A5EC4BB97F7DF3FBBCBF651890720474801A047600A4027C7EEFDC9056EF7873F218A38FB3C9F4FCE3E281EC0FE305A60260AF28C69C28FDFEC23E9E478FF059A3A9D71DFDEBFFFCB33A9D08656303704100AF0B00080A7D995B9E6F57F2DD79C727BE57F3AABE6BC267F9FC885101F88604C46209C200770DBF618F9DED1F72DB7C3E3796767D9FD97074B10340805C54B0C725C81824F10D03E97267BD8E57CFE032900EFB1DD9F90451B1710E204D10B00104000824FEBA318972EDADF5F4CB777F3FEABC7D3FFFAC1BA60E0801F2053800D00C089838B9F5776D119E75D3EF5E4F319D7D599E7607D2B58C3280BDB2001E402938C08";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "6BE4EBE2DD3446CD3FAEE4EB9FD19E99E47FD1C268E0A26F69A60184C311E25BF5F777CFFF226D7F2FFB5C9FFF1F836CC6BBBA888A7EE4ECE43CC0EC84600085D7F7F7CFB07989FB7A037CD75D58719DEEFA4EF622F22407CCF850830C200205F3FF4EE8C79D7EBF273C80973D7D87EBE7CA9AD3F041EF3BDB916964486076C3F47E5936BF9BAB633CDFE7EB97DE2ADBF7FA03FACF133E474804F134028D680DF3FE5DF6F9F85B9970DEC7FAF3FE2BFAF3DAB4E9003F3EC747000C18C3C90025B144DD3B3363D8298F9AFDBEAF6E1C457B89A3D3C6CE049A404C209B000D1C6EF7CEEBE17F4B2EE13C4FAEEDFF3FC2425DE64E012701C13F7F12833CC100853B";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "4FEFA2F5415A4ECD386FD2FD7D30DC7B5C76154746010ED877F8C87C40400C237BAB33DF1F4BC27A31B26EEE972382FE569EC75C3321FFCDC0E504007803725A5BA46FFDFFE2444F771BB50C017793455677B9BAF300386782B211138F00823BF3EEFE8DFF56623C3BF47BF3EBFEFCA65FFE5894E2148F7FD02A1A84329A617847F74934BEDF473F1FFBFBEC15DB9FEE46CAF5AC56385F8DC890200C8361F25DFFDFF89A981A656BFAE0726D079F7FA5002E9DEFC920DFEC3FFFE75E0161364FBBFFFFB5FF867E1E44DD485014CC022CDDD7F775EC34979E49DBFF337BFD9FEB00004CD7C7AF9FE76EE3DE132699F7C6710C65E8C04802432377E7688C8C0026";
// synopsys translate_on

// Location: M10K_X76_Y15_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "0239FF8797E7FEFBE7FCBFFFDFF58FBF99FA9EFBFFE73FBEE7FFF9648072000E7E60E91DDEE7C0381AE6FAEDEFC6FDE249B8560C84F6444AA27525D3FFED7D9FF1B046C35AC72E6BBEB753DDFFE36DBA215B2F80EAF619C7F856B9F3DC4D7E88F62601A47CFAA3C1E7D0DFD96E29E2A1BBCEF67773E7A1AB5B7FF38DEBEDF8FDB9860664F23ADFF32EFFFBF9CF5D1DF2A858E8F5FFE13DFB7295F7B36EEECEEF55FE410466DAF67ACF1CFD9F8FC74F52E33ADFFBCF6FDCD71EBAFFC8F7FEEDFFD67F4804909E83CE671CB5BB638547409FFE99FFFF6EC9BFFFF3FFC4F5F6E8FDFD5BEEA83110B0DBD9BB6BFD6DAB80AC3062264EEC8A4FBFEF7FFBABCF6F8BEF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "6375F9CC0C998C0743F3CCFF1CEB9F1D88D09F2A5BE7D9DFDC4FFFAFEF43BDFC81DFE1C80091EDA8C73ADA1174E597D596E69F8A8EEFEACF9C060FFFFFD7F5DDE1E0D603E66A87B63FE1147BBBEC7D22766E5F4FBE7F969E664BFBDBEF63BFF6A42076FBA8143938B60CF1629AEC3AC38FC71737F37F84FF9B363BABD8766FF3E027CECB381C15E03C6377A29A45A4AF2EE80E3E6146AEBFFFF43F67DCE67EF17DAF3B700017D9757B1E4CAC62EE361E3F85B8B20D17C7BCF988B413BEA5DEDF283F3EE006EFFA3C7F052FE6E06C67FFBF8533B92814BF381F00FE6F7EB67FFFAA37CD77C2F305EEF06FDB1F6DDC42DFE6FFF94DE3CEAEDFFF5A010BF7FD9FD2";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "CBE851529436FA64BF0089F2336E139DFD67C293861E8A19F9EFF70EB0EBBDFFDBF6DDF3C4F72E3338232D3DDF3E520DFD27E18EB6D5EA7B1C07F490B0E545FDF9D6A830702B2EDB607E9E557EFC01B1E9F5DC0ACCBF44EA1AB0B3F3BFFBF2B0FFBE673BCA709D26D70BF68352AA1E64EC454510B896E2ABB44F2B70FAE3FFBFFFEF6029CA86F6DD23EBF1AF7FCE802C7807F510AFC2B3BE05EF69E0DEE3FEE7D3BF9EFF02405F27DF6E942D69083FFC504FBE62A4B702A5581E16F1FDF53E6DF3EE900A821E38BDA06E16F81DCD06A9D068F3EA2797626B021F2EFCBFFDFDE18FCE70FFF8763BB09210E643DFEC21FC0E37B534DDF7794C027A64EBB11F9DDB";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "0119A8CBF6779E57F6109EF67FD4314CFDE4C6CE1D3E20FEE447795BF6C9BB81817F28AFFB55BCDFEF1A71FF77C541DEC9F786C25E6EA0FE2353FB9B15C78B9DBF5A37BC16F7FE93F806DBEADFC4760FDFC82FB7FFFAF9DCBC1AF61F79DBDE2B831FD1B5F2EBA4FBFDB86882E7E79D43ECDFFEBC34BBF7E803732F127F9D3FD1E6777BF1EEED9FF97CA4984581E2DF73BCDFFF3DF5FD26FA79F9DB3FF97353F1B6BC0A7FF7F177F31FBDFEEBFF784F4FE9F7F4FF9EEFF9FD5AFD64FFBFFDDAC0D2BDFF3FF5EBA2082D7FDF7BBB8DBF61F48CEE00103A852DFCBA7BF3F7FE7FBF0407C3FE050123FA242420503EE4B338323008801EEB7D0DFBCB9F1CDCB47DFF";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N24
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~72 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~72_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a85~portadataout ) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a85~portadataout  & 
// \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a37~portadataout )) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a37~portadataout )) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~72 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~72 .lut_mask = 64'h05F505F50303F3F3;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N6
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[13]~88 (
// Equation(s):
// \spriteController|scoreController|RGB_o[13]~88_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (!\spriteController|scoreController|RGB_o[10]~0_combout  & 
// (\spriteController|scoreController|RGB_o[10]~1_combout )) # (\spriteController|scoreController|RGB_o[10]~0_combout  & ((\spriteController|scoreController|RGB_o[13]~65_combout ))) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (\spriteController|scoreController|RGB_o[10]~0_combout  & \spriteController|scoreController|RGB_o[13]~65_combout ) ) )

	.dataa(!\spriteController|scoreController|RGB_o[10]~1_combout ),
	.datab(!\spriteController|scoreController|RGB_o[10]~0_combout ),
	.datac(!\spriteController|scoreController|RGB_o[13]~65_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[13]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[13]~88 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[13]~88 .lut_mask = 64'h0303030347474747;
defparam \spriteController|scoreController|RGB_o[13]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N18
cyclonev_lcell_comb \spriteController|tc1|RGB_o[13]~13 (
// Equation(s):
// \spriteController|tc1|RGB_o[13]~13_combout  = ( \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [13] & ( (\spriteController|tc1|visible_flag~4_combout  & \spriteController|tc1|visible_flag~7_combout ) ) )

	.dataa(!\spriteController|tc1|visible_flag~4_combout ),
	.datab(!\spriteController|tc1|visible_flag~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|RGB_o[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|RGB_o[13]~13 .extended_lut = "off";
defparam \spriteController|tc1|RGB_o[13]~13 .lut_mask = 64'h0000000011111111;
defparam \spriteController|tc1|RGB_o[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y34_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_bit_number = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181 .mem_init3 = "0002FC5BFFA411020593EFFFA67FD36FDBD3BDFDF914DF03BBFEFDEDFE1007D8CB1008083E9C000004000128030E4DB355118CE02CE03C00066951EB7BC18020FE8CBB7776900080240030124085000091BF0C416E3D022480B5BC01FCEF7652BECEFF773FD0200000001020C08E10481DAA0CC03131E674B6B4A7076CFDE65EDC60FC4333C030200004D81001AA0000128084CA8009E6541816480C9FAF9E6DFCE04D0301C030200080015000AC012050148C03710906105B3E63009DA3FE69B8B9A70199C80434008487430A1C04213C4B1100627AC9435A44412A05DA4570CCFA46F1D1B40000A0004C9001240C439150004208701D8400524405ABFE5D53";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181 .mem_init2 = "DEFCBF1FCAA40211A1040410812400230111B00A9858CFC080B84055DBEE5541C6FDB0B6776400C00004F3AC011858440D8036A8DF7920061084475A13F883EE3071EC9479C41300CB3984830A2622BCB0140004C27EA660885844EAEE1B90BF2A7B4BF005C0B290A890F6626065021008B2BBA5E75096960810008C94E29A14BFEBF6F81E642002442104700407625027C647CBA72F0802C4941C24146DDF9AFF144E8FCA40081B9085017C10054C4D880093B7B058ED04C240ED9C17CC00DBD7F9968BEE45E909C72501007C050040A3815FDBF859A91C95A02B80DFDE40931BE32FCD8A6529C39983080C8F2451930044B2371F1696314A213382D4FE7FB6";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181 .mem_init1 = "2E77FFF1EBD4DCE4B8FB53013481D0605E8015A73808814004046CF0B89C8C3C5039FE3DC7D7460401A09C606C0320348269A1DB59D16743447810200E7F82DFEF976FEF2905C0F3781BDC8C0E40023034D12F9CFAFCF01F4A8B033B4B19F4D9983CFEF73E45CEE8BD3B31036F460239366929F020BEB00C0A99602C6C7B8C8FEC7DF7B92C51608B424010016011C29ED8D79F6911D1B6A34541D42CE82DAB9B5E6E4808EF7D02755F80AEB03020E80101E037D5F0FAC8A5E0C61283433FC41C4C678EED8F516024D721A0B1D8ACC0317FB0EF31F22ABC89E0300637E23B661CE03EB1C6A91D2741FC095E8FDA0128046109CF3E3A759474B140073013DD85CF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181 .mem_init0 = "CFB940DDEEF1F6A00B78E3F9BDE64FD100F1FDC30AA40804C480041F88AE7E2FCF8AD646B6C0097400694E12C1264BD312616D87C88E3818DB04040790AC3F93FE66D56F21D0C041E00284E8E2DD898D69D7FFFC20D61DA34836582CF54B918DFF26FD2FB9506803E5231462981549AE61F2ABB401DC1D006AB24028B7CB919D07F97977CBE9888058FE5B1966856500478B5BFD5FB7950C02D64009F7FE18B77FE0C775D2982F23BB8B8B637C242FE2BFBFFDFF5EAF1CC293F5797B7DBE7FBEBFADEFBDF6AB2750BB0B8BBEFEA48FEDA3FE2EF55FFDDDC491FF5968FFBBFFFFFFF6A8C033E6C700021500074C450418001123C200200C1C5E7F63EB7B425C8F";
// synopsys translate_on

// Location: M10K_X41_Y46_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = "540400173ACE5F17FB5FFFB3FFF7BEAFEFDEFD5FDF261AE7E2DBEA024E7C0200D1CAFF9D224810000304005C67D64B32B2F7B70F40FFA82000404400AC25ADE9F1F3F7A984D82F992777F0526BEC1B76121BF71C6FFF2F3CF55B642CE2EFFF3F7266776556ED4FAB94FB08491F70EBB2CE6FFF69665FB1ECB10D8090EC3DFFABFFC9DE09F7F9D994F484A80189FF5CCFFB13BDF73577DFEC7470FC65A1726E4F2D63FEFBCB0FDD09F3996B5DCC0E1DCFFF10D137B61FDE7FBFCCFF6581BF6FFF7FC98D3DB8FE9ED75C3E6FB33FDCD738F275F977E8FD3F7FDDFF67FDAC3DBE6FEBEFDF3DBDF286DB3FBEEFE41700979FF03FF9F2E91FF7FB4C11B4F32D3E1CCF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = "BFBB57FEAB7FFEC94C6CFDAAF77FB2A7E0F9657136BA0DBCF7B35C5FED5E287DFF6DD778D9FAE7FBBDDB7FD119F8DF0DD1BF8ADEB16EBFD5F7FE3F1F8877EAFEF0FF77FFAF39FFFE15FBFFD70F7CC14F9CB73AF4F5FDADFD071AD7E182DDAB9FBF7E59EE94F4FDD3293E980D3F10ACFD35C6518BFE3B91F0EF9FB98FA8BFEE0FCFBFF17F872C6959B37BF30169063AA6923F02939AE5FEFFADDE1CFCAFDF17F777FEECE7A5F3C589F77B9701FF8090C8B3E244380EDCC2DDC55AF019DB9716657CFFF7FD5533C4EFB89C3D80D699FE9B58CEDD25FE5F525FF6EF45FB874DCFBFFEFADDFF3FC7C753543F69BAE66DA29948EDBFDDECFB3FF62FBA1816FF9FCF9F";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = "D3CF873FB707C79F57DBEF812468A6ED4AEFA7C5FBE797F7AFFAE816DF3FCFF586F5CDD5378E446FF8D86C996EBEB0A931FBD0C97DFAB5EBFF6F757EBF4B96EEEFBFF5A1D43C500F525A7F0083A8ABBEC3897E8E7AFFE38B596B7356ADFC55992E5589720F1F5ECFD807B560330C07027B975B3D4AF9794AE7EBB3DD9BEFE95BFFFDED25FEFEBB308D597CE5F14AC3D861F6F75B3A97DF7DFE87F82E1DFDAFF37ED8ED3DBE3AFBE4D951FCC5FC5B73FFE3F8F65DB8B093D7FEAFF46E1DEDE77F4FBCDFFFBBC5B9D0847845E170FDD7433972E9A5B83D73D5BD80E72AB3F7D58FF3FC57FFADFEED0579B4F06787EE24EB33FEDEA39AD676FFDE1EEB07A3EFEDD4";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = "F1D05E5B6DE6C9AC7834F26486EEF559A176CBF55AFE63E5DF15ABF383FD8BD7BFFEE47FB9F7DEF1ED8DDEEF21FF5706C5F9D7FFBBB183937E8D5F96AFEFB7DCB96FFFF8A96D17BC2FE374F86FC3FFBEBE8EADE8EF3E46FE519AF74A83FE0FEF716E8FF419CF2F186C873CE21BDAEEDEBABEBBDAEC3E477A01D6B1C0DFDC32EDF4277EBFB7D8D048035804791CE3FFF4DFEFFFBE2BDBDFFF7EBBFFB29BB617BF7027FFEC26DF2D4A3C8091F59F83BD8727DBFFFBFBCB427FF8BA1A6EFA4FFFCFBC04DEB93FFF67256422416780000008A256FE93AFFEFFEF5BBC90FF3DBF8FFFE7F9FA09000018BBFCB010E5CB7BFFF0C3000ED8350F6400150DDF7F1BF7BFE6";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157 .mem_init3 = "8C18A1FEFEFE3BCCFBEE1F9F9AD1FFCBFFFE1B9FE7E3FBF72C42CFFB730FAE7FEF603041E6763886003A31002050CE1CC017A54E0A88D2C4BC536467755DCF53A061AF4CD93E403823AE388C084C510FB8D56A20E267032028C23444E517905EAD71580CD8702B3C0DAB3780834C90421CD72D94D7EC11F4EC4FB0468778109EB2F5B8466C2B5FE0759560C42004600C437F3B5A56CBC7EB188663AC10D040207D842F1F1D5E93EA970424000C905E400D5E974FF89CCC237DE1F08011F7004D7D8CAD240DFA27C00248A42084800E0030BF97CDA8BC4A077D4720E811F7850C411DB84098ECEF08035A600000D847C2F1FFA5B29357307EFFF9E1600040004E";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157 .mem_init2 = "7E2D2D0D291C22C020AC9C00007064A59E58A910C12DD250F85C674480A80EC2FD8FA9350F31060124A0208000E448B5C259A71080095FA0F459A56083401C027E3C780F285819F01F7A2A00001416E51FD9E81002B74D0C18BA60000000006271CFE140D07122D40402D080074990C9A2093390080CB0CFCF29637109110C00308AE1C007E3E0C843C29898670D60489C49368A0109E7674CBCAB9300918C00003F6978865DA608F400F202147EB158D68590B0832597F75446033791088288003DBFCCCAE24726B0187412160CC510D685BC1B201DCEDFD7C47B174F6EC0886007C7F700C200B014E0A30002D1222C02FFA6451C6DF5FA7A24EB1CD0758040";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157 .mem_init1 = "000176269E401DD63820F013239091F5D14184CCA64033CAECDAE43CE39A8310080B3636BA8B3ED6506123160002924DC56984CD220259A3FC3EB028F808839002C9372653457AC9E40073E80057026C80BA5B08C014508F221C30003C9D3A010019F6292B064CD04301701D2B05C16A00DA828BEB0FE2150325007C206F000C01ABB638599DE410DC8CF205AC00056A70D2838875AFE2E735B4400F32BF9E0C01A03141696D1FA0C301E2F0E0F025008CFBEA0867E3A9273FBE00E0C2158C0000893848E991DFE07A68A300ECF3A438ECF34E8173D842F7FE3F10E0670980018060F24700480E802700E802055DCCB00A57C70374DCCCF3E45F730886638840";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157 .mem_init0 = "005E1A88001E89205B01BBCF3C5A51480D87E4C1405FFF3F937421E81B26A7D08F7E9A804000C9203C0D38037F1811580007C761F4DDFE0D33A46760160ABF83F977C7C934617D6C4B00E04FFD03C2A829B8CD1A6D67EC4C823B4DE903F617122C565F004186D3119025F4219F950710EEE701804C99F1F787ED60633056CFF3F219A0D1345AEF5A7F405C1C02E02A907DFFA5BB1079E16552DD083C8557FDEB28BFB6408427E9CDDAFF72FAFDEB9D37FFFEEE7D2EEBBB73A173260017E2BFF096871820088785210040B2800240A10400012F87FEBFDFDFF7FFFBF61BB79CBF20FDC20012C001E50490640A34244B040048AC1415FFFB3F75A397CD76462D80";
// synopsys translate_on

// Location: M10K_X49_Y56_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133 .mem_init3 = "E41938AFCFFFBC9FBF7F8E7B356F4F1D7FFA2B7BFF7FD9F9731F6A0B2BADB268FBF2BE52451A2F312604191C80D2D181620141082CFE3FBB7C2FFFFFEF7E5F9FF121C92115DEE734836C61FCDF9C9F9FAE7ABC3738DD0B2F55FC7DEDF5FF9F9DFE46872C6440E7231D4D0CFB7039BCA319894DF91FE3A45EDF7F6DFEF6BAEF5BFFD7CFE50F987E30593C04F91F2CFED9180C7FF81CF5B5DBC377EB44E732BFFBB7C1F7D36F2EBCF31CC0B45B1FE5C65D1257E317D8C6D8B5AD817C674A759FBB3F400FFF86DB5FAFA4279AB79A6CF827B637E841E8BEF9C7A76DBF8D79FE7FEC2FF3CFB7D6DFDFE267E417B8896F8BE79252F1FD68BEF547F8FDBB9FD3EE7FB9";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133 .mem_init2 = "F19F6A7FC3F96170E54384C9811272AF31F7758999F7C3DBDE5A9B7D3D15747BFFE7EEAD44FAFD47B6E364F87F638EBCD4751E29AE125C9EFFDC4FFFC7DC7EE87FEFEF6D723F414966A767D3C39FACB0D105564DB0D264B7F81A76F1365EC8D27D6F77F6F85ED6CFA7E1FB45B4C7FD9778F821EBF1507E1A58CE3DFFDE6FF2F2FD3DC7EF0EFFDF6F8F363CE7A54D5D970AC6E998F7D5FF17E1E7BEFF56F7CEF27275BE81F93F32A8E7F9A35F343F5FB5A57ECF5CB639E48BFD6FDDFF4FF4FFEDFDDF7B047E59E3BBE4806B01E57FF395DC1EF3A6F7D778C0F433F263F1E20DB3FE5FB9C851A1F8EFEBB6BCFB20E537F5888EAFE1FE3B3D4AA24E3BFC70E6EDDB";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133 .mem_init1 = "BFAF3FD4F37FF9044500C30400FAE9ACD6DE07FD0E37B72BF6BF617AFFAFD5EAFF93BB55DFDEBE22D8E56BF7ECD4913DFD688D285E1EEF03D2D7F9F9F2AB9DFEF781D77F58FB1FF89D35227EFB47952F91A41D8C7B3E3CDBD35F7DA531FF9FEFF57CFF397FFFF96F94F383D766768FAAEEB675F03128CFC575FBE47C87BFDFFE0F66F8BA7FEFE8FF07B89B43B0B61E9E8EA4A74751C7ADAC3BDF5C8E6E9FEFBDD8687D75537D3FBF9F8D83103C0F452D9AF1DD60BCDF2D33DBFFE2EB4BF2FE79FE7B446B7BFB7FECD00C34E4C091F081E39DD9FA04E2E759A7DEEDCDBEF1FEBEFC7B6C0B70E3D7E49B0736848215F347DBBDF0F9295FDE9FEBEC7D97E2E85EFC";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133 .mem_init0 = "D65E17B53D30F64FD9CD030783A153FE7F66E6ADC2564EFF7FE03DFF4B651EBE3FEBAE08FDC3FFF7F4CD104650804BEDB06DB1C6D31DC60ADF8F1C03C3CEB6FBB95BAE01FFFFDAE4E7DC100530A66BBFD787F2FEF215D3DE8E2F8E1E8291FEEC7CAAEFF7FF12FDFCFE2180288801BCADF6787B1F87DD98E7764032E08BFD1FBA63EF7F983367BB7FBB9AC84672A02331DFF7DAF67EF26799FFFA9BEF4F3E6CBF7FEBFFDBBBEEBFFFBF7CFF98C3AE5E11FFFD50FFEBFA6738D8B2946F48FA1EBAFDFFFEBBED7BB775CF1BE869D01471FB9502F04C2E37EE9F6F3BEDD93AFD51BE77ECEE88417FB908001E204E94BF0549880680CCD3FFF95F3013840048213E1F";
// synopsys translate_on

// Location: LABCELL_X43_Y34_N54
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~73 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~73_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109~portadataout ) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181~portadataout ))) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109~portadataout ) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181~portadataout  & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109~portadataout )))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181~portadataout ))) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109~portadataout )))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181~portadataout  & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a181~portadataout ),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a157~portadataout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a133~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~73 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~73 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N48
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~74 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~74_combout  = ( \spriteController|tc1|RGB_o[13]~13_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~73_combout  ) ) # ( 
// !\spriteController|tc1|RGB_o[13]~13_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~73_combout  & ( (\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & 
// (((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a 
// [2]))) ) ) ) # ( \spriteController|tc1|RGB_o[13]~13_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~73_combout  & ( (!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ) # 
// ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ) # 
// (!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout )))) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ),
	.datae(!\spriteController|tc1|RGB_o[13]~13_combout ),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~74 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~74 .lut_mask = 64'h0000FCEC0313FFFF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N36
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~76 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~76_combout  = ( \spriteController|scoreController|RGB_o[13]~88_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~74_combout  ) ) # ( 
// !\spriteController|scoreController|RGB_o[13]~88_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~74_combout  & ( (((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout  & 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~72_combout )) # (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout )) # 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~75_combout ) ) ) ) # ( \spriteController|scoreController|RGB_o[13]~88_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~74_combout  ) ) # ( 
// !\spriteController|scoreController|RGB_o[13]~88_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~74_combout  & ( ((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout  & 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~72_combout )) # (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~75_combout ) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~75_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~72_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout ),
	.datae(!\spriteController|scoreController|RGB_o[13]~88_combout ),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~76 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~76 .lut_mask = 64'h5757FFFF57FFFFFF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[13]~76 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y45_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a110 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = "FBFBFFDFF900800000200000A0000000100002A0A00018E7FBFFFFFFF3FFFDFF00000020C000100000000000601000000000000040000000000000006000400000000000C800000000000000600000002000000040000000000000002D00000000000010C0000000000000004000040000000000C0000000400000004000000000000000C0000000000000004000000000000000C0000000000000006000000000000000C000000000000000000000000000000040000000403000004000800000000000C0000000000000004000000000000000410000000000000060C2000000000000C0000000000000104000000000000001400000001000000060C00200";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = "00000000D000000400000000600000000000000440008000000000006000030000002000C00000000000800040000000000000004000000000004000400000000D000000C000000020000000000000000000000040000000200000004000004000000000C000000400000000600000000000000440042000000000006000002000000000C001800008000000000004000000000860000000400080004000000000000000C000000000000001400000000010000160000000000000004000600000000000400000000000000000000000020000004000000001000000582001000000000040000080000000004000000002000400420400000000000040000040";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = "000040C0C00000000020000042000000000000004000000000000000400000000D8000204000001000000000600000000000008040000800000000000000600000000000E002000020000000400000000C000000400000440000000060000840400000004000000000000000400080000000000060000004000000004000008000000000C000000400200000400000000000000040200000006000004000000000000000C000000000200000400000000000000040000000004000004000008000012000C000000400000000D00000000600000040800000000100016000206000000000C0000008000000004000010000000000E00000000000001060000000";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = "002000004000200000000000400000201000000060000018000000004000000000000000C0080000000000004000008010002000C0000000000200004000000000000006C0100000000000004000000000400010400000000000000040000000000000024010000000000000400000000040004040000004000000004000000000000000C00000000000000040000001000000004400000001000000400000008000000040000000000000004000000000000000400000000100001040200030000101464000000018000067E000000200000120800000108400000060000000FFFFFFFFFFFFFFFFFC8FEFFFEFFFFFFEFFFFFDEFCEF7FFFFFF3FFFFFFFF7BFE6";
// synopsys translate_on

// Location: M10K_X41_Y42_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a158 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a158 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 14;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a158 .mem_init3 = "BFF8C00100010000000040000000000000004420180800000000C000000FEE7F20004000000000000000480000000000200040000000000000004000000000A000005040000000000000040000000000000040000000000000008010000002800000400000000000000000800000000000004040000000000000006000000200000040000000000000004000000000000000C000000000000000400000000000000240000080000000000000000000000000400000000000000040000000000000024002000000000000000000000000010040000000040000004000000000000000400000000000000040000000000000004000000008000000400000000000";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a158 .mem_init2 = "000040000000000000000080000008000000400000000000000040000040000000004000000000000000000000000000000040000000000000000000000000000000400000000000000000000000000000004000000000000000400000000000001040000080000000004000000000081000C000000000000000400000000000001040001000000000000000000000080000C000000000000000000000000000000040000000000010004000000000000000400000000800000000000000000000004000000000000000400000100000000040C00000000000004000000000000000C00000180020000000000000000000004000000000000000400000000000";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a158 .mem_init1 = "00004000000000000000400000000000000040000000000000004000000000000000400000400000000000000000000000004000000000000000100000000000000040000000001000004000000001000000400000000000000000000000000000004000000000000000400000200000000040000000000000000000000000000000400000000000000040000020000000004000000008100000000000000000000040000000000000004000000000000000400000000010000000000008000000004001000000000004400000000000000040000020010000000000000000000000C08000010000000040000000000000004000000000001000000000000000";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a158 .mem_init0 = "000040000000000000000000000000000000400000000000000000000008000000004000000000000000000000000000000040000000000000000000000000000000400000000000000040000000000000004000000000000080400000080800000040000000040000004850000000400000C0020400000000000000008000000400400000000000000060400100000000000000000000000000400000000000020040000000000000004020000000400000400000000000020000000000000009004000000005000000F2800040210000016000010020000801C4000008010022FDBFFFFFFFFFFFFB6F9EB5CBDBB4FFFFB7DFFFFFFFFF3F75A3DFED76462000";
// synopsys translate_on

// Location: M10K_X5_Y36_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a182 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a182 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a182 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a182 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a182 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_bit_number = 14;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a182 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a182 .mem_init3 = "FFFFFFFFFFFC010001000000007FF3FFD3F3BFFFFFEFFFFFFFFEFDFFFEEFFFE70000000000100000000000000009000001000000001800040000020000100000000000000018000000000000000000000000000000180000000000000010000000000000001800000000000000000000000000000018000000000000001000000000000000080000000000000008000000000000001800000000000000100000000000000008000000000000000800000000000000180000000000000010000000000030000800000000002000080000800000000019000000000000001000000000000000180000000000000000000000020000001800000000000840101000";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a182 .mem_init2 = "000040000108000000000000000000000002000000180000000000080010000000000000000800000000000000080200000000000018000000000000001000000000020000280000000000000000000800020000001800000000000000100000000000000008000000000000004000000000007000180000000000000010000000000000000800000000000000000000500000000018000000000000001000000008000000080000000000000000000000000000001800000000000000100000000000000008000000000000000000000800020000180000000000000010000000108002000800020000000000000000C0000800001800008000000000100000";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a182 .mem_init1 = "01800000001800000000000000000000040000000118000000000000031000000000000000180000000000000000000300000004001000000000000000100000000000001008000000002000000400000000802200180000000000000010000000000000000800000000000000000002000080060018000000000000001000000000000010180000000000000010000000000002001000000000000000000000000000000038000000000000000000000000000000180000030000000010000000000000001800400000000000080000000000000018000000000000001000000000000100180000000000000004000000000000001000000000000000100000";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a182 .mem_init0 = "00000000001800400000000200000000000000000010004000000000041000000000000000080000000000000002000000000000001800400000000000120000000000000018000000000000000000000020000000100000000000000010000000000000001800000000000000000000080000000018000000000000001000004000000000080000000000000100000000000000001000000000000000100000000000000818001000000000000000000040000000180000000000000010000000000040080800000000000000000000740080000018000000000000001000000007F7FFFFF938FFFDFAFFF8B3BFFFFFFFFFDEFFFFFFFFFFDFFF7FFB7B501000";
// synopsys translate_on

// Location: M10K_X49_Y54_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 14;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134 .mem_init3 = "FC193800000040C0008040400010A0400005D40400C020E62004120813ADBFD7000800000000004002000000000100600000000000000060020010001001A04000200000000000400110000000000060000000000000D0A0000000100000004200000000000000400000000000000040000000000000004000000002004000E00000000000000040000000000001006000000000000200401800048000404040000800000000004800000000000000600000000004000020180003001000000000000000000000400000000000000040000000000000004000000002020000400000000000000040000000040000004000000000810000C00000000020000040";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134 .mem_init2 = "00000000000000480000000000840040000000200000004000000000000000400000004000040048000000000000004000000000000001000000000000000046000000000000004000000000100000400040000000000120034000024001004000000000000000600000000000000060000000000000000000010200000000400000000000000040000000000000006000000000000000080000000000000040000000400000004000000000000000400080000000000000000000000008004000000000000000000000000C00000060080000010000014002000000000000400000000000000040000000000000000000000000000000400021000000000060";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134 .mem_init1 = "4000000000000090000000001000044100000000000800A000000000000000440000040000000140041800000300024000800000000000800000000400000040000000000000004000084800000002400008000000000040000080000200004000000000000000400000000080000040004000010000004000000000600000404000000000000140000000108000006000480020000000000020004000001010000000000000004000000000000000C0000000000020100000000010000001C000000000000000400000000000000140000000002000004000000000000000400000000000000040000002000000004000000000000000000400000000000041";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134 .mem_init0 = "0000000000000040002000000000004000001000000000400000000000000040000000000000004000000000000020400000000000000010000000000000084000800000000000500000000000000040000000000000004000001000000000410000000000000040010000100000004000000000000000400000000000000040000000000000004000000000000000C0000004000100000000000000000000400000000000000040008000000000204000000600000000200000080000000040000001040004086000008808D05471BB95004000000001C010000000000000410000110841FFFFF7FFFFFFFFBF78FAF67FFBF7FFFFFFFFFF3013840000000040";
// synopsys translate_on

// Location: LABCELL_X42_Y38_N0
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~78 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~78_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a182~portadataout ) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a110~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a158~portadataout ))) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134~portadataout  & ( (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a182~portadataout ) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a110~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a158~portadataout ))) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a158~portadataout ),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a182~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a134~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~78 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~78 .lut_mask = 64'h474700334747CCFF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N21
cyclonev_lcell_comb \spriteController|tc1|RGB_o[14]~14 (
// Equation(s):
// \spriteController|tc1|RGB_o[14]~14_combout  = (\spriteController|tc1|visible_flag~4_combout  & (\spriteController|tc1|visible_flag~7_combout  & \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [14]))

	.dataa(!\spriteController|tc1|visible_flag~4_combout ),
	.datab(!\spriteController|tc1|visible_flag~7_combout ),
	.datac(gnd),
	.datad(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|RGB_o[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|RGB_o[14]~14 .extended_lut = "off";
defparam \spriteController|tc1|RGB_o[14]~14 .lut_mask = 64'h0011001100110011;
defparam \spriteController|tc1|RGB_o[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N45
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~79 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~79_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~78_combout  ) ) ) # ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & ( 
// (!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & (((\spriteController|tc1|RGB_o[14]~14_combout )))) # (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & 
// ((!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout  & ((\spriteController|tc1|RGB_o[14]~14_combout ))) # (\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout  & 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~78_combout )))) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// !\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & ( \spriteController|tc1|RGB_o[14]~14_combout  ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// !\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & ( \spriteController|tc1|RGB_o[14]~14_combout  ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~78_combout ),
	.datad(!\spriteController|tc1|RGB_o[14]~14_combout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~79 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~79 .lut_mask = 64'h00FF00FF01EF0F0F;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~79 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N39
cyclonev_lcell_comb \spriteController|tc2|RGB_o[14]~5 (
// Equation(s):
// \spriteController|tc2|RGB_o[14]~5_combout  = ( \spriteController|tc1|visible_flag~0_combout  & ( (\spriteController|tc2|visible_flag~1_combout  & (\spriteController|tc1|visible_flag~3_combout  & 
// (\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [14] & \spriteController|tc1|visible_flag~2_combout ))) ) )

	.dataa(!\spriteController|tc2|visible_flag~1_combout ),
	.datab(!\spriteController|tc1|visible_flag~3_combout ),
	.datac(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\spriteController|tc1|visible_flag~2_combout ),
	.datae(gnd),
	.dataf(!\spriteController|tc1|visible_flag~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc2|RGB_o[14]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc2|RGB_o[14]~5 .extended_lut = "off";
defparam \spriteController|tc2|RGB_o[14]~5 .lut_mask = 64'h0000000000010001;
defparam \spriteController|tc2|RGB_o[14]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N36
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~80 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~80_combout  = ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( \spriteController|tc2|RGB_o[14]~5_combout  & ( 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout  & \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ) ) ) ) # ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( \spriteController|tc2|RGB_o[14]~5_combout  & ( (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout  & 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ) ) ) ) # ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( !\spriteController|tc2|RGB_o[14]~5_combout  & ( 
// (\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout  & (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  & 
// \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ))) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ),
	.datae(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ),
	.dataf(!\spriteController|tc2|RGB_o[14]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~80 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~80 .lut_mask = 64'h0000000103030303;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~80 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y39_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\vga|sync|v_signal|Equal0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "7FFF40024004018862060412074800008088000000105F7FF0000000000000110000000000020000D800000000100001800000201000000040000000000000018000001004020000C0010000000000008001002000000000C0000000000000018000000000000000C000000000400000800000000000004080000000000000018000000100000000C004000080000000801000000000000A800000000000000180000001000000008004088080800000800000000000000080000000000000018000010800800000C400000000000000800000000000000080000000000000018000000820000000C00000000000000080100000000000008000000080000001";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "80000000000008004080280000000000800001800000000080000000000000018000000000100000C0040100000000008000000000000001800000000000000180000C0000000000C18000000010000080000000000000008000000000000001800000000000000040050402000000008000000000000000C0000000000000018000000000000000C000000000000000800000000000000080000000000000018000000000000000C000000000004000800000800000000080000000000000018040000000000000F240000000040000800100440000000080000000000000018000808000000000C00000000000000080000000800000008000000000000001";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "0000100400000000C001000000000000800000008000800080000000000000018000000000000000D000200000000000804000300000000080000000000000018000000000028000C00000000000000100000000000000008000000000000001800000000000800080000000000000008000000400000000800000030000000180000000000000008000000000004000800000000000000080000000000000018000000000002000C0000000000040018000000000000000800000000000000180000204000000000000000010000000800000040000020180000000000000018000000000000000800010000000100080000000000000008000000000000001";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "000000000000000080000800000000018000000000000000800000000000000100000000000000008000000000082000800000200000001280000000000000010000000000000000C0000000000000008000000000000000C000000000000001800000020000000080000000000000088000000200001000800000000100000300000000000000008000000000000000800000000000000280000000000000018000004000000000C0000000C0000000C00000002000000080000000000000018000000000000000C000000000040000C0200080010800604620000000006011FFFFB72838506018911C61ECD9458839EEF39E373FF7FDBC1C88189773F3FFDF";
// synopsys translate_on

// Location: M10K_X14_Y36_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 14;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "FFBFFF0000080000000000E80C0219A20400807808000000032003F3FFFFFF7E02004100000000000000000000000000000000C1000000000000028C1070929000800100000000000000009000000000000000C00000002000000080000000000020000000000000000000A0000000004000008000000020000000E00000000000000000000000000000048004010000000000C000000000000020800000000000000000000000000001048000018000000000C000008200008003800000000000000000000000000000008000000000000000800000000000000180000000000000004000000010000000800000000000000080000000000000018000000000";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "20010080000000000000008000000010400000810000000000002080000000000001000000000002020800800000000040000080000000002000000000000000000085000000000000020280000200000000008000C0004000000080000000000000000000000000000000080000000000000082000000000000008000000000023101000000000000000080000000100000008000000000000000800000010000040000200000000000008000000000000000C0000000000000008000000000040001000000000280000080020000000000008000000000400000800001000000060180400000100000008000000000000000C0000000000000608020004000";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "00000100000000000200008000000000000000C0000000000010008000000010000000100000000000000080000000100000008800000000000090800000400800000400000000000000008000000000000000C000000000000000800000000000000002000000000000008000800010000000900000000000000080800100000020010000000000000000C00000000000000080000000000000028800080000000001000000000000000080100000000000408800000000000000800000000000800000000000000040008000000001000000000000000000000080000100000040010000000000004000800000000000000000000000000000008000010000";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "0000010000000000000000900000000000000090000000000400018000000009000001000000000000000080000000000000008000000000000000800000000000100100000000080000008000000000000001000000000000000080000000010010010000000100000000C000000000000000C0000000000000008000000000000001000000000000000080000000000000008400000000000000800000000000020100000000000000028000000000000000840000080200000080000000003000018400040006CFFB9705018000000400018000400000C0000080000000040C02FFFFFFFFFFFFDFF57B187E43FFF3FB7FFFFF9FF899FF9CBEF18000000000";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "02060000401801001800000020080000000000000008C04100000010007A000E01802000001800000001000000080000000080000018000100000000000800020C00000000180000000000020028800000000000001800000000020000080010000000000018040000000000008C0000000000000008001400000060000800004000000000180000000000000008000000000000000800040000004000081000800000000018000000000000000800000C000000000800000001000C080800000000000040181000080000000048000000000000000800000008000008000000020000000018000000000000000C000020000101000900000000000400004400";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "000000000018400000000000000C000000070000840800000000000000000000000000000018000000000100000800000011000000080000000000000000000000000800000800000000000000080010000000000008000080000004000000000000000000180000000004000008040000000000000000000000000000000000000000000018080000000400000800408000010000000000000000880010000000000000001A0000000020000008000000000000001800000000000C0000000000000100000A00000002000000080000000000000018000000000000001000000000000000180000000000008038000000000000000800000000000400100000";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "00000000001800000000040000080000000001000018200000000000000040000008000000180040800080000048000000400000001800000020000000000000000000000018000000000200000800000000000003180010000000000010000000000000009E000000000000800C0000000000000018000000800000000000000000000000580002400000008028000000000000000800000000000000000000000000000008000000000200000C00000020000000180000000008000010000000010000001800034000000000080000002100000018000018000000001000000000000000180040000000080008000000000000001800000000000000900000";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "00000000001800000000000000100000000000000018000008000000000800000000000000180000000000000000000000000000001800000800000000000000000040000018010000000000000000000000000000180000008000000030001440000000000C40000000040008080000000000000058000000089080003000000000000000084000000004001004000000000000001800000000000000900000000000000018000000000000000C00000000000001080002000000000010000001000000000BA2082D7FFF7FBBFFBE61F48CE600103802100000800C0018000004C7C3FFFFFEDC07DBDBDFAFB15B4FC7FFFFFFFFFEEF7D0FFBCB1F7CDCBC7DFF";
// synopsys translate_on

// Location: M10K_X26_Y51_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 14;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = "BDD538100004023D30C50A250000100242608058804958FBFFCFFFFEFFFFDFFE00400000000000000040004000000000004000000000000400E00014058080000040000000000000000000000000000000420200000000000000000001000000004000000000000000000000000000000040000000000000008000000000000000400000000000000040000000000000004000000000000000060000000000000040000000008000004000000008000400400000000000000050000002000000004000000000000000C00A00080000003040000000000000004000000000000002400000000000000040800040800000004000000000800000A0100000000002";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = "006000000000000000400000500D00000040000000008000008000000000000000400000000000000000000000000000004000000000000000000000000008000040000000000000004000040200000000400A0100004000008900000000001000408000000000000001000400000000004000000000000000890000080000000040000000048000000010000000000000400080000200000080000000003000004000000000000000000000000000000000008000000000008000000002000000400000000010000000000000000000000000000008400000800020100000000042800210000000004000000000000001400000000000000080080000000000";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = "0040800000000000000000000000000000400000200000000080000000000010004000000000000000400000000200000040008000020000008000001000000000400000000000000021000000000000004800000000000000800000000000000040200404000000002000000000000000480000000000300080000000000004004000000000000000400000000004000040040100800000008080200000080000C000000400000000400000000000000040000080000000008140040000000000C08000000000000000000000000000004000000000000000800000000000000240000000000000004040200000000000400700020000000082000000000000";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = "00400000000000000000000000000000004800000000000000800000000000000040000040000000204000000090000000400000000000000080000000E0000040400000000000000000080200000000004000000000000000C00000000000000040000000000000000000000000000000412200000000000080000000000000004000000000000000002000004000000040000000000000008000000000000080400000000000000060000080100000004000000400000000C00000000010440040000E0800000100E010000041000001DA00220000004500C0008000000004019F5FFBF7FAFFF83FA42FBFFFFBFFFFBF3FEFCBFEFF7FFFFFDDFF9248000240";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N54
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~77 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~77_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38~portadataout )))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( 
// (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38~portadataout ))))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38~portadataout ))))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( 
// (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38~portadataout ))))) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~77 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~77 .lut_mask = 64'h404C707C434F737F;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N9
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[14]~89 (
// Equation(s):
// \spriteController|scoreController|RGB_o[14]~89_combout  = ( \spriteController|scoreController|RGB_o[14]~68_combout  & ( ((\spriteController|scoreController|RGB_o[10]~1_combout  & 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62~portadataout )) # (\spriteController|scoreController|RGB_o[10]~0_combout ) ) ) # ( !\spriteController|scoreController|RGB_o[14]~68_combout  & ( 
// (\spriteController|scoreController|RGB_o[10]~1_combout  & (!\spriteController|scoreController|RGB_o[10]~0_combout  & \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62~portadataout )) ) )

	.dataa(!\spriteController|scoreController|RGB_o[10]~1_combout ),
	.datab(!\spriteController|scoreController|RGB_o[10]~0_combout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spriteController|scoreController|RGB_o[14]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[14]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[14]~89 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[14]~89 .lut_mask = 64'h0404040437373737;
defparam \spriteController|scoreController|RGB_o[14]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N54
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~81 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~81_combout  = ( \spriteController|scoreController|RGB_o[14]~89_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  ) ) # ( 
// !\spriteController|scoreController|RGB_o[14]~89_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & ( (((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~77_combout  & 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout )) # (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~80_combout )) # 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~79_combout ) ) ) ) # ( \spriteController|scoreController|RGB_o[14]~89_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  ) ) # ( 
// !\spriteController|scoreController|RGB_o[14]~89_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & ( ((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~77_combout  & 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout )) # (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~80_combout ) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~79_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~80_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~77_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout ),
	.datae(!\spriteController|scoreController|RGB_o[14]~89_combout ),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~81 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~81 .lut_mask = 64'h333FFFFF777FFFFF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[14]~81 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y58_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a63 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "FDFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFF85FFF1FFFFDFFFFFE7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFDFFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFF7FFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFDFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "FFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "FFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFEFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "FFFFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF45DF7D28000804400419E0B7319FFEFC7FFFFFFFFFFFFFFE7FFFFFB383C0000000000000000004000000000000000011082F00434E08323438200";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\vga|sync|v_signal|Equal0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a15 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "0000FFFFFFFFFFFF3FFFFFFFFFFFFFFF7FFFFFFFFFEFA0800FFFFFFFFFFFFFEEFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFF7FFFFFFFFFFFFFBF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "7FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFF7FFFFFFFFFFF7FFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFF7FFF3FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF3FFFFFFFFFFBFFFF3FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFE0000000000000000000000000032000000000000000000008004000000000000";
// synopsys translate_on

// Location: M10K_X41_Y62_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a39 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 15;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "000000FFFFFFFFFFFFFFFF3FFFFFFFFDFFFF7F07F7FFFFFFFCDFFC0C00000081FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "FFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFF7FFFFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "FFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "FFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7BFFFBFFF9300468FAFE7FFFFFFBFFFE7FFFFFFFFFFFFFFF7FFFFFFFFFF3FD00000000000000000080000000000000000060076600E3410E7FFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y50_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 15;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = "422AC7EFFFFFFFFFFF3FFFFFFFFFFFFFFF9FFFA77FB6A7040000000000000000FFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = "FFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FF7FFFFFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = "FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFDFFFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = "FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFE3FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE00800008000000004000000000000000000000000000000022086DB7FFFDBF";
// synopsys translate_on

// Location: LABCELL_X42_Y38_N54
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~82 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~82_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a63~portadataout ) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a63~portadataout ) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a15~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a39~portadataout ))) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a15~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a39~portadataout ))) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~82 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~82 .lut_mask = 64'h0A5F0A5F22227777;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N6
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[15]~90 (
// Equation(s):
// \spriteController|scoreController|RGB_o[15]~90_combout  = ( \spriteController|scoreController|RGB_o[15]~69_combout  & ( (!\spriteController|scoreController|RGB_o[10]~1_combout  & (((\spriteController|scoreController|RGB_o[10]~0_combout  & 
// \spriteController|scoreController|RGB_o[15]~70_combout )))) # (\spriteController|scoreController|RGB_o[10]~1_combout  & (((\spriteController|scoreController|RGB_o[10]~0_combout )) # 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) ) ) # ( !\spriteController|scoreController|RGB_o[15]~69_combout  & ( (!\spriteController|scoreController|RGB_o[10]~1_combout  & 
// (((\spriteController|scoreController|RGB_o[10]~0_combout  & \spriteController|scoreController|RGB_o[15]~70_combout )))) # (\spriteController|scoreController|RGB_o[10]~1_combout  & 
// (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63~portadataout  & (!\spriteController|scoreController|RGB_o[10]~0_combout ))) ) )

	.dataa(!\spriteController|scoreController|RGB_o[10]~1_combout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datac(!\spriteController|scoreController|RGB_o[10]~0_combout ),
	.datad(!\spriteController|scoreController|RGB_o[15]~70_combout ),
	.datae(gnd),
	.dataf(!\spriteController|scoreController|RGB_o[15]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[15]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[15]~90 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[15]~90 .lut_mask = 64'h101A101A151F151F;
defparam \spriteController|scoreController|RGB_o[15]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N54
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~85 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~85_combout  = ( !\spriteController|scoreController|RGB_o[15]~90_combout  & ( (!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ) # 
// ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ) # ((!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [15]) # (!\spriteController|tc2|visible_flag~2_combout ))) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ),
	.datac(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\spriteController|tc2|visible_flag~2_combout ),
	.datae(gnd),
	.dataf(!\spriteController|scoreController|RGB_o[15]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~85 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~85 .lut_mask = 64'hFFFEFFFE00000000;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N12
cyclonev_lcell_comb \spriteController|tc1|RGB_o[15]~15 (
// Equation(s):
// \spriteController|tc1|RGB_o[15]~15_combout  = ( \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [15] & ( (\spriteController|tc1|visible_flag~4_combout  & \spriteController|tc1|visible_flag~7_combout ) ) )

	.dataa(!\spriteController|tc1|visible_flag~4_combout ),
	.datab(!\spriteController|tc1|visible_flag~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|RGB_o[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|RGB_o[15]~15 .extended_lut = "off";
defparam \spriteController|tc1|RGB_o[15]~15 .lut_mask = 64'h0000000011111111;
defparam \spriteController|tc1|RGB_o[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y45_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a159 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a159 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 15;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a159 .mem_init3 = "40073FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF3FFFFFF01180DFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a159 .mem_init2 = "FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFF7FFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF3FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a159 .mem_init1 = "FFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a159 .mem_init0 = "FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFAFFFFFF0D7FFFBFDEFFFFFE9FFFFFFFFFFFFFFE3FFFFFFFFFFFDD02000000000000000001400000000000000000000000C08A5C201289B9DFFF";
// synopsys translate_on

// Location: M10K_X41_Y45_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a135 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a135 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 15;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a135 .mem_init3 = "03E6C7FFFFFFFF3FFFFFFFBFFFFFFFBFFFFFFFFFFFFFFF1FDFFBFDF7EC524000FFFFFFFFFFFFFFBFFDFFFFFFFFFFFFBFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFBFFFDFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFDFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a135 .mem_init2 = "FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a135 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFDFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a135 .mem_init0 = "FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF9FFFFF77F72FAB8E446AFFBFFFFFFFFF3FFFFFFFFFFFFFFFBFFFFFFFF7BE00000000000000400000000000080000000000CFEC7BFFFFFFFFBF";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a183 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a183 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a183 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a183 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a183 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_bit_number = 15;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a183 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a183 .mem_init3 = "000000000003FEFFFEFFFFFFFF800C002C0C4000000000000001020001000000FFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFEFFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFEFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a183 .mem_init2 = "FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFEFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a183 .mem_init1 = "FFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFBFFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFEFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a183 .mem_init0 = "FFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFF8000000000000000000000000000000000000000000002000800484AFEFFF";
// synopsys translate_on

// Location: M10K_X38_Y47_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = "0000002007FFFFFFFFFFFFFF1FFFFFFFFFFFFFFF1FFFE7180400000000000000FFFFFFFF3FFFEFFFFFFFFFFF9FEFFFFFFFFFFFFFBFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF9FFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = "FFFFFFFF3FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFBFFBFFFFFFFFFFFFFFFBFFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = "FFFFFFFF3FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFF7FFFFFBFFFFFFFFFFFFFFF9FFFFFFFFFFFFF7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFF9FFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = "FFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFBFFFFFFFFFBFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFBFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFF981FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF9FFFFFFF00000000000000000340000010000001000000000000000000C0000000084019";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N6
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~83 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~83_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a159~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a183~portadataout ))) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a135~portadataout ) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a159~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a183~portadataout ))) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111~portadataout  & ( (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a135~portadataout ) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a159~portadataout ),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a135~portadataout ),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a183~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~83 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~83 .lut_mask = 64'h03034477CFCF4477;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N51
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~84 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~84_combout  = ( \spriteController|tc1|RGB_o[15]~15_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~83_combout  ) ) # ( 
// !\spriteController|tc1|RGB_o[15]~15_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~83_combout  & ( (\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & 
// (((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a 
// [2]))) ) ) ) # ( \spriteController|tc1|RGB_o[15]~15_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~83_combout  & ( (!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ) # 
// ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ) # 
// (!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout )))) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\spriteController|tc1|RGB_o[15]~15_combout ),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~84 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~84 .lut_mask = 64'h0000FECC0133FFFF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N12
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~86 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~86_combout  = ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~84_combout  & ( 
// ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~85_combout ) # ((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout  & 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~82_combout ))) # (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout ) ) ) # ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~84_combout  & ( (!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~85_combout ) # 
// ((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout  & \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~82_combout )) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~82_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~85_combout ),
	.datae(gnd),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~86 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~86 .lut_mask = 64'hFF03FF03FF57FF57;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[15]~86 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N42
cyclonev_lcell_comb \spriteController|tc2|RGB_o[16]~6 (
// Equation(s):
// \spriteController|tc2|RGB_o[16]~6_combout  = ( \spriteController|tc1|visible_flag~0_combout  & ( (\spriteController|tc1|visible_flag~3_combout  & (\spriteController|tc2|visible_flag~1_combout  & (\spriteController|tc1|visible_flag~2_combout  & 
// \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [16]))) ) )

	.dataa(!\spriteController|tc1|visible_flag~3_combout ),
	.datab(!\spriteController|tc2|visible_flag~1_combout ),
	.datac(!\spriteController|tc1|visible_flag~2_combout ),
	.datad(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [16]),
	.datae(gnd),
	.dataf(!\spriteController|tc1|visible_flag~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc2|RGB_o[16]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc2|RGB_o[16]~6 .extended_lut = "off";
defparam \spriteController|tc2|RGB_o[16]~6 .lut_mask = 64'h0000000000010001;
defparam \spriteController|tc2|RGB_o[16]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N39
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~90 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~90_combout  = ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( \spriteController|tc2|RGB_o[16]~6_combout  & ( 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout  & \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ) ) ) ) # ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( \spriteController|tc2|RGB_o[16]~6_combout  & ( (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout  & 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ) ) ) ) # ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( !\spriteController|tc2|RGB_o[16]~6_combout  & ( 
// (\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout  & (\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout  & 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ))) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ),
	.datae(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ),
	.dataf(!\spriteController|tc2|RGB_o[16]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~90 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~90 .lut_mask = 64'h0000000100330033;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~90 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y49_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 16;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "8EE7882C981E53BB29E2B08BEB287F24785D4AE8E504C23E4FF05FC9CA1207A0DCC89522774B42B01225F2979C9C1078423DB2953579F8230078A417CA5A6E2C51E1FA42C4B4D02549A817F571803D077C65EF64640389B28D313E217E41DF25281A50062BB9C0F032A7EFDD06F1D66EF02CADA17DA8F2A59852EEFD16D82C504B32C481B8EBF8C3C824A1302E2EB759B93D1484914940DDC26737D49E944C7179595072BD95742E77E4A3147C3799AD2A1E02ED28E24C95FCD3C5F42341C1A4C0DBED32AC17614A66A477191B9C752863C47CA15A8654A03F4F912697C99EEED3415BE171DC16A2B16E74DBD96F4B8E072D7E627AFAF27838DFE64818FDC6B5";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "66D92406D3973AFC50C2C12B7994F07D6A3B9A9C048C0ED691FA943BDD74327CF7F07CF5494B93231FB080EE3DFE47FF8BD10B78BC15DA97098CEB3AECAE4295C80531AA9A91B3B2AEDB3EDBBB5591C25FC263265B84FE56E8235530E8F56802764663481481C4541B8576998151B65FFC3CF85F649A4F98D4D6BC12A3613CB15CF199959478DDCE73D4BFB46112A787CB95F1EEA47FAD8600697B0082F14D0A4281A7C76B936D15638D725889551B40651A43677B961EE67A46DD4BCB73F73C5CA2000A051AE6CC44E075F366446E17412D6C9A4F2AA8B0FD178DACD4A680C9AE1F18416DDE206F77F778765403CACD96305EEBA480C4FB73F0F8E9BC8F357C";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "94681D6E88A9026156F75EFF075CDF12EEEB8EB5F22A30B927EC56E4DA66B4495CE49D837C216FF3EAC80EA12C4D321FAA55E0781EB5126C5A96DBEDF43D31267FA700CC806E734904390B0CF00054B2F6755896BF2E9DAF45C04CF25E9F9E1F5ADAD404F297CA8E58776E8825CC646CAD24C6D6E20B8129DEFD5A51AF50E1A93B06B052272B89DB2C60E8C48D86656A67D49EF01AF0B0006E34A8374B63C337DF4D88653CCDF82F65D3A7B3582A172DC2CE75AE619414443DEC196C5504A18C3DE276E86541987C2DE18CB059761852267471E7B39C28A53462261A9B457B098E364B171418126A22A2BFE0D32D98A2915058E4CE623362B269898860C83310";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "054CE53513C80936347631BC75F20A78B9F0C27286F28C63A552DD4997D8C3F9A480402EE4C980933056F5575A69EB448748CEECA94E0C4E40A508FA49ED790B303E90EE61FB4D2994C5D849C3B28C0D1EA8B8602398C24EA85CE7C7E8709C94E43BE080825B7CC8251D1AB300AFEE2D52380EE8DAF5127584D11559DA0CDEDCDB08F8CCBE690752AD0A35D89F88EB6421DB812A66764DC4EBF83AE7DE11F5DF8583A7A274EC92CD3579EFE6194D65B7FD6456458B388D7CAFD40D1F5E34A24F915DA153429BA0A6E1B061CFACB992D6268CBDE40521BD1AC2BC9F55B6BD55EFD225BBD00C97E3F20093B2B82C20D26BC20BE5A943CA8D161F1709AD82EF1621";
// synopsys translate_on

// Location: M10K_X26_Y36_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 16;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "D59D4A59841C51C588603D2404F50B36C675D0FDDF59B03A642C5B7FB61E1A1F19E9199F9E810FC89931129FAE36A2735CD3E3CA0F66B31174FEB15C25F4297879653B5159BA83916EA7468698CDC5D4F10CA914E27C208C7255B3A1FA69B1BB95FD9E358075F25F80E54935FE06946D4904EAEEFD7CBDEB45045FE1FC98E850049299D56577A52EFFE7F6969CCE141A25E41AB758FDF6A2CC805579D6C6265E245EAE9450275D61A70BB3488C9A43CE32DE131FFF0C5DC584A2034C355CEA62B96FBB85798B708D9387804E11EEA9321A5E5913545C519F122AE5354322D667BBBBD87BC8009B9628C8C4699B2B4869201C398D099DB1294EFD2F4BDE2DF4BA";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "644ABB73F45D0C402DF01C022F4C3563E4242B0F14C210A96F2ABCCA2E320869A35713AEDEF6F046E1F5C0459270143A057E2852A9DD792FC146C70918FAF0E3C39D67F5956F8931C98BB586DB3E5F784BA719F75DC3D90280CF918229E2F35B675EBBFA2BC7F99D948E1DD62D2BB3868D9FEB78AFF5534998C8664AD6145AEFB1DAEC62E80E9E9A8770D670C478B0EC58B8C40170922BA6AF5F89101F06996CA295FFF950772EBAE2C87ED259519FB897283BB940F33E020DEA3785BB28725EE8AA1462E248E1AF2B5FEB462058A078FF31842E02C14844C4765F6ED45AB72B1AB4391AB8A72A29F9B170A9DEA04A5FBD79BA00FA9A0EA497664C25F13CCE3E";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "CC9D3B05149426E285BFF518591CD2C92A0395319FECF4118E7342F2C775C3E15638545D377CB4208FC01C62784EFF028E3E6D2FFE72FA8D660F3873889C0C354E41C391AAD46B835D610673D0E9F14874F2B8FA0A352E9568487603099A965C0E71757FFC2F6343AE9E21400D0F3796698CF538963E999323D706414F3C2D20DE4D135BFC5A4D1DBDFEC420DE9498CADA3FC6A2D46537C760598BBA51B0105EE403C96B352715C55B31EEF06CEE64D225C8C3D08AD724E93953D6EBAF5FB693517BE821519AD72AFC5086603A4E33DE417417078A52BC47160A7E66B6F2DB48AA0A41B9E5625E7E92F50DF2FBC011FE26B23BA3890E470A07FB1F44A2218B42";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "10A405C38CE027A5C858FBE97675214471B045AED8D23B21D1D3492B5AD767AAD7524445EC9D65B81AFC0AAE3441B49DC567113908022D81581D0BA8145258A4CE98643FA578E86A2B70E76B64508CFBFB255037CEED70ABF9E63B3AABA30C3610AFE3CD70F0B09B59186EBA4EEF69823CD82CEE1FABA131A0CE7124F734E0D03438376754681651A2B25ED0F26ED2A53322A3273AF0DA937DBCE4B55C87070FCE7CD5A704A074873698F22474B8F0A5C749BCC86D84DD5D2AD25614128604DC53CE934A3788758F9D218FE999856FB8E423809FE5D4E36B388A587CF029E2619BCD5F1D58B561648A5C7B09BF552E1FE01F017A9A1067CCD39D16C0E8336619";
// synopsys translate_on

// Location: M10K_X38_Y59_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\vga|sync|v_signal|Equal0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "191B2E2D78CF8972F36D05CE12A1FDE041BF634B38FB4FA92596191429CF825AFA71CD74940FABF1DE6C8C03B4397A84FDEEF5174DB57E68D4FB30D398B7FFE47121776A2B065AF9F633D663BECECF3CB4CC56F58BD907A971396992DF97452E8739851CACD71CCB9DED07AD313E17F6D8FA633C207A8D17D8845B6FD90186F2A391461AD24FA680536394E4DEAB3EC842B1E9C803AE81F4C6614037C341DB585EC2131BB377A403C3610851D6AC8791AC80A8809CE0350A1103548979F63E1CD6F6A24FC1DE762F8E91D4F67AE157DBAC38CE2C22E2663395787B98BF97BD982CDBA2152358D3116207541A68AF8F0C9A15F02985B3CF46843F323EF88B7927";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "6EF2E7C5E598B7D23D8BA7ABA45ABCB8269B05536F2788AE0E011D1BEF4359A5EA96CE9D7DF9DFB9603E01BB587C4C46E23ED904FA6FF4331D4A841D0D5039933EED9F16D8F40B1EECEFBA033763A7010A72636DF943422BDB3E6BCF41CA9D07165B3A177AB27BC4CA0F6ABD2EB89F8D373DB43874C9C5FE81CF6C4244ABE3F0C3FECF10D8F8745F014292EEB9856B0079F60928F260343772AA324687204D3C60E944522942385CB6896C385736B7E952E48C86196CC11F49456704A6D38AF2AFA36C9D9BB0DFE19560AE8BF889E1672EB101E48627382DBBAD9150A2F8E8BCA392109381B008ABD800538E11BB2274493283671D536F0F9029F7AE12BD5F35";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "EFC914D2AD284A86106D761477506E754F21B11828D7E76EE8A4AFCA732FCEE685AC399728A7AB9FE854692C381D15674A3CC571969432390866025B00755462D3F9707A68F69582CBCBFA08481A2A192F8E53BF7C4273BACA43ED16E2D28BC97A38BD1075BC6B54D0C95DECB8714A0A67DDA6F2DA122B03B452BB62505BC0ECAEE0AA969F76DFCBF455AFC281FF39452FD18FA3A9EC17F2A25933FF1495A88573790240ABCD2B20B3404566EDCDE5534C9A84E9AF63C15E5C429A4E9B4CFE00F57EAE0F76A397A0191F930A21D4ED0D60A0D543C533E213C3DE6C740FBAEF2793D11E152E593D11EFA6B5E839C79F0AC4D15B905B93832FF4917B63570DDFC6";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "82287283F0D5F0DFFF9A4176640C295F8BDCF172ED2CD72F2633345B07693848396C3C2CDB9F847945F63CAA4214DBD8DABD5CA46C28DEBFEEEE88011CEF79865AC5B2094665F654486736EC8E3B552F6CB41E2DC75C10818DF970D00E308344404CF275670A21AE89004E5B94698BA17A414552C2757D7AFF1248858C7C72B11D0A88F8F0B4BE6C4E80945754DCAC83D5B43CEB9A8A607349F52556C2495DDD822DC110F3E7522D6A27B8E8E730D19D36C3EA41D91FC513034671C70A12B87907FAB3EA54616E9390244372813F8312178A216F831B5B6DF190D1EFE9E5D46AB116E03DCBC8A1FF202E848CB4555DFC7D330AFB4363C6BD463F71C794BCCA0F";
// synopsys translate_on

// Location: M10K_X76_Y34_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 16;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = "7C8F5DA77BBC8B542C84111CECF1EBAEFF742B87101706A37C9AAC729FDC5D7EF06E0E76D09CE341D6CDD977E6E4A5D4A712CA35391A310017C381E501049888C818B566755B9997DDF4050CE064572420C34C6A6EE0C997A463451E330EE25CC34C275CD37AAF0A32E9442FE07B65821CB5BC4EABE861C5EF1C32E8423BB8512B5926B51504447C6486419D02C017E3A3E7FD7B725FCBA91B798DA2F274C8F41B3D191164AACA536DC6CE0AB5BC6620E2DACE2AF6461B61AB37E072DDC22009898BB56B8387E13DAA3F86CCBBFC02740572D16F048C2FF4C20482279CD3A8F6DD84DC9EB00162E32263CAD773BA75DA2B4679F3DB9EEDFFFF63793C5A509D73";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = "28CF9465801C0AB4F73CB5CEA560437A7E4FE1777E759C500DAFF8BD76A578D404B269D64913C1684664D68F2EFB053D36E700A1B958EC9831132E9DAF67146A5FE9C8860D1C5347BF19AE3C10EEED2A04348CFF74D35B1BE1461B23814D28334FE60AFB64FB9F545EC5A02E1A49A53C6E63F3D6E40D87BF4F60F22C2CEB519B9ADDD66969966EF4AAE7DC11C3411886D90866C6176C1F405391C4723B642631FFC2B2AFA01D98CA516487999C796D37B08177A7387597B69B81D2A5983E307E59CA5EB3F03FE770711206377C216769861B4D1B9BB014F73E3E2D778B04CFA4E0FF79AAE5E5B135E06B5D47DC07AB4F5DB9DA040F9E79D68B947CD43E98F0D2";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = "B47621194C24DAA6798FF084A7B6AE0922C7B3CDE7C3AD8CE9FD02B03E29CC3E60F525D7DB673DA9D4230371F127DDD32D3398DAD01D2F311DDA73F563E719D4783A097699A82B77A36CDA7041F203B1AC617167C80CD419B032B22E0E6467381E845A12F8CE150B449183F155D06EB453704EF7219192E9B23C3DAA3513300C984EE618088BBBC36874C90F692067FDCDA82EE68254C86A43E6E906B3D23614291A0C55AAF3E5FB8C58CA21B6B7C5015D6C0F69B5B8CF8D391C756078E9416AB4E4BE2789B595540A0728FFD1E701A6A95EE239E64FCACC93EF2ED6DDBEC2AEC70C4D40F867780B9609D3F403D704A78B4CA3ACEDE21119926C10D189CCF675";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = "1E00770917CE1E8EF79BA468A885123E0EE4ABB597CE16342C894E2503935E04DC682836993E0D58A2D5DF031EB559B1402D5E1AEF1FAC17139527BDF62167C143CEABE31B8CF07C1E1125BEADA8A5F9EF5688FF559CD82431D767BA795ADD70A467695540464AD0E8ADC4D76AD6AFE5BB7B1E57388C1991A3767A438553881230EDDE3851E2BC67C41D15CF63277AB9F7B5BFDA030806BD8A1EBDCC0E8E692E97E88798995A44D1394757897DE94013B45DF8C4575D74F8A022565E849482B1E73F19D354C21B4972F33B6D928E427A89323424847040A55D082883CD1CD1971B0084068837EE15327745839F34D7A872ADBD56FB061C8F6DFF4D4DFE195E48";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N54
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~87 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~87_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64~portadataout ))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40~portadataout ) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64~portadataout  & (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40~portadataout ) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64~portadataout ))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64~portadataout  & (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~87 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~87 .lut_mask = 64'h0434C4F40737C7F7;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N15
cyclonev_lcell_comb \spriteController|tc1|RGB_o[16]~16 (
// Equation(s):
// \spriteController|tc1|RGB_o[16]~16_combout  = ( \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [16] & ( (\spriteController|tc1|visible_flag~4_combout  & \spriteController|tc1|visible_flag~7_combout ) ) )

	.dataa(!\spriteController|tc1|visible_flag~4_combout ),
	.datab(!\spriteController|tc1|visible_flag~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|RGB_o[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|RGB_o[16]~16 .extended_lut = "off";
defparam \spriteController|tc1|RGB_o[16]~16 .lut_mask = 64'h0000000011111111;
defparam \spriteController|tc1|RGB_o[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y48_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a184 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a184 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a184 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a184 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a184 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_bit_number = 16;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a184 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a184 .mem_init3 = "D2B97A3474B909D35ABFC797D3D878EB2B6968AB5A141DBA6721527EB272A7AABE412D48880F2BB7724439E737644981C67F8536DF2208378723BE821E35FE36B38F27407B8FC6D8BA737BDBB8068C31971D8F1565ACB1C56D0EB9D5B1B2A215C0368B51946933D4FADCCDE6B1DA1F89C1F44FFC24FE776B03701FDE1B351500870546D925091AE08530A42C98D1DC2A6F7CC972CA533313A91B89B03B3F16726EE2596A61B74AC682652A30429E3CFCEC7FB46B0A7DBE1F7916A7C87834FE00B5CCA9CA8502A14D5EEDA803213753E56C5AFF82EC0C5CA12F6B10E9E7D7E072B9C38B8019D55A435F898EDE6DD68C0C8A74F19BB1905598BC37BDAB29CBB465";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a184 .mem_init2 = "C82674E4E6AA7BCD3C8E8A099A17C10569F1CF62536E09E03615CCEA78D9D901C6D99FB60EF848DF390FA46A919E6AC6D930BF00F45D1FC9A9CF5E00A3A918F30CE1636C2029F28B422B2A97B5873EC71B2B412987978308964F32D4E4593C0F6D19E7FBA8DDE612209F184CA6F1AD9F381196A63743E7EBEA564E25C1335645E71EECCFA46A70A64A4DCAF0A261BA5CA1E5A028635439814301190FCAE8283C037FDDEDAF84D7DCA1B6B12AEE4EFBC1E85EE020D0189949B020A96A457D1CC31171C773694065CCC74C8231BFE5DCC8328E2513DCF29F4760220DB8FA0BB5BD9F196039AE57A7780B76A84C42A0045E56C9C7010B91CADA1DEEB554876BB867";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a184 .mem_init1 = "B469F273FFE68BD921F49A23A003052FD6D393B61FDA15DD8419F6A62EA875BFBBC4FE9CE27F868FB4D7D96B526FFD56EC31ADED1B3B83E291EFBDE7749C86D13CF929362AA90033A2A3AA043289C67AE8071A2AB7CA5FAB7860EF52692A8284E34D44DC1B5BC3A0DEB3AB0FF5B3FEE449C615E31BADC583155ED507C81074A26F06B879ED0C46DC59EA8B463700AF0459B4560BEF79EB5668DB9BAFC4FD9C3D595AD65D3726E6578563279F3EF8B1482B168C1BA0D931A7FF30EB090AC85C3D982681A11458CE89B661FB7C9D7A6838B05B64BD5A83C684A88F58EEAE4D88A792320F7569767E6886EB35EB41BAED21A4923428AEAD79700C5CAAADB508C5FC";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a184 .mem_init0 = "31AEC3887FB0BC720562AD148847A44921FF178BD1A5F9F2B3E7C4733250DDC0F8B57E4D9E505EC7A0DA5A80404A41702DEFD4845F4CE999B6815AE13F257232A7C8754C3C80452058B6226A1A3A73AB596E8715EC8CA5874124F3668F9B88E9E9290E9680B31B984DF54A05798DBAEC51B69D049CEF699234722991A6F598145933FAF7B8D2DF0C5D1A1546FC3531407E522A2FCB64098103FE2606EF52201E9481B2A8633FDF59A0FF463234DB587F0B0EC770E442504AD049E7E54EEF99803EC01CDCAC1BDB8AD0031883AD21B378F34C7C6D5E3858A52C331DA56A208BE27FE004CEFB1E8AC349F1F66CE7E307FEBA6A93BCC00758E6EF87B4F05FB7186F";
// synopsys translate_on

// Location: M10K_X26_Y57_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a136 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a136 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 16;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a136 .mem_init3 = "BAB8AB06B0DE151796502B244FB93B17E65ED3F09418FD4E087A4C09303C7C10EBD5E802DDEE89D36E73A4A6EFEBD965183A6EB5CE84CB3B2E66E3CEF3F585EEAE91B20AB6C157BC7C5BAB0C9A4DD3F23B02117AD410724159C77FB3D5CEFF99B4AE9316ED0093938D3B97F070C6EB04A38E4A7B09EB815AAF5D287C29A9F271C0AE6B29E68CEEF97E1838C4331836B63E16881E305AAF76BEB237BCC75C00A0DE2BFE010E0626BF3CB0B5FEB9EB08D5402E804294AFC3A9BC3C8FC8A6C1FDF648F94ED69BA5991BF08EFFF4A1465EEF9E107ABA96B405E24A30362676F2006CD1ACB9A809122194D4AC66F6F3499320599F72AA47FB21B0F777E7FB8EF377F1";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a136 .mem_init2 = "808C709786ADD3557296A96CA33FC57E9B1C76AFC5F3EA034AE21B53DA8E2F82B5F0BAF69B44D47F005E65B12F6B3D42035899E5F82492197E7D9C05B048D7B23068DCD757B2D075522886AD61295C7971C827D17AB31C496CFC472FBB4999179F6B39C517C40B1D6FA0F0DB9FF9FCB5A980BFDE6120076489D348A952F16C79E2A8A5926E7CE47EAE01A5F5B324BBC28BEBCE7212FD4E18A24060D907461C803E34AE79A2D52A5BCFBFDF00D53AE00C3092DCFEBB25FE43164499133894DC01DDE846BF263C4F51005CC0F4F0DD02019A5DFC14DD69BC68D7C83EB7B5D3B5D02FD872614941EBE97C36805295D533E542B2D1912E7BBE7174F88BC996FB07B9";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a136 .mem_init1 = "546E8EA79BA962DA5E0795EC49BC2179F4D1AFAD6912CB616F422B05B85B7402E1B96DA0837BA3C155C16E31A215BEDB447372B462D9F02EFEAB546E3D27F74D04AEFD5C213A6290AA1B75BCFFE8CEDB0CCDE1CC5CD329D9F0DB6879E8497BB40DB192DCDEB1EC2602DBE1DD6C8ACECBD60E723611DD86AA8AE8DD6341B12BD788D9CA403EF5CA2C43524DABD5F6D29CC112A2210FEEC72E5B4D1E3C456A14D895CAF42C8FC8E15E00334E0357B8A3FEC63034A8B3B341138AD684C24E4CA4B67D48810C102F71DA84167902B3C2B2D358E5CEFB78E5E478DAB14B4E34936955FDC7972080C13FFC7A5BD0E65222A783234D51767706A404A86F00945421FC65";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a136 .mem_init0 = "F0D5AB1F47483B5D814770CFDE97423891172F924E69084C7B320CCDE13DF200D6E40569B645BB3FD4AB7B50A05B58225DBF7695C1E9535A1C4FDEB45749E3DB363528373D7EA2AE05C88C9671FA717BD5B86EE47FC286EA5EE9759A5995D0B0A10E57C4DF0DBB484E67157EDAA1D8AD67312F360D16B0B2C7551AB87C068C25C001284D6E38DA3412DC14B4BEE5C003273D5F0C68505636BDA039B90679052502EEACD61CED71605DAECFBA13F2BABB73F5CDBC948FAEBFDCD8B14D51BF2A2BF3F619FE20A2B514445C2D3304C6922A69F663E438A29499FD6A9ED78FCD9816547D826E4BD368E06A136B3EB7336C93F94D0759D4BD2B11B261E5EF79EA6FF3";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a112 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 16;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = "860EB178352A9D5DA737D441DA83E352242868348179239A8C97CAA8330772869CFDB59A9D0CA887A43DA5CDFDFF683965487EEE0AC9879AF8B8D1ED0BFFE748856BD00D994BD7A294DC9B533836134C419428DAB00B3A43ACF269BAA6FFD8FC2DCDA946749D1CB982993611011685B300CD68A9473BBE2488CE9C0732632ED5209D2367FC5BDEBFB7EC984568CE86DCAA7BDAC1E8723D3E3B8387F439F9C29CAEF3702BC4A8873D931C01D88641D8AEADCB884C027E23CEB288F7A88BDE8E1C8E61244C73D86C8B171D7D88C9FF97AAE09B06DAFD0756B3F277B3E8A05D86B789508883206D2C4742B8C758270DB316801FFE5B65E6E3117831308B86BC0066";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = "86EE9E5705C6BDE398D3BB170F601B94BE07E3E2C25B224C65DDD095DB8BBFF65125C8C6C7291158DF30746FE12883B907AF1E904C5384570DA2121054709862B2C93F521B71CD1826FFFE756F8004FC8697592EBFADE48816D79E3236A32EC8BEF47B1BE2DAEE34422B9F8614903CD58329B85367F2A0891D6032D9E2B29BF49523911CCD6E88797A274B6F87469AD3EB82DF2F8311185DD9DE199A5FDDA02296E8373DD79E53DAAF26062DC56BF8C7414743ECEB17CAF609F88E320F1AE1CE0E42DF27A1898551E62ED3DB4920B92ECC6B3D5EB0F35BEBA19221B278067D28F5BFEDBA034463E59B0196932B31CB20D2D5E45D6E5AB57D5B297F72D5A83A28";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = "4F7C048DF38F7444F4C34985D444B127748276C1D0A03DA7DD309575CF8994CCE08DF5214005FACC57FEEBFF00F835EA3D29A195DD2FD982ABF6228A50EDA6BAC26F7011C771975CDF6C394E8011D646817085FE108C7F248A9BB66CB0D98ECE12D0E7E4B9C4D0027EBE85510659A14EC9B25534411E68CE350134E9FAFFED4F92EBFAE60ADE86BB3D2FA842B3551F47E9FB274EF1083B0D600C294425FC27532DBD963462367EF9ADFF1767260BC27B33C9AE6A3D418CEEA13CE56DA4FF43F2B4F6CA0513E3018108D60CEFFFE075910DA2473EA1A7273C2042EB8A96302F1858CC44D8F2EE53FECD29425CC09AFF57020168CB96B2FB7896D863FEBFEF7904";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = "972A574FBFBAD2650C9D415B229E4B95934626BFC5D5CF8AB8A02611A61E27C716AF11BA0292294F347002149DDD88DC1F5E749DABFAF57498EE3621537421DCEAEC6226342E4EC0C7D517951A2E6A44306C63AEA6FE5549DE82AE7ACCE336DFC14E8645FC71BABEE93A7D85A7ABD8347D7BE035CF97CA7D7FAB3D157AD2FBDED77DF6DFC07D1ACD7F695A51FDF458F064630A5E67C666115D7DDCC16501AF1F9B34574334FB7A5FAEC9C569DEB1C6EE4EE627668BC057538D421BEDD18E701425CBF4B66BFB8887BC190FE1C34B91780E095BB99C4E1FFCBC3A74F2D64A451D9DF9F76BBC874FB149267622C179B8BA81C93E4C00DA386EC0DD476086809D98";
// synopsys translate_on

// Location: M10K_X14_Y39_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 16;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160 .mem_init3 = "661C7B67380CF809E5C348F1DDA943DAE4D6AF1A8FC7253F702AC6C892244B2ED2481792A6807C98C06B1370E5A7A4091805F28319E6994ED0BAD0AF20A4CEE573DD290EE3673C8A7F7D77452015A465C50F4CE9AA9AF0D945B277285B11053110A8FC0C9DADB2A5E911A40D28D05B89C53F476B9199931D915D8B537F278A2EF73F0334DDAF16EA0EFFDD5344D44BF46DE470D2293A8E8E0C7311B76EFCCF2426DE09A03E0E9FEBB8F9B03B162FEE21507B1A842A80602155C47733C8A271B29EA123688C73DF6051E82D8FC3D13B7E1C6C7A0E1406B9BF7518519C24FB4D0D0E3E6DC46FBE8643CA336F94E9BF58A6D3602895C5E71DA3346E7F0B40C068A8";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160 .mem_init2 = "20B39245B324BEDBF96D805D2F36AABFB68DC552EF9FBF32D0B355BE6C09B9DF538D63CB429E81DE8372B86E8D58075F99158A798485ED823B6147212C96313BB09EF6AA4622F1B5A8EE69AF3BE9299339BDA357CAE14FEEFA6C6C7EB435456624505820E7F1DF5AF49553650A109809694EB4F1BBAA95CB66FB88859EC6A0CCDA09155B246BC785FA42035E0A65136A909E333DA4F0C467FF1A31EFAA2E57A7A67C72ABB56E5FCBD4BD5F054D4C5464EF2552AB6ED7598B4C87DFAE67FD7DBE3ECC81A4A84B66025D7D37017E9C17D5453B132FC54890E353978C96432D7A78D944AB8FFE2162CCF4A50D685A21D4E1A55F88968F7995DA029088F75CD13FA1";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160 .mem_init1 = "DC68B34A126DC65F2FDF366D3A6064BD01F58555408F7CFEA7EB9177045BE1AAE34FB93C596A95E3CB6D4B2761E6A7DBE95A88A9FBADC091AA0BBAC1D6715EFD9CCFD7B7A5B8F9000F74C733A27CC009D3773C5E0E48EACEDB4CA51E1FBF7DC15EDFD4BBDBBDE2B58E631B300842B8433759EDC46782EE622B40F39C7FA06E96A719898A49E30BBDB8F6570E756E40D8B7FC0FE976AFDC5049574EB620EC04E8E50306E7FC4AD6F2678FDD1523D037247BF506C581A001CE16DF492EDE8E1ABA301135A2687AB6D49076C93F4385275EC0DA9DE067A55D65679A96A0C7D22C4AD9ED11295E14465607E464F43CE45BF916EEDC3C2153E6F5F5B4CED2DB9A218B";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160 .mem_init0 = "7AC2C4E40E60D2B9A00FAACF45C83B49EE6B9EFF4551A60424A982D8677C3EC7E11C676AC2E8FAED570FDA498D0412BAAF20AF240DB9B905700D77BB1E9AB46EA0D27C2CAABBC8F72843B42ECD9A4A9FBA48A63E203EBD5988839D35E11A054416E13BA7826CDEF258F92B9532FEDFA4D31420A64FA9C4A5828FAE5FB95DF1A4DC603D833AEFB7BACD28205133EB9E9AA683270B38E4A98C71531ACAB28D11404C18D9275B479C8B3D887BEA13E4D126CD058ABC06DEA7B408C3531C39F0ED793791B9351142490D074826E4AD7F0668238C0A38B6E38373BA66C74EAAA66EBAA422D436B2E24E5FA37E413828B0932CDD0E6B9D23CED10C1BB409533BCB92CC";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N24
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~88 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~88_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a136~portadataout ))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a184~portadataout )) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a136~portadataout ))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a184~portadataout )) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a112~portadataout ) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a112~portadataout  & 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a184~portadataout ),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a136~portadataout ),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a160~portadataout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~88 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~88 .lut_mask = 64'h0F000FFF33553355;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N9
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~89 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~89_combout  = ( \spriteController|tc1|RGB_o[16]~16_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~88_combout  ) ) # ( 
// !\spriteController|tc1|RGB_o[16]~16_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~88_combout  & ( (\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & 
// (((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a 
// [2]))) ) ) ) # ( \spriteController|tc1|RGB_o[16]~16_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~88_combout  & ( (!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ) # 
// ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ) # 
// (!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout )))) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\spriteController|tc1|RGB_o[16]~16_combout ),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~89 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~89 .lut_mask = 64'h0000FEF0010FFFFF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N9
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[16]~91 (
// Equation(s):
// \spriteController|scoreController|RGB_o[16]~91_combout  = ( \spriteController|scoreController|RGB_o[10]~0_combout  & ( \spriteController|scoreController|RGB_o[16]~74_combout  ) ) # ( !\spriteController|scoreController|RGB_o[10]~0_combout  & ( 
// (\spriteController|scoreController|RGB_o[10]~1_combout  & \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a64~portadataout ) ) )

	.dataa(!\spriteController|scoreController|RGB_o[10]~1_combout ),
	.datab(gnd),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datad(!\spriteController|scoreController|RGB_o[16]~74_combout ),
	.datae(gnd),
	.dataf(!\spriteController|scoreController|RGB_o[10]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[16]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[16]~91 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[16]~91 .lut_mask = 64'h0505050500FF00FF;
defparam \spriteController|scoreController|RGB_o[16]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N48
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~91 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~91_combout  = ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~89_combout  & ( \spriteController|scoreController|RGB_o[16]~91_combout  ) ) # ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~89_combout  & ( \spriteController|scoreController|RGB_o[16]~91_combout  ) ) # ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~89_combout  & ( 
// !\spriteController|scoreController|RGB_o[16]~91_combout  & ( (((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~87_combout  & \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout )) # 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout )) # (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~90_combout ) ) ) ) # ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~89_combout  & ( !\spriteController|scoreController|RGB_o[16]~91_combout  & ( ((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~87_combout  & 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout )) # (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~90_combout ) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~90_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~87_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout ),
	.datae(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~89_combout ),
	.dataf(!\spriteController|scoreController|RGB_o[16]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~91 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~91 .lut_mask = 64'h555F777FFFFFFFFF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[16]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N36
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[17]~92 (
// Equation(s):
// \spriteController|scoreController|RGB_o[17]~92_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( (!\spriteController|scoreController|RGB_o[10]~1_combout  & 
// (\spriteController|scoreController|RGB_o[10]~0_combout  & (\spriteController|scoreController|RGB_o[17]~58_combout ))) # (\spriteController|scoreController|RGB_o[10]~1_combout  & ((!\spriteController|scoreController|RGB_o[10]~0_combout ) # 
// ((\spriteController|scoreController|RGB_o[17]~57_combout )))) ) ) # ( !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( (\spriteController|scoreController|RGB_o[10]~0_combout  & 
// ((!\spriteController|scoreController|RGB_o[10]~1_combout  & (\spriteController|scoreController|RGB_o[17]~58_combout )) # (\spriteController|scoreController|RGB_o[10]~1_combout  & ((\spriteController|scoreController|RGB_o[17]~57_combout ))))) ) )

	.dataa(!\spriteController|scoreController|RGB_o[10]~1_combout ),
	.datab(!\spriteController|scoreController|RGB_o[10]~0_combout ),
	.datac(!\spriteController|scoreController|RGB_o[17]~58_combout ),
	.datad(!\spriteController|scoreController|RGB_o[17]~57_combout ),
	.datae(gnd),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[17]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[17]~92 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[17]~92 .lut_mask = 64'h0213021346574657;
defparam \spriteController|scoreController|RGB_o[17]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N57
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~95 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~95_combout  = ( !\spriteController|scoreController|RGB_o[17]~92_combout  & ( (!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ) # 
// ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ) # ((!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [17]) # (!\spriteController|tc2|visible_flag~2_combout ))) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ),
	.datac(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\spriteController|tc2|visible_flag~2_combout ),
	.datae(gnd),
	.dataf(!\spriteController|scoreController|RGB_o[17]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~95 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~95 .lut_mask = 64'hFFFEFFFE00000000;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N45
cyclonev_lcell_comb \spriteController|tc1|RGB_o[17]~17 (
// Equation(s):
// \spriteController|tc1|RGB_o[17]~17_combout  = (\spriteController|tc1|visible_flag~4_combout  & (\spriteController|tc1|visible_flag~7_combout  & \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [17]))

	.dataa(!\spriteController|tc1|visible_flag~4_combout ),
	.datab(!\spriteController|tc1|visible_flag~7_combout ),
	.datac(gnd),
	.datad(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|RGB_o[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|RGB_o[17]~17 .extended_lut = "off";
defparam \spriteController|tc1|RGB_o[17]~17 .lut_mask = 64'h0011001100110011;
defparam \spriteController|tc1|RGB_o[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_bit_number = 17;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137 .mem_init3 = "F89AD9FA4540057563EAC24F2717632100E872945AA67E9EB7A051F406F1420CDB1B874AE53A65C872D803E7E3892EC7A1B009C4C1F06367C5768413C468BB7D428418D3DA4953C1B487A06E75955C46E6FE208D3009CBAD88FB14F0173E2A83845333B0D2A841C14AC0E01D73D59A1F7FADB0CA73B1F1DFFE140081971488AFD0CF1C00769A5024A51EC1E43687BE577C233E04D2F72E189AEB86C4040013DBDFE738D5A4D1DAFC56BFA86207B92ED5870B0F3DCA48851376D8DAB40F5FBF5FA54FE884A5F3BAED9E8EC1762453FC831A71BBA4E90B3CFA787FC1E9EF92B0B61A708D5E993825EC565CE00B5C5738C20C9D351EB787CAA96B0D7104B0673D5D";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137 .mem_init2 = "CA3EDFA0AE8533373F25F1CA9F44D0FE336A5659D3AA5D3557B72AC52F1B9D8764A54F1ABF6C36C5E1C14F6B930A37832EE60FAE0D72AD8290FB6A777C79490A0F2C5A0EC1E417BAE00F498562C11C77DC177AC00FD241695F72B56F7D746ECDD345E1A9D60A5969DE0B4448010E13E3B77A4D0345046A44D8455035F5FD57262DC458D04B2E79ACBB0582AE62F44ACB7F7954B63640FBDA12B6B75ACAF7240597DFE90EF44E9DC09178A8DC2885FBD04096047AB7C97F12B4D135B4079E375AF68DFADA80ECC229D12657AE13CA5C7A755F95CD52ECFBAF12E6D93CE83DDF9D752BA8562CD229519A47F749D039F05031B976F8A05B5C1C30FE82F78CAA72D2";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137 .mem_init1 = "4FBB3F0916C0D4047BD3065562B8A6079D6AE0E818A863B40CD43E5E9B137D2E216C85A2D3F4B8D3323AF824DD716E36836FD7266B9A19D14522CFBE99BFC0BEDFEADE5C255C93BC06F27928981B8D9D707CA41FBD45E245CD0A29DCE88E1FD54018856DB3CDF6EE23E3DB4FE7B2A8457916A5E2FC31F967703E837CE41A5AC570309327F518DE52593D9E389C5A72F9BC46D4CFDAFD648CFF76B77135C7E56E99388B9D2CEF0916FF3E8A2956C15E1E0AC967686E97021A8EF741848880D36C7622FD9922466472B9D8DFB4A3A5475F1ACEEC4F87FF95F387665EFFC44681220594CCC32D7AAB2E1765B6525F1288F9F8997B5916F3C7E09106B35812A3EDA1";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137 .mem_init0 = "78FB61C39734192E12EAE20589261CB2E3C4B970BA33C7886CBA6F639217B882E2F96037393AA927CD9829463FE72B2F6E1D1C94D49355EAC3D595CAB41ABCDC694D7CB7F38B2FA00E9F1DFF084F83881DE65214654092AF31FBB2458297D9A827327F1CD609B3847525000FFC692E633C2A3DF172CB7A8446AA79FAEC24000CB6822702BEA248AC3AA42DE638D8A2B1A26E1A5A344256887C061FACE708456549B5149BB2787D8DEA1177C4E6F9022400602747EC7D5CD7F6B1E890CB538F285760A06D45906CFA5177F46A1801F955D0889546D65CB25B7367C24665F19E04B2DCBE66226E0F9F7010EF9471569E584B76A3180F55C92AA06B032692AF3C97";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 17;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161 .mem_init3 = "A61D63E4295A7CC1C66C5EF74C04AF3052B214DAF1DC36FB2CCE0928DC8187C0893E4BA3F98642FB5CA0114C8F5CCAEEAF369DF79D776D26675ED0200D49E077C8DBA5EA89664F491502E34EA7EE9500461826910F55D6ADCA87F29E71D5CB9E4EE3745C85CF907BCEF67C721E8E0C065DCBA8B0DC62DC959E12157824589676187C1BACE15187B601CA0DB84BC9E89D1CF5B53CED963BB3A6B29B6621CFCC41B94772C057DDE0004308251F7F17200F1A1D3288DBCAB2B942A3CFC6ECF895B544CD49F8E7959387AEE4888D747CE2F5CE7C785853DD113DAB9A159A1FC1DDCDA6129AB18B9E0775A60D48EDB28F94E1523C6F4D2208B2D69EA8E8E74B110BF5";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161 .mem_init2 = "448DA47ADFBD47F3ACBF90709FA79C1EEE601FB7E7196CC20B87A5517BF67ECC833E253D5FC002184AAB6501B2BF79B668773F8EAADD1507A5C857B0E93F2607A35CFDD6716424C256DDF74FBDA37736E03AA2E5D8BDD57550F4758D4755D241F9F238827618C936E9DD469C3004B1BD39707507F3D07EB0E033C4B7CB476E398D1A19B862A34C04BD0D45A5BCCE2B43734D8B07F25BACB93ED051DEE7D220E95E7EEC3FBA3624D5459EADD9A6D24D6F4F69C9A51A6CE64B8379940B98D47017669A90987815CEADB6DCE3D929D9E5660971BCE9868662908B3CFF2CC3F37472ABF469AEBB2EEC24D182E85BFAA1A337F07429677EC2FFDD7AF877614BAADA7C";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161 .mem_init1 = "AC7FE917405D32377991141CD8B83A03CCB336816B4BFB82858598AAAC28DA8CA69A16B26D99E35B20851C5C07BA118C2DCFC8231A52DFF86DFB39D56CB38776B4BCD5DEE9BEC20E95B2253CB57BF279A8F036645024E07D9229BEE07F7FE64A4DF765EE12F9158CBF103F3FF49BFE83A0EBE8F59BA8803D80AB7D825AF51AD2F2B94A8A2F1E3C88FCBEF5F621D8605A040ADEF1793AB98F56C050825AF97D8858C9C87783A4615C02CF2B3B0FE788EBD58BE761B9DD6341C518D97B2949E6604C84DFCC161CADC5AB890BB890BA6449FE84F9D01B87D720194BC4072EBCDCC9E11FE600C935227BBEA692A2FDE7E40AEE21B80D8B1178A7FCAB8688ADB4458B";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161 .mem_init0 = "F8C3CDE30E5CD6D7C4B56691F90DD55A64FEE11DF19C000523E07DEEB44619AA87814744881B1F0DBF9089A54BBC0801C05D039667126DEC19FF7863C88AE2D4966BDB8898D3168EB61145C3F367B0483CFD1125F4F43C2CD4A619D6E7D659FF5E6050CFEE0BF6F52BD0FC7B82CC34DA946CECE89B4538B8DB28A6CD7B489F20BDD5BC6235866A00C072171FA393E2038EB65FDC0E684EB2C92546B3EC1C4FF08B1B1D216E8DBE172CF9AE11DDBF8BCED9D6FFEDD65B080C193BF382B567FD627A72FD8D66E4A933923DC66BA2A9000D12EE5661A38CC847590BB731D597CCE248A7D91783940D0D2EA72D86904255BD3C73C6D22D28A4ACAED5DD663DF1C0B5";
// synopsys translate_on

// Location: M10K_X26_Y44_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_bit_number = 17;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185 .mem_init3 = "987CB3FD83219ACCD7D9664D086FF355D68D0A67F89F5A2433C836DDBE57B7B831099DCD913D2A76F5AD9363FD05C276A0406AB77B7EAE33BADF83F73F959540FC13027E7131D05D040A4B72F5FB59D51EFD94F84F1B701F0A214747BA20204880F3A79F7BA70F00652F2521D5ECF6E15473EE55059101FD668CB57338B1C7D6AEE3EC1B5B9563DE527A397F10A25E4A2212F6F79D1BBEA1D31115123C5EB452449DB0BEE9541DDE98096779D9712AD89CB4B92CC77DE1791E3654E1300CE9220BE56CF7F5C10E40C2F3EF050827309C6B97CEDD3320AFD85C33A7394C3F3AA6AE51D51632CCABC00C64F9D241D7AD32DCA8CE99B40F43D486F479EBEB347376";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185 .mem_init2 = "B0EAB6EB048867EE35240C6739A3F0FE7626560FFB7A59397BC4AAD35736102002160619B12593C8C39D60D96BCC68C9F09DAD94C295F28B8400AF388B4FA378C5C716EAFC1B2CEECA665DA26DBAECF65220022A9E35E74F8C60CF982DFAFC692CBD3C098380321A3088CDE80B0B15EB3D0D57E7549AAAAD315134C6967219B0346363E2D580D286249478F1ACEF8F7081325623D20FECE71F2726857D3D1642621093375CD636B2C4BEB4C17ED037D1A05B37188FDBF1E8615668606C536DFA7EA064FC96637713A777EC640FC8770303034DE114D12DA9F35A94D6E28260C96D9983CC6A2012473D43F4C8C393C96B3D0B3424FAC9A6C4E8E68751A4F4D24C";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185 .mem_init1 = "616BAA834EB24DB61A8137361DED9FFE614882492828700CC576424F338F4D0B4DE2C3F1B926607E65CC5CD1A952C072AE71CECDD49804A15DBB6817B90F6DD2099BF2A4AB77A4D50EA488B73243F2CC6FD774B213DCFA3110383226E2DB8960CF620D39C172E4710F2596E9AC019A4A01C31F0BF0B1B7F3B3048960235681011A887483A59CE631C66F5BEC65BB05DB097EAEC60924236F4B74A3514B071D2FB5FE833B3F4D053F83EEB8798B8FE35A82350C7DB110E97EE1E5FD3DB83CDF268B78DA491C46BFA707A56D837121C577628B72D5D65F76C556709939A42794CA9E46F269CC9B8A3085EA434F03C4301550EE13DE01BB09007ACB5CD7649B2E45";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185 .mem_init0 = "F197B1004B75BF7EC61E3EBF2F369D7B9F15F9C5C5F71FD9047D433675FE5CB218CEE87A9970EABB0FA5F4F40416CE5FA9560B006D45DC86AA64FCBB8F5D9E59E4C76EE472197AFDFF9FC77FFD54F24044E67F50AF849673721159498AE48C8CABF5F16425415564957B6B97E2A86F40BAC278DF5B74165012009FF6A656E5F323DCB491082E82B62960827BA0F90BCB29DE8974B7AD537A628A0034F9E77E810A57C42131514FA6CB96AB4617FAF4C3C94E04AEC0264AF6762FBB8055E9E446B298DA35BDB4A9B09619B6296808842932AA1119A0D0F8042236875E7F98041A6EFECEE06FEDB02466DBF4710C1E6271910B505EAFF46E3F97BDA049EEF01B84";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 17;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = "660B5CFB845EF415A665E85F17B9D6C8FB289929C0733E811913EFE9FDFFF03C928ABB907C80EB33BB769BC95E78FD81C01235ABD3344A1985EB15068D8E5FC0A34F205E813926EEAE41708D848E744D0293C2E61D244B4A506A8989F720A2762703DA5CB5A7D70EB8F7B2B3A87D6758CFB0C382A31A9946CBAD00EA218F1C88F6E42452C0F2988C9B23BCD1A0213E6EA4CFF316167254634B05035A80465DEA6A2489C9C57266F7B8459A0631C783CDF4B64BA7307103F0A7C30058B79FC16733ABD9A2307CDA50639FEB3A37BF1C909D138F79842B1EDAF01555C384BBCA09ECB6FBF3F0833B94E5AF7A939B7C3E97FB9A0E408934D40892A06E6039EE6CD1";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = "F6B6786DAFD90035F8AF224A87717756549B6A49F7B8234137FCB76957F429D065F37D8459C7DF5341296460970E9938A694CD0B13237013F2035A8CE1A602AEDF87BDCBBBA329228CC97994B406F191AA5473F5AA8287F74970A27EF0C2847C81AFFCED2060CD5744C51C0697988B02BFDF74593A30279DBB02013679DB58099A8230ED6D776C2D28052339683C82DE8CB9B7A38FA91252DD0FB1D50EA7CCE7C1BDFF2864F3753C57238A1A711BB8EE963850CC030563E3CA277960B8F68C6D764F96E423266CB156360647DA48A08035E49B316EFB824E5CA0DE26E565B7BE50ED4FE6C7418E4B9FC183A91D2F98E5F0B3EE15E7750E7D4E95D90752011E35";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = "87813F41A5DF8D85F1DA075EEDCBDC7E94BBB24291789269AA5EF71151F020DE66EF6CF870C32F0F578860A487EA0F6AC4EB1D2DF6E22486CCD79C4E48347E9FA9675E0475C1C1801B8B26EBF72BCD3CC9F062FB6E7BC6ABB4679A265E96DBD39FB233BEB13626CC172542292CCA6113A8FDBFA720A0CD4419B0E90EE10A05718433D6AC96526701719DDC68C887388067A448C2F465A3C1CE8684D25E076A59B8B5855CD4392EA2ADD774D5D06FF2CF08FD786B4F103D9AEF06AFD8C49B6A2D2982681A26CBEA17D8287B6381089F9B26D6427C03870EB24AD6B6B412A7B7CF077F7A4742A0BA17AD1F77934FDE2C6EB916368D5DF5815C3DD51744129B213D";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = "D22E8648F44DE72EE8F8C2D8BD0D5198FA9433A5DB59C9095D166DC05127DE1B9B01006C0E9F86B3847D64E1B83EE3D421CFA53B938C89509CD60B1646510F4707DBEA61781BE557672FF320CB7A413C6E94C2191367D597610067FBABBE630E27A565B21D8088ADA705F9C03C8958880BC58C64AE3B0245EBF48F6FDE93BAC90E1CA8537330C90D55416B7EC6574AB507A2C8767569260E24813DFAB2E4042D13F3D8ED38EAE3902C8949BF23ADB0115CAAF7AD041245F31DFBF8FB2C5AB175E9058D8EDD78E8F8383A876B10010B954EB8FEC16B3F1188C542D518613B298FB7A3B2831CCD2EBA58AA9C7E1D0D04BB31C17DC85232DA6DA85BE08B20CB52B1";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N24
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~93 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~93_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137~portadataout ))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161~portadataout ) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137~portadataout ))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161~portadataout )))) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137~portadataout  & (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161~portadataout ) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137~portadataout  & (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161~portadataout )))) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a137~portadataout ),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a161~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a185~portadataout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~93 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~93 .lut_mask = 64'h02520757A2F2A7F7;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N0
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~94 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~94_combout  = ( \spriteController|tc1|RGB_o[17]~17_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~93_combout  ) ) # ( 
// !\spriteController|tc1|RGB_o[17]~17_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~93_combout  & ( (\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & 
// (((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a 
// [2]))) ) ) ) # ( \spriteController|tc1|RGB_o[17]~17_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~93_combout  & ( (!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ) # 
// ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ) # 
// (!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout )))) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ),
	.datae(!\spriteController|tc1|RGB_o[17]~17_combout ),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~94 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~94 .lut_mask = 64'h0000FFE0001FFFFF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~94 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y53_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a89 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 17;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = "9B7EE59862ED26364932825B4B66D044766C1E6CBBC972A9EC911DD951D230BBDC8AB206017E5AF1296DABABA33DCA58A33911A446E9813CCD25C24B13F74B15B7E6216BD0045D4A46FE3B39F069C43CF723ADB02F100DB05F54B2327A683D87FB1E2328163EF028E7825109E0CED9E17C6D432DCA8296AFC929F33ECC33AC0139BEA01D07C1DE65E48AD3C6C6D23240CEDD347EB56ACEBB93AB49378F229F8C35EB84571BB2A9BDCBB06026BB37C7A4CEE97A097743D7FDD4467902A3836931E366D484A0196E2AEF52A8D7022FED4FE61993B574B6C447021EEE6B1488B24A0E95CAC33762F23CB83C77EE2FF2BD413917966ABD846FE17D6F4D4C2F7BA24C";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = "A109F11E03A2DAB74E60218E7CD86A4064FE59C5B5AB1F12FC6287AE3AD7647C24AE33C4B759F95C70C49E8D4D76508C6A0E17DFB2D352E60024571C2C069FF77798AB9C52083446E512F3A5A2424C55D816E1A68779F6C988567D002BF82454AD86104C1A7E3B518BFBCBF2BBEB9AEEF0A03615667489DDB87F41823DAE7C8E668F484D879C69E72A5B07A503BF813430F1D715A141B733917F8421A894BF32F9541C39B2AA57050DCAFAD27C5531ED2B429D8E96F76C6BC09DE5E3E4F763075ED314AB812A63EF0CE73BAFD645FE62E476F671DE683DF752414FCA537DDD8FE13FFD3C51E3100DC3F27DAE1DA0876929236B10F4A58CB887AA59267C6DD8D0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = "04DFD8B5818349823F81703101A45356D0FAC8F562FE5219918B712982E6758657DB2BF08C735EEC74D294738A13789038EC7783166DCD1A7663F36E023B8D4AC38E414E42F8D8F41D98FDF0E821357F6F331F3A4785A4E3BF10A7E2333D32230B746262CCEBBE059D7FEF38428BEB79B19DCF08FE8B61638AF54BC7F69D8A312564EAEA81B74DEE0956C8C47ED105B85CCEE56D36B6B170DF3F1E2D4169CFA1B7F2EE307B515B919C16571FB7CAD40DA0B3FFE97C4B9135702F8DA27F8FCB8FABBF9D5A3A059967D4886E7C5A26F66337E378B886296BCB2DEB3861B600695EC23BA117683044F397143C150650DCF6980359D04177681C5EB81F72F22A1105";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = "1181A85564AE1CA82EE638DD3F5B32A18A1B06BED0680416EE70051905D461A507CE4841C24691902CE6983B87CDFA9FAA52551B0C4C9FD69E11A6F3EB6758B90CABFFFFDE0308330121137D17065FB411197A27A88FC52831E1D8E1A67D0D41919BED6D3A321D2848AC93BF169CAA79CEA3013966BEE1D11F23B617944DE6DE1669B5EE5B7C7EAD5480892C152100BF4CB28C16742D123A5FD3580AF92C04A92062C61864BB76AD5340814CFE3F6B2DCE29921B149793A5D4D605F8F03ECE56BF87B1AB2C0A9E4FF6125FD71C6FEF8A67AF247C7E35C2590EFB8B2AA3E9B41B9F54801226B71A7B4CEAE5A5F6BC12E0A36E814720DEAED07529D98786C7341C";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\vga|sync|v_signal|Equal0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a17 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "2F71648FF99941F87850CBD6C5032DBA3FB8D7AE5E0C41ACD0ACCDAED0514624F97F2682DDD38595D645992C2AC2F9D8ED6995D01FE05F2AB5C840775D785E59405231C49BAD5610957CA446F2A77C07A03E8E6122BC9FE544B2CB197825CA510EAA3541FFA23B093964831C4F554A1718BD55EAC6975EBE960A7DF57B4E24B4CA76ADBDD97BABA7206590AAA718A6CBB0F56EA07424E940964A1C36DEA0E4053F83283D952C1E595204F5F789DA8BF5F659B0694B84A1C3DCD4E2141AD55FAF57EB330959ADBBE28A9A649B7722DE97029C89FA201127FD5692CC4722300C855F6AD938B601C482449F99496FE769BB9FFD3CB6D4B82CB8DBE589727A267EEB";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "A84FAC05FABE03E577628D1D2FAACF0F052A2748A3E9BFDEB259E36F55FF1D4336C4019C9CB6D671A8660FE601E0E1E1336F0BCF558B5541BD6B01B733FA77941D09D1DDC3F3EE457A6B07CC8A535E4B8174A7DD9BD22FCD750E0EF9E42E6898819A703011219B635BF10B23CAE7207274B98ACD15DFCDBCB38A46B23D312EC4FE15817EB06E55191BC59300526BA06E9BB6552D3CE24E2A932B306F7E294C151641E385BD60E274768B941D0EA86C6BEE35BCFE37E50BDEC2C04B1CAAC8E909C04EA7D8AD49578EB875022F36A490DDB78F244D603DE4B67C8D44F5C6D475AD580DCF2A78B5E3F058A602A7665E7083470A7BC4AFE4DC2A448F2705605552BC";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "6038BD940306A726F5DD3D82289718CB2DC0220A2AFFBF00745EBF8971DA8D0B4149E6D2C901B8FB8686E77FE890AC689A301F927223E2193C6BC51870A2A7F2C7EC5B7A6209B09A8FCA1D22845AD1F56C9B7932A73C903D8139B59C1380B5A88F3F5E0DFB10DF3366D540308BDFF0D0E2575E9AFFB3E4168F41D987141FCCEC0C44AED9F79A9BF4BABC7EA64D1D3E8EF9867D61C74BA05441FD58D655BB9D33F8FF72C71E5D723C1C1939574F1DA1C166577A495D5A8617DA12F27480A4E8C624CC697C25FC957BDA2A5F75C69CC4A0FC83C38AE610AD4EFEE6A550E297D2D89B25602C2CF02D03D4AE185AED8712AB9A10B77FEBCFF547EB9F2D651D06F6F3";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "2AB50976A46C3FC42A54C629C581EA52BA7537F5636AE027423F19951D3225DFC2C3C195AEC5B1665004B0CBE97F8A4BCB069C1C53035B51A0306FA4921FA9F93E97188CC4389FB2416E0ADE08C2B590643DF04D312B2F8796BB34C453C1AD1E859F7A5F5E7FA336802EAA7A75FC0509B66A30C9D4E618CE3610889C04F603DCBEE6ACCEF84D9DFF64DB14DC369CD08E84FFC4D7603539926575A0718CB9A2F83A9D3D318F94DDBF3AD148186BBCB16271C080DF51A795D42F61B588CF182A7A6B7DA674A6D29A2F6C43919792B4FCF68E481A0204CFE80E32808EDE34C30D8EEB15D963E2FA5F9B4EFF91D8361E13C34BEE221A7517F8BEC8CBEF7C0C7D2757";
// synopsys translate_on

// Location: M10K_X38_Y53_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a65 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 17;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "3BA711A2EEE46FE231C27201133F45D05AAF841E4B45FAA0C4F622512F4CD28953D65D03A1504D00381DE18EF1351BDBC6B883BC40905C23B225AEE8CB9BB1F94159DCEE7B86476A0477313508465ED29786D543FC31EDEEFEF128B0A20432CCA7709335F019A02F1F3EFB3EAA6649B2F59FF0B45C7DBB9A2E047DBC0451F35E50B0EB5AD1E4C8737993B23EB4BC7F4FF2E930BACA8247611706842E1D9734C47AA09EE121E2DFCAEFEA153FF2BB674074A9A4ECE640AC002BB738EEDFFCF95DF5FD9E4AE7AEFF9C123FAD7AB227C0507B666FA981C7752670A8BA70F8311682AF2241D662945B3E06AAAD0799336B4DE3E89201DA9A662C2FD026A1EA5E8F1A";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "6939FFB0E1D4D138F04D95367E53532FA4A707532470A053D1EB260959E189DE5C753248D2B423C94AD85B72AD96CCFA7B1D43283C6DFD07C33D43AC919A47B9A1A4168A71D5831735C3525FF766BF29F881C0BC55A9BFF435AF434A2009F8140DC3FAC59E98ADBA1BA2DE6202562CA223127766FF9111E4EDD47572FBA22727D78118745BE4691328CBEC4915C73E98937BFDA410908C5C4C09D81E3540DA0A793A26E9F10D9F5F205F0C969D4526E1A89693A5F6A5D9751EFC639675EBD9F325736236273B2CBBAC20041E13CA4316C82542DA5F138612694A682EFC6DEDAE990E39E99945B9F0030A651DC9ADD968AAB338E786EB33AD73AF64168009E49D";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "008EC365C4B8144DFDFA80AECF693667B68F135F2468836792B4B7BC581E2C3341A6D3D0B56F64D1D5DD511901D40F2D43DF262B8EB70CD0EEA80C8A1645FFE2F6EBC5AC3D1E57E16FE2CB149BE76AB487561E242DD0CE3725E8B65B93691F2C9E400F22DD8B5ACA4B7BBD4E4035C3E39DC49740A50BDBD49136EE4AE3F52A4BE51423355A9DA1EF79A63D122F8283187EBBC1E5CDBCFAC3263F45C6F2EE9B350DACB4C151FF3B15C0A66F16BCB37337A114BBFF1CD4E3DBBB0C6B43F9586A9ED41627B65AD6A4B60355F3C228EDF6DCFF2FF877B4F4B7370033AB39DCF0760C5422BF5D0ACE95E68FBB3346417F8512B387C90BC5326DB137895E6C69448029";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "E6F6FB91BB8DDC22C932592A340588080E35A5A5882F228AA183D4A75C304B11D2718A762DCD76796325FB906123F9EF16C88CC793CA0A196E6DE982F22C0A216EB4B60898443C3A50506589E536F3CED354137309F47A75727D48D6B92851D108B8E1875EBE655E03E91BB04F17730385F6859789E963A657D698D28786ED6A93E0289AA453255638DA80C8BB28306B00738E85FB7E7DEC993336437837FC070BE331D7E64C1D5FD8CC2A3DC234BEFF82C4895EEEDD4B3171F9AEC777183EFCDAC5CFCCAF16D9FCA30BB8ED5C755605E410F2110BD98F591101D8A5C91A210DBE947D0552082FFA31017DA852FD34B2C1339D19139FD5139AE469FA62D22D4D";
// synopsys translate_on

// Location: M10K_X26_Y53_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 17;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "7156DA2F545AB5A71ED6098A0A73834FBFD4A3C8BEFA3F39AD9AC78F800897A34229069C699E574B840F398AC4E03ADAE7B2D14618D700A0DCD404CD506C78FFFD7C3BF7F3734703292A0ED0A49EC633A73DBBFC4299066F04DF7F837A5ECA1FAD4A8F44951D90B87E276CB49D98D832A824E71C19D5F516C37F939BCD6B1CDE51C4CE091B6884C3B44DA973CAA440F27CDE929ED22F63CBFC139A1914C617551D631E116978EE56D2931098922BC5CE57288C189A36C367E65273D46156742AD4BD8248F07FF6DC68D065C3CD5CBD01B56692CBC052D5C81A1413EE90BFE8E7BC90D200086C139E4CCF2DF454302F19F791A425F3027BD691C37E087F5AE9B9";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "300D36F577AE994FBEFD999779F06C0489BF47A6002ABF0491016F53826EA851082B519A239AA417C90ECDC807CB7B7E10AD17FCC5DB78CF92D601F3224148CEDB592ACA726229EAEBFB03BA161C8076611754CD71AE45069629B721FCCC71458AB6A771A45677D8F6ACD2E5B42A553F493BB3360148084C3C6383C0A7B7527AF3BEAA8610D466EBFBDCD7AC329794DC9D0E20FE35A8BB672F0999D0F80708D3D4CF288225519A327F0F11EA67E01FDCECD9739141E8356DD71783DFCEC0B5DEAA7713BAA9799C78DB1D98B37D57BFD0B38384E3C5420B33C3A13D768FF39AC814BC2D04A1C670472845AA03A251BB8E1FD12D1CBA67FE2624E4963F051A03DB";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "AEC18A3C98E76E07DF0C43CC8389FF637D7008E60575E23AC1AC0C6FAEEFBAE1A2C09699E08A6F6F4175EECE2C176237CC15556ED8C97D60EA613B35C1298FB3C7D166E8F9FD31ACEA75B9697D8C8927A7599436FA4ABA428857A06091C60C9C903E391FCC9102059B7BDFB7D2F5CD44DADA7B2EC6120BE5645BE0658AB75ED68C3349AE5210856B1F617044B0A4164400AB7BEBA614BA741122A40EF31EAF3885ECBA9F95F38A77036B16101B6997DF5E74CB853FB7FB08E571E36189CA261971E04A2FA81E13D13ADC957D56C1203F5F2625E418E12766B702BBB5CFDCFCBB2E132FCB9AB9E7586CD31CC72AE74C70C07358EBCAA5CACF5D30E5D44641E5CD";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "FBBB33530B7D7A2A262B38DFB3E76BF3B1DE3A07CE1D16ADE0393601B0B4565B78CBFB805D806B0353CC597298BF51032AA0884A0D3689AEEAC456A9FDDE302744012377BB2FB2FE49E9C5EA12CF029B23854232F095BAE05A22671921934FCA46ABBEAF296F490E607E3F549AD21D885B43E5F8308B5556D54A6BEC194567634DA3E4923BE449AA027B6A8986B15EE1C4EA77C2F14CE99AA1E3BB834836BADEB477765E92755A2C1172D3DF820B1CE5E479B67D01429E7BEB454B1EA3B726705ABC04057D342C589ABF02DAE09FDDE502A172EEA30CB7EFADF364A4665019C544D89EF6F53167F1B8DBF91CCDB02DA0569CD12080BC1A82EC63C70ACF0563E4";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N51
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~92 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~92_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a89~portadataout ) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a89~portadataout  & 
// \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a17~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a65~portadataout ))) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a17~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a65~portadataout ))) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~92 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~92 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N15
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~96 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~96_combout  = ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~92_combout  & ( 
// ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~95_combout ) # ((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~94_combout ))) # (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout ) ) ) # ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~92_combout  & ( (!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~95_combout ) # 
// ((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~94_combout )) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~95_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~94_combout ),
	.datae(gnd),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~96 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~96 .lut_mask = 64'hF0F5F0F5F3F7F3F7;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[17]~96 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y52_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a90 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 18;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = "4CBB99E37ED6489D38880E386E3F332F6946FA9320B0E9BD42D7E714D158B2AC5CB750CA42A81B0C81911A8D9F518B1D9916AE9DCA2905FF0540B4286FE5829352098143AB200E03EB539E926BC1F53C2C3AA1FF5F9F6FD7998CB959A864C453EDDBC8F74F460DBC251E362345CFC5C05AAA8B986FC7D8C70906C66CB2C63AA03330FD88D152278D8B7E03D419E73C347FD61F1D15DCCE55FE8E0DADC08E4536D6BD1E8C4EDDF11A14608B9C186306DDB4F1DF9928B61326902D27E2007D961C484CB43D448735825599DF771C35C4C288A5CC3D3F4FB3B798458D92359F1CABED6C6B002E76CDE2FE5A03B53CA75716DDFDCA2D48F79E1FF8E251BDE702CD89";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = "0FC611471EA6BB2A85AE83ED7787F5C3C3A8E2267FF5095196A8197DB4CBFA9A1B07E460FC1E118798D04263042BF6E9EB7E517DEA6C49EBD07B2C24CD306F255CB6474254C35F8BBCE3AF186C197DFBBBF48BF717A21C2459D04084C491D2AEA132021911AA8F0DD15EC7D7070505B5E029CF91EDF707CBC6A46E96218F3799E5A7126D5B02858B7562647241ED4AB2122CD75F355E5C3445C1B12FC877C2DD0F145E346F11AFA8EEABAA84D1556502A3C63A8703FE1FA03661CD35693EE0F9AA301AA172A1238FC535F7BE61554522C39957CE8C0228341EB1BD801DBD93B7E28FA6CC486EC26D5E791F78E7D5A1726D59B603339F0AEB76A1AC6AB84B7DFB";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = "15AEED8DF92EE86BE780816BAC376ED79204615B2399B418356D44905A73D8A1C7F8C80DD5FC15C480BCBC6F54CB016AFBBA1648468453379607E3E6C1674883E0A0BE9DBE5CC4ACF94E839A6EC545E1AC199D62D1D92FCBDE0403D14C922F68EF9FFB35F55070A182A6B49F74F9FF322BAF86EFFDD9EF8045C0AFD4800B17C0CBCCF89298025519394F13F2A4875B78821585A6439609AA93B059263B9D30D45F1E03C3E573382A879BB485F3EC6CECA71CD0377B35AA24EFC2EF8667328E7A67BF6D3B1B84A269DEF2629B03E9F9DCBA8777F1D5037FEF907BDB0B047742FBE8814AAAC81F01C8FF7BD99BF89B711632EB8D74D8440B29375F01F49D29E181";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = "5B57B4E57476B6B94FCC462C65E3F03D7125B92AE75860D4A47EB90D82DF8CBA30A72F482070B6952A97DAF41B3AEED76BDCEE4D19C18DECAD3E31A2DD37981EC61A7B71CEF95A537B47D8369B495972A52747BADC757AB39BD3131E17A2445D560AB22F30B1A924F6F0EF62865CEB1FEFC15A81B0584E4F5F92C5E7FC03A7211DE0D07E004E727F2645D8D506B7869B6486D367CB9E5F76795A329D5867872ED171CA18300DA60394045DD6DDB0525C0736F74EFDF596060D350926D3296309071AEE79798DD5CAC39EAE21550E7CD40387A10B717CF9FD91F6BFF68A1FD3D73A88019397633B7847DA5AA14F997B333CC0CFFB58DEE1024C961BBD263D6FC3";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\vga|sync|v_signal|Equal0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a18 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "28608D8391D0F2D3F88CA4BE44590829CB6D917101F79EF1D421E38413A215E8BD8598400677ECDF03B3A42061329FD1C47795FB021F19AEB178D932FF6B1B8B27E9F2360256705B60DD959DED0582607ABE5003C26DEE93FC411D2DDD58EF87A91A1D3C56D5230B1D09012AF9EEE3493DCDBE9B442755C6D9760476EC0F68CC82F1CCC17CC607518AB4C7783B4568F9D6A55FAC76D3B7B9BBA99F12FE06AD7D77151681AB0658CA6848D7EF138B15FA87A83866687B34A543A0AE009E057B0E9F38093E98B13FCFD18DDB73BDFED22E947725B696112AECF3937972F47432DD8AA6B39B51E5F4DD344F21A9C1F65C41A789D90453A118D40DD57B4E67B26864";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "A99BE1F02D6DA3296B3D32F5450744BF6D0F436039F9F9BE9ED00A772AB90D9FA3D83663352FD08517789B372DBF90C05E2DB6632448695DDEC91147190218BF24BB8463D895E72CF91EC86D76FA432FCBFCF7ABD0DD993F8294959DA7ECD3D3E9A1EEEFE9EA24484707C5CA8F876814BE7009AF89893FBE513525FB840AEB18E1F0AAEE8698F80DDA7A6B1D5FA1D828D6301A5BD0345D2543FB09E44F3DF8C12B575357352AE453C9B3CDDEEFDF4BD671813945FBCBDF404BE86EAD4109A92D2A375A101796308FC55C56784241BE37C07E5EF8B6D65E2C56035CF15958FC26954AF5F111F837B4D873B5098E074AD2EF349AB691281FFC82BA9AE3E0CA4BDD";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "BCE39545ED1838F45F941E156F88A5905548849D049FAB4D0DAB6E1DA06E3D3D40F073909FCD89F51E45D8459053EBDEEE347D0AC07833C281D93DB23EC0236783FC53F2C6A39BA6C3E55A21227F4D9D1B3F2F07D73C76DCD79BE51563929D35524489A9FC706969FD2D9CCF1258ED171A65DCDDCD1962CC49819A87A4CE5B078067638F43773C9BF1467A35570A65A469D53811EDAC301AC1F21ADA795AF491D400ACC36F52AFE328C50424925A0273EC12D35E51FC5E0893CF9F225A5F9F900B8943465A458AB142A86130AA71E96E50D3D827C13CA1422787903EB55ACA67DBBC190D641AD644174FF8A6E22A2CA6A552E69B577BE4C235993EE6290F06E8";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "15F330CA5044BE2073CA58BCB0427339A616A030D7D1BFD54AE05BC8AA2B896066B4ECC0CECE0E9357198AB4D2DCF7269DC135BC25C8207FD643C717A9388221044B1721B45FFF2791012D08022CD171606153F13C0D26D1797DFE610CBDCFCFB06B97664556F52EE6DC42EB562FD5B9F3C91F78438F7E2D31DF7D58539CD6620B754F91A79E1E267235E8747F69833BFB1B425B6145AFA32D8D162ECB5B60FE2A3E90DEF17E24593667AA68F0677A86E75164E4DF6866FE7C4A5E9CC0611C5E88F3F7DF1E884502F0690645E32BBEDB00DCCDCCE6C5FD799578A1903DC77867D9961AA39318B4A9F5CF0154365F15B2F7BBA0233E57EF5CBCAAD72730E2B64E";
// synopsys translate_on

// Location: M10K_X41_Y60_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a66 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 18;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "F0D7EA324939577FDEE5B263A2A1E05E9AD40E4B852011E36D73F057B65705567C7D7590820F861AD55EC5638D0F69355ED6316815F68EE9CC9551F22DBC58D4BA5BA01F26485F09462E8F746005D8E72F56BA87860FA0DB0810AFC9428D9D801A07820697E2DD5B953E9DEC8C09BE58C4DF7B6F2D9F0ED97A73CEE9D2622944E828DCC6503B4C9D40F1CC90D86FEAF90C83226BB12D689123041500CCA139188F2369F89A19EA454974795726F9F258EF138398D11D6DBC50B2686D2705A00548825671A82F6E189D54D35F3394481AD38DCE4BEBEA82726020DD430F4A3E506D2EA681FE445FD422D6A59E1164EBEA2E58AFFAE1B530D3876F6CECB419AD94";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "0BF9A314B3834C4D5140DEF68BB9A1B6C514BEABEE24FA6A640488ABB4CA76CE96222450E20B59F4E47E41D4B4C2BFEB6B564D41CB07A5FEB23D021A7E88EBA908B1B952E84A5D1C0BA01D24DDBFCCE45181A8CBF9A1CC33BD9CA871827290EF86302ED7C0AA7D7F97171B01FE974535A57090E108FD4C57B2E6F0336968E143D8C57C35379E28CF4754F813E429642051E5A2574A84ADE3554388106D1C1357A65C6920F3DA5B6C37A5D57D89821F985D83874CF2222370CA58542A73EA0DC697F9E999338B1ED1D400A0341EA528FF85101E6A28CAA5C18214F7CB62509340C457A75B97EE85ED5FDB2AAE860C136E7BD94E799FD6993D7FE0650A08147B82";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "8A2DA6C1D02B88B786A299FAF2B512E0CFAC88D06C9C67EB0A002DC3676623A41A9D411D14C795052A0C1C9436A87708ED779F536A9FE79335B75899447440531BE993A2CB5E43A9231C8182B8FB634E2F6F360A8239F83034CBB94DF506D120A1D5BDD3435B797719BB6F2A4B0191B3721F512B6B2CE37DEEC073CD78395F776C8E39D510FE9C731C64735E082441A71355DF1FEF2D448EC832DE161A270DB1D161E0B095277B375F98070CE1B8DEC0AD93102C4C998A1A6D33196C7E6FC5C15746CBF423856E7736D0122C07AFC629B7B1369F4B04A605B546E4A55260643104BF148ACF1AB1A6AB97102968AA9DD283864BD4D383CEF7CB9C0447165D79EB";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "E9E09F1BE4C31BE6B89F2C3C9C9F414B2F83D82BAB9E5C515B56B8AF313A03D14EDF352354C57B26A002D55788BB437975CA2433A102E4F3D65FEDB883D479192EAA0C71A189E64869E89964D2BD289232655003E294D2611D2D4B5C5EB52F80B1C72872E59BADAE6428D165D20ACD02C8A76ECA8316FB1A79E6405F2ADBD458372FC20BB2533E09564239D1E54BCF85E58EFD1F5030028B55F383326CA65B9B21EA2E60F2054E56B130F62EF52E688B4091103F266091B108E79E48C2BFDF7BF311C5B97937A75FEA5CF2A75BBCB02EFF7F2D5BE0FE4B2AA752F37E967734E6C3ADB6682FDB86A0E3B3C30E96E00D49ADA4F9090FF38A4A9949845D2509019A";
// synopsys translate_on

// Location: M10K_X41_Y44_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 18;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "D93409BD346151A43C0850CCC2FAE06F2617393C849C6E34256FD48C5BFEA6A04DF4A3C96BC8F85BCC5395D9D2F46B9C3863456FFE016ADDEA63625FFAF8F3D3AD12420D28755BE778316DB56B73ED29CEC9C9BBE840F7FB2C92BA6DDAB3242E624593058B54C038D0E38508116EF84555E5CD1F82F2D8EC5BE6D104E61FCA01145A26A5A74B517E3E3598FD68091B298C70295FE477903B5E26E26E93F74CF6AE4B24A15162F942C61845DB37AAB8E408413358AFCAFB0159D0FED1023ECAA9DADF63979F15F938EB5828E49DC0D64EF48FCD592D218481158754810516967B2E8B2038C639432542B22433E48455166A27D78B40AADAF7D6716FFBF1737505";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "18ED4C07015F74E1C7FCB7BFFCAC183A95A42ACBADE9A065108D125D403C0A2C3C57FCC6F820ADA3BD7D87993D45DA2ADA3498124D5D5C03D527CAD7FB319FE180D800EA617B81537997A10DD2D1E24473D439514E97F69B7732370EEC6270368C238C93CDC4AEF9847DB235D81569E8A055C7657A34F1044F29F29C3E4C2CCDBD200F44E4E5FAFB0774C542AA92EC7C7C142203C48FE1CB1520F21BE1F966079EE039578866C296FF9DE84948B7840C615AC28F06CA17E0B97112F458AD060EC993BA84D7C911C0B50DF8C7C96FDBF84919420B0DD7E1148C63027C88F2A0880F5301CB534713E37D0A9F51D6E9363C51F5D7556132DFEC57DD33CF0C16DC5E";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "C575BEB34BD974B18780678084E1E2B1CF5761C8935520B483B60AEADF8F41CD4436467A68B8843B0DD4C727470412153DBA7F756A8A637C5B4E7D06DA06C0F56C98B860A5B64EB2CA53BE1BEFA86C8668445EF9B16F00E365D8ADE82FA3023DDE1454D8D6A7F8248EE7B2D7CE946A332A622278CABBCCA624C156BCEFFD26A8D9BF58F0778C6AFFCAD6D9722F19010AC2540B8F8D7AD131C47045F8E3D248A8DB278230145387B119CC1B71A8BE2FAE57876AE4532313E13B9076049B795B9F8414BDF42E8E1D44B51006CFB2D9839990461B42323A7671B0FD5969051A4FCBF26EC1361755006352BAC6AAFA275F0B1938E8590777EDD1C0E892AF813B7F1A";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "8D63B5DAB1D6B36B1BB860764C41118BEB4355523587141ADA57C3DF112D0679DED9FA47D493219F9046151B46EF76A0E191BED9F2B5A437582B190A7E65A035A10CE99CFB0E8DAF9362AF6B99BC94BAC52E133CEAD21A304C0845991C819A8B3DDBB5CA04EBAB0B414E8F6FA471CC72C228FAA44F19F212CFA1E6F3207F7D840F3FE143DC02BFCA170E0DAADAAA0A6ACE70CA024926C1A44E914B51188F7F996E82F29C68E4E2FEDA35235928F63F4770F1DDB61E2580048B2462024A111F036C9EBF1ED73BBC2DFC296A61A6ABD85450C8453A13626C0B42C0DAD6F979644F2E9CFBCB3BC2FC7E27B7B2FD91430033DF499AFF1822E132E1B5A2BAEA1D5DBD";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N24
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~97 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~97_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a66~portadataout ))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a90~portadataout )) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a66~portadataout ))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a90~portadataout )) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a18~portadataout ) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a18~portadataout ) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~97 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~97 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N45
cyclonev_lcell_comb \spriteController|tc2|RGB_o[18]~7 (
// Equation(s):
// \spriteController|tc2|RGB_o[18]~7_combout  = ( \spriteController|tc1|visible_flag~0_combout  & ( (\spriteController|tc1|visible_flag~3_combout  & (\spriteController|tc2|visible_flag~1_combout  & 
// (\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [18] & \spriteController|tc1|visible_flag~2_combout ))) ) )

	.dataa(!\spriteController|tc1|visible_flag~3_combout ),
	.datab(!\spriteController|tc2|visible_flag~1_combout ),
	.datac(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\spriteController|tc1|visible_flag~2_combout ),
	.datae(gnd),
	.dataf(!\spriteController|tc1|visible_flag~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc2|RGB_o[18]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc2|RGB_o[18]~7 .extended_lut = "off";
defparam \spriteController|tc2|RGB_o[18]~7 .lut_mask = 64'h0000000000010001;
defparam \spriteController|tc2|RGB_o[18]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N18
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~100 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~100_combout  = ( \spriteController|tc2|RGB_o[18]~7_combout  & ( \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & ( 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  & \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ) ) ) ) # ( !\spriteController|tc2|RGB_o[18]~7_combout  & ( 
// \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & ( (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  & (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout  & 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ))) ) ) ) # ( \spriteController|tc2|RGB_o[18]~7_combout  & ( 
// !\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & ( (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  & \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ),
	.datae(!\spriteController|tc2|RGB_o[18]~7_combout ),
	.dataf(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~100 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~100 .lut_mask = 64'h0000111100011111;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N39
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[18]~93 (
// Equation(s):
// \spriteController|scoreController|RGB_o[18]~93_combout  = ( \spriteController|scoreController|RGB_o[18]~62_combout  & ( ((\spriteController|scoreController|RGB_o[10]~1_combout  & 
// \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66~portadataout )) # (\spriteController|scoreController|RGB_o[10]~0_combout ) ) ) # ( !\spriteController|scoreController|RGB_o[18]~62_combout  & ( 
// (\spriteController|scoreController|RGB_o[10]~1_combout  & (!\spriteController|scoreController|RGB_o[10]~0_combout  & \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66~portadataout )) ) )

	.dataa(!\spriteController|scoreController|RGB_o[10]~1_combout ),
	.datab(!\spriteController|scoreController|RGB_o[10]~0_combout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spriteController|scoreController|RGB_o[18]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[18]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[18]~93 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[18]~93 .lut_mask = 64'h0404040437373737;
defparam \spriteController|scoreController|RGB_o[18]~93 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a162 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a162 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 18;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a162 .mem_init3 = "7A1C3A8B7CD33A8811B2584EE8B7F06AA78CDAF008FCDDF03CFE82E3E05C2A59B96269DBD4804A1A838573BCEF2584986EC628FA32151FC1B8286150F7B663D5A6B1ED58C8347E7EF5DAF5EDBECF3B16D07B0E93AF606CB37590D67C5E6A12419F7EF9C4229C120419717F6970276571A73C4831D5B53E4BBF4DDEC4D08420D72E60B674CDB262E4AA9BD0DBE26F2DC251331CE4B1CCCFDCC3099020ED550C156806C58A6B64199804C0B26EA300C23E1AB455F00F601BA2AE129BDBEE7CAF860DFCC96515095E23BD4F222A9F849AAB5AB6B159CB58A0860A9880CFCE582AFC77A8C58FC4137BCB3A468BF474AA7A34A04DE241549DBCDA1163EBA5B6CF80B1";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a162 .mem_init2 = "66D319223851591ACCC36A2F8FB1E5361EA6E6009A5EB1A3BAF813BD9BBDEBDDD7605D87D9547BFDA7290BC30E159BB7F4F1EAB1F47E3D496A9E5F077EF9694DEB9EE43874C90EF955422D4FD11DBD60949FB0A52951CB1356197780E4DD580DB833689FA4BCDCB9BC9558A36066D62125B4F3F9B5B50D3BB5DF4913308AF77FA5A92834F444212E6F30A280FA4D06340B36A8F957EFD49277789BE68F7B879FD06E2525F3625334F8CBCCCA822E4AB9673E9B0636FAADB7BB38E859D70D579A14E96BC8644C98913C59F0A32DB13D57702FC4B1DFB80C7606119D231F0F2A73C1D228BC421F6AE6B774618159975F26DFC041D8D5B3A2286B4056EF92D79DAA";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a162 .mem_init1 = "C8689CCE36F008B4A58EF48EECCF46FB8135B5DE68F554017EA74AB748DC4A467610CD04F5C13748B2A908420DA78174B3B09BF727E6CB188E29D4171E4A326B1C935FD820B162B65BE9417CA60B5C3EADB8688F6BDE4B3390121B00A3EEA94C5B1C05E89E7EA43BD5AC61B605151FD1509AB3027E421DD25B80D103CD8F0B3C5AB45AA1066A21FF36752C4D498FF5F556FE1B071A48034645EF50912BC02C7A293AD66087C0F74F5F0AB75114038A12C087160E985B77EEA66D244285423B0D4CB230FA19C6324ED5227E1117C649E6A29F3910F9C49596A4AF3538F36A8E2BC5BB4A3535B23D0C58905507AE974537FB374C0F14306534D9C0895E105C755A";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a162 .mem_init0 = "F27B443351898AAFE5F64B27AE85B6ED252D33659DB54C124C4C98C84545C7CC8D5A739273E29C38E5AA2660272BB015024F31D64E95C7726B753734017E2880CEBF521FA3193C54A6156644745528CE83B6F82DD39097E68E8539720555A55F62F703332FAA5113568D98B7E3856885A318545120D62DA91B5FAFC36E364EC7C8EAFED72E5D5C8654B451387B98C60F00A8E6B043AE4BC013469434D58596B4E8638FD6D9B1D57FE7C5900238A0FBFE34E54EFF4F0168AE375C8A6C1DF54D7C706D1AF1832697857A022A1315D96D82F5C04EFC5AF3EEF6F3C528486D6A07C623AE2A4CB98F20825FE854FC04482AA322E322832522E216DB1497BD764A608C";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a186 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a186 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a186 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a186 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a186 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_bit_number = 18;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a186 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a186 .mem_init3 = "77EA3816962602D2C40F137F827EC92B90BC1B415237FB3F2CC1EB687956F7BE99EEA2A5676D08A91EDB8E3C891A5B5D48768AA4F9097AD1E3A83ACC156B2BC8035266A98CB325CA27EB4438FF0DBEBB7C1F20E8A320C0B8F36089D697E12A04F13D299A44CA0C6ACAC746D00DC18078A1EC4CD2597A2FD4D096BBA312A63453E880F7007C767B0E840BE9AFC3C91DD7E206B7B4E1BDBD2AF3761DD63EB173D8B30DBA416F389007EA7B01254D25341DACCBAD5BF4180CFE56F15799D28F6316A4458956B6421267BE2D3EE0AB6C6E90AEF72DD50D20EA242515C286C9393EB5B799B5A2E6D66B58458B9B10856D7BD92F7911531A8BB4C3DCC270B8745F0494";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a186 .mem_init2 = "26B391F7C8C761A70725740A9D96ABF8929101368028EF911302037D9068FA80268A6AC16C8E356902EABD4617561A0DC7012B7D7C1F8999A8606244CFA62B7989E90D447A0891218CDBBB089B62D8021D937F2FE430359533C6E863EA00E502186020F859EDBC64A3AAC8400EB9744DFB5976454D22204B33BFB1A0C7C1B9E8FC38CF96501471629A0A37489928DAA565736B0045948117193F5E8352040B4906F5F3A7EAC7EB05283F85CA7C20BE9B5B24A0DDAF0B41A91363326B3E1AA5DA3B1424AF690DBFBB5776C6E6CBD15942505FC0F4CD1505E84C94B3764FDDC3176ACD2E5EE7A4B76A3BA733C24B9FE79F0B0285926EC1A6D39F8B02861B36A6E6";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a186 .mem_init1 = "A2574595EB78440E0547F34C467186FD4E7406E7831075DDFFA70D5D99E5D38DBE4C8B864846052CCBCFA8AF03E7A8F97960CE24B3C6315993F26C2FCCAE7E4581486B93F35C197D8A406E77CB24BAB2E5DCC36DF64AA2049D824144EA2AFB686F13ADBD5116F1B309C747A502BBA70EB31328514F9E2729E1900846155CF202939E784F5A7F72FB6E4DCD8238531FC41757F758C904C7BCABB97E9277BE1840F80394E753C173EDAC8594C87C0F49A850896D542B447C62005AED789746775403B4CB122C5A9758878E69804B358CD6685149B9601432B2B36BC9CA617A70F82625C5F843C642B00C5D95B689DE42A03234918ECE939E4F8FBC9B9221679CF4";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a186 .mem_init0 = "ADA025F2CE1ADF1DEAE8253A5AFB2C25D94623044DEA566C5B1E926AAABAEF3A2AB8BAEBA5B8FC79EF4026FC89884A9E4D61033E4D71F3E369A9E508B5363BACE6FC5C1E65297F1E136B1D73EBDCA423E59EA2B871B1E2591AFFFB1942CD86B1D514E1559A0517CDA395A8B017A8DFE701928E5962F2768F27155EC0DBE66D22514010EED211DA6C4201C0EF7B8F4C10BB21E30A97C448C50CB045D6B61B28A88F36F54582184A75C4D1707787C027C4B88A380F22A5F2B342AF11B03A68A7684A83133691F7A029D49FCE09C93C76C3F2A53C938DC249CB183FD4B3BEE2E0EEB601D47F29E24E087D233BBDF42F066DA905961ED1184F0A2304CD37AA2B4386";
// synopsys translate_on

// Location: M10K_X5_Y14_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a114 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 18;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = "24FE9610C2D391FBACAA48136AE381FDF696CC8866B6231AF9CAB4C86263330920763A13BC16A13FB949662206A06C4486FD9282164C9D197097ADC2D42B411C407EA6A383D3572838A22CA81269C8C471AFD32CD0DFF8505391AF4970DD78D29E40D892670DE325D89EB471633AED392002DC3AD0A8FE8B23C0E45B7DF03F8140F070E47A32C4426A48987A1E2937ECD5520A2C8D20482F1FE78301A09638A63CDC0476C4C4DADF5C4A846C385176203E32662726B961330713DB20EE67C1049E4D5760B335DD0811B6F29D08145F1F3A339FEC5A35BAAB8F4EB1091DA1014D3A59269973F77F3BC0284CBA2CA150E612FFFB2D25E6C848EEA2DFBFD15ACCE4";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = "E0B42C9F8C5FDE49395D821AFF431A2B21B789EAFF4FAD44C0249CC07CFF635BC6F2AF9B5E951737413189FF87D98D09B0C7BF1559D33446B90CFF10E50F356F3132D771915554C7CC25CF2BC6D99812F3FDC9A8C821AD22C1A534CEC0B537600597064F998A90DECA4B17ECC1FB198DC808ACC3014628EB6B687706A4249330582C36C6B7B34D9B7722F8C8FE8FD344E7DA8C4F343A32CCA561F7D37785CF481DAFCDA5E09B566CD88E68B9547C790BE69238A39FE370E61533CA885EDE87A5A76AB549269B8F40FA235136894C83E6359A9EC3098DE1B3A93DFDF2267359FA94A52CBF30934700E20D1E134A9E41842C43847752A502FBDFF68946F3E31A27";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = "892124D8BC77AEC5F1427AF40AE6C013FABFF7D629146AD5B1B6919AC809FA285AA5AB58D6E2E728277FF45C9770B5D54B7B0BE69D09BF1FC32AD459982588F679E213BB648CF9F2769CC2237D03972045E6092294921517B6685AF7D01B2246ECBD4FB12E1732E7C75962B2E1C954EA1F4CA4CE0439EA96363F161404113144E2A218CA261E0AD97195714B23958FF8EF01D3E0C7E7557051050F1D2C94310ED747C9528762FE18963C39488FEBF8177A074D4BB38A8E583CDBEEEFEB554366034425374978791F5D9AF6C4A30CAA8955A8E767A129AD59244DC4CA98424B58F3055CB5DF1F7B50F307676DD3423E433B5BAFD4E117010EF5EDBB94A864CCAA";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = "A07DA30700679A57C04481C252212D22EA80D7894DB836C412A822389F3F438516423190DFC401151FCECD772310621BAC446B1AA17A948F9BF070B76AB0C06BF7FB415B9DEFEB6140590323CED29541C798D565B655CA7958EE6B8659F1AF7B534C339DCEB0D3EC1F3BA0E23ADBF0A1006905796BA6E7F6F92D9172D6071E5E202458115E66BF54B6BBCDA3EC5CF1845723403B6065FDD660F19286D1C54CEEC08594E022F58B6957E53C1553518986ED7991C186CB42E83EAFFBDA79494AC1CD094A546C90B0B76A955216F7D6DB8B236285743F226A245B951677B5BF8459FDF25571FAB87760BAECE2182FE615E1F5A92C0C40E7168DF7BE7DB8F8028198";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a138 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a138 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a138 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a138 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a138 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_bit_number = 18;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a138 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a138 .mem_init3 = "63FDD35BC1F8610869E07A8C323241EBD6F4E6B75AA35757C3B5FE7FC98054DEA9F73495271F52D9134E18CF26CFC8932A6A4755A4A3FDE002E408D67D11721706F188F358FDAC68B56D62CF0879A2F8B800D3519F3FEA514401F2733F8D2A8C1E1EFD93A8D9B8C6115752027D1A7F77E00D68C0F0F5D9702EA7B907A8A0F1A40A3FDE18C913DE3E346ACED6FC5283798CF7140039CC62224CA6CAB65C44890382A66F0947255A42DECCE9DD96CD85F1FFD6DEB0F931C03725DB170FC35F89244F6F9B3D16E23BD4FEEE6332C490B2F713E8088E0C9B9F1C5A283D6CEAF52375D188CFE6457599C51613FFA1E42E25E7756AAAA8325211DB34578D8CA05E43EB";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a138 .mem_init2 = "0BE8D5C276A08D7962487225940F49E1DC3437C35848282ED5FB86A3F9F3FFD50C00013DA9C131A4AB178F308B19437EABBD25BC9357EB80B6680C343349BB28E7EDF1D671DC5F68695DC759EA036A7FDEAA32B923491AC486223449A0B39890EAEC7A4A51FE3AD0C9C2EFA153C56C5CB0039A34ABCD7677453B6076F0920E3F3E7D0692E5512A9FEBA9B43C15F5194506D2156CA3386FA8D301D517C83B312DDD9F1D0CEE0298A01EC9424DDE109D86DA853E159DA8254B5EC0E35CB2372A3350B0646A73DD5996C89D138A9E36ED1DF8F5370AC4E439E67EC781CC1BD527EADF17887FA94802EB34E83CD34106B9D1D8E47BADDADDDD390E0DE882131FDBA3";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a138 .mem_init1 = "68C1B307F813E4AD40DAB26DE9D6CE694E82E86EE10A1BA2214634E8E5001BC0621E67EFCFEC07E66B74ED285B72FFF964E10545F1C9175961C38A47CF4C6F9355CFF6758A0B8FCF9A885CC5F2643E072A56F5145276806C3D1CEA09C08078CB80BA2986AD543759907B5B08FBCBC393B039DD59834094088CD243D8136EE34FC81136685384B5A81AD3AE2FB2FB9AB96F2FD17FAB353A71A83BD1332BE80DBDA09DB525ECC43A0DAC35F2BE9B91F923AECA9E2E33ADFEFE4170D32B174B0E07E47C6DA2EA53DD1B8B4794A19D490C5DBCD0370B0A1525C660114C3A4977CD8B5E3A403B5B4D4A35595326E3A54C5419201B48E2D548D62006834565A1BC84AA";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a138 .mem_init0 = "29833F74667A767B32F6A2AC5180203E4A1369DEFE3176F0034BCBFC736333C8FC11B16DD4128076211D874EA2C5435C180EC924E4BA65081225D76F01BDAA4D46C855CF5A506D9B65988C7919D30BE4C0FB3CF36461ECCEE622573F9D86A37E9950FF10EDE37CA779AB81BC9F4062DC0DE96CAD0F155DF0C96E521A831C83B67A95A9722BAB674131B24EF48205F19FC5969B75C4D4983CA6650E3E995FEFC41E41DBADD63C824A8A1D54FA7C25773B3F5978A9054BA3DDFDEC88EA9E64E37981FD090D0CDAA1BBF364D55B966C065F4486A3B7519A113451942FAD7589224976F74BC6A93168CE84CB4172253590E2FF5B12EB4EA6CF4192CAAC52D16640DD";
// synopsys translate_on

// Location: LABCELL_X43_Y34_N0
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~98 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~98_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a186~portadataout  ) ) ) # ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a162~portadataout  ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a138~portadataout  ) ) ) # ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a114~portadataout  ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a162~portadataout ),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a186~portadataout ),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a138~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~98 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~98 .lut_mask = 64'h0F0F00FF55553333;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N36
cyclonev_lcell_comb \spriteController|tc1|RGB_o[18]~18 (
// Equation(s):
// \spriteController|tc1|RGB_o[18]~18_combout  = ( \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [18] & ( (\spriteController|tc1|visible_flag~4_combout  & \spriteController|tc1|visible_flag~7_combout ) ) )

	.dataa(!\spriteController|tc1|visible_flag~4_combout ),
	.datab(!\spriteController|tc1|visible_flag~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|RGB_o[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|RGB_o[18]~18 .extended_lut = "off";
defparam \spriteController|tc1|RGB_o[18]~18 .lut_mask = 64'h0000000011111111;
defparam \spriteController|tc1|RGB_o[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N51
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~99 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~99_combout  = ( \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a 
// [2] & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~98_combout  ) ) ) # ( !\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \spriteController|tc1|RGB_o[18]~18_combout  ) ) ) # ( \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & (((\spriteController|tc1|RGB_o[18]~18_combout )))) # 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ((!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout  & ((\spriteController|tc1|RGB_o[18]~18_combout ))) # 
// (\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout  & (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~98_combout )))) ) ) ) # ( 
// !\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & ( !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \spriteController|tc1|RGB_o[18]~18_combout  ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~98_combout ),
	.datab(!\spriteController|tc1|RGB_o[18]~18_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ),
	.datae(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~99 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~99 .lut_mask = 64'h3333333533335555;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N42
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~101 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~101_combout  = ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~99_combout  & ( 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  ) ) # ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~99_combout  & ( 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & ( (((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~97_combout  & \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout 
// )) # (\spriteController|scoreController|RGB_o[18]~93_combout )) # (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~100_combout ) ) ) ) # ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~99_combout  & ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & ( (((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~97_combout  & 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout )) # (\spriteController|scoreController|RGB_o[18]~93_combout )) # (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~100_combout ) ) ) ) # ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~99_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & ( 
// (((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~97_combout  & \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout )) # (\spriteController|scoreController|RGB_o[18]~93_combout )) # 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~100_combout ) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~97_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~100_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout ),
	.datad(!\spriteController|scoreController|RGB_o[18]~93_combout ),
	.datae(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~99_combout ),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~101 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~101 .lut_mask = 64'h37FF37FF37FFFFFF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[18]~101 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a91 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 19;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = "C90CAAC685DD0A8C4396F5AD9F8875C2E08891380C0C5685A8CB55F5DC72959625534C86F9B9DAA46006E900300482232B87A9E502C25BFDBE3052D3556754B2FF733AFEA8A01F82E35CFA0546997DF63F20CB21E551C108458AE59EFDB538E14E1C224CDE18592E914C4366AE58A048E792BE8F230A9DC456F8F353480A34FE348BA6B396CDE1735B273C2D4043644ABD041A7315E3120964C05CD47640AA3912E3FBF421145EA953D999062157EB75F67242DF6985832BA488AE3758BB23BDB734D27AE0F3CA807E4E6219672F241A91ED5CCAA6C61844E163036E6EDE115E8E38EF931D71F251DBC9D7A00DC6E33C8D2BD2562882F02F5DC926DE83AEA941";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = "306B55C73A49BCFBA2198521047485391A8715712E904128560EA186F0AD81A54F6ABE54EC7A45FC34EB3DDEBA0D4839C7E6100A9BAE7FECF20200FB53E19ED8B79AB259E6F7FB9FC1AEEB0879693B734F27C3F4492E0B06417E69AA7C6E18A1D700B653DF283D1136824E34A518BC68CB4560DBA2D2302C820288377F4435E7B8F3B5A5DB9ED4C859745D70E9CD04F1D5A09EA440DD12A1E8A7E8BC54384286F39AC40910D94AFE8064AE691FAF9F2AA42F5BC5BFE72F68029ABC90FE97B4730061B92CA6CD2EF9D714ADEABFCD70C48DDEFF469301847C1CE604450D6D1DE39D239D5C28CFE295BB045E8C1429A7CED233E6D6A12E4E3E833410955C0509F3";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = "CAB82A4BCCA7D699671BA58C230040529676A483299B05DDC37A17022CB05C36BAA7E6D1FE42F8BE777BF3AEF03AF4CC6794104C47A23DEBC403F2626548B04A34BF87C3748E99C39FE2AB67971B5CF5B055E7D63400D8F55E1B7D0C373C2BC53A3937C906DABAB5B94D97E5058F64CE3E1006D8AD3958ED7BFC6AAD9A9F10147666A2ABCE80E8A1D8A6F8D7A199E2B900ADEDE9C0D35922BED6799D2260EDC2278FD8CB65B977D441895BE8233F0D0F38B77100139EDBDAFB78B1B0AFF12959059C6DFC41CF58865F90C1D45023B96ECBA95213A3FDD8EE7085927C33E38FE8431355B791B8BD79B2F8F418F0CEB66A9522023E489A1E4229C1AC5FECADC069";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = "12C31324E6547871EDCB0D7C72B3986FBD77E2025F8C6EFE65150A0AA95C5C5950B47A13F8916147E07F5EDE69D4371EE6CC0B7603E147C19D9D8AB8000255CCA2BAE33F3E91DE110F9FDB8939A25B02866B4AAA0CC835B66794416B76AE5EA1284D7CC4DE9FBE1DACCDAFC4F21D8C9F7A77EDE5D8CEF7151C1616C0089E7B753056FA4455F2E17FB0CA47B6AED9B21431C23377C08D3B3E5E62C919FD7553D6407E178DC102B3E4C1749B62D79A7E7432ED7D6870981E4AA823DDEEC74A8EA9A272130420A73915EB2DD909505997563B7397D1749B8A9874834E7AE5099D24749DC4C71C966B8529DEB66A08EE176FDD624B6A9A1EB05BF7AC30489E30F9AE";
// synopsys translate_on

// Location: M10K_X69_Y3_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a67 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 19;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "7AD1DB06798AF5ABEA731293A4CF4F0CD1C79B879F2EA8FDAEA68542B8BAFDEC51D33A1BECB0B573C17CABF490D5106272167D76D59986B540B63438E51A269D242825111E6E5B27D448D6188FAC4FA7BBF371E26DBE0B806372B416712C38FA5083ECF7E71DCDDD361EDC28E03F15254B21BDDEAD155CE5B3D00E82206E83337EBD5999DDCD6AB19114D31DD1E0820807C99F69C4FFDA5A877A46B18FA1EDD2563CA6C3468D793534D328BBD02E1C9280F5AA12B76247A89B68105819CB3CC942FEA1CB7F7D28A4F1D0C21CC9FC49325073E67DC45EF4D8F624A07727C50C0BC374E9434B4FF27786F791AAF50F87D67FA3C2A79F434138E59B25B4B596640E";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "C8C24055737AA8BD00483489C96AF7A07763EAA10A40A4712037922331E0CAF56F2B1BE53D46CBB6AAADAD56FABF9038C1C9EBE974B9B56163DED63E513BB8C24C403FDCF1C17354939DB46A4FDB94DDBFFB602461D015702175975D26CB981FF3CF7938D6747A9156C1E4A6B4F1EE7D8299EEF85C72B50393BF9C7C209BB20647ED53F7D019987A5FBC40337DA42B32E82F546866C95D6CA54F2CB82BBE0915824AD58FA7FBEEEA84FB4E2B2479D9E80BF8C66DB81598635F547014516FBCE577CA84D0D2C04A2BF8FF2AA40C2E5E431FBAACF3570F72F75950A4869C07410F65CD92483E6EBBF69BACB6D6D0C1E9BCA310CCB47E37E0B548AD39F36B3FF320";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "385768EC620CC1F10077884283D3DE724004CDECB0744841C712CA91EFD7F3592020C44C13B7054C4B5E3290F2C7F01AEFDACF5B410216D3432B101397BA2B08963977BEFA20A2CA01AAFA6E00599DAE12EE332D242EA941FA3CE54E583A2DFD4D39FC0EC5785249750884058C83F0BE9BABC1EB4CE4B1C8487AC5CF5F3C80F322B0DFC295D6C3C1EFF30EB1C0393EC407CDF677436CAAE1AB79BE1B1BDB83527078E0621802B7F4B0E8697E8F505EA16F8364714786397C53A5C80E9D89D1E00B93ECA47DE5ABF029C1FF72EF20CD182F91140AC20DCBC08A2CC1C29684527D38943B13329DAF1E74BCFDC914F17586F0D1016C1E7AD690766DDBC086E474A3";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "FFE4041B2988258E6179212B2DD7EBC70B9B3A11A60BFE01875081A0EDCECD675EBE4B5969E164A6E9D95F311983F955041CAE09ABC71E010DE64B715A98326FB34F18B3FB95559EA6B92C42CD9F924439D580FB220D849A676A7DE00F2E707390EA3E4B09A2E6C7731235FD8F1DBF9CCBC5BE45D86CDE09BC3F49BCCEE9ECF8218947B4B0E09B5DCF748E877FBAE510362712736FBA2155FF8308939AC9BEA6EBC81328FEBD989F62622317F6832E4B2B8C59A8646ED42CAD935539303F8B38D1E9856FFDAE4EA45C27BDC7A3CB7C730BCC16829A2D08B8FE69F180DDC683D1C80147240012C002510C1540F34C6D7EA1C5800552DC2BE285C534729E0BABD9";
// synopsys translate_on

// Location: M10K_X49_Y43_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\vga|sync|v_signal|Equal0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a19 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "74431324CA9348CB2AD714DA0108A1B37298A2AAE8E2F96D6708FD39700CFE6049489D6B342A725E142AAA549733B1C5A18662B362A986C358D1B336C9BAF85460A6A2B1ACF9636514550AA6DAD24194D866D72E1829F9B0439D03EBD3BF984DEC31C43216A9229D147072AA4437473EF9C0D14B0FF08B6C0F46AA4D95E767186F36EC9B44954D62A50E19097BDF32C56A271D3CDBD71D20EA4D0E1210039379D6518B30AF2F1C80308D12E45452A099AF8C5A7C9307D85AD6DB0A9E1020524B278AFD0EEA96D6F31F37177007230A7EA1A3E9FB774F10B0FEB6E773FB291DD9FC8F3C3DDE00112916C5B9F35740452B9178A3735B5732B8D03400FF28757578";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "8851ACEF3AAC90006CA53B440C6B8E55BF7C63BEA318DC8761DD55AADFC4B2EB5B9124CA8BB97D2677C385E9CF6C217167CF257E1405862B4FD1579BD0F8AE80405ABE4ACBA104D7EDF71AA82DD5833E29DE692CD9EDC7C82BBA719E9A766E49882AA467720D46D71EA7BA1A4B6301FFB86BD66CE8E2636E22A1A4ADFCF83521D4070AA5E1FFDB05FCE80E2E02C1800EA15E4A26E2EE63BAFE0D0CE4E1A2A60162ED0B3E4A0C5FA337978086ECB5845EC3DDC07CE82569DACAD6D629CFF7789F4325EC68BE3D693CB7CFC00C4044F84AC1ACA7728F1E28E92DDA27F23EA4047B296466C8EDAA1AD3C769320CC96A8A0F0DAEC6DC672005FBD585E017F470D1F8";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "243309F5278AB95F3FEE7F17453C51748EE6CED5E68FAD0E687EF3867E831C8924071CD88A595ABBDF65810452E575A07B9C56225433122769274F1498AFD70060097B0A658163A9AE13A5ECA7C78272D169F3BE1C0D89D813032F78D7337F4034293A3FE266167E117271C8B7834A1787B4249C05BE82642C67820DB721AB8FBBC002116A6766203FD9F2B64FA3B721204D6D5C89FC801F76E80A0D7DF2D62293E1870BE844FA4894A57C097D8184D819771B56EBD1F6EBE8FCF1461486FE105DF1AF02EC47E7C2AA95C066FFB6E9FDABBA989448F3FFABBE73BD767868A158DF7D951BD856CF90C3D2119153516A7A51FDB3AB78FE362240BD3EC0138F69D4";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "753CFDFE3FE3BB2EF795AFEA108D1185D799C882A9E3772C0D25978A9D37F5C854544A6F73B67F9BEC4829646A87D9377D8107CAACC8689BFF2268FB6EFD8BB526DED0CE24A912A8879A6A67008860934BE614380C763D59791023E850FF7D9A3B23BEE65EFBB5122410D7F40F1DB6A9030C9759B002B02A175EC694776930E02D0E58734818AA1B93ED64220592196ED2B0DB06DDC5AA16F48AF1C57B8DCD5133A6747EA4F98771EBEF6799E736BBE269D1E36BEA7706B92C67FEF99DF80A25511CEA278CA42906D648101F16F92D01CD417D928E5DDE9A000834AE89C5466CF4D4F065D5EFAE60D6D7203B9C5C9532491A3D5E3460EB2B481008821C109A5D";
// synopsys translate_on

// Location: M10K_X41_Y61_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 19;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "50570B90E105EF5479F0C8160D7EA87B57EEDBDACE6D433DE2063510097B92F3E0973540875FEA35F75503579143638AD8686E6DEA56AC0C84C6FB8749651A953614E20DC6475C6758BC6D96C72FB806B44F7444E0EEDFBF5EA909351F3945A251F43CD99E56FCCAB9F79064F051A47685BF8B4AB8B3D4216B3F03CD96A74146C75A9F4CB5270606251BDFFB16B1F5EB039C76A06D6DBEBBE2C7288C65A95FC02A953D5DECD627D3EFF3C965DBED5578851D64FD660A2AB6F4FDA8D346F0B4893321A78E62857073E7701B91D93C7F0EDA7FF7E2CCFEDFE33D89B7DD9275FCF4A279394CC47B52D28F0598B39090811D6B6DF6A1A09C3E2A31F7265B260CA371";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "79D38CE64E5037F20230E131DF666864FCEB42448C529C3344285B0DBE302DCD683C5392068AACABC044730997D51CCBA0378F652435FF784BF2546B54CC43C2BECA628791563DCC985A34C612E32B69881FD69AD7F94646A74B5EDC6C9CDC5C395EF11754B7E63AEC198763206B0BFE4A0AFCAC2B9E62633C1C0D241E857C784DAE18778BC187D6D54AE3AE82F59A97D0F29AF907DB2FCCB41D092E3413B2316409C71BC4695B9EE3B22812AD26C7B09180971071B93DFFE9E1F0E986093F5448EA5C831CA81D0842B0B5FB28B294C8B72A655CD97F0B092A4CF93A99D2390B34E19C46C4E626CF57F519477934A4900C7A0CFA7C6DC1DFFC2EBFAF10E90980";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "9C99F55A0617F23F8E2D0EC2A8A27BC8F95D3E87BAF6FE449EE7A095757A1FC14418B3D3C390A0C5C6827191286560FDB3DB38EF2A61F866AA4012637D9C3260B226CBAC923216997E9EB2C10789D686B7A71869FBFEB8E5AFE42662C9912487E0ACE200DF92F73003C48AF979EECEA4B600C1C02755CE3D3C6B2C2F8C5D44DA00EA2A667961DDF78DECB72E5E0FB43A41269F844D93FC4A425272995F5B29A9768EC4BC9DE83FD7861AFF949D5365E32CCF84DE924DF036BCEBC01F4A3B9581DED7896D71A1C49D28D30D8FF05C2CE49A11AB12C972C9308B00D3F5ED01235C528CB17DA6D25CFE4F5D6345F0C5B7DE0F96BB098E10E709256690F61802EF75";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "F92C31FFC6D08E242A4CDCBD7B107936CC6B85E49BA33C60E17D49EFEDD0CB81F7FD0431F3A04F629E92B4CECCB65993BDA6916E9EB4E2D29F4BC6AF0F587441BD39A433DA28586CD43F0F5AEECF124664F18EEAF54FE8BA81EA4D259CD88462C634638A8D39D6BA7D8BD461AB53EA763B57DB4D9987794FFBD9AA9E007FB6ABE91EAAF5FB430945CD2BF3DE10BA19A79FD998CC183E19576C5D5EA963411468E026913A0DCC648CCD8EED44DD6820B979D7CFCEC43F3179700A9E03E2AB7832883045DB7392E00C34B29D7D9ECC87BC3C68AF8F72AEDD7A5BEEF6152CEDFC7B3C15299457B6A4AD8AA3E1ECB72D0E799B3E287A6FE449FD0568756DBFEF0FCB";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N9
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~102 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~102_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a67~portadataout ))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a91~portadataout )) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a19~portadataout ) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a67~portadataout ))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a91~portadataout )) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a19~portadataout ) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~102 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~102 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N42
cyclonev_lcell_comb \spriteController|tc1|RGB_o[19]~19 (
// Equation(s):
// \spriteController|tc1|RGB_o[19]~19_combout  = (\spriteController|tc1|visible_flag~4_combout  & (\spriteController|tc1|visible_flag~7_combout  & \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(!\spriteController|tc1|visible_flag~4_combout ),
	.datab(!\spriteController|tc1|visible_flag~7_combout ),
	.datac(gnd),
	.datad(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|RGB_o[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|RGB_o[19]~19 .extended_lut = "off";
defparam \spriteController|tc1|RGB_o[19]~19 .lut_mask = 64'h0011001100110011;
defparam \spriteController|tc1|RGB_o[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y55_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a115 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 19;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = "91D8496CC2EA46F43FE37A8BD0ECDF5413B312E13AE7B18D0DF0A89EDFC32E5E3D8AA2475C32E4EDA492D55DF6959B41196D8D35DD991FBE83A55BC1A9674C7742D32661C29AD18BDBA24B0CE43266DDB5B88A5DC6059EC0B961325E328D7F7908C1AE7D6B99EC166331883961BFF74F35B438F659945637AA996C2F7B809D7D7565274648C79A6A0757139A5B6DE5C6048E400C6B88A313DB8E13BABE088B74DB7E03C504F1FE86546690E76331760AE0DD25AAE1F0ADA43C6B089ABDB0532B7650F9A8051AB57CABB620E7E83323C78CA861D334C6C2903AD41A132450D51EB81FA9D17A022DC50008EFE734072EAE2E5006140365AB8F1EA06B0F06ADA973";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = "6960E0BABC9CAF68F88F26248FC01853DC4C8F71894F0E0363E5CCB818E48602349A1E963EA247E723E93C19072F687D24F05976EA96C8B29F13A29DF6C42FC72FACA02820C33881FB0422B03503293F6370AD6B7242F2F214E468100DA69ED20E03A9021C2FAA3EF6EB6FE3807F60E1CC188621B1983D6FA064665627F5AFD11146A8A25EDA04824403AEA6FEF44964FF02F8CA929E06C1EA75660DDECF79FAD929575E0D74E83664C56AA76ACFEFD0CEC3A46EDACF8172F7CEA63CA6FAAD8B9BB5592D0165843B0343CAFB90A62E752A88C5DA319CBCAF0910AA0B5FFAFDE2D3B62E656594002F2A8D9601F2F26E40FBBF76DA0F59CE09960CBDDD8CB59079";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = "66722E4BF04BE6166F8E106E6D6DAA13232EB8D747E0EA0ADE8C1063B7EF305B693AF8BA7CA36DD89F709B44425D2E731C5A4A13962986DCB9B69DE4B2840C74B09E842FDD897ECEF131C1F1BFC706FC72AEF84389D77C21C4B39CF306A3ED2595E1FE9C68F6CA1AF4D842B3723122F6A9A86187C1773EAE8DE55FF0C79391E5803843DC132556C07F56C319D135362FBE88D0E0A210938FCC5E84CDD23267CDC1EFDA66CADD2A785BEA931D47AC2BD6946761E329437C3FEC720DF0C65B6C597C6623B075BBCF6AE9E60A694E70D874496C8D56BE0BE4ADA3FA58E3DEDA4D771CED0C16FB1192B206ED4FCEBB27821B5CB4A28C033B89F307E0062B8E641689";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = "1FC4AD8D88290455A4CE01CA0B48437EB680B7E00D1B96B744F85476660FF788FD158367A700371718769F1F1F006B770F81BC595554FFEFBA24641B7F08A116095252B4B512E04B8A1CAE3650B36B4E60451C33A5B1FBFDCE3D0AB3D11E509C650EB8AD0BDB1921AB90751425A8B4375D39174B4FE7BB37BDD97E31C7B03958953ED1520E832B8F072578F61C41383BF63F3772F5BA7C12A4CC15C3776EEFA4541F07C36DC0070BFBFEAB117AEE80089A018AC33FF7F06F80D47AE784DD423F60AC1F899B7FFA51E5C6597ECE07B3B4F3A98BA3CCA5F82D92BBBB690D7DCD8307424CCB66327BEE4C23E69EA05EAB39EDF565C69477BD9E0C4F0A10FE5B451A";
// synopsys translate_on

// Location: M10K_X49_Y57_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a139 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a139 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a139 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a139 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a139 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_bit_number = 19;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a139 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a139 .mem_init3 = "251221AFA48118A009431F6218947F510097476B012BC13E7342439DF760CE243F0F149DBAA1951CA505E666B031A04D9FE2FC935D027770FF40148D50C20B5610B7264FA350593C036B0C7D3CD8E134F89731F94A878486F1949653989DF00DB13238C54D9F58E5E36DFF122BE4ACA9C7682214CA972695FB0796B7FF7FDE0B1D33500B7C57A0C4A64FF317749BA2C2CB94885F730D3F742218562E39474AD2D5292AAD110B42B1856E72E77CD71E724A0E54A9147B58AF8D378450A71B55A4C13B7480CCBDF06637F235FC670D55EF58FA8F0299DB372A46925C598929C0979B0CBE5FE83E1A30BE282DE3F6A615EC28E7882396617BCEDB1AD9B2A8B7F244";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a139 .mem_init2 = "7F71B5A6DE46F6E6EB1C630675142C4D4EEC709E74B87693391DF5863AB8C4857998D16B6B39ABA028E137D1E600222DA9121DC256E13B7570438F7B12CFF8D1C73412C05DDABD6E7F77CC302A635272FD21206621F7DF5A0AD4B966B389AE24FE88B36F66B86FB23ECE93834322EE284355DF9514B163A56B3551992110A1DCC242B330D71E7634FEAEE28E9DA237250ACB3367D3416BA2DEB9C7543B01F3BEEDC7B93F00BD8D1FC186CA4E7C41BD10AF333A996EBF1FFF15DC0E08908F0BDA7A259DFAA5F07D54E64180228C3B097846250C5A6910BAEECF220DDD6E1BB02E7BA9461DBE1067613CCC650D2D225FC9E7F1925DADBCC1875390609F5A593009";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a139 .mem_init1 = "A8F36E791D820B97F3D745DB48036C0B60202036797536B4A9AFC3B720D268F9A8ED432A802E096D7F7EC02BAD3B8B879260605A532F236DC332755A257BA672973EEC24BBC8B10AB6E04DA3026C56477FF9CAEA641BC92444C829DCCA08751F5681219FB06BEBD92708AFF079075DBD9741855264D734DA2F27998FE6C92756CABD6DCDEE37D2C0BD0BE8277202DACB6ADC5A269F2C40F7CC5FD167A12747836596C8B08996CCBF7F4D7138B2C88B6C6BBF738E6108D4BE7C401558BC00498A985550E0DD8ECE53AFA56D6890FC0AEECCA2E82599F53FC67CE5DE6AC00F0102C3C494BB8F7C29622ABB7C89822AC9190440C70DEE0637809C1DEAB89606E460";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a139 .mem_init0 = "2B31CC07DACF9520D63C368416FEAC418BDA449381A4B060B4D3C294BBFBD035790B4F469D6EC94D08D3CF16527B0B4F5FAD478F233A2FB03AA9889AB75AF285057B53FF14C070654FD2E3D3999F4051A041FD74207AA9587719C1EAFBAB4F6EE3F854DF0DEB32D74030F79937FA017EBB35A85451236238B3FAEA1E9646F40A9DDB9F4BEF9B19E4B7D6C17EB5CE47D0B12E79925D51A2125F10E0505AFDD57FA094C22C3D9A228B9BBEEE8F28E0F4D6D7E955A2A5309CCCC1986E98A7558F5FF65F2FEBD736EC176F02735449A55BB99B88FF5F96AE38DE24FAA38C008C4AE542CBDA064D94ABD4E2AB611C872EF4BDB198EE14B097177621243BC8F786F80A";
// synopsys translate_on

// Location: M10K_X5_Y34_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a187 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a187 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a187 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a187 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a187 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_bit_number = 19;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a187 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a187 .mem_init3 = "48CA22F3B1CE8A76F70B4C2DBB77459A61499E2F5C9C93F2F07EDB2EF1694FB3746F97F70C6F16CA198DDC06CB020798B91063366BADFAA92B3B4BD494604DF133335699096D24A0EC0A8D5AC1C61FC16E31E280C4F2DFC97FAFA3FD3111C91F413121ED4E7CCD80519362BD82DE29174615AC187AE432F2C14A09C285951CC1231F07B0B480971B0FF8057D41E50328072B9206A1E843A6FEFF50506CD1F3A080533ADC9B57EB3C235C14A3C08D8E1CA8028B853C26DBFDBCB1182E7A5C6354E7584246F4CD4F57704C63D53D1C53CFEFAC28B125E6DCBCA7F59626EA397A677329B90BAE1A99782416B102D2B83E24268BEFD1FF51B67BDF88F837346CCE85";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a187 .mem_init2 = "A80BB17C3049942DA2F462AA216528A063D18DB05E8759AF5F5735C8F4705EA070334F3EC26BA65437403F33A18F8C86B0DDEDD86C645037EB4A19A9619B5E747E8E19A5C7A96E7E29BF4A661371D52FF2296A9EC8F07CC44651F0A610CE5F715E22B886836CE94FF10405E1CA7A5AE3C1663E73E1631149B9D5EA1D3B1DFDB5467D9846B1EFABDD93FB9AEF1298AA89551934C42736F8FDE0A96A3AAFB348D3C2F6649A8A2227EA71C002C7E44A20002FDE599CC84D2CD8590513E42C9BCB55787385347125FB145F49BC13902687C35C7DA95442039AC1624184C9C0843D6A7CE13EE953640670587D45334F84D22BDED77CD197E0844EA5B1FEFBE334CCBB";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a187 .mem_init1 = "B28CDE0FC674E615A400D2F0E54620C17A0FED9DFF660E937E9F76ADD75750BC664685FAB61A7C936A932ACAD710D648F9962E504DF0D8FEAAC71ECE1B34FF1609FCBA154F227F999CC78A5EFF82D2CD826A0866D35A0DE8B7716AAE255748396DC74D28F5E0502353C142598C88F440E85C0615D65888B35772817F3AFBF10E7F40F6644396E1820E4B5E8E18B8292F0E7EC1712DBE6A3CB22D2C56ADD76D9FB0C527F4D0A82C3B24F9F094E3D445FA9E08A571C76C89785B29845CD016EDC732B81692C0971BF16E4C5460BAEA3F14030318FFECB05B87076B334A5D6929731FE94539A6EC910D4B3B141064F01149EADA38A4C16B0EAE6BF79849C0787EC2";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a187 .mem_init0 = "016B90EAB15C392D64E7722D48F936ABB408E921C089A119EF35E181BAB1EE160D1D0C30E392462C584FD5502CD5B4BEF6DD4935935134C76F917BFBAF5560CD29556157B8AE41B687E12A19F2B8CE7A8556078F67187159E4B2A2D2190EE25101FB72D335A780C41B5AC2A486A04C47B6CF642DF842E0DBECDABF56BA81AFB6B90D86454684D7AFA0732463E375045234DEEE3403A463563D41B7D64958AB6A2821FB4E28FB1CA40C8604DE1CE4EE6B1BD2F281C560B7362466C5C4A45F050109EB8B4E6B07970F8984B420C9F65E57C13761A6BC627659F21400744B373850A603B0E26BFFBAD08FED99B88A8D086813D33561D0F38C12754CFEA6CB7BA940";
// synopsys translate_on

// Location: M10K_X49_Y47_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 19;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163 .mem_init3 = "D2D1FAAE10E40A4F43E2CF5FC6D01F6538E36C9DCC870E16D9936C4464B363914DB3C602A2F2DEAF9855B87286895C639E01B991201856FB528C5A472F410FD9DDD7157333D16B8D901083126F20F7CDD77A41DD3ACE824CC9B3D9F54553EF1AF1D80A470045B98516B36C326623064107CD0F9EA1290031BA6EB6A4791ECDE7C30B997CFE749CEA4E69BF33458A9575D4915CAEB93AB8CB4738E47317BFB0DB2233B8AAC466E7B3E8FBABA3C5E941356291B8B40CF3738BBB2512700078BF5B473C3A657094B2022D7077DD191476F3C4D096725F12D1584259E510F0D97A433AF260EDDB1FA0BA3EA8C40AA120E8168AB1DACFF6AB482076B484DEB53DD891";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163 .mem_init2 = "6ED6EAA9FF6CECE4F24D464C7374D03A6DE730F127CE61A29F63DFF85D0470E13C7D9FD2B41889368CB5336361E83D4F15B741F5DB945B97F3A3598F2DDCE3E1C8728B788198A7D41D8B1037F21BBDE2713945A03E7364EBAD62E38001E2DC816A02F0A00F56D41680AB641CEB0B878969D28E6B763BC1D11EE5C66BF0AEF9C2EF65324FE1563FF41534BB6789BFA0D5E29285D0257D6B99275234AA192F79427BD3B7BC5AC0C94406A5A110A95D8621B42FCB577D98F988E290C680656DE9243B4A9029D7A58D11539C514DE9FFBFF822AF230B0B28F8F94822BAE88D163F449A2F008EAB010D7C3311025FC1EF58DBD57B337626B10FD8C71BE00235DDE0B1";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163 .mem_init1 = "07825DDA3A258261497D136E308D02BA0CBBAF8E51BECE145339726B2EBFB7A1A5EADD5D3E9CAE452347EFA36649FDEED80793E3A512036D18DB894639B37E04AFA03B3F86EAB9C2113C6685D1CA2ED95650F873DEA18D44A325D87E6044FF1F8CB3270250D9FD26C0D79AA5D7FA21545D12AC7D61F4EBFA74A85E018EAF84F70C4502D3B65759E6754C7926581BF0343AA99DFF9BD50508866C5F709A831EFCB92D6D8B9012DACBFD90AC85EB97D08D140FB273CA8F0A89E206231074A09D53B197A7F45B4C613F51898DFA129E12D7F51DBA62BC0FF8EAA7873B53D9CB1017926B368ADE06896FD2C832F874A9D0AC679760BCFB5BB338D7885965798764E5";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163 .mem_init0 = "2F747B542BC0C0200A3D66F5F81D9E9CDA56F33AB60230D8ECCB9EC3AED117EFD584CAE7DF1DCA3B86E1F08CA66B9594FFC6665D1DFEC6D2945F10F7A9E7A8FCA6CF94FFEB879C5716A6AF907E4952EDAE583AA7268DF3F19901EB0AA1918FADD943CC29BC76CA7F6D192B9CF8068FAFB9047A7909474E3B05AB9191674B9ACE89294915B5BEF1CDBA8FBAB5FE05D9EAC685BF7084B4A43A439C806F1396031DE41406758244C125199E27D84516464BB8BD6D3A8E046B2398719BE785F00BD76A9246F0AD67DA843A3C7A4DD52BD82C3A4E033EF1015458C35EED16E24052CEE715EE49E978EC6AB507A5D40EF0EA7A1761D88BF2A31920B58D7D26E5DA1F0C";
// synopsys translate_on

// Location: LABCELL_X46_Y34_N0
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~103 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~103_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a187~portadataout ) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a115~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a139~portadataout ))) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163~portadataout  & ( (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a187~portadataout ) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a115~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a139~portadataout ))) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a139~portadataout ),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a187~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a163~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~103 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~103 .lut_mask = 64'h474700334747CCFF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N18
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~104 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~104_combout  = ( \spriteController|tc1|RGB_o[19]~19_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~103_combout  ) ) # ( 
// !\spriteController|tc1|RGB_o[19]~19_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~103_combout  & ( (\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & 
// (((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a 
// [2]))) ) ) ) # ( \spriteController|tc1|RGB_o[19]~19_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~103_combout  & ( (!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ) # 
// ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ) # 
// (!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout )))) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ),
	.datae(!\spriteController|tc1|RGB_o[19]~19_combout ),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~104 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~104 .lut_mask = 64'h0000FCEC0313FFFF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N18
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[19]~94 (
// Equation(s):
// \spriteController|scoreController|RGB_o[19]~94_combout  = ( \spriteController|scoreController|RGB_o[19]~52_combout  & ( (!\spriteController|scoreController|RGB_o[10]~1_combout  & (\spriteController|scoreController|RGB_o[10]~0_combout )) # 
// (\spriteController|scoreController|RGB_o[10]~1_combout  & ((!\spriteController|scoreController|RGB_o[10]~0_combout  & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67~portadataout ))) # 
// (\spriteController|scoreController|RGB_o[10]~0_combout  & (\spriteController|scoreController|RGB_o[19]~51_combout )))) ) ) # ( !\spriteController|scoreController|RGB_o[19]~52_combout  & ( (\spriteController|scoreController|RGB_o[10]~1_combout  & 
// ((!\spriteController|scoreController|RGB_o[10]~0_combout  & ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67~portadataout ))) # (\spriteController|scoreController|RGB_o[10]~0_combout  & 
// (\spriteController|scoreController|RGB_o[19]~51_combout )))) ) )

	.dataa(!\spriteController|scoreController|RGB_o[10]~1_combout ),
	.datab(!\spriteController|scoreController|RGB_o[10]~0_combout ),
	.datac(!\spriteController|scoreController|RGB_o[19]~51_combout ),
	.datad(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datae(gnd),
	.dataf(!\spriteController|scoreController|RGB_o[19]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[19]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[19]~94 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[19]~94 .lut_mask = 64'h0145014523672367;
defparam \spriteController|scoreController|RGB_o[19]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N36
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~105 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~105_combout  = ( \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [19] & ( (!\spriteController|scoreController|RGB_o[19]~94_combout  & 
// ((!\spriteController|tc2|visible_flag~2_combout ) # ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ) # (!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout )))) ) ) # ( 
// !\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [19] & ( !\spriteController|scoreController|RGB_o[19]~94_combout  ) )

	.dataa(!\spriteController|tc2|visible_flag~2_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ),
	.datac(!\spriteController|scoreController|RGB_o[19]~94_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ),
	.datae(gnd),
	.dataf(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~105 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~105 .lut_mask = 64'hF0F0F0F0F0E0F0E0;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N9
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~106 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~106_combout  = ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~105_combout  & ( 
// (!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout  & (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & 
// ((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~104_combout )))) # (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout  & 
// (((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~104_combout )) # 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~102_combout ))) ) ) # ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~105_combout  )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~102_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~104_combout ),
	.datae(gnd),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~105_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~106 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~106 .lut_mask = 64'hFFFFFFFF05370537;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[19]~106 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 20;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "05CF7280D0276432553FAD4C1636018377E36CFFCF6B7A9CCDFBF1DA61B4C253D83EAF46A6F024DFDD1A131D6F07ED800ABCF772592F9BF77EC3D94D87CCE2F7EA56AC83CE1E349283A93B5BE4114D9803610FFD6AB76FBAA89B7AF3CCC9063DE24401AC74DA2E98768106D27F1CA08133CAF63763FA21157B6B728DEB95D84C99C60645B20A80A2B6EC4AAB83759C6AAC18E811DFDA3D797292DF9C22C6F8EA95DE611466CAA6AACC0CDD8C8FFDCF53FD3ADFFFCEEA18D79EB9CCC0E3A6AFCF837F485550AAB38D4C0FB72346A947C1B3FE99E2FE2CC9BB2FEAE4C465AE89CDF7FBE9AA3144848789BA23737E0382CD1076236FEC8689A7F718FB8F846B9DAF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "677579D83C8A860A6FB3CC9E149F9B0D88CE9B66D52BB98EDC4FBA93AC17ACF891CA29C83089640C461AD85BF45197D596F19B0E0EAAA08E9C020DB6FFDFF75DD07FDE03063757A03C61020AB8387D10E66E5B5FBEDB5E82074BF833BE79AEA02C003EFB282DD929A008353EF01018930DF51B37F26744510A00390ADC6E4F014022CEC2282EC6A0736336EB596984EAEEEC0F0A41F4809DFCFF2DEADCFC7E717DB80A702B04FE253B034C0472D22418045539A28D0FC7BC79AB3E1F92C5CE0B283A3DE00CFF30783F047BC2C05465FC8E9533992804BF389FABFEFF5FB46EE3AA37DCB7C08785ACC065FA9FC49446DEC7CA3148F3DAAE8E7B5A0307F78D03D3";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "CBE950529C1AFB84B70889B0109F0390BC267B13860FB218F9CEF20EB0B1F9FFD3BEDFF34DF0E611B82390AFC5152004DF72704A12CDC6689C46E18038FBE1FD69D6A87100476C4A321F1C157C2C01B1F875CC5AD7A7067B1AB0B3B29FC3F2B2FFBE63DB8A72DD254603F2D3F2830E646C440C84ABB2E029B5CD0B30F2307FBF5ECF602DDAADF6DDBC0B71AFFF5E802E7806BD10BF6AB1B215AFE5E0C4F9FEEF83BF1FF7125E6D1B7B069739611421CE006D3640A02706A5D95E12F1C0F13E7F73CF904BB217B0AB8028068191E742A7B0586B20258D8673DECFAEFCB9F8BDE38D12C0F4C8665B11F2A0661ADF1C207C8E1F2437FD93794F23F870F9B11D8D8F";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "0118A4EED461C241B20186B01304300CF5E4C6CE4D3E607EB4E5014BF6B1B900A06BA8AE9B08989AC9DB20EA3750008ECDD782C25E36A07EF751F39F1547BA94FF1CF68E17EF7D9D30865BC20F5C640FCFCA0FC0DFFAF8DC349AFE1E21CBFC1B4E8B29F5F35E01CA09DD80929D34D13320DDC0B02BA325E9807BB28E71D05346CFE721F14E1904A432E41A92D40CE06396F7E100B58506F278F5CA7CD13B53D1B774C859054307DC13B54CE37B116784BD57DCDF9FE7FDDA107C20748366D1D8BFAFC5FFF534CC0212AE2C0FBCF672E21CB7F8021BD1B33ABC3ED5624AC9DF878C7787A5F9B6E3FED7246E3B5CF1D8FB214F388D4D1CCEE766AAC360D48075A0";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 20;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "913F8CF9F64EEEC77EAACDDB63F43803B6BF279A373ADE6F79C16954B69A617B8F59F6010090190008AC063CAC8B1D7E5B6B39948593724654A5F5A3C912A66281AEE13238989662B2E791036C103FCA4BF03E6BE71724011506A0BD07D6245CCCEB77F261581B20261881636B09026B66690C5059C6BAFF92007B167828D99B79F8757278B01A5012E3042616CA9A6C7C4905CE288B980402381A97F926E139D559E8E25850E160169121F114158EEB51D98F9A783FB0DB4582AAAC37037F9F4E82593200214529C612CA00368283716BF809BE628BA01C42525360E8F88E2E5F83C7B332598629641E00401F0DFCC3DCF200926EBB8813FA48DD66D3FCCEFC";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "D5777A08642ADF3EAE8C2EC2609B87B45FDBB4F322B46BCCAAC561FE1B4FBADF875629210087FD741F4E257668A28CD4FA5A7E6C9A2900C7A284089C0839B0375D94DFC21E6750955B09DB97A50CE61D5611ADF40042085CCC00E62C73928FFFA8121F27CA0E4B3D59C06CF6ED948A21BDE4084B9029DF925143FE1FF5FC0D06DEF9F7541838491950E33378710EE3252B15C44EBC24145E46C3F2EB97E5013FC74619BC25A60653DC3D95CCFA472BD3FA640B602052FAD2F49E0BCA52FEFFD325C59112309740BE242B1904627CC52748C4FC3162ADDCE690D00BEE1FB871F9F9BE50B06EDEDFC34962E1E00335290AF9D6F32836103E40456C7AD0FC2EE01F";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "7B5704768908D944B9F2FFFD7BBE844738B0F0C1650301FB671BE7EA8E936C34B48E5A07106760F0F8B80EF095FA28994805808AE516079911B3EC1F06F3078A0CFF178349C9D97C81384B223C764C710C19E0CACC104718087A438FB67F8FE87FD30772406105E8FC9B04D29300234A805915F909003089C68B6AD0B0F157956D7CF7C890BE27A6F2204C4D80F109E03C4112B5468745387E8C8EE392C57BE6DA49FDC372B9C0C94C8786407A64230E0101F84B7DB8059907067E6BEECCEADFEC9775538FF83AFA954B1BDC0B20E2881409F57FE78416CF7B3F670A7AF74D73AF5F7C8109A98210B556716C10466584B009340EE0FE30E6F95F6A0B7FF7C2BB";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "4D5FCA2FAFA846C692B0B124958A4E179C60C8F1913499071522008176628EBB00363F36495891C4EDDF6A753BD3B07E204C45B5814A1E177898A854F02B97A7D6FE3E7640D417C42FE570F903327FF27ACC54D5D13904507A37AB5E73AFFF9F6BF468F5525169DB22749AB85CFC5780E462063E247C26E91E5E35E1FFA09FCC16FAD28841BE18E83AA5FA12611585DD99252140F6C55D2075E234FE9CDA8BBC9FF5A3C183225903BA8D187C6347DDCC0BD349784AC10CB6E6DD3E781D7AABA78A0958A4224098A281CB362D93C3C2448CF4792330C55C11ABF43CFB4F9F7C66CDC0BAEBE73D5FD2E8CAB16DE1876DCC3A75D578316B79BE6E80716AF20C9000";
// synopsys translate_on

// Location: M10K_X76_Y14_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 20;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = "700A899BF78089590E47A90AE3AAE3F00C9C2BC1120B8265479E4C0943A4D7353A4307F986C264533CFF8CFDEB0B63F7451EF882A23BDF22000C8B7C64DC859FF0563E0167DBC10D0DB1025EB950B80E716B77CE1FE92CC724881A64298B331EF0896FC301E5A6115DC4BB4CF9A16438B06C51D813BB7C1B202A07FCF67E4F5FCDC8594F79FB408FA459FFD2B3DCC83547A9C54E66DDFEDA1A65A5EB98E67F1F6F6D4D0ADED381F78D2E7FDFF00EA43802C92D7333DEFE1B5B78BC5C165523437F0E910C1E28D07579876E4F0C1DBBFC9F2AA932530396EA7C6CAC9DEDECF26172F7580CC68E0087066489D8FABB14F359B438DBD665C1C223BB93C87D716B7E";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = "BDE4AA7EC5F64114DB8C9D93E12D76F1572EB2CDD85ABEF62B5BB6B8CE927F347D9501E91CF1B603C5F8EE585C0831F473D3F3FF61D2CF1E283F93288CED259EFA21772729A805C8ABE805E38295A8E633389F8E8F1AF3F93EEDCE7D8B72BCA146EF83E6A18544EE0D45408F6AE1FBF5399A17E95629FFF379CDBFE8A59B3E3431B8CFDC4CAF8760876ADABBFA282B0E418160FD57C62DDD1F3E5F9EBBD8191BFF30F3814FEDAD53A8DF30E9931302DC6C59240D5612B0FB3D64DF4CCC680E78EE0E665446FBF442A88B5AC4B6796A1842892CBC56EC73EFFA5E5F7C3A90B670FD34DBA233903DE819BE84536AD1D832A03B5F093D4737E4F92D24196E2AF721";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = "C0327EBBE161060798BF5E53AED924ACF031A0E3C281FB01F9270FFD1E13B0DA7E4F406F11CEF7010C83435202035F30DC97E9929DD75ADA781C2FFFB5D66D794C0110F9CA43C72A447748037DC2970C03A40A81FDDA7E2C20A597FF78AA5409BB1110DE7A41CD3A4073580260C46B3F71A5F28839C5653DA546DCFFF2AF7F35BB48D545C07D58D162DCBF681E62446785B365D9B888DE1E615473A03EF89C1DFB61A13C0104C628BEC07F034C4652D06FBA855DFFB31EC304BED7F77F9F4B75FB638C01B5326038A0CEE43BAC5814910D9FBBCF8AC27B130F984A238F1D6BD5BDAEA840A6E77A864CA55BD31F3719BD4FB446473150BAFFC358E3BF13DF21BA";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = "2C0649DB5DB6B12E951B089CF31C6FE00F5C251292C302C91E2F5FB3DF64C364A30D8CCAD70B5028C429197308BAEAE237E2EB93E33818CA6AA3D9203A7D859E3D3C0441516E28EAF891BFFF878D1CCD661D7895FF3FC2401EAEB3F0487DF39E9FF10770618856C65B7214B53C73D040041C17BA0E3918E2E52DE95B5DA1C72ECE21053066990190C378FC0A41767DFFD77D40003A7BE2C3A53C177ECD85D3F09DF2B7322EFC030B04A32D122A6065AFAE2A96D9AE6E7832F3DAC603D741A55DBE5176AE2D03D95920274448D824EE56350668EA5A8D31EFBB007CB510A9BEF1B712926B66FF05A67719D0546E12C2EFA9B21E70EEDF82A9AC54A5E82E91FB13";
// synopsys translate_on

// Location: M10K_X76_Y30_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\vga|sync|v_signal|Equal0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "50382742B53762E670F8734C42FBCDBCDA426D0DB827A0A38B105E1F3166866DB8B32A7C4002A2A6646505C9E8408024238C18A8B0F1C777186C29D0A84981A2EDF7C6975EFD69E0020045B96EA73FE16B182EE0EC81FFA03070B471AB407DAC81C7AE0C8E7EDD76279388B4AA884EF18E040E72B18F24A73038CBBC0220602631DE730E052EE7CCCF547777C025D2891DE0E2434A38206B1112F1EFE08081A7A5EE14E766E8EFFC5B4EE51BF9CF6CD19C77E7CB3AE82071E1001560E08041B5385D247D9008090C38D5908D682C2202826817281150C0D1C152018EE081FE27C34110CC70FE12565DB7DA0526A462E1B6E445698C08C03B5B500182D08002A6";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "B20E5400E35F6B59026BD3831370510FF4C39CD3351FA8430823A047400B4026446EF5FD0446A7846B74713BCB9C9E0F4833081CC2EE30D278262AF2CC6BC20FDFE4AFBD2CECEB06992A7C605B9EBEF1022389D00016302A44400AF0B0008087CFD51980F5770990F450FFE6541EBCA2C8064F9FC00510168C4058C623980105385BF52C7740C157393B41E52671277A5C8703CB51150845150B8C767DD1824D1CD53D9327F398E520CD032918EBD19B9C02669B1710E42555A94252500086437FE318D7A092DF4EF2E23FD3FB3307D03D7BC0BE60E48313503180E303C389820F8FD3B2D0A1E75D9395CCD319C5D58B2640E7AB58C32A02CB1001EE0392AC03";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "CBE4D860D8B446CD625380CB86D1DE89841E92E2F96002E2C3A401E0C211E253EFF7671FF72523E159DEFC1F9A0FA32886EF5A988A66E8ECCD3CC8CC847008859BF7E48DA4790FD1A0025C975D1831882AFA4E7222B22437ECFDD0830C6C030673FF40C0479D4441D32880976D19C5E9A5CE1BF5F041FB229399ED5308F0768330265B66EC9DA541C49BC5CBB35E6ADB15F823FA5E537FD748C4F534828D680C9416D9F471BC4991F0C2C35AE37E6BB8884AB4A9007F39C747000C99E3F9003731449C3B331058434118B9C6B57A1C401F0D234186CE42DA824E623E0C0D1C6F65CCE2F87E0BAEC9AC48AEEDF92F59404FA64C812701C9243F4243BCCC70853A";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "CFC5A21F4132C2C9480AF21D0D80CC7ACC66156F46010ECC37D8E86C40C00832FBA243C91F4B8278F11226FA850A92E8461EC7D33331EFDD00E504007103765ADB8C2FD3A38A4449457EC95CF0BE935E5617B916F380F80E42A23113820082123098B9BF304942EFBBF479D36B3BFC155BB608110E37C87158C3DB604482291B8B71027AA96542214F12DBEE14CB848DD40E8EAD5D1F4A776C1070028693E1DD85DDCC8A181C603B9001106720B845AE21EE8E039A65F6C713B9E986136197CECFFEEA34FE1B9EE7E772E7A874DC41A0EA36C4881CFC8E44514C33EE72393BA1FCA5BF360885001BE529A01005112D13E6F6CE195831A858B38E9C9E97855375";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N6
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~107 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~107_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44~portadataout )))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68~portadataout )) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44~portadataout )))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68~portadataout ))) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44~portadataout )))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68~portadataout )) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44~portadataout )))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68~portadataout ))) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~107 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~107 .lut_mask = 64'h042615378CAE9DBF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~107 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y42_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_bit_number = 20;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188 .mem_init3 = "4A2BDC49A703C6334D84A8120D046DBA25F57C947968CE0194EFB56D9C19807ACA108EECFEE102C84400192ACB06CCD254008FC645C00486A1414A4B7B010000FE8CB977F6A90000080A200881C540909D2E0CC36E55022C8095BD40CD6E76B2BCCEEE47BFA82900580342A1400C105C1D3A00D3B179C625BAB1AE054D18E27EDC20F84703F02328041C983D404B0008108014CA0159E2551844604C3FAE0C4DFCE04D030870322C02F881714004C138D8540D83759106085F0E63601D239CC9A8BBB2199DC4057134C8D3262B70060A346B39806C4341075A15813A45734558CCFE06F1D1A4094080027DC4515C0446957E087730790994045244456BFA5D5B";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188 .mem_init2 = "DFFCFE15CBB503348180E41C994428E60125B4DE8A40876080B9405588E6455FCFFDB936756480A0052CCBB4001652428D861D289A65200610824701927893AE3040CCB479DC121AD62204858B56B6F6B42624486156C3208818E0C26A1A20BFA1BA0D7105F4329041549692720F9291CCA63F74863AD696098204CC94EA921CBA6A66B90E58010614290610041F4850348676CFA02B0802E4945D641465779EFF106CCFC872281BB16501BC10156C4D9841812B30106504CE80ED9CD7EC1089C5F890CB45B01009A46481107C150142DB815288B8516B1C95206B80EBFA408312B001CB83110F8454E2081AC4E4918B845632BB17DED235CAA12D80B4F36AB4";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188 .mem_init1 = "2F55BFF02AAC18E4B864C201B5D790E05CA015222B500010040668588B90E07755197E3DC5CD020469219F706C0F2235CC4901DF5851674346581C20086280F26D9743EE183DC0E1D81B6D881C4580B124D1C78E38B4F01F4E0B073A729974CDF40CF2F6F83DCEC894BB11026F5EE63B3267A9F560B6B00C0E09E62C6C338CFDF25C87A8BE69400B4013A8712805C295BC8B5B6B29C130A04729D468E81123A3426F4008CF5D22C45F103EB01221E9C801D77795D09047C5E1C61280636B0018400787ADAF4370349125E5A1108D8424FF9DE3BAB2023809E0500636E22024DC623A6306393E6142F4114A8F584528046108433ACB1CBE24B100073013DD804F";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188 .mem_init0 = "CD29081DEEC186400F128333B59C7A18009094C70A1C0840C382041FC4E2722E8D0AD006965A087400293A42C82E4A0D1209B4B2B9CA24D81F241C07D0169F93DE24D7EF00748141200284F1105D0F8BAD71F8FC20DE1CA240065C2CD573118F3226BD2BF95D68E324331436982505BE75D02FB4019C1C204AA04020B4F900B456F139537BF29B905CEE4B5A04E061AF7AC951FD5E03950C00524889D6564CB737E17455DA0D272BBB0B8B4579D80183D41DFD735E9F1CC013D778FB5DBD3AAEB70D299CECF0A7705B089BFE4E68B39A57F4A6711FBD9DC711AF796CF9E3C7BE7E1AA6D027E8C7D7D7F571BCD0C2101BEC35C13E870C7E09EEC0538C9CAB848F";
// synopsys translate_on

// Location: M10K_X49_Y53_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 20;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = "2404019CFCEC1049622A18D0B44794A7AF16E1B8F7FE55E7FB2538F04CC01ACCD3C0A27A1EB1F7F403180C5882C24372BABE970F7F023710C7E49FC14403A5A9F1D1D1A92C4C6E1D2676905EEFCC1A321073DD1043FA11FC043B472467679C4EEA3A70C94664433A9492484E1148EBB2CE6CDD4B4657A1EC650C839268B963C83CA3564127F3A136F405E84981CD5C0BFB11AD729577C7EC5062B465807266412543FABA2B0FC009E3196B19EC2E1DCFD310D115121FE477EBE8BF65E11AAFFB6A898F51681E02475C6C4C5EF7CC5638F275F937C1E93F77CDCF67FD4CE3B56BC3F1DFE42DFEAA5B3FF2032053009719700FF971A10B77FB155DB4F1EDFC1E83";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = "DF9A47C62B73D04DDC7BED3A307DA10560D9554101B34DACCBB7DC5CBD560BDDB965ED4E81B8E0FA9D5CEDD898B0D50DD9BF8A4A1568BEDD77FE7E63086FE0FEFA7745C1FF38E79FB5F86FF58B7CC14E9CB47A5154F90DDD241A03E10201AA9EC37E091CE6F47CC10836800CF700A4FCB5C651D7AE399150CE9CB98A081FAC0FDEB7F179B62DFB49B258FB00E9023AE1929F00C9D5A5EFFC89D658D03441D2C5376EC86386E294A9746B9740A5B0B8D9B0FAD4BD24DC02C9C01AF041CB8766113C5556FE1D3370AFB09C3D81EC99DF3FDA46DD64DC43505F34EE00F93B7DC6176E121177FEEFD7D3563269FF3375A2816AD791C5CCFD3FF22DBA1132BEB7C4FE";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = "C0CFCE5BA6A4511B5431EF812C0004AE68843395DAC797F32E7A6916F31FCEE584758D7EB7C2C017F4C06CD877B680A133AB114D49D32DEBD56D3574F84BF0A0CABFD5C920B640C2565A7F6F13A92BA34D0E2E8DCA40A3CD906B5358EC1C54196E548972D7095CC5C407B54C3F090D0072015B382AE979CCA6EBB3DC8B6E084BCE75ED252CFAB934FD1934E73C4AC3D041C6271278B7D46C73E3F8221DF5CFC318D0EDAD7C3A51E96D31B4E3BC5357F9E3B9B615315497D452EDF02EFDACC76F8F2D8FAB0AC1E955807845F230FDD743B422A9A010BD6BD41081AFCBB377F40E73F055F53D3ECD0D79B1406A64EC25C893DED42EFAC674654E1EEB1ECAFE25D4";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = "71F00E6B8EF6E8A07B10F62404EEF570B156C07636D663FD4515ABF245FD8B97BFFEE47F39E7DEF0CD091EFE80FE759147C852F4EBA10310648C5FC3C4E95BCCB06CEFF66BED17AC0FE374D80FC1F69E3ECCA7B8E736075B109AF551BBF00FC634788DF271CB2B184CC426A25B5AEC4F9EF891C22C3E4651B954F1F1EA440A857D733EB676DAD04D16194E1A10A947CCC9CDF10CC2D9A1FD4EABE2209FB2138F61A7FFFDF91F03CA429F79A1C46C140ED9E04AF1780D8214E9AA68DCF666C1DDDE16FFCED1FF60AB13DEEB76D3961078E47984E5D18005DDFAF920876817CD4C1CADFB4F71829A9B0E4491169BEB403F5122E7DCF36F0468EE6D2880CF4C7A7E";
// synopsys translate_on

// Location: M10K_X26_Y40_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_bit_number = 20;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140 .mem_init3 = "2408E12B14C5FFBEB9BCE79DACE69CBC44AC6DE11097B5C7A8744EDD392C6DF0E2F0765045C22E3245537F5BA1CBD180BA34790A2CBE8D6B1C68389BD1191AE1718189631546E633816C69ABDE1E9E4E0A583C3538D91B87557CECE165FB92BCB8068F3CE460A71B1DD90CF96038B05399116DF91F62A06E6D6F6C3D96BA0DAB4BFDEFE50BB87E10590204FE082DFC6810087FF808F7B1EBD977EDC7269AFB768FC5E78009DE3D2BBEF7C40C5BC1A0ED1041E317CAC09ED28991256798E4CEC07FC00FFE06DB508FB2C59AA39208E8D0A60768C16836F867A4CA21CFC1BA7FC82BB387B1D05FC8C2706417188929CA139240F8DDB1ACD407F8EA229921AC0DC9";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140 .mem_init2 = "F1992A6E83FD6178C5E386918192700230D6FD290AE5C359D842837D4535307BE3E62E4554FCDD9E94E260746D67CE6054A64DA88E0A5CBE49BC47BCC78406BF64CFA76CC23F411003A24BCBD19EEC2201012454A9D245B7795D02A1445FC0903B5F07F6E8DD56BF8EC3DBD4980785F77678214FE852BC12085053F1DE6FB0A0B91D87A90FBD5F1B8D7A3E62A72F58FE3C42E91ADCD7F41F23E79EB756F7CCE032321641F93B5288ABD9A10A89AF54ED14BE7E5AB1BDE1EAE12755FE0EF6F4400CDC3B046E5B639B80A1484F4957FAB5EC1A73A575D54520B4237223B1E20C43CE0419C851A5788EBDB6B06B28B52674302EA3C242B73E4A016F2F5C70EEEC2F";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140 .mem_init1 = "EBAF3FD4B373F8C055200B0450E2E914C0CB253D482F8108B22D7178BFAFD5CCCF93AF10D7DFEF025CAD8BE5EE149C9DEDB805E95E1EEC02529C597D92A01DCE1000927F5CFF5F90D82D42ECFA8F164891A497B46B321C5B532CDD2726DF8FEEB15CFF1D39F7F94FDC7763D506768B8B667677017728CD057179E47CA9BFCF1C0366D8BE79A7CF8E47BC5B1091A6352F8D60375B92C5AD6C237D4CCE7E97FD3DDA287F3753793E009F8880247C4F419D8E71C571B8FF20615BEFE0CB4B02EF78BDDB463D7AB93EB7540830E4D0B1F001E310C9BA24128219A29684C9BC713C0CFC6A6F4F7063D7D4BB1401C48034F306DFA9E0F9291F90DFEAAC5897EAA8DB61";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140 .mem_init0 = "D65E16BD3D30E217898935B7A3215ACE506EF22DC2765EFF7CE43DFF4F051F383FFF3E886FC377D373C910C459C15F513847B5C2F9898B174D4D3701E942431AB9BF2E02EBFDFA4177F4100436A56F1FD787F2CADB14524F88EF3A1C021932657D8FEDD7FF16D848FF00004CBD41ADB1A6A0500F92DD98F75E413761EB991F58634F3E901C643B8B8808002286A02241DBF0C5E41C826309FF7A9BEC4F3FA8337FCB7BDA07E43C4C24410101AB8E4A11F9B7C65C6962673C1E3294EBC8FA10203821E652B44F35616C86D8E9ED7118EA7FAEF2F67FB29F2581196E5458E01876FCADCB8ADC27E8FDC04A3DEC75311D8B3706844F8CA44FAA909917A5457D2DFE";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 20;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164 .mem_init3 = "01242D90F904BE73FBE36ABEABD83D5B14EBADD7129D141CA9B70F93CD5DDFBF1DBC7A43667CD9C8A4322581A473C21CF22E80DC2A30C404A45A6469915DBE0D2CD0244CD9B9003730ADF78C6718500270944BD3E92F03202931C441E18648C6AC998D7638B26F3EAE8093B3F590000398D70C5EF49EDA1A84C21D96861972D8B2F4A8FA918959007594F0C7200C6209973ABA7A7A1B11605886638C10404020DD841F555FDE916E970524010D9052440C7E1766D897CA6311F9CA8001C7404D79869D820E1A24CA02098C21958262B171BFC78B88BE5C07496720E81167850CC31068609BEC6D8C0152A00200DC07C3F49CB5C3F376347FEFF801642040244E";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164 .mem_init2 = "EF1D5D3D35082219A465EC80136ADC9F0E58E900E1BD6852605C48D499880E02FD2EBD350C6106090891218300EE18A6C248A7000008D7A00459B820A35011022A0C280528584930977A8A00000442871FC0E8000222190C18B3000001005062175F9142CCE522D018A0100007C932C096090191280C80CFCF28C3F009110C00909A51D31525E0D4A6495198672872148C49668A1109F127CCAC9B1100918C00403D755C960CA108E4009267341AB0615228B0A81724B4673046E336840482880035E6CC0AC247B683202D101604E0E0D6A9755E201C50CD9F84E317636C40886801CFCF001A309040D0834242D26A7C0287E605182D16F868248B1CD8A880E0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164 .mem_init1 = "0001A4208E40A5D63D20E01A039C91E5D170C0CCC244F3EAE8DBB41CF20583102801620E8ACB864603206B34009293214548ACA0220364AAFC3FA128E00383900E482CA363455ED91138BFEC08DF034C84AA5308C03C508FEADF880224C0E08F00087B3FAB064EC0010560192B75C14A1190EA8BCB46E0158375907C30E5003C01AAA6BC1D9DE610E88CAEE0AC0BCF6A60BDEA8846A72AD709B0700FB42A80340880E301F16E1FA0A501A6F8E0B5A5009CF4A80867EAA9313D7800E0C21C80820009A869C991FF64726DC500F68BA43840F2068970285BF2FA7840E06601E18200600C87104809806B8036D221500CB03841C1417C208CE3A44F230486628800";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164 .mem_init0 = "20164A08001E09004324FD57184DC0204D80E4C140567F3F8275F1601A2EA0100A66C8801000C718349C3810DD28030840014765EC48BE4D33A177541606970339779FC0A44271384906C46EDD43C66001A16D5A6B62CC4C02FA94E11BF61612281A8F094586DF00D8243C721A3B07D05EE3C08247D171F586E4F0F230D493333C0620A280C2EA907EA03BDED8266FD57D7F058310D8E145B2B9CC40813D9576ACBF50340447B7F26220E9648298631934FD8E7D2AED5D50B6233C741612B6FF8DA788EA9886F6340140D94EC8E0E9E582306F82D3B131DEC81C38F61A11D1254542479C96C7FAB325202F2D556C4BB03A0904B01427F4818AF9641F259DEE64";
// synopsys translate_on

// Location: LABCELL_X46_Y38_N3
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~108 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~108_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188~portadataout )))) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116~portadataout )))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188~portadataout )))) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188~portadataout ))) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116~portadataout )))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188~portadataout ))) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a188~portadataout ),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a140~portadataout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a164~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~108 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~108 .lut_mask = 64'h018923AB45CD67EF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N39
cyclonev_lcell_comb \spriteController|tc1|RGB_o[20]~20 (
// Equation(s):
// \spriteController|tc1|RGB_o[20]~20_combout  = ( \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [20] & ( (\spriteController|tc1|visible_flag~4_combout  & \spriteController|tc1|visible_flag~7_combout ) ) )

	.dataa(!\spriteController|tc1|visible_flag~4_combout ),
	.datab(!\spriteController|tc1|visible_flag~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|RGB_o[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|RGB_o[20]~20 .extended_lut = "off";
defparam \spriteController|tc1|RGB_o[20]~20 .lut_mask = 64'h0000000011111111;
defparam \spriteController|tc1|RGB_o[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N18
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~109 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~109_combout  = ( \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a 
// [2] & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~108_combout  ) ) ) # ( !\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \spriteController|tc1|RGB_o[20]~20_combout  ) ) ) # ( \spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout  & (((\spriteController|tc1|RGB_o[20]~20_combout )))) # 
// (\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout  & ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ((\spriteController|tc1|RGB_o[20]~20_combout ))) # 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~108_combout )))) ) ) ) # ( 
// !\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & ( !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \spriteController|tc1|RGB_o[20]~20_combout  ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~108_combout ),
	.datad(!\spriteController|tc1|RGB_o[20]~20_combout ),
	.datae(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~109 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~109 .lut_mask = 64'h00FF01EF00FF0F0F;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N57
cyclonev_lcell_comb \spriteController|tc2|RGB_o[20]~8 (
// Equation(s):
// \spriteController|tc2|RGB_o[20]~8_combout  = ( \spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [20] & ( (\spriteController|tc1|visible_flag~3_combout  & (\spriteController|tc1|visible_flag~0_combout  & 
// (\spriteController|tc1|visible_flag~2_combout  & \spriteController|tc2|visible_flag~1_combout ))) ) )

	.dataa(!\spriteController|tc1|visible_flag~3_combout ),
	.datab(!\spriteController|tc1|visible_flag~0_combout ),
	.datac(!\spriteController|tc1|visible_flag~2_combout ),
	.datad(!\spriteController|tc2|visible_flag~1_combout ),
	.datae(gnd),
	.dataf(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc2|RGB_o[20]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc2|RGB_o[20]~8 .extended_lut = "off";
defparam \spriteController|tc2|RGB_o[20]~8 .lut_mask = 64'h0000000000010001;
defparam \spriteController|tc2|RGB_o[20]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N18
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~110 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~110_combout  = ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( \spriteController|tc2|RGB_o[20]~8_combout  & ( 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  & \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ) ) ) ) # ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( \spriteController|tc2|RGB_o[20]~8_combout  & ( (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  & 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ) ) ) ) # ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( !\spriteController|tc2|RGB_o[20]~8_combout  & ( 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  & (\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & (\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout  & 
// \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ))) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ),
	.datae(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ),
	.dataf(!\spriteController|tc2|RGB_o[20]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~110 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~110 .lut_mask = 64'h0000000105050505;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N21
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[20]~95 (
// Equation(s):
// \spriteController|scoreController|RGB_o[20]~95_combout  = ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( (!\spriteController|scoreController|RGB_o[10]~0_combout  & 
// (\spriteController|scoreController|RGB_o[10]~1_combout )) # (\spriteController|scoreController|RGB_o[10]~0_combout  & ((\spriteController|scoreController|RGB_o[20]~56_combout ))) ) ) # ( 
// !\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( (\spriteController|scoreController|RGB_o[10]~0_combout  & \spriteController|scoreController|RGB_o[20]~56_combout ) ) )

	.dataa(!\spriteController|scoreController|RGB_o[10]~1_combout ),
	.datab(!\spriteController|scoreController|RGB_o[10]~0_combout ),
	.datac(gnd),
	.datad(!\spriteController|scoreController|RGB_o[20]~56_combout ),
	.datae(gnd),
	.dataf(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[20]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[20]~95 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[20]~95 .lut_mask = 64'h0033003344774477;
defparam \spriteController|scoreController|RGB_o[20]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N42
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~111 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~111_combout  = ( \spriteController|scoreController|RGB_o[20]~95_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  ) ) # ( 
// !\spriteController|scoreController|RGB_o[20]~95_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & ( (((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~107_combout  & 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout )) # (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~110_combout )) # 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~109_combout ) ) ) ) # ( \spriteController|scoreController|RGB_o[20]~95_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  ) ) # ( 
// !\spriteController|scoreController|RGB_o[20]~95_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & ( ((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~107_combout  & 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout )) # (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~110_combout ) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~107_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~109_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~110_combout ),
	.datae(!\spriteController|scoreController|RGB_o[20]~95_combout ),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~111 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~111 .lut_mask = 64'h11FFFFFF1FFFFFFF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[20]~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N21
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[21]~96 (
// Equation(s):
// \spriteController|scoreController|RGB_o[21]~96_combout  = ( \spriteController|scoreController|RGB_o[21]~46_combout  & ( (!\spriteController|scoreController|RGB_o[10]~1_combout  & (\spriteController|scoreController|RGB_o[10]~0_combout )) # 
// (\spriteController|scoreController|RGB_o[10]~1_combout  & ((!\spriteController|scoreController|RGB_o[10]~0_combout  & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69~portadataout )) # 
// (\spriteController|scoreController|RGB_o[10]~0_combout  & ((\spriteController|scoreController|RGB_o[21]~45_combout ))))) ) ) # ( !\spriteController|scoreController|RGB_o[21]~46_combout  & ( (\spriteController|scoreController|RGB_o[10]~1_combout  & 
// ((!\spriteController|scoreController|RGB_o[10]~0_combout  & (\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69~portadataout )) # (\spriteController|scoreController|RGB_o[10]~0_combout  & 
// ((\spriteController|scoreController|RGB_o[21]~45_combout ))))) ) )

	.dataa(!\spriteController|scoreController|RGB_o[10]~1_combout ),
	.datab(!\spriteController|scoreController|RGB_o[10]~0_combout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datad(!\spriteController|scoreController|RGB_o[21]~45_combout ),
	.datae(gnd),
	.dataf(!\spriteController|scoreController|RGB_o[21]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[21]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[21]~96 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[21]~96 .lut_mask = 64'h0415041526372637;
defparam \spriteController|scoreController|RGB_o[21]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N24
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~115 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~115_combout  = ( !\spriteController|scoreController|RGB_o[21]~96_combout  & ( (!\spriteController|tc2|visible_flag~2_combout ) # 
// ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ) # ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ) # (!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [21]))) ) )

	.dataa(!\spriteController|tc2|visible_flag~2_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ),
	.datad(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [21]),
	.datae(gnd),
	.dataf(!\spriteController|scoreController|RGB_o[21]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~115 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~115 .lut_mask = 64'hFFFEFFFE00000000;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~115 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\vga|sync|v_signal|Equal0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a21 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "F078D0A8B51362E758F973CC60EFEDBFBA77F14BEFC80021C4FFA3E3EFF5F98377FFFF8FFFF97DFD58FEFFEDDF737FFA9E7ABF5FEF47B8DB2CFFFEEF76F7FFFF5FF7EF4FFAF9FB78837C5DF1FEFBFFF6E3FFAFDDFEA9FE84A0EF9DFE76FFFFEDFFFFFF1DFFFFFFFFBFE7FBBEEBBF9DFFFFEDFEFFFE7FFF37BFFFFFFF7FFF9DBEFFFFBFDEFD3FFFEF3FFBF77F7B75FEFF7FFFFFFF7DEFFF60BFFFFFFDFFFF7DFFFBFFDFF6D9EFE7FFBBEBEF7F7F5FFEEFFFFBFFFF3DFFFFAFFFFFFFFEFFFFBFFF3FFFFC77FE3FDFFFB3E0F4FF6FAFEFFEFFEFFFBFFEFFFFEFFFEDFEFDFFFBFFFFFFFFEFF79FFFD6FFD3FEFFFF7FF7BFEFEFC7FFFFFFAFFFFEFFEFFEFD7FFA7FDE";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "BBFFFAFFDBF7E77EFFCEC0C77F7BFFCFFBFFFE7DD7E777FFBFFFFFFFDFFEFFFE7FFFF7FFFFEFFFFFFFBA74FCCF7FFFFF7FFEFFFFFFEFFFFEE7FFFFFFBFFDFFFEFFFF73FFF77BEFFDFC6F7EEF7FFFFFFF3FFFFFFFF9FFFFF6FFFFFFFFFFFFFFDFEFFFFFFFFFFFDFFB775A7BFCDFDFFDBFFFFFCFFFFFFFFFFE7FFFFF7FFFFBFEFDFF7FFECBF679FF5FEB137FF9B5F9BF5C7FFFFBFFBFFFFFFF2FBFFFFBDEFFFFFDFFFAFEFFFFFFFFFFB3EEFFFFF7FB9FFDFFFFDE7FFFFFFDFF7F7DBDFFFFFFFFFF7FBFFFBF7FB7FFEE05AFFFDFFB73FFFE3DFEFEFBFFFBFFFFEFBFFF11FCFFFFFE7FEF7F3BFF47FFFF5A9FFFDFFFEFFFED3FFF657FFFFFFFFEFFDFFFFDFFFEFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "7FFFCD79FF7FFFFFFBCEFFDFE7FFBFEF9FFEBCFF7FFF7FFEFFFFFFFFFEFFFFFFEFFFFFEFFFFAB17FCFDA5F7F9AEFDFBBBFBB1FCFFFE7FBFFD6FFF7DFFFFFFFFEFBFFF9FFEBFD7DFF2FFEDFBFFFFFBFFA3BFFFF7BFFBFFFEFFFFE7FFFFFFFFEFE7FFFF9FF7FFFC53F2BEFFFFFFF9BBDFFBFFB7FF9FFFFFBE6BFFF7FD8BFFFFFBF3BE7FDFFAEFBF3DF3FFFFFDFFF7FBFFFBDFDDFFFFEBFFFEFFF3FFFFFFFFFFFFE9FF77FFF7FFBDFFF3FE7FF5FFF7FBFFEB47FFFFFFFBFFFFFFFFFFFFFFFFFFFEE7FFFBDFFEFDCFF953BFDFBA7EFEBFFFEBFFFFF69BFFFB9EF3DFDFF5AFFFFFFFFFFFDF7E7FEFF7FDF7FFAEFFFFBEF67FFFFFFFF7FFFFFFFE6BFFF7F7FFFFFFFFE";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "7FF5FFD5FFD773FFBF9AD77F8F4FEFFE7FFFFFDFFFFFFFEBBFFFFFEFFFFFFBFE7FF68FEFFFFFBFFFBF5FBFFFEFD6EFEFFFFFFF71FFFFEFEDBFFFFFFFFFFFFFFF7FD7BFCDA797FFFD8DFEA3BFFE36FFECFFFFFF55FFFFFFD63FFFDFFFFEFFFFDE3FF9B9CD7FF7FFEDFFFFFFFF7F3EFFE4BBBFBF789FFDEFFF3FD63F7FBAEFBFFD377FFCBBE923FAFFBFF7FFFDFFFFFFFE6FBF84FFF4D8EA74DBFFFFFFFE9FCDFF3FFFFBBFFFFBFFEFBFFEFFFD1FDEFFFC9E3FEC7DCCB8E6D7FFFBF77FFFFFDFFE4FFEEA7FFEF9BFE7BF62B7AFFFEBFDD3221FFC0A97C7F61DB62C30EEFFFF1FF4FC95F3F7C72A9FFC9BFE3FEF33C67AF5979EEBF1D83FEA5B9BF9FBFE9B0C137D";
// synopsys translate_on

// Location: M10K_X69_Y4_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a69 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 21;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "FC21FAF8303F643FC7FCFF5F963D3FCFB7E66FFBCF7F3ABCD5FBF7C99F393FE1D860E9BD9FEFDA383AE6FEEFFF7EFFFFFCFB5E8DA6E6644BA37D27E7E7FEE2F4E65F9DBFFB3EEF96C768BF79EFEDDFFFFDD7DFFF7FAFEFBAAFBB7CFFFFEFBFCBEBDFFFFFF7FFF3E76EBFFEFEFFE3FDDF77FBFFFFEFE37FC19FFB7E9FFFF7DF4E9FFFFFDEBFEFE2AF67FCDEBFF3D77E67FBBFFF7BDFE5FF7DFFF8DFDCBFF7C9FA7FFFDFEFFFEFEFAFFCFFFFFFFFCF7FFFF1FFFFFFFEFB3FFF7FFCCCF7EBE7BFCFEBFFFFAE3FCFCFBDD4FFFD7FDF9FFFFFF3FFFFE3FEFFFFFB7FE4E4FF6FE79FCFF5DFF8FDFFABFBF3A7FEB7F1EF73FD9FDFFFFADEFFF6B9FFF798FFFBB4FBF9BF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "FFFF7FEFCFECFFF7FFFFFFFEFFEBFBEFFFE9FBF7713B9FBFFFFFBAF3BCFFEEFFEFEA37FFCFEFFFFBFEFFFCBD7FEBFFFFFFC8FB7F7FBBB5BFFFFBFFBEFFF7FDFFDE7FF7FFFFE6AFFDFFFFFDEEFDEBFFCD6FFFFBFFFF5377F3BEFFFC3BBEF7EEAFFFDFB7FFFFCFBFFEFFFBFBFB95E3D9AF7DCDF3FFFEE77F51FEFFFD7EFFE7FF0FDFFFFFF7FFCDE6FFBCFFFEBE3CDBFFBA3FFBFECBDF7DDDDDFCF4ED72FFE5FF7FFFF8CEFFDCE9D9AFBFFEFF7FFFE3FDF9CFAFFEEF7FEFFFFF7FFF7FF3D3B7EFEFFFFAFCFFFFE93FFBFFFDFBFFDFE7FDFFCFEFFFDFFFEFFFFFFFFFFF7FDFEDEFEFFFFFEEBFFFEF7FFDDFFDDE7F56D7FFFEFEDBF7FAEFE3FFBF7BFFFFF3FF8F63FF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "FFFEFEFFFFF7FF7FF7FFFFFFDF66FFF2FEBFF67FFFEFD7FFFFDEFAFFFFE7BBFFF7B7FFFF7EFFF79D7FFF627FE7B4DDF2FDABFE3B5BEFD3FFFFDFFBFF7FE9DBFF7FFFFFFFFFB3BF6EAF9FFFBFFD6FFFFFEE7FF7FFF4E7BF6EFFFFFFFEDFE7FFFFFFFFFFDFFFFDBFFCFFFFFFFF7FD6FFFFFFFFFF6FEFCFFF7DFF7DDFFFFF2C7FFF7EDFFFFBEF9EFFFF63FF7FFF7F4FFFFFFFFFFFFFFF57FFF3FF3F7BFFFFE7FFFFFFFFFFF7EFE9DFC7DBFFFCEFFFE3FFCFAFDF77FDFFEFFFFFFEFFF3FFDFEBFFFF7FDEFFFFCFF67FFDFFF9FFF77FD5BFFF9FEE7F3DFFE57FE767EF7FFFFFEAFFFFFDA7FFF7FFEFDF5F9F5FFFF7FFE7FFFF7FDF6FFFFFFBFFFFDFBDEBFDFFEDEFAF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "FFFEF3FFFDEFFFEFBBFEE7BBBFEFFFFFFFFFFFFFEFFFBF7F9FFD87EFFFC7FD7FFEFBFFFFFFEFFFBEF93EFFFBBFEBFFFFFBDFFFFFFFF7FF7FDBFDF7FFFFEFCE7FFFBBBEFDFEEFBCF3B77F7FD7EFE7FFFFFFFFDFBBFFFFFEFF77FFF7FEAFCFDDC7BE6BD7BFFEE2BFCE6B5F93FF9527BFBFFBFDFFFFF3A7FFFE7CF76073DF82BF6EFE6FE7FFFFE37FFBFDBFF96DAB63DFEFF5D7FFFFFFA7FFF7FFF7EEFFDF67FFDFFEBFFFF9FFEF8FD3F3F76FF7FFB6DF7FBFDFD7FFFEF7FBF8BDFFBB7FF36DFEC7BEEFC5FFFF2011FFC3D023B4447A009C034409FDE404F9EABF7F55625781DFC773F83825FAEC1C070ADB9B67915B0487EDCBF70D40140812043460E3232B8200";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a93 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 21;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = "1A204E6F394008604E62E39AFFAEE3F02E423C200BFBA5210BEE7BFED3F775853ED5FFFF7FFB7FFFFF9FF7BDFF7FFFFF7EDEFFFFFDFBDFFBFE5DFB6B605D059FF33FBFFFDFFFFF3FEF7BFA7FFBDDE7FA7F79FDFFFFF9EDFFFD7CFFFFF8FF33FFFFFFEFFFFFFFFF3FFF4EFB6FFBF9FFFCFFFDDFFFFBBBFDFFFB7FF7FFCE7E7FFFFCF1FFFFFFFFFFFFFF9FFFFFFFDFFDFFFFEFDFFF7FFFFEDFFFBBEDEFECE6FF1F7CFEFFFEFEF73FFFDE9FFFFFFD77CFFBFF2BFFEA5BFEFF3FFFADBF7FF4F7B35FFEBEEFF7FFFFFFFFFF0FE57F67BFFFFEAF8FFF3FF7C7DFFFFFBFAF9FFFFEFFEFFDFFBFFFFEFFFEFFFFDC7FF8B67FF7FFFFFFFAFBFEFF7FFFFF9FEFDFFFF3EBFD";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = "BECFFFB9FFFFFFFF7B9CFFB3AF7277FF75E9FEFDFFDE7FEFFF1FB7FFFE93FFF57E9FFFFDFCFFF7FFFF2FF7B67F67BDFDF3FBE7FFFBFFFFFFFBFDF77FFFEDE5DEFFBFF37FFFBFFFF77EB7F6E3FCFFADFFFDBF34FFBFFFABFFFF66FFFFFF7E3EDFC7FF37BEFFBF7FFFFE9CDFFBFFFDFFFDFBBFBFFBFFFFFFFFFF46BFFFD69F7FFFF1FFFFFDDFBB1FFFFEBECFFFFBFFBBFFDCF9FF7D57DDFFFDFF7FFF9EFFFDEB9BFEAFFFBF7FFEEFFFFDBFBFFD9FF77FFFDD3F7F4FFFF7BFFB3F2FFFDDFCFDEEF9EFBFE7FDF6FFE6FFFEDFEFF4B6FD1FFFFFBF7FFEDFE5BFFFFE3F7FDD2FFDB7F1FCBC76FCEBFEFFFDFFBEFFFFFEFDFFFD6652FFDFCEDBFFFEFFBD34FF7E6FFF53";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = "C1BEDFFFE9FFFFFFFFDFFFFFBEFF6EFF767FAFF6DD5FFF1FFF3F1FFF1E13FCEEFFFFC7BEDFBFFFFFFFBFFFFDF2F9F7FFFFBFFF5EDFFDFFFBFE5FFFFFE5DE6C7B7DAFDFFBDADFFFFFFB9EEFFFFFDDEBFDBFFFFF77FDFFFFEDFEFFF7FF7FBFFF69BABFDFFBFADFFFCFFF9FFFFFFFDE1FFFCFFFFD7EFDFCFFCDFFBEFEFFF2BF7F317EFEFFFFCEFEFFFFFB9B57BFFFFFF3DFF5BFE9FEF97FC73EFFD7BB9F3EFC95FFFE7FFFFFF1FCD9FEFF9B2FFF7F7FFFFFFFBEFDDD7DB7DFFFFFBF9F93FFFFEF7FFC7F7BFFFEFFFFFEFF9FBFEFFF7FAFFFFFBFFDDFADF7BFFFFFBFFA739F7FEFFFFEBFFFFF7FFF7FFEFFBFBFFFFFFFFDFFDFFFCDF77BD7FFFFFF5BFFFFFFFFF1BB";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = "7FB7FFFFBDEAE9FEFA9F5FF0FFFFFFFFFF77EFBF733F7E3FFF3F7FB7FF78FE7FF3FBFEFF7FFFF1FFDFB6C3FF9943FC7DFF77E3DFFFFFFF37EDBFDBBB7FBFC5BFFFFFFFFFEFFFF7FBFFDEF7FDFF8F5FFFE63F98BFFFFFFFFFFDBFF3FF5C6FFFFFBFDEFFFEFF7FFFFFFFBFF7F5FE7FFFFFFE3EFD7BFEFFFFFFFF3FFFDF5D9FFF7FFFFFFFFFE7FFFFFFFF9FDFFDFFBFFFFFF7FFD757FEFFFDFFFF7EDF7FDDF5D3FE5FAD7FBF6FFFF5FFBF977EFD7F6A3FFFBEFFF7FFDBFFFFFFFB3F9F6FC76FBBB9BDDFFEE114C3D158BA01E86BD8720256369920497EFFB9BA7F7F575FF0FC3FE1CA7F7FE72FE0FEF83FE42FBD91F9DD90121FC1CFF7DF678FA7234A07F1FE05AD";
// synopsys translate_on

// Location: M10K_X38_Y58_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 21;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "D13FBF7FF7C7FFEFFEFACD3563F5A1CDF07E7E5D01CD21C6159C89B09FF9BF7ACD99B6FFFFFFFFFFFBFFFDEF7FFEFE74D79B7EBEFFD5FFDFFCE5F563C9022C62FF3FE67FFFFFEF4FFEFFFFA7EFFFF7FDFFFFCF1F37FFFBFFFFFEAF3EFFFFE7FEFDDFF8BFFFCFFFFB5FFF83D7FB7FEFDF3BDECF5FFFFFEEDFFFFFFFFFFFAFD9DFFFF8FEBFFFDFFF7BFFFFFBF912FEFFDF7FFF778FEFF6EF9FFEFF9E9FFEA7FEFDFFFFDFFFB5BD9F96FB89FBFDFFFE5FBE55DFFFAFFFBF3BFFFF7EFC7D7D7FFFB2FFFFFEBFFFFEFDEFBAF3FFFFFFFF7F7FFFFFFFFFFFF7F7FFFFDFFEFDEEFEFEFFFFFFFEBFFFA3BFEF3AFFFDFFFFFFFDFFFFFFF6B7FFF7FFFF6FFFF9FFFFFEFEFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "DFF67F3FABFCFFEFBDFFDFFFFFFFFFA4BFFBF6FEFFFFFFFFFFFD5BFFBF7FBB5FFF5F7EBFFF3574DDBDE3E7FFFFFFF2FF1A7FFE5AFFBEFDFFDFF7FE7FBCFDFFF7DDDE69FDEFBFE7DFFFFDFDCBFFFFFDFFBFEFFFFFF73EFEFFF37FFB78FFFFF3FFBDDFFE7EFFFFF7BFFFFDF7FFFFFFFBDFFBFFFF7DBFFFFFFFEFFFFF7FF7FDFDFEE952FE29FFF9F79FF7FFFE7FFFFF71EB7BEFF77FBBFFFD93FBFFF3FFF7F7F27FF7CA1E7F9DDFDDCF3FBFFD7FFFF5FFFFFFFFFC2FF7FBFF9F7F7FFFABDEFFFFDFE7EFFA5DFF79FB747FB39CBF6DFB75EFFFFFFF7DFFFBFFFFBFBFF67E9FFFBFFBFFF9DC7FBF39FFFBFE9FFAFFFFDFDDFDFFBFFFB3DEFFFFDF7DB3ADFFDC3FABFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "FFF7BC6FBFFFFFFF3DFFFFFFFB5EFFCFF7FFFE8FFFFFFFFFFFECF7FBFFFFFFEFB69EFB0DFFFFF8FFFFFFFFFFFFFFDBC7FFFFFD37FFFFFFFFFFFF76FF7FFFEFF2BEFFFABFFFFFFFFFFF7FFB6FFFFFFFFFBBFFFD2BFFFFFFFFEFFF67EFFFFFAFFDFFFFF6F8BFFFFDFFFFDFFFEFFF7FFFADFFFFF7EDDFFFFFADFAE7AEFF7FFC77FFFDDFFE7EEFFFFFFFFBFD7D3FFEFCFDEFFFFFFDB7DFF7FF7B7EFFFEF3E7D9FBCFDFCFFEFFEFFFFFDECFEFFFFFEFF7CFFDFFFEB777FFFFFFFF3FFFFF7FFFFFFFDFBE17FEBFFFFFFFFFFF8B9FDFFFFDEAFAEFBFDEFFFFFFFFFFFB3FFFFFFFFE7FFFFF3FFEFFFFFFFEDFFF9FF77FEFCF3FFCFFBFDFAFFFFFDFFFF97FFEFFFFFEFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "BF7FFE7D7FFFFFEFFBFD771BFEFFFFBD7FDFFFFFEEBFFFE7F17F4CFDFFFF8EB2FFFFFE7FFFFFFEFF7FFFFF7FFF77FFFFBFFFFE7FBFFEFFFDFBFBFE7FFF7FF7E7FFEFFE7FFEFEFEF7FFDEFFF7FFFFFFFFFFFFDE7FFFFFFFFAFBFFEF7FFFFFFFFEEBE4EDFFFF7FFE7BFFFFFEBBFFAFBFFFFF3DFD1FEFFFFFFFFFFFD7FFFFFFAFEDFFFFFCFFFFFFDFEFFFFFFFFDFFEFFFFFFFFFFA4EFFFFFCFF7DFF7EFFFFDFFFFDFFF5F5FFBFFFBFDF7FDFFD7FEFBFFFFFFB6CFE7ECFFAA5F4FFFF7C7FFFFFEFF7BA180C3BDDFFE63991076BD2BC07FFF878FC7E2A32865C1B0FF4BCF37FFF7C73C3C749B1E73F5FFE0FD577927EB36DF3BFFC513CE007E641B74306FD0DF39FFF";
// synopsys translate_on

// Location: LABCELL_X33_Y30_N54
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~112 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~112_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a69~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a93~portadataout ))) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a21~portadataout ) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a69~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a93~portadataout ))) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a21~portadataout  & 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~112 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~112 .lut_mask = 64'h44440C3F77770C3F;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N6
cyclonev_lcell_comb \spriteController|tc1|RGB_o[21]~21 (
// Equation(s):
// \spriteController|tc1|RGB_o[21]~21_combout  = ( \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [21] & ( (\spriteController|tc1|visible_flag~4_combout  & \spriteController|tc1|visible_flag~7_combout ) ) )

	.dataa(!\spriteController|tc1|visible_flag~4_combout ),
	.datab(!\spriteController|tc1|visible_flag~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|RGB_o[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|RGB_o[21]~21 .extended_lut = "off";
defparam \spriteController|tc1|RGB_o[21]~21 .lut_mask = 64'h0000000011111111;
defparam \spriteController|tc1|RGB_o[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y29_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a165 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 21;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a165 .mem_init3 = "73E33E811901FE7303F3E27EEFFE3F7F14EBECF018140418D9BF20048CF052000DBFDDFDFFFF1FF77FF7AFFF7BDEFFFFCDEED36FDF4FFBFFF7F6FFF53FFFBEADF34FEDFFFF78FFF8EFFE70FF98BBFFFFB7FEDE0CD6F7FFFFFE8E1FEEFFFFA77FFF4717B72F7FFFFFFDF77F4C8B336FFE7FFFDE79DD9FFE1B97FE5FBFFE1F9DBFFFFEBFC76E5DFFFFFFFF2FFCFFF3FFFE6BB37EDFD32F297FBFFFFFFFFFFFFFFFFFFDEFFFBD7FFFFFFFFEFFFEFEFFF3FBFEFF7FD6DFF4F9FF9BFFD5FFEFFFFFFFFFFDEFF9FC1FFEFDFFFEDFFEEEFF934EBEFFFFF9DFFDE9FFCBFFFFFFFFFFFFFFFDF27FDFFCFF7F7FFFF73FFDFFFFFFFFFE9DEF8E9FDEFBFF3FFF9FFBDFFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a165 .mem_init2 = "EFCFEFCBEBEFFFFF7B3EAF7FECFF47E56FFFBFEFDF6E4DFDFFFF976FE6DFFFFFFF5EABFFFCBFFFFFD7EEFEFCFFF7AFFDFFFFFFEFFFFEF7FFFFFF47BFDFEFF2FFEBDFBFFFFFFFEFFFF7FF5FFFFFFFEFFDFFFFFFEFFF6BF3FFFFF69FFFFEFFAFFFFD6FAFFDE37BFFFFE35D3F7FFFFFFDF7EBFF4FFEDFFFCFFFFFFF5FFFFFFFFFFF7FEF2FECED7BFFFBDB7DBEFFFFDFFDE3EFFF6FFFEFFFFFBFFFFFCF7FFFFFFFFFBFFFA3FBEFAEF8FFEFFFBF9DDF9BFECEFF57FFEF6BFED5EF9BFF3FFEFBFAFFFFFFFFF6FF7FDFFF6FCCFFBEFDFFEFDF1FFFD776BFFFFE69EDB7BF3FFFFFFF7FFFF7FF3FC7FF27FFDFFBCFDFBDBFFDB7AFFFFFFFFFFBBF1DFDEFFF9FFFFF77FF5F";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a165 .mem_init1 = "FFFF3DFBFFFF67FFFAFFBFF6FFF3FFFFFFCFFFFF9BFB3FFFFBFEAFFFFEFAFFFFDFFFFFCFFFBF676FACFFB7DFFF6FFEDFFFFFF7D3FFFFE7F7FFFEEEFFFFFCFFFFF3FEB77ACFFFDFEF0EC73B9BFF77FEDFFBFFFFFFFFD7FFFF7FFC57FDE7AE1FF1FFFE3EFD7FFFFFEFFDFBBFFFFF8FFFDFEEBFD7FFDFB6FDFFFFFF6FFFFF7FFFCFFFFEBF7FBBFFFFFFDBFFB39EFFF43FFFFF92F7FFCCF737CFCFFFEFFF7FEAFFCFF7FF7FBF67FCFFFFD9FFBBFFFFBA7FFFEFFBBFFFFFF6FFE9FF7FFFFFFFF6FFFDFFFF3FCEDFFFDF7BF7FAD9FFE597FFFFF3FFBFFFFC0FE6FAFFFFFFFFFFF7FFFDFFFF3B3FEFFFF8FFB37F212FDFBB7FFFCFFFF9FDF73BBFFFEFEFBFFBFFFE7FFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a165 .mem_init0 = "DFF7FF7FFFFFFFFFE7DBBBE7FBE87E9FBFFEFFFFFFF67FFFEEFE2FFFFEF7FFFFFFE7FFFFEFFFF9E7F77FFFFC7FCFFFBFBFFF7FFBE7FEFFBFFFFEEFEBFFFBFFFFBFFFAFFF6FDDFFEFFFF9BBDEFFBFFFBFFFFE5FFFF9FADFFFFF7F2FFFFFFFF7FFFBFB3FF6FBFFF3FFB7FF37ADFA75FF3FEFFF3EFDF4B77FFDFEFF2F6FFF7DEFFF91EEFFAF7F7FFA65FA5F993F251B9EBFFFFF5FF7FF7EFFFFBFBF37BFFBBD976B7BFFDFCBFF9E69CD5FFF72FBFDEB9DD7CCFCFFFFFFFBBDFFE8FF679BFFEFFFFFE4DF7F3F7FFEE8EEFFFF4573FD1F96DFFDFEDFFAD2F111FEC35E387FFE59B26F9A00BFDD7FFFFE2AFA5FDFF36B9BB4CBFDB7777BFE20344000814C2CAC201C73";
// synopsys translate_on

// Location: M10K_X69_Y31_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a189 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a189 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a189 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a189 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a189 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_bit_number = 21;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a189 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a189 .mem_init3 = "B597FFFFA7D8300805F3FFFFF68461BA01F13E977FE7FFFFD4EEFD7FFCE67FC5FEFF791BFF86FD37FFFF67FD37F7FE9EFEEEFCF9BEFFFF7B5AFFE4DFFF7F7FDFFFFFFFFFFFC6FFFFF7F5EFF77EBFBF6FF37FFF7EFFB7FFF7FFFFFEBFFE7FFFBFFDFFEFCFFFC7F6FFA7FCAD7EFFBFFFEBFF6FFFEFFFBFFFFFFBFBF7FFDE1FFFFFFFBFFFFFFFCFFCF7FBE7BFD2BFB6FFF7FFFFEFFF7EBFFBFFFFBFF7BF5FFFFFDFFFFFFFFFF74FFDF3FD877FDEBFF67FE777BFFE7FFBF7FFF7FBFFFF9F7F7FFFDFEFFFFAEFFBF3FEBECFB78B9BDE97FDD4FFDFD77FF1E6FFBBFFAE3FFFBF5EFFFFFFFFBFFFFFEFF6BFFFFDCEABAFA7FFFAFBD5F7EACFFEFFEFFBFFFFFF3FFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a189 .mem_init2 = "FFFFBEF5FEEEFEDBFF7F9FF3E7BFD73AFFDFFB6BFDE7FF5FFFFEFFFFBCF7EFFFFFFFF67FFDFF7FDFFAD7F7E7FFF1FDFD7FFBF47FFEE3FFFFFFF9FFA47FFFEFFFFFCEDFDFFFC7FEE5FAFD77FB7EAF6BB5FBC9DBF7DDF7BEBFFFFF5BD77BFE4FFFFDBEBDFFFFCBFFFFB67B9F7FFDB5EF7E3FEB7B2FDFDDFFFFFE7DFBFFFFF7FFFFFE7F6FFFFFE7FEFBAFF7FDFFFFE797FFADBFCEFBFFF7FFFFDFFFBFFFFFF77FFFFFFFDDFFFFCDDFFFDE9FFF7FFFEFDFFFEFBFFDF7FFF777FFF7BFFFFFFFFFFFEDFDF7FDFF748FEFFFDFBF7FEFFFEFFEFD87FFFBFCFFF77DFFFF7FFFFFEBFFFFEFFEEDFFF9F6AFD9FC3B9FFFE9B73F7FE73BED737BF73FFBFB7F7FE1FFBFF7EEFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a189 .mem_init1 = "FEDDFFFFFECFFFFFFF637EFF7EA9BF7FFBDFFF7FECB77EAFFFFDFF57DCF7B3FFFADFFFFFFDEFFFFF97FEFCFFFFFBFDFEB5DF5FFBFFFFFFFFFDDFF3FFF9E6FFF27DFFFBFECECFFFFD5FFFCFFFEFFA7F7EEFFF17CDFFF7FFFFFB7FFFFED6FF7FEF9BCFFFFE39CFFFFFD77FDFFFFFE71BFDFBF17FFABFF7FFFFFB7F7FFFFFFFFFFFEDDEFFEECDCFFFFFFFFC67FFB7EFFFF4BBF7BBFDC7EF79FCFD97FFBBFFC77FFFF3FEF7FFDFCFDF7FFFEFEFFFFDFEFE36FFDEFFFFDFF578BFFEFFFFFCFF8FFFFFF3BFF7BFFFEDEE2FBFFBBAEF3FF6BBFAFFDEFB75FFF77BFFFFBFFFFEFFEDBD3F7DFB2F3E7FCEF9FE77EFFFFF7DBBFFFFFFFE73FF0EF7F5AFFFBFFFFFFFFFFE7F";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a189 .mem_init0 = "FD6FBFFFFFCFBF1FFBF5BF3DFFE5CE37FF9EF7FBFFF7FFBBF8FDFFFFF3F3FFFEBD7FFFFFFF6DFEFFFFFF8FBFF6FFFE33FFD7F7CEAEB3F33F3BDFE7FFFF45FFFFFFFDFFFFFECBFEFF3FFFFFEEEDFFF9F9135FFEFFFFF7FEFFF7FFFFFFDFF7FFFF33FFFFFBFFEAFF1F3FEFFFABFFCFFBFFEBDF7BFFFFF7FEFFFFFDFFF7FEFD6FD6AFF7BFDB7FE6ECEFFBFFEFBDFE9FFFFDC6BFFFFFFFEFFFFFFD7BFF7FDE57EFFFBFFECFDFF76EFFFFFFFFFFDBFE27FFFEDF9FFFFFFFF7FFFF7FFDFF7FFFFCBFEFFFDF3B9EE5677FDF9FFCEFFFCE87CFED8BF777FFBFF7FFFC7FBFFFFBFBE7FFFEFE13B7FFEFF1382FF81ACE402338FBFE57FFDC1F7FDFFFE3C7C07F9008162FFF";
// synopsys translate_on

// Location: M10K_X26_Y37_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a117 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 21;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = "ABFBFFE8C5D9B0B9268A189794EFD5F5AF37F20920FFED181D243CFC11C3FDF3FFFFA25DC34F080BFFE3FBFF1EEFFFBFF7F7DFFFE0FFE867385A643E57FDBFFFFFDFFFFF77FFBFFFFEFE9FF31BFFFEFFDDDFD7FFD3FFCF3FFFDFFCFF3AFFFFBEE7F9FEC7FFFFFF6EFF96FFFFF1F7FBFFFFFCDDFDDFF7FFFF2FFEFFFD7B7B7F9D7CD777B73FF5BF5DFF7EFFB7FFEDFFFFFFFFEF7E5FFFE7FFDBEDB7FFDEFFFFF1FFDFFBFF3FFFFEFFFF7FFFFF9FDFFFFFF3FFFFFF5BFFC5F7ABDBBFFFDFFA7FFBFEFFFFB37F1FFF6FFFFFFCB37FFF7FFFFFFFFFFFD6EFFFF7EFCFFFFF5F31F4FBFFEFFF377FFFD77FFFFBFFEFFFFFFFFF7FDFFF7C97EFFFFFA7FFFFFFDF3DFDF3";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = "BFFEEFFF2FF7FF7B6FFCEF6F9FFDFC5D7FDFDFFFD8FEBFEFCBFB7FFC0FF7DCDFB1F7C5C93FBFFFFFDF7C6DF73FBFFDFFFFFFFF7B5FFBFEFF7FFFBEFF7FEFF5FFB477CDCFEEFFFF9E5FFC6FDD7FFFFFFFFFFCBF7A5EFBFFFFDCFF2BFF7FA3FEBEC3FFAF1FFFFFFEFBDEFFE7FF57FFF7FF7FFFFFB3AFFDDF7FFEFCFFFE5FFFBDFFEEF7FFF9EFFE7FEFFEC7F7FE3FFFFFBDFF5FFDA7F3BFEFFCBBF7BBDF46EDBAEDBD6FDF7BDEFEEEDF7CEFFFFFBDFFD7EFFECF6F7ADFFF3FEBFBBFFFEFEFFF8F9BBF755E7FBFFFFFBFF7FFFFFE35FFFF5BFDFFFFBEDDFBFDFF3CFEBAFF43CFF777EFB73F777EFFFF7FFDFFFFFEAA67FFE7DDEDD1F7DDF9FFFBFFFFFEFFBED7F49F";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = "EEFFB69BFEFFFF7FFC1FFFFFF7F7FDB5DDBEEBEFDFFFFFFBFE7F7EFFD3DFFEEFFE7FBF547FF37F8FF3FFFFBC86F7EFF7FE2F3E7BDFFE67FFD5FFBFF5B8FF99B1FAFFDFD71F7DFF3EFBFFFF9EEFFE7FEF71F8AFFC1FD7FFB976FFDFFB9E9FFE7FBFFEFFFF6FFFFFFFF3FFFFFFFFFAFDFFFFE9FFFF9FFFFF7BBFFFFFFEEFFE1EEFCE77FFFF1FFFFFFB0FBFB7FF9FFFFFFFFFCFFFF7FFDFF5EF7E9FFFFFFFF7BFCF99F7FFEF5FFF7FF35B9FB7FF9FFFFFFFFFFEFFF63E1FFBFF7FBFFFFF1FFFDFEFBF6E8FAB5FFBAF7BF7FFFFFE9FFFFFFFF3EFFFFF1F7FEFFFF2FEF73EDFFFDF3E7FFFFDF56F3FDFF7FFFE4FF7FFFFFEDEDFDFF7F15FFFFD6767FFFFE7D6FE37FF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = "7FDFAFEF1EFFDEF7FFDFFFFF7FFFFFDEEFDFF7FF9BDFFFE765FFFFFF1BFFFFBFFFFFFFFF7FEFFFFFDF7FFFEF1FFEDF6A7DCE5AFD7FFFFFFFBFFEFFFA3FF9CBEFFFFFEFF17FEFFFEFDFFFFFFF9FFFF6DF7FFDF7AEB7F7FEFAFEFFFFE6C7FFFFDEFBFFFDF9FFEBFBFFDFFCE7BFFFFFF566DB79D5E63FFFFFF247FDBFCEDE77F7DFFEEFFFD75EFDFFFAEABEB7FDFFF57FF7FFFFF17F33FDDDFFEFEFF7EFFBFFFFEF7E7FFFFE66FFFDFFBDE097BFBF93FFF627DFFAF7FEFB7FFFEEEF9F4FFBDFC3CDBFFFFE8851FFF8FB981BFF995FF9EFF73FE9858D118141ED7EFADFFFFF7FBDDF1C07FEBFCF7DFDDF0D5F6F0EAFEE00367DDF94EB4A939FF7EEBF2880EC200001";
// synopsys translate_on

// Location: M10K_X14_Y29_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_bit_number = 21;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141 .mem_init3 = "03E6493B34C53E2FF9BFBE1B76664EEFC48020E51007D7008CE03575F4520D9CEEED77FDFF67FFFEBCBC99BCDFE6FFFF27CEC7FDFFBFFF7FFDB8389BC1989A177F5FBFBDFF67FFFBFDFFF7ECFE7FFFFEFBDF7FFDFFFFEF57FFFF7EE37FFFF27EB9BFF7EF7FFFBFDFFFFFFFFFEFFEFFCF7F7FDFFFFFFFFB9FCFEFFE3C9FFF9F0F4BD7FFFFFBFFFFDFFECDFFF9ECFEFFDEFFFFFFFFFBFDFB9FE7FFFB7D3EDF9B76CFF36FAC99DF7EF77DD9AFEBBFDFBF5FFFF9FFFFFDF9FFDDDFEFA6FF2FCFBFA4BFFFFFFEFFFFF1DFED3FFFFBF79FFF4FFFEF7F7F7FFFFF1FFC787DBD4DBBFFDFFBBFB7FFF97FE9DFEE7FFFDFFFBFFF8FFFEFF6FF26EDDF3FFFF87FFB8DBFFF8F";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141 .mem_init2 = "FFF9BFEEBFFBFFF7FFDFFDB7FF7BFDDFFEFEFFDF7EEDFF3FF9FFF7FFBFDFFFDFE3FE3F3FFFF9DF36FDFFFF77EDFFBF7FFF3CEC7EDFEFFEDF79FFFFBCFFEFFFA8E7FFB7FECFFFFFBEFA7FD767EDFBBF7DFFFB8DF6EEFFDEDF7EB9BBAFADFEFFBDF9DFBFFFEF7D7F8FD6DDDF7FDB3FAFDFF17FFF5BEFFFBFF7EF6091F1FFFFBFADFBDFBFB9FEBD7F8FDFF3FDFEFF9DFBDFFBFBFF7DDFFFFFF7FDFFDFF7FFFFFFADFFBD5F3FFFFBDFDFB3DFFCEED7EFFDDFDE3F4EFBFE7BFE9EE7F777FEBEFDFE527EFCBFFFEFFF7FDFDBFEDCB1D7DFF7DFEFFF7FFC7DFDFE1FFDEF5FFFBFFFFE4FFFBC5FFFFFFE7F9FA9FFF76FF7AFFF9FF7DFF3DDEF73FFBF5CDEEF5FFFF7FE0F";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141 .mem_init1 = "ABFFFFFFBFF3FF2FEFFF3FFFAFE7FB5EE9EADD3FB9E7FFDCBB6FFFFFBFFFFFD9EFFFEBBAF7FFEEDF7B271FEDFC3FF75FEF3F77BEFFFFFFFF7FBE5F7B9FFFFFDF1C7EFAFFFFFFFF9FFAE7976DFEB77E9FFFF775CFEFF3DF3F7FAC5F7FECDFFFDFFFDFFFDBB9F7FFDFFF7FF7FDFFFFFBDEF73FFF5EB9FFFD3FFB7FFFFF99FFEF1FBBFFDFFBF9B7D88EFFFFF7AFFFEFFECEFE376EC73CFDFF3FEF5FFFBFFBF7ED7FFFBFFFBFFFFFFEDFFFFFFCCBFFBFFB5FEFFFE7FFFBDFE6BF7FEFFDDFFF0FEEBEBDFFFFBDFEBFFECCFBFFFFFFEFDFFEFFFFF2EFBFDFEFBFBFFAB79EFBFD7F3D4DFFEEFFFFFF7FFFCFDFEFFCBFFFDEFFBFFBEBEFFFFFFFB7BFFABFDAFFFFBF7F62";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141 .mem_init0 = "FFFFFEFFFFFFFFAFFF9FCB5FFF7FF65FDBF7EFFFFFDFEFFFFCFFFFFFFFFFFF79FFFF7FFFFFFFF7DF7AFBFFFFF7BEFF4F77FFFBFFDD6BB6E77F7DF7FFDD7BB31EFF5F7FFDFBFDDFCA7FF7FFFFFFFEFF5FFFFFFFFFFEFEFF2FFFFF63FFFFF77F76FEDFFDDFFFFFFADFFEFEFFDBCABFEEEFAFA7FCFFEBFFFFAFDFFFFF7FFF9FFF5DFFDFBFF7F3FF7F5FFFFFFFDF3BFFFF0FFBFEF8FFDCDFFB7FFF7FFFFCFFFE7F77FFDFFBFFFBFF7CDFFF7EFFECD7FFDFFFFBFFF9FFFD7FFFDBFFFFF77B7FFFFF6D7E7FEEBBE7FA6D9B5CE247D722CAAE046A75BDC5AE7EAE5F61FFFDFABDEFF636FEFECAF5B284EFE33FEBFEBD7E70EA3646FBFF7FAC8407A24FE5687FF6F3EDFE";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N12
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~113 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~113_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a165~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a189~portadataout ))) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141~portadataout  & ( (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a117~portadataout ) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a165~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a189~portadataout ))) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a117~portadataout ) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a165~portadataout ),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a189~portadataout ),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a141~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~113 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~113 .lut_mask = 64'h00CC474733FF4747;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N3
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~114 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~114_combout  = ( \spriteController|tc1|RGB_o[21]~21_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~113_combout  ) ) # ( 
// !\spriteController|tc1|RGB_o[21]~21_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~113_combout  & ( (\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & 
// (((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a 
// [2]))) ) ) ) # ( \spriteController|tc1|RGB_o[21]~21_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~113_combout  & ( (!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ) # 
// ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ) # 
// (!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout )))) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\spriteController|tc1|RGB_o[21]~21_combout ),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~114 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~114 .lut_mask = 64'h0000FEF0010FFFFF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N12
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~116 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~116_combout  = ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~114_combout  & ( 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  ) ) # ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~114_combout  & ( 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & ( (!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~115_combout ) # 
// ((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~112_combout  & \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout )) ) ) ) # ( 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~114_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & ( 
// (!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~115_combout ) # ((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~112_combout  & 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout )) ) ) ) # ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~114_combout  & ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & ( (!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~115_combout ) # 
// ((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~112_combout  & \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout )) ) ) )

	.dataa(gnd),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~115_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~112_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout ),
	.datae(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~114_combout ),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~116 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~116 .lut_mask = 64'hCCCFCCCFCCCFFFFF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[21]~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N9
cyclonev_lcell_comb \spriteController|tc1|RGB_o[22]~22 (
// Equation(s):
// \spriteController|tc1|RGB_o[22]~22_combout  = ( \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [22] & ( (\spriteController|tc1|visible_flag~4_combout  & \spriteController|tc1|visible_flag~7_combout ) ) )

	.dataa(!\spriteController|tc1|visible_flag~4_combout ),
	.datab(!\spriteController|tc1|visible_flag~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|RGB_o[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|RGB_o[22]~22 .extended_lut = "off";
defparam \spriteController|tc1|RGB_o[22]~22 .lut_mask = 64'h0000000011111111;
defparam \spriteController|tc1|RGB_o[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y33_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a142 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a142 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a142 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a142 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a142 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_bit_number = 22;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a142 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a142 .mem_init3 = "FFFFF93B34C53FEFF93FBFDFFEE65EAFC48020E11047D7E0ACE407FDE7FFF243EEE577FDFFE7FFBEFFFFFFFFFFEEFF9FBFFEFFFFFFBFFF1FFDF8289BC1981A377FFFBFFFFF67FFBBFCEFFFEFFE7FFF9EFBDF7FFDFFFF2F77FFFFFEE37FFFF23CB9BFFFFFFFFFBF9FFFFFFFFFEFFEFF9FFF7FFFFFFFFFFBFFEFEFFE3F9FBF9F4F4BFFFFFFFBFFFF9FFECFFFFFECFEFF9EFFFFFFFFFBFDFBFFE7FFFB7F3E9F9B36CFF76FAC99DF7FB7FFFFEFEFFFDFBF9FFFF9FFFFFBF9FFFFC7FFA4FFAFCFFFE4FFFFFFFEFFFFF19FFFFFFFFBF79FFF9FFFEF7FFF7FFFFF7FFCFA7DFDCDBBFF9FFBBFB7FFF97FE99FFE7FFFDBFFBFFFDFFFEFFEFF36EDDF7FFFFA7FFB8DBFFF8F";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a142 .mem_init2 = "FFF9BFEEBFFFFFB7FFFFFFB7FF7BFD9FFEFEFFDF7EEDFF7FF9FFF7FFFFFFFF9FE3FE3F3FFFF9DFF6FDFFFF77EDFFFF3FFFBEEDFEDFEFFEFF79FFFFBCFFEFFFF9E7FFB7FECFFFFFFEFB7FDF6FEDFBFF3FFFBBADF6EFFFDEFF7CBDBBADADFEFFFDFBDFBFFFEFFD7FDFDEDFDFFFDB3FAF9FF77FFF5FEFFFBFF7EF70D1F1FFFFBFEDFBDFBFB9FFBD7FDFFFFBFFFEFFBFFB9FFFFBFF7FDFFFFFF7FFFFDFF7FFFFFFEDFFBF5F3FFFFBDF9FBBDFFCEEDFEFFD9FDE3F7EFBFFFFFFFEE7F777FEBEF7FE127EFCBFFFEFFF7FDFDBFFDCF3DFDFFF9FE7FF7FFC7DFDFE7FFDEF5FFFBFFFFE0FFFBC5FFFFFFE7FDFBDFFF76FFFBFFF9FF7FFF3DFEFF7FFFF5DDEEF5FFFFFFE4F";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a142 .mem_init1 = "ABFFFFFFBFF3FF6FFFFF3FFFEFE7FB1EE9EBFD3FF9E7FF7CBB6FFFFFBFFFFF99EFFFEBBAF7FFEE9F7B279FEDFC3FFD9FEF3F77FFFFFFFF7F7FBE5F7B9FFFFF9F1C7EFAFFFFFFFFDFFAE797EDFEBF7C9FFFF7F7FFEFF3DF7F7FAC5F7FECDFFF9FFFDFFFDFB9F7FF9FFF7FFFFD7FFFFB9FF73FFF5EFFFFFD7FFB7FFFFF99FFEF5FBBFFDFFFF9B7DECEFFFFFFAF7FEFFF8FFF377EDFBEFDFF7FEF5FFFBFFBF7ED6FFFBFFFBFFFFFFE9FFFFFFCEFFFFFFB1FEFFFE7FFFBDFE6FF7FEFFDCFFF0FEE7EBDFFFFBDFEBFFE9FFFFFFFFFFFFFFEBFFFF2EFBFDFFFBFFFFAB79EFBFD7F3D0DFFEEFFFFFF7FFF9FFFFFFFFFFFFEFFFFFFEBEFFFFFFFB7FFFABFDAFFFFBFFF22";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a142 .mem_init0 = "FFFFFEFFFFFFFFFFFF9FFFFFFF7FFE1FDBFFEFFFFFFFFFBFFCFFFFFFFFFFFF39FFFF7FFFFFFFF79F7BFBFFFFFFFFDF1F7FFFFFFFFDEBBFE77F7DF7FFFD7BF35EFF7F7FFFFBFDFF8B7FF7FFFFFFFFFF1FFFFFFFFFFFFEFF6FFFFF63FFFFFF7F36FFDFFDDFFFFFFA9FFEFEFFCFFFFFEFBFAFA7FCFFFBFFFFFFDFFFFF7FFF9FFF1DFFDFBFF7FFFF7F9FFFFFFFFFBFFFFF0FFBFEF9FFDCDFFB7FFF7FFFFCFFFFFF37FFDFFBFFFFFF7C9FFF7FFFEFFFFFDFBFFBFFF9FFFD7FFFFFFFFFF7FBFFFFFF2D7E7FEEFBF7FA65FB7CE6DFDFFFBFFFBFFFFDFFF7FFFEBEBFE1FFFFFEFDEFFE36FEFFCAFFFF7B100000140042C008004008000880537BF85DFFFEFFFFF7FFEDBE";
// synopsys translate_on

// Location: M10K_X41_Y43_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a118 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 22;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = "500000373CF930F9268A18DF34EFD5F5AF37F00980FFFDFFE6DBC303E23C0000FFFFA25F1FFFFFFFFFFBFFFFFEFFFFFFFFFFDFFFBFFFFFFFFFFFFFFF37FFBFFFFFDFFFFFB7FFFFFFFEFE9FFFFFFFFEFFDDFFDFFF93FFDFFFFFFFFFFF12FFFFFEEFF9FECF3FFFFF7EFF96FFFFB1FFFBFFFFFCDDFF1FF7FFFF2FFEFFFF3BFB7FDD7CF777F7FFF7BF7FFF7FFFFFBFEDFFFFFFFFEF7E1FFFE7FFDBEFB7FFBEFFFFF1FFDFFBFFFFFFFEFFFF7FFFFFBFFFFFFFF3FFFFFF1BFFE5F7ABCBBFFFBFFA7FFBFEFFFFF3BF1FFF6FFFFFFCFFBFFF7FFFFFFFFFFF96EFFFF7EFCFFFFF3F31F5FBFFFFFFF7BFFFFF7FFFFBFFEFBFFFFFFF7FDFFF7CD7EFFFFFA7FFFFFFBF3DFDF3";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = "FFFEEFFFEFF7FF7BFFFFEF7FFFFDFD5D7FDFDFFB99FF7FEFCBFFFFFC7FF7DCDFB1F7CDCFFFBFFFFFDF7C6DFFFFBFFDFFFFFFFF7B1FFBFEFF7FFFBEFF3FEFF5FFB277CDCF3EFFFF9FDFFC6FFDFFFFFFFFFFFCFF7B1EFBFFFFDCFF2BFF3FA3FEBEC3FFAF1F3FFFFEFBDEFFE7FFB7FFF7FFFFFFFFF3EFF9DF7FFEFCFFFE3FFFBDDFFEF7FFF93FFE7FEFF6C7FFFEBFFFFBFDFFDFFDE797BFEFFCBBF77BDF16EDFAEDBD6FDF7B1EFEFEFF7CEFFFFEFDFFFFFFFECFFFFE9FFF3FEBFBBFFFEFAFFF8F9BBF755E7FFFFFFFBFF7FFFFFFBDFFFF7FFDFFFFFE9DFBFDFF3CFEBAFF23DFF677EFB73F77BEFFFF7FFFFFFFFFFBF7FFE7FDFFD5F79DF9FFFBFFFFFFFFFEF7F4BF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = "EEFFBE1B3EFFFF7FFC1FFFFFBDF7FDB7FDBEFBFF9FFFFFFBFE7F7FFFB3DFFEEFF2FFBF5EBFF3FF8FF7FFFFFCF7F7EFF7FE2F3FFF9FFF67FFD5FFBFF5F8FF99B1FAFFDFDFDFFDFFFEDFFFFFFFBFFF7FEF71FEAFFDDFD7FFB9F6FFDFFBBE9FF63FBFFEFFFFBFFFFFFFF7FFFFFFBFFB7DFFFFE9FFFFDFFFFFFBBFFFFFFEAFFE1E6FCE77FFFFDFFFFFFB7F9FB7FFDFFFFFFFFFCFFFF7BFDFF5EF7F9FFFFFBFF7FFCF99F7FFEF9FFF7FFB7F9FB7FFDFFFFFFFFFFFFFF77F5FFFFF7FBFFFFFBFFFDF6FBF6E8FAB9FFBEF7BFFFFFFFE4FFFFFFFF1EFFFFF5F7FEFFFF2FEFFFEBFFFDF1E7FFFFDF5BF3FDFF7FFFF4FFFBFFFFEDEDFDFF7FD9FFFFD6767FFFFEFBEFE37FF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = "7FDFAFEFDEFFDEF7FFDFFFFF3FFFFFDEEFDFF7FFDFDFFFE765FFFFFF3FFFFFBFFFFFFFFFBFE7FFFFDF7FFFFFDFFEFF7B6FCE5AFDBFFFFFFFBFFCFFFB3FF9CBEFFFFFEFF1BFEFFFEFDFFFFFFFDFFFF6DF7FBDF7AFF7F7FFFBFEFFFFF7BFFFFFDEFFFFFDF9BFEBFBFFDFFCE7BFBFFFF567DF39D5A77FFFFFF3FFFDFFFFBE77FFDFFFFFFFD79EFFFFFFFEBFFFFFBFFD7FFEFFFFF17FB3FDFDFFEEEFF7EFBFFFFFEF7FFFFFFFBFFFFFFFFFFFFFBFBFFFFFFEFFFFFAF7BEFFFFFFEEEFFFCFBFDFC3CDFFFEFE8891FFF8FB83DFFFFFBFFFFFF57FE984CDD18141ED7AFBFFFF9F7FFDDFE3F8000000000020F3C000E15011FFC1820008000404600011C0D77F13FFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y45_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a190 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a190 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a190 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a190 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a190 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_bit_number = 22;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a190 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a190 .mem_init3 = "000000005827FFFFFEFFFFFFFFFB9E45F60EC168800000002B11028003000000FEFFFFFFFFF7FFFFFFFFFFFFFFFEFEDEFFEEFFFFFFE7FFFBFBFFECDFFF6F7FDFFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFFFF7FFFFEFFEFFFFFFFFFFFFFFF6FFFBFFDFFEFCFFFF7FFFFFFFFEFFFFFFFFFFFFF7FFFFFFFE7FFFFFBFBFFFFDF0FFFFFFFBFFFFFFFF7FFFFFFFFBFFFFFFFFFFFFFFFFFFF7FE7FBFFFFFFF7FF7FEFFFDFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFF7F6FFFDFEFFFFACFFFFFFFFFFFFFFB9FFFFFFFDE7FFFFFFFFDFEFFBFFFBFBFFFFF6FFFFFFFFFBFFFFFF7FFFFFFFFFFEFFFFFFFFEFFFDFFFFFFE7FFFFFFFFFFF73FEFEFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a190 .mem_init2 = "FFFFBEF5FEF7FFFFFFFFFFFFFFFFFFFEFFFDFFFFFFFFFF7FFFFFFFF7BCE7EFFFFFFFFF7FFDF7FFFFFFFFFFF7FFFFFDFFFFFFFD7FFEFFFFFFFFFBFFA5FFEFFFFFFFCEDDFFFFD7FEFFFEFF7FFFFFFFFFFFFFE9FFFFFDEFFFBFFFFFFBD77BEE6FFFFDBEBDFFFFF7FFFFF77F9FFFFFFFFFFFFFEF7F0FDFE7FFFFFFFFFFFFFFEFFFFFFE7F6FFFFFF7FFFFBFFFFFFFFFFF9FFFADBFFEFFFFEFFFFFFFFFFFFFFFE77FFFFFF7FDFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFEF77FFFFBFFFFFFFEFFFEDFDF7FDFF75B7FFFFFFFFFFFFFFFFFFFFD7FFF9FCFFEF7FFFFF7FFFFFEBEFFFEFFEED7FF9F7B7DFFE7FFFFFFBF7FFFFEF3FFF77FBF7E7FBFF7FFFEDFFBFE7EEFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a190 .mem_init1 = "FE5DFFFFFEF7FFFFFF67FEFFFFFFBFFFFFFFFF7FEEEF7EBFFFFFFF5FDCE7F3FFFFDFFFFFFDF7FFFFFFFFFFFFFFFFFFFCFDDF5FFBFFEFFFFFFFDFFFFFF9F6FFF27DFFFBFECEF7FFFDDFFFCFFFFFFBFFFFEFFF57CDFFEFFFFFFF7FFFFEF6EF7FEFFFCFFFFEF9F7FFFFD7FFDFFFFFFFFFFDFBF77FF9FFEFFFFFFF7FFFFFFFEFFFFFFFDEFFEECFF7FFFFFFFFEFFFBFFFFFF5BFFFFBFDEFFF79FCFFBFFFFBFFD77FFFF3FFF7FFDFF7FFFFFFFFFFFFFFFFFFFEFFDFFFFFDFED7FFFFCFFFFFCFFDFFFFFF3BFF7BFFFF7FFBFBFFFFFEF3FFFBFFEFFDFFBFFFFEF7BFFFFFFFFFEFFFDBDFF7FFB6F3E7FF6F9FE77FFFFFF7DFBFFFFFFFE73FFCFEFFFAFFFBFFFFFFFEFFE7F";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a190 .mem_init0 = "FD6FBFFFFFD7BF1FFFF7BF3DFFFDFE3FFF9EF7FFFFEFFFBBFBFFFFFFF3E3FFFEBD7FFFFFFF77FEFFFFFFBFFFFEFDFE3FFFDFF7FEBFEBF7BF3FFFFFFFFF45FFFFFFFDFFFFFEF7FFFF3FFFFFFFFDFFFFFB975FFEFFFFEFFEFFF7FFFFFFDFE7FFFF33FFFFFBFFF7FFFF3FFFFFBFFFEFFFFFF7DF7FFFFFEFFEFFFFFDFFF7FEED6FF6BFF7BFDB7FFEFFFFFFFFEFFFFEFFFFFFFEFFFFFFFFFFFFFFFD7BFFFFDE47EFFFBFFFFFDFF777FFEFFFFFFFDFFFFFFFFFDF9FFFFFFFEFFFFF7FFFFFFFFFEDBFEFFFDF3B9EE57FFFFFDFFCFFFFCFFFFFFFABF777FFBFEFFFFF7FBFFFFFFBF7FFFEFE1C4000100000000000000000050400000002C00020001C383F806FF7EFBFFF";
// synopsys translate_on

// Location: M10K_X14_Y35_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 22;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166 .mem_init3 = "CC1FFE801900FE7303F3A27EEFFE3F7F14EBA8D000140418D9BFE0048CFFBDFF3DBF9FFFFFFFDFFFFFF7E7FFFFFFFFFFDFEE9BFFFF7FFFFFF7FEBFFDBFFFBE0DFFDFADBFFFF9FFFFFFFFF3FFFFBBFFFFF7FE9FDFFFFFFFFFFFBF5FEFFFFFED7FFFDFFFF72FFFFFFFFFF7FFFFFFB36FFFFFFF9E3BFD9FFE1B97FE5FDFFE1FFDFFFFFEFFFFFFDDFFFFFFFFFFFFFFFBFFFFFFB33EFFFB3F397FFFFFBFFFFFFFFFFFFFFDBFFFFF7FFFFFFFFFFFFFFFFFF3FFFEFF3FF6DFF7FBFF9BFF9FFFEFFFFFFFFFFDBFF9FE1FFEFFFFFFDFFFFFFFF3FFFEFFBFFBDFFFF9FFCBFFBFFFFFFFFFFFFFF23FFFFFFF7FFFFFF7FFFFFFFFFFFFFE9DBFCFFFFEF7FF3FFFDFFFFFFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166 .mem_init2 = "EFDFBFFBFFEFFFFFFF7FEF7FFFFFD7FF6FFFBFEFFFFE6DFFFFFFDFFFFF9FFFFFFF7EFFFFFCFFFFFFDFFFFFFFFFFFBFFFFFFFBFEFFFFEF7FFFFFF5FBFFFFFF3FFEBDFFFFFFFFFEFFFF7FFDFFFFFFFEFFFFFFFBFEFFF6BF3FFFFF7DFFFFFFFFFFFFF6FFFFFEF7FFFFFFBFD7F7FFFFFFFFFEFFF0FFFFFFFCFFFFFFF9FFFFFFFFFFFFFEF7FFFED7FFFFFFF7DFFFFFFFFFFFFEFFF2FFFFFFFFFBFFFFFDF7FFFFFFFFFFFFFF7FFFFAEF9FFFFFFFFFDFF9BFEEFFF7FBFEF7FFEF5EFBBFFFFFEFFFFFFFFFFFFB6FF7FDFFFFFCFFFFFFDFFEFFFFFFFFF373FFFFE79EDBFBFFFFFFFFF7FFFFFFFFFCFFF27FFFFFBDFDFFFFFFFFFFFFFFFBFFFFBBF1FFDEFFFDFFFFFFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166 .mem_init1 = "FFFFFDFBFFFFE7FFFFFFFFFEFFFFFFFFFFFFBFFFDBFFFFFFFBFFFFFFFEFFFFFFFFFFBFCFFFBFE76FAFFFFFFFFFFFFFFFFFFFBFF3FFFFE7FFFFFFFFFFFFFFFFFFFFFEFFFBEFFFDFEF1FFFFF9FFFFFFEDFFFFFBFFFFFFFFFFFFFFFDFFFE7EEFFFFFFFE7FFFFFFFFFEFFDFFFFFFFFDFFFDFFFBFBFFFDFF6FDFFFFFFFFFFFFFFFFFFFFFEFFFFBFFFFFFFFBFFFFFEFFDFFFFFFFBFBFFFCEF737CFCFFFFFFFFFEAFFFFFFFFBFBFF7FEFFFFFDFFFFFFFFBFFFFFFFFFFFFFFFFEFFE9FF7FFFFFFFF6FFFFFFFFFFFEDFFFFF7FF7FB9DFFF79FFFFFF3FFFFFFFC0FFEFAFFFFFFFFFFF7FFFFFFFFFF3FFFFEF9FFFBFF77FFFFBB7FFFFFFFB9FDFF3BBFFFEFEFBFFFFFFE7FFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166 .mem_init0 = "FFF7BF7FFFFFFFFFE7FFFFF7FBEDFEBFFFFEBFFFFFF67FFFEEFFFFFFFEF7FFFFFFE7BFFFFFFFFFFFF7FFFFFCFFEFFFBFFFFF3FFFEFFEFFFFFFFFFFFFFFFFFFFFBFFFFFFFEFDFFFFFFFFFFFFEFFFFFFFFFFFF3FFFFBFADFFFFF7FFFFFFFF7F7FFFBFBFFFFFFFFFBFFFFFF77AFFA7FFFBFFFFF3EFDF3F77FFDFEFFBFFFFF7DFFFF99EEBFAFFFFFFAE5FAFFDBBFFC1FDFFFFFFF5FF7FFFEFFFFBFBFB7FFFBBD977FFDFF9FFFFFDFFFFF7FFFBFDFFFFFFF9FFCFDBFFFFFFFFDFFFCFFFFFFFFFFFFFFE4FFBFFFFFFEFFFEFFFFBFFFFDFFFFFFFFFFBFFAD2F111FEC35FF87FFE51F26FFDFF0022000001C500000140800000040000880401DFCBFFFF7EB3D3DBFFFE7F";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N54
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~118 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~118_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a190~portadataout ) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a118~portadataout ))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a142~portadataout )) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166~portadataout  & ( (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a190~portadataout ) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a118~portadataout ))) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a142~portadataout )) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a142~portadataout ),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a190~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a166~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~118 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~118 .lut_mask = 64'h3535000F3535F0FF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N21
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~119 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~119_combout  = ( \spriteController|tc1|RGB_o[22]~22_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~118_combout  ) ) # ( 
// !\spriteController|tc1|RGB_o[22]~22_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~118_combout  & ( (\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & 
// (((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & \spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a 
// [2]))) ) ) ) # ( \spriteController|tc1|RGB_o[22]~22_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~118_combout  & ( (!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ) # 
// ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ) # 
// (!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout )))) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\spriteController|tc1|RGB_o[22]~22_combout ),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~119 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~119 .lut_mask = 64'h0000FECC0133FFFF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N30
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[22]~97 (
// Equation(s):
// \spriteController|scoreController|RGB_o[22]~97_combout  = ( \spriteController|scoreController|RGB_o[10]~1_combout  & ( (!\spriteController|scoreController|RGB_o[10]~0_combout  & 
// ((\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70~portadataout ))) # (\spriteController|scoreController|RGB_o[10]~0_combout  & (\spriteController|scoreController|RGB_o[22]~48_combout )) ) ) # ( 
// !\spriteController|scoreController|RGB_o[10]~1_combout  & ( (\spriteController|scoreController|RGB_o[22]~49_combout  & \spriteController|scoreController|RGB_o[10]~0_combout ) ) )

	.dataa(!\spriteController|scoreController|RGB_o[22]~48_combout ),
	.datab(!\spriteController|scoreController|RGB_o[22]~49_combout ),
	.datac(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datad(!\spriteController|scoreController|RGB_o[10]~0_combout ),
	.datae(gnd),
	.dataf(!\spriteController|scoreController|RGB_o[10]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[22]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[22]~97 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[22]~97 .lut_mask = 64'h003300330F550F55;
defparam \spriteController|scoreController|RGB_o[22]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N6
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~120 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~120_combout  = ( !\spriteController|scoreController|RGB_o[22]~97_combout  & ( (!\spriteController|tc2|visible_flag~2_combout ) # 
// ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ) # ((!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [22]) # (!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ))) ) )

	.dataa(!\spriteController|tc2|visible_flag~2_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ),
	.datac(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ),
	.datae(gnd),
	.dataf(!\spriteController|scoreController|RGB_o[22]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~120 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~120 .lut_mask = 64'hFFFEFFFE00000000;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~120 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y11_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 22;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = "E7FFF7FFBFC008404EA2E19AFFAEE3F02CBE3FF98BF2FFDEF40180002C080A7A3F97FFFFFFFB7FFFFFDFFFBDFF7FFFFF7F9EFFFFFFFBDFFBFEDDFB6B605D059FF37FBFFFFFFFFF3FEFFBFA7FFBDDFFFE7F39FDFFFFF9EDFFFDFCFFFFF8FF33FFFFFFEFFFFFFFFF3FFFCEFB6FFBF9FFFCFFBDDFFFFBBBFDFFFBFFF7FFDE7E7FFFFDB9FFFFFFFFFFFFFFDFFFFFFFDFFDFFFFAFDFFF7FFFFEDFFFF9EDEFFCE6FF1F7FBFFFFEFEF73FFFDFDFFFFFFD77EFFBFFABFFFB7BFEFF3FFFEDBF7FF4F7B35FFFFEFFFFFFFFFFFFFF4FE57F67BFFFFE8FEFFF3FF7C7DFFFFFFFAF9FFFFEFFEFFDBFFFFFFEFFFEFFFF9C7FF8BE7FF7FFFFBFFAFBFEFF7FFFFF1FEFDFFFF3EBFD";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = "BF8FFFFFFFFFFFFFFBDCFFB3AF7277FF77AFFEFDFFDE7FFFFF9FB7FFFE93FFF57FDFFFFDFCFFF7FFFFFFFFFE7F6FBDFDF3BBF7FFFBFFFFFFFBFFF77FFFEDE5DEFFFFF77FFFBFFFFFFFFFF7E7FCFFADFFFFFFB5FEBFFFBBFFFFE6FFFFFF7E3EEFC7BF37FEFFBF7FFFFFDCDFFBFFFDFFFDFBFFBFFBFFFFFFFFFFC6BFFFF79F7FFFF1BFFFFDDFBB1FFFFFFECFFFFBFFBBFFDDB9FF7D57DDFFFDFFFFFF9EFFFDCB9BFFFFFFBF7FFFEFFFFDFFBFFD9FF77FFFFD3F7F4FFFF7BFFB3FAFFFDDFCFDEEF9EFFFE7FDF6FFE6FFFFDFFFF4B6FD7FFFFFBF7FFEDFE5BFFFFEBF7FDD2FFDB7F1FDFC7FFCEBFEFFFDFFFEFFFFFEFDFFFFE63BFFDFFFDFFFFEFF3D3CFF7E6FFF73";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = "C1FE7FFFE9FFFFFFFFDFFFFFBEFF6EFFF63FAFF7FFDFFF1FFFBF1FFF1E13FCEEFFBFC7FFDFFFFFFFFFFFFFFFF2F9FFFFFFFFFF5EDFFDFFFBFEDFFFFFE5DE6C7B7DEFDFFBDADFFFFFFFDEEFFFFFDFFFFDBFB7FFF7FDFFFFEDFE7FF7FF7FBFFF69BBFFDFFBFADFFFFFFFDFFFFFFFDE7FFFFFB7FFFEFDFDFFCDFF7EFEFFF2BF7F317FBEFFFFCEFFFFFFFBDFFFFFFFFFF3FFF5FFE9FEF97FDF3EFF577B9F3EFC95FFFF3FFFFFF1FCDFFEFFDB7FFF7F7FFFFFFFFEFDDD7FB7DFFFFF3E9FF3FFFFEF7FFD3F7FFFFFFFFFFEFFDFFFFFFF7FBFFFFFFFFFDFAFF7FFFFFF3FFA739F7FEFFFFDFFFFFFFFFF7FFEFFFFBFDFFFFFFDFFDFBFC8F779D7FFFFFFD9FFFFFFFFF1BB";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = "7FF7FFFFFDFEF9FEFFDF5FFCFFFFFFFFFF37EFBFF37F7EFFFFBF7FB7FF7CFE7FF3BFFEFF3FFFF1FFDFFFDBFF996BFE7FFFB7EBDFFFFFFFFFEF3FDBBB7F1FC5BFBFBFFFFFFFFFFFFBFFDFF7FDFF8F5FFFE67FD8BFFFFFFFFFFF3FF3FF5C7FFFFFBF9FFFFEFFFFFFFFFFFFF7F5FE7FFFFFFE7EDDFBFEFFFFFFFFBFFFDF5D9FFF7FFFBFFFFFE7FFFFFFFFDFDFFFFFBFFFFFF7BFD757FEFFFFFFFFFEDF7FDDF5D3FE5FBFFFBFEFFFF7FFBFD77FFF7F6A7FFFBEBFF7FFFBFFFFFFFBBFDF6FD76FAFB9BF9FFEE135C3D158BAE7EC6BD833025637C120497EFFB9BAFFBF7F7FF0FDBFF5FF808018D818010000400002000020000C0020000820187458FFF7FFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\vga|sync|v_signal|Equal0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "0F87BFE8B51362E718F973CC60FFEDBF7A77F1CFFFFFFFDE3FFFFFFFFFF7FFFEFFFFFFFFFFF9FFFF84FFFFEDFF63FFFE3FFEBFDFEFFFFFFF7CFFFFFFFFFFFFFEFFF7EFCFFAFBFB78437C5DF1FEFBFFF66BFEAFDDFEA9FFA470FF9DFFFFFFFFEC7FFFFF1DFFFFFFFF7FF7FBBEEBBFDFFF7FEDFEFFFFFFFFF73FFFFFFF7FFFFDBF7FFFFFDEFD3FFFEF7FFBF77F7B75FEFFFFEFFFFF7FFFFF603FFFFFFFFFFFFDFE7FFFDFF6FFEFFFFF7BEBE77F7F5FFEFF7FFFFFFF3FFFFFFF7FFFFFFEFFFFFFFEBFFFFC77FE3FDFFF7BF5F4FF6FAFEFFE7FEFFFBFFFFFFFFF7FFFFFFFFFFBFFFE7FFFFFF7DFFFD6FF1FFFFFFF7FF7FFEF7FEFFFFFFFAFFFFE7FFFFFFF7FFA7FFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "3BFFFEFFFBFFE77FBF6FD3C77F7BFFCF7FFFFE7FF7FFFFFF3FFFFFFFDFFFFFFFFFFFF7FFFFEFFFFF3FFA74FFCFFFFFFFFFFFFFFFFFEFFFFE7FFFFFFFFFFFFFFF7FFFF3FFFFFFEFFF3C6F7EEF7FEFFFFFBFFFFFFFF9FFFFFE7FFFFFFFFFFFFFDE6FFFFFFFFFFFDFFB37DAFBFCDFDFFDBF7FFFCFFFFFFFFFFEBFFFFFFFFFFBFFFC7F7FFFEFF679FF5F3B7B7FFDA7F9BF7EFFFFFBFFFFFFFFFFBFBFFFFFFFFFFFFC7FFFFFFFFFFFFFFF73EFFFFFFFFB9FFF7FFFFE7FFFFFFDFFFFFDFFFFFFFFFFFEFFBFFFFFFFB7FFEE45AFFFDFFB73FFFEBDFEFEBBFFFFFFFF7FBFFFF3FFFFFFFFFFEF7F3BFFE7FFFF1B9FFFDFFFEFFFEFBFFFE7FF7FFFFFFE7FDFFFFFFFFEFFFE";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FFFFCD79FFFFFFFF3BDEFFDFE7FFFFEF1FFEBEFF7FFFFFFE7FFFFFFFFEFFFFFE6FFFFFFFFFFFB3FF0FDEDF7F9AEFFFBB3FBF5FCFFFE7FBFF5FFFFFDFFFFFFFFF7BFFF9FFEFFDFFFF6FFEDFBFFFFFBFFB3BFFFF7BFFBFFFFF7FFFFFFFFFFFFFFFFFFFF9FF7FFF457F7BEFFFFFFF9BFDFF3FFF7FF9FFFFFBE63FFFFFD8BFFFFFBEBBE7FFFFEEFFF7DF7FFFFFDFFF7FBFFF3DFDFFFFFEFFFFFF7FFFFFFFFFFFFFFF1FF7FFFF7FFFDFFF7FE7FF5FFF7FBFFE3C7FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFBDFBEFDCFFD77BFDFBE7EFFBFFFE3FFFFF69BFFFF9EE3FFFFF7EFFFFFFFE7FFDF7FFFEFFFFDF7FFAEFFFFBEF6FFF7FFFFFFFFFFFFFE63FFF7FFFFFFFFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFF5FFDFFFF7F3FF7F9AF77F8FCFEFFF7FFFFFFFFFFFFFEF3FFFFFEFFFFFFBFFFFF6CFEFFFFFBFFF7F5FBFFFEFD6DFEF7FFFFFD3FFFFEFED3FFFFFFFFFFFFFFEFFDFBFCFA79FFFFD4DFEEBFFFEBEFFFE7FFFFF55FFFFFFDEBFFFFFFFFEFFFFDFBFF9B9FD7FFFFFEF7FFFFFFF7F3FFFF53BBFBF799FFFEFFFBFD7FF7FFEEFBFFCBF7FFEFBE927FAFF7FF7FFFFFFFFFFFF7FBF8EFFFDDFEA747FFFFFFFFE9FCDFEBFFFFFBFFFFFFFFF7FFFFFFF3FFEFFFE3FFFEE7DDEFFE6D77FFBFFFFFFFFDFFFCFFEEA7FFEF9BFE77F62B7AFFFFFFDD3E21FFC0A96C7FE1DF00C30EEFFFF1FE5036A04083850600000004000C80380086861142627C015A48400000160F3EC82";
// synopsys translate_on

// Location: M10K_X26_Y54_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 22;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "2E8040FFF7C7FFEFFEFACDD763F5A04DF3FFFF27FFFFFFFFFEFDFE0F60040085CDD9B7FFFFFFFFFFFBFFFFFFFFFFFFFEDFFB7F3EFFD7FFDFFCE5F563C9022C62FF3FE77FFFFFFF6FFEFFFF27EFFFFFFFFFFFFFBFF7FFFFDFFFFEAFBFFFFFE7FEFDDFFFFFFFDFFFFB7FFF8357FB7FEFFF3FFFCFDFFFFFFEDFFFFFFF1FFFAFD9DFFFF8FFFFFFFFFF7BFFFFFB7F12FEFFFF7FFF770FEFFFFF9FFEFF9E1FFFA7FFFDFFFFFFFFFDFDFFF6FF98FB7DFFFE5FFE55DFFF3FFFBF39FFFF7EFD7D7F7FFFBFFFFFFFBFFFFFFDEFFEF3FF7FFFFFFF7FFFFFFF7FFFFFF7FFFFDFFE7DEEFEFEFFFFFFFFBFFFFBBFFF7EFFFD7FFFFFFDFFFFFFF637FFFFFFFFFFFFFC7FFFFEFEFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "DFF67FFFEFFEFFEFBFFFFF7FFFFFFFA4BFFBF67EFFFFFFFFFFFD5B7FBF7FBBDFFF5E7FBFFFB7FDFDBDE7E77FFFFFFEFFBA7FFEFEFFBFFDFFDFF7FEFFBCFDFFF7DDDE7AFFFFFFF7DFFFFDFD5FFFFDFFFFFFFFFF7FF73EFEBFFF7FFFFCFFFFFFFFBDDFFF7FFFFFFFBFFFFDFFF7FFFFFBFFFBFFFFFDBFFFFFFFFFFFFFFFF7FDFDFEFDCAFF7FFFF9FF9FF7FFFFFFFFFFF3EF7BFFF7FFBFFFFDDFFFFFF37FF7F7F27FF7CA1F7F9DFFDFDFFFBFFDFFFFF7FFFFFFFFFFAFF7FBFFDFFFFFFF6BDEFFFFDFE3EFFB5FFFF9FBFC7FBB9D3F6DFFF5EFFFFFFFFDFFFFFFFFBFFFFFFE9FFEBFFBFFF9DD7FBFFFFFEBFFFFFB7FFFFFFDFDFFFFFF7BFEFFFFDF7DFF9F7FDC3FABFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "FFF7BD7FBFFFFFFFBDFFFF7FFBFEFFCFFFFFFE0FFFFFFFFFFFEFF77BFFFFFFEFB69EFB0FFFFFF8FFFFFFFF7FFFFFFBCFFFFFFDB7FFFFFFFFFFFF6E7F7FFFAFF2BEFFFBBFFFFFFFFFFF7FFBEFFFFFFFFFBFFFFDABFFFFFFFFEFFF676FFFFFAFFDFFFFF7F8FFFFFDFFFFDFFF7FFF7FFFEDFFFFF76DDFFFFFADFEEFEE7F7FFC77FFFDDFFF7EFFFFFFFFFBFD7DBFFEFDFDEFFFFFFF37DFF7FF7B7EFFFC73F7D1FBEFDFCFFFFFFFFFFFDFCFEFFF7FEFF7EFFFFFFFBFF7FFFFFFFF3FFFFFFFFFFFFFDFFE17FFFFFFFFFFFFFF8B9F5FFFFDEAFAFFBFFFFFFFFFFFFFFB3FFF7FFFFE7FFFFF3FFFFFFFFFFEDFFF9FF7FFFFCF7FFEFFBFFFAFFFFFFFFFF97FFE7FFFFEFFFF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "FF7FFF7FFFFFFFEFFBFDF7AFFFFFFFBFFFFFFF6FFFBFFFE7F17F4C7DFFFF8EB2FFFFFF7FFFFFFFFFFFFFFFFFFFF7FFFFBFFFFFFFBFFEFFFFFBFBFEFFFF7FF7E7FFEFFF7FFEFEFFF7FFFFFF7FFFFFFFFFFFFFDFFFFFFFFFFAFBFFEFFFFFFFFFFEEBE4EEFFFF7FFEFBFFFFFE3BFFFFFFFFFF7FFFBFEFFFFFFFFFFFF77FFFFFBFEDFFFFFFFFFFFFDFEFFFFFFF7FFFFFFFFFFFFFFBCAFFFFFDFF7DFF7E7FFFDFFFFDFFF5F6FFBFFFFFDFFFDFFDFFEFFFFFFFFBFFFFFACFFBA5F4FFFF7EFFFFFFEFF78A180DBFFFFFFE3F5EFCFC7FBF87FFFC7CFC7FAB32865C1B0FF4BC737FFF7C73CFC7F64E18C0A001D0200A80004092004003AEC7FFFFFFFF3BFFF77FFFFF9FFF";
// synopsys translate_on

// Location: M10K_X76_Y28_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 22;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "FFE1FAF83827643FC7FFFF5F96377FCFF7E76FFFCF773ABCDDFBF7CBFFC7FFFFD87FDFFFBFE7FFFFFFFEFFFFFF77FFFFFEFF7FFFFFF7FFFFFFFFFFEFE7F6E2F6E25FBDBFFF26FF96C768BF79EFD55FFFFFF7DFFF7FB7EFBAAFBB7CFFFFE7BFEFEBDFFFFFF7E7FBFF7EBFFEFEFF7BFDDF77FBFFFFEFF37FC1BFFB7E9FFFFFDF4E9FFFFFDFBFF7E2AFF7FCDEBFF3FFFE6FFFBFFF7BDFF7FF79FFFADF9CBFFFE9FA7FFFFFFFFFF7EFAFFCFFFFFFFFF7FFFFF1FFFFFFFEF33FFFFFFCCCFBE3EFBFCFEBFFFFFF3FF7EFBDD4FFFF7FDFB7FFFFF3FFFFE3FEF7FFFB7FE4E4FF67EF9FCFF5FFF9FFFFF7FFF7A7FEB7F3FF7BFFDFFFFFFAFEFFFEB9FFF798FFFBB4FBB9BF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "FFFF7FFFFFF6BFFFFFFFFFFEFFF3FBEFFFE8FBF77133BFBFFFFFBAF3BCFFEEFFFFEA3FFFFFF7FFFFFEFFFCFFFFF3FFFFFFC8FB7F7FB3B5BFFFFBFFBEFFFFFFFFDE7FF7FFFFFFFFFDFFFFFFEEFDF3FFCDEFFFFBFFFFDB7FF33FFFFC3BBEFFEEAFFFDFBFFFFFF7FFFFFFFBFBFFF5FBD9BF7DFDFBFFFEE77F51FEFFFD7EFFEFFF0FDFFFFFF7FFF7E6FFFFFFFAFF7DF3FFBA7FFFFECBDFFDDDDDFCFFED72FFEDFF7FFFF8CEFFFFF3FFAFBFFFDF7FFFFBFDF9CFFFFFEFFFF7FFFF7FFF7FF3D3FFEFEFFFFAFCFFFFF33FFBFFFDFBFFDFFFFDFFCFFFFFDFFFF7FFFFFFFFFFFFDFFDEFEFFFFFFEBFFFF7FFFDDFFDFEFF56CFFFFEFFDBF7FAFFFBFFBF7BFFFFF3FF9F63FF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "FFFFFEFFFFE7FFFFF7FFFBFFDFFFFFF2FEBFFE7FFFF7D7FFFFDEFAFFFFF7BBFFF7B7FFFF7FE7F79D7FFF72FFE7BDFDF2FFBBFE7B5BF7D7FFFFDFFBFF7FFBFBFF7FFFFFFFFFEFFF6EBF9FFDBFFD67FFFFFE7FF7FFF4FFBF6FFFFFFFFEDFF7FFFFFFFFFFDFFF61FFFDFFFFFFFF7FDBFFFFFFFFFFEFEFF7FF7DFF7DDFFFFF3C7FFF7EDFFFFFFFA7FFFDBFFF7FFF7F57FFFFFFFFFFFFFF77FFF3FF3FFFFFFFFFFFFFFFFFFFF7FFF7FFDFFBFFFDFFFFFBFFCFAFDF77FDFFF7FFFFFFFFF3FFDFFBFFFF7FDEFFFFFFEFFFFCBFF9FFF7FFFFFFFFBFDE7F3DFFF5FFF7E7EFFFFFFFFAFFFFFDB7FFF7FFF7DF1FFFFFFFF7FFFFFFFFFFDF6FFFFFE3FFFFFFBDFBFDFF7DEFAF";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "FFFEF7FFFDF7FFEFBBFFE7BBBFFFFFFFFFFFFFFFEFE7FF7F97FD87EFFFFFFD7FFEFBFFFFFFF7FFBEF9FFFFFBBFFBFFFFFFDFFFFFFFEFFF7FD7FDF7FFFFFFFE7FFFBFBEFFFFF7FCFFB7FF7FD7EFFFFFFFFFFFDFFBFFE7FEFF777FFFFEAFDFFDC3BEEBFFFFFFFABFCE6B5F93FF953FFFBFFBFDFFFFFBBFFFFFFCF7607FDFD2FF6EFFEFE7FFFFFB3FFFFFFFFBFFEF7BFFEFF7F7FFFFFFBFFFF7FFF7EEFFDF7FFFDFFFFFFFF9FFF78FDFF3F76FF7FFBBFFFFBFDFDFFFFEFFFFF8BDFFBB7FF37FFFFFBEEFC5FFFF3FFFFFFFFFDFFBFF8DFEFFFFFBFFFFFFFDF9EABF7F55625F99DFC7FF3FFFDA050000000000008060000300123008F2BFFBF7FDFFFF7F9FFFB7FFFF";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N48
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~117 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~117_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94~portadataout )))) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94~portadataout )))) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94~portadataout ))) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94~portadataout ))) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~117 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~117 .lut_mask = 64'h018923AB45CD67EF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N9
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~121 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~121_combout  = ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~117_combout  & ( 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & ( ((!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~120_combout ) # 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout )) # (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~119_combout ) ) ) ) # ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~117_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & ( 
// (!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~120_combout ) # (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~119_combout ) ) ) ) # ( 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~117_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & ( 
// (!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~120_combout ) # (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout ) ) ) ) # ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~117_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~120_combout  ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~119_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~120_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout ),
	.datad(gnd),
	.datae(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~117_combout ),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~121 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~121 .lut_mask = 64'hCCCCCFCFDDDDDFDF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[22]~121 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a119 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 23;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = "000000000306CF06D975E7200B102A0A50C80FF61F000200000000000000000000005DA02000000000040000010000000000200000000000000000008800400000200000080000000101600000000100220020002C002000000000008D0000011006013000000081006900000E00040000032200A0080000D0010000840480228308880800084080008000000012000000001081A0001800241048000100000E002004000000010000800000000000000C000000A4001A0854344000000580040100000C00E00090000003000000800000000000291000081030000080CE0A040000000800000080000400100000000080200083281000005800000000C2020C";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = "000110001008008400001080000202A2802020042600801034000003800823204E08323000400000208392000040020000000084A00401008000410080100A004D88323001000060200390020000000000030084A10400002300D400805C01413C0050E00000010421001800080008000000000C10062080010300018000422001080006000180100938000100000402002002182840100344088420A912051242902084210101008310000102000000013000012000C0140440001010007064408AA1800000004008000000020000800200000122040200C30145009C2009881048C08801000080000000000408001802002A08220600040000000001080B40";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = "110041E40100008003E00000020802480241040020000004018080000C2001100D0040A1000C0070080000030808100801D0C000200098002A00400A0700664E050020202002000120000000000080108E0150022028004609002004016009C0400100000000000008000000000482000016000020000004400000011001E190318800002000000480604800200000000030000800200A108060000000080030660800102000800480604800200000000000000880A000008040000000002090409170542004108400000001B00000000E100000A08010000D010001000020E18000020A00C020080000B000000001212020080220000298980000100101C800";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = "8020501021002108002000008000002110200800202000189A00000080000040000000000018000020800000200100849031A5020000000040030004800634100000100E0010001020000000200009208002085008080004010000080000002100000206001404002003184000000A9820862A588000000C00020000018800200000002821000000014000000002800100000E800C02020011100810000000108000000000000000000000400000000100000508010000001110003000203C32000101772E0007047C2000000000000A80167B322E7EBE1285040000008002200000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y47_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a167 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 23;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a167 .mem_init3 = "0000017FE6FF018CFC0C1D811001C080EB14172FFFEBFBE726401FFB73000000C2402000000020000008180000000000201124000080000008010002400041F2002012000006000000000C000044000008012020000000000040A0100000128000200008D000000000080000004C9000000021C4026001E46801A06001E0020000010000002200000000000000040000004C810004C0C680000000000000000000020000008000000000000000000C00010080092008040064002000100000000002000601E001000000200000000C0001000004200006003400000000000000000D80000000800000080000000000000162003000010800C000200000000000";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a167 .mem_init2 = "10200004001000000080108000002800900000100001920000002000006000000081000003000000200000000000400000000010000108000000A04000000C00142000000000100008002000000010000000001000940C000008200000000000009000001080000004028080000000001000B0000000300000002000000000000010800012800000008200000000000010009000000000400000208000000000000008000051060010000002006401100080001080010A10440000010000000000000900802000003000000200100000000088C00001861240400000000080000000003000D800000420200000000000000000000440E0021000200000000000";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a167 .mem_init1 = "0000020400001800000000010000000000000000240000000400000001000000000000300040189050000000000000000000000C0000180000000000000000000001000410002010E00000600000012000000000000000000000200018110000000180000000001002000000002000200040000020090200000000000000000000010000400000000400000100200000004000003108C83030000000001500000000004008010000020000000040000000000000000100160080000000090000000000012000008008042200086000000C00000003F001050000000000080000000000C00001060004008800004480000000060200C440001010400000018000";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a167 .mem_init0 = "00080080000000001800000804120140000100000009800011000000010800000018000000000000080000030010004000008000100100000000000000000000400000001020000000000001000000000000800004052000008000000008080004040000000004000000885005800040000081020C0880020100400000820000661100500000051A0500244003E020000000A00800010000404048000442688002002000002000008000002000000060030200000000020003000000000000001B000000000100010000000002000000000000052D0EEE013CA0078001AE0D900000000000000000000000000000000000000000000000000000000000000180";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a191 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a191 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a191 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a191 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a191 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_bit_number = 23;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a191 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a191 .mem_init3 = "0000000000000000000000000000000008000000000000000000000000000000010000000000000000000000000101210011000000000004040013200080802000000000000000000000100000000000008000010000000000000000008000400200103000000000000010000000000000800000000000000404000020E0000000400000000000000000400000000000000000008000040000000800800000200000000000800000000000000000000000000000000000000000000080800020100005300000000000000460000000218000000002010040004040000080000000004000000000000000001000000001000200000000000000000008C0001000";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a191 .mem_init2 = "0000410A010000000000000000000001000200000000008000000008430810000000008002000000000000080000020000000280010000000004005A00000000003122000020010001008000000000000016000002000040000004288401900002414200000000000880600000000000001080F020000000000000000000000001809000000000004000000000006000524001000000000000000000000880000008020000000000000000000000000000000200000088000040000000000012020802008A40000000000000000000002800060300008000008000001400001001128006084020018000000408000010C0008804080004008000120040081100";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a191 .mem_init1 = "01A200000100000000980100000040000000008011008140000000A023080C00002000000200000000000000000000030220A00400000000002000000609000D820004013100000220003000000400001000A83200000000008000010900801000300001060000002800200000000002040880060000000000800000000000000021001130000000000010004000000A400004021000860300400004002880000C000800200000000000000000000001002000002002800003000003002000000C4008400000004040000010C000400100200400000084000000000100024200800490C180010601880000008204000000018C00300000500040000000000180";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a191 .mem_init0 = "02904000002040E0000840C2000201C00061080000000044040000000C0C0001428000000080010000004000010201C00020080140040840C000000000AA00000002000001000000C00000000200000468A00100000001000800000020080000CC00000400000000C000004000100000082080000000010000020008010290094008402480010000000010000100000001000000000000000284000021A8100040000020088000100000002000000000206000000000000080000000000240100020C4611A80000020030000300000005408880040000000804000000408000101E0000000000000000000000000000000000000000000000000000000004000";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_bit_number = 23;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143 .mem_init3 = "000006C4CB3AC01006C040200119A1103B7FDF1EEFF8281F531BF80208000000111A880200180001000000000011002040010000004000800207D7643E67E58880004000009800040310001001800021042080020000D0880000011C80000D83464000000000402000000000100100200080000000000400101001C0604060B0B4000000040000200130000013010021000000000402040018000480C160648930089053662080080000101000204020000600000406000038005B005030001B0000000100000E200000000408600020001080008000008003058202324400200440480006801620018000240040002000100100C91220800005800472400030";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143 .mem_init2 = "00064011400000080000004800840220010100208112008006000800000000201C01C0C000062009020000881200008000411201201001008600004300100006180048013000000104802090120400800044520910002100834244525201000204204000100280202120200024C05020088000A010004008108F2E0E0000401204204046004280200004000100400420000400802000000800002008000000120040A0C000042020442003112010022021C081040000000118088801410801AD81034000100080202400230C2020002018008003820201800210A000400001B00043A00000018020420008900040002008000C2010080000A22110A0000001B0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143 .mem_init1 = "54000000400C00900000C000101804A1161402C0061800834490000040000026100014450800112084D8601203C0022010C08800000000808041A08460000020E381050000000020051868120140832000080800100C20808053A080132000200020002046080020008000028000042008C000A10000028004800000660010A04400200006482131000000508010003000C881204102008010A0004004081290004000400000012000000310000004A010001800042019008010023000F0118142000042014001200000000000000100000D104020004000054861040280C2B2001100000080002000000000000100000014100000004800054025000040009D";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143 .mem_init0 = "000001000000000000600000008001A024001000000000000300000000000086000080000000082084040000000020A080000000021440188082080002840CA1008080000402003480080000000000A0000000000001009000009C000000808900200220000005200101003000001000505803000400000020000080006000A2002040080000802000000000400000B00401060023200480008000030000008800200400000083200080001000002000040006000280000000000804000000928180110408059A04831920200000004000020008000141001E000001021001890100350000000000000000000000000000000000000000000000000008001201";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N36
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~123 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~123_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a167~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a191~portadataout ))) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a167~portadataout )) # (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a191~portadataout ))) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a119~portadataout ) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a119~portadataout  & 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a167~portadataout ),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a191~portadataout ),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a143~portadataout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~123 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~123 .lut_mask = 64'h50505F5F303F303F;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N18
cyclonev_lcell_comb \spriteController|tc1|RGB_o[23]~23 (
// Equation(s):
// \spriteController|tc1|RGB_o[23]~23_combout  = ( \spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [23] & ( (\spriteController|tc1|visible_flag~7_combout  & \spriteController|tc1|visible_flag~4_combout ) ) )

	.dataa(!\spriteController|tc1|visible_flag~7_combout ),
	.datab(!\spriteController|tc1|visible_flag~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spriteController|tank1_mem|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|tc1|RGB_o[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|tc1|RGB_o[23]~23 .extended_lut = "off";
defparam \spriteController|tc1|RGB_o[23]~23 .lut_mask = 64'h0000000011111111;
defparam \spriteController|tc1|RGB_o[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N42
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~124 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~124_combout  = ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( \spriteController|tc1|RGB_o[23]~23_combout  & ( 
// (!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ) # (((!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout  & !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a 
// [2])) # (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~123_combout )) ) ) ) # ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( \spriteController|tc1|RGB_o[23]~23_combout  & ( 
// (!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ) # ((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~123_combout )) ) ) ) # ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( !\spriteController|tc1|RGB_o[23]~23_combout  & ( 
// (\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~123_combout  & ((\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a 
// [2]) # (\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout )))) ) ) ) # ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout  & ( !\spriteController|tc1|RGB_o[23]~23_combout  & ( 
// (\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout  & (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~123_combout  & \spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a 
// [2])) ) ) )

	.dataa(!\spriteController|imageComposer|generate_submodules[3].ic_aux|Equal0~11_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[2].ic_aux|Equal0~6_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~123_combout ),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~4_combout ),
	.dataf(!\spriteController|tc1|RGB_o[23]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~124 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~124 .lut_mask = 64'h00030103FFCFEFCF;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~124 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 23;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "001E0507C7C09BC0380000A069C08030081890003080C54322040834000000002780000040000000000100000080000001008000000000000000001018011D091DA0424000C10069389740861022A0000008200080401045504483000010401014200000080004008140010100840220880400001004803E40048160000020B16000002040001D50080321400C00019000400084200000860005206340001605800000000000105003000000000000000E0000000104C000000333041C10403014000000C00010422B000080204000000C00001C01000004801B1B00981060300A000600000000085801480C008400200000050100014600086700044B044640";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "00008000000140000000000100040410001704088EC440400000450C430011000015C0000000000001000300000400000037048080444A40000400410000000021800800000000020000001102040032100004000024800CC00003C4410011500020400000000000000404000A04264082020400011880AE01000281001000F02000000800001900000005008204004580000134200222220300128D001200800007310000060050400020800004020630000010000000008000800C2C001010000503000006C004000204002000020030000020000000000000000020021010000001400000000220020100A920000100240805000400408400000C00609C00";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "0000010000000000080004002000000D01400180000028000021050000084400084800008000086280008D001842020D00440184A4002800002004008004040080000000000000914060024002900000018008000B00409000000001200800000000002000860002000000008024000000000010100000820082200000C3800081200000004000024000800080A00000000000000080000C00C000000000000000000008000000200400020000040030502088020000000000000C002004000080210000000000034006000800000000402180C200020008181000000005000002480008000020E0000000080000000000209000000400000042040200821050";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "00010800020000104400184440000000000000001000008068027810000002800104000000000041060000044004000000200000000000802802080000000180004041000000030048008028100000000000200400000100888000015020023C411400000005403194A06C006AC00040040200000440000003089F80202D0091001018000004C00000000400108400100808000000400008000811002080002000000006000070200C089008004400004020200001000007420044800C80000041103A0000C00000000000000000010000000000000206154080AA9DA06620380000000000000000000000000000000000000000000000000000800000400000";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 23;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "0000000008380010010532289C0A5FB00C000000000000000002000000000000322648000000000004000000000000012004804100280020031A0A1C36FDD39D00C0188000000090010000581000000000000040080000200001504000001801022000000020000480007C2804801000C0003020000001200000006000502620000700000000008400000400ED010000800088701000006001006160005800020000000002020009006704020001A001AA2000400040C60000810302808000400000004000000210010C000000000080000000000000080000200102110101000000004000044010810002000000020000000948000000000000030000010100";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "2009800010010010400000000000005B40040901000000000002A4004080442000A1804000480202421818000000010045800101004002002008010043020008222184000000082000020220000200000000000008C101400080000300000000422000800000004000020008000004000400000240000000000000000802020102350080000600600800000000000C10840008004000022000000C0008080D800835E080620020200040020000080000000000500804002000000014210000201C1004A0000604038044624092000A10000000020000000040000001600140040006228040000014000004000000020200000004010000208200600023C05400";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "0008428040000000420000000401003000000170000000000010080400000010496104F00000070000000000000004300000024800000000000091008000500D410004400000000000800410000000004000025400000000100098100000500200000807000002000020000000800012000008122000005201101100800388000220008100000000040282400102021000000048200800848100030C082E0410203000000000002030100000100810000000400800000000C00000000000002001E80000000000000074602000021505004000000000000004C000000001800000C0000000000120006008000030800100400050000000000680010000010000";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "0080008000000010040208500000004000000010004000180E80B3020000714D00000080000000000000000000080000400000004001000004040100008008180010008001010008000000000000000000002000000000050400100000000001141B1000008001040000014400000000008000401000000000000800000040120000000000002010000000000000000000000435000002008200810000200002000A08004000002000200200100000000400000530045A0B000081000000100875E7F240000001C0200000804078000383038054CD79A3E4F00B430C8000838C303800000000000000000000000000000000000000000000C000080000006000";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\vga|sync|v_signal|Equal0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "000040174AEC9D1827068C339F00124005880E3000000000000000000008000000000000000600003B000012009C00014001402010000000030000000000000000081030050604873C83A20E01040009140150220156005B0F00620000000012000000E2000000000008044114402000001201000000000840000000800002400000002102C0001000040880848A0100001000008000009F400000000000020000002009001000000414188080A0010000000000C000000000000001000000004000038801C02000040A0B0090501001001000400000000000000000000400000000000820002900200000008008001000100000005000010000000080058000";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "440001000400188000902C388084003000000180080000004000000020000000000008000010000000058B00300000000000000000100001000000000000000000000C0000001000039081108010000040000000060000010000000000000020100000000000200408250403202002400000300000000001400000000004000200800010098600A004848002580640810000040000000000404000000000000200000000000000000C100000000460000000018000000200000200000000000000400000004800113A500020048C000142010144000000000040000C00000000001080C400180000246000200010001040001800800000010020000000010000";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00003286000000000421002018000010600141008000000100000000010000001000000000004C0030212080651000444040A0300018040020000020000000000400060010020000100120400000400444000084004000000000000000000000000006008000BA8004100000006402004000800600000419400000274000004044180000110008200000002000804000420200000100000000000000000000006008000080002000001800A0008040014380000000000000000000000000000000004204102300280402041810040001400000964000061140000081000000000002080001000020000510000410900000000000000000194000800000000000";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "000A002000080C00006508807030100000000000000000104000001000000400000930100000400000A04000102920100000002C00001012400000000000000000204030586000023201140001410001000000AA00000021400000000100002040064602800000100000000080C0000A444040866000100040280080011040024080010416D805000008000000000000004071000220158B0000000001603200400000400000000000000000C0010001400011822100192800040000000020003001158001064018009D48500000022C1DE003F5693801E20FF3CF110000E01A0000000000000000000000000030000000000000000000000004000000000000";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga|testclk|out_clk~q ),
	.clk1(gnd),
	.ena0(\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|sync|v_signal|CURRENT_PIXEL [4],\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|v_signal|CURRENT_PIXEL [1],\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [6],\vga|sync|h_signal|CURRENT_PIXEL [5],\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [3],\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,
\vga|sync|h_signal|CURRENT_PIXEL [1],\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95 .init_file = "floor.mif";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "SpriteController:spriteController|mem_floor:floor_mem|altsyncram:altsyncram_component|altsyncram_rhf1:auto_generated|ALTSYNCRAM";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "rom";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "clock0";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 23;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 24;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_write_enable_clock = "none";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = "00000000403FF7BFB11D1E6500511C0FD301C006740400000000000000000000C02800000004800000200042008000008021000000042004012204949FA2FA600C804000000000C010040580042200018086020000061200020300000700CC0000001000000000C000310490040600030002200004440200040008002181800002060000000000000020000000200200001020008000012000061210031900E0800000010108C000202000000288100400140004840100C0001240800B084CA0000100000000000000B01A8098400001701000C008382000000050600001001002000000010001000023800741800800000005040100800000601020000C1402";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = "40300000000000000423004C508D8800881001020021800000604800016C000A802000020300080000000001809042020C040800040000000400088000121A2100000880004000000000081C0300520000004A0140004400001900000081C1103800C801004080000023200400020002040040040000000000394000086080000E0000022044E000000130000400440022060082A8220002000000610002346400000040800010000200400260088000028080B000084004C05000220302110610001802090019000020000B4902800000008001201A400001408022D002480E0203800314010002000100000102000019840020002000010042C3008190008C";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = "3E01800016000000002000004100910009805008002000E00040E000E1EC03110000380020000000000000000D060000000000A120020004012000001A2193848210200425200000002110000020000240080008020000120100080080400096440020040520000000200000002180000008000102020032000101000D4080CE80010000310000000420000000000C000A001601068020C100288460C1036A00008000000E032001002480008080000000010222804820000041600C000010800280800000000001002000000080400000000020500800000040058C608010000200000000008001000040200000020020003708862800000026000000000E44";
defparam \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = "80080000020106010020A00300000000008810400C80810000408048008301800C000100C0000E00200024006694018000081420000000001040244480E03A404000000000000004002008020070A000198027400000000000400C00A380000040200001000000000000080A01800000018122040100000000400020A260008000000000180000000020200000400000080028A80100000000012080220A2C01A0000040100008004028800080958000410008000400000004402090289050464020011ECA3C2EA74518139427CDFDA9C83EDFB681004645004080800F02400E0000000000000000000000000000000000000000000000000000080000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N33
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~122 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~122_combout  = ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71~portadataout ))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47~portadataout )))) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( 
// \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ((\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47~portadataout )))) ) ) ) # ( \spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71~portadataout ))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47~portadataout  & 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95~portadataout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ((\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47~portadataout  & 
// !\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datab(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datac(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\spriteController|floor_mem|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.dataf(!\spriteController|floor_mem|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~122 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~122 .lut_mask = 64'h0350F350035FF35F;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N6
cyclonev_lcell_comb \spriteController|scoreController|RGB_o[23]~98 (
// Equation(s):
// \spriteController|scoreController|RGB_o[23]~98_combout  = ( \spriteController|scoreController|RGB_o[10]~0_combout  & ( \spriteController|scoreController|RGB_o[10]~1_combout  & ( \spriteController|scoreController|RGB_o[23]~39_combout  ) ) ) # ( 
// !\spriteController|scoreController|RGB_o[10]~0_combout  & ( \spriteController|scoreController|RGB_o[10]~1_combout  & ( \spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a71~portadataout  ) ) ) # ( 
// \spriteController|scoreController|RGB_o[10]~0_combout  & ( !\spriteController|scoreController|RGB_o[10]~1_combout  & ( \spriteController|scoreController|RGB_o[23]~40_combout  ) ) )

	.dataa(!\spriteController|scoreController|RGB_o[23]~39_combout ),
	.datab(!\spriteController|score_mem|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datac(!\spriteController|scoreController|RGB_o[23]~40_combout ),
	.datad(gnd),
	.datae(!\spriteController|scoreController|RGB_o[10]~0_combout ),
	.dataf(!\spriteController|scoreController|RGB_o[10]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|scoreController|RGB_o[23]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|scoreController|RGB_o[23]~98 .extended_lut = "off";
defparam \spriteController|scoreController|RGB_o[23]~98 .lut_mask = 64'h00000F0F33335555;
defparam \spriteController|scoreController|RGB_o[23]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N6
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~125 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~125_combout  = ( \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  & 
// ( (!\spriteController|scoreController|RGB_o[23]~98_combout  & ((!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [23]) # (!\spriteController|tc2|visible_flag~2_combout ))) ) ) ) # ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout  & ( \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  & ( !\spriteController|scoreController|RGB_o[23]~98_combout  ) ) ) # ( 
// \spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  & ( !\spriteController|scoreController|RGB_o[23]~98_combout  ) ) ) # ( 
// !\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout  & ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout  & ( !\spriteController|scoreController|RGB_o[23]~98_combout  ) ) )

	.dataa(!\spriteController|scoreController|RGB_o[23]~98_combout ),
	.datab(!\spriteController|tank2_mem|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\spriteController|tc2|visible_flag~2_combout ),
	.datad(gnd),
	.datae(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~6_combout ),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|Equal0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~125 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~125 .lut_mask = 64'hAAAAAAAAAAAAA8A8;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N42
cyclonev_lcell_comb \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~126 (
// Equation(s):
// \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~126_combout  = ( \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~125_combout  & ( 
// (!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout  & 
// ((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~122_combout )))) # (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout  & 
// (((\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout  & \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~122_combout )) # 
// (\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~124_combout ))) ) ) # ( !\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~125_combout  )

	.dataa(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~8_combout ),
	.datab(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[0]~5_combout ),
	.datac(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~124_combout ),
	.datad(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~122_combout ),
	.datae(gnd),
	.dataf(!\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~125_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~126 .extended_lut = "off";
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~126 .lut_mask = 64'hFFFFFFFF05370537;
defparam \spriteController|imageComposer|generate_submodules[4].ic_aux|RGB_o[23]~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N51
cyclonev_lcell_comb \vga|sync|v_signal|V_SYNC~0 (
// Equation(s):
// \vga|sync|v_signal|V_SYNC~0_combout  = ( \vga|sync|v_signal|CURRENT_PIXEL [1] & ( (!\vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q  & ((!\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q  & ((\vga|sync|v_signal|CURRENT_PIXEL [4]))) # 
// (\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q  & (!\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q )))) ) ) # ( !\vga|sync|v_signal|CURRENT_PIXEL [1] & ( (!\vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q  & (\vga|sync|v_signal|CURRENT_PIXEL [4] & 
// ((!\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ) # (!\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q )))) ) )

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q ),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL [4]),
	.datae(gnd),
	.dataf(!\vga|sync|v_signal|CURRENT_PIXEL [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|v_signal|V_SYNC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|V_SYNC~0 .extended_lut = "off";
defparam \vga|sync|v_signal|V_SYNC~0 .lut_mask = 64'h00E000E040E040E0;
defparam \vga|sync|v_signal|V_SYNC~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N42
cyclonev_lcell_comb \vga|sync|v_signal|V_SYNC~1 (
// Equation(s):
// \vga|sync|v_signal|V_SYNC~1_combout  = ( \vga|sync|v_signal|Equal0~0_combout  & ( (!\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ) # ((!\vga|sync|v_signal|CURRENT_PIXEL[8]~DUPLICATE_q ) # 
// (!\vga|sync|v_signal|V_SYNC~0_combout )) ) ) # ( !\vga|sync|v_signal|Equal0~0_combout  )

	.dataa(!\spriteController|floor_mem|altsyncram_component|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[8]~DUPLICATE_q ),
	.datac(!\vga|sync|v_signal|V_SYNC~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|sync|v_signal|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|v_signal|V_SYNC~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|V_SYNC~1 .extended_lut = "off";
defparam \vga|sync|v_signal|V_SYNC~1 .lut_mask = 64'hFFFFFFFFFEFEFEFE;
defparam \vga|sync|v_signal|V_SYNC~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N51
cyclonev_lcell_comb \vga|sync|h_signal|H_SYNC~0 (
// Equation(s):
// \vga|sync|h_signal|H_SYNC~0_combout  = ( \vga|sync|h_signal|CURRENT_PIXEL [5] & ( \vga|sync|h_signal|CURRENT_PIXEL [6] & ( (!\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q  & (!\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q  & 
// \vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q )) ) ) ) # ( !\vga|sync|h_signal|CURRENT_PIXEL [5] & ( \vga|sync|h_signal|CURRENT_PIXEL [6] & ( (!\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q  & \vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ) ) ) ) # 
// ( \vga|sync|h_signal|CURRENT_PIXEL [5] & ( !\vga|sync|h_signal|CURRENT_PIXEL [6] & ( (!\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q  & \vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ) ) ) ) # ( !\vga|sync|h_signal|CURRENT_PIXEL [5] & ( 
// !\vga|sync|h_signal|CURRENT_PIXEL [6] & ( (\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q  & (!\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q  & \vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q )) ) ) )

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q ),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\vga|sync|h_signal|CURRENT_PIXEL [5]),
	.dataf(!\vga|sync|h_signal|CURRENT_PIXEL [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|h_signal|H_SYNC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|H_SYNC~0 .extended_lut = "off";
defparam \vga|sync|h_signal|H_SYNC~0 .lut_mask = 64'h04040C0C0C0C0808;
defparam \vga|sync|h_signal|H_SYNC~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N33
cyclonev_lcell_comb \vga|sync|h_signal|H_SYNC~1 (
// Equation(s):
// \vga|sync|h_signal|H_SYNC~1_combout  = ( \vga|sync|h_signal|CURRENT_PIXEL[9]~DUPLICATE_q  & ( \vga|sync|h_signal|H_SYNC~0_combout  & ( !\spriteController|tc1|visible_flag~0_combout  ) ) ) # ( !\vga|sync|h_signal|CURRENT_PIXEL[9]~DUPLICATE_q  & ( 
// \vga|sync|h_signal|H_SYNC~0_combout  ) ) # ( \vga|sync|h_signal|CURRENT_PIXEL[9]~DUPLICATE_q  & ( !\vga|sync|h_signal|H_SYNC~0_combout  ) ) # ( !\vga|sync|h_signal|CURRENT_PIXEL[9]~DUPLICATE_q  & ( !\vga|sync|h_signal|H_SYNC~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spriteController|tc1|visible_flag~0_combout ),
	.datad(gnd),
	.datae(!\vga|sync|h_signal|CURRENT_PIXEL[9]~DUPLICATE_q ),
	.dataf(!\vga|sync|h_signal|H_SYNC~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|h_signal|H_SYNC~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|H_SYNC~1 .extended_lut = "off";
defparam \vga|sync|h_signal|H_SYNC~1 .lut_mask = 64'hFFFFFFFFFFFFF0F0;
defparam \vga|sync|h_signal|H_SYNC~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N51
cyclonev_lcell_comb \leds[0]~reg0feeder (
// Equation(s):
// \leds[0]~reg0feeder_combout  = ( \RX0|data [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RX0|data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\leds[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \leds[0]~reg0feeder .extended_lut = "off";
defparam \leds[0]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \leds[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N51
cyclonev_lcell_comb \RX0|state~8 (
// Equation(s):
// \RX0|state~8_combout  = ( \RX0|state.DAV~DUPLICATE_q  & ( \rstn~q  ) ) # ( \RX0|state.DAV~DUPLICATE_q  & ( !\rstn~q  ) ) # ( !\RX0|state.DAV~DUPLICATE_q  & ( !\rstn~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RX0|state.DAV~DUPLICATE_q ),
	.dataf(!\rstn~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RX0|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RX0|state~8 .extended_lut = "off";
defparam \RX0|state~8 .lut_mask = 64'hFFFFFFFF0000FFFF;
defparam \RX0|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y19_N52
dffeas \leds[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\leds[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~q ),
	.sload(gnd),
	.ena(\RX0|state~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \leds[0]~reg0 .is_wysiwyg = "true";
defparam \leds[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y19_N34
dffeas \leds[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX0|data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~q ),
	.sload(vcc),
	.ena(\RX0|state~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \leds[1]~reg0 .is_wysiwyg = "true";
defparam \leds[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N24
cyclonev_lcell_comb \leds[2]~reg0feeder (
// Equation(s):
// \leds[2]~reg0feeder_combout  = ( \RX0|data [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RX0|data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\leds[2]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \leds[2]~reg0feeder .extended_lut = "off";
defparam \leds[2]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \leds[2]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y19_N25
dffeas \leds[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\leds[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~q ),
	.sload(gnd),
	.ena(\RX0|state~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \leds[2]~reg0 .is_wysiwyg = "true";
defparam \leds[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N45
cyclonev_lcell_comb \leds[3]~reg0feeder (
// Equation(s):
// \leds[3]~reg0feeder_combout  = ( \RX0|data [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RX0|data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\leds[3]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \leds[3]~reg0feeder .extended_lut = "off";
defparam \leds[3]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \leds[3]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y19_N46
dffeas \leds[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\leds[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~q ),
	.sload(gnd),
	.ena(\RX0|state~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \leds[3]~reg0 .is_wysiwyg = "true";
defparam \leds[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N39
cyclonev_lcell_comb \leds[4]~reg0feeder (
// Equation(s):
// \leds[4]~reg0feeder_combout  = ( \RX0|data [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RX0|data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\leds[4]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \leds[4]~reg0feeder .extended_lut = "off";
defparam \leds[4]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \leds[4]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y19_N40
dffeas \leds[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\leds[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~q ),
	.sload(gnd),
	.ena(\RX0|state~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \leds[4]~reg0 .is_wysiwyg = "true";
defparam \leds[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y19_N22
dffeas \leds[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX0|data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~q ),
	.sload(vcc),
	.ena(\RX0|state~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \leds[5]~reg0 .is_wysiwyg = "true";
defparam \leds[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y19_N16
dffeas \leds[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RX0|data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~q ),
	.sload(vcc),
	.ena(\RX0|state~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \leds[6]~reg0 .is_wysiwyg = "true";
defparam \leds[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N54
cyclonev_lcell_comb \leds[7]~reg0feeder (
// Equation(s):
// \leds[7]~reg0feeder_combout  = ( \RX0|data [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RX0|data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\leds[7]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \leds[7]~reg0feeder .extended_lut = "off";
defparam \leds[7]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \leds[7]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y19_N55
dffeas \leds[7]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\leds[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~q ),
	.sload(gnd),
	.ena(\RX0|state~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \leds[7]~reg0 .is_wysiwyg = "true";
defparam \leds[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \btn_i~input (
	.i(btn_i),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\btn_i~input_o ));
// synopsys translate_off
defparam \btn_i~input .bus_hold = "false";
defparam \btn_i~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \btn_confirm_i~input (
	.i(btn_confirm_i),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\btn_confirm_i~input_o ));
// synopsys translate_off
defparam \btn_confirm_i~input .bus_hold = "false";
defparam \btn_confirm_i~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X15_Y58_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
