{"vcs1":{"timestamp_begin":1681418079.943508858, "rt":1.20, "ut":0.17, "st":0.12}}
{"vcselab":{"timestamp_begin":1681418081.175728262, "rt":1.20, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681418082.552983570, "rt":1.21, "ut":0.06, "st":0.31}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681418079.654396058}
{"VCS_COMP_START_TIME": 1681418079.654396058}
{"VCS_COMP_END_TIME": 1681418084.550683241}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338300}}
{"stitch_vcselab": {"peak_mem": 239064}}
