INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sathw/desktop/vlsi/project_1/project_1.srcs/sources_1/new/Gates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gates
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sathw/desktop/vlsi/project_1/project_1.srcs/sim_1/new/Gates_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gates_tb
