# Reading D:/sw/Quartus/17/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do processor_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying D:/sw/Quartus/17/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {processor_7_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:52 on Nov 29,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." processor_7_1200mv_85c_slow.vo 
# -- Compiling module skeleton
# -- Compiling module hard_block
# 
# Top level modules:
# 	skeleton
# End time: 15:21:52 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/xy/GDA/MS/ECE/550/Project\ Checkpoints/5/processor_test {D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/skeleton_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:52 on Nov 29,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test" D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/skeleton_tb.v 
# -- Compiling module skeleton_tb
# 
# Top level modules:
# 	skeleton_tb
# End time: 15:21:52 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  skeleton_tb
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" skeleton_tb 
# Start time: 15:21:53 on Nov 29,2022
# Loading work.skeleton_tb
# Loading work.skeleton
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading instances from processor_7_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 13054 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Loading timing data from processor_7_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /skeleton_tb File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/skeleton_tb.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << Starting the Simulation >>
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10551 ps, d:10642 ps, 222 ps );
#    Time: 10642 ps  Iteration: 0  Instance: /skeleton_tb/s1/\my_dmem|altsyncram_component|auto_generated|ram_block1a16 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10550 ps, d:10659 ps, 222 ps );
#    Time: 10659 ps  Iteration: 0  Instance: /skeleton_tb/s1/\my_dmem|altsyncram_component|auto_generated|ram_block1a20 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10549 ps, d:10668 ps, 222 ps );
#    Time: 10668 ps  Iteration: 0  Instance: /skeleton_tb/s1/\my_dmem|altsyncram_component|auto_generated|ram_block1a6 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10551 ps, d:10694 ps, 222 ps );
#    Time: 10694 ps  Iteration: 0  Instance: /skeleton_tb/s1/\my_dmem|altsyncram_component|auto_generated|ram_block1a14 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10551 ps, d:10696 ps, 222 ps );
#    Time: 10696 ps  Iteration: 0  Instance: /skeleton_tb/s1/\my_dmem|altsyncram_component|auto_generated|ram_block1a14 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10546 ps, d:10704 ps, 222 ps );
#    Time: 10704 ps  Iteration: 0  Instance: /skeleton_tb/s1/\my_dmem|altsyncram_component|auto_generated|ram_block1a8 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10551 ps, d:10709 ps, 222 ps );
#    Time: 10709 ps  Iteration: 0  Instance: /skeleton_tb/s1/\my_dmem|altsyncram_component|auto_generated|ram_block1a16 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10546 ps, d:10719 ps, 222 ps );
#    Time: 10719 ps  Iteration: 0  Instance: /skeleton_tb/s1/\my_dmem|altsyncram_component|auto_generated|ram_block1a8 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10561 ps, d:10720 ps, 222 ps );
#    Time: 10720 ps  Iteration: 0  Instance: /skeleton_tb/s1/\my_dmem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10550 ps, d:10731 ps, 222 ps );
#    Time: 10731 ps  Iteration: 0  Instance: /skeleton_tb/s1/\my_dmem|altsyncram_component|auto_generated|ram_block1a20 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10549 ps, d:10740 ps, 222 ps );
#    Time: 10740 ps  Iteration: 0  Instance: /skeleton_tb/s1/\my_dmem|altsyncram_component|auto_generated|ram_block1a6 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10551 ps, d:10744 ps, 222 ps );
#    Time: 10744 ps  Iteration: 0  Instance: /skeleton_tb/s1/\my_dmem|altsyncram_component|auto_generated|ram_block1a16 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10550 ps, d:10747 ps, 222 ps );
#    Time: 10747 ps  Iteration: 0  Instance: /skeleton_tb/s1/\my_dmem|altsyncram_component|auto_generated|ram_block1a20 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10561 ps, d:10764 ps, 222 ps );
#    Time: 10764 ps  Iteration: 1  Instance: /skeleton_tb/s1/\my_dmem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10551 ps, d:10765 ps, 222 ps );
#    Time: 10765 ps  Iteration: 0  Instance: /skeleton_tb/s1/\my_dmem|altsyncram_component|auto_generated|ram_block1a16 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10561 ps, d:10776 ps, 222 ps );
#    Time: 10776 ps  Iteration: 1  Instance: /skeleton_tb/s1/\my_dmem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# The simulation completed without errors
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:220561 ps, d:220764 ps, 222 ps );
#    Time: 220764 ps  Iteration: 0  Instance: /skeleton_tb/s1/\my_dmem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:220562 ps, d:220781 ps, 222 ps );
#    Time: 220781 ps  Iteration: 1  Instance: /skeleton_tb/s1/\my_dmem|altsyncram_component|auto_generated|ram_block1a4 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:388561 ps, d:388589 ps, 222 ps );
#    Time: 388589 ps  Iteration: 0  Instance: /skeleton_tb/s1/\my_dmem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:388562 ps, d:388611 ps, 222 ps );
#    Time: 388611 ps  Iteration: 0  Instance: /skeleton_tb/s1/\my_dmem|altsyncram_component|auto_generated|ram_block1a4 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:388561 ps, d:388627 ps, 222 ps );
#    Time: 388627 ps  Iteration: 0  Instance: /skeleton_tb/s1/\my_dmem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:388562 ps, d:388645 ps, 222 ps );
#    Time: 388645 ps  Iteration: 0  Instance: /skeleton_tb/s1/\my_dmem|altsyncram_component|auto_generated|ram_block1a4 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:388551 ps, d:388647 ps, 222 ps );
#    Time: 388647 ps  Iteration: 0  Instance: /skeleton_tb/s1/\my_dmem|altsyncram_component|auto_generated|ram_block1a14 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:724553 ps, d:724634 ps, 222 ps );
#    Time: 724634 ps  Iteration: 0  Instance: /skeleton_tb/s1/\my_dmem|altsyncram_component|auto_generated|ram_block1a6 /datain_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:724555 ps, d:724647 ps, 222 ps );
#    Time: 724647 ps  Iteration: 0  Instance: /skeleton_tb/s1/\my_dmem|altsyncram_component|auto_generated|ram_block1a14 /datain_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:724555 ps, d:724745 ps, 222 ps );
#    Time: 724745 ps  Iteration: 0  Instance: /skeleton_tb/s1/\my_dmem|altsyncram_component|auto_generated|ram_block1a14 /datain_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:836555 ps, d:836745 ps, 222 ps );
#    Time: 836745 ps  Iteration: 0  Instance: /skeleton_tb/s1/\my_dmem|altsyncram_component|auto_generated|ram_block1a14 /datain_a_register
# ** Note: $stop    : D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/skeleton_tb.v(39)
#    Time: 4035 ns  Iteration: 0  Instance: /skeleton_tb
# Break in Module skeleton_tb at D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/skeleton_tb.v line 39
# End time: 15:23:03 on Nov 29,2022, Elapsed time: 0:01:10
# Errors: 27, Warnings: 1
