# Verilatorå¢å¼ºä»¿çœŸå™¨

## ç›®æ ‡

è®©Verilatorä»¿çœŸå™¨èƒ½å¤Ÿï¼š
1. åŠ è½½ELFå¯æ‰§è¡Œæ–‡ä»¶
2. æ¨¡æ‹ŸUARTä¸²å£è¾“å‡º
3. ç”ŸæˆVCDæ³¢å½¢æ–‡ä»¶
4. è¿è¡Œè£¸æœºç¨‹åºå’Œæ“ä½œç³»ç»Ÿï¼ˆxv6ï¼‰

---

## å¢å¼ºåŠŸèƒ½æ¸…å•

### 1. ELFæ–‡ä»¶åŠ è½½å™¨

**åŠŸèƒ½**:
- è§£æRISC-V ELFæ–‡ä»¶
- åŠ è½½åˆ°ä»¿çœŸå†…å­˜
- è®¾ç½®PCåˆå§‹å€¼

**å®ç°æ–‡ä»¶**: `sim/verilator/elf_loader.cpp`

### 2. UARTä»¿çœŸ

**åŠŸèƒ½**:
- æ•è·CPUçš„UARTè¾“å‡º
- æ‰“å°åˆ°ç»ˆç«¯
- æ”¯æŒè¾“å…¥ï¼ˆå¯é€‰ï¼‰

**å†…å­˜æ˜ å°„**:
```
0x1000: UARTæ•°æ®å¯„å­˜å™¨ï¼ˆæ˜ å°„åˆ°dmemåœ°å€ç©ºé—´ï¼‰
0x1004: UARTçŠ¶æ€å¯„å­˜å™¨
```

### 3. VCDæ³¢å½¢ç”Ÿæˆ

**åŠŸèƒ½**:
- è®°å½•æ‰€æœ‰ä¿¡å·å˜åŒ–
- ç”¨GTKWaveæŸ¥çœ‹
- è°ƒè¯•æ—¶åºé—®é¢˜

**ä½¿ç”¨æ–¹æ³•**:
```bash
./obj_dir/Vcpu --vcd cpu.vcd program.elf
gtkwave cpu.vcd
```

### 4. å†…å­˜åˆå§‹åŒ–

**åŠŸèƒ½**:
- ä»æ–‡ä»¶åŠ è½½å†…å­˜å†…å®¹
- æ”¯æŒhexã€binã€elfæ ¼å¼
- æ¨¡æ‹ŸROM/RAM

---

## æ–‡ä»¶ç»“æ„

```
sim/verilator/
â”œâ”€â”€ cpu_tb_enhanced.cpp      # å¢å¼ºç‰ˆtestbench
â”œâ”€â”€ elf_loader.h             # ELFåŠ è½½å™¨å¤´æ–‡ä»¶
â”œâ”€â”€ elf_loader.cpp           # ELFåŠ è½½å™¨å®ç°
â”œâ”€â”€ uart_sim.h               # UARTä»¿çœŸå¤´æ–‡ä»¶
â”œâ”€â”€ uart_sim.cpp             # UARTä»¿çœŸå®ç°
â””â”€â”€ Makefile                 # æ„å»ºè„šæœ¬
```

---

## ç¼–è¯‘å‘½ä»¤

```bash
# åŸºç¡€ä»¿çœŸï¼ˆæ— æ³¢å½¢ï¼‰
verilator --cc --exe --build \
    -I../../rtl/core \
    ../../rtl/core/cpu_single_cycle.v \
    cpu_tb_enhanced.cpp elf_loader.cpp uart_sim.cpp

# å¸¦æ³¢å½¢ä»¿çœŸï¼ˆè°ƒè¯•ç”¨ï¼‰
verilator --cc --exe --build --trace \
    -I../../rtl/core \
    ../../rtl/core/cpu_single_cycle.v \
    cpu_tb_enhanced.cpp elf_loader.cpp uart_sim.cpp
```

---

## ä½¿ç”¨ç¤ºä¾‹

### ç¤ºä¾‹1ï¼šè¿è¡ŒHello World

```bash
# ç¼–è¯‘ç¨‹åº
riscv64-elf-gcc -o hello.elf hello.c

# ä»¿çœŸè¿è¡Œ
./obj_dir/Vcpu_single_cycle hello.elf

# é¢„æœŸè¾“å‡º
Hello, World from RISC-V CPU!
```

### ç¤ºä¾‹2ï¼šè¿è¡Œxv6

```bash
# ç¼–è¯‘xv6
cd software/xv6-riscv
make

# ä»¿çœŸè¿è¡Œ
cd ../../sim/verilator
./obj_dir/Vcpu_single_cycle ../../software/xv6-riscv/kernel/kernel

# é¢„æœŸè¾“å‡º
xv6 kernel is booting
...
```

### ç¤ºä¾‹3ï¼šç”Ÿæˆæ³¢å½¢è°ƒè¯•

```bash
# è¿è¡Œå¹¶ç”ŸæˆVCD
./obj_dir/Vcpu_single_cycle --vcd debug.vcd program.elf

# æŸ¥çœ‹æ³¢å½¢
gtkwave debug.vcd
```

---

## å†…å­˜æ˜ å°„

### ç‰©ç†åœ°å€ç©ºé—´

```
0x0000 - 0x1FFF: æŒ‡ä»¤å­˜å‚¨å™¨ (imem, 8KB)
0x0000 - 0xFFFF: æ•°æ®å­˜å‚¨å™¨ (dmem, 64KB)
0x1000 - 0x10FF: UART (æ˜ å°„åœ¨dmemå†…)
```

### UARTå¯„å­˜å™¨

| åœ°å€ | å¯„å­˜å™¨ | è¯´æ˜ |
|------|--------|------|
| 0x1000 | DATA | æ•°æ®å¯„å­˜å™¨ (è¯»/å†™) |
| 0x1004 | STATUS | çŠ¶æ€å¯„å­˜å™¨ (åªè¯») |

**STATUSå¯„å­˜å™¨ä½å®šä¹‰**:
- bit 0: TX Ready (1=å¯ä»¥å‘é€)
- bit 1: RX Valid (1=æœ‰æ•°æ®å¯è¯»)

---

## æ€§èƒ½ä¼˜åŒ–

### å¿«é€Ÿæ¨¡å¼ vs ç²¾ç¡®æ¨¡å¼

**å¿«é€Ÿæ¨¡å¼** (é»˜è®¤):
- ä¸ç”ŸæˆVCD
- æœ€å¤§åŒ–ä»¿çœŸé€Ÿåº¦
- é€‚åˆé•¿æ—¶é—´è¿è¡Œ

**ç²¾ç¡®æ¨¡å¼** (--trace):
- ç”Ÿæˆå®Œæ•´VCD
- é€Ÿåº¦è¾ƒæ…¢
- é€‚åˆè°ƒè¯•

### é¢„æœŸæ€§èƒ½

```
é…ç½®: Intel i5 / Ryzen 5
å¿«é€Ÿæ¨¡å¼: ~500K æ—¶é’Ÿå‘¨æœŸ/ç§’
ç²¾ç¡®æ¨¡å¼: ~50K æ—¶é’Ÿå‘¨æœŸ/ç§’

è¿è¡Œxv6å¯åŠ¨:
å¿«é€Ÿæ¨¡å¼: ~1-2åˆ†é’Ÿ
ç²¾ç¡®æ¨¡å¼: ~10-20åˆ†é’Ÿ
```

---

## è°ƒè¯•æŠ€å·§

### 1. æŸ¥çœ‹PCè½¨è¿¹

```cpp
// cpu_tb_enhanced.cpp
if (cycle % 1000 == 0) {
    printf("Cycle %ld: PC=0x%016lx\n", cycle, cpu->pc);
}
```

### 2. æ–­ç‚¹åŠŸèƒ½

```cpp
// åœ¨ç‰¹å®šPCå¤„åœæ­¢
if (cpu->pc == 0x80000100) {
    printf("Breakpoint hit at 0x80000100\n");
    dump_registers();
    break;
}
```

### 3. å†…å­˜æ£€æŸ¥

```cpp
// è¯»å–å†…å­˜å†…å®¹
void dump_memory(uint64_t addr, size_t len) {
    for (size_t i = 0; i < len; i++) {
        printf("%02x ", read_mem(addr + i));
    }
}
```

---

## ä¸‹ä¸€æ­¥

å®ŒæˆVerilatorå¢å¼ºåï¼š
1. ğŸ“„ [ç¼–å†™è£¸æœºHello World](baremetal-hello.md)
2. ğŸ“„ [ç§»æ¤xv6-riscv](xv6-porting.md)
3. ğŸ“„ [Linuxå†…æ ¸æµ‹è¯•](linux-test.md)

---

## å‚è€ƒèµ„æ–™

- [Verilator Manual](https://verilator.org/guide/latest/)
- [RISC-V ELF ABI](https://github.com/riscv-non-isa/riscv-elf-psabi-doc)
- [xv6-riscvæºç ](https://github.com/mit-pdos/xv6-riscv)
- [GTKWaveæ³¢å½¢æŸ¥çœ‹å™¨](http://gtkwave.sourceforge.net/)
