<profile>

<section name = "Vitis HLS Report for 'mp_mul_1_Pipeline_VITIS_LOOP_144_2'" level="0">
<item name = "Date">Tue May 20 14:35:39 2025
</item>
<item name = "Version">2024.2.2 (Build 6049644 on Mar  5 2025)</item>
<item name = "Project">sikep503_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.040 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">11, 18, 0.110 us, 0.180 us, 2, 9, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_144_2">9, 16, 10, 1, 1, 1 ~ 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1248, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 73, -</column>
<column name="Register">-, -, 1187, 96, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln105_fu_443_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln123_fu_373_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln130_136_fu_415_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln130_137_fu_429_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln130_fu_419_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln133_fu_493_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln144_fu_202_p2">+, 0, 0, 13, 4, 1</column>
<column name="tempReg_fu_564_p2">+, 0, 0, 71, 64, 64</column>
<column name="temp_58_fu_449_p2">+, 0, 0, 41, 34, 34</column>
<column name="temp_fu_383_p2">+, 0, 0, 41, 34, 34</column>
<column name="u_fu_660_p2">+, 0, 0, 13, 4, 4</column>
<column name="v_159_fu_505_p2">+, 0, 0, 71, 64, 64</column>
<column name="v_fu_579_p2">+, 0, 0, 71, 64, 64</column>
<column name="sub_ln145_fu_221_p2">-, 0, 0, 13, 4, 4</column>
<column name="and_ln147_fu_632_p2">and, 0, 0, 64, 64, 64</column>
<column name="icmp_ln144_fu_196_p2">icmp, 0, 0, 13, 4, 4</column>
<column name="or_ln105_fu_523_p2">or, 0, 0, 64, 64, 64</column>
<column name="or_ln147_16_fu_642_p2">or, 0, 0, 64, 64, 64</column>
<column name="or_ln147_fu_602_p2">or, 0, 0, 64, 64, 64</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln105_56_fu_517_p2">xor, 0, 0, 64, 64, 64</column>
<column name="xor_ln105_57_fu_529_p2">xor, 0, 0, 64, 64, 64</column>
<column name="xor_ln105_fu_511_p2">xor, 0, 0, 64, 64, 64</column>
<column name="xor_ln145_fu_237_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln147_34_fu_598_p2">xor, 0, 0, 64, 64, 64</column>
<column name="xor_ln147_35_fu_615_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln147_36_fu_637_p2">xor, 0, 0, 64, 64, 64</column>
<column name="xor_ln147_fu_594_p2">xor, 0, 0, 64, 64, 64</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j_31">9, 2, 4, 8</column>
<column name="j_fu_86">9, 2, 4, 8</column>
<column name="t_out_o">14, 3, 4, 12</column>
<column name="u_92_out_o">14, 3, 64, 192</column>
<column name="v_114_fu_82">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln105_reg_813">32, 0, 32, 0</column>
<column name="add_ln133_reg_823">32, 0, 64, 32</column>
<column name="add_ln133_reg_823_pp0_iter8_reg">32, 0, 64, 32</column>
<column name="ah_reg_726">32, 0, 32, 0</column>
<column name="al_reg_716">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="bh_reg_731">32, 0, 32, 0</column>
<column name="bl_reg_721">32, 0, 32, 0</column>
<column name="i_cast_reg_691">3, 0, 4, 1</column>
<column name="icmp_ln144_reg_702">1, 0, 1, 0</column>
<column name="j_31_reg_696">4, 0, 4, 0</column>
<column name="j_fu_86">4, 0, 4, 0</column>
<column name="tempReg_reg_828">64, 0, 64, 0</column>
<column name="tempReg_reg_828_pp0_iter8_reg">64, 0, 64, 0</column>
<column name="tmp_310_reg_781">32, 0, 32, 0</column>
<column name="tmp_311_reg_802">2, 0, 2, 0</column>
<column name="tmp_312_reg_786">32, 0, 32, 0</column>
<column name="tmp_312_reg_786_pp0_iter5_reg">32, 0, 32, 0</column>
<column name="tmp_313_reg_792">32, 0, 32, 0</column>
<column name="tmp_313_reg_792_pp0_iter5_reg">32, 0, 32, 0</column>
<column name="tmp_314_reg_797">32, 0, 32, 0</column>
<column name="tmp_315_reg_818">2, 0, 2, 0</column>
<column name="trunc_ln106_177_reg_765">32, 0, 32, 0</column>
<column name="trunc_ln106_178_reg_770">32, 0, 32, 0</column>
<column name="trunc_ln106_179_reg_775">32, 0, 32, 0</column>
<column name="trunc_ln106_179_reg_775_pp0_iter5_reg">32, 0, 32, 0</column>
<column name="trunc_ln106_reg_760">32, 0, 32, 0</column>
<column name="trunc_ln125_reg_807">32, 0, 32, 0</column>
<column name="trunc_ln125_reg_807_pp0_iter6_reg">32, 0, 32, 0</column>
<column name="u_92_out_load_reg_837">64, 0, 64, 0</column>
<column name="v_114_fu_82">64, 0, 64, 0</column>
<column name="v_reg_842">64, 0, 64, 0</column>
<column name="icmp_ln144_reg_702">64, 32, 1, 0</column>
<column name="tmp_314_reg_797">64, 32, 32, 0</column>
<column name="trunc_ln106_reg_760">64, 32, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mp_mul.1_Pipeline_VITIS_LOOP_144_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mp_mul.1_Pipeline_VITIS_LOOP_144_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mp_mul.1_Pipeline_VITIS_LOOP_144_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mp_mul.1_Pipeline_VITIS_LOOP_144_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mp_mul.1_Pipeline_VITIS_LOOP_144_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mp_mul.1_Pipeline_VITIS_LOOP_144_2, return value</column>
<column name="grp_fu_422_p_din0">out, 32, ap_ctrl_hs, mp_mul.1_Pipeline_VITIS_LOOP_144_2, return value</column>
<column name="grp_fu_422_p_din1">out, 32, ap_ctrl_hs, mp_mul.1_Pipeline_VITIS_LOOP_144_2, return value</column>
<column name="grp_fu_422_p_dout0">in, 64, ap_ctrl_hs, mp_mul.1_Pipeline_VITIS_LOOP_144_2, return value</column>
<column name="grp_fu_422_p_ce">out, 1, ap_ctrl_hs, mp_mul.1_Pipeline_VITIS_LOOP_144_2, return value</column>
<column name="grp_fu_426_p_din0">out, 32, ap_ctrl_hs, mp_mul.1_Pipeline_VITIS_LOOP_144_2, return value</column>
<column name="grp_fu_426_p_din1">out, 32, ap_ctrl_hs, mp_mul.1_Pipeline_VITIS_LOOP_144_2, return value</column>
<column name="grp_fu_426_p_dout0">in, 64, ap_ctrl_hs, mp_mul.1_Pipeline_VITIS_LOOP_144_2, return value</column>
<column name="grp_fu_426_p_ce">out, 1, ap_ctrl_hs, mp_mul.1_Pipeline_VITIS_LOOP_144_2, return value</column>
<column name="grp_fu_430_p_din0">out, 32, ap_ctrl_hs, mp_mul.1_Pipeline_VITIS_LOOP_144_2, return value</column>
<column name="grp_fu_430_p_din1">out, 32, ap_ctrl_hs, mp_mul.1_Pipeline_VITIS_LOOP_144_2, return value</column>
<column name="grp_fu_430_p_dout0">in, 64, ap_ctrl_hs, mp_mul.1_Pipeline_VITIS_LOOP_144_2, return value</column>
<column name="grp_fu_430_p_ce">out, 1, ap_ctrl_hs, mp_mul.1_Pipeline_VITIS_LOOP_144_2, return value</column>
<column name="grp_fu_434_p_din0">out, 32, ap_ctrl_hs, mp_mul.1_Pipeline_VITIS_LOOP_144_2, return value</column>
<column name="grp_fu_434_p_din1">out, 32, ap_ctrl_hs, mp_mul.1_Pipeline_VITIS_LOOP_144_2, return value</column>
<column name="grp_fu_434_p_dout0">in, 64, ap_ctrl_hs, mp_mul.1_Pipeline_VITIS_LOOP_144_2, return value</column>
<column name="grp_fu_434_p_ce">out, 1, ap_ctrl_hs, mp_mul.1_Pipeline_VITIS_LOOP_144_2, return value</column>
<column name="v_017">in, 64, ap_none, v_017, scalar</column>
<column name="zext_ln143">in, 4, ap_none, zext_ln143, scalar</column>
<column name="indvars_iv31">in, 4, ap_none, indvars_iv31, scalar</column>
<column name="a_address0">out, 3, ap_memory, a, array</column>
<column name="a_ce0">out, 1, ap_memory, a, array</column>
<column name="a_q0">in, 64, ap_memory, a, array</column>
<column name="i">in, 3, ap_none, i, scalar</column>
<column name="R_X_address0">out, 4, ap_memory, R_X, array</column>
<column name="R_X_ce0">out, 1, ap_memory, R_X, array</column>
<column name="R_X_q0">in, 64, ap_memory, R_X, array</column>
<column name="v_114_out">out, 64, ap_vld, v_114_out, pointer</column>
<column name="v_114_out_ap_vld">out, 1, ap_vld, v_114_out, pointer</column>
<column name="u_92_out_i">in, 64, ap_ovld, u_92_out, pointer</column>
<column name="u_92_out_o">out, 64, ap_ovld, u_92_out, pointer</column>
<column name="u_92_out_o_ap_vld">out, 1, ap_ovld, u_92_out, pointer</column>
<column name="t_out_i">in, 4, ap_ovld, t_out, pointer</column>
<column name="t_out_o">out, 4, ap_ovld, t_out, pointer</column>
<column name="t_out_o_ap_vld">out, 1, ap_ovld, t_out, pointer</column>
</table>
</item>
</section>
</profile>
