Revision: ae269e75fe08bce30248f5c78e77653115a493b8
Patch-set: 1
File: compiler/optimizing/code_generator_arm_vixl.cc

4925
Thu Nov 24 14:20:40 2016 +0000
Author: Vladimir Marko <1018108@85c56323-6fa9-3386-8a01-6480fb634889>
UUID: 905054f1_91799c73
Bytes: 20
temps.Release(temp);

File: test/538-checker-embed-constants/src/Main.java

510:50-510:68
Thu Nov 24 14:20:40 2016 +0000
Author: Vladimir Marko <1018108@85c56323-6fa9-3386-8a01-6480fb634889>
UUID: 905054f1_51881441
Bytes: 97
Does the vixl disassembler always print both Rd and Rn, even for the SUB (immediate) encoding T2?

