<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="sim_top_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="sim_top_tb" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="1000001fs"></ZoomEndTime>
      <Cursor1Time time="16681fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="175"></NameColumnWidth>
      <ValueColumnWidth column_width="135"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="29" />
   <wvobject fp_name="/sim_top_tb/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_top_tb/clr" type="logic">
      <obj_property name="ElementShortName">clr</obj_property>
      <obj_property name="ObjectShortName">clr</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_top_tb/adc_data" type="array">
      <obj_property name="ElementShortName">adc_data[11:0]</obj_property>
      <obj_property name="ObjectShortName">adc_data[11:0]</obj_property>
      <obj_property name="WaveformStyle">STYLE_ANALOG</obj_property>
      <obj_property name="CellHeight">100</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      <obj_property name="AnalogYRangeType">ANALOG_YRANGETYPE_AUTO</obj_property>
      <obj_property name="AnalogYRangeMin">0.000000</obj_property>
      <obj_property name="AnalogYRRangeMax">0.000000</obj_property>
      <obj_property name="AnalogInterpolation">ANALOG_INTERPOLATION_LINEAR</obj_property>
      <obj_property name="AnalogOffscale">ANALOG_OFFSCALE_HIDE</obj_property>
      <obj_property name="AnalogHorizLine">0.000000</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_top_tb/sample_cnt" type="other">
      <obj_property name="ElementShortName">sample_cnt</obj_property>
      <obj_property name="ObjectShortName">sample_cnt</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_top_tb/sout" type="logic">
      <obj_property name="ElementShortName">sout</obj_property>
      <obj_property name="ObjectShortName">sout</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_top_tb/led_busy" type="logic">
      <obj_property name="ElementShortName">led_busy</obj_property>
      <obj_property name="ObjectShortName">led_busy</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_top_tb/clkPeriod" type="other">
      <obj_property name="ElementShortName">clkPeriod</obj_property>
      <obj_property name="ObjectShortName">clkPeriod</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_top_tb/ADC_WIDTH" type="other">
      <obj_property name="ElementShortName">ADC_WIDTH</obj_property>
      <obj_property name="ObjectShortName">ADC_WIDTH</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_top_tb/SAMPLE_LEN" type="other">
      <obj_property name="ElementShortName">SAMPLE_LEN</obj_property>
      <obj_property name="ObjectShortName">SAMPLE_LEN</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_top_tb/sim_top_inst/symb_det_inst/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_top_tb/sim_top_inst/symb_det_inst/clr" type="logic">
      <obj_property name="ElementShortName">clr</obj_property>
      <obj_property name="ObjectShortName">clr</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_top_tb/sim_top_inst/symb_det_inst/adc_data" type="array">
      <obj_property name="ElementShortName">adc_data[11:0]</obj_property>
      <obj_property name="ObjectShortName">adc_data[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_top_tb/sim_top_inst/symb_det_inst/symbol_valid" type="logic">
      <obj_property name="ElementShortName">symbol_valid</obj_property>
      <obj_property name="ObjectShortName">symbol_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_top_tb/sim_top_inst/symb_det_inst/symbol_out" type="array">
      <obj_property name="ElementShortName">symbol_out[2:0]</obj_property>
      <obj_property name="ObjectShortName">symbol_out[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_top_tb/sim_top_inst/mcdecoder_inst/din" type="array">
      <obj_property name="ElementShortName">din[2:0]</obj_property>
      <obj_property name="ObjectShortName">din[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_top_tb/sim_top_inst/mcdecoder_inst/valid" type="logic">
      <obj_property name="ElementShortName">valid</obj_property>
      <obj_property name="ObjectShortName">valid</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_top_tb/sim_top_inst/mcdecoder_inst/clr" type="logic">
      <obj_property name="ElementShortName">clr</obj_property>
      <obj_property name="ObjectShortName">clr</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_top_tb/sim_top_inst/mcdecoder_inst/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_top_tb/sim_top_inst/mcdecoder_inst/dout" type="array">
      <obj_property name="ElementShortName">dout[7:0]</obj_property>
      <obj_property name="ObjectShortName">dout[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_top_tb/sim_top_inst/mcdecoder_inst/dvalid" type="logic">
      <obj_property name="ElementShortName">dvalid</obj_property>
      <obj_property name="ObjectShortName">dvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_top_tb/sim_top_inst/mcdecoder_inst/error" type="logic">
      <obj_property name="ElementShortName">error</obj_property>
      <obj_property name="ObjectShortName">error</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_top_tb/sim_top_inst/mcdecoder_inst/state" type="other">
      <obj_property name="ElementShortName">state</obj_property>
      <obj_property name="ObjectShortName">state</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_top_tb/sim_top_inst/mcdecoder_inst/next_state" type="other">
      <obj_property name="ElementShortName">next_state</obj_property>
      <obj_property name="ObjectShortName">next_state</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_top_tb/sim_top_inst/myuart_inst/din" type="array">
      <obj_property name="ElementShortName">din[7:0]</obj_property>
      <obj_property name="ObjectShortName">din[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_top_tb/sim_top_inst/myuart_inst/busy" type="logic">
      <obj_property name="ElementShortName">busy</obj_property>
      <obj_property name="ObjectShortName">busy</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_top_tb/sim_top_inst/myuart_inst/wen" type="logic">
      <obj_property name="ElementShortName">wen</obj_property>
      <obj_property name="ObjectShortName">wen</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_top_tb/sim_top_inst/myuart_inst/sout" type="logic">
      <obj_property name="ElementShortName">sout</obj_property>
      <obj_property name="ObjectShortName">sout</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_top_tb/sim_top_inst/myuart_inst/clr" type="logic">
      <obj_property name="ElementShortName">clr</obj_property>
      <obj_property name="ObjectShortName">clr</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_top_tb/sim_top_inst/myuart_inst/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
</wave_config>
