{"Xiangyao Yu": [2.002397881295699e-13, ["Banshee: bandwidth-efficient DRAM caching via software/hardware cooperation", ["Xiangyao Yu", "Christopher J. Hughes", "Nadathur Satish", "Onur Mutlu", "Srinivas Devadas"], "https://doi.org/10.1145/3123939.3124555", 14, "micro", 2017]], "Christopher J. Hughes": [0, ["Banshee: bandwidth-efficient DRAM caching via software/hardware cooperation", ["Xiangyao Yu", "Christopher J. Hughes", "Nadathur Satish", "Onur Mutlu", "Srinivas Devadas"], "https://doi.org/10.1145/3123939.3124555", 14, "micro", 2017]], "Nadathur Satish": [0, ["Banshee: bandwidth-efficient DRAM caching via software/hardware cooperation", ["Xiangyao Yu", "Christopher J. Hughes", "Nadathur Satish", "Onur Mutlu", "Srinivas Devadas"], "https://doi.org/10.1145/3123939.3124555", 14, "micro", 2017]], "Onur Mutlu": [0, ["Banshee: bandwidth-efficient DRAM caching via software/hardware cooperation", ["Xiangyao Yu", "Christopher J. Hughes", "Nadathur Satish", "Onur Mutlu", "Srinivas Devadas"], "https://doi.org/10.1145/3123939.3124555", 14, "micro", 2017], ["Detecting and mitigating data-dependent DRAM failures by exploiting current memory content", ["Samira Manabi Khan", "Chris Wilkerson", "Zhe Wang", "Alaa R. Alameldeen", "Donghyuk Lee", "Onur Mutlu"], "https://doi.org/10.1145/3123939.3123945", 14, "micro", 2017], ["Mosaic: a GPU memory manager with application-transparent support for multiple page sizes", ["Rachata Ausavarungnirun", "Joshua Landgraf", "Vance Miller", "Saugata Ghose", "Jayneel Gandhi", "Christopher J. Rossbach", "Onur Mutlu"], "https://doi.org/10.1145/3123939.3123975", 15, "micro", 2017], ["Ambit: in-memory accelerator for bulk bitwise operations using commodity DRAM technology", ["Vivek Seshadri", "Donghyuk Lee", "Thomas Mullins", "Hasan Hassan", "Amirali Boroumand", "Jeremie Kim", "Michael A. Kozuch", "Onur Mutlu", "Phillip B. Gibbons", "Todd C. Mowry"], "https://doi.org/10.1145/3123939.3124544", 15, "micro", 2017]], "Srinivas Devadas": [0, ["Banshee: bandwidth-efficient DRAM caching via software/hardware cooperation", ["Xiangyao Yu", "Christopher J. Hughes", "Nadathur Satish", "Onur Mutlu", "Srinivas Devadas"], "https://doi.org/10.1145/3123939.3124555", 14, "micro", 2017]], "Bharat Sukhwani": [0, ["Contutto: a novel FPGA-based prototyping platform enabling innovation in the memory subsystem of a server class processor", ["Bharat Sukhwani", "Thomas Roewer", "Charles L. Haymes", "Kyu-hyoun Kim", "Adam J. McPadden", "Daniel M. Dreps", "Dean Sanner", "Jan van Lunteren", "Sameh W. Asaad"], "https://doi.org/10.1145/3123939.3124535", 12, "micro", 2017]], "Thomas Roewer": [0, ["Contutto: a novel FPGA-based prototyping platform enabling innovation in the memory subsystem of a server class processor", ["Bharat Sukhwani", "Thomas Roewer", "Charles L. Haymes", "Kyu-hyoun Kim", "Adam J. McPadden", "Daniel M. Dreps", "Dean Sanner", "Jan van Lunteren", "Sameh W. Asaad"], "https://doi.org/10.1145/3123939.3124535", 12, "micro", 2017]], "Charles L. Haymes": [0, ["Contutto: a novel FPGA-based prototyping platform enabling innovation in the memory subsystem of a server class processor", ["Bharat Sukhwani", "Thomas Roewer", "Charles L. Haymes", "Kyu-hyoun Kim", "Adam J. McPadden", "Daniel M. Dreps", "Dean Sanner", "Jan van Lunteren", "Sameh W. Asaad"], "https://doi.org/10.1145/3123939.3124535", 12, "micro", 2017]], "Kyu-hyoun Kim": [1.0, ["Contutto: a novel FPGA-based prototyping platform enabling innovation in the memory subsystem of a server class processor", ["Bharat Sukhwani", "Thomas Roewer", "Charles L. Haymes", "Kyu-hyoun Kim", "Adam J. McPadden", "Daniel M. Dreps", "Dean Sanner", "Jan van Lunteren", "Sameh W. Asaad"], "https://doi.org/10.1145/3123939.3124535", 12, "micro", 2017]], "Adam J. McPadden": [0, ["Contutto: a novel FPGA-based prototyping platform enabling innovation in the memory subsystem of a server class processor", ["Bharat Sukhwani", "Thomas Roewer", "Charles L. Haymes", "Kyu-hyoun Kim", "Adam J. McPadden", "Daniel M. Dreps", "Dean Sanner", "Jan van Lunteren", "Sameh W. Asaad"], "https://doi.org/10.1145/3123939.3124535", 12, "micro", 2017]], "Daniel M. Dreps": [0, ["Contutto: a novel FPGA-based prototyping platform enabling innovation in the memory subsystem of a server class processor", ["Bharat Sukhwani", "Thomas Roewer", "Charles L. Haymes", "Kyu-hyoun Kim", "Adam J. McPadden", "Daniel M. Dreps", "Dean Sanner", "Jan van Lunteren", "Sameh W. Asaad"], "https://doi.org/10.1145/3123939.3124535", 12, "micro", 2017]], "Dean Sanner": [0, ["Contutto: a novel FPGA-based prototyping platform enabling innovation in the memory subsystem of a server class processor", ["Bharat Sukhwani", "Thomas Roewer", "Charles L. Haymes", "Kyu-hyoun Kim", "Adam J. McPadden", "Daniel M. Dreps", "Dean Sanner", "Jan van Lunteren", "Sameh W. Asaad"], "https://doi.org/10.1145/3123939.3124535", 12, "micro", 2017]], "Jan van Lunteren": [0, ["Contutto: a novel FPGA-based prototyping platform enabling innovation in the memory subsystem of a server class processor", ["Bharat Sukhwani", "Thomas Roewer", "Charles L. Haymes", "Kyu-hyoun Kim", "Adam J. McPadden", "Daniel M. Dreps", "Dean Sanner", "Jan van Lunteren", "Sameh W. Asaad"], "https://doi.org/10.1145/3123939.3124535", 12, "micro", 2017]], "Sameh W. Asaad": [0, ["Contutto: a novel FPGA-based prototyping platform enabling innovation in the memory subsystem of a server class processor", ["Bharat Sukhwani", "Thomas Roewer", "Charles L. Haymes", "Kyu-hyoun Kim", "Adam J. McPadden", "Daniel M. Dreps", "Dean Sanner", "Jan van Lunteren", "Sameh W. Asaad"], "https://doi.org/10.1145/3123939.3124535", 12, "micro", 2017]], "Samira Manabi Khan": [0, ["Detecting and mitigating data-dependent DRAM failures by exploiting current memory content", ["Samira Manabi Khan", "Chris Wilkerson", "Zhe Wang", "Alaa R. Alameldeen", "Donghyuk Lee", "Onur Mutlu"], "https://doi.org/10.1145/3123939.3123945", 14, "micro", 2017]], "Chris Wilkerson": [0, ["Detecting and mitigating data-dependent DRAM failures by exploiting current memory content", ["Samira Manabi Khan", "Chris Wilkerson", "Zhe Wang", "Alaa R. Alameldeen", "Donghyuk Lee", "Onur Mutlu"], "https://doi.org/10.1145/3123939.3123945", 14, "micro", 2017]], "Zhe Wang": [3.4817302321243915e-06, ["Detecting and mitigating data-dependent DRAM failures by exploiting current memory content", ["Samira Manabi Khan", "Chris Wilkerson", "Zhe Wang", "Alaa R. Alameldeen", "Donghyuk Lee", "Onur Mutlu"], "https://doi.org/10.1145/3123939.3123945", 14, "micro", 2017]], "Alaa R. Alameldeen": [0, ["Detecting and mitigating data-dependent DRAM failures by exploiting current memory content", ["Samira Manabi Khan", "Chris Wilkerson", "Zhe Wang", "Alaa R. Alameldeen", "Donghyuk Lee", "Onur Mutlu"], "https://doi.org/10.1145/3123939.3123945", 14, "micro", 2017]], "Donghyuk Lee": [0.9880757480859756, ["Detecting and mitigating data-dependent DRAM failures by exploiting current memory content", ["Samira Manabi Khan", "Chris Wilkerson", "Zhe Wang", "Alaa R. Alameldeen", "Donghyuk Lee", "Onur Mutlu"], "https://doi.org/10.1145/3123939.3123945", 14, "micro", 2017], ["Fine-grained DRAM: energy-efficient DRAM for extreme bandwidth systems", ["Mike OConnor", "Niladrish Chatterjee", "Donghyuk Lee", "John M. Wilson", "Aditya Agrawal", "Stephen W. Keckler", "William J. Dally"], "https://doi.org/10.1145/3123939.3124545", 14, "micro", 2017], ["Ambit: in-memory accelerator for bulk bitwise operations using commodity DRAM technology", ["Vivek Seshadri", "Donghyuk Lee", "Thomas Mullins", "Hasan Hassan", "Amirali Boroumand", "Jeremie Kim", "Michael A. Kozuch", "Onur Mutlu", "Phillip B. Gibbons", "Todd C. Mowry"], "https://doi.org/10.1145/3123939.3124544", 15, "micro", 2017]], "Mike OConnor": [0, ["Fine-grained DRAM: energy-efficient DRAM for extreme bandwidth systems", ["Mike OConnor", "Niladrish Chatterjee", "Donghyuk Lee", "John M. Wilson", "Aditya Agrawal", "Stephen W. Keckler", "William J. Dally"], "https://doi.org/10.1145/3123939.3124545", 14, "micro", 2017]], "Niladrish Chatterjee": [0, ["Fine-grained DRAM: energy-efficient DRAM for extreme bandwidth systems", ["Mike OConnor", "Niladrish Chatterjee", "Donghyuk Lee", "John M. Wilson", "Aditya Agrawal", "Stephen W. Keckler", "William J. Dally"], "https://doi.org/10.1145/3123939.3124545", 14, "micro", 2017]], "John M. Wilson": [0, ["Fine-grained DRAM: energy-efficient DRAM for extreme bandwidth systems", ["Mike OConnor", "Niladrish Chatterjee", "Donghyuk Lee", "John M. Wilson", "Aditya Agrawal", "Stephen W. Keckler", "William J. Dally"], "https://doi.org/10.1145/3123939.3124545", 14, "micro", 2017]], "Aditya Agrawal": [0, ["Fine-grained DRAM: energy-efficient DRAM for extreme bandwidth systems", ["Mike OConnor", "Niladrish Chatterjee", "Donghyuk Lee", "John M. Wilson", "Aditya Agrawal", "Stephen W. Keckler", "William J. Dally"], "https://doi.org/10.1145/3123939.3124545", 14, "micro", 2017], ["Xylem: enhancing vertical thermal conduction in 3D processor-memory stacks", ["Aditya Agrawal", "Josep Torrellas", "Sachin Idgunji"], "https://doi.org/10.1145/3123939.3124547", 14, "micro", 2017]], "Stephen W. Keckler": [0, ["Fine-grained DRAM: energy-efficient DRAM for extreme bandwidth systems", ["Mike OConnor", "Niladrish Chatterjee", "Donghyuk Lee", "John M. Wilson", "Aditya Agrawal", "Stephen W. Keckler", "William J. Dally"], "https://doi.org/10.1145/3123939.3124545", 14, "micro", 2017]], "William J. Dally": [0, ["Fine-grained DRAM: energy-efficient DRAM for extreme bandwidth systems", ["Mike OConnor", "Niladrish Chatterjee", "Donghyuk Lee", "John M. Wilson", "Aditya Agrawal", "Stephen W. Keckler", "William J. Dally"], "https://doi.org/10.1145/3123939.3124545", 14, "micro", 2017]], "Yuanwei Fang": [0, ["UDP: a programmable accelerator for extract-transform-load workloads and more", ["Yuanwei Fang", "Chen Zou", "Aaron J. Elmore", "Andrew A. Chien"], "https://doi.org/10.1145/3123939.3123983", 14, "micro", 2017]], "Chen Zou": [0, ["UDP: a programmable accelerator for extract-transform-load workloads and more", ["Yuanwei Fang", "Chen Zou", "Aaron J. Elmore", "Andrew A. Chien"], "https://doi.org/10.1145/3123939.3123983", 14, "micro", 2017]], "Aaron J. Elmore": [0, ["UDP: a programmable accelerator for extract-transform-load workloads and more", ["Yuanwei Fang", "Chen Zou", "Aaron J. Elmore", "Andrew A. Chien"], "https://doi.org/10.1145/3123939.3123983", 14, "micro", 2017]], "Andrew A. Chien": [0, ["UDP: a programmable accelerator for extract-transform-load workloads and more", ["Yuanwei Fang", "Chen Zou", "Aaron J. Elmore", "Andrew A. Chien"], "https://doi.org/10.1145/3123939.3123983", 14, "micro", 2017]], "Reza Yazdani": [0, ["UNFOLD: a memory-efficient speech recognizer using on-the-fly WFST composition", ["Reza Yazdani", "Jose-Maria Arnau", "Antonio Gonzalez"], "https://doi.org/10.1145/3123939.3124542", 13, "micro", 2017]], "Jose-Maria Arnau": [0, ["UNFOLD: a memory-efficient speech recognizer using on-the-fly WFST composition", ["Reza Yazdani", "Jose-Maria Arnau", "Antonio Gonzalez"], "https://doi.org/10.1145/3123939.3124542", 13, "micro", 2017]], "Antonio Gonzalez": [0, ["UNFOLD: a memory-efficient speech recognizer using on-the-fly WFST composition", ["Reza Yazdani", "Jose-Maria Arnau", "Antonio Gonzalez"], "https://doi.org/10.1145/3123939.3124542", 13, "micro", 2017]], "Mostafa Mahmoud": [0, ["IDEAL: image denoising accelerator", ["Mostafa Mahmoud", "Bojian Zheng", "Alberto Delmas Lascorz", "Felix Heide", "Jonathan Assouline", "Paul Boucher", "Emmanuel Onzon", "Andreas Moshovos"], "https://doi.org/10.1145/3123939.3123941", 14, "micro", 2017]], "Bojian Zheng": [0, ["IDEAL: image denoising accelerator", ["Mostafa Mahmoud", "Bojian Zheng", "Alberto Delmas Lascorz", "Felix Heide", "Jonathan Assouline", "Paul Boucher", "Emmanuel Onzon", "Andreas Moshovos"], "https://doi.org/10.1145/3123939.3123941", 14, "micro", 2017]], "Alberto Delmas Lascorz": [0, ["IDEAL: image denoising accelerator", ["Mostafa Mahmoud", "Bojian Zheng", "Alberto Delmas Lascorz", "Felix Heide", "Jonathan Assouline", "Paul Boucher", "Emmanuel Onzon", "Andreas Moshovos"], "https://doi.org/10.1145/3123939.3123941", 14, "micro", 2017]], "Felix Heide": [0, ["IDEAL: image denoising accelerator", ["Mostafa Mahmoud", "Bojian Zheng", "Alberto Delmas Lascorz", "Felix Heide", "Jonathan Assouline", "Paul Boucher", "Emmanuel Onzon", "Andreas Moshovos"], "https://doi.org/10.1145/3123939.3123941", 14, "micro", 2017]], "Jonathan Assouline": [0, ["IDEAL: image denoising accelerator", ["Mostafa Mahmoud", "Bojian Zheng", "Alberto Delmas Lascorz", "Felix Heide", "Jonathan Assouline", "Paul Boucher", "Emmanuel Onzon", "Andreas Moshovos"], "https://doi.org/10.1145/3123939.3123941", 14, "micro", 2017]], "Paul Boucher": [0, ["IDEAL: image denoising accelerator", ["Mostafa Mahmoud", "Bojian Zheng", "Alberto Delmas Lascorz", "Felix Heide", "Jonathan Assouline", "Paul Boucher", "Emmanuel Onzon", "Andreas Moshovos"], "https://doi.org/10.1145/3123939.3123941", 14, "micro", 2017]], "Emmanuel Onzon": [0, ["IDEAL: image denoising accelerator", ["Mostafa Mahmoud", "Bojian Zheng", "Alberto Delmas Lascorz", "Felix Heide", "Jonathan Assouline", "Paul Boucher", "Emmanuel Onzon", "Andreas Moshovos"], "https://doi.org/10.1145/3123939.3123941", 14, "micro", 2017]], "Andreas Moshovos": [0, ["IDEAL: image denoising accelerator", ["Mostafa Mahmoud", "Bojian Zheng", "Alberto Delmas Lascorz", "Felix Heide", "Jonathan Assouline", "Paul Boucher", "Emmanuel Onzon", "Andreas Moshovos"], "https://doi.org/10.1145/3123939.3123941", 14, "micro", 2017], ["Bit-pragmatic deep neural network computing", ["Jorge Albericio", "Alberto Delmas", "Patrick Judd", "Sayeh Sharify", "Gerard OLeary", "Roman Genov", "Andreas Moshovos"], "https://doi.org/10.1145/3123939.3123982", 13, "micro", 2017]], "Thomas J. Repetti": [0, ["Pipelining a triggered processing element", ["Thomas J. Repetti", "Joao Pedro Cerqueira", "Martha A. Kim", "Mingoo Seok"], "https://doi.org/10.1145/3123939.3124551", 13, "micro", 2017]], "Joao Pedro Cerqueira": [0, ["Pipelining a triggered processing element", ["Thomas J. Repetti", "Joao Pedro Cerqueira", "Martha A. Kim", "Mingoo Seok"], "https://doi.org/10.1145/3123939.3124551", 13, "micro", 2017]], "Martha A. Kim": [3.422513330684704e-13, ["Pipelining a triggered processing element", ["Thomas J. Repetti", "Joao Pedro Cerqueira", "Martha A. Kim", "Mingoo Seok"], "https://doi.org/10.1145/3123939.3124551", 13, "micro", 2017]], "Mingoo Seok": [0.985820859670639, ["Pipelining a triggered processing element", ["Thomas J. Repetti", "Joao Pedro Cerqueira", "Martha A. Kim", "Mingoo Seok"], "https://doi.org/10.1145/3123939.3124551", 13, "micro", 2017], ["Hybrid analog-digital solution of nonlinear partial differential equations", ["Yipeng Huang", "Ning Guo", "Mingoo Seok", "Yannis P. Tsividis", "Kyle T. Mandli", "Simha Sethumadhavan"], "https://doi.org/10.1145/3123939.3124550", 14, "micro", 2017]], "Ivan Tanasic": [0, ["Efficient exception handling support for GPUs", ["Ivan Tanasic", "Isaac Gelado", "Marc Jorda", "Eduard Ayguade", "Nacho Navarro"], "https://doi.org/10.1145/3123939.3123950", 14, "micro", 2017]], "Isaac Gelado": [0, ["Efficient exception handling support for GPUs", ["Ivan Tanasic", "Isaac Gelado", "Marc Jorda", "Eduard Ayguade", "Nacho Navarro"], "https://doi.org/10.1145/3123939.3123950", 14, "micro", 2017]], "Marc Jorda": [0, ["Efficient exception handling support for GPUs", ["Ivan Tanasic", "Isaac Gelado", "Marc Jorda", "Eduard Ayguade", "Nacho Navarro"], "https://doi.org/10.1145/3123939.3123950", 14, "micro", 2017]], "Eduard Ayguade": [0, ["Efficient exception handling support for GPUs", ["Ivan Tanasic", "Isaac Gelado", "Marc Jorda", "Eduard Ayguade", "Nacho Navarro"], "https://doi.org/10.1145/3123939.3123950", 14, "micro", 2017]], "Nacho Navarro": [0, ["Efficient exception handling support for GPUs", ["Ivan Tanasic", "Isaac Gelado", "Marc Jorda", "Eduard Ayguade", "Nacho Navarro"], "https://doi.org/10.1145/3123939.3123950", 14, "micro", 2017]], "Ugljesa Milic": [0, ["Beyond the socket: NUMA-aware GPUs", ["Ugljesa Milic", "Oreste Villa", "Evgeny Bolotin", "Akhil Arunkumar", "Eiman Ebrahimi", "Aamer Jaleel", "Alex Ramirez", "David W. Nellans"], "https://doi.org/10.1145/3123939.3124534", 13, "micro", 2017]], "Oreste Villa": [0, ["Beyond the socket: NUMA-aware GPUs", ["Ugljesa Milic", "Oreste Villa", "Evgeny Bolotin", "Akhil Arunkumar", "Eiman Ebrahimi", "Aamer Jaleel", "Alex Ramirez", "David W. Nellans"], "https://doi.org/10.1145/3123939.3124534", 13, "micro", 2017]], "Evgeny Bolotin": [0, ["Beyond the socket: NUMA-aware GPUs", ["Ugljesa Milic", "Oreste Villa", "Evgeny Bolotin", "Akhil Arunkumar", "Eiman Ebrahimi", "Aamer Jaleel", "Alex Ramirez", "David W. Nellans"], "https://doi.org/10.1145/3123939.3124534", 13, "micro", 2017]], "Akhil Arunkumar": [0, ["Beyond the socket: NUMA-aware GPUs", ["Ugljesa Milic", "Oreste Villa", "Evgeny Bolotin", "Akhil Arunkumar", "Eiman Ebrahimi", "Aamer Jaleel", "Alex Ramirez", "David W. Nellans"], "https://doi.org/10.1145/3123939.3124534", 13, "micro", 2017]], "Eiman Ebrahimi": [0, ["Beyond the socket: NUMA-aware GPUs", ["Ugljesa Milic", "Oreste Villa", "Evgeny Bolotin", "Akhil Arunkumar", "Eiman Ebrahimi", "Aamer Jaleel", "Alex Ramirez", "David W. Nellans"], "https://doi.org/10.1145/3123939.3124534", 13, "micro", 2017]], "Aamer Jaleel": [0, ["Beyond the socket: NUMA-aware GPUs", ["Ugljesa Milic", "Oreste Villa", "Evgeny Bolotin", "Akhil Arunkumar", "Eiman Ebrahimi", "Aamer Jaleel", "Alex Ramirez", "David W. Nellans"], "https://doi.org/10.1145/3123939.3124534", 13, "micro", 2017]], "Alex Ramirez": [0, ["Beyond the socket: NUMA-aware GPUs", ["Ugljesa Milic", "Oreste Villa", "Evgeny Bolotin", "Akhil Arunkumar", "Eiman Ebrahimi", "Aamer Jaleel", "Alex Ramirez", "David W. Nellans"], "https://doi.org/10.1145/3123939.3124534", 13, "micro", 2017]], "David W. Nellans": [0, ["Beyond the socket: NUMA-aware GPUs", ["Ugljesa Milic", "Oreste Villa", "Evgeny Bolotin", "Akhil Arunkumar", "Eiman Ebrahimi", "Aamer Jaleel", "Alex Ramirez", "David W. Nellans"], "https://doi.org/10.1145/3123939.3124534", 13, "micro", 2017]], "Rachata Ausavarungnirun": [0, ["Mosaic: a GPU memory manager with application-transparent support for multiple page sizes", ["Rachata Ausavarungnirun", "Joshua Landgraf", "Vance Miller", "Saugata Ghose", "Jayneel Gandhi", "Christopher J. Rossbach", "Onur Mutlu"], "https://doi.org/10.1145/3123939.3123975", 15, "micro", 2017]], "Joshua Landgraf": [0, ["Mosaic: a GPU memory manager with application-transparent support for multiple page sizes", ["Rachata Ausavarungnirun", "Joshua Landgraf", "Vance Miller", "Saugata Ghose", "Jayneel Gandhi", "Christopher J. Rossbach", "Onur Mutlu"], "https://doi.org/10.1145/3123939.3123975", 15, "micro", 2017]], "Vance Miller": [0, ["Mosaic: a GPU memory manager with application-transparent support for multiple page sizes", ["Rachata Ausavarungnirun", "Joshua Landgraf", "Vance Miller", "Saugata Ghose", "Jayneel Gandhi", "Christopher J. Rossbach", "Onur Mutlu"], "https://doi.org/10.1145/3123939.3123975", 15, "micro", 2017]], "Saugata Ghose": [0, ["Mosaic: a GPU memory manager with application-transparent support for multiple page sizes", ["Rachata Ausavarungnirun", "Joshua Landgraf", "Vance Miller", "Saugata Ghose", "Jayneel Gandhi", "Christopher J. Rossbach", "Onur Mutlu"], "https://doi.org/10.1145/3123939.3123975", 15, "micro", 2017]], "Jayneel Gandhi": [0, ["Mosaic: a GPU memory manager with application-transparent support for multiple page sizes", ["Rachata Ausavarungnirun", "Joshua Landgraf", "Vance Miller", "Saugata Ghose", "Jayneel Gandhi", "Christopher J. Rossbach", "Onur Mutlu"], "https://doi.org/10.1145/3123939.3123975", 15, "micro", 2017]], "Christopher J. Rossbach": [0, ["Mosaic: a GPU memory manager with application-transparent support for multiple page sizes", ["Rachata Ausavarungnirun", "Joshua Landgraf", "Vance Miller", "Saugata Ghose", "Jayneel Gandhi", "Christopher J. Rossbach", "Onur Mutlu"], "https://doi.org/10.1145/3123939.3123975", 15, "micro", 2017]], "John Kloosterman": [0, ["Regless: just-in-time operand staging for GPUs", ["John Kloosterman", "Jonathan Beaumont", "D. Anoushe Jamshidi", "Jonathan Bailey", "Trevor N. Mudge", "Scott A. Mahlke"], "https://doi.org/10.1145/3123939.3123974", 14, "micro", 2017]], "Jonathan Beaumont": [0, ["Regless: just-in-time operand staging for GPUs", ["John Kloosterman", "Jonathan Beaumont", "D. Anoushe Jamshidi", "Jonathan Bailey", "Trevor N. Mudge", "Scott A. Mahlke"], "https://doi.org/10.1145/3123939.3123974", 14, "micro", 2017]], "D. Anoushe Jamshidi": [0, ["Regless: just-in-time operand staging for GPUs", ["John Kloosterman", "Jonathan Beaumont", "D. Anoushe Jamshidi", "Jonathan Bailey", "Trevor N. Mudge", "Scott A. Mahlke"], "https://doi.org/10.1145/3123939.3123974", 14, "micro", 2017]], "Jonathan Bailey": [0, ["Regless: just-in-time operand staging for GPUs", ["John Kloosterman", "Jonathan Beaumont", "D. Anoushe Jamshidi", "Jonathan Bailey", "Trevor N. Mudge", "Scott A. Mahlke"], "https://doi.org/10.1145/3123939.3123974", 14, "micro", 2017]], "Trevor N. Mudge": [0, ["Regless: just-in-time operand staging for GPUs", ["John Kloosterman", "Jonathan Beaumont", "D. Anoushe Jamshidi", "Jonathan Bailey", "Trevor N. Mudge", "Scott A. Mahlke"], "https://doi.org/10.1145/3123939.3123974", 14, "micro", 2017]], "Scott A. Mahlke": [0, ["Regless: just-in-time operand staging for GPUs", ["John Kloosterman", "Jonathan Beaumont", "D. Anoushe Jamshidi", "Jonathan Bailey", "Trevor N. Mudge", "Scott A. Mahlke"], "https://doi.org/10.1145/3123939.3123974", 14, "micro", 2017], ["Mirage cores: the illusion of many out-of-order cores using in-order hardware", ["Shruti Padmanabha", "Andrew Lukefahr", "Reetuparna Das", "Scott A. Mahlke"], "https://doi.org/10.1145/3123939.3123969", 14, "micro", 2017], ["DeftNN: addressing bottlenecks for DNN execution on GPUs via synapse vector elimination and near-compute data fission", ["Parker Hill", "Animesh Jain", "Mason Hill", "Babak Zamirai", "Chang-Hong Hsu", "Michael A. Laurenzano", "Scott A. Mahlke", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1145/3123939.3123970", 14, "micro", 2017]], "Pedro Duarte": [0, ["SCRATCH: an end-to-end application-aware soft-GPGPU architecture and trimming tool", ["Pedro Duarte", "Pedro Tomas", "Gabriel Falcao"], "https://doi.org/10.1145/3123939.3123953", 13, "micro", 2017]], "Pedro Tomas": [0, ["SCRATCH: an end-to-end application-aware soft-GPGPU architecture and trimming tool", ["Pedro Duarte", "Pedro Tomas", "Gabriel Falcao"], "https://doi.org/10.1145/3123939.3123953", 13, "micro", 2017]], "Gabriel Falcao": [0, ["SCRATCH: an end-to-end application-aware soft-GPGPU architecture and trimming tool", ["Pedro Duarte", "Pedro Tomas", "Gabriel Falcao"], "https://doi.org/10.1145/3123939.3123953", 13, "micro", 2017]], "Seunghee Shin": [0.9917360246181488, ["Proteus: a flexible and fast software supported hardware logging approach for NVM", ["Seunghee Shin", "Satish Kumar Tirukkovalluri", "James Tuck", "Yan Solihin"], "https://doi.org/10.1145/3123939.3124539", 13, "micro", 2017]], "Satish Kumar Tirukkovalluri": [0, ["Proteus: a flexible and fast software supported hardware logging approach for NVM", ["Seunghee Shin", "Satish Kumar Tirukkovalluri", "James Tuck", "Yan Solihin"], "https://doi.org/10.1145/3123939.3124539", 13, "micro", 2017]], "James Tuck": [0, ["Proteus: a flexible and fast software supported hardware logging approach for NVM", ["Seunghee Shin", "Satish Kumar Tirukkovalluri", "James Tuck", "Yan Solihin"], "https://doi.org/10.1145/3123939.3124539", 13, "micro", 2017], ["Improving the effectiveness of searching for isomorphic chains in superword level parallelism", ["Joonmoo Huh", "James Tuck"], "https://doi.org/10.1145/3123939.3124554", 12, "micro", 2017], ["Hardware supported persistent object address translation", ["Tiancong Wang", "Sakthikumaran Sambasivam", "Yan Solihin", "James Tuck"], "https://doi.org/10.1145/3123939.3123981", 13, "micro", 2017]], "Yan Solihin": [0, ["Proteus: a flexible and fast software supported hardware logging approach for NVM", ["Seunghee Shin", "Satish Kumar Tirukkovalluri", "James Tuck", "Yan Solihin"], "https://doi.org/10.1145/3123939.3124539", 13, "micro", 2017], ["Hardware supported persistent object address translation", ["Tiancong Wang", "Sakthikumaran Sambasivam", "Yan Solihin", "James Tuck"], "https://doi.org/10.1145/3123939.3123981", 13, "micro", 2017]], "Guoyang Chen": [0, ["Efficient support of position independence on non-volatile memory", ["Guoyang Chen", "Lei Zhang", "Richa Budhiraja", "Xipeng Shen", "Youfeng Wu"], "https://doi.org/10.1145/3123939.3124543", 13, "micro", 2017]], "Lei Zhang": [0, ["Efficient support of position independence on non-volatile memory", ["Guoyang Chen", "Lei Zhang", "Richa Budhiraja", "Xipeng Shen", "Youfeng Wu"], "https://doi.org/10.1145/3123939.3124543", 13, "micro", 2017]], "Richa Budhiraja": [0, ["Efficient support of position independence on non-volatile memory", ["Guoyang Chen", "Lei Zhang", "Richa Budhiraja", "Xipeng Shen", "Youfeng Wu"], "https://doi.org/10.1145/3123939.3124543", 13, "micro", 2017]], "Xipeng Shen": [0, ["Efficient support of position independence on non-volatile memory", ["Guoyang Chen", "Lei Zhang", "Richa Budhiraja", "Xipeng Shen", "Youfeng Wu"], "https://doi.org/10.1145/3123939.3124543", 13, "micro", 2017], ["Versapipe: a versatile programming framework for pipelined computing on GPU", ["Zhen Zheng", "Chanyoung Oh", "Jidong Zhai", "Xipeng Shen", "Youngmin Yi", "Wenguang Chen"], "https://doi.org/10.1145/3123939.3123978", 13, "micro", 2017]], "Youfeng Wu": [1.0021792888892378e-06, ["Efficient support of position independence on non-volatile memory", ["Guoyang Chen", "Lei Zhang", "Richa Budhiraja", "Xipeng Shen", "Youfeng Wu"], "https://doi.org/10.1145/3123939.3124543", 13, "micro", 2017]], "Kaisheng Ma": [0, ["Incidental computing on IoT nonvolatile processors", ["Kaisheng Ma", "Xueqing Li", "Jinyang Li", "Yongpan Liu", "Yuan Xie", "Jack Sampson", "Mahmut Taylan Kandemir", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/3123939.3124533", 15, "micro", 2017]], "Xueqing Li": [0, ["Incidental computing on IoT nonvolatile processors", ["Kaisheng Ma", "Xueqing Li", "Jinyang Li", "Yongpan Liu", "Yuan Xie", "Jack Sampson", "Mahmut Taylan Kandemir", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/3123939.3124533", 15, "micro", 2017]], "Jinyang Li": [0, ["Incidental computing on IoT nonvolatile processors", ["Kaisheng Ma", "Xueqing Li", "Jinyang Li", "Yongpan Liu", "Yuan Xie", "Jack Sampson", "Mahmut Taylan Kandemir", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/3123939.3124533", 15, "micro", 2017]], "Yongpan Liu": [0, ["Incidental computing on IoT nonvolatile processors", ["Kaisheng Ma", "Xueqing Li", "Jinyang Li", "Yongpan Liu", "Yuan Xie", "Jack Sampson", "Mahmut Taylan Kandemir", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/3123939.3124533", 15, "micro", 2017]], "Yuan Xie": [0, ["Incidental computing on IoT nonvolatile processors", ["Kaisheng Ma", "Xueqing Li", "Jinyang Li", "Yongpan Liu", "Yuan Xie", "Jack Sampson", "Mahmut Taylan Kandemir", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/3123939.3124533", 15, "micro", 2017], ["DRISA: a DRAM-based reconfigurable in-situ accelerator", ["Shuangchen Li", "Dimin Niu", "Krishna T. Malladi", "Hongzhong Zheng", "Bob Brennan", "Yuan Xie"], "https://doi.org/10.1145/3123939.3123977", 14, "micro", 2017]], "Jack Sampson": [0, ["Incidental computing on IoT nonvolatile processors", ["Kaisheng Ma", "Xueqing Li", "Jinyang Li", "Yongpan Liu", "Yuan Xie", "Jack Sampson", "Mahmut Taylan Kandemir", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/3123939.3124533", 15, "micro", 2017]], "Mahmut Taylan Kandemir": [0, ["Incidental computing on IoT nonvolatile processors", ["Kaisheng Ma", "Xueqing Li", "Jinyang Li", "Yongpan Liu", "Yuan Xie", "Jack Sampson", "Mahmut Taylan Kandemir", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/3123939.3124533", 15, "micro", 2017]], "Vijaykrishnan Narayanan": [0, ["Incidental computing on IoT nonvolatile processors", ["Kaisheng Ma", "Xueqing Li", "Jinyang Li", "Yongpan Liu", "Yuan Xie", "Jack Sampson", "Mahmut Taylan Kandemir", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/3123939.3124533", 15, "micro", 2017]], "Gunjae Koo": [0.9912931025028229, ["Summarizer: trading communication with computing near storage", ["Gunjae Koo", "Kiran Kumar Matam", "Te I", "H. V. Krishna Giri Narra", "Jing Li", "Hung-Wei Tseng", "Steven Swanson", "Murali Annavaram"], "https://doi.org/10.1145/3123939.3124553", 13, "micro", 2017]], "Kiran Kumar Matam": [0, ["Summarizer: trading communication with computing near storage", ["Gunjae Koo", "Kiran Kumar Matam", "Te I", "H. V. Krishna Giri Narra", "Jing Li", "Hung-Wei Tseng", "Steven Swanson", "Murali Annavaram"], "https://doi.org/10.1145/3123939.3124553", 13, "micro", 2017]], "Te I": [0, ["Summarizer: trading communication with computing near storage", ["Gunjae Koo", "Kiran Kumar Matam", "Te I", "H. V. Krishna Giri Narra", "Jing Li", "Hung-Wei Tseng", "Steven Swanson", "Murali Annavaram"], "https://doi.org/10.1145/3123939.3124553", 13, "micro", 2017]], "H. V. Krishna Giri Narra": [0, ["Summarizer: trading communication with computing near storage", ["Gunjae Koo", "Kiran Kumar Matam", "Te I", "H. V. Krishna Giri Narra", "Jing Li", "Hung-Wei Tseng", "Steven Swanson", "Murali Annavaram"], "https://doi.org/10.1145/3123939.3124553", 13, "micro", 2017]], "Jing Li": [0, ["Summarizer: trading communication with computing near storage", ["Gunjae Koo", "Kiran Kumar Matam", "Te I", "H. V. Krishna Giri Narra", "Jing Li", "Hung-Wei Tseng", "Steven Swanson", "Murali Annavaram"], "https://doi.org/10.1145/3123939.3124553", 13, "micro", 2017]], "Hung-Wei Tseng": [0, ["Summarizer: trading communication with computing near storage", ["Gunjae Koo", "Kiran Kumar Matam", "Te I", "H. V. Krishna Giri Narra", "Jing Li", "Hung-Wei Tseng", "Steven Swanson", "Murali Annavaram"], "https://doi.org/10.1145/3123939.3124553", 13, "micro", 2017]], "Steven Swanson": [0, ["Summarizer: trading communication with computing near storage", ["Gunjae Koo", "Kiran Kumar Matam", "Te I", "H. V. Krishna Giri Narra", "Jing Li", "Hung-Wei Tseng", "Steven Swanson", "Murali Annavaram"], "https://doi.org/10.1145/3123939.3124553", 13, "micro", 2017]], "Murali Annavaram": [0, ["Summarizer: trading communication with computing near storage", ["Gunjae Koo", "Kiran Kumar Matam", "Te I", "H. V. Krishna Giri Narra", "Jing Li", "Hung-Wei Tseng", "Steven Swanson", "Murali Annavaram"], "https://doi.org/10.1145/3123939.3124553", 13, "micro", 2017]], "Zhaoxia Deng": [0, ["Memory cocktail therapy: a general learning-based framework to optimize dynamic tradeoffs in NVMs", ["Zhaoxia Deng", "Lunkai Zhang", "Nikita Mishra", "Henry Hoffmann", "Frederic T. Chong"], "https://doi.org/10.1145/3123939.3124548", 13, "micro", 2017]], "Lunkai Zhang": [0, ["Memory cocktail therapy: a general learning-based framework to optimize dynamic tradeoffs in NVMs", ["Zhaoxia Deng", "Lunkai Zhang", "Nikita Mishra", "Henry Hoffmann", "Frederic T. Chong"], "https://doi.org/10.1145/3123939.3124548", 13, "micro", 2017]], "Nikita Mishra": [0, ["Memory cocktail therapy: a general learning-based framework to optimize dynamic tradeoffs in NVMs", ["Zhaoxia Deng", "Lunkai Zhang", "Nikita Mishra", "Henry Hoffmann", "Frederic T. Chong"], "https://doi.org/10.1145/3123939.3124548", 13, "micro", 2017]], "Henry Hoffmann": [0, ["Memory cocktail therapy: a general learning-based framework to optimize dynamic tradeoffs in NVMs", ["Zhaoxia Deng", "Lunkai Zhang", "Nikita Mishra", "Henry Hoffmann", "Frederic T. Chong"], "https://doi.org/10.1145/3123939.3124548", 13, "micro", 2017]], "Frederic T. Chong": [2.510137617018829e-15, ["Memory cocktail therapy: a general learning-based framework to optimize dynamic tradeoffs in NVMs", ["Zhaoxia Deng", "Lunkai Zhang", "Nikita Mishra", "Henry Hoffmann", "Frederic T. Chong"], "https://doi.org/10.1145/3123939.3124548", 13, "micro", 2017], ["Optimized surface code communication in superconducting quantum computers", ["Ali JavadiAbhari", "Pranav Gokhale", "Adam Holmes", "Diana Franklin", "Kenneth R. Brown", "Margaret Martonosi", "Frederic T. Chong"], "https://doi.org/10.1145/3123939.3123949", 14, "micro", 2017]], "Sandeep R. Agrawal": [0, ["A many-core architecture for in-memory data processing", ["Sandeep R. Agrawal", "Sam Idicula", "Arun Raghavan", "Evangelos Vlachos", "Venkatraman Govindaraju", "Venkatanathan Varadarajan", "Cagri Balkesen", "Georgios Giannikis", "Charlie Roth", "Nipun Agarwal", "Eric Sedlar"], "https://doi.org/10.1145/3123939.3123985", 14, "micro", 2017]], "Sam Idicula": [0, ["A many-core architecture for in-memory data processing", ["Sandeep R. Agrawal", "Sam Idicula", "Arun Raghavan", "Evangelos Vlachos", "Venkatraman Govindaraju", "Venkatanathan Varadarajan", "Cagri Balkesen", "Georgios Giannikis", "Charlie Roth", "Nipun Agarwal", "Eric Sedlar"], "https://doi.org/10.1145/3123939.3123985", 14, "micro", 2017]], "Arun Raghavan": [0, ["A many-core architecture for in-memory data processing", ["Sandeep R. Agrawal", "Sam Idicula", "Arun Raghavan", "Evangelos Vlachos", "Venkatraman Govindaraju", "Venkatanathan Varadarajan", "Cagri Balkesen", "Georgios Giannikis", "Charlie Roth", "Nipun Agarwal", "Eric Sedlar"], "https://doi.org/10.1145/3123939.3123985", 14, "micro", 2017]], "Evangelos Vlachos": [0, ["A many-core architecture for in-memory data processing", ["Sandeep R. Agrawal", "Sam Idicula", "Arun Raghavan", "Evangelos Vlachos", "Venkatraman Govindaraju", "Venkatanathan Varadarajan", "Cagri Balkesen", "Georgios Giannikis", "Charlie Roth", "Nipun Agarwal", "Eric Sedlar"], "https://doi.org/10.1145/3123939.3123985", 14, "micro", 2017]], "Venkatraman Govindaraju": [0, ["A many-core architecture for in-memory data processing", ["Sandeep R. Agrawal", "Sam Idicula", "Arun Raghavan", "Evangelos Vlachos", "Venkatraman Govindaraju", "Venkatanathan Varadarajan", "Cagri Balkesen", "Georgios Giannikis", "Charlie Roth", "Nipun Agarwal", "Eric Sedlar"], "https://doi.org/10.1145/3123939.3123985", 14, "micro", 2017]], "Venkatanathan Varadarajan": [0, ["A many-core architecture for in-memory data processing", ["Sandeep R. Agrawal", "Sam Idicula", "Arun Raghavan", "Evangelos Vlachos", "Venkatraman Govindaraju", "Venkatanathan Varadarajan", "Cagri Balkesen", "Georgios Giannikis", "Charlie Roth", "Nipun Agarwal", "Eric Sedlar"], "https://doi.org/10.1145/3123939.3123985", 14, "micro", 2017]], "Cagri Balkesen": [0, ["A many-core architecture for in-memory data processing", ["Sandeep R. Agrawal", "Sam Idicula", "Arun Raghavan", "Evangelos Vlachos", "Venkatraman Govindaraju", "Venkatanathan Varadarajan", "Cagri Balkesen", "Georgios Giannikis", "Charlie Roth", "Nipun Agarwal", "Eric Sedlar"], "https://doi.org/10.1145/3123939.3123985", 14, "micro", 2017]], "Georgios Giannikis": [0, ["A many-core architecture for in-memory data processing", ["Sandeep R. Agrawal", "Sam Idicula", "Arun Raghavan", "Evangelos Vlachos", "Venkatraman Govindaraju", "Venkatanathan Varadarajan", "Cagri Balkesen", "Georgios Giannikis", "Charlie Roth", "Nipun Agarwal", "Eric Sedlar"], "https://doi.org/10.1145/3123939.3123985", 14, "micro", 2017]], "Charlie Roth": [0, ["A many-core architecture for in-memory data processing", ["Sandeep R. Agrawal", "Sam Idicula", "Arun Raghavan", "Evangelos Vlachos", "Venkatraman Govindaraju", "Venkatanathan Varadarajan", "Cagri Balkesen", "Georgios Giannikis", "Charlie Roth", "Nipun Agarwal", "Eric Sedlar"], "https://doi.org/10.1145/3123939.3123985", 14, "micro", 2017]], "Nipun Agarwal": [0, ["A many-core architecture for in-memory data processing", ["Sandeep R. Agrawal", "Sam Idicula", "Arun Raghavan", "Evangelos Vlachos", "Venkatraman Govindaraju", "Venkatanathan Varadarajan", "Cagri Balkesen", "Georgios Giannikis", "Charlie Roth", "Nipun Agarwal", "Eric Sedlar"], "https://doi.org/10.1145/3123939.3123985", 14, "micro", 2017]], "Eric Sedlar": [0, ["A many-core architecture for in-memory data processing", ["Sandeep R. Agrawal", "Sam Idicula", "Arun Raghavan", "Evangelos Vlachos", "Venkatraman Govindaraju", "Venkatanathan Varadarajan", "Cagri Balkesen", "Georgios Giannikis", "Charlie Roth", "Nipun Agarwal", "Eric Sedlar"], "https://doi.org/10.1145/3123939.3123985", 14, "micro", 2017]], "Arun Subramaniyan": [0, ["Cache automaton", ["Arun Subramaniyan", "Jingcheng Wang", "Ezhil R. M. Balasubramanian", "David T. Blaauw", "Dennis Sylvester", "Reetuparna Das"], "https://doi.org/10.1145/3123939.3123986", 14, "micro", 2017]], "Jingcheng Wang": [0.00025182801618939266, ["Cache automaton", ["Arun Subramaniyan", "Jingcheng Wang", "Ezhil R. M. Balasubramanian", "David T. Blaauw", "Dennis Sylvester", "Reetuparna Das"], "https://doi.org/10.1145/3123939.3123986", 14, "micro", 2017]], "Ezhil R. M. Balasubramanian": [0, ["Cache automaton", ["Arun Subramaniyan", "Jingcheng Wang", "Ezhil R. M. Balasubramanian", "David T. Blaauw", "Dennis Sylvester", "Reetuparna Das"], "https://doi.org/10.1145/3123939.3123986", 14, "micro", 2017]], "David T. Blaauw": [0, ["Cache automaton", ["Arun Subramaniyan", "Jingcheng Wang", "Ezhil R. M. Balasubramanian", "David T. Blaauw", "Dennis Sylvester", "Reetuparna Das"], "https://doi.org/10.1145/3123939.3123986", 14, "micro", 2017]], "Dennis Sylvester": [0, ["Cache automaton", ["Arun Subramaniyan", "Jingcheng Wang", "Ezhil R. M. Balasubramanian", "David T. Blaauw", "Dennis Sylvester", "Reetuparna Das"], "https://doi.org/10.1145/3123939.3123986", 14, "micro", 2017]], "Reetuparna Das": [0, ["Cache automaton", ["Arun Subramaniyan", "Jingcheng Wang", "Ezhil R. M. Balasubramanian", "David T. Blaauw", "Dennis Sylvester", "Reetuparna Das"], "https://doi.org/10.1145/3123939.3123986", 14, "micro", 2017], ["Mirage cores: the illusion of many out-of-order cores using in-order hardware", ["Shruti Padmanabha", "Andrew Lukefahr", "Reetuparna Das", "Scott A. Mahlke"], "https://doi.org/10.1145/3123939.3123969", 14, "micro", 2017]], "Vivek Seshadri": [0, ["Ambit: in-memory accelerator for bulk bitwise operations using commodity DRAM technology", ["Vivek Seshadri", "Donghyuk Lee", "Thomas Mullins", "Hasan Hassan", "Amirali Boroumand", "Jeremie Kim", "Michael A. Kozuch", "Onur Mutlu", "Phillip B. Gibbons", "Todd C. Mowry"], "https://doi.org/10.1145/3123939.3124544", 15, "micro", 2017]], "Thomas Mullins": [0, ["Ambit: in-memory accelerator for bulk bitwise operations using commodity DRAM technology", ["Vivek Seshadri", "Donghyuk Lee", "Thomas Mullins", "Hasan Hassan", "Amirali Boroumand", "Jeremie Kim", "Michael A. Kozuch", "Onur Mutlu", "Phillip B. Gibbons", "Todd C. Mowry"], "https://doi.org/10.1145/3123939.3124544", 15, "micro", 2017]], "Hasan Hassan": [0, ["Ambit: in-memory accelerator for bulk bitwise operations using commodity DRAM technology", ["Vivek Seshadri", "Donghyuk Lee", "Thomas Mullins", "Hasan Hassan", "Amirali Boroumand", "Jeremie Kim", "Michael A. Kozuch", "Onur Mutlu", "Phillip B. Gibbons", "Todd C. Mowry"], "https://doi.org/10.1145/3123939.3124544", 15, "micro", 2017]], "Amirali Boroumand": [0, ["Ambit: in-memory accelerator for bulk bitwise operations using commodity DRAM technology", ["Vivek Seshadri", "Donghyuk Lee", "Thomas Mullins", "Hasan Hassan", "Amirali Boroumand", "Jeremie Kim", "Michael A. Kozuch", "Onur Mutlu", "Phillip B. Gibbons", "Todd C. Mowry"], "https://doi.org/10.1145/3123939.3124544", 15, "micro", 2017]], "Jeremie Kim": [2.1328432353584503e-08, ["Ambit: in-memory accelerator for bulk bitwise operations using commodity DRAM technology", ["Vivek Seshadri", "Donghyuk Lee", "Thomas Mullins", "Hasan Hassan", "Amirali Boroumand", "Jeremie Kim", "Michael A. Kozuch", "Onur Mutlu", "Phillip B. Gibbons", "Todd C. Mowry"], "https://doi.org/10.1145/3123939.3124544", 15, "micro", 2017]], "Michael A. Kozuch": [0, ["Ambit: in-memory accelerator for bulk bitwise operations using commodity DRAM technology", ["Vivek Seshadri", "Donghyuk Lee", "Thomas Mullins", "Hasan Hassan", "Amirali Boroumand", "Jeremie Kim", "Michael A. Kozuch", "Onur Mutlu", "Phillip B. Gibbons", "Todd C. Mowry"], "https://doi.org/10.1145/3123939.3124544", 15, "micro", 2017]], "Phillip B. Gibbons": [0, ["Ambit: in-memory accelerator for bulk bitwise operations using commodity DRAM technology", ["Vivek Seshadri", "Donghyuk Lee", "Thomas Mullins", "Hasan Hassan", "Amirali Boroumand", "Jeremie Kim", "Michael A. Kozuch", "Onur Mutlu", "Phillip B. Gibbons", "Todd C. Mowry"], "https://doi.org/10.1145/3123939.3124544", 15, "micro", 2017]], "Todd C. Mowry": [0, ["Ambit: in-memory accelerator for bulk bitwise operations using commodity DRAM technology", ["Vivek Seshadri", "Donghyuk Lee", "Thomas Mullins", "Hasan Hassan", "Amirali Boroumand", "Jeremie Kim", "Michael A. Kozuch", "Onur Mutlu", "Phillip B. Gibbons", "Todd C. Mowry"], "https://doi.org/10.1145/3123939.3124544", 15, "micro", 2017]], "Shuangchen Li": [0, ["DRISA: a DRAM-based reconfigurable in-situ accelerator", ["Shuangchen Li", "Dimin Niu", "Krishna T. Malladi", "Hongzhong Zheng", "Bob Brennan", "Yuan Xie"], "https://doi.org/10.1145/3123939.3123977", 14, "micro", 2017]], "Dimin Niu": [0, ["DRISA: a DRAM-based reconfigurable in-situ accelerator", ["Shuangchen Li", "Dimin Niu", "Krishna T. Malladi", "Hongzhong Zheng", "Bob Brennan", "Yuan Xie"], "https://doi.org/10.1145/3123939.3123977", 14, "micro", 2017]], "Krishna T. Malladi": [0, ["DRISA: a DRAM-based reconfigurable in-situ accelerator", ["Shuangchen Li", "Dimin Niu", "Krishna T. Malladi", "Hongzhong Zheng", "Bob Brennan", "Yuan Xie"], "https://doi.org/10.1145/3123939.3123977", 14, "micro", 2017]], "Hongzhong Zheng": [0, ["DRISA: a DRAM-based reconfigurable in-situ accelerator", ["Shuangchen Li", "Dimin Niu", "Krishna T. Malladi", "Hongzhong Zheng", "Bob Brennan", "Yuan Xie"], "https://doi.org/10.1145/3123939.3123977", 14, "micro", 2017]], "Bob Brennan": [0, ["DRISA: a DRAM-based reconfigurable in-situ accelerator", ["Shuangchen Li", "Dimin Niu", "Krishna T. Malladi", "Hongzhong Zheng", "Bob Brennan", "Yuan Xie"], "https://doi.org/10.1145/3123939.3123977", 14, "micro", 2017]], "Dimitrios Skarlatos": [0, ["Pageforge: a near-memory content-aware page-merging architecture", ["Dimitrios Skarlatos", "Nam Sung Kim", "Josep Torrellas"], "https://doi.org/10.1145/3123939.3124540", 13, "micro", 2017]], "Nam Sung Kim": [0.9872660338878632, ["Pageforge: a near-memory content-aware page-merging architecture", ["Dimitrios Skarlatos", "Nam Sung Kim", "Josep Torrellas"], "https://doi.org/10.1145/3123939.3124540", 13, "micro", 2017]], "Josep Torrellas": [0, ["Pageforge: a near-memory content-aware page-merging architecture", ["Dimitrios Skarlatos", "Nam Sung Kim", "Josep Torrellas"], "https://doi.org/10.1145/3123939.3124540", 13, "micro", 2017], ["Xylem: enhancing vertical thermal conduction in 3D processor-memory stacks", ["Aditya Agrawal", "Josep Torrellas", "Sachin Idgunji"], "https://doi.org/10.1145/3123939.3124547", 14, "micro", 2017]], "Khaled N. Khasawneh": [0, ["RHMD: evasion-resilient hardware malware detectors", ["Khaled N. Khasawneh", "Nael B. Abu-Ghazaleh", "Dmitry Ponomarev", "Lei Yu"], "https://doi.org/10.1145/3123939.3123972", 13, "micro", 2017], ["Constructing and characterizing covert channels on GPGPUs", ["Hoda Naghibijouybari", "Khaled N. Khasawneh", "Nael B. Abu-Ghazaleh"], "https://doi.org/10.1145/3123939.3124538", 13, "micro", 2017]], "Nael B. Abu-Ghazaleh": [0, ["RHMD: evasion-resilient hardware malware detectors", ["Khaled N. Khasawneh", "Nael B. Abu-Ghazaleh", "Dmitry Ponomarev", "Lei Yu"], "https://doi.org/10.1145/3123939.3123972", 13, "micro", 2017], ["Constructing and characterizing covert channels on GPGPUs", ["Hoda Naghibijouybari", "Khaled N. Khasawneh", "Nael B. Abu-Ghazaleh"], "https://doi.org/10.1145/3123939.3124538", 13, "micro", 2017]], "Dmitry Ponomarev": [0, ["RHMD: evasion-resilient hardware malware detectors", ["Khaled N. Khasawneh", "Nael B. Abu-Ghazaleh", "Dmitry Ponomarev", "Lei Yu"], "https://doi.org/10.1145/3123939.3123972", 13, "micro", 2017]], "Lei Yu": [0.001596404006704688, ["RHMD: evasion-resilient hardware malware detectors", ["Khaled N. Khasawneh", "Nael B. Abu-Ghazaleh", "Dmitry Ponomarev", "Lei Yu"], "https://doi.org/10.1145/3123939.3123972", 13, "micro", 2017]], "Hari Cherupalli": [0, ["Software-based gate-level information flow security for IoT systems", ["Hari Cherupalli", "Henry Duwe", "Weidong Ye", "Rakesh Kumar", "John Sartori"], "https://doi.org/10.1145/3123939.3123955", 13, "micro", 2017]], "Henry Duwe": [0, ["Software-based gate-level information flow security for IoT systems", ["Hari Cherupalli", "Henry Duwe", "Weidong Ye", "Rakesh Kumar", "John Sartori"], "https://doi.org/10.1145/3123939.3123955", 13, "micro", 2017]], "Weidong Ye": [0.0004518593195825815, ["Software-based gate-level information flow security for IoT systems", ["Hari Cherupalli", "Henry Duwe", "Weidong Ye", "Rakesh Kumar", "John Sartori"], "https://doi.org/10.1145/3123939.3123955", 13, "micro", 2017]], "Rakesh Kumar": [0, ["Software-based gate-level information flow security for IoT systems", ["Hari Cherupalli", "Henry Duwe", "Weidong Ye", "Rakesh Kumar", "John Sartori"], "https://doi.org/10.1145/3123939.3123955", 13, "micro", 2017]], "John Sartori": [0, ["Software-based gate-level information flow security for IoT systems", ["Hari Cherupalli", "Henry Duwe", "Weidong Ye", "Rakesh Kumar", "John Sartori"], "https://doi.org/10.1145/3123939.3123955", 13, "micro", 2017]], "Zecheng He": [0, ["How secure is your cache against side-channel attacks?", ["Zecheng He", "Ruby B. Lee"], "https://doi.org/10.1145/3123939.3124546", 13, "micro", 2017]], "Ruby B. Lee": [5.7683184895296336e-09, ["How secure is your cache against side-channel attacks?", ["Zecheng He", "Ruby B. Lee"], "https://doi.org/10.1145/3123939.3124546", 13, "micro", 2017]], "Hoda Naghibijouybari": [0, ["Constructing and characterizing covert channels on GPGPUs", ["Hoda Naghibijouybari", "Khaled N. Khasawneh", "Nael B. Abu-Ghazaleh"], "https://doi.org/10.1145/3123939.3124538", 13, "micro", 2017]], "Jongse Park": [0.8267733752727509, ["Scale-out acceleration for machine learning", ["Jongse Park", "Hardik Sharma", "Divya Mahajan", "Joon Kyung Kim", "Preston Olds", "Hadi Esmaeilzadeh"], "https://doi.org/10.1145/3123939.3123979", 15, "micro", 2017]], "Hardik Sharma": [0, ["Scale-out acceleration for machine learning", ["Jongse Park", "Hardik Sharma", "Divya Mahajan", "Joon Kyung Kim", "Preston Olds", "Hadi Esmaeilzadeh"], "https://doi.org/10.1145/3123939.3123979", 15, "micro", 2017]], "Divya Mahajan": [0, ["Scale-out acceleration for machine learning", ["Jongse Park", "Hardik Sharma", "Divya Mahajan", "Joon Kyung Kim", "Preston Olds", "Hadi Esmaeilzadeh"], "https://doi.org/10.1145/3123939.3123979", 15, "micro", 2017]], "Joon Kyung Kim": [0.9999738037586212, ["Scale-out acceleration for machine learning", ["Jongse Park", "Hardik Sharma", "Divya Mahajan", "Joon Kyung Kim", "Preston Olds", "Hadi Esmaeilzadeh"], "https://doi.org/10.1145/3123939.3123979", 15, "micro", 2017]], "Preston Olds": [0, ["Scale-out acceleration for machine learning", ["Jongse Park", "Hardik Sharma", "Divya Mahajan", "Joon Kyung Kim", "Preston Olds", "Hadi Esmaeilzadeh"], "https://doi.org/10.1145/3123939.3123979", 15, "micro", 2017]], "Hadi Esmaeilzadeh": [0, ["Scale-out acceleration for machine learning", ["Jongse Park", "Hardik Sharma", "Divya Mahajan", "Joon Kyung Kim", "Preston Olds", "Hadi Esmaeilzadeh"], "https://doi.org/10.1145/3123939.3123979", 15, "micro", 2017]], "Jorge Albericio": [0, ["Bit-pragmatic deep neural network computing", ["Jorge Albericio", "Alberto Delmas", "Patrick Judd", "Sayeh Sharify", "Gerard OLeary", "Roman Genov", "Andreas Moshovos"], "https://doi.org/10.1145/3123939.3123982", 13, "micro", 2017]], "Alberto Delmas": [0, ["Bit-pragmatic deep neural network computing", ["Jorge Albericio", "Alberto Delmas", "Patrick Judd", "Sayeh Sharify", "Gerard OLeary", "Roman Genov", "Andreas Moshovos"], "https://doi.org/10.1145/3123939.3123982", 13, "micro", 2017]], "Patrick Judd": [0, ["Bit-pragmatic deep neural network computing", ["Jorge Albericio", "Alberto Delmas", "Patrick Judd", "Sayeh Sharify", "Gerard OLeary", "Roman Genov", "Andreas Moshovos"], "https://doi.org/10.1145/3123939.3123982", 13, "micro", 2017]], "Sayeh Sharify": [0, ["Bit-pragmatic deep neural network computing", ["Jorge Albericio", "Alberto Delmas", "Patrick Judd", "Sayeh Sharify", "Gerard OLeary", "Roman Genov", "Andreas Moshovos"], "https://doi.org/10.1145/3123939.3123982", 13, "micro", 2017]], "Gerard OLeary": [0, ["Bit-pragmatic deep neural network computing", ["Jorge Albericio", "Alberto Delmas", "Patrick Judd", "Sayeh Sharify", "Gerard OLeary", "Roman Genov", "Andreas Moshovos"], "https://doi.org/10.1145/3123939.3123982", 13, "micro", 2017]], "Roman Genov": [0, ["Bit-pragmatic deep neural network computing", ["Jorge Albericio", "Alberto Delmas", "Patrick Judd", "Sayeh Sharify", "Gerard OLeary", "Roman Genov", "Andreas Moshovos"], "https://doi.org/10.1145/3123939.3123982", 13, "micro", 2017]], "Caiwen Ding": [0, ["CirCNN: accelerating and compressing deep neural networks using block-circulant weight matrices", ["Caiwen Ding", "Siyu Liao", "Yanzhi Wang", "Zhe Li", "Ning Liu", "Youwei Zhuo", "Chao Wang", "Xuehai Qian", "Yu Bai", "Geng Yuan", "Xiaolong Ma", "Yipeng Zhang", "Jian Tang", "Qinru Qiu", "Xue Lin", "Bo Yuan"], "https://doi.org/10.1145/3123939.3124552", 14, "micro", 2017]], "Siyu Liao": [0, ["CirCNN: accelerating and compressing deep neural networks using block-circulant weight matrices", ["Caiwen Ding", "Siyu Liao", "Yanzhi Wang", "Zhe Li", "Ning Liu", "Youwei Zhuo", "Chao Wang", "Xuehai Qian", "Yu Bai", "Geng Yuan", "Xiaolong Ma", "Yipeng Zhang", "Jian Tang", "Qinru Qiu", "Xue Lin", "Bo Yuan"], "https://doi.org/10.1145/3123939.3124552", 14, "micro", 2017]], "Yanzhi Wang": [1.057469098952879e-07, ["CirCNN: accelerating and compressing deep neural networks using block-circulant weight matrices", ["Caiwen Ding", "Siyu Liao", "Yanzhi Wang", "Zhe Li", "Ning Liu", "Youwei Zhuo", "Chao Wang", "Xuehai Qian", "Yu Bai", "Geng Yuan", "Xiaolong Ma", "Yipeng Zhang", "Jian Tang", "Qinru Qiu", "Xue Lin", "Bo Yuan"], "https://doi.org/10.1145/3123939.3124552", 14, "micro", 2017]], "Zhe Li": [0, ["CirCNN: accelerating and compressing deep neural networks using block-circulant weight matrices", ["Caiwen Ding", "Siyu Liao", "Yanzhi Wang", "Zhe Li", "Ning Liu", "Youwei Zhuo", "Chao Wang", "Xuehai Qian", "Yu Bai", "Geng Yuan", "Xiaolong Ma", "Yipeng Zhang", "Jian Tang", "Qinru Qiu", "Xue Lin", "Bo Yuan"], "https://doi.org/10.1145/3123939.3124552", 14, "micro", 2017]], "Ning Liu": [0, ["CirCNN: accelerating and compressing deep neural networks using block-circulant weight matrices", ["Caiwen Ding", "Siyu Liao", "Yanzhi Wang", "Zhe Li", "Ning Liu", "Youwei Zhuo", "Chao Wang", "Xuehai Qian", "Yu Bai", "Geng Yuan", "Xiaolong Ma", "Yipeng Zhang", "Jian Tang", "Qinru Qiu", "Xue Lin", "Bo Yuan"], "https://doi.org/10.1145/3123939.3124552", 14, "micro", 2017]], "Youwei Zhuo": [0, ["CirCNN: accelerating and compressing deep neural networks using block-circulant weight matrices", ["Caiwen Ding", "Siyu Liao", "Yanzhi Wang", "Zhe Li", "Ning Liu", "Youwei Zhuo", "Chao Wang", "Xuehai Qian", "Yu Bai", "Geng Yuan", "Xiaolong Ma", "Yipeng Zhang", "Jian Tang", "Qinru Qiu", "Xue Lin", "Bo Yuan"], "https://doi.org/10.1145/3123939.3124552", 14, "micro", 2017]], "Chao Wang": [0.37833376228809357, ["CirCNN: accelerating and compressing deep neural networks using block-circulant weight matrices", ["Caiwen Ding", "Siyu Liao", "Yanzhi Wang", "Zhe Li", "Ning Liu", "Youwei Zhuo", "Chao Wang", "Xuehai Qian", "Yu Bai", "Geng Yuan", "Xiaolong Ma", "Yipeng Zhang", "Jian Tang", "Qinru Qiu", "Xue Lin", "Bo Yuan"], "https://doi.org/10.1145/3123939.3124552", 14, "micro", 2017]], "Xuehai Qian": [0, ["CirCNN: accelerating and compressing deep neural networks using block-circulant weight matrices", ["Caiwen Ding", "Siyu Liao", "Yanzhi Wang", "Zhe Li", "Ning Liu", "Youwei Zhuo", "Chao Wang", "Xuehai Qian", "Yu Bai", "Geng Yuan", "Xiaolong Ma", "Yipeng Zhang", "Jian Tang", "Qinru Qiu", "Xue Lin", "Bo Yuan"], "https://doi.org/10.1145/3123939.3124552", 14, "micro", 2017]], "Yu Bai": [0.002284143352881074, ["CirCNN: accelerating and compressing deep neural networks using block-circulant weight matrices", ["Caiwen Ding", "Siyu Liao", "Yanzhi Wang", "Zhe Li", "Ning Liu", "Youwei Zhuo", "Chao Wang", "Xuehai Qian", "Yu Bai", "Geng Yuan", "Xiaolong Ma", "Yipeng Zhang", "Jian Tang", "Qinru Qiu", "Xue Lin", "Bo Yuan"], "https://doi.org/10.1145/3123939.3124552", 14, "micro", 2017]], "Geng Yuan": [0, ["CirCNN: accelerating and compressing deep neural networks using block-circulant weight matrices", ["Caiwen Ding", "Siyu Liao", "Yanzhi Wang", "Zhe Li", "Ning Liu", "Youwei Zhuo", "Chao Wang", "Xuehai Qian", "Yu Bai", "Geng Yuan", "Xiaolong Ma", "Yipeng Zhang", "Jian Tang", "Qinru Qiu", "Xue Lin", "Bo Yuan"], "https://doi.org/10.1145/3123939.3124552", 14, "micro", 2017]], "Xiaolong Ma": [0, ["CirCNN: accelerating and compressing deep neural networks using block-circulant weight matrices", ["Caiwen Ding", "Siyu Liao", "Yanzhi Wang", "Zhe Li", "Ning Liu", "Youwei Zhuo", "Chao Wang", "Xuehai Qian", "Yu Bai", "Geng Yuan", "Xiaolong Ma", "Yipeng Zhang", "Jian Tang", "Qinru Qiu", "Xue Lin", "Bo Yuan"], "https://doi.org/10.1145/3123939.3124552", 14, "micro", 2017]], "Yipeng Zhang": [0, ["CirCNN: accelerating and compressing deep neural networks using block-circulant weight matrices", ["Caiwen Ding", "Siyu Liao", "Yanzhi Wang", "Zhe Li", "Ning Liu", "Youwei Zhuo", "Chao Wang", "Xuehai Qian", "Yu Bai", "Geng Yuan", "Xiaolong Ma", "Yipeng Zhang", "Jian Tang", "Qinru Qiu", "Xue Lin", "Bo Yuan"], "https://doi.org/10.1145/3123939.3124552", 14, "micro", 2017]], "Jian Tang": [0, ["CirCNN: accelerating and compressing deep neural networks using block-circulant weight matrices", ["Caiwen Ding", "Siyu Liao", "Yanzhi Wang", "Zhe Li", "Ning Liu", "Youwei Zhuo", "Chao Wang", "Xuehai Qian", "Yu Bai", "Geng Yuan", "Xiaolong Ma", "Yipeng Zhang", "Jian Tang", "Qinru Qiu", "Xue Lin", "Bo Yuan"], "https://doi.org/10.1145/3123939.3124552", 14, "micro", 2017]], "Qinru Qiu": [0, ["CirCNN: accelerating and compressing deep neural networks using block-circulant weight matrices", ["Caiwen Ding", "Siyu Liao", "Yanzhi Wang", "Zhe Li", "Ning Liu", "Youwei Zhuo", "Chao Wang", "Xuehai Qian", "Yu Bai", "Geng Yuan", "Xiaolong Ma", "Yipeng Zhang", "Jian Tang", "Qinru Qiu", "Xue Lin", "Bo Yuan"], "https://doi.org/10.1145/3123939.3124552", 14, "micro", 2017]], "Xue Lin": [0, ["CirCNN: accelerating and compressing deep neural networks using block-circulant weight matrices", ["Caiwen Ding", "Siyu Liao", "Yanzhi Wang", "Zhe Li", "Ning Liu", "Youwei Zhuo", "Chao Wang", "Xuehai Qian", "Yu Bai", "Geng Yuan", "Xiaolong Ma", "Yipeng Zhang", "Jian Tang", "Qinru Qiu", "Xue Lin", "Bo Yuan"], "https://doi.org/10.1145/3123939.3124552", 14, "micro", 2017]], "Bo Yuan": [0, ["CirCNN: accelerating and compressing deep neural networks using block-circulant weight matrices", ["Caiwen Ding", "Siyu Liao", "Yanzhi Wang", "Zhe Li", "Ning Liu", "Youwei Zhuo", "Chao Wang", "Xuehai Qian", "Yu Bai", "Geng Yuan", "Xiaolong Ma", "Yipeng Zhang", "Jian Tang", "Qinru Qiu", "Xue Lin", "Bo Yuan"], "https://doi.org/10.1145/3123939.3124552", 14, "micro", 2017]], "Abhishek Bhattacharjee": [0, ["Using branch predictors to predict brain activity in brain-machine implants", ["Abhishek Bhattacharjee"], "https://doi.org/10.1145/3123939.3123943", 14, "micro", 2017]], "Rami Sheikh": [0, ["Load value prediction via path-based address prediction: avoiding mispredictions due to conflicting stores", ["Rami Sheikh", "Harold W. Cain", "Raguram Damodaran"], "https://doi.org/10.1145/3123939.3123951", 13, "micro", 2017]], "Harold W. Cain": [0, ["Load value prediction via path-based address prediction: avoiding mispredictions due to conflicting stores", ["Rami Sheikh", "Harold W. Cain", "Raguram Damodaran"], "https://doi.org/10.1145/3123939.3123951", 13, "micro", 2017]], "Raguram Damodaran": [0, ["Load value prediction via path-based address prediction: avoiding mispredictions due to conflicting stores", ["Rami Sheikh", "Harold W. Cain", "Raguram Damodaran"], "https://doi.org/10.1145/3123939.3123951", 13, "micro", 2017]], "Daniel A. Jimenez": [0, ["Multiperspective reuse prediction", ["Daniel A. Jimenez", "Elvira Teran"], "https://doi.org/10.1145/3123939.3123942", 13, "micro", 2017]], "Elvira Teran": [0, ["Multiperspective reuse prediction", ["Daniel A. Jimenez", "Elvira Teran"], "https://doi.org/10.1145/3123939.3123942", 13, "micro", 2017]], "Yashwant Marathe": [0, ["CSALT: context switch aware large TLB", ["Yashwant Marathe", "Nagendra Gulur", "Jee Ho Ryoo", "Shuang Song", "Lizy K. John"], "https://doi.org/10.1145/3123939.3124549", 14, "micro", 2017]], "Nagendra Gulur": [0, ["CSALT: context switch aware large TLB", ["Yashwant Marathe", "Nagendra Gulur", "Jee Ho Ryoo", "Shuang Song", "Lizy K. John"], "https://doi.org/10.1145/3123939.3124549", 14, "micro", 2017]], "Jee Ho Ryoo": [0, ["CSALT: context switch aware large TLB", ["Yashwant Marathe", "Nagendra Gulur", "Jee Ho Ryoo", "Shuang Song", "Lizy K. John"], "https://doi.org/10.1145/3123939.3124549", 14, "micro", 2017]], "Shuang Song": [7.000142613833304e-05, ["CSALT: context switch aware large TLB", ["Yashwant Marathe", "Nagendra Gulur", "Jee Ho Ryoo", "Shuang Song", "Lizy K. John"], "https://doi.org/10.1145/3123939.3124549", 14, "micro", 2017]], "Lizy K. John": [0, ["CSALT: context switch aware large TLB", ["Yashwant Marathe", "Nagendra Gulur", "Jee Ho Ryoo", "Shuang Song", "Lizy K. John"], "https://doi.org/10.1145/3123939.3124549", 14, "micro", 2017]], "Yatin A. Manerkar": [0, ["RTLcheck: verifying the memory consistency of RTL designs", ["Yatin A. Manerkar", "Daniel Lustig", "Margaret Martonosi", "Michael Pellauer"], "https://doi.org/10.1145/3123939.3124536", 14, "micro", 2017]], "Daniel Lustig": [0, ["RTLcheck: verifying the memory consistency of RTL designs", ["Yatin A. Manerkar", "Daniel Lustig", "Margaret Martonosi", "Michael Pellauer"], "https://doi.org/10.1145/3123939.3124536", 14, "micro", 2017]], "Margaret Martonosi": [0, ["RTLcheck: verifying the memory consistency of RTL designs", ["Yatin A. Manerkar", "Daniel Lustig", "Margaret Martonosi", "Michael Pellauer"], "https://doi.org/10.1145/3123939.3124536", 14, "micro", 2017], ["Optimized surface code communication in superconducting quantum computers", ["Ali JavadiAbhari", "Pranav Gokhale", "Adam Holmes", "Diana Franklin", "Kenneth R. Brown", "Margaret Martonosi", "Frederic T. Chong"], "https://doi.org/10.1145/3123939.3123949", 14, "micro", 2017]], "Michael Pellauer": [0, ["RTLcheck: verifying the memory consistency of RTL designs", ["Yatin A. Manerkar", "Daniel Lustig", "Margaret Martonosi", "Michael Pellauer"], "https://doi.org/10.1145/3123939.3124536", 14, "micro", 2017]], "Opeoluwa Matthews": [0, ["Architecting hierarchical coherence protocols for push-button parametric verification", ["Opeoluwa Matthews", "Daniel J. Sorin"], "https://doi.org/10.1145/3123939.3123971", 13, "micro", 2017]], "Daniel J. Sorin": [0, ["Architecting hierarchical coherence protocols for push-button parametric verification", ["Opeoluwa Matthews", "Daniel J. Sorin"], "https://doi.org/10.1145/3123939.3123971", 13, "micro", 2017]], "Yuanfeng Peng": [0, ["PARSNIP: performant architecture for race safety with no impact on precision", ["Yuanfeng Peng", "Benjamin P. Wood", "Joseph Devietti"], "https://doi.org/10.1145/3123939.3123946", 13, "micro", 2017]], "Benjamin P. Wood": [0, ["PARSNIP: performant architecture for race safety with no impact on precision", ["Yuanfeng Peng", "Benjamin P. Wood", "Joseph Devietti"], "https://doi.org/10.1145/3123939.3123946", 13, "micro", 2017]], "Joseph Devietti": [0, ["PARSNIP: performant architecture for race safety with no impact on precision", ["Yuanfeng Peng", "Benjamin P. Wood", "Joseph Devietti"], "https://doi.org/10.1145/3123939.3123946", 13, "micro", 2017], ["TMI: thread memory isolation for false sharing repair", ["Christian DeLozier", "Ariel Eizenberg", "Shiliang Hu", "Gilles Pokam", "Joseph Devietti"], "https://doi.org/10.1145/3123939.3123947", 12, "micro", 2017]], "George Papadimitriou": [0, ["Harnessing voltage margins for energy efficiency in multicore CPUs", ["George Papadimitriou", "Manolis Kaliorakis", "Athanasios Chatzidimitriou", "Dimitris Gizopoulos", "Peter Lawthers", "Shidhartha Das"], "https://doi.org/10.1145/3123939.3124537", 14, "micro", 2017]], "Manolis Kaliorakis": [0, ["Harnessing voltage margins for energy efficiency in multicore CPUs", ["George Papadimitriou", "Manolis Kaliorakis", "Athanasios Chatzidimitriou", "Dimitris Gizopoulos", "Peter Lawthers", "Shidhartha Das"], "https://doi.org/10.1145/3123939.3124537", 14, "micro", 2017]], "Athanasios Chatzidimitriou": [0, ["Harnessing voltage margins for energy efficiency in multicore CPUs", ["George Papadimitriou", "Manolis Kaliorakis", "Athanasios Chatzidimitriou", "Dimitris Gizopoulos", "Peter Lawthers", "Shidhartha Das"], "https://doi.org/10.1145/3123939.3124537", 14, "micro", 2017]], "Dimitris Gizopoulos": [0, ["Harnessing voltage margins for energy efficiency in multicore CPUs", ["George Papadimitriou", "Manolis Kaliorakis", "Athanasios Chatzidimitriou", "Dimitris Gizopoulos", "Peter Lawthers", "Shidhartha Das"], "https://doi.org/10.1145/3123939.3124537", 14, "micro", 2017]], "Peter Lawthers": [0, ["Harnessing voltage margins for energy efficiency in multicore CPUs", ["George Papadimitriou", "Manolis Kaliorakis", "Athanasios Chatzidimitriou", "Dimitris Gizopoulos", "Peter Lawthers", "Shidhartha Das"], "https://doi.org/10.1145/3123939.3124537", 14, "micro", 2017]], "Shidhartha Das": [0, ["Harnessing voltage margins for energy efficiency in multicore CPUs", ["George Papadimitriou", "Manolis Kaliorakis", "Athanasios Chatzidimitriou", "Dimitris Gizopoulos", "Peter Lawthers", "Shidhartha Das"], "https://doi.org/10.1145/3123939.3124537", 14, "micro", 2017]], "Haibo Zhang": [0, ["Race-to-sleep + content caching + display caching: a recipe for energy-efficient video streaming on handhelds", ["Haibo Zhang", "Prasanna Venkatesh Rengasamy", "Shulin Zhao", "Nachiappan Chidambaram Nachiappan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Ravi Iyer", "Chita R. Das"], "https://doi.org/10.1145/3123939.3123948", 15, "micro", 2017]], "Prasanna Venkatesh Rengasamy": [0, ["Race-to-sleep + content caching + display caching: a recipe for energy-efficient video streaming on handhelds", ["Haibo Zhang", "Prasanna Venkatesh Rengasamy", "Shulin Zhao", "Nachiappan Chidambaram Nachiappan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Ravi Iyer", "Chita R. Das"], "https://doi.org/10.1145/3123939.3123948", 15, "micro", 2017]], "Shulin Zhao": [0, ["Race-to-sleep + content caching + display caching: a recipe for energy-efficient video streaming on handhelds", ["Haibo Zhang", "Prasanna Venkatesh Rengasamy", "Shulin Zhao", "Nachiappan Chidambaram Nachiappan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Ravi Iyer", "Chita R. Das"], "https://doi.org/10.1145/3123939.3123948", 15, "micro", 2017]], "Nachiappan Chidambaram Nachiappan": [0, ["Race-to-sleep + content caching + display caching: a recipe for energy-efficient video streaming on handhelds", ["Haibo Zhang", "Prasanna Venkatesh Rengasamy", "Shulin Zhao", "Nachiappan Chidambaram Nachiappan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Ravi Iyer", "Chita R. Das"], "https://doi.org/10.1145/3123939.3123948", 15, "micro", 2017]], "Anand Sivasubramaniam": [0, ["Race-to-sleep + content caching + display caching: a recipe for energy-efficient video streaming on handhelds", ["Haibo Zhang", "Prasanna Venkatesh Rengasamy", "Shulin Zhao", "Nachiappan Chidambaram Nachiappan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Ravi Iyer", "Chita R. Das"], "https://doi.org/10.1145/3123939.3123948", 15, "micro", 2017]], "Mahmut T. Kandemir": [0, ["Race-to-sleep + content caching + display caching: a recipe for energy-efficient video streaming on handhelds", ["Haibo Zhang", "Prasanna Venkatesh Rengasamy", "Shulin Zhao", "Nachiappan Chidambaram Nachiappan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Ravi Iyer", "Chita R. Das"], "https://doi.org/10.1145/3123939.3123948", 15, "micro", 2017], ["Data movement aware computation partitioning", ["Xulong Tang", "Orhan Kislal", "Mahmut T. Kandemir", "Mustafa Karakoy"], "https://doi.org/10.1145/3123939.3123954", 15, "micro", 2017]], "Ravi Iyer": [0, ["Race-to-sleep + content caching + display caching: a recipe for energy-efficient video streaming on handhelds", ["Haibo Zhang", "Prasanna Venkatesh Rengasamy", "Shulin Zhao", "Nachiappan Chidambaram Nachiappan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Ravi Iyer", "Chita R. Das"], "https://doi.org/10.1145/3123939.3123948", 15, "micro", 2017]], "Chita R. Das": [0, ["Race-to-sleep + content caching + display caching: a recipe for energy-efficient video streaming on handhelds", ["Haibo Zhang", "Prasanna Venkatesh Rengasamy", "Shulin Zhao", "Nachiappan Chidambaram Nachiappan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Ravi Iyer", "Chita R. Das"], "https://doi.org/10.1145/3123939.3123948", 15, "micro", 2017]], "Ang Li": [0, ["BVF: enabling significant on-chip power savings via bit-value-favor for throughput processors", ["Ang Li", "Wenfeng Zhao", "Shuaiwen Leon Song"], "https://doi.org/10.1145/3123939.3123944", 14, "micro", 2017]], "Wenfeng Zhao": [0, ["BVF: enabling significant on-chip power savings via bit-value-favor for throughput processors", ["Ang Li", "Wenfeng Zhao", "Shuaiwen Leon Song"], "https://doi.org/10.1145/3123939.3123944", 14, "micro", 2017]], "Shuaiwen Leon Song": [3.180665106294889e-11, ["BVF: enabling significant on-chip power savings via bit-value-favor for throughput processors", ["Ang Li", "Wenfeng Zhao", "Shuaiwen Leon Song"], "https://doi.org/10.1145/3123939.3123944", 14, "micro", 2017]], "Sachin Idgunji": [0, ["Xylem: enhancing vertical thermal conduction in 3D processor-memory stacks", ["Aditya Agrawal", "Josep Torrellas", "Sachin Idgunji"], "https://doi.org/10.1145/3123939.3124547", 14, "micro", 2017]], "Ya-Shuai Lu": [0, ["Unleashing the power of GPU for physically-based rendering via dynamic ray shuffling", ["Ya-Shuai Lu", "Libo Huang", "Li Shen", "Zhiying Wang"], "https://doi.org/10.1145/3123939.3124532", 14, "micro", 2017]], "Libo Huang": [0, ["Unleashing the power of GPU for physically-based rendering via dynamic ray shuffling", ["Ya-Shuai Lu", "Libo Huang", "Li Shen", "Zhiying Wang"], "https://doi.org/10.1145/3123939.3124532", 14, "micro", 2017]], "Li Shen": [0, ["Unleashing the power of GPU for physically-based rendering via dynamic ray shuffling", ["Ya-Shuai Lu", "Libo Huang", "Li Shen", "Zhiying Wang"], "https://doi.org/10.1145/3123939.3124532", 14, "micro", 2017]], "Zhiying Wang": [1.967520521506394e-10, ["Unleashing the power of GPU for physically-based rendering via dynamic ray shuffling", ["Ya-Shuai Lu", "Libo Huang", "Li Shen", "Zhiying Wang"], "https://doi.org/10.1145/3123939.3124532", 14, "micro", 2017]], "Youngsok Kim": [0.045930770225822926, ["GPUpd: a fast and scalable multi-GPU architecture using cooperative projection and distribution", ["Youngsok Kim", "Jae-Eon Jo", "Hanhwi Jang", "Minsoo Rhu", "Hanjun Kim", "Jangwoo Kim"], "https://doi.org/10.1145/3123939.3123968", 13, "micro", 2017]], "Jae-Eon Jo": [0.9890488088130951, ["GPUpd: a fast and scalable multi-GPU architecture using cooperative projection and distribution", ["Youngsok Kim", "Jae-Eon Jo", "Hanhwi Jang", "Minsoo Rhu", "Hanjun Kim", "Jangwoo Kim"], "https://doi.org/10.1145/3123939.3123968", 13, "micro", 2017]], "Hanhwi Jang": [0.9954794496297836, ["GPUpd: a fast and scalable multi-GPU architecture using cooperative projection and distribution", ["Youngsok Kim", "Jae-Eon Jo", "Hanhwi Jang", "Minsoo Rhu", "Hanjun Kim", "Jangwoo Kim"], "https://doi.org/10.1145/3123939.3123968", 13, "micro", 2017]], "Minsoo Rhu": [1, ["GPUpd: a fast and scalable multi-GPU architecture using cooperative projection and distribution", ["Youngsok Kim", "Jae-Eon Jo", "Hanhwi Jang", "Minsoo Rhu", "Hanjun Kim", "Jangwoo Kim"], "https://doi.org/10.1145/3123939.3123968", 13, "micro", 2017]], "Hanjun Kim": [1, ["GPUpd: a fast and scalable multi-GPU architecture using cooperative projection and distribution", ["Youngsok Kim", "Jae-Eon Jo", "Hanhwi Jang", "Minsoo Rhu", "Hanjun Kim", "Jangwoo Kim"], "https://doi.org/10.1145/3123939.3123968", 13, "micro", 2017]], "Jangwoo Kim": [1, ["GPUpd: a fast and scalable multi-GPU architecture using cooperative projection and distribution", ["Youngsok Kim", "Jae-Eon Jo", "Hanhwi Jang", "Minsoo Rhu", "Hanjun Kim", "Jangwoo Kim"], "https://doi.org/10.1145/3123939.3123968", 13, "micro", 2017]], "Zhen Zheng": [0, ["Versapipe: a versatile programming framework for pipelined computing on GPU", ["Zhen Zheng", "Chanyoung Oh", "Jidong Zhai", "Xipeng Shen", "Youngmin Yi", "Wenguang Chen"], "https://doi.org/10.1145/3123939.3123978", 13, "micro", 2017]], "Chanyoung Oh": [0.9996847957372665, ["Versapipe: a versatile programming framework for pipelined computing on GPU", ["Zhen Zheng", "Chanyoung Oh", "Jidong Zhai", "Xipeng Shen", "Youngmin Yi", "Wenguang Chen"], "https://doi.org/10.1145/3123939.3123978", 13, "micro", 2017]], "Jidong Zhai": [0, ["Versapipe: a versatile programming framework for pipelined computing on GPU", ["Zhen Zheng", "Chanyoung Oh", "Jidong Zhai", "Xipeng Shen", "Youngmin Yi", "Wenguang Chen"], "https://doi.org/10.1145/3123939.3123978", 13, "micro", 2017]], "Youngmin Yi": [0.9552858769893646, ["Versapipe: a versatile programming framework for pipelined computing on GPU", ["Zhen Zheng", "Chanyoung Oh", "Jidong Zhai", "Xipeng Shen", "Youngmin Yi", "Wenguang Chen"], "https://doi.org/10.1145/3123939.3123978", 13, "micro", 2017]], "Wenguang Chen": [0, ["Versapipe: a versatile programming framework for pipelined computing on GPU", ["Zhen Zheng", "Chanyoung Oh", "Jidong Zhai", "Xipeng Shen", "Youngmin Yi", "Wenguang Chen"], "https://doi.org/10.1145/3123939.3123978", 13, "micro", 2017]], "AmirAli Abdolrashidi": [0, ["Wireframe: supporting data-dependent parallelism through dependency graph execution in GPUs", ["AmirAli Abdolrashidi", "Devashree Tripathy", "Mehmet Esat Belviranli", "Laxmi Narayan Bhuyan", "Daniel Wong"], "https://doi.org/10.1145/3123939.3123976", 12, "micro", 2017]], "Devashree Tripathy": [0, ["Wireframe: supporting data-dependent parallelism through dependency graph execution in GPUs", ["AmirAli Abdolrashidi", "Devashree Tripathy", "Mehmet Esat Belviranli", "Laxmi Narayan Bhuyan", "Daniel Wong"], "https://doi.org/10.1145/3123939.3123976", 12, "micro", 2017]], "Mehmet Esat Belviranli": [0, ["Wireframe: supporting data-dependent parallelism through dependency graph execution in GPUs", ["AmirAli Abdolrashidi", "Devashree Tripathy", "Mehmet Esat Belviranli", "Laxmi Narayan Bhuyan", "Daniel Wong"], "https://doi.org/10.1145/3123939.3123976", 12, "micro", 2017]], "Laxmi Narayan Bhuyan": [0, ["Wireframe: supporting data-dependent parallelism through dependency graph execution in GPUs", ["AmirAli Abdolrashidi", "Devashree Tripathy", "Mehmet Esat Belviranli", "Laxmi Narayan Bhuyan", "Daniel Wong"], "https://doi.org/10.1145/3123939.3123976", 12, "micro", 2017]], "Daniel Wong": [0, ["Wireframe: supporting data-dependent parallelism through dependency graph execution in GPUs", ["AmirAli Abdolrashidi", "Devashree Tripathy", "Mehmet Esat Belviranli", "Laxmi Narayan Bhuyan", "Daniel Wong"], "https://doi.org/10.1145/3123939.3123976", 12, "micro", 2017]], "Prathmesh Kallurkar": [0, ["Schedtask: a hardware-assisted task scheduler", ["Prathmesh Kallurkar", "Smruti R. Sarangi"], "https://doi.org/10.1145/3123939.3123984", 13, "micro", 2017]], "Smruti R. Sarangi": [0, ["Schedtask: a hardware-assisted task scheduler", ["Prathmesh Kallurkar", "Smruti R. Sarangi"], "https://doi.org/10.1145/3123939.3123984", 13, "micro", 2017]], "Md E. Haque": [0, ["Exploiting heterogeneity for tail latency and energy efficiency", ["Md E. Haque", "Yuxiong He", "Sameh Elnikety", "Thu D. Nguyen", "Ricardo Bianchini", "Kathryn S. McKinley"], "https://doi.org/10.1145/3123939.3123956", 14, "micro", 2017]], "Yuxiong He": [0, ["Exploiting heterogeneity for tail latency and energy efficiency", ["Md E. Haque", "Yuxiong He", "Sameh Elnikety", "Thu D. Nguyen", "Ricardo Bianchini", "Kathryn S. McKinley"], "https://doi.org/10.1145/3123939.3123956", 14, "micro", 2017]], "Sameh Elnikety": [0, ["Exploiting heterogeneity for tail latency and energy efficiency", ["Md E. Haque", "Yuxiong He", "Sameh Elnikety", "Thu D. Nguyen", "Ricardo Bianchini", "Kathryn S. McKinley"], "https://doi.org/10.1145/3123939.3123956", 14, "micro", 2017]], "Thu D. Nguyen": [0, ["Exploiting heterogeneity for tail latency and energy efficiency", ["Md E. Haque", "Yuxiong He", "Sameh Elnikety", "Thu D. Nguyen", "Ricardo Bianchini", "Kathryn S. McKinley"], "https://doi.org/10.1145/3123939.3123956", 14, "micro", 2017]], "Ricardo Bianchini": [0, ["Exploiting heterogeneity for tail latency and energy efficiency", ["Md E. Haque", "Yuxiong He", "Sameh Elnikety", "Thu D. Nguyen", "Ricardo Bianchini", "Kathryn S. McKinley"], "https://doi.org/10.1145/3123939.3123956", 14, "micro", 2017]], "Kathryn S. McKinley": [0, ["Exploiting heterogeneity for tail latency and energy efficiency", ["Md E. Haque", "Yuxiong He", "Sameh Elnikety", "Thu D. Nguyen", "Ricardo Bianchini", "Kathryn S. McKinley"], "https://doi.org/10.1145/3123939.3123956", 14, "micro", 2017]], "Christian DeLozier": [0, ["TMI: thread memory isolation for false sharing repair", ["Christian DeLozier", "Ariel Eizenberg", "Shiliang Hu", "Gilles Pokam", "Joseph Devietti"], "https://doi.org/10.1145/3123939.3123947", 12, "micro", 2017]], "Ariel Eizenberg": [0, ["TMI: thread memory isolation for false sharing repair", ["Christian DeLozier", "Ariel Eizenberg", "Shiliang Hu", "Gilles Pokam", "Joseph Devietti"], "https://doi.org/10.1145/3123939.3123947", 12, "micro", 2017]], "Shiliang Hu": [0, ["TMI: thread memory isolation for false sharing repair", ["Christian DeLozier", "Ariel Eizenberg", "Shiliang Hu", "Gilles Pokam", "Joseph Devietti"], "https://doi.org/10.1145/3123939.3123947", 12, "micro", 2017]], "Gilles Pokam": [0, ["TMI: thread memory isolation for false sharing repair", ["Christian DeLozier", "Ariel Eizenberg", "Shiliang Hu", "Gilles Pokam", "Joseph Devietti"], "https://doi.org/10.1145/3123939.3123947", 12, "micro", 2017]], "Weilong Cui": [0, ["Estimating and understanding architectural risk", ["Weilong Cui", "Timothy Sherwood"], "https://doi.org/10.1145/3123939.3124541", 14, "micro", 2017]], "Timothy Sherwood": [0, ["Estimating and understanding architectural risk", ["Weilong Cui", "Timothy Sherwood"], "https://doi.org/10.1145/3123939.3124541", 14, "micro", 2017]], "Yipeng Huang": [0, ["Hybrid analog-digital solution of nonlinear partial differential equations", ["Yipeng Huang", "Ning Guo", "Mingoo Seok", "Yannis P. Tsividis", "Kyle T. Mandli", "Simha Sethumadhavan"], "https://doi.org/10.1145/3123939.3124550", 14, "micro", 2017]], "Ning Guo": [0, ["Hybrid analog-digital solution of nonlinear partial differential equations", ["Yipeng Huang", "Ning Guo", "Mingoo Seok", "Yannis P. Tsividis", "Kyle T. Mandli", "Simha Sethumadhavan"], "https://doi.org/10.1145/3123939.3124550", 14, "micro", 2017]], "Yannis P. Tsividis": [0, ["Hybrid analog-digital solution of nonlinear partial differential equations", ["Yipeng Huang", "Ning Guo", "Mingoo Seok", "Yannis P. Tsividis", "Kyle T. Mandli", "Simha Sethumadhavan"], "https://doi.org/10.1145/3123939.3124550", 14, "micro", 2017]], "Kyle T. Mandli": [0, ["Hybrid analog-digital solution of nonlinear partial differential equations", ["Yipeng Huang", "Ning Guo", "Mingoo Seok", "Yannis P. Tsividis", "Kyle T. Mandli", "Simha Sethumadhavan"], "https://doi.org/10.1145/3123939.3124550", 14, "micro", 2017]], "Simha Sethumadhavan": [0, ["Hybrid analog-digital solution of nonlinear partial differential equations", ["Yipeng Huang", "Ning Guo", "Mingoo Seok", "Yannis P. Tsividis", "Kyle T. Mandli", "Simha Sethumadhavan"], "https://doi.org/10.1145/3123939.3124550", 14, "micro", 2017]], "Swamit S. Tannu": [0, ["Taming the instruction bandwidth of quantum computers via hardware-managed error correction", ["Swamit S. Tannu", "Zachary A. Myers", "Prashant J. Nair", "Douglas M. Carmean", "Moinuddin K. Qureshi"], "https://doi.org/10.1145/3123939.3123940", 13, "micro", 2017]], "Zachary A. Myers": [0, ["Taming the instruction bandwidth of quantum computers via hardware-managed error correction", ["Swamit S. Tannu", "Zachary A. Myers", "Prashant J. Nair", "Douglas M. Carmean", "Moinuddin K. Qureshi"], "https://doi.org/10.1145/3123939.3123940", 13, "micro", 2017]], "Prashant J. Nair": [0, ["Taming the instruction bandwidth of quantum computers via hardware-managed error correction", ["Swamit S. Tannu", "Zachary A. Myers", "Prashant J. Nair", "Douglas M. Carmean", "Moinuddin K. Qureshi"], "https://doi.org/10.1145/3123939.3123940", 13, "micro", 2017]], "Douglas M. Carmean": [0, ["Taming the instruction bandwidth of quantum computers via hardware-managed error correction", ["Swamit S. Tannu", "Zachary A. Myers", "Prashant J. Nair", "Douglas M. Carmean", "Moinuddin K. Qureshi"], "https://doi.org/10.1145/3123939.3123940", 13, "micro", 2017]], "Moinuddin K. Qureshi": [0, ["Taming the instruction bandwidth of quantum computers via hardware-managed error correction", ["Swamit S. Tannu", "Zachary A. Myers", "Prashant J. Nair", "Douglas M. Carmean", "Moinuddin K. Qureshi"], "https://doi.org/10.1145/3123939.3123940", 13, "micro", 2017]], "Ali JavadiAbhari": [0, ["Optimized surface code communication in superconducting quantum computers", ["Ali JavadiAbhari", "Pranav Gokhale", "Adam Holmes", "Diana Franklin", "Kenneth R. Brown", "Margaret Martonosi", "Frederic T. Chong"], "https://doi.org/10.1145/3123939.3123949", 14, "micro", 2017]], "Pranav Gokhale": [0, ["Optimized surface code communication in superconducting quantum computers", ["Ali JavadiAbhari", "Pranav Gokhale", "Adam Holmes", "Diana Franklin", "Kenneth R. Brown", "Margaret Martonosi", "Frederic T. Chong"], "https://doi.org/10.1145/3123939.3123949", 14, "micro", 2017]], "Adam Holmes": [0, ["Optimized surface code communication in superconducting quantum computers", ["Ali JavadiAbhari", "Pranav Gokhale", "Adam Holmes", "Diana Franklin", "Kenneth R. Brown", "Margaret Martonosi", "Frederic T. Chong"], "https://doi.org/10.1145/3123939.3123949", 14, "micro", 2017]], "Diana Franklin": [0, ["Optimized surface code communication in superconducting quantum computers", ["Ali JavadiAbhari", "Pranav Gokhale", "Adam Holmes", "Diana Franklin", "Kenneth R. Brown", "Margaret Martonosi", "Frederic T. Chong"], "https://doi.org/10.1145/3123939.3123949", 14, "micro", 2017]], "Kenneth R. Brown": [0, ["Optimized surface code communication in superconducting quantum computers", ["Ali JavadiAbhari", "Pranav Gokhale", "Adam Holmes", "Diana Franklin", "Kenneth R. Brown", "Margaret Martonosi", "Frederic T. Chong"], "https://doi.org/10.1145/3123939.3123949", 14, "micro", 2017]], "Ting-Jung Chang": [0.00013615877833217382, ["Architectural tradeoffs for biodegradable computing", ["Ting-Jung Chang", "Zhuozhi Yao", "Paul J. Jackson", "Barry P. Rand", "David Wentzlaff"], "https://doi.org/10.1145/3123939.3123980", 12, "micro", 2017]], "Zhuozhi Yao": [0, ["Architectural tradeoffs for biodegradable computing", ["Ting-Jung Chang", "Zhuozhi Yao", "Paul J. Jackson", "Barry P. Rand", "David Wentzlaff"], "https://doi.org/10.1145/3123939.3123980", 12, "micro", 2017]], "Paul J. Jackson": [0, ["Architectural tradeoffs for biodegradable computing", ["Ting-Jung Chang", "Zhuozhi Yao", "Paul J. Jackson", "Barry P. Rand", "David Wentzlaff"], "https://doi.org/10.1145/3123939.3123980", 12, "micro", 2017]], "Barry P. Rand": [0, ["Architectural tradeoffs for biodegradable computing", ["Ting-Jung Chang", "Zhuozhi Yao", "Paul J. Jackson", "Barry P. Rand", "David Wentzlaff"], "https://doi.org/10.1145/3123939.3123980", 12, "micro", 2017]], "David Wentzlaff": [0, ["Architectural tradeoffs for biodegradable computing", ["Ting-Jung Chang", "Zhuozhi Yao", "Paul J. Jackson", "Barry P. Rand", "David Wentzlaff"], "https://doi.org/10.1145/3123939.3123980", 12, "micro", 2017]], "Joonmoo Huh": [0.9911705702543259, ["Improving the effectiveness of searching for isomorphic chains in superword level parallelism", ["Joonmoo Huh", "James Tuck"], "https://doi.org/10.1145/3123939.3124554", 12, "micro", 2017]], "Xulong Tang": [0, ["Data movement aware computation partitioning", ["Xulong Tang", "Orhan Kislal", "Mahmut T. Kandemir", "Mustafa Karakoy"], "https://doi.org/10.1145/3123939.3123954", 15, "micro", 2017]], "Orhan Kislal": [0, ["Data movement aware computation partitioning", ["Xulong Tang", "Orhan Kislal", "Mahmut T. Kandemir", "Mustafa Karakoy"], "https://doi.org/10.1145/3123939.3123954", 15, "micro", 2017]], "Mustafa Karakoy": [0, ["Data movement aware computation partitioning", ["Xulong Tang", "Orhan Kislal", "Mahmut T. Kandemir", "Mustafa Karakoy"], "https://doi.org/10.1145/3123939.3123954", 15, "micro", 2017]], "Shruti Padmanabha": [0, ["Mirage cores: the illusion of many out-of-order cores using in-order hardware", ["Shruti Padmanabha", "Andrew Lukefahr", "Reetuparna Das", "Scott A. Mahlke"], "https://doi.org/10.1145/3123939.3123969", 14, "micro", 2017]], "Andrew Lukefahr": [0, ["Mirage cores: the illusion of many out-of-order cores using in-order hardware", ["Shruti Padmanabha", "Andrew Lukefahr", "Reetuparna Das", "Scott A. Mahlke"], "https://doi.org/10.1145/3123939.3123969", 14, "micro", 2017]], "Ji Kim": [0.005666725337505341, ["Using intra-core loop-task accelerators to improve the productivity and performance of task-based parallel programs", ["Ji Kim", "Shunning Jiang", "Christopher Torng", "Moyang Wang", "Shreesha Srinath", "Berkin Ilbeyi", "Khalid Al-Hawaj", "Christopher Batten"], "https://doi.org/10.1145/3123939.3136952", 15, "micro", 2017]], "Shunning Jiang": [0, ["Using intra-core loop-task accelerators to improve the productivity and performance of task-based parallel programs", ["Ji Kim", "Shunning Jiang", "Christopher Torng", "Moyang Wang", "Shreesha Srinath", "Berkin Ilbeyi", "Khalid Al-Hawaj", "Christopher Batten"], "https://doi.org/10.1145/3123939.3136952", 15, "micro", 2017]], "Christopher Torng": [0, ["Using intra-core loop-task accelerators to improve the productivity and performance of task-based parallel programs", ["Ji Kim", "Shunning Jiang", "Christopher Torng", "Moyang Wang", "Shreesha Srinath", "Berkin Ilbeyi", "Khalid Al-Hawaj", "Christopher Batten"], "https://doi.org/10.1145/3123939.3136952", 15, "micro", 2017]], "Moyang Wang": [0.16652097925543785, ["Using intra-core loop-task accelerators to improve the productivity and performance of task-based parallel programs", ["Ji Kim", "Shunning Jiang", "Christopher Torng", "Moyang Wang", "Shreesha Srinath", "Berkin Ilbeyi", "Khalid Al-Hawaj", "Christopher Batten"], "https://doi.org/10.1145/3123939.3136952", 15, "micro", 2017]], "Shreesha Srinath": [0, ["Using intra-core loop-task accelerators to improve the productivity and performance of task-based parallel programs", ["Ji Kim", "Shunning Jiang", "Christopher Torng", "Moyang Wang", "Shreesha Srinath", "Berkin Ilbeyi", "Khalid Al-Hawaj", "Christopher Batten"], "https://doi.org/10.1145/3123939.3136952", 15, "micro", 2017]], "Berkin Ilbeyi": [0, ["Using intra-core loop-task accelerators to improve the productivity and performance of task-based parallel programs", ["Ji Kim", "Shunning Jiang", "Christopher Torng", "Moyang Wang", "Shreesha Srinath", "Berkin Ilbeyi", "Khalid Al-Hawaj", "Christopher Batten"], "https://doi.org/10.1145/3123939.3136952", 15, "micro", 2017]], "Khalid Al-Hawaj": [0, ["Using intra-core loop-task accelerators to improve the productivity and performance of task-based parallel programs", ["Ji Kim", "Shunning Jiang", "Christopher Torng", "Moyang Wang", "Shreesha Srinath", "Berkin Ilbeyi", "Khalid Al-Hawaj", "Christopher Batten"], "https://doi.org/10.1145/3123939.3136952", 15, "micro", 2017]], "Christopher Batten": [0, ["Using intra-core loop-task accelerators to improve the productivity and performance of task-based parallel programs", ["Ji Kim", "Shunning Jiang", "Christopher Torng", "Moyang Wang", "Shreesha Srinath", "Berkin Ilbeyi", "Khalid Al-Hawaj", "Christopher Batten"], "https://doi.org/10.1145/3123939.3136952", 15, "micro", 2017]], "Daphne I. Gorman": [0, ["Architectural opportunities for novel dynamic EMI shifting (DEMIS)", ["Daphne I. Gorman", "Matthew R. Guthaus", "Jose Renau"], "https://doi.org/10.1145/3123939.3123973", 12, "micro", 2017]], "Matthew R. Guthaus": [0, ["Architectural opportunities for novel dynamic EMI shifting (DEMIS)", ["Daphne I. Gorman", "Matthew R. Guthaus", "Jose Renau"], "https://doi.org/10.1145/3123939.3123973", 12, "micro", 2017]], "Jose Renau": [0, ["Architectural opportunities for novel dynamic EMI shifting (DEMIS)", ["Daphne I. Gorman", "Matthew R. Guthaus", "Jose Renau"], "https://doi.org/10.1145/3123939.3123973", 12, "micro", 2017]], "Parker Hill": [0, ["DeftNN: addressing bottlenecks for DNN execution on GPUs via synapse vector elimination and near-compute data fission", ["Parker Hill", "Animesh Jain", "Mason Hill", "Babak Zamirai", "Chang-Hong Hsu", "Michael A. Laurenzano", "Scott A. Mahlke", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1145/3123939.3123970", 14, "micro", 2017]], "Animesh Jain": [0, ["DeftNN: addressing bottlenecks for DNN execution on GPUs via synapse vector elimination and near-compute data fission", ["Parker Hill", "Animesh Jain", "Mason Hill", "Babak Zamirai", "Chang-Hong Hsu", "Michael A. Laurenzano", "Scott A. Mahlke", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1145/3123939.3123970", 14, "micro", 2017]], "Mason Hill": [0, ["DeftNN: addressing bottlenecks for DNN execution on GPUs via synapse vector elimination and near-compute data fission", ["Parker Hill", "Animesh Jain", "Mason Hill", "Babak Zamirai", "Chang-Hong Hsu", "Michael A. Laurenzano", "Scott A. Mahlke", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1145/3123939.3123970", 14, "micro", 2017]], "Babak Zamirai": [0, ["DeftNN: addressing bottlenecks for DNN execution on GPUs via synapse vector elimination and near-compute data fission", ["Parker Hill", "Animesh Jain", "Mason Hill", "Babak Zamirai", "Chang-Hong Hsu", "Michael A. Laurenzano", "Scott A. Mahlke", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1145/3123939.3123970", 14, "micro", 2017]], "Chang-Hong Hsu": [0, ["DeftNN: addressing bottlenecks for DNN execution on GPUs via synapse vector elimination and near-compute data fission", ["Parker Hill", "Animesh Jain", "Mason Hill", "Babak Zamirai", "Chang-Hong Hsu", "Michael A. Laurenzano", "Scott A. Mahlke", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1145/3123939.3123970", 14, "micro", 2017]], "Michael A. Laurenzano": [0, ["DeftNN: addressing bottlenecks for DNN execution on GPUs via synapse vector elimination and near-compute data fission", ["Parker Hill", "Animesh Jain", "Mason Hill", "Babak Zamirai", "Chang-Hong Hsu", "Michael A. Laurenzano", "Scott A. Mahlke", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1145/3123939.3123970", 14, "micro", 2017]], "Lingjia Tang": [0, ["DeftNN: addressing bottlenecks for DNN execution on GPUs via synapse vector elimination and near-compute data fission", ["Parker Hill", "Animesh Jain", "Mason Hill", "Babak Zamirai", "Chang-Hong Hsu", "Michael A. Laurenzano", "Scott A. Mahlke", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1145/3123939.3123970", 14, "micro", 2017]], "Jason Mars": [0, ["DeftNN: addressing bottlenecks for DNN execution on GPUs via synapse vector elimination and near-compute data fission", ["Parker Hill", "Animesh Jain", "Mason Hill", "Babak Zamirai", "Chang-Hong Hsu", "Michael A. Laurenzano", "Scott A. Mahlke", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1145/3123939.3123970", 14, "micro", 2017]], "Tiancong Wang": [1.0131608885188825e-09, ["Hardware supported persistent object address translation", ["Tiancong Wang", "Sakthikumaran Sambasivam", "Yan Solihin", "James Tuck"], "https://doi.org/10.1145/3123939.3123981", 13, "micro", 2017]], "Sakthikumaran Sambasivam": [0, ["Hardware supported persistent object address translation", ["Tiancong Wang", "Sakthikumaran Sambasivam", "Yan Solihin", "James Tuck"], "https://doi.org/10.1145/3123939.3123981", 13, "micro", 2017]], "X. Fu": [0, ["An experimental microarchitecture for a superconducting quantum processor", ["X. Fu", "M. A. Rol", "C. C. Bultink", "J. van Someren", "Nader Khammassi", "Imran Ashraf", "R. F. L. Vermeulen", "J. C. de Sterke", "W. J. Vlothuizen", "R. N. Schouten", "Carmen G. Almudever", "L. DiCarlo", "Koen Bertels"], "https://doi.org/10.1145/3123939.3123952", 13, "micro", 2017]], "M. A. Rol": [0, ["An experimental microarchitecture for a superconducting quantum processor", ["X. Fu", "M. A. Rol", "C. C. Bultink", "J. van Someren", "Nader Khammassi", "Imran Ashraf", "R. F. L. Vermeulen", "J. C. de Sterke", "W. J. Vlothuizen", "R. N. Schouten", "Carmen G. Almudever", "L. DiCarlo", "Koen Bertels"], "https://doi.org/10.1145/3123939.3123952", 13, "micro", 2017]], "C. C. Bultink": [0, ["An experimental microarchitecture for a superconducting quantum processor", ["X. Fu", "M. A. Rol", "C. C. Bultink", "J. van Someren", "Nader Khammassi", "Imran Ashraf", "R. F. L. Vermeulen", "J. C. de Sterke", "W. J. Vlothuizen", "R. N. Schouten", "Carmen G. Almudever", "L. DiCarlo", "Koen Bertels"], "https://doi.org/10.1145/3123939.3123952", 13, "micro", 2017]], "J. van Someren": [0, ["An experimental microarchitecture for a superconducting quantum processor", ["X. Fu", "M. A. Rol", "C. C. Bultink", "J. van Someren", "Nader Khammassi", "Imran Ashraf", "R. F. L. Vermeulen", "J. C. de Sterke", "W. J. Vlothuizen", "R. N. Schouten", "Carmen G. Almudever", "L. DiCarlo", "Koen Bertels"], "https://doi.org/10.1145/3123939.3123952", 13, "micro", 2017]], "Nader Khammassi": [0, ["An experimental microarchitecture for a superconducting quantum processor", ["X. Fu", "M. A. Rol", "C. C. Bultink", "J. van Someren", "Nader Khammassi", "Imran Ashraf", "R. F. L. Vermeulen", "J. C. de Sterke", "W. J. Vlothuizen", "R. N. Schouten", "Carmen G. Almudever", "L. DiCarlo", "Koen Bertels"], "https://doi.org/10.1145/3123939.3123952", 13, "micro", 2017]], "Imran Ashraf": [0, ["An experimental microarchitecture for a superconducting quantum processor", ["X. Fu", "M. A. Rol", "C. C. Bultink", "J. van Someren", "Nader Khammassi", "Imran Ashraf", "R. F. L. Vermeulen", "J. C. de Sterke", "W. J. Vlothuizen", "R. N. Schouten", "Carmen G. Almudever", "L. DiCarlo", "Koen Bertels"], "https://doi.org/10.1145/3123939.3123952", 13, "micro", 2017]], "R. F. L. Vermeulen": [0, ["An experimental microarchitecture for a superconducting quantum processor", ["X. Fu", "M. A. Rol", "C. C. Bultink", "J. van Someren", "Nader Khammassi", "Imran Ashraf", "R. F. L. Vermeulen", "J. C. de Sterke", "W. J. Vlothuizen", "R. N. Schouten", "Carmen G. Almudever", "L. DiCarlo", "Koen Bertels"], "https://doi.org/10.1145/3123939.3123952", 13, "micro", 2017]], "J. C. de Sterke": [0, ["An experimental microarchitecture for a superconducting quantum processor", ["X. Fu", "M. A. Rol", "C. C. Bultink", "J. van Someren", "Nader Khammassi", "Imran Ashraf", "R. F. L. Vermeulen", "J. C. de Sterke", "W. J. Vlothuizen", "R. N. Schouten", "Carmen G. Almudever", "L. DiCarlo", "Koen Bertels"], "https://doi.org/10.1145/3123939.3123952", 13, "micro", 2017]], "W. J. Vlothuizen": [0, ["An experimental microarchitecture for a superconducting quantum processor", ["X. Fu", "M. A. Rol", "C. C. Bultink", "J. van Someren", "Nader Khammassi", "Imran Ashraf", "R. F. L. Vermeulen", "J. C. de Sterke", "W. J. Vlothuizen", "R. N. Schouten", "Carmen G. Almudever", "L. DiCarlo", "Koen Bertels"], "https://doi.org/10.1145/3123939.3123952", 13, "micro", 2017]], "R. N. Schouten": [0, ["An experimental microarchitecture for a superconducting quantum processor", ["X. Fu", "M. A. Rol", "C. C. Bultink", "J. van Someren", "Nader Khammassi", "Imran Ashraf", "R. F. L. Vermeulen", "J. C. de Sterke", "W. J. Vlothuizen", "R. N. Schouten", "Carmen G. Almudever", "L. DiCarlo", "Koen Bertels"], "https://doi.org/10.1145/3123939.3123952", 13, "micro", 2017]], "Carmen G. Almudever": [0, ["An experimental microarchitecture for a superconducting quantum processor", ["X. Fu", "M. A. Rol", "C. C. Bultink", "J. van Someren", "Nader Khammassi", "Imran Ashraf", "R. F. L. Vermeulen", "J. C. de Sterke", "W. J. Vlothuizen", "R. N. Schouten", "Carmen G. Almudever", "L. DiCarlo", "Koen Bertels"], "https://doi.org/10.1145/3123939.3123952", 13, "micro", 2017]], "L. DiCarlo": [0, ["An experimental microarchitecture for a superconducting quantum processor", ["X. Fu", "M. A. Rol", "C. C. Bultink", "J. van Someren", "Nader Khammassi", "Imran Ashraf", "R. F. L. Vermeulen", "J. C. de Sterke", "W. J. Vlothuizen", "R. N. Schouten", "Carmen G. Almudever", "L. DiCarlo", "Koen Bertels"], "https://doi.org/10.1145/3123939.3123952", 13, "micro", 2017]], "Koen Bertels": [0, ["An experimental microarchitecture for a superconducting quantum processor", ["X. Fu", "M. A. Rol", "C. C. Bultink", "J. van Someren", "Nader Khammassi", "Imran Ashraf", "R. F. L. Vermeulen", "J. C. de Sterke", "W. J. Vlothuizen", "R. N. Schouten", "Carmen G. Almudever", "L. DiCarlo", "Koen Bertels"], "https://doi.org/10.1145/3123939.3123952", 13, "micro", 2017]]}