<!DOCTYPE html>
<html>
<head>
<meta http-equiv="X-UA-Compatible" content="IE=8" /> 
<meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>
<title>Model Advisor Report for 'EncoderRead/dut_EncoderRead'</title>  
<style type="text/css">
<!--
@media screen {    
    /* Table Formatting */
    .AdvTable th { 
        background:#80a0c1 url(data:image/gif;base64,R0lGODlhAQAaAKIAAHSRr3mXtn+fv2V/mX2cvG2JpVxzi4CgwSH5BAAAAAAALAAAAAABABoAAAMJeLrcLCSAMkwCADs=) repeat-x bottom left; 
    }
}

@media all {
    *{ font-family: sans-serif; }

	H3 {
		font-size: 14pt;
		font-weight: 200;
	}
	H4 {
		font-size: 9pt;
		font-weight: normal;
	}
	H5 {
		font-size: 12pt;
		font-style: italic;
		font-weight: bold;
		color: #333333;
		margin-bottom: 2px;
	}
	a[href] {
		color: #005FCE;
	}
	.subsection {
		padding-left: 30px;
	}
    
    .CheckHeading {
		font-size:1.05em;
		font-weight:bold;
	}

    /* Table Formatting */
    table.AdvTable { 
        border-collapse:collapse; border:1px solid #ececec; border-right:none; border-bottom:none; 
    }

    .AdvTable th { 
        padding-left:5px; 
        padding-right:5px; 
        color:#fff; 
        line-height:120%; 
        background:#80a0c1 url(data:image/gif;base64,R0lGODlhAQAaAKIAAHSRr3mXtn+fv2V/mX2cvG2JpVxzi4CgwSH5BAAAAAAALAAAAAABABoAAAMJeLrcLCSAMkwCADs=) repeat-x bottom left; 
        border-right: 1px solid #ececec; 
        border-bottom: 1px solid #ececec; 
    }

    .AdvTable td { 
        padding-left:5px; 
        padding-right:5px; 
        border-right:1px solid #ececec; 
        border-bottom: 1px solid #ececec; 
    }
    
    .AdvTable th p { 
        margin-bottom:0px; 
    }

    .AdvTable p { 
        margin-bottom:10px; 
    }
    
    .AdvTableNoBorder p { 
        margin-bottom:10px; 
    }

    table+span.SDCollapseControl { 
        font-size:0.8em; 
        font-weight:bold; 
    }

    ul+span.SDCollapseControl { 
        margin-left:25px; 
        font-size:0.8em;
        font-weight:bold; 
    }

    ol+span.SDCollapseControl { 
        margin-left:25px; 
        font-size:0.8em; 
        font-weight:bold; 
    }

    .SystemdefinedCollapse { 
        margin-top:0px;
        margin-bottom:5px; 
    }

    div.AllCollapse p, div.AllCollapse table, div.AllCollapse ol, div.AllCollapse ul { 
        margin-top:0pt;
        margin-bottom:0pt; 
        margin-left:18px;
    }

    div.AllCollapse + div { 
        margin-top:0pt;
        margin-bottom:0pt; 
        margin-left:18px; 
    }

    img.CollapseAllControlImage { 
        float:left; 
    }

    .SubResultsSummary {
        padding-left:30px;
    }

    .EmptyFolderMessage {
        color:gray;
        margin:10px 0 0 30px;
        font-size:0.8em;
    }
}
-->
</style>

<script type="text/javascript"> <!-- /* Copyright 2013 The MathWorks, Inc */
/* define String.trim() method if not defined (used by filterByText() function) */
if(!String.prototype.trim) {
  String.prototype.trim = function () {
    return this.replace(/^\s+|\s+$/g,'');
  };
}

// rtwreport needs it 
function init() {
    var showFailed = document.getElementById("Failed Checkbox");
    var showPassed = document.getElementById("Passed Checkbox");
    var showWarning = document.getElementById("Warning Checkbox");
    var showNotRun = document.getElementById("Not Run Checkbox");       
    
    inputText = RegExp('\\?(.*)').exec(window.location.search);

    if (inputText == null) {
        /* refresh check boxes and search input */
        showFailed.checked = true;
        showPassed.checked = true;
        showWarning.checked = true;
        showNotRun.checked = true;
        updateVisibleChecks();
        return;
    }
    else {
        showFailed.checked = false;
        showPassed.checked = false;
        showWarning.checked = false;
        showNotRun.checked = false;
    }
    
    if (!inputText[1].localeCompare("showPassedChecks")) {
        showPassed.checked = true;
    }
    if (!inputText[1].localeCompare("showWarningChecks")) {
        showWarning.checked = true;
    }
    if (!inputText[1].localeCompare("showFailedChecks")) {
        showFailed.checked = true;
    }
    if (!inputText[1].localeCompare("showNotRunChecks")) {
        showNotRun.checked = true;
    }
    if (!showFailed.checked && !showPassed.checked && 
        !showWarning.checked && !showNotRun.checked) {
        showFailed.checked = true;
        showPassed.checked = true;
        showWarning.checked = true;
        showNotRun.checked = true;
    }
    updateVisibleChecks();
}

function markEmptyFolders(){
	var nodeTypes = ["FailedCheck","PassedCheck",  "WarningCheck", "NotRunCheck"];
	var folderArray = document.querySelectorAll("div.FolderContent");
	
	for (var n=0;n<folderArray.length;n++){
		/* get direct check result children and check visibility */
		var childNodes = folderArray[n].childNodes;
		var noneVisible = true;
		var noChecksInFolder = true;
		
		for (var ni=0;ni<childNodes.length;ni++){
			if (childNodes[ni].nodeType == 1 && childNodes[ni].tagName.toLowerCase() == "div"){
				if (childNodes[ni].className == nodeTypes[0] || childNodes[ni].className == nodeTypes[1] || childNodes[ni].className == nodeTypes[2] || childNodes[ni].className == nodeTypes[3]){
					noChecksInFolder = false;
					if (childNodes[ni].style.display != "none"){
						noneVisible = false;
                        break;
					}
				}
			}
		}
		
		/* Only display hidden message if any checks inside the folders and not just other folders */
		if (!noChecksInFolder){
			var hiddenMessage = folderArray[n].querySelector("div.EmptyFolderMessage");
			
			if (hiddenMessage && noneVisible == true){
				hiddenMessage.style.display = "";
			}else if (hiddenMessage && noneVisible == false){
				hiddenMessage.style.display = "none";
			}else{
				/* hidden message not found */
			}
		}
	}

    return;
}

function updateVisibleChecks( /* show all flags */ checkbox ){
	
	var checkboxes = ["Failed Checkbox", "Passed Checkbox", "Warning Checkbox", "Not Run Checkbox"];
	var nodeTypes = ["Failed Check","Passed Check",  "Warning Check", "Not Run Check"];
	var textInput = document.getElementById("TxtFilterInput");
	
	
	if (checkbox && textInput && textInput.color=="gray"){
		var checkType = checkbox.id;
		var ind = checkboxes.indexOf(checkType);
		var nodes = document.getElementsByName(nodeTypes[ind]);
		for (i = 0; i < nodes.length;i++){
		    nodes[i].style.display = checkbox.checked ? "" : "none";
		}
	}
	else{ /* Update all checks if called from init or if a previous text filter was applied */
		for (i = 0; i < checkboxes.length; i++){
			
			  var show = document.getElementById(checkboxes[i]).checked ? "" : "none";
			  var nodes = document.getElementsByName(nodeTypes[i]);
			  for(j = 0; j < nodes.length; j++){
				  nodes[j].style.display = show;
			  }
		   
		}
	}

    /* clear text search */
	if (textInput && checkbox){
		textInput.value = "Keywords";
        textInput.style.color = "gray";
        textInput.blur;
	}

    markEmptyFolders();

    return; 
}

function filterByText(ev){
	// get all the nodes
	var allNodeTypes = ["Failed Check","Passed Check",  "Warning Check", "Not Run Check"];
	var checkboxes = ["Failed Checkbox", "Passed Checkbox", "Warning Checkbox", "Not Run Checkbox"];
	var nodeTypes = [];
	
	// get nodes depending on filter selections
	for (var n=0; n<checkboxes.length; n++){
		var checkbox = document.getElementById(checkboxes[n]);
		if (checkbox && checkbox.checked){
			nodeTypes.push(allNodeTypes[n]);
		}
	}
	
    var searchNodes = [".CheckHeading"];
    var allnodes = [];
	var alltext = [];
	if (!ev) return;
	var target = ev.target ? ev.target : window.event.srcElement;
	var searchString = target.value;
	
	if (!searchString){
        updateVisibleChecks();  // clear all and display by other filters
	}else{
		for (i = 0; i < nodeTypes.length; i++){
			var nodes = document.getElementsByName(nodeTypes[i]);
			for (j = 0; j < nodes.length; j++){
				// get text from check heading
				var checkContent = nodes[j].querySelector(searchNodes).innerHTML;
				// creaet a regular expression to ignore case
				var ss = new RegExp(searchString.trim(), "i");
				if (ss.exec(checkContent)){
				   nodes[j].style.display = "";
				}else{
				   nodes[j].style.display = "none";
				}
			}
		}
        markEmptyFolders();
	}	
}


function MATableShrink(o,tagNameStr){
    var temp = document.getElementsByName(tagNameStr);
    var classUsed = document.getElementsByName('EmbedImages'); 
    var embeddedMode = !(classUsed.length == 0);
    var img = o.querySelector("img");

    if (temp[0].style.display == "") 
    {
        temp[0].style.display = "none";
        if (embeddedMode)
        {
            img.src = "data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAYAAAAf8/9hAAAACXBIWXMAAAsTAAALEwEAmpwYAAAABGdBTUEAALGOfPtRkwAAACBjSFJNAAB6JQAAgIMAAPn/AACA6QAAdTAAAOpgAAA6mAAAF2+SX8VGAAAAkUlEQVR42mL8//8/AyUAIICYGCgEAAFEsQEAAUSxAQABxIIu0NTURDBQ6urqGGFsgABiwaagpqYOp+aWliYUPkAAEfQCCwt+JQABRHEYAAQQCzE2w9h//vzDUAcQQDgNgCkGacamEQYAAohiLwAEEEED8NkOAgABxEJMVOEDAAHESGlmAgggisMAIIAoNgAgwAC+/BqtC+40NQAAAABJRU5ErkJggg==";
        }
        else
        {
            img.src = "plus.png";
        }
    } 
    else 
    {
        temp[0].style.display = "";
        if (embeddedMode)
        {
            img.src = "data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAYAAAAf8/9hAAAACXBIWXMAAAsTAAALEwEAmpwYAAAABGdBTUEAALGOfPtRkwAAACBjSFJNAAB6JQAAgIMAAPn/AACA6QAAdTAAAOpgAAA6mAAAF2+SX8VGAAAAhklEQVR42mL8//8/AyUAIICYGCgEAAFEsQEAAUSxAQABxIIu0NTURDBQ6urqGGFsgABiwaagpqYOp+aWliYUPkAAUewFgACi2ACAAGLBKcGCafafP/8wxAACCKcB2BRjAwABRLEXAAKIYgMAAoiFmKjCBwACiJHSzAQQQBR7ASCAKDYAIMAAUtQUow+YsTsAAAAASUVORK5CYII=";
        }
        else
        {
            img.src = "minus.png";
        }
    }
}

// rtwreport needs it 
function updateHyperlink() {
    docObj = window.document;
    loc = document.location;
    var aHash = "";
    var externalweb = "false";
    if (loc.search || loc.hash) {
        if (loc.search)
            aHash = loc.search.substring(1);
        else
            aHash = loc.hash.substring(1);
    }    
    var args = new Array();
    args = aHash.split('&');
    for (var i = 0; i < args.length; ++i) {
        var arg = args[i];
          sep = arg.indexOf('=');
        if (sep != -1) {
            var cmd = arg.substring(0,sep);
            var opt = arg.substring(sep+1);
            switch (cmd.toLowerCase()) {
            case "externalweb":
                externalweb = opt;
                break;
            }
        }
    }        
    if (externalweb === "true") {        
        var objs = docObj.getElementsByTagName("a");
        if (objs.length > 0 && objs[0].removeAttribute) {
            for (var i = 0; i < objs.length; ++i) {           
                if (objs[i].href.indexOf('matlab') > -1)           
                    objs[i].removeAttribute("href");                
            }
        }
    }
    init();
}
    
function navigateToElement(eleID) {
   var e = document.getElementById(eleID);
   if (!!e && e.scrollIntoView) {
       e.scrollIntoView();
   }
}

function setTextContent(element, value) {
    var content = element.textContent;
    if (value === undefined) return;
    
    if (content !== undefined) element.textContent = value;
    else element.innerText = value;
}

function hideControlPanel(control){
	var panelComponents = ["ControlsCheckFiltering", "ControlsView", "ControlsTOC"];
	var reportContent = document.querySelector(".ReportContent");
	var controlPanel = document.getElementById("ControlPanel");
	var isHidden = false;
	
    if (reportContent && control && controlPanel) {
    	for (var n=0; n<panelComponents.length; n++){
			var component = document.getElementById(panelComponents[n]);
			
			if (component && component.style.display == ""){
				component.style.display = "none";
            } else if (component && component.style.display == "none"){
				component.style.display = "";
			}
		}
		
		if (controlPanel.style.width != "6px"){
			reportContent.style.marginLeft = "25px";
	    	controlPanel.style.width = "6px";
	    	control.style.left = "0px";
	       	var innerDiv = control.querySelector("#HidePanelControlInner");
	       	setTextContent(innerDiv, "\u25BA");
	    } else {
	    	reportContent.style.marginLeft = "225px";
        	controlPanel.style.width = "210px";
        	control.style.left = "204px";
        	var innerDiv = control.querySelector("#HidePanelControlInner");
        	setTextContent(innerDiv, "\u25C0");
        }
    }
}

/* Copyright 2013 The MathWorks, Inc. */
//COLLAPSIBLE FEATURE

// global variables
var GlobalCollapseState = "off";

function collapseSDHelper(o, CollElementParent, disp, mode){
    var CollElement = CollElementParent; /* ul/ol with lists, tbody with table */

    if (CollElement.nodeName == "UL" || CollElement.nodeName == "OL"){
        var CollName = "LI";
    }else if (CollElement.nodeName == "TABLE"){
        if (CollElement.querySelector('tbody')) {
            /* tr modes are child nodes of tbody node */
            CollElement = CollElement.querySelector('tbody');
        }
        var CollName = "TR";
    }
    
    // get children (li for list and tr for table)
    var children = CollElement.childNodes;

    var nElements = 0;
    for (var i=0;i<children.length;i++){
        if (children[i].nodeName == CollName){
            nElements = nElements + 1;
            if (nElements > 5){
                children[i].style.display = disp;
            }
        }
    }
    if (disp == "none"){
        if (CollName == "LI"){
            var text = " items)";
        }else{
            var text = " rows)";
        }
        
        var textNode = document.createTextNode(("\u2228 More (" + (nElements-5) + text));
        o.replaceChild(textNode,o.firstChild);

        CollElementParent.setAttribute("dataCollapse", "on");

        /* scroll to element if it is not visible */
        if (mode == "single" && CollElement.offsetTop < document.documentElement.scrollTop){
			CollElement.scrollIntoView();
		}
    }else{
        var textNode = document.createTextNode(("\u2227 " + "Less"));
        o.replaceChild(textNode,o.firstChild);

        CollElementParent.setAttribute("dataCollapse", "off");
    }
}

function collapseSD(o, ID){
    var CollElement = document.getElementById(ID);
    if (CollElement != null){
        if (CollElement.getAttribute("dataCollapse") == "off"){
            var disp="none";
        }else{
            var disp="";
        }
        collapseSDHelper(o, CollElement, disp, "single");
    }
}

function collapseAllHelper(o, CollElement, CollInfo, disp){

    if (CollElement != null){
        var img = o.querySelector("img");
        if (disp == "none"){
            CollElement.style.display = disp;
			img.src = "data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAYAAAAf8/9hAAAACXBIWXMAAAsTAAALEwEAmpwYAAAABGdBTUEAALGOfPtRkwAAACBjSFJNAAB6JQAAgIMAAPn/AACA6QAAdTAAAOpgAAA6mAAAF2+SX8VGAAAAkUlEQVR42mL8//8/AyUAIICYGCgEAAFEsQEAAUSxAQABxIIu0NTURDBQ6urqGGFsgABiwaagpqYOp+aWliYUPkAAEfQCCwt+JQABRHEYAAQQCzE2w9h//vzDUAcQQDgNgCkGacamEQYAAohiLwAEEEED8NkOAgABxEJMVOEDAAHESGlmAgggisMAIIAoNgAgwAC+/BqtC+40NQAAAABJRU5ErkJggg==";
        }else{
            CollElement.style.display = disp;
			img.src = "data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAYAAAAf8/9hAAAACXBIWXMAAAsTAAALEwEAmpwYAAAABGdBTUEAALGOfPtRkwAAACBjSFJNAAB6JQAAgIMAAPn/AACA6QAAdTAAAOpgAAA6mAAAF2+SX8VGAAAAhklEQVR42mL8//8/AyUAIICYGCgEAAFEsQEAAUSxAQABxIIu0NTURDBQ6urqGGFsgABiwaagpqYOp+aWliYUPkAAUewFgACi2ACAAGLBKcGCafafP/8wxAACCKcB2BRjAwABRLEXAAKIYgMAAoiFmKjCBwACiJHSzAQQQBR7ASCAKDYAIMAAUtQUow+YsTsAAAAASUVORK5CYII=";
        }

        if (CollInfo != null){
            if (disp == "none"){
                CollInfo.style.display = "";
            }else{
                CollInfo.style.display = "none";
            }
        }
    }
}

function collapseAll(o, ID, ID2){
    var CollElement = document.getElementById(ID);
    var CollInfo = document.getElementById(ID2);

    if (CollElement.style.display == ""){
        var disp = "none";
    }else{
        var disp = "";
    }

    collapseAllHelper(o, CollElement, CollInfo, disp);
}

function expandCollapseAll(o){
	/* IE has no method for getting elements by class name. Use querySelectorAll instead 
       Note: requires IE not to be in IE7 compatability mode */
    var SDCollapse = document.querySelectorAll(".SystemdefinedCollapse");
    var Button = null;

    if (GlobalCollapseState == "off"){
        var disp = "none";
        GlobalCollapseState = "on";

        if (o && o.firstChild.nodeType == 3) {
            var textNode = o.firstChild;
        	textNode.nodeValue = " Show check details";
		}
    }else{
        var disp = "";
        GlobalCollapseState = "off";

        if (o && o.firstChild.nodeType == 3) {
            var textNode = o.firstChild;
        	textNode.nodeValue = " Hide check details";
		}
    }

    for (var i=0;i<SDCollapse.length;i++){
        Button = SDCollapse[i].nextSibling;
        while(Button.nodeType !== 1){
            Button = Button.nextSibling;
        }
        //Button = SDCollapse[i].parentNode.querySelector("span.SDCollapseControl");
        collapseSDHelper(Button, SDCollapse[i], disp, "all");
    }
		
    var AllCollapse = document.querySelectorAll(".AllCollapse");

    for (i=0;i<AllCollapse.length;i++){
		Button = AllCollapse[i].parentNode.querySelector("span");

        var Divs =  AllCollapse[i].parentNode.querySelectorAll("div");
        if (Button && Divs.length>=2) {
            collapseAllHelper(Button, AllCollapse[i], Divs[1], disp);
        }
    }
}


function expandCollapseAllOnLoad(){
    GlobalCollapseState = "on";
    var Switch = document.getElementById("ExpandCollapseAll");
    expandCollapseAll(Switch);
}
//END COLLAPSIBLE

 --></script></head>  
<body onload="updateHyperlink(); expandCollapseAllOnLoad();">  
<span id="top">

</span>
<!-- mdladv_ignore_start --><div id="Container"><!-- mdladv_ignore_finish -->
<!-- mdladv_ignore_start --><div class="ReportContent" id="EncoderRead/dut_EncoderRead"><!-- mdladv_ignore_finish --><table class="AdvTableNoBorder" width="100%" border="0">
<tr>
<td colspan="2" align="center">
<b>
Model Advisor Report - <font color="#800000">EncoderRead.slx</font>
</b>

</td>

</tr>
<tr>
<td align="left" valign="top">
<b>
Simulink version: <font color="#800000">8.4</font>
</b>

</td>
<td align="right" valign="top">
<b>
Model version: <font color="#800000">1.17</font>
</b>

</td>

</tr>
<tr>
<td align="left" valign="top">
<b>
System: <font color="#800000">EncoderRead/dut_EncoderRead</font>
</b>

</td>
<td align="right" valign="top">
<b>
Current run: <font color="#800000">11-Feb-2015 17:56:38</font>
</b>

</td>

</tr>
<tr>
<td align="left" valign="top">
<b>
Treat as Referenced Model: <font color="#800000">off</font>
</b>

</td>
<td align="right" valign="top">
&#160;
</td>

</tr>

</table>
<br /><font color="#800000"><b>Run Summary</b></font><br /><table class="AdvTableNoBorder" width="60%" border="0">
<tr>
<th align="left" valign="top">
<b>
Pass
</b>

</th>
<th align="left" valign="top">
<b>
Fail
</b>

</th>
<th align="left" valign="top">
<b>
Warning
</b>

</th>
<th align="left" valign="top">
<b>
Not Run
</b>

</th>
<th align="left" valign="top">
<b>
Total
</b>

</th>

</tr>
<tr>
<td align="left" valign="top">
&#160;&#160;<img src="task_passed.png" /> 1
</td>
<td align="left" valign="top">
&#160;&#160;<img src="task_failed.png" /> 0
</td>
<td align="left" valign="top">
&#160;&#160;<img src="task_warning.png" /> 0
</td>
<td align="left" valign="top">
&#160;&#160;<img src="icon_task.png" /> 0
</td>
<td align="left" valign="top">
 1
</td>

</tr>

</table>
<!-- Compile Status Flag --><!-- Service Status Flag -->
<!-- mdladv_ignore_start --><div name = "Passed Check"  id = "Passed Check" class="PassedCheck" style="margin-left: 0pt;"><!-- mdladv_ignore_finish -->
<p><hr /></p>  <a name="CheckRecord_205"></a><div class="CheckHeader" id="Header_com.mathworks.HDL.EmbeddedProject">
<!-- mdladv_ignore_start --><img src="task_passed.png" />&#160;<!-- mdladv_ignore_finish --><span class="CheckHeading" id="Heading_com.mathworks.HDL.EmbeddedProject">
4.1. Create Project</span>
<!-- mdladv_ignore_start --><!-- mdladv_ignore_finish --><!-- mdladv_ignore_start --><!-- mdladv_ignore_finish --></div>
<!-- mdladv_ignore_start --><div class="subsection"><!-- mdladv_ignore_finish --><p /><font color="Green">
Passed
</font>
Create Project.<p /><font color="Green">
Synthesis Tool Log:
</font>
<p /><pre>Generating Xilinx PlanAhead with Embedded Design project:
<a href="matlab:downstream.tool.openTargetTool('C:\Xilinx\14.7\ISE_DS\PlanAhead\bin\planAhead pa_prj.ppr &','hdl_prj\pa_prj\pa_prj.ppr',0);">hdl_prj\pa_prj\pa_prj.ppr</a>
Qt: Untested Windows version 6.2 detected!

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
C:\Projects\Quadcopter\EncoderRead\hdl_prj\edk_prj\edk_create_proj.tcl
Created pcores directory
Copied C:/Xilinx/14.7/ISE_DS/EDK/data/xflow/bitgen_zynq.ut to etc directory
Copied file C:/Xilinx/14.7/ISE_DS/EDK/data/xflow/fast_runtime_zynq.opt to etc
directory

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Checking platform address map ...
Created backup of etc/bitgen.ut to etc/bitgen.ut.virtex5
Copied C:/Xilinx/14.7/ISE_DS/EDK/data/xflow/bitgen_Zynq.ut to etc directory
Created backup of etc/fast_runtime.opt to etc/fast_runtime.opt.virtex5
Copied file C:/Xilinx/14.7/ISE_DS/EDK/data/xflow/fast_runtime_Zynq.opt to etc
directory
No changes to be saved in MHS file
Saved project XMP file
Saved Make file

Elapsed time is 8.0147 seconds.
Qt: Untested Windows version 6.2 detected!

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
C:\Projects\Quadcopter\EncoderRead\hdl_prj\edk_prj\edk_resync.tcl
WARNING:EDK - IPNAME: processing_system7, INSTANCE: ps7_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Projects\Quadcopter\EncoderRead\hdl_prj\edk_prj\system.mhs line 28 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Projects\Quadcopter\EncoderRead\hdl_prj\edk_prj\system.mhs line 134 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: ps7_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Projects\Quadcopter\EncoderRead\hdl_prj\edk_prj\system.mhs line 28 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Projects\Quadcopter\EncoderRead\hdl_prj\edk_prj\system.mhs line 134 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_lite - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor ps7_0
  (0x400d0000-0x400dffff) encoderread_dut_encoderread_pcore_0	axi4_lite

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_lite - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor ps7_0
  (0x400d0000-0x400dffff) encoderread_dut_encoderread_pcore_0	axi4_lite

Checking platform address map ...

Loading Project File..
WARNING:EDK - IPNAME: processing_system7, INSTANCE: ps7_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Projects\Quadcopter\EncoderRead\hdl_prj\edk_prj\system.mhs line 28 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Projects\Quadcopter\EncoderRead\hdl_prj\edk_prj\system.mhs line 134 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: ps7_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Projects\Quadcopter\EncoderRead\hdl_prj\edk_prj\system.mhs line 28 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Projects\Quadcopter\EncoderRead\hdl_prj\edk_prj\system.mhs line 134 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_lite - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor ps7_0
  (0x400d0000-0x400dffff) encoderread_dut_encoderread_pcore_0	axi4_lite

Checking platform address map ...

Running DRCs...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_lite - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor ps7_0
  (0x400d0000-0x400dffff) encoderread_dut_encoderread_pcore_0	axi4_lite

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4_lite - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4_lite.
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_lite - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_lite - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor ps7_0
  (0x400d0000-0x400dffff) encoderread_dut_encoderread_pcore_0	axi4_lite

Checking platform address map ...
Done!
Saved MHS file

Loading Project File..
WARNING:EDK - IPNAME: processing_system7, INSTANCE: ps7_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Projects\Quadcopter\EncoderRead\hdl_prj\edk_prj\system.mhs line 30 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Projects\Quadcopter\EncoderRead\hdl_prj\edk_prj\system.mhs line 136 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: ps7_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Projects\Quadcopter\EncoderRead\hdl_prj\edk_prj\system.mhs line 30 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Projects\Quadcopter\EncoderRead\hdl_prj\edk_prj\system.mhs line 136 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_lite - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor ps7_0
  (0x400d0000-0x400dffff) encoderread_dut_encoderread_pcore_0	axi4_lite

Checking platform address map ...
No changes to be saved in XMP file
Saved Make file

Elapsed time is 9.7645 seconds.

****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source pa_create_proj.tcl
# create_project -part xc7z020clg484-1 -force pa_prj
# set_property target_language VHDL [current_project]
# add_files -norecurse ../edk_prj/system.xmp
INFO: [Edk 24-79] Generating BXML file for 'system'...
Qt: Untested Windows version 6.2 detected!

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
C:\Projects\Quadcopter\EncoderRead\hdl_prj\edk_prj\__xps\pa\_system_genbxml.tcl
WARNING:EDK - IPNAME: processing_system7, INSTANCE: ps7_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Projects\Quadcopter\EncoderRead\hdl_prj\edk_prj\system.mhs line 30 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Projects\Quadcopter\EncoderRead\hdl_prj\edk_prj\system.mhs line 136 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: ps7_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Projects\Quadcopter\EncoderRead\hdl_prj\edk_prj\system.mhs line 30 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Projects\Quadcopter\EncoderRead\hdl_prj\edk_prj\system.mhs line 136 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_lite - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor ps7_0
  (0x400d0000-0x400dffff) encoderread_dut_encoderread_pcore_0	axi4_lite

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_lite - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor ps7_0
  (0x400d0000-0x400dffff) encoderread_dut_encoderread_pcore_0	axi4_lite

Checking platform address map ...
rm -f implementation/system.ngc
rm -f implementation/system_ps7_0_wrapper.ngc implementation/system_axi4_lite_wrapper.ngc implementation/system_reset_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_encoderread_dut_encoderread_pcore_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_lite - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor ps7_0
  (0x400d0000-0x400dffff) encoderread_dut_encoderread_pcore_0	axi4_lite

Checking platform address map ...
add_files: Time (s): elapsed = 00:00:10 . Memory (MB): peak = 132.590 ; gain = 1.000
# make_wrapper -files [get_files ../edk_prj/system.xmp] -top -fileset [get_filesets sources_1] -import
INFO: [Edk 24-182] Generating top-level vhdl wrapper for the XPS sub-design source 'system'...
Qt: Untested Windows version 6.2 detected!

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
C:\Projects\Quadcopter\EncoderRead\hdl_prj\edk_prj\__xps\pa\_system_top.tcl
WARNING:EDK - IPNAME: processing_system7, INSTANCE: ps7_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Projects\Quadcopter\EncoderRead\hdl_prj\edk_prj\system.mhs line 30 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Projects\Quadcopter\EncoderRead\hdl_prj\edk_prj\system.mhs line 136 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: ps7_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Projects\Quadcopter\EncoderRead\hdl_prj\edk_prj\system.mhs line 30 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Projects\Quadcopter\EncoderRead\hdl_prj\edk_prj\system.mhs line 136 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_lite - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor ps7_0
  (0x400d0000-0x400dffff) encoderread_dut_encoderread_pcore_0	axi4_lite

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_lite - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor ps7_0
  (0x400d0000-0x400dffff) encoderread_dut_encoderread_pcore_0	axi4_lite

Checking platform address map ...

Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle pa -stubgen
C:\Projects\Quadcopter\EncoderRead\hdl_prj\edk_prj\system.mhs 

Parse C:/Projects/Quadcopter/EncoderRead/hdl_prj/edk_prj/system.mhs ...

Create merged mhs ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: ps7_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Projects\Quadcopter\EncoderRead\hdl_prj\edk_prj\system.mhs line 30 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Projects\Quadcopter\EncoderRead\hdl_prj\edk_prj\system.mhs line 136 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_lite - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor ps7_0
  (0x400d0000-0x400dffff) encoderread_dut_encoderread_pcore_0	axi4_lite

Checking platform address map ...

Modify defaults ...

Creating stub ...

Elaborating instances ...

Inserting wrapper level ...

Writing (stub) BMM ...

Writing top-level HDL ...

Total run time: 3.00 seconds

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_lite - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor ps7_0
  (0x400d0000-0x400dffff) encoderread_dut_encoderread_pcore_0	axi4_lite

Checking platform address map ...
INFO: [Edk 24-126] Wrapper generated:C:/Projects/Quadcopter/EncoderRead/hdl_prj/edk_prj/system_stub.vhd
make_wrapper: Time (s): elapsed = 00:00:14 . Memory (MB): peak = 132.777 ; gain = 0.145
# add_files -fileset constrs_1 pa_constraint.ucf
# close_project
# exit
INFO: [Common 17-206] Exiting PlanAhead at Wed Feb 11 17:58:01 2015...
INFO: [Common 17-83] Releasing license: PlanAhead

Elapsed time is 36.5856 seconds.
</pre><!-- mdladv_ignore_start --><!-- inputparam_section_start --><H5><b>
Input Parameters Selection
</b>
</H5><table class="AdvTable" border="1">
<tr>
<th align="left" valign="top">
<b>
Name
</b>

</th>
<th align="left" valign="top">
<b>
Value
</b>

</th>

</tr>
<tr>
<td align="left" valign="top">
Embedded system tool:
</td>
<td align="left" valign="top">
Xilinx PlanAhead with Embedded Design
</td>

</tr>
<tr>
<td align="left" valign="top">
Project folder:
</td>
<td align="left" valign="top">
hdl_prj\pa_prj
</td>

</tr>

</table>
<!-- inputparam_section_finish --><!-- mdladv_ignore_finish --><!-- mdladv_ignore_start --></div><!-- mdladv_ignore_finish --><!-- mdladv_ignore_start --></div><!-- mdladv_ignore_finish -->
<!-- mdladv_ignore_start -->
</div><!-- mdladv_ignore_finish --><!-- mdladv_ignore_start -->
</div><!-- mdladv_ignore_finish -->
</body>  
</html>  