# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab_3_part_3.srcs/sources_1/new/BCD_TO_7_SEGMENT_DISPLAY.v" \
"../../../../Lab_3_part_3.srcs/sim_1/new/TB_BCD_TO_SEVEN_SEGEMNENT.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
