<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="453" />
   <clocksource preferredWidth="453" />
   <frequency preferredWidth="436" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library,Project,Library/Bridges/Memory-Mapped,Library/Bridges" />
 <window width="1920" height="1020" x="0" y="0" />
 <generation synthesis="VHDL" block_symbol_file="1" simulation="NONE" />
 <hdlexample language="VHDL" />
</preferences>
