----------------------------------------------------------------------------------
-- Authors: Lucas Placentino and Mehrdad Gholamnejad
-- 
-- Create Date: 2025
-- Module Name: aes_enc_tb - Behavioral
-- Project Name: AES Encryption Implementation on an FPGA
-- Target Devices: Digilent Basys 3
-- Description: 
-- 
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


-- 1. create clock
-- 2. do reset
-- 3. put vector
-- 4. start encryption
-- 5. wait for done (check a flag ?)
-- 6. also check for expected number of cycles

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity aes_enc_tb is
--  Port ( );
end aes_enc_tb;

architecture bench of aes_enc_tb is

begin


end bench;
