{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79978,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79995,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00022063,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000107717,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 2.75095e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000107717,
	"finish__design__instance__count__class:buffer": 13,
	"finish__design__instance__area__class:buffer": 121.366,
	"finish__design__instance__count__class:timing_repair_buffer": 31,
	"finish__design__instance__area__class:timing_repair_buffer": 195.187,
	"finish__design__instance__count__class:inverter": 11,
	"finish__design__instance__area__class:inverter": 46.2944,
	"finish__design__instance__count__class:sequential_cell": 174,
	"finish__design__instance__area__class:sequential_cell": 5051.09,
	"finish__design__instance__count__class:multi_input_combinational_cell": 175,
	"finish__design__instance__area__class:multi_input_combinational_cell": 2443.59,
	"finish__design__instance__count": 404,
	"finish__design__instance__area": 7857.54,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.466469,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.937556,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000490127,
	"finish__power__switching__total": 0.000384846,
	"finish__power__leakage__total": 2.7674e-09,
	"finish__power__total": 0.000874976,
	"finish__design__io": 31,
	"finish__design__die__area": 13680.8,
	"finish__design__core__area": 12773.5,
	"finish__design__instance__count": 576,
	"finish__design__instance__area": 8072.74,
	"finish__design__instance__count__stdcell": 576,
	"finish__design__instance__area__stdcell": 8072.74,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.631991,
	"finish__design__instance__utilization__stdcell": 0.631991,
	"finish__design__rows": 41,
	"finish__design__rows:unithd": 41,
	"finish__design__sites": 10209,
	"finish__design__sites:unithd": 10209,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}