//Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
//Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
//--------------------------------------------------------------------------------
//Tool Version: Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
//Date        : Wed Jan 28 15:16:21 2026
//Host        : rick-g-laptop running 64-bit Ubuntu 24.04.3 LTS
//Command     : generate_target design_1_wrapper.bd
//Design      : design_1_wrapper
//Purpose     : IP block netlist
//--------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module design_1_wrapper
   (PWM_OUT_0,
    clk_100MHz,
    reset_rtl_0);
  output PWM_OUT_0;
  input clk_100MHz;
  input reset_rtl_0;

  wire PWM_OUT_0;
  wire clk_100MHz;
  wire reset_rtl_0;

  design_1 design_1_i
       (.PWM_OUT_0(PWM_OUT_0),
        .clk_100MHz(clk_100MHz),
        .reset_rtl_0(reset_rtl_0));
endmodule
