// Seed: 2504358300
module module_0 (
    input id_0,
    input id_1,
    input id_2
);
  logic id_3;
  assign id_3 = id_1;
  type_6(
      id_0 | {id_2, 1, 1} | id_0, id_2, 1, id_1
  );
  assign id_3 = 1'b0;
  logic id_4, id_5;
endmodule
