=====
SETUP
3.858
16.968
20.826
clk_ibuf
0.000
0.982
cpu/flag_reg_0_s0
1.226
1.684
cpu/cy_in_sgn_s2
3.322
3.948
cpu/cy_in_sgn_s1
5.237
6.298
cpu/arith_res_0_s
7.675
7.732
cpu/arith_res_1_s
7.732
7.789
cpu/arith_res_2_s
7.789
7.846
cpu/arith_res_3_s
7.846
7.903
cpu/arith_res_4_s
7.903
7.960
cpu/arith_res_5_s
7.960
8.523
cpu/alu_output_5_s8
9.811
10.437
cpu/alu_output_5_s5
11.726
12.352
cpu/alu_output_5_s3
12.689
13.721
cpu/n776_s1
15.042
16.141
cpu/n776_s0
16.146
16.968
cpu/flag_reg_2_s0
16.968
=====
SETUP
4.007
17.175
21.182
clk_ibuf
0.000
0.982
ram_ram_0_6_s
1.226
4.686
n157_s1
7.123
8.222
n157_s0
9.361
10.460
cpu/alu_input_6_s3
10.471
11.097
cpu/alu_input_6_s1
12.721
13.753
cpu/next_uc_addr_6_s19
14.569
15.391
cpu/rom_rom_0_0_s
17.175
=====
SETUP
4.106
16.720
20.826
clk_ibuf
0.000
0.982
ram_ram_0_6_s
1.226
4.686
n157_s1
7.123
8.222
n157_s0
9.361
10.460
cpu/alu_input_6_s3
10.471
11.097
cpu/alu_input_6_s1
12.721
13.747
cpu/alu_input_6_s0
14.170
15.269
cpu/T2_6_s0
16.720
=====
SETUP
4.106
16.720
20.826
clk_ibuf
0.000
0.982
ram_ram_0_6_s
1.226
4.686
n157_s1
7.123
8.222
n157_s0
9.361
10.460
cpu/alu_input_6_s3
10.471
11.097
cpu/alu_input_6_s1
12.721
13.747
cpu/alu_input_6_s0
14.170
15.269
cpu/T1_6_s0
16.720
=====
SETUP
4.256
16.570
20.826
clk_ibuf
0.000
0.982
cpu/flag_reg_0_s0
1.226
1.684
cpu/cy_in_sgn_s2
3.322
3.948
cpu/cy_in_sgn_s1
5.237
6.298
cpu/arith_res_0_s
7.675
7.732
cpu/arith_res_1_s
7.732
7.789
cpu/arith_res_2_s
7.789
7.846
cpu/arith_res_3_s
7.846
7.903
cpu/arith_res_4_s
7.903
7.960
cpu/arith_res_5_s
7.960
8.523
cpu/alu_output_5_s8
9.811
10.437
cpu/alu_output_5_s5
11.726
12.352
cpu/alu_output_5_s3
12.689
13.721
cpu/n774_s2
14.711
15.533
cpu/n774_s0
15.538
16.570
cpu/flag_reg_6_s0
16.570
=====
SETUP
4.407
16.418
20.826
clk_ibuf
0.000
0.982
ram_ram_0_6_s
1.226
4.686
n157_s1
7.123
8.222
n157_s0
9.361
10.460
cpu/alu_input_6_s3
10.471
11.097
cpu/alu_input_6_s1
12.721
13.753
cpu/next_uc_addr_6_s19
14.569
15.371
cpu/uc_addr_6_s0
16.418
=====
SETUP
4.947
15.879
20.826
clk_ibuf
0.000
0.982
cpu/rom_rom_0_0_s
1.226
4.686
cpu/ucode_field2_18_s3
6.963
8.062
cpu/rbank_rd_addr_3_s6
8.893
9.954
cpu/rbank_rbank_0_0_s
10.387
10.646
n346_s2
14.399
15.460
led_2_s1
15.879
=====
SETUP
4.961
15.865
20.826
clk_ibuf
0.000
0.982
cpu/rom_rom_0_0_s
1.226
4.686
cpu/ucode_field2_18_s3
6.963
8.062
cpu/rbank_rd_addr_3_s6
8.893
9.954
cpu/rbank_rbank_0_0_s
10.387
10.646
n344_s2
14.420
15.446
led_4_s1
15.865
=====
SETUP
5.061
15.765
20.826
clk_ibuf
0.000
0.982
ram_ram_1_2_s
1.226
4.686
n161_s1
6.139
7.171
n161_s0
8.460
9.282
n83_s2
10.261
10.886
n83_s0
11.305
11.931
cpu/alu_input_2_s0
13.231
14.330
cpu/T2_2_s0
15.765
=====
SETUP
5.061
15.765
20.826
clk_ibuf
0.000
0.982
ram_ram_1_2_s
1.226
4.686
n161_s1
6.139
7.171
n161_s0
8.460
9.282
n83_s2
10.261
10.886
n83_s0
11.305
11.931
cpu/alu_input_2_s0
13.231
14.330
cpu/T1_2_s0
15.765
=====
SETUP
5.295
15.530
20.826
clk_ibuf
0.000
0.982
cpu/rom_rom_0_0_s
1.226
4.686
cpu/ucode_field2_18_s3
6.963
8.062
cpu/rbank_rd_addr_3_s6
8.893
9.992
cpu/rbank_rbank_0_1_s
10.501
10.760
n343_s2
14.487
15.112
led_5_s2
15.530
=====
SETUP
5.374
15.665
21.039
clk_ibuf
0.000
0.982
cpu/rom_rom_0_0_s
1.226
4.686
cpu/ucode_field2_18_s3
6.963
8.062
cpu/rbank_rd_addr_3_s6
8.893
9.992
cpu/rbank_rbank_0_1_s
10.501
10.760
gowin_add_lut2_BLKSEL_ram_ram_0_1_s
13.893
14.954
ram_ram_0_1_s
15.665
=====
SETUP
5.476
15.563
21.039
clk_ibuf
0.000
0.982
cpu/rom_rom_0_0_s
1.226
4.686
cpu/ucode_field2_18_s3
6.963
8.062
cpu/rbank_rd_addr_3_s6
8.893
9.992
cpu/rbank_rbank_0_1_s
10.501
10.760
gowin_add_lut2_BLKSEL_ram_ram_1_1_s
13.375
14.436
ram_ram_1_1_s
15.563
=====
SETUP
5.589
15.237
20.826
clk_ibuf
0.000
0.982
ram_ram_0_5_s
1.226
4.686
n158_s1
6.624
7.250
n158_s0
7.740
8.839
n80_s3
9.648
10.274
n80_s0
11.095
11.917
cpu/alu_input_5_s0
13.387
14.189
cpu/T2_5_s0
15.237
=====
SETUP
5.589
15.237
20.826
clk_ibuf
0.000
0.982
ram_ram_0_5_s
1.226
4.686
n158_s1
6.624
7.250
n158_s0
7.740
8.839
n80_s3
9.648
10.274
n80_s0
11.095
11.917
cpu/alu_input_5_s0
13.387
14.189
cpu/T1_5_s0
15.237
=====
SETUP
5.630
15.196
20.826
clk_ibuf
0.000
0.982
ram_ram_0_7_s
1.226
4.686
n156_s1
6.959
7.585
n156_s0
8.075
8.701
cpu/alu_input_7_s3
8.712
9.811
cpu/alu_input_7_s1
11.434
12.059
cpu/alu_input_7_s0
12.480
13.106
cpu/T2_7_s0
15.196
=====
SETUP
5.630
15.196
20.826
clk_ibuf
0.000
0.982
ram_ram_0_7_s
1.226
4.686
n156_s1
6.959
7.585
n156_s0
8.075
8.701
cpu/alu_input_7_s3
8.712
9.811
cpu/alu_input_7_s1
11.434
12.059
cpu/alu_input_7_s0
12.480
13.106
cpu/T1_7_s0
15.196
=====
SETUP
5.647
15.178
20.826
clk_ibuf
0.000
0.982
cpu/flag_reg_0_s0
1.226
1.684
cpu/cy_in_sgn_s2
3.322
3.948
cpu/cy_in_sgn_s1
5.237
6.298
cpu/arith_res_0_s
7.675
7.732
cpu/arith_res_1_s
7.732
7.789
cpu/arith_res_2_s
7.789
7.846
cpu/arith_res_3_s
7.846
7.903
cpu/arith_res_4_s
7.903
7.960
cpu/arith_res_5_s
7.960
8.523
cpu/alu_output_5_s8
9.811
10.437
cpu/alu_output_5_s5
11.726
12.352
cpu/alu_output_5_s3
12.689
13.721
cpu/DO_5_s0
15.178
=====
SETUP
5.754
15.071
20.826
clk_ibuf
0.000
0.982
ram_ram_0_1_s
1.226
4.686
n162_s1
6.788
7.820
n162_s0
8.789
9.888
n84_s3
9.899
10.931
n84_s0
10.937
11.759
cpu/alu_input_1_s0
13.224
14.026
cpu/T2_1_s0
15.071
=====
SETUP
5.754
15.071
20.826
clk_ibuf
0.000
0.982
ram_ram_0_1_s
1.226
4.686
n162_s1
6.788
7.820
n162_s0
8.789
9.888
n84_s3
9.899
10.931
n84_s0
10.937
11.759
cpu/alu_input_1_s0
13.224
14.026
cpu/T1_1_s0
15.071
=====
SETUP
5.778
15.047
20.826
clk_ibuf
0.000
0.982
cpu/rom_rom_0_0_s
1.226
4.686
cpu/ucode_field2_18_s3
6.963
8.062
cpu/rbank_rd_addr_3_s6
8.893
9.954
cpu/rbank_rbank_0_0_s
10.387
10.646
n345_s2
13.603
14.629
led_3_s1
15.047
=====
SETUP
5.814
15.012
20.826
clk_ibuf
0.000
0.982
ram_ram_0_4_s
1.226
4.686
n159_s1
5.975
6.601
n159_s0
7.091
8.190
n81_s2
9.818
10.444
n81_s0
10.450
11.549
cpu/alu_input_4_s0
12.523
13.555
cpu/T2_4_s0
15.012
=====
SETUP
5.814
15.012
20.826
clk_ibuf
0.000
0.982
ram_ram_0_4_s
1.226
4.686
n159_s1
5.975
6.601
n159_s0
7.091
8.190
n81_s2
9.818
10.444
n81_s0
10.450
11.549
cpu/alu_input_4_s0
12.523
13.555
cpu/T1_4_s0
15.012
=====
SETUP
5.825
15.357
21.182
clk_ibuf
0.000
0.982
cpu/rom_rom_0_0_s
1.226
4.686
cpu/uc_do_jmp_s1
6.659
7.481
cpu/uc_do_jmp_s0
8.306
9.338
cpu/next_uc_addr_5_s21
10.192
11.014
cpu/next_uc_addr_5_s20
11.020
12.052
cpu/next_uc_addr_5_s19
12.856
13.888
cpu/rom_rom_0_0_s
15.357
=====
SETUP
5.848
14.978
20.826
clk_ibuf
0.000
0.982
cpu/rom_rom_0_0_s
1.226
4.686
cpu/ucode_field2_18_s3
6.963
8.062
cpu/rbank_rd_addr_3_s6
8.893
9.954
cpu/rbank_rbank_0_0_s
10.387
10.646
n347_s2
13.934
14.559
led_1_s1
14.978
=====
HOLD
0.553
1.597
1.044
clk_ibuf
0.000
0.844
cpu/ucode_field2_18_s1
1.029
1.362
cpu/rbank_rbank_0_0_s
1.597
=====
HOLD
0.556
1.600
1.044
clk_ibuf
0.000
0.844
cpu/ucode_field2_16_s0
1.029
1.362
cpu/rbank_rbank_0_1_s
1.600
=====
HOLD
0.556
1.600
1.044
clk_ibuf
0.000
0.844
cpu/ucode_field2_17_s0
1.029
1.362
cpu/rbank_rbank_0_0_s
1.600
=====
HOLD
0.560
1.604
1.044
clk_ibuf
0.000
0.844
cpu/ucode_field2_15_s0
1.029
1.362
cpu/rbank_rbank_0_0_s
1.604
=====
HOLD
0.583
1.627
1.044
clk_ibuf
0.000
0.844
cpu/ucode_field2_8_s0
1.029
1.362
cpu/flag_reg_0_s0
1.627
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
uart/tx_counter_13_s0
1.029
1.362
uart/n438_s1
1.365
1.737
uart/tx_counter_13_s0
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
counter_4hz_0_s0
1.029
1.362
n283_s2
1.365
1.737
counter_4hz_0_s0
1.737
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
uart/tx_counter_5_s0
1.029
1.362
uart/n446_s1
1.366
1.738
uart/tx_counter_5_s0
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
uart/tx_counter_6_s0
1.029
1.362
uart/n445_s1
1.366
1.738
uart/tx_counter_6_s0
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
uart/tx_ctr_bit_0_s0
1.029
1.362
uart/n422_s1
1.366
1.738
uart/tx_ctr_bit_0_s0
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
uart/tx_ctr_bit_2_s0
1.029
1.362
uart/n420_s1
1.366
1.738
uart/tx_ctr_bit_2_s0
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
uart/state_1_s0
1.029
1.362
uart/n272_s2
1.366
1.738
uart/state_1_s0
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
uart/tick_baud_ctr_0_s0
1.029
1.362
uart/n137_s2
1.366
1.738
uart/tick_baud_ctr_0_s0
1.738
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
uart/tx_counter_2_s0
1.029
1.362
uart/n449_s1
1.367
1.739
uart/tx_counter_2_s0
1.739
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
uart/tx_counter_7_s0
1.029
1.362
uart/n444_s1
1.367
1.739
uart/tx_counter_7_s0
1.739
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
uart/state_0_s0
1.029
1.362
uart/n273_s2
1.367
1.739
uart/state_0_s0
1.739
=====
HOLD
0.711
1.740
1.029
clk_ibuf
0.000
0.844
uart/tick_ctr_0_s0
1.029
1.362
uart/n220_s2
1.368
1.740
uart/tick_ctr_0_s0
1.740
=====
HOLD
0.725
1.914
1.189
clk_ibuf
0.000
0.844
cpu/DO_2_s0
1.029
1.362
ram_ram_1_2_s
1.914
=====
HOLD
0.730
1.759
1.029
clk_ibuf
0.000
0.844
uart/tick_baud_ctr_3_s0
1.029
1.362
uart/n134_s
1.365
1.759
uart/tick_baud_ctr_3_s0
1.759
=====
HOLD
0.730
1.759
1.029
clk_ibuf
0.000
0.844
uart/tick_baud_ctr_7_s0
1.029
1.362
uart/n130_s
1.365
1.759
uart/tick_baud_ctr_7_s0
1.759
=====
HOLD
0.730
1.759
1.029
clk_ibuf
0.000
0.844
uart/tick_baud_ctr_9_s0
1.029
1.362
uart/n128_s
1.365
1.759
uart/tick_baud_ctr_9_s0
1.759
=====
HOLD
0.730
1.759
1.029
clk_ibuf
0.000
0.844
counter_4hz_2_s0
1.029
1.362
n281_s
1.365
1.759
counter_4hz_2_s0
1.759
=====
HOLD
0.730
1.759
1.029
clk_ibuf
0.000
0.844
counter_4hz_6_s0
1.029
1.362
n277_s
1.365
1.759
counter_4hz_6_s0
1.759
=====
HOLD
0.730
1.759
1.029
clk_ibuf
0.000
0.844
counter_4hz_8_s0
1.029
1.362
n275_s
1.365
1.759
counter_4hz_8_s0
1.759
=====
HOLD
0.730
1.759
1.029
clk_ibuf
0.000
0.844
counter_4hz_12_s0
1.029
1.362
n271_s
1.365
1.759
counter_4hz_12_s0
1.759
