$date
	Fri Jun  9 12:28:40 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module main $end
$var wire 1 ! y_out $end
$var wire 2 " p_state [1:0] $end
$var reg 1 # CLOCK $end
$var reg 1 $ t_reset $end
$var reg 1 % x_in $end
$scope module Z1 $end
$var wire 1 # clock $end
$var wire 2 & present_state [1:0] $end
$var wire 1 $ reset $end
$var wire 1 % x $end
$var wire 1 ! y $end
$var reg 2 ' state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
0%
0$
0#
b0 "
0!
$end
#3
1$
#5
b1 "
b1 &
b1 '
1#
#10
0#
#12
1%
#15
b0 "
b0 &
b0 '
1#
#20
0#
#25
1#
#30
0#
#32
0%
#35
b1 "
b1 &
b1 '
1#
#40
0#
#45
1!
b10 "
b10 &
b10 '
1#
#50
0#
#52
1%
#55
0!
b0 "
b0 &
b0 '
1#
#60
0#
#65
1#
#70
0#
#72
0%
#75
b1 "
b1 &
b1 '
1#
#80
0#
#85
1!
b10 "
b10 &
b10 '
1#
#90
0#
#92
1%
#95
0!
b0 "
b0 &
b0 '
1#
#100
0#
#105
1#
#110
0#
#112
0%
#115
b1 "
b1 &
b1 '
1#
#120
0#
#125
1!
b10 "
b10 &
b10 '
1#
#130
0#
#132
1%
#135
0!
b0 "
b0 &
b0 '
1#
#140
0#
#145
1#
#150
0#
#152
0%
#155
b1 "
b1 &
b1 '
1#
#160
0#
#165
1!
b10 "
b10 &
b10 '
1#
#170
0#
#172
1%
#175
0!
b0 "
b0 &
b0 '
1#
#180
0#
#185
1#
#190
0#
#195
1#
#200
0#
