#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Apr  6 17:51:00 2020
# Process ID: 20364
# Current directory: C:/Users/shazi/Desktop/EmbeddedLab4_RemoteAccessFiles/Lab4/Lab4.runs/synth_1
# Command line: vivado.exe -log image_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source image_top.tcl
# Log file: C:/Users/shazi/Desktop/EmbeddedLab4_RemoteAccessFiles/Lab4/Lab4.runs/synth_1/image_top.vds
# Journal file: C:/Users/shazi/Desktop/EmbeddedLab4_RemoteAccessFiles/Lab4/Lab4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source image_top.tcl -notrace
Command: synth_design -top image_top -part xc7z010clg400-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
c:/Users/shazi/Desktop/EmbeddedLab4_RemoteAccessFiles/Lab4/Lab4.srcs/sources_1/ip/picture/picture.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9220 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 384.832 ; gain = 97.797
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'image_top' [C:/Users/shazi/Desktop/EmbeddedLab4_RemoteAccessFiles/Lab4/Lab4.srcs/sources_1/new/image_top.vhd:43]
INFO: [Synth 8-3491] module 'clock_div' declared at 'C:/Users/shazi/Desktop/EmbeddedLab4_RemoteAccessFiles/Lab4/Lab4.srcs/sources_1/new/clock_div.vhd:35' bound to instance 'myCLK' of component 'clock_div' [C:/Users/shazi/Desktop/EmbeddedLab4_RemoteAccessFiles/Lab4/Lab4.srcs/sources_1/new/image_top.vhd:91]
INFO: [Synth 8-638] synthesizing module 'clock_div' [C:/Users/shazi/Desktop/EmbeddedLab4_RemoteAccessFiles/Lab4/Lab4.srcs/sources_1/new/clock_div.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'clock_div' (1#1) [C:/Users/shazi/Desktop/EmbeddedLab4_RemoteAccessFiles/Lab4/Lab4.srcs/sources_1/new/clock_div.vhd:40]
INFO: [Synth 8-3491] module 'picture' declared at 'C:/Users/shazi/Desktop/EmbeddedLab4_RemoteAccessFiles/Lab4/Lab4.runs/synth_1/.Xil/Vivado-20364-ShazPC/realtime/picture_stub.vhdl:5' bound to instance 'myPicture' of component 'picture' [C:/Users/shazi/Desktop/EmbeddedLab4_RemoteAccessFiles/Lab4/Lab4.srcs/sources_1/new/image_top.vhd:96]
INFO: [Synth 8-638] synthesizing module 'picture' [C:/Users/shazi/Desktop/EmbeddedLab4_RemoteAccessFiles/Lab4/Lab4.runs/synth_1/.Xil/Vivado-20364-ShazPC/realtime/picture_stub.vhdl:14]
INFO: [Synth 8-3491] module 'pixel_pusher' declared at 'C:/Users/shazi/Desktop/EmbeddedLab4_RemoteAccessFiles/Lab4/Lab4.srcs/sources_1/new/pixel_pusher.vhd:35' bound to instance 'myPusher' of component 'pixel_pusher' [C:/Users/shazi/Desktop/EmbeddedLab4_RemoteAccessFiles/Lab4/Lab4.srcs/sources_1/new/image_top.vhd:102]
INFO: [Synth 8-638] synthesizing module 'pixel_pusher' [C:/Users/shazi/Desktop/EmbeddedLab4_RemoteAccessFiles/Lab4/Lab4.srcs/sources_1/new/pixel_pusher.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'pixel_pusher' (2#1) [C:/Users/shazi/Desktop/EmbeddedLab4_RemoteAccessFiles/Lab4/Lab4.srcs/sources_1/new/pixel_pusher.vhd:48]
INFO: [Synth 8-3491] module 'vga_ctrl' declared at 'C:/Users/shazi/Desktop/EmbeddedLab4_RemoteAccessFiles/Lab4/Lab4.srcs/sources_1/new/vga_ctrl.vhd:35' bound to instance 'myVGA' of component 'vga_ctrl' [C:/Users/shazi/Desktop/EmbeddedLab4_RemoteAccessFiles/Lab4/Lab4.srcs/sources_1/new/image_top.vhd:115]
INFO: [Synth 8-638] synthesizing module 'vga_ctrl' [C:/Users/shazi/Desktop/EmbeddedLab4_RemoteAccessFiles/Lab4/Lab4.srcs/sources_1/new/vga_ctrl.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'vga_ctrl' (3#1) [C:/Users/shazi/Desktop/EmbeddedLab4_RemoteAccessFiles/Lab4/Lab4.srcs/sources_1/new/vga_ctrl.vhd:45]
WARNING: [Synth 8-3848] Net middleVS in module/entity image_top does not have driver. [C:/Users/shazi/Desktop/EmbeddedLab4_RemoteAccessFiles/Lab4/Lab4.srcs/sources_1/new/image_top.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'image_top' (4#1) [C:/Users/shazi/Desktop/EmbeddedLab4_RemoteAccessFiles/Lab4/Lab4.srcs/sources_1/new/image_top.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 440.027 ; gain = 152.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin myPusher:VS to constant 0 [C:/Users/shazi/Desktop/EmbeddedLab4_RemoteAccessFiles/Lab4/Lab4.srcs/sources_1/new/image_top.vhd:102]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 440.027 ; gain = 152.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 440.027 ; gain = 152.992
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/shazi/Desktop/EmbeddedLab4_RemoteAccessFiles/Lab4/Lab4.srcs/sources_1/ip/picture/picture/picture_in_context.xdc] for cell 'myPicture'
Finished Parsing XDC File [c:/Users/shazi/Desktop/EmbeddedLab4_RemoteAccessFiles/Lab4/Lab4.srcs/sources_1/ip/picture/picture/picture_in_context.xdc] for cell 'myPicture'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 757.848 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 757.848 ; gain = 470.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 757.848 ; gain = 470.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for myPicture. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 757.848 ; gain = 470.813
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 757.848 ; gain = 470.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               27 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pixel_pusher 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
Module vga_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "myCLK/clk_out" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\myPusher/addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\myPusher/addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\myPusher/addr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\myPusher/addr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\myPusher/addr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\myPusher/addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\myPusher/addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\myPusher/addr_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\myPusher/addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\myPusher/addr_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\myPusher/addr_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\myPusher/addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\myPusher/addr_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\myPusher/addr_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\myPusher/addr_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\myPusher/addr_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\myPusher/addr_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\myPusher/addr_reg[17] )
INFO: [Synth 8-3886] merging instance 'myPusher/B_reg[0]' (FDE) to 'myPusher/G_reg[0]'
INFO: [Synth 8-3886] merging instance 'myPusher/B_reg[1]' (FDE) to 'myPusher/G_reg[0]'
INFO: [Synth 8-3886] merging instance 'myPusher/B_reg[2]' (FDE) to 'myPusher/G_reg[0]'
INFO: [Synth 8-3886] merging instance 'myPusher/G_reg[0]' (FDE) to 'myPusher/G_reg[1]'
INFO: [Synth 8-3886] merging instance 'myPusher/G_reg[1]' (FDE) to 'myPusher/G_reg[2]'
INFO: [Synth 8-3886] merging instance 'myPusher/G_reg[2]' (FDE) to 'myPusher/R_reg[1]'
INFO: [Synth 8-3886] merging instance 'myPusher/R_reg[0]' (FDE) to 'myPusher/R_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myPusher/R_reg[1] )
WARNING: [Synth 8-3332] Sequential element (myPusher/R_reg[1]) is unused and will be removed from module image_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 757.848 ; gain = 470.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 765.621 ; gain = 478.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 765.621 ; gain = 478.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 785.188 ; gain = 498.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 785.188 ; gain = 498.152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 785.188 ; gain = 498.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 785.188 ; gain = 498.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 785.188 ; gain = 498.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 785.188 ; gain = 498.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 785.188 ; gain = 498.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |picture       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |picture_bbox_0 |     1|
|2     |BUFG           |     1|
|3     |CARRY4         |     7|
|4     |LUT1           |     2|
|5     |LUT2           |     8|
|6     |LUT3           |     6|
|7     |LUT4           |    11|
|8     |LUT5           |     8|
|9     |LUT6           |    14|
|10    |FDRE           |    57|
|11    |IBUF           |     1|
|12    |OBUF           |    18|
+------+---------------+------+

Report Instance Areas: 
+------+-----------+-------------+------+
|      |Instance   |Module       |Cells |
+------+-----------+-------------+------+
|1     |top        |             |   141|
|2     |  myCLK    |clock_div    |    44|
|3     |  myPusher |pixel_pusher |     8|
|4     |  myVGA    |vga_ctrl     |    61|
+------+-----------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 785.188 ; gain = 498.152
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 785.188 ; gain = 180.332
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 785.188 ; gain = 498.152
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 786.289 ; gain = 505.699
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/shazi/Desktop/EmbeddedLab4_RemoteAccessFiles/Lab4/Lab4.runs/synth_1/image_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file image_top_utilization_synth.rpt -pb image_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 786.289 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr  6 17:52:00 2020...
