<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MachinePipeliner.h source code [llvm/llvm/include/llvm/CodeGen/MachinePipeliner.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::MachinePipeliner,llvm::NodeSet,llvm::ResourceManager,llvm::SMSchedule,llvm::SwingSchedulerDAG "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/CodeGen/MachinePipeliner.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>include</a>/<a href='..'>llvm</a>/<a href='./'>CodeGen</a>/<a href='MachinePipeliner.h.html'>MachinePipeliner.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- MachinePipeliner.h - Machine Software Pipeliner Pass -------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// An implementation of the Swing Modulo Scheduling (SMS) software pipeliner.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>// Software pipelining (SWP) is an instruction scheduling technique for loops</i></td></tr>
<tr><th id="12">12</th><td><i>// that overlap loop iterations and exploits ILP via a compiler transformation.</i></td></tr>
<tr><th id="13">13</th><td><i>//</i></td></tr>
<tr><th id="14">14</th><td><i>// Swing Modulo Scheduling is an implementation of software pipelining</i></td></tr>
<tr><th id="15">15</th><td><i>// that generates schedules that are near optimal in terms of initiation</i></td></tr>
<tr><th id="16">16</th><td><i>// interval, register requirements, and stage count. See the papers:</i></td></tr>
<tr><th id="17">17</th><td><i>//</i></td></tr>
<tr><th id="18">18</th><td><i>// "Swing Modulo Scheduling: A Lifetime-Sensitive Approach", by J. Llosa,</i></td></tr>
<tr><th id="19">19</th><td><i>// A. Gonzalez, E. Ayguade, and M. Valero. In PACT '96 Proceedings of the 1996</i></td></tr>
<tr><th id="20">20</th><td><i>// Conference on Parallel Architectures and Compilation Techiniques.</i></td></tr>
<tr><th id="21">21</th><td><i>//</i></td></tr>
<tr><th id="22">22</th><td><i>// "Lifetime-Sensitive Modulo Scheduling in a Production Environment", by J.</i></td></tr>
<tr><th id="23">23</th><td><i>// Llosa, E. Ayguade, A. Gonzalez, M. Valero, and J. Eckhardt. In IEEE</i></td></tr>
<tr><th id="24">24</th><td><i>// Transactions on Computers, Vol. 50, No. 3, 2001.</i></td></tr>
<tr><th id="25">25</th><td><i>//</i></td></tr>
<tr><th id="26">26</th><td><i>// "An Implementation of Swing Modulo Scheduling With Extensions for</i></td></tr>
<tr><th id="27">27</th><td><i>// Superblocks", by T. Lattner, Master's Thesis, University of Illinois at</i></td></tr>
<tr><th id="28">28</th><td><i>// Urbana-Champaign, 2005.</i></td></tr>
<tr><th id="29">29</th><td><i>//</i></td></tr>
<tr><th id="30">30</th><td><i>//</i></td></tr>
<tr><th id="31">31</th><td><i>// The SMS algorithm consists of three main steps after computing the minimal</i></td></tr>
<tr><th id="32">32</th><td><i>// initiation interval (MII).</i></td></tr>
<tr><th id="33">33</th><td><i>// 1) Analyze the dependence graph and compute information about each</i></td></tr>
<tr><th id="34">34</th><td><i>//    instruction in the graph.</i></td></tr>
<tr><th id="35">35</th><td><i>// 2) Order the nodes (instructions) by priority based upon the heuristics</i></td></tr>
<tr><th id="36">36</th><td><i>//    described in the algorithm.</i></td></tr>
<tr><th id="37">37</th><td><i>// 3) Attempt to schedule the nodes in the specified order using the MII.</i></td></tr>
<tr><th id="38">38</th><td><i>//</i></td></tr>
<tr><th id="39">39</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="40">40</th><td><u>#<span data-ppcond="40">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_CODEGEN_MACHINEPIPELINER_H">LLVM_LIB_CODEGEN_MACHINEPIPELINER_H</span></u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_CODEGEN_MACHINEPIPELINER_H" data-ref="_M/LLVM_LIB_CODEGEN_MACHINEPIPELINER_H">LLVM_LIB_CODEGEN_MACHINEPIPELINER_H</dfn></u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="RegisterClassInfo.h.html">"llvm/CodeGen/RegisterClassInfo.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="ScheduleDAGInstrs.h.html">"llvm/CodeGen/ScheduleDAGInstrs.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><b>class</b> <a class="type" href="#llvm::NodeSet" title='llvm::NodeSet' data-ref="llvm::NodeSet">NodeSet</a>;</td></tr>
<tr><th id="51">51</th><td><b>class</b> <a class="type" href="#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a>;</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><b>extern</b> <span class="namespace">cl::</span><a class="type" href="../Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="decl" id="llvm::SwpEnableCopyToPhi" title='llvm::SwpEnableCopyToPhi' data-ref="llvm::SwpEnableCopyToPhi">SwpEnableCopyToPhi</dfn>;</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><i class="doc">/// The main class in the implementation of the target independent</i></td></tr>
<tr><th id="56">56</th><td><i class="doc">/// software pipeliner pass.</i></td></tr>
<tr><th id="57">57</th><td><b>class</b> <dfn class="type def" id="llvm::MachinePipeliner" title='llvm::MachinePipeliner' data-ref="llvm::MachinePipeliner">MachinePipeliner</dfn> : <b>public</b> <a class="type" href="MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="58">58</th><td><b>public</b>:</td></tr>
<tr><th id="59">59</th><td>  <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="decl" id="llvm::MachinePipeliner::MF" title='llvm::MachinePipeliner::MF' data-ref="llvm::MachinePipeliner::MF">MF</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="60">60</th><td>  <em>const</em> <a class="type" href="MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a> *<dfn class="decl" id="llvm::MachinePipeliner::MLI" title='llvm::MachinePipeliner::MLI' data-ref="llvm::MachinePipeliner::MLI">MLI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="61">61</th><td>  <em>const</em> <a class="type" href="MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> *<dfn class="decl" id="llvm::MachinePipeliner::MDT" title='llvm::MachinePipeliner::MDT' data-ref="llvm::MachinePipeliner::MDT">MDT</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="62">62</th><td>  <em>const</em> <a class="type" href="../MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="decl" id="llvm::MachinePipeliner::InstrItins" title='llvm::MachinePipeliner::InstrItins' data-ref="llvm::MachinePipeliner::InstrItins">InstrItins</dfn>;</td></tr>
<tr><th id="63">63</th><td>  <em>const</em> <a class="type" href="TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="decl" id="llvm::MachinePipeliner::TII" title='llvm::MachinePipeliner::TII' data-ref="llvm::MachinePipeliner::TII">TII</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="64">64</th><td>  <a class="type" href="RegisterClassInfo.h.html#llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo">RegisterClassInfo</a> <dfn class="decl" id="llvm::MachinePipeliner::RegClassInfo" title='llvm::MachinePipeliner::RegClassInfo' data-ref="llvm::MachinePipeliner::RegClassInfo">RegClassInfo</dfn>;</td></tr>
<tr><th id="65">65</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MachinePipeliner::disabledByPragma" title='llvm::MachinePipeliner::disabledByPragma' data-ref="llvm::MachinePipeliner::disabledByPragma">disabledByPragma</dfn> = <b>false</b>;</td></tr>
<tr><th id="66">66</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MachinePipeliner::II_setByPragma" title='llvm::MachinePipeliner::II_setByPragma' data-ref="llvm::MachinePipeliner::II_setByPragma">II_setByPragma</dfn> = <var>0</var>;</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><u>#<span data-ppcond="68">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="69">69</th><td>  <em>static</em> <em>int</em> <dfn class="decl" id="llvm::MachinePipeliner::NumTries" title='llvm::MachinePipeliner::NumTries' data-ref="llvm::MachinePipeliner::NumTries">NumTries</dfn>;</td></tr>
<tr><th id="70">70</th><td><u>#<span data-ppcond="68">endif</span></u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>  <i class="doc">/// Cache the target analysis information about the loop.</i></td></tr>
<tr><th id="73">73</th><td>  <b>struct</b> <dfn class="type def" id="llvm::MachinePipeliner::LoopInfo" title='llvm::MachinePipeliner::LoopInfo' data-ref="llvm::MachinePipeliner::LoopInfo">LoopInfo</dfn> {</td></tr>
<tr><th id="74">74</th><td>    <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="llvm::MachinePipeliner::LoopInfo::TBB" title='llvm::MachinePipeliner::LoopInfo::TBB' data-ref="llvm::MachinePipeliner::LoopInfo::TBB">TBB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="75">75</th><td>    <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="llvm::MachinePipeliner::LoopInfo::FBB" title='llvm::MachinePipeliner::LoopInfo::FBB' data-ref="llvm::MachinePipeliner::LoopInfo::FBB">FBB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="76">76</th><td>    <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>, <var>4</var>&gt; <dfn class="decl" id="llvm::MachinePipeliner::LoopInfo::BrCond" title='llvm::MachinePipeliner::LoopInfo::BrCond' data-ref="llvm::MachinePipeliner::LoopInfo::BrCond">BrCond</dfn>;</td></tr>
<tr><th id="77">77</th><td>    <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="llvm::MachinePipeliner::LoopInfo::LoopInductionVar" title='llvm::MachinePipeliner::LoopInfo::LoopInductionVar' data-ref="llvm::MachinePipeliner::LoopInfo::LoopInductionVar">LoopInductionVar</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="78">78</th><td>    <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="llvm::MachinePipeliner::LoopInfo::LoopCompare" title='llvm::MachinePipeliner::LoopInfo::LoopCompare' data-ref="llvm::MachinePipeliner::LoopInfo::LoopCompare">LoopCompare</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="79">79</th><td>  };</td></tr>
<tr><th id="80">80</th><td>  <a class="type" href="#llvm::MachinePipeliner::LoopInfo" title='llvm::MachinePipeliner::LoopInfo' data-ref="llvm::MachinePipeliner::LoopInfo">LoopInfo</a> <dfn class="decl" id="llvm::MachinePipeliner::LI" title='llvm::MachinePipeliner::LI' data-ref="llvm::MachinePipeliner::LI">LI</dfn>;</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <em>static</em> <em>char</em> <dfn class="decl" id="llvm::MachinePipeliner::ID" title='llvm::MachinePipeliner::ID' data-ref="llvm::MachinePipeliner::ID">ID</dfn>;</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>  <dfn class="decl def" id="_ZN4llvm16MachinePipelinerC1Ev" title='llvm::MachinePipeliner::MachinePipeliner' data-ref="_ZN4llvm16MachinePipelinerC1Ev">MachinePipeliner</dfn>() : <a class="type" href="MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="member" href="#llvm::MachinePipeliner::ID" title='llvm::MachinePipeliner::ID' data-ref="llvm::MachinePipeliner::ID">ID</a>) {</td></tr>
<tr><th id="85">85</th><td>    <a class="ref" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#174" title='llvm::initializeMachinePipelinerPass' data-ref="_ZN4llvm30initializeMachinePipelinerPassERNS_12PassRegistryE">initializeMachinePipelinerPass</a>(<span class='refarg'>*<a class="type" href="../PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="86">86</th><td>  }</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>  <em>bool</em> <a class="virtual decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm16MachinePipeliner20runOnMachineFunctionERNS_15MachineFunctionE" title='llvm::MachinePipeliner::runOnMachineFunction' data-ref="_ZN4llvm16MachinePipeliner20runOnMachineFunctionERNS_15MachineFunctionE" id="_ZN4llvm16MachinePipeliner20runOnMachineFunctionERNS_15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1MF">MF</dfn>) override;</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <em>void</em> <dfn class="virtual decl def" id="_ZNK4llvm16MachinePipeliner16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachinePipeliner::getAnalysisUsage' data-ref="_ZNK4llvm16MachinePipeliner16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col2 decl" id="2AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="2AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="91">91</th><td>    <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;();</td></tr>
<tr><th id="92">92</th><td>    <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;();</td></tr>
<tr><th id="93">93</th><td>    <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="94">94</th><td>    <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="95">95</th><td>    <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="96">96</th><td>    <a class="type" href="MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a></span>);</td></tr>
<tr><th id="97">97</th><td>  }</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><b>private</b>:</td></tr>
<tr><th id="100">100</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm16MachinePipeliner18preprocessPhiNodesERNS_17MachineBasicBlockE" title='llvm::MachinePipeliner::preprocessPhiNodes' data-ref="_ZN4llvm16MachinePipeliner18preprocessPhiNodesERNS_17MachineBasicBlockE" id="_ZN4llvm16MachinePipeliner18preprocessPhiNodesERNS_17MachineBasicBlockE">preprocessPhiNodes</a>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="3B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="3B">B</dfn>);</td></tr>
<tr><th id="101">101</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm16MachinePipeliner15canPipelineLoopERNS_11MachineLoopE" title='llvm::MachinePipeliner::canPipelineLoop' data-ref="_ZN4llvm16MachinePipeliner15canPipelineLoopERNS_11MachineLoopE" id="_ZN4llvm16MachinePipeliner15canPipelineLoopERNS_11MachineLoopE">canPipelineLoop</a>(<a class="type" href="MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> &amp;<dfn class="local col4 decl" id="4L" title='L' data-type='llvm::MachineLoop &amp;' data-ref="4L">L</dfn>);</td></tr>
<tr><th id="102">102</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm16MachinePipeliner12scheduleLoopERNS_11MachineLoopE" title='llvm::MachinePipeliner::scheduleLoop' data-ref="_ZN4llvm16MachinePipeliner12scheduleLoopERNS_11MachineLoopE" id="_ZN4llvm16MachinePipeliner12scheduleLoopERNS_11MachineLoopE">scheduleLoop</a>(<a class="type" href="MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> &amp;<dfn class="local col5 decl" id="5L" title='L' data-type='llvm::MachineLoop &amp;' data-ref="5L">L</dfn>);</td></tr>
<tr><th id="103">103</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm16MachinePipeliner20swingModuloSchedulerERNS_11MachineLoopE" title='llvm::MachinePipeliner::swingModuloScheduler' data-ref="_ZN4llvm16MachinePipeliner20swingModuloSchedulerERNS_11MachineLoopE" id="_ZN4llvm16MachinePipeliner20swingModuloSchedulerERNS_11MachineLoopE">swingModuloScheduler</a>(<a class="type" href="MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> &amp;<dfn class="local col6 decl" id="6L" title='L' data-type='llvm::MachineLoop &amp;' data-ref="6L">L</dfn>);</td></tr>
<tr><th id="104">104</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm16MachinePipeliner24setPragmaPipelineOptionsERNS_11MachineLoopE" title='llvm::MachinePipeliner::setPragmaPipelineOptions' data-ref="_ZN4llvm16MachinePipeliner24setPragmaPipelineOptionsERNS_11MachineLoopE" id="_ZN4llvm16MachinePipeliner24setPragmaPipelineOptionsERNS_11MachineLoopE">setPragmaPipelineOptions</a>(<a class="type" href="MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> &amp;<dfn class="local col7 decl" id="7L" title='L' data-type='llvm::MachineLoop &amp;' data-ref="7L">L</dfn>);</td></tr>
<tr><th id="105">105</th><td>};</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><i class="doc">/// This class builds the dependence graph for the instructions in a loop,</i></td></tr>
<tr><th id="108">108</th><td><i class="doc">/// and attempts to schedule the instructions using the SMS algorithm.</i></td></tr>
<tr><th id="109">109</th><td><b>class</b> <dfn class="type def" id="llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</dfn> : <b>public</b> <a class="type" href="ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> {</td></tr>
<tr><th id="110">110</th><td>  <a class="type" href="#llvm::MachinePipeliner" title='llvm::MachinePipeliner' data-ref="llvm::MachinePipeliner">MachinePipeliner</a> &amp;<dfn class="decl" id="llvm::SwingSchedulerDAG::Pass" title='llvm::SwingSchedulerDAG::Pass' data-ref="llvm::SwingSchedulerDAG::Pass">Pass</dfn>;</td></tr>
<tr><th id="111">111</th><td>  <i class="doc">/// The minimum initiation interval between iterations for this schedule.</i></td></tr>
<tr><th id="112">112</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SwingSchedulerDAG::MII" title='llvm::SwingSchedulerDAG::MII' data-ref="llvm::SwingSchedulerDAG::MII">MII</dfn> = <var>0</var>;</td></tr>
<tr><th id="113">113</th><td>  <i class="doc">/// The maximum initiation interval between iterations for this schedule.</i></td></tr>
<tr><th id="114">114</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SwingSchedulerDAG::MAX_II" title='llvm::SwingSchedulerDAG::MAX_II' data-ref="llvm::SwingSchedulerDAG::MAX_II">MAX_II</dfn> = <var>0</var>;</td></tr>
<tr><th id="115">115</th><td>  <i class="doc">/// Set to true if a valid pipelined schedule is found for the loop.</i></td></tr>
<tr><th id="116">116</th><td>  <em>bool</em> <dfn class="decl" id="llvm::SwingSchedulerDAG::Scheduled" title='llvm::SwingSchedulerDAG::Scheduled' data-ref="llvm::SwingSchedulerDAG::Scheduled">Scheduled</dfn> = <b>false</b>;</td></tr>
<tr><th id="117">117</th><td>  <a class="type" href="MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> &amp;<dfn class="decl" id="llvm::SwingSchedulerDAG::Loop" title='llvm::SwingSchedulerDAG::Loop' data-ref="llvm::SwingSchedulerDAG::Loop">Loop</dfn>;</td></tr>
<tr><th id="118">118</th><td>  <a class="type" href="LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="decl" id="llvm::SwingSchedulerDAG::LIS" title='llvm::SwingSchedulerDAG::LIS' data-ref="llvm::SwingSchedulerDAG::LIS">LIS</dfn>;</td></tr>
<tr><th id="119">119</th><td>  <em>const</em> <a class="type" href="RegisterClassInfo.h.html#llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo">RegisterClassInfo</a> &amp;<dfn class="decl" id="llvm::SwingSchedulerDAG::RegClassInfo" title='llvm::SwingSchedulerDAG::RegClassInfo' data-ref="llvm::SwingSchedulerDAG::RegClassInfo">RegClassInfo</dfn>;</td></tr>
<tr><th id="120">120</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SwingSchedulerDAG::II_setByPragma" title='llvm::SwingSchedulerDAG::II_setByPragma' data-ref="llvm::SwingSchedulerDAG::II_setByPragma">II_setByPragma</dfn> = <var>0</var>;</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>  <i class="doc">/// A toplogical ordering of the SUnits, which is needed for changing</i></td></tr>
<tr><th id="123">123</th><td><i class="doc">  /// dependences and iterating over the SUnits.</i></td></tr>
<tr><th id="124">124</th><td>  <a class="type" href="ScheduleDAG.h.html#llvm::ScheduleDAGTopologicalSort" title='llvm::ScheduleDAGTopologicalSort' data-ref="llvm::ScheduleDAGTopologicalSort">ScheduleDAGTopologicalSort</a> <dfn class="decl" id="llvm::SwingSchedulerDAG::Topo" title='llvm::SwingSchedulerDAG::Topo' data-ref="llvm::SwingSchedulerDAG::Topo">Topo</dfn>;</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>  <b>struct</b> <dfn class="type def" id="llvm::SwingSchedulerDAG::NodeInfo" title='llvm::SwingSchedulerDAG::NodeInfo' data-ref="llvm::SwingSchedulerDAG::NodeInfo">NodeInfo</dfn> {</td></tr>
<tr><th id="127">127</th><td>    <em>int</em> <dfn class="decl" id="llvm::SwingSchedulerDAG::NodeInfo::ASAP" title='llvm::SwingSchedulerDAG::NodeInfo::ASAP' data-ref="llvm::SwingSchedulerDAG::NodeInfo::ASAP">ASAP</dfn> = <var>0</var>;</td></tr>
<tr><th id="128">128</th><td>    <em>int</em> <dfn class="decl" id="llvm::SwingSchedulerDAG::NodeInfo::ALAP" title='llvm::SwingSchedulerDAG::NodeInfo::ALAP' data-ref="llvm::SwingSchedulerDAG::NodeInfo::ALAP">ALAP</dfn> = <var>0</var>;</td></tr>
<tr><th id="129">129</th><td>    <em>int</em> <dfn class="decl" id="llvm::SwingSchedulerDAG::NodeInfo::ZeroLatencyDepth" title='llvm::SwingSchedulerDAG::NodeInfo::ZeroLatencyDepth' data-ref="llvm::SwingSchedulerDAG::NodeInfo::ZeroLatencyDepth">ZeroLatencyDepth</dfn> = <var>0</var>;</td></tr>
<tr><th id="130">130</th><td>    <em>int</em> <dfn class="decl" id="llvm::SwingSchedulerDAG::NodeInfo::ZeroLatencyHeight" title='llvm::SwingSchedulerDAG::NodeInfo::ZeroLatencyHeight' data-ref="llvm::SwingSchedulerDAG::NodeInfo::ZeroLatencyHeight">ZeroLatencyHeight</dfn> = <var>0</var>;</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>    <dfn class="decl" id="_ZN4llvm17SwingSchedulerDAG8NodeInfoC1Ev" title='llvm::SwingSchedulerDAG::NodeInfo::NodeInfo' data-ref="_ZN4llvm17SwingSchedulerDAG8NodeInfoC1Ev">NodeInfo</dfn>() = <b>default</b>;</td></tr>
<tr><th id="133">133</th><td>  };</td></tr>
<tr><th id="134">134</th><td>  <i class="doc">/// Computed properties for each node in the graph.</i></td></tr>
<tr><th id="135">135</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#llvm::SwingSchedulerDAG::NodeInfo" title='llvm::SwingSchedulerDAG::NodeInfo' data-ref="llvm::SwingSchedulerDAG::NodeInfo">NodeInfo</a>&gt; <dfn class="decl" id="llvm::SwingSchedulerDAG::ScheduleInfo" title='llvm::SwingSchedulerDAG::ScheduleInfo' data-ref="llvm::SwingSchedulerDAG::ScheduleInfo">ScheduleInfo</dfn>;</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>  <b>enum</b> <dfn class="type def" id="llvm::SwingSchedulerDAG::OrderKind" title='llvm::SwingSchedulerDAG::OrderKind' data-ref="llvm::SwingSchedulerDAG::OrderKind">OrderKind</dfn> { <dfn class="enum" id="llvm::SwingSchedulerDAG::OrderKind::BottomUp" title='llvm::SwingSchedulerDAG::OrderKind::BottomUp' data-ref="llvm::SwingSchedulerDAG::OrderKind::BottomUp">BottomUp</dfn> = <var>0</var>, <dfn class="enum" id="llvm::SwingSchedulerDAG::OrderKind::TopDown" title='llvm::SwingSchedulerDAG::OrderKind::TopDown' data-ref="llvm::SwingSchedulerDAG::OrderKind::TopDown">TopDown</dfn> = <var>1</var> };</td></tr>
<tr><th id="138">138</th><td>  <i class="doc">/// Computed node ordering for scheduling.</i></td></tr>
<tr><th id="139">139</th><td>  <a class="type" href="../ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector">SetVector</a>&lt;<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; <dfn class="decl" id="llvm::SwingSchedulerDAG::NodeOrder" title='llvm::SwingSchedulerDAG::NodeOrder' data-ref="llvm::SwingSchedulerDAG::NodeOrder">NodeOrder</dfn>;</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>  <b>using</b> <dfn class="typedef" id="llvm::SwingSchedulerDAG::NodeSetType" title='llvm::SwingSchedulerDAG::NodeSetType' data-type='SmallVector&lt;llvm::NodeSet, 8&gt;' data-ref="llvm::SwingSchedulerDAG::NodeSetType">NodeSetType</dfn> = <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="#llvm::NodeSet" title='llvm::NodeSet' data-ref="llvm::NodeSet">NodeSet</a>, <var>8</var>&gt;;</td></tr>
<tr><th id="142">142</th><td>  <b>using</b> <dfn class="typedef" id="llvm::SwingSchedulerDAG::ValueMapTy" title='llvm::SwingSchedulerDAG::ValueMapTy' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="llvm::SwingSchedulerDAG::ValueMapTy">ValueMapTy</dfn> = <a class="type" href="../ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;;</td></tr>
<tr><th id="143">143</th><td>  <b>using</b> <dfn class="typedef" id="llvm::SwingSchedulerDAG::MBBVectorTy" title='llvm::SwingSchedulerDAG::MBBVectorTy' data-type='SmallVectorImpl&lt;llvm::MachineBasicBlock *&gt;' data-ref="llvm::SwingSchedulerDAG::MBBVectorTy">MBBVectorTy</dfn> = <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&gt;;</td></tr>
<tr><th id="144">144</th><td>  <b>using</b> <dfn class="typedef" id="llvm::SwingSchedulerDAG::InstrMapTy" title='llvm::SwingSchedulerDAG::InstrMapTy' data-type='DenseMap&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;' data-ref="llvm::SwingSchedulerDAG::InstrMapTy">InstrMapTy</dfn> = <a class="type" href="../ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt;;</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <i class="doc">/// Instructions to change when emitting the final schedule.</i></td></tr>
<tr><th id="147">147</th><td>  <a class="type" href="../ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>&gt;&gt; <dfn class="decl" id="llvm::SwingSchedulerDAG::InstrChanges" title='llvm::SwingSchedulerDAG::InstrChanges' data-ref="llvm::SwingSchedulerDAG::InstrChanges">InstrChanges</dfn>;</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>  <i class="doc">/// We may create a new instruction, so remember it because it</i></td></tr>
<tr><th id="150">150</th><td><i class="doc">  /// must be deleted when the pass is finished.</i></td></tr>
<tr><th id="151">151</th><td>  <a class="type" href="../ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <dfn class="decl" id="llvm::SwingSchedulerDAG::NewMIs" title='llvm::SwingSchedulerDAG::NewMIs' data-ref="llvm::SwingSchedulerDAG::NewMIs">NewMIs</dfn>;</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <i class="doc">/// Ordered list of DAG postprocessing steps.</i></td></tr>
<tr><th id="154">154</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="ScheduleDAGMutation.h.html#llvm::ScheduleDAGMutation" title='llvm::ScheduleDAGMutation' data-ref="llvm::ScheduleDAGMutation">ScheduleDAGMutation</a>&gt;&gt; <dfn class="decl" id="llvm::SwingSchedulerDAG::Mutations" title='llvm::SwingSchedulerDAG::Mutations' data-ref="llvm::SwingSchedulerDAG::Mutations">Mutations</dfn>;</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>  <i class="doc">/// Helper class to implement Johnson's circuit finding algorithm.</i></td></tr>
<tr><th id="157">157</th><td>  <b>class</b> <dfn class="type def" id="llvm::SwingSchedulerDAG::Circuits" title='llvm::SwingSchedulerDAG::Circuits' data-ref="llvm::SwingSchedulerDAG::Circuits">Circuits</dfn> {</td></tr>
<tr><th id="158">158</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>&gt; &amp;<dfn class="decl" id="llvm::SwingSchedulerDAG::Circuits::SUnits" title='llvm::SwingSchedulerDAG::Circuits::SUnits' data-ref="llvm::SwingSchedulerDAG::Circuits::SUnits">SUnits</dfn>;</td></tr>
<tr><th id="159">159</th><td>    <a class="type" href="../ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector">SetVector</a>&lt;<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; <dfn class="decl" id="llvm::SwingSchedulerDAG::Circuits::Stack" title='llvm::SwingSchedulerDAG::Circuits::Stack' data-ref="llvm::SwingSchedulerDAG::Circuits::Stack">Stack</dfn>;</td></tr>
<tr><th id="160">160</th><td>    <a class="type" href="../ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="decl" id="llvm::SwingSchedulerDAG::Circuits::Blocked" title='llvm::SwingSchedulerDAG::Circuits::Blocked' data-ref="llvm::SwingSchedulerDAG::Circuits::Blocked">Blocked</dfn>;</td></tr>
<tr><th id="161">161</th><td>    <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <var>4</var>&gt;, <var>10</var>&gt; <dfn class="decl" id="llvm::SwingSchedulerDAG::Circuits::B" title='llvm::SwingSchedulerDAG::Circuits::B' data-ref="llvm::SwingSchedulerDAG::Circuits::B">B</dfn>;</td></tr>
<tr><th id="162">162</th><td>    <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>int</em>, <var>4</var>&gt;, <var>16</var>&gt; <dfn class="decl" id="llvm::SwingSchedulerDAG::Circuits::AdjK" title='llvm::SwingSchedulerDAG::Circuits::AdjK' data-ref="llvm::SwingSchedulerDAG::Circuits::AdjK">AdjK</dfn>;</td></tr>
<tr><th id="163">163</th><td>    <i>// Node to Index from ScheduleDAGTopologicalSort</i></td></tr>
<tr><th id="164">164</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>int</em>&gt; *<dfn class="decl" id="llvm::SwingSchedulerDAG::Circuits::Node2Idx" title='llvm::SwingSchedulerDAG::Circuits::Node2Idx' data-ref="llvm::SwingSchedulerDAG::Circuits::Node2Idx">Node2Idx</dfn>;</td></tr>
<tr><th id="165">165</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::SwingSchedulerDAG::Circuits::NumPaths" title='llvm::SwingSchedulerDAG::Circuits::NumPaths' data-ref="llvm::SwingSchedulerDAG::Circuits::NumPaths">NumPaths</dfn>;</td></tr>
<tr><th id="166">166</th><td>    <em>static</em> <em>unsigned</em> <dfn class="decl" id="llvm::SwingSchedulerDAG::Circuits::MaxPaths" title='llvm::SwingSchedulerDAG::Circuits::MaxPaths' data-ref="llvm::SwingSchedulerDAG::Circuits::MaxPaths">MaxPaths</dfn>;</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>  <b>public</b>:</td></tr>
<tr><th id="169">169</th><td>    <dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG8CircuitsC1ERSt6vectorINS_5SUnitESaIS3_EERNS_26ScheduleDAGTopologicalSortE" title='llvm::SwingSchedulerDAG::Circuits::Circuits' data-ref="_ZN4llvm17SwingSchedulerDAG8CircuitsC1ERSt6vectorINS_5SUnitESaIS3_EERNS_26ScheduleDAGTopologicalSortE">Circuits</dfn>(<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>&gt; &amp;<dfn class="local col8 decl" id="8SUs" title='SUs' data-type='std::vector&lt;SUnit&gt; &amp;' data-ref="8SUs">SUs</dfn>, <a class="type" href="ScheduleDAG.h.html#llvm::ScheduleDAGTopologicalSort" title='llvm::ScheduleDAGTopologicalSort' data-ref="llvm::ScheduleDAGTopologicalSort">ScheduleDAGTopologicalSort</a> &amp;<dfn class="local col9 decl" id="9Topo" title='Topo' data-type='llvm::ScheduleDAGTopologicalSort &amp;' data-ref="9Topo">Topo</dfn>)</td></tr>
<tr><th id="170">170</th><td>        : <a class="member" href="#llvm::SwingSchedulerDAG::Circuits::SUnits" title='llvm::SwingSchedulerDAG::Circuits::SUnits' data-ref="llvm::SwingSchedulerDAG::Circuits::SUnits">SUnits</a>(<a class="local col8 ref" href="#8SUs" title='SUs' data-ref="8SUs">SUs</a>), <a class="member" href="#llvm::SwingSchedulerDAG::Circuits::Blocked" title='llvm::SwingSchedulerDAG::Circuits::Blocked' data-ref="llvm::SwingSchedulerDAG::Circuits::Blocked">Blocked</a><a class="ref" href="../ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="local col8 ref" href="#8SUs" title='SUs' data-ref="8SUs">SUs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>()), <a class="member" href="#llvm::SwingSchedulerDAG::Circuits::B" title='llvm::SwingSchedulerDAG::Circuits::B' data-ref="llvm::SwingSchedulerDAG::Circuits::B">B</a><a class="ref" href="../ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col8 ref" href="#8SUs" title='SUs' data-ref="8SUs">SUs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>()), <a class="member" href="#llvm::SwingSchedulerDAG::Circuits::AdjK" title='llvm::SwingSchedulerDAG::Circuits::AdjK' data-ref="llvm::SwingSchedulerDAG::Circuits::AdjK">AdjK</a><a class="ref" href="../ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col8 ref" href="#8SUs" title='SUs' data-ref="8SUs">SUs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>()) {</td></tr>
<tr><th id="171">171</th><td>      <a class="member" href="#llvm::SwingSchedulerDAG::Circuits::Node2Idx" title='llvm::SwingSchedulerDAG::Circuits::Node2Idx' data-ref="llvm::SwingSchedulerDAG::Circuits::Node2Idx">Node2Idx</a> = <b>new</b> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>int</em>&gt;<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1EmRKT0_" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1EmRKT0_">(</a><a class="local col8 ref" href="#8SUs" title='SUs' data-ref="8SUs">SUs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>());</td></tr>
<tr><th id="172">172</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="10Idx" title='Idx' data-type='unsigned int' data-ref="10Idx">Idx</dfn> = <var>0</var>;</td></tr>
<tr><th id="173">173</th><td>      <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col1 decl" id="11NodeNum" title='NodeNum' data-type='const int &amp;' data-ref="11NodeNum">NodeNum</dfn> : <a class="local col9 ref" href="#9Topo" title='Topo' data-ref="9Topo">Topo</a>)</td></tr>
<tr><th id="174">174</th><td>        <a class="member" href="#llvm::SwingSchedulerDAG::Circuits::Node2Idx" title='llvm::SwingSchedulerDAG::Circuits::Node2Idx' data-ref="llvm::SwingSchedulerDAG::Circuits::Node2Idx">Node2Idx</a>-&gt;<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector2atEm" title='std::vector::at' data-ref="_ZNSt6vector2atEm">at</a>(<a class="local col1 ref" href="#11NodeNum" title='NodeNum' data-ref="11NodeNum">NodeNum</a>) = <a class="local col0 ref" href="#10Idx" title='Idx' data-ref="10Idx">Idx</a>++;</td></tr>
<tr><th id="175">175</th><td>    }</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>    <dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG8CircuitsD1Ev" title='llvm::SwingSchedulerDAG::Circuits::~Circuits' data-ref="_ZN4llvm17SwingSchedulerDAG8CircuitsD1Ev">~Circuits</dfn>() { <b>delete</b> <a class="member" href="#llvm::SwingSchedulerDAG::Circuits::Node2Idx" title='llvm::SwingSchedulerDAG::Circuits::Node2Idx' data-ref="llvm::SwingSchedulerDAG::Circuits::Node2Idx">Node2Idx</a>; }</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>    <i class="doc">/// Reset the data structures used in the circuit algorithm.</i></td></tr>
<tr><th id="180">180</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG8Circuits5resetEv" title='llvm::SwingSchedulerDAG::Circuits::reset' data-ref="_ZN4llvm17SwingSchedulerDAG8Circuits5resetEv">reset</dfn>() {</td></tr>
<tr><th id="181">181</th><td>      <a class="member" href="#llvm::SwingSchedulerDAG::Circuits::Stack" title='llvm::SwingSchedulerDAG::Circuits::Stack' data-ref="llvm::SwingSchedulerDAG::Circuits::Stack">Stack</a>.<a class="ref" href="../ADT/SetVector.h.html#_ZN4llvm9SetVector5clearEv" title='llvm::SetVector::clear' data-ref="_ZN4llvm9SetVector5clearEv">clear</a>();</td></tr>
<tr><th id="182">182</th><td>      <a class="member" href="#llvm::SwingSchedulerDAG::Circuits::Blocked" title='llvm::SwingSchedulerDAG::Circuits::Blocked' data-ref="llvm::SwingSchedulerDAG::Circuits::Blocked">Blocked</a>.<a class="ref" href="../ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEv" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEv">reset</a>();</td></tr>
<tr><th id="183">183</th><td>      <a class="member" href="#llvm::SwingSchedulerDAG::Circuits::B" title='llvm::SwingSchedulerDAG::Circuits::B' data-ref="llvm::SwingSchedulerDAG::Circuits::B">B</a>.<a class="ref" href="../ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6assignENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeERKS2_" title='llvm::SmallVectorImpl::assign' data-ref="_ZN4llvm15SmallVectorImpl6assignENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeERKS2_">assign</a>(<a class="member" href="#llvm::SwingSchedulerDAG::Circuits::SUnits" title='llvm::SwingSchedulerDAG::Circuits::SUnits' data-ref="llvm::SwingSchedulerDAG::Circuits::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(), <a class="type" href="../ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <var>4</var>&gt;<a class="ref" href="../ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev">(</a>));</td></tr>
<tr><th id="184">184</th><td>      <a class="member" href="#llvm::SwingSchedulerDAG::Circuits::NumPaths" title='llvm::SwingSchedulerDAG::Circuits::NumPaths' data-ref="llvm::SwingSchedulerDAG::Circuits::NumPaths">NumPaths</a> = <var>0</var>;</td></tr>
<tr><th id="185">185</th><td>    }</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>    <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG8Circuits24createAdjacencyStructureEPS0_" title='llvm::SwingSchedulerDAG::Circuits::createAdjacencyStructure' data-ref="_ZN4llvm17SwingSchedulerDAG8Circuits24createAdjacencyStructureEPS0_" id="_ZN4llvm17SwingSchedulerDAG8Circuits24createAdjacencyStructureEPS0_">createAdjacencyStructure</a>(<a class="type" href="#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a> *<dfn class="local col2 decl" id="12DAG" title='DAG' data-type='llvm::SwingSchedulerDAG *' data-ref="12DAG">DAG</dfn>);</td></tr>
<tr><th id="188">188</th><td>    <em>bool</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG8Circuits7circuitEiiRNS_11SmallVectorINS_7NodeSetELj8EEEb" title='llvm::SwingSchedulerDAG::Circuits::circuit' data-ref="_ZN4llvm17SwingSchedulerDAG8Circuits7circuitEiiRNS_11SmallVectorINS_7NodeSetELj8EEEb" id="_ZN4llvm17SwingSchedulerDAG8Circuits7circuitEiiRNS_11SmallVectorINS_7NodeSetELj8EEEb">circuit</a>(<em>int</em> <dfn class="local col3 decl" id="13V" title='V' data-type='int' data-ref="13V">V</dfn>, <em>int</em> <dfn class="local col4 decl" id="14S" title='S' data-type='int' data-ref="14S">S</dfn>, <a class="typedef" href="#llvm::SwingSchedulerDAG::NodeSetType" title='llvm::SwingSchedulerDAG::NodeSetType' data-type='SmallVector&lt;llvm::NodeSet, 8&gt;' data-ref="llvm::SwingSchedulerDAG::NodeSetType">NodeSetType</a> &amp;<dfn class="local col5 decl" id="15NodeSets" title='NodeSets' data-type='NodeSetType &amp;' data-ref="15NodeSets">NodeSets</dfn>, <em>bool</em> <dfn class="local col6 decl" id="16HasBackedge" title='HasBackedge' data-type='bool' data-ref="16HasBackedge">HasBackedge</dfn> = <b>false</b>);</td></tr>
<tr><th id="189">189</th><td>    <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG8Circuits7unblockEi" title='llvm::SwingSchedulerDAG::Circuits::unblock' data-ref="_ZN4llvm17SwingSchedulerDAG8Circuits7unblockEi" id="_ZN4llvm17SwingSchedulerDAG8Circuits7unblockEi">unblock</a>(<em>int</em> <dfn class="local col7 decl" id="17U" title='U' data-type='int' data-ref="17U">U</dfn>);</td></tr>
<tr><th id="190">190</th><td>  };</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>  <b>struct</b> <dfn class="type def" id="llvm::SwingSchedulerDAG::CopyToPhiMutation" title='llvm::SwingSchedulerDAG::CopyToPhiMutation' data-ref="llvm::SwingSchedulerDAG::CopyToPhiMutation">CopyToPhiMutation</dfn> : <b>public</b> <a class="type" href="ScheduleDAGMutation.h.html#llvm::ScheduleDAGMutation" title='llvm::ScheduleDAGMutation' data-ref="llvm::ScheduleDAGMutation">ScheduleDAGMutation</a> {</td></tr>
<tr><th id="193">193</th><td>    <em>void</em> <a class="virtual decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG17CopyToPhiMutation5applyEPNS_17ScheduleDAGInstrsE" title='llvm::SwingSchedulerDAG::CopyToPhiMutation::apply' data-ref="_ZN4llvm17SwingSchedulerDAG17CopyToPhiMutation5applyEPNS_17ScheduleDAGInstrsE" id="_ZN4llvm17SwingSchedulerDAG17CopyToPhiMutation5applyEPNS_17ScheduleDAGInstrsE">apply</a>(<a class="type" href="ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *<dfn class="local col8 decl" id="18DAG" title='DAG' data-type='llvm::ScheduleDAGInstrs *' data-ref="18DAG">DAG</dfn>) override;</td></tr>
<tr><th id="194">194</th><td>  };</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td><b>public</b>:</td></tr>
<tr><th id="197">197</th><td>  <dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAGC1ERNS_16MachinePipelinerERNS_11MachineLoopERNS_13LiveIntervalsERKNS_17RegisterClassInfoEj" title='llvm::SwingSchedulerDAG::SwingSchedulerDAG' data-ref="_ZN4llvm17SwingSchedulerDAGC1ERNS_16MachinePipelinerERNS_11MachineLoopERNS_13LiveIntervalsERKNS_17RegisterClassInfoEj">SwingSchedulerDAG</dfn>(<a class="type" href="#llvm::MachinePipeliner" title='llvm::MachinePipeliner' data-ref="llvm::MachinePipeliner">MachinePipeliner</a> &amp;<dfn class="local col9 decl" id="19P" title='P' data-type='llvm::MachinePipeliner &amp;' data-ref="19P">P</dfn>, <a class="type" href="MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> &amp;<dfn class="local col0 decl" id="20L" title='L' data-type='llvm::MachineLoop &amp;' data-ref="20L">L</dfn>, <a class="type" href="LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col1 decl" id="21lis" title='lis' data-type='llvm::LiveIntervals &amp;' data-ref="21lis">lis</dfn>,</td></tr>
<tr><th id="198">198</th><td>                    <em>const</em> <a class="type" href="RegisterClassInfo.h.html#llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo">RegisterClassInfo</a> &amp;<dfn class="local col2 decl" id="22rci" title='rci' data-type='const llvm::RegisterClassInfo &amp;' data-ref="22rci">rci</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="23II" title='II' data-type='unsigned int' data-ref="23II">II</dfn>)</td></tr>
<tr><th id="199">199</th><td>      : <a class="type" href="ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a><a class="ref" href="ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrsC1ERNS_15MachineFunctionEPKNS_15MachineLoopInfoEb" title='llvm::ScheduleDAGInstrs::ScheduleDAGInstrs' data-ref="_ZN4llvm17ScheduleDAGInstrsC1ERNS_15MachineFunctionEPKNS_15MachineLoopInfoEb">(</a>*<a class="local col9 ref" href="#19P" title='P' data-ref="19P">P</a>.<a class="ref" href="#llvm::MachinePipeliner::MF" title='llvm::MachinePipeliner::MF' data-ref="llvm::MachinePipeliner::MF">MF</a>, <a class="local col9 ref" href="#19P" title='P' data-ref="19P">P</a>.<a class="ref" href="#llvm::MachinePipeliner::MLI" title='llvm::MachinePipeliner::MLI' data-ref="llvm::MachinePipeliner::MLI">MLI</a>, <b>false</b>), <a class="member" href="#llvm::SwingSchedulerDAG::Pass" title='llvm::SwingSchedulerDAG::Pass' data-ref="llvm::SwingSchedulerDAG::Pass">Pass</a>(<a class="local col9 ref" href="#19P" title='P' data-ref="19P">P</a>), <a class="member" href="#llvm::SwingSchedulerDAG::Loop" title='llvm::SwingSchedulerDAG::Loop' data-ref="llvm::SwingSchedulerDAG::Loop">Loop</a>(<a class="local col0 ref" href="#20L" title='L' data-ref="20L">L</a>), <a class="member" href="#llvm::SwingSchedulerDAG::LIS" title='llvm::SwingSchedulerDAG::LIS' data-ref="llvm::SwingSchedulerDAG::LIS">LIS</a>(<a class="local col1 ref" href="#21lis" title='lis' data-ref="21lis">lis</a>),</td></tr>
<tr><th id="200">200</th><td>        <a class="member" href="#llvm::SwingSchedulerDAG::RegClassInfo" title='llvm::SwingSchedulerDAG::RegClassInfo' data-ref="llvm::SwingSchedulerDAG::RegClassInfo">RegClassInfo</a>(<a class="local col2 ref" href="#22rci" title='rci' data-ref="22rci">rci</a>), <a class="member" href="#llvm::SwingSchedulerDAG::II_setByPragma" title='llvm::SwingSchedulerDAG::II_setByPragma' data-ref="llvm::SwingSchedulerDAG::II_setByPragma">II_setByPragma</a>(<a class="local col3 ref" href="#23II" title='II' data-ref="23II">II</a>), <a class="member" href="#llvm::SwingSchedulerDAG::Topo" title='llvm::SwingSchedulerDAG::Topo' data-ref="llvm::SwingSchedulerDAG::Topo">Topo</a><a class="ref" href="ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSortC1ERSt6vectorINS_5SUnitESaIS2_EEPS2_" title='llvm::ScheduleDAGTopologicalSort::ScheduleDAGTopologicalSort' data-ref="_ZN4llvm26ScheduleDAGTopologicalSortC1ERSt6vectorINS_5SUnitESaIS2_EEPS2_">(</a><a class="member" href="ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>, &amp;<a class="member" href="ScheduleDAG.h.html#llvm::ScheduleDAG::ExitSU" title='llvm::ScheduleDAG::ExitSU' data-ref="llvm::ScheduleDAG::ExitSU">ExitSU</a>) {</td></tr>
<tr><th id="201">201</th><td>    <a class="local col9 ref" href="#19P" title='P' data-ref="19P">P</a>.<a class="ref" href="#llvm::MachinePipeliner::MF" title='llvm::MachinePipeliner::MF' data-ref="llvm::MachinePipeliner::MF">MF</a>-&gt;<a class="ref" href="MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getSMSMutationsERSt6vectorISt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS3_EESaIS6_EE" title='llvm::TargetSubtargetInfo::getSMSMutations' data-ref="_ZNK4llvm19TargetSubtargetInfo15getSMSMutationsERSt6vectorISt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS3_EESaIS6_EE">getSMSMutations</a>(<span class='refarg'><a class="member" href="#llvm::SwingSchedulerDAG::Mutations" title='llvm::SwingSchedulerDAG::Mutations' data-ref="llvm::SwingSchedulerDAG::Mutations">Mutations</a></span>);</td></tr>
<tr><th id="202">202</th><td>    <b>if</b> (<a class="ref fake" href="../Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="ref" href="#llvm::SwpEnableCopyToPhi" title='llvm::SwpEnableCopyToPhi' data-ref="llvm::SwpEnableCopyToPhi">SwpEnableCopyToPhi</a>)</td></tr>
<tr><th id="203">203</th><td>      <a class="member" href="#llvm::SwingSchedulerDAG::Mutations" title='llvm::SwingSchedulerDAG::Mutations' data-ref="llvm::SwingSchedulerDAG::Mutations">Mutations</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">llvm::</span><a class="ref" href="../ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="#llvm::SwingSchedulerDAG::CopyToPhiMutation" title='llvm::SwingSchedulerDAG::CopyToPhiMutation' data-ref="llvm::SwingSchedulerDAG::CopyToPhiMutation">CopyToPhiMutation</a>&gt;());</td></tr>
<tr><th id="204">204</th><td>  }</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>  <em>void</em> <a class="virtual decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG8scheduleEv" title='llvm::SwingSchedulerDAG::schedule' data-ref="_ZN4llvm17SwingSchedulerDAG8scheduleEv" id="_ZN4llvm17SwingSchedulerDAG8scheduleEv">schedule</a>() override;</td></tr>
<tr><th id="207">207</th><td>  <em>void</em> <a class="virtual decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG11finishBlockEv" title='llvm::SwingSchedulerDAG::finishBlock' data-ref="_ZN4llvm17SwingSchedulerDAG11finishBlockEv" id="_ZN4llvm17SwingSchedulerDAG11finishBlockEv">finishBlock</a>() override;</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td>  <i class="doc">/// Return true if the loop kernel has been scheduled.</i></td></tr>
<tr><th id="210">210</th><td>  <em>bool</em> <dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG14hasNewScheduleEv" title='llvm::SwingSchedulerDAG::hasNewSchedule' data-ref="_ZN4llvm17SwingSchedulerDAG14hasNewScheduleEv">hasNewSchedule</dfn>() { <b>return</b> <a class="member" href="#llvm::SwingSchedulerDAG::Scheduled" title='llvm::SwingSchedulerDAG::Scheduled' data-ref="llvm::SwingSchedulerDAG::Scheduled">Scheduled</a>; }</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>  <i class="doc">/// Return the earliest time an instruction may be scheduled.</i></td></tr>
<tr><th id="213">213</th><td>  <em>int</em> <dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG7getASAPEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getASAP' data-ref="_ZN4llvm17SwingSchedulerDAG7getASAPEPNS_5SUnitE">getASAP</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="24Node" title='Node' data-type='llvm::SUnit *' data-ref="24Node">Node</dfn>) { <b>return</b> <a class="member" href="#llvm::SwingSchedulerDAG::ScheduleInfo" title='llvm::SwingSchedulerDAG::ScheduleInfo' data-ref="llvm::SwingSchedulerDAG::ScheduleInfo">ScheduleInfo</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#24Node" title='Node' data-ref="24Node">Node</a>-&gt;<a class="ref" href="ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>.<a class="ref" href="#llvm::SwingSchedulerDAG::NodeInfo::ASAP" title='llvm::SwingSchedulerDAG::NodeInfo::ASAP' data-ref="llvm::SwingSchedulerDAG::NodeInfo::ASAP">ASAP</a>; }</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>  <i class="doc">/// Return the latest time an instruction my be scheduled.</i></td></tr>
<tr><th id="216">216</th><td>  <em>int</em> <dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG7getALAPEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getALAP' data-ref="_ZN4llvm17SwingSchedulerDAG7getALAPEPNS_5SUnitE">getALAP</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="25Node" title='Node' data-type='llvm::SUnit *' data-ref="25Node">Node</dfn>) { <b>return</b> <a class="member" href="#llvm::SwingSchedulerDAG::ScheduleInfo" title='llvm::SwingSchedulerDAG::ScheduleInfo' data-ref="llvm::SwingSchedulerDAG::ScheduleInfo">ScheduleInfo</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#25Node" title='Node' data-ref="25Node">Node</a>-&gt;<a class="ref" href="ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>.<a class="ref" href="#llvm::SwingSchedulerDAG::NodeInfo::ALAP" title='llvm::SwingSchedulerDAG::NodeInfo::ALAP' data-ref="llvm::SwingSchedulerDAG::NodeInfo::ALAP">ALAP</a>; }</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>  <i class="doc">/// The mobility function, which the number of slots in which</i></td></tr>
<tr><th id="219">219</th><td><i class="doc">  /// an instruction may be scheduled.</i></td></tr>
<tr><th id="220">220</th><td>  <em>int</em> <dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG6getMOVEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getMOV' data-ref="_ZN4llvm17SwingSchedulerDAG6getMOVEPNS_5SUnitE">getMOV</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="26Node" title='Node' data-type='llvm::SUnit *' data-ref="26Node">Node</dfn>) { <b>return</b> <a class="member" href="#_ZN4llvm17SwingSchedulerDAG7getALAPEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getALAP' data-ref="_ZN4llvm17SwingSchedulerDAG7getALAPEPNS_5SUnitE">getALAP</a>(<a class="local col6 ref" href="#26Node" title='Node' data-ref="26Node">Node</a>) - <a class="member" href="#_ZN4llvm17SwingSchedulerDAG7getASAPEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getASAP' data-ref="_ZN4llvm17SwingSchedulerDAG7getASAPEPNS_5SUnitE">getASAP</a>(<a class="local col6 ref" href="#26Node" title='Node' data-ref="26Node">Node</a>); }</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>  <i class="doc">/// The depth, in the dependence graph, for a node.</i></td></tr>
<tr><th id="223">223</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG8getDepthEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getDepth' data-ref="_ZN4llvm17SwingSchedulerDAG8getDepthEPNS_5SUnitE">getDepth</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="27Node" title='Node' data-type='llvm::SUnit *' data-ref="27Node">Node</dfn>) { <b>return</b> <a class="local col7 ref" href="#27Node" title='Node' data-ref="27Node">Node</a>-&gt;<a class="ref" href="ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>(); }</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>  <i class="doc">/// The maximum unweighted length of a path from an arbitrary node to the</i></td></tr>
<tr><th id="226">226</th><td><i class="doc">  /// given node in which each edge has latency 0</i></td></tr>
<tr><th id="227">227</th><td>  <em>int</em> <dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG19getZeroLatencyDepthEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getZeroLatencyDepth' data-ref="_ZN4llvm17SwingSchedulerDAG19getZeroLatencyDepthEPNS_5SUnitE">getZeroLatencyDepth</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="28Node" title='Node' data-type='llvm::SUnit *' data-ref="28Node">Node</dfn>) {</td></tr>
<tr><th id="228">228</th><td>    <b>return</b> <a class="member" href="#llvm::SwingSchedulerDAG::ScheduleInfo" title='llvm::SwingSchedulerDAG::ScheduleInfo' data-ref="llvm::SwingSchedulerDAG::ScheduleInfo">ScheduleInfo</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#28Node" title='Node' data-ref="28Node">Node</a>-&gt;<a class="ref" href="ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>.<a class="ref" href="#llvm::SwingSchedulerDAG::NodeInfo::ZeroLatencyDepth" title='llvm::SwingSchedulerDAG::NodeInfo::ZeroLatencyDepth' data-ref="llvm::SwingSchedulerDAG::NodeInfo::ZeroLatencyDepth">ZeroLatencyDepth</a>;</td></tr>
<tr><th id="229">229</th><td>  }</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>  <i class="doc">/// The height, in the dependence graph, for a node.</i></td></tr>
<tr><th id="232">232</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG9getHeightEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getHeight' data-ref="_ZN4llvm17SwingSchedulerDAG9getHeightEPNS_5SUnitE">getHeight</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="29Node" title='Node' data-type='llvm::SUnit *' data-ref="29Node">Node</dfn>) { <b>return</b> <a class="local col9 ref" href="#29Node" title='Node' data-ref="29Node">Node</a>-&gt;<a class="ref" href="ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>(); }</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>  <i class="doc">/// The maximum unweighted length of a path from the given node to an</i></td></tr>
<tr><th id="235">235</th><td><i class="doc">  /// arbitrary node in which each edge has latency 0</i></td></tr>
<tr><th id="236">236</th><td>  <em>int</em> <dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG20getZeroLatencyHeightEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getZeroLatencyHeight' data-ref="_ZN4llvm17SwingSchedulerDAG20getZeroLatencyHeightEPNS_5SUnitE">getZeroLatencyHeight</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="30Node" title='Node' data-type='llvm::SUnit *' data-ref="30Node">Node</dfn>) {</td></tr>
<tr><th id="237">237</th><td>    <b>return</b> <a class="member" href="#llvm::SwingSchedulerDAG::ScheduleInfo" title='llvm::SwingSchedulerDAG::ScheduleInfo' data-ref="llvm::SwingSchedulerDAG::ScheduleInfo">ScheduleInfo</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#30Node" title='Node' data-ref="30Node">Node</a>-&gt;<a class="ref" href="ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>.<a class="ref" href="#llvm::SwingSchedulerDAG::NodeInfo::ZeroLatencyHeight" title='llvm::SwingSchedulerDAG::NodeInfo::ZeroLatencyHeight' data-ref="llvm::SwingSchedulerDAG::NodeInfo::ZeroLatencyHeight">ZeroLatencyHeight</a>;</td></tr>
<tr><th id="238">238</th><td>  }</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td>  <i class="doc">/// Return true if the dependence is a back-edge in the data dependence graph.</i></td></tr>
<tr><th id="241">241</th><td><i class="doc">  /// Since the DAG doesn't contain cycles, we represent a cycle in the graph</i></td></tr>
<tr><th id="242">242</th><td><i class="doc">  /// using an anti dependence from a Phi to an instruction.</i></td></tr>
<tr><th id="243">243</th><td>  <em>bool</em> <dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG10isBackedgeEPNS_5SUnitERKNS_4SDepE" title='llvm::SwingSchedulerDAG::isBackedge' data-ref="_ZN4llvm17SwingSchedulerDAG10isBackedgeEPNS_5SUnitERKNS_4SDepE">isBackedge</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="31Source" title='Source' data-type='llvm::SUnit *' data-ref="31Source">Source</dfn>, <em>const</em> <a class="type" href="ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col2 decl" id="32Dep" title='Dep' data-type='const llvm::SDep &amp;' data-ref="32Dep">Dep</dfn>) {</td></tr>
<tr><th id="244">244</th><td>    <b>if</b> (<a class="local col2 ref" href="#32Dep" title='Dep' data-ref="32Dep">Dep</a>.<a class="ref" href="ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() != <a class="type" href="ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="ScheduleDAG.h.html#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a>)</td></tr>
<tr><th id="245">245</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="246">246</th><td>    <b>return</b> <a class="local col1 ref" href="#31Source" title='Source' data-ref="31Source">Source</a>-&gt;<a class="ref" href="ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() || <a class="local col2 ref" href="#32Dep" title='Dep' data-ref="32Dep">Dep</a>.<a class="ref" href="ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>();</td></tr>
<tr><th id="247">247</th><td>  }</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG16isLoopCarriedDepEPNS_5SUnitERKNS_4SDepEb" title='llvm::SwingSchedulerDAG::isLoopCarriedDep' data-ref="_ZN4llvm17SwingSchedulerDAG16isLoopCarriedDepEPNS_5SUnitERKNS_4SDepEb" id="_ZN4llvm17SwingSchedulerDAG16isLoopCarriedDepEPNS_5SUnitERKNS_4SDepEb">isLoopCarriedDep</a>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="33Source" title='Source' data-type='llvm::SUnit *' data-ref="33Source">Source</dfn>, <em>const</em> <a class="type" href="ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col4 decl" id="34Dep" title='Dep' data-type='const llvm::SDep &amp;' data-ref="34Dep">Dep</dfn>, <em>bool</em> <dfn class="local col5 decl" id="35isSucc" title='isSucc' data-type='bool' data-ref="35isSucc">isSucc</dfn> = <b>true</b>);</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>  <i class="doc">/// The distance function, which indicates that operation V of iteration I</i></td></tr>
<tr><th id="252">252</th><td><i class="doc">  /// depends on operations U of iteration I-distance.</i></td></tr>
<tr><th id="253">253</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG11getDistanceEPNS_5SUnitES2_RKNS_4SDepE" title='llvm::SwingSchedulerDAG::getDistance' data-ref="_ZN4llvm17SwingSchedulerDAG11getDistanceEPNS_5SUnitES2_RKNS_4SDepE">getDistance</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="36U" title='U' data-type='llvm::SUnit *' data-ref="36U">U</dfn>, <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="37V" title='V' data-type='llvm::SUnit *' data-ref="37V">V</dfn>, <em>const</em> <a class="type" href="ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col8 decl" id="38Dep" title='Dep' data-type='const llvm::SDep &amp;' data-ref="38Dep">Dep</dfn>) {</td></tr>
<tr><th id="254">254</th><td>    <i>// Instructions that feed a Phi have a distance of 1. Computing larger</i></td></tr>
<tr><th id="255">255</th><td><i>    // values for arrays requires data dependence information.</i></td></tr>
<tr><th id="256">256</th><td>    <b>if</b> (<a class="local col7 ref" href="#37V" title='V' data-ref="37V">V</a>-&gt;<a class="ref" href="ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() &amp;&amp; <a class="local col8 ref" href="#38Dep" title='Dep' data-ref="38Dep">Dep</a>.<a class="ref" href="ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="type" href="ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="ScheduleDAG.h.html#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a>)</td></tr>
<tr><th id="257">257</th><td>      <b>return</b> <var>1</var>;</td></tr>
<tr><th id="258">258</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="259">259</th><td>  }</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG16applyInstrChangeEPNS_12MachineInstrERNS_10SMScheduleE" title='llvm::SwingSchedulerDAG::applyInstrChange' data-ref="_ZN4llvm17SwingSchedulerDAG16applyInstrChangeEPNS_12MachineInstrERNS_10SMScheduleE" id="_ZN4llvm17SwingSchedulerDAG16applyInstrChangeEPNS_12MachineInstrERNS_10SMScheduleE">applyInstrChange</a>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="39MI" title='MI' data-type='llvm::MachineInstr *' data-ref="39MI">MI</dfn>, <a class="type" href="#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a> &amp;<dfn class="local col0 decl" id="40Schedule" title='Schedule' data-type='llvm::SMSchedule &amp;' data-ref="40Schedule">Schedule</dfn>);</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG21fixupRegisterOverlapsERSt5dequeIPNS_5SUnitESaIS3_EE" title='llvm::SwingSchedulerDAG::fixupRegisterOverlaps' data-ref="_ZN4llvm17SwingSchedulerDAG21fixupRegisterOverlapsERSt5dequeIPNS_5SUnitESaIS3_EE" id="_ZN4llvm17SwingSchedulerDAG21fixupRegisterOverlapsERSt5dequeIPNS_5SUnitESaIS3_EE">fixupRegisterOverlaps</a>(<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_deque.h.html#std::deque" title='std::deque' data-ref="std::deque">deque</a>&lt;<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; &amp;<dfn class="local col1 decl" id="41Instrs" title='Instrs' data-type='std::deque&lt;SUnit *&gt; &amp;' data-ref="41Instrs">Instrs</dfn>);</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>  <i class="doc">/// Return the new base register that was stored away for the changed</i></td></tr>
<tr><th id="266">266</th><td><i class="doc">  /// instruction.</i></td></tr>
<tr><th id="267">267</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG15getInstrBaseRegEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getInstrBaseReg' data-ref="_ZN4llvm17SwingSchedulerDAG15getInstrBaseRegEPNS_5SUnitE">getInstrBaseReg</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="42SU" title='SU' data-type='llvm::SUnit *' data-ref="42SU">SU</dfn>) {</td></tr>
<tr><th id="268">268</th><td>    <a class="type" href="../ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>&gt;&gt;::<a class="typedef" href="../ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{llvm::SUnit*,std::pair{unsignedint,long},llvm::DenseMapInfo{llvm::SUnit*},llvm::detail::DenseMapPair{llvm::SUnit*,st5694130" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;llvm::SUnit *, std::pair&lt;unsigned int, long&gt;, llvm::DenseMapInfo&lt;llvm::SUnit *&gt;, llvm::detail::DenseMapPair&lt;llvm::SUnit *, std::pair&lt;unsigned int, long&gt; &gt; &gt;, llvm::SUnit *, std::pair&lt;unsigned int, long&gt;, llvm::DenseMapInfo&lt;llvm::SUnit *&gt;, llvm::detail::DenseMapPair&lt;llvm::SUnit *, std::pair&lt;unsigned int, long&gt; &gt; &gt;::iterator' data-type='DenseMapIterator&lt;llvm::SUnit *, std::pair&lt;unsigned int, long&gt;, llvm::DenseMapInfo&lt;llvm::SUnit *&gt;, llvm::detail::DenseMapPair&lt;llvm::SUnit *, std::pair&lt;unsigned int, long&gt; &gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{llvm::SUnit*,std::pair{unsignedint,long},llvm::DenseMapInfo{llvm::SUnit*},llvm::detail::DenseMapPair{llvm::SUnit*,st5694130">iterator</a> <dfn class="local col3 decl" id="43It" title='It' data-type='DenseMap&lt;SUnit *, std::pair&lt;unsigned int, int64_t&gt; &gt;::iterator' data-ref="43It">It</dfn> =</td></tr>
<tr><th id="269">269</th><td>        <a class="member" href="#llvm::SwingSchedulerDAG::InstrChanges" title='llvm::SwingSchedulerDAG::InstrChanges' data-ref="llvm::SwingSchedulerDAG::InstrChanges">InstrChanges</a>.<a class="ref" href="../ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col2 ref" href="#42SU" title='SU' data-ref="42SU">SU</a>);</td></tr>
<tr><th id="270">270</th><td>    <b>if</b> (<a class="local col3 ref" href="#43It" title='It' data-ref="43It">It</a> <a class="ref" href="../ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="member" href="#llvm::SwingSchedulerDAG::InstrChanges" title='llvm::SwingSchedulerDAG::InstrChanges' data-ref="llvm::SwingSchedulerDAG::InstrChanges">InstrChanges</a>.<a class="ref" href="../ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="271">271</th><td>      <b>return</b> <a class="local col3 ref" href="#43It" title='It' data-ref="43It">It</a><a class="ref" href="../ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SUnit *, std::pair&lt;unsigned int, long&gt; &gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, long&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="272">272</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="273">273</th><td>  }</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE" title='llvm::SwingSchedulerDAG::addMutation' data-ref="_ZN4llvm17SwingSchedulerDAG11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE">addMutation</dfn>(<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="ScheduleDAGMutation.h.html#llvm::ScheduleDAGMutation" title='llvm::ScheduleDAGMutation' data-ref="llvm::ScheduleDAGMutation">ScheduleDAGMutation</a>&gt; <dfn class="local col4 decl" id="44Mutation" title='Mutation' data-type='std::unique_ptr&lt;ScheduleDAGMutation&gt;' data-ref="44Mutation">Mutation</dfn>) {</td></tr>
<tr><th id="276">276</th><td>    <a class="member" href="#llvm::SwingSchedulerDAG::Mutations" title='llvm::SwingSchedulerDAG::Mutations' data-ref="llvm::SwingSchedulerDAG::Mutations">Mutations</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col4 ref" href="#44Mutation" title='Mutation' data-ref="44Mutation">Mutation</a></span>));</td></tr>
<tr><th id="277">277</th><td>  }</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm17SwingSchedulerDAG7classofEPKNS_17ScheduleDAGInstrsE" title='llvm::SwingSchedulerDAG::classof' data-ref="_ZN4llvm17SwingSchedulerDAG7classofEPKNS_17ScheduleDAGInstrsE">classof</dfn>(<em>const</em> <a class="type" href="ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *<dfn class="local col5 decl" id="45DAG" title='DAG' data-type='const llvm::ScheduleDAGInstrs *' data-ref="45DAG">DAG</dfn>) { <b>return</b> <b>true</b>; }</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td><b>private</b>:</td></tr>
<tr><th id="282">282</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG25addLoopCarriedDependencesEPNS_9AAResultsE" title='llvm::SwingSchedulerDAG::addLoopCarriedDependences' data-ref="_ZN4llvm17SwingSchedulerDAG25addLoopCarriedDependencesEPNS_9AAResultsE" id="_ZN4llvm17SwingSchedulerDAG25addLoopCarriedDependencesEPNS_9AAResultsE">addLoopCarriedDependences</a>(<a class="typedef" href="../Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col6 decl" id="46AA" title='AA' data-type='AliasAnalysis *' data-ref="46AA">AA</dfn>);</td></tr>
<tr><th id="283">283</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG20updatePhiDependencesEv" title='llvm::SwingSchedulerDAG::updatePhiDependences' data-ref="_ZN4llvm17SwingSchedulerDAG20updatePhiDependencesEv" id="_ZN4llvm17SwingSchedulerDAG20updatePhiDependencesEv">updatePhiDependences</a>();</td></tr>
<tr><th id="284">284</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG17changeDependencesEv" title='llvm::SwingSchedulerDAG::changeDependences' data-ref="_ZN4llvm17SwingSchedulerDAG17changeDependencesEv" id="_ZN4llvm17SwingSchedulerDAG17changeDependencesEv">changeDependences</a>();</td></tr>
<tr><th id="285">285</th><td>  <em>unsigned</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG15calculateResMIIEv" title='llvm::SwingSchedulerDAG::calculateResMII' data-ref="_ZN4llvm17SwingSchedulerDAG15calculateResMIIEv" id="_ZN4llvm17SwingSchedulerDAG15calculateResMIIEv">calculateResMII</a>();</td></tr>
<tr><th id="286">286</th><td>  <em>unsigned</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG15calculateRecMIIERNS_11SmallVectorINS_7NodeSetELj8EEE" title='llvm::SwingSchedulerDAG::calculateRecMII' data-ref="_ZN4llvm17SwingSchedulerDAG15calculateRecMIIERNS_11SmallVectorINS_7NodeSetELj8EEE" id="_ZN4llvm17SwingSchedulerDAG15calculateRecMIIERNS_11SmallVectorINS_7NodeSetELj8EEE">calculateRecMII</a>(<a class="typedef" href="#llvm::SwingSchedulerDAG::NodeSetType" title='llvm::SwingSchedulerDAG::NodeSetType' data-type='SmallVector&lt;llvm::NodeSet, 8&gt;' data-ref="llvm::SwingSchedulerDAG::NodeSetType">NodeSetType</a> &amp;<dfn class="local col7 decl" id="47RecNodeSets" title='RecNodeSets' data-type='NodeSetType &amp;' data-ref="47RecNodeSets">RecNodeSets</dfn>);</td></tr>
<tr><th id="287">287</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG12findCircuitsERNS_11SmallVectorINS_7NodeSetELj8EEE" title='llvm::SwingSchedulerDAG::findCircuits' data-ref="_ZN4llvm17SwingSchedulerDAG12findCircuitsERNS_11SmallVectorINS_7NodeSetELj8EEE" id="_ZN4llvm17SwingSchedulerDAG12findCircuitsERNS_11SmallVectorINS_7NodeSetELj8EEE">findCircuits</a>(<a class="typedef" href="#llvm::SwingSchedulerDAG::NodeSetType" title='llvm::SwingSchedulerDAG::NodeSetType' data-type='SmallVector&lt;llvm::NodeSet, 8&gt;' data-ref="llvm::SwingSchedulerDAG::NodeSetType">NodeSetType</a> &amp;<dfn class="local col8 decl" id="48NodeSets" title='NodeSets' data-type='NodeSetType &amp;' data-ref="48NodeSets">NodeSets</dfn>);</td></tr>
<tr><th id="288">288</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG8fuseRecsERNS_11SmallVectorINS_7NodeSetELj8EEE" title='llvm::SwingSchedulerDAG::fuseRecs' data-ref="_ZN4llvm17SwingSchedulerDAG8fuseRecsERNS_11SmallVectorINS_7NodeSetELj8EEE" id="_ZN4llvm17SwingSchedulerDAG8fuseRecsERNS_11SmallVectorINS_7NodeSetELj8EEE">fuseRecs</a>(<a class="typedef" href="#llvm::SwingSchedulerDAG::NodeSetType" title='llvm::SwingSchedulerDAG::NodeSetType' data-type='SmallVector&lt;llvm::NodeSet, 8&gt;' data-ref="llvm::SwingSchedulerDAG::NodeSetType">NodeSetType</a> &amp;<dfn class="local col9 decl" id="49NodeSets" title='NodeSets' data-type='NodeSetType &amp;' data-ref="49NodeSets">NodeSets</dfn>);</td></tr>
<tr><th id="289">289</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG20removeDuplicateNodesERNS_11SmallVectorINS_7NodeSetELj8EEE" title='llvm::SwingSchedulerDAG::removeDuplicateNodes' data-ref="_ZN4llvm17SwingSchedulerDAG20removeDuplicateNodesERNS_11SmallVectorINS_7NodeSetELj8EEE" id="_ZN4llvm17SwingSchedulerDAG20removeDuplicateNodesERNS_11SmallVectorINS_7NodeSetELj8EEE">removeDuplicateNodes</a>(<a class="typedef" href="#llvm::SwingSchedulerDAG::NodeSetType" title='llvm::SwingSchedulerDAG::NodeSetType' data-type='SmallVector&lt;llvm::NodeSet, 8&gt;' data-ref="llvm::SwingSchedulerDAG::NodeSetType">NodeSetType</a> &amp;<dfn class="local col0 decl" id="50NodeSets" title='NodeSets' data-type='NodeSetType &amp;' data-ref="50NodeSets">NodeSets</dfn>);</td></tr>
<tr><th id="290">290</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG20computeNodeFunctionsERNS_11SmallVectorINS_7NodeSetELj8EEE" title='llvm::SwingSchedulerDAG::computeNodeFunctions' data-ref="_ZN4llvm17SwingSchedulerDAG20computeNodeFunctionsERNS_11SmallVectorINS_7NodeSetELj8EEE" id="_ZN4llvm17SwingSchedulerDAG20computeNodeFunctionsERNS_11SmallVectorINS_7NodeSetELj8EEE">computeNodeFunctions</a>(<a class="typedef" href="#llvm::SwingSchedulerDAG::NodeSetType" title='llvm::SwingSchedulerDAG::NodeSetType' data-type='SmallVector&lt;llvm::NodeSet, 8&gt;' data-ref="llvm::SwingSchedulerDAG::NodeSetType">NodeSetType</a> &amp;<dfn class="local col1 decl" id="51NodeSets" title='NodeSets' data-type='NodeSetType &amp;' data-ref="51NodeSets">NodeSets</dfn>);</td></tr>
<tr><th id="291">291</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG22registerPressureFilterERNS_11SmallVectorINS_7NodeSetELj8EEE" title='llvm::SwingSchedulerDAG::registerPressureFilter' data-ref="_ZN4llvm17SwingSchedulerDAG22registerPressureFilterERNS_11SmallVectorINS_7NodeSetELj8EEE" id="_ZN4llvm17SwingSchedulerDAG22registerPressureFilterERNS_11SmallVectorINS_7NodeSetELj8EEE">registerPressureFilter</a>(<a class="typedef" href="#llvm::SwingSchedulerDAG::NodeSetType" title='llvm::SwingSchedulerDAG::NodeSetType' data-type='SmallVector&lt;llvm::NodeSet, 8&gt;' data-ref="llvm::SwingSchedulerDAG::NodeSetType">NodeSetType</a> &amp;<dfn class="local col2 decl" id="52NodeSets" title='NodeSets' data-type='NodeSetType &amp;' data-ref="52NodeSets">NodeSets</dfn>);</td></tr>
<tr><th id="292">292</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG16colocateNodeSetsERNS_11SmallVectorINS_7NodeSetELj8EEE" title='llvm::SwingSchedulerDAG::colocateNodeSets' data-ref="_ZN4llvm17SwingSchedulerDAG16colocateNodeSetsERNS_11SmallVectorINS_7NodeSetELj8EEE" id="_ZN4llvm17SwingSchedulerDAG16colocateNodeSetsERNS_11SmallVectorINS_7NodeSetELj8EEE">colocateNodeSets</a>(<a class="typedef" href="#llvm::SwingSchedulerDAG::NodeSetType" title='llvm::SwingSchedulerDAG::NodeSetType' data-type='SmallVector&lt;llvm::NodeSet, 8&gt;' data-ref="llvm::SwingSchedulerDAG::NodeSetType">NodeSetType</a> &amp;<dfn class="local col3 decl" id="53NodeSets" title='NodeSets' data-type='NodeSetType &amp;' data-ref="53NodeSets">NodeSets</dfn>);</td></tr>
<tr><th id="293">293</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG13checkNodeSetsERNS_11SmallVectorINS_7NodeSetELj8EEE" title='llvm::SwingSchedulerDAG::checkNodeSets' data-ref="_ZN4llvm17SwingSchedulerDAG13checkNodeSetsERNS_11SmallVectorINS_7NodeSetELj8EEE" id="_ZN4llvm17SwingSchedulerDAG13checkNodeSetsERNS_11SmallVectorINS_7NodeSetELj8EEE">checkNodeSets</a>(<a class="typedef" href="#llvm::SwingSchedulerDAG::NodeSetType" title='llvm::SwingSchedulerDAG::NodeSetType' data-type='SmallVector&lt;llvm::NodeSet, 8&gt;' data-ref="llvm::SwingSchedulerDAG::NodeSetType">NodeSetType</a> &amp;<dfn class="local col4 decl" id="54NodeSets" title='NodeSets' data-type='NodeSetType &amp;' data-ref="54NodeSets">NodeSets</dfn>);</td></tr>
<tr><th id="294">294</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG19groupRemainingNodesERNS_11SmallVectorINS_7NodeSetELj8EEE" title='llvm::SwingSchedulerDAG::groupRemainingNodes' data-ref="_ZN4llvm17SwingSchedulerDAG19groupRemainingNodesERNS_11SmallVectorINS_7NodeSetELj8EEE" id="_ZN4llvm17SwingSchedulerDAG19groupRemainingNodesERNS_11SmallVectorINS_7NodeSetELj8EEE">groupRemainingNodes</a>(<a class="typedef" href="#llvm::SwingSchedulerDAG::NodeSetType" title='llvm::SwingSchedulerDAG::NodeSetType' data-type='SmallVector&lt;llvm::NodeSet, 8&gt;' data-ref="llvm::SwingSchedulerDAG::NodeSetType">NodeSetType</a> &amp;<dfn class="local col5 decl" id="55NodeSets" title='NodeSets' data-type='NodeSetType &amp;' data-ref="55NodeSets">NodeSets</dfn>);</td></tr>
<tr><th id="295">295</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG17addConnectedNodesEPNS_5SUnitERNS_7NodeSetERNS_9SetVectorIS2_St6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEE" title='llvm::SwingSchedulerDAG::addConnectedNodes' data-ref="_ZN4llvm17SwingSchedulerDAG17addConnectedNodesEPNS_5SUnitERNS_7NodeSetERNS_9SetVectorIS2_St6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEE" id="_ZN4llvm17SwingSchedulerDAG17addConnectedNodesEPNS_5SUnitERNS_7NodeSetERNS_9SetVectorIS2_St6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEE">addConnectedNodes</a>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="56SU" title='SU' data-type='llvm::SUnit *' data-ref="56SU">SU</dfn>, <a class="type" href="#llvm::NodeSet" title='llvm::NodeSet' data-ref="llvm::NodeSet">NodeSet</a> &amp;<dfn class="local col7 decl" id="57NewSet" title='NewSet' data-type='llvm::NodeSet &amp;' data-ref="57NewSet">NewSet</dfn>,</td></tr>
<tr><th id="296">296</th><td>                         <a class="type" href="../ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector">SetVector</a>&lt;<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; &amp;<dfn class="local col8 decl" id="58NodesAdded" title='NodesAdded' data-type='SetVector&lt;llvm::SUnit *&gt; &amp;' data-ref="58NodesAdded">NodesAdded</dfn>);</td></tr>
<tr><th id="297">297</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG16computeNodeOrderERNS_11SmallVectorINS_7NodeSetELj8EEE" title='llvm::SwingSchedulerDAG::computeNodeOrder' data-ref="_ZN4llvm17SwingSchedulerDAG16computeNodeOrderERNS_11SmallVectorINS_7NodeSetELj8EEE" id="_ZN4llvm17SwingSchedulerDAG16computeNodeOrderERNS_11SmallVectorINS_7NodeSetELj8EEE">computeNodeOrder</a>(<a class="typedef" href="#llvm::SwingSchedulerDAG::NodeSetType" title='llvm::SwingSchedulerDAG::NodeSetType' data-type='SmallVector&lt;llvm::NodeSet, 8&gt;' data-ref="llvm::SwingSchedulerDAG::NodeSetType">NodeSetType</a> &amp;<dfn class="local col9 decl" id="59NodeSets" title='NodeSets' data-type='NodeSetType &amp;' data-ref="59NodeSets">NodeSets</dfn>);</td></tr>
<tr><th id="298">298</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZNK4llvm17SwingSchedulerDAG19checkValidNodeOrderERKNS_11SmallVectorINS_7NodeSetELj8EEE" title='llvm::SwingSchedulerDAG::checkValidNodeOrder' data-ref="_ZNK4llvm17SwingSchedulerDAG19checkValidNodeOrderERKNS_11SmallVectorINS_7NodeSetELj8EEE" id="_ZNK4llvm17SwingSchedulerDAG19checkValidNodeOrderERKNS_11SmallVectorINS_7NodeSetELj8EEE">checkValidNodeOrder</a>(<em>const</em> <a class="typedef" href="#llvm::SwingSchedulerDAG::NodeSetType" title='llvm::SwingSchedulerDAG::NodeSetType' data-type='SmallVector&lt;llvm::NodeSet, 8&gt;' data-ref="llvm::SwingSchedulerDAG::NodeSetType">NodeSetType</a> &amp;<dfn class="local col0 decl" id="60Circuits" title='Circuits' data-type='const NodeSetType &amp;' data-ref="60Circuits">Circuits</dfn>) <em>const</em>;</td></tr>
<tr><th id="299">299</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG16schedulePipelineERNS_10SMScheduleE" title='llvm::SwingSchedulerDAG::schedulePipeline' data-ref="_ZN4llvm17SwingSchedulerDAG16schedulePipelineERNS_10SMScheduleE" id="_ZN4llvm17SwingSchedulerDAG16schedulePipelineERNS_10SMScheduleE">schedulePipeline</a>(<a class="type" href="#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a> &amp;<dfn class="local col1 decl" id="61Schedule" title='Schedule' data-type='llvm::SMSchedule &amp;' data-ref="61Schedule">Schedule</dfn>);</td></tr>
<tr><th id="300">300</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG21generatePipelinedLoopERNS_10SMScheduleE" title='llvm::SwingSchedulerDAG::generatePipelinedLoop' data-ref="_ZN4llvm17SwingSchedulerDAG21generatePipelinedLoopERNS_10SMScheduleE" id="_ZN4llvm17SwingSchedulerDAG21generatePipelinedLoopERNS_10SMScheduleE">generatePipelinedLoop</a>(<a class="type" href="#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a> &amp;<dfn class="local col2 decl" id="62Schedule" title='Schedule' data-type='llvm::SMSchedule &amp;' data-ref="62Schedule">Schedule</dfn>);</td></tr>
<tr><th id="301">301</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG14generatePrologERNS_10SMScheduleEjPNS_17MachineBasicBlockEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjj15430837" title='llvm::SwingSchedulerDAG::generateProlog' data-ref="_ZN4llvm17SwingSchedulerDAG14generatePrologERNS_10SMScheduleEjPNS_17MachineBasicBlockEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjj15430837" id="_ZN4llvm17SwingSchedulerDAG14generatePrologERNS_10SMScheduleEjPNS_17MachineBasicBlockEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjj15430837">generateProlog</a>(<a class="type" href="#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a> &amp;<dfn class="local col3 decl" id="63Schedule" title='Schedule' data-type='llvm::SMSchedule &amp;' data-ref="63Schedule">Schedule</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="64LastStage" title='LastStage' data-type='unsigned int' data-ref="64LastStage">LastStage</dfn>,</td></tr>
<tr><th id="302">302</th><td>                      <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="65KernelBB" title='KernelBB' data-type='llvm::MachineBasicBlock *' data-ref="65KernelBB">KernelBB</dfn>, <a class="typedef" href="#llvm::SwingSchedulerDAG::ValueMapTy" title='llvm::SwingSchedulerDAG::ValueMapTy' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="llvm::SwingSchedulerDAG::ValueMapTy">ValueMapTy</a> *<dfn class="local col6 decl" id="66VRMap" title='VRMap' data-type='ValueMapTy *' data-ref="66VRMap">VRMap</dfn>,</td></tr>
<tr><th id="303">303</th><td>                      <a class="typedef" href="#llvm::SwingSchedulerDAG::MBBVectorTy" title='llvm::SwingSchedulerDAG::MBBVectorTy' data-type='SmallVectorImpl&lt;llvm::MachineBasicBlock *&gt;' data-ref="llvm::SwingSchedulerDAG::MBBVectorTy">MBBVectorTy</a> &amp;<dfn class="local col7 decl" id="67PrologBBs" title='PrologBBs' data-type='MBBVectorTy &amp;' data-ref="67PrologBBs">PrologBBs</dfn>);</td></tr>
<tr><th id="304">304</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG14generateEpilogERNS_10SMScheduleEjPNS_17MachineBasicBlockEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjj8871859" title='llvm::SwingSchedulerDAG::generateEpilog' data-ref="_ZN4llvm17SwingSchedulerDAG14generateEpilogERNS_10SMScheduleEjPNS_17MachineBasicBlockEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjj8871859" id="_ZN4llvm17SwingSchedulerDAG14generateEpilogERNS_10SMScheduleEjPNS_17MachineBasicBlockEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjj8871859">generateEpilog</a>(<a class="type" href="#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a> &amp;<dfn class="local col8 decl" id="68Schedule" title='Schedule' data-type='llvm::SMSchedule &amp;' data-ref="68Schedule">Schedule</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="69LastStage" title='LastStage' data-type='unsigned int' data-ref="69LastStage">LastStage</dfn>,</td></tr>
<tr><th id="305">305</th><td>                      <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="70KernelBB" title='KernelBB' data-type='llvm::MachineBasicBlock *' data-ref="70KernelBB">KernelBB</dfn>, <a class="typedef" href="#llvm::SwingSchedulerDAG::ValueMapTy" title='llvm::SwingSchedulerDAG::ValueMapTy' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="llvm::SwingSchedulerDAG::ValueMapTy">ValueMapTy</a> *<dfn class="local col1 decl" id="71VRMap" title='VRMap' data-type='ValueMapTy *' data-ref="71VRMap">VRMap</dfn>,</td></tr>
<tr><th id="306">306</th><td>                      <a class="typedef" href="#llvm::SwingSchedulerDAG::MBBVectorTy" title='llvm::SwingSchedulerDAG::MBBVectorTy' data-type='SmallVectorImpl&lt;llvm::MachineBasicBlock *&gt;' data-ref="llvm::SwingSchedulerDAG::MBBVectorTy">MBBVectorTy</a> &amp;<dfn class="local col2 decl" id="72EpilogBBs" title='EpilogBBs' data-type='MBBVectorTy &amp;' data-ref="72EpilogBBs">EpilogBBs</dfn>, <a class="typedef" href="#llvm::SwingSchedulerDAG::MBBVectorTy" title='llvm::SwingSchedulerDAG::MBBVectorTy' data-type='SmallVectorImpl&lt;llvm::MachineBasicBlock *&gt;' data-ref="llvm::SwingSchedulerDAG::MBBVectorTy">MBBVectorTy</a> &amp;<dfn class="local col3 decl" id="73PrologBBs" title='PrologBBs' data-type='MBBVectorTy &amp;' data-ref="73PrologBBs">PrologBBs</dfn>);</td></tr>
<tr><th id="307">307</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG20generateExistingPhisEPNS_17MachineBasicBlockES2_S2_S2_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12D3023948" title='llvm::SwingSchedulerDAG::generateExistingPhis' data-ref="_ZN4llvm17SwingSchedulerDAG20generateExistingPhisEPNS_17MachineBasicBlockES2_S2_S2_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12D3023948" id="_ZN4llvm17SwingSchedulerDAG20generateExistingPhisEPNS_17MachineBasicBlockES2_S2_S2_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12D3023948">generateExistingPhis</a>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="74NewBB" title='NewBB' data-type='llvm::MachineBasicBlock *' data-ref="74NewBB">NewBB</dfn>, <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="75BB1" title='BB1' data-type='llvm::MachineBasicBlock *' data-ref="75BB1">BB1</dfn>,</td></tr>
<tr><th id="308">308</th><td>                            <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="76BB2" title='BB2' data-type='llvm::MachineBasicBlock *' data-ref="76BB2">BB2</dfn>, <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="77KernelBB" title='KernelBB' data-type='llvm::MachineBasicBlock *' data-ref="77KernelBB">KernelBB</dfn>,</td></tr>
<tr><th id="309">309</th><td>                            <a class="type" href="#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a> &amp;<dfn class="local col8 decl" id="78Schedule" title='Schedule' data-type='llvm::SMSchedule &amp;' data-ref="78Schedule">Schedule</dfn>, <a class="typedef" href="#llvm::SwingSchedulerDAG::ValueMapTy" title='llvm::SwingSchedulerDAG::ValueMapTy' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="llvm::SwingSchedulerDAG::ValueMapTy">ValueMapTy</a> *<dfn class="local col9 decl" id="79VRMap" title='VRMap' data-type='ValueMapTy *' data-ref="79VRMap">VRMap</dfn>,</td></tr>
<tr><th id="310">310</th><td>                            <a class="typedef" href="#llvm::SwingSchedulerDAG::InstrMapTy" title='llvm::SwingSchedulerDAG::InstrMapTy' data-type='DenseMap&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;' data-ref="llvm::SwingSchedulerDAG::InstrMapTy">InstrMapTy</a> &amp;<dfn class="local col0 decl" id="80InstrMap" title='InstrMap' data-type='InstrMapTy &amp;' data-ref="80InstrMap">InstrMap</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="81LastStageNum" title='LastStageNum' data-type='unsigned int' data-ref="81LastStageNum">LastStageNum</dfn>,</td></tr>
<tr><th id="311">311</th><td>                            <em>unsigned</em> <dfn class="local col2 decl" id="82CurStageNum" title='CurStageNum' data-type='unsigned int' data-ref="82CurStageNum">CurStageNum</dfn>, <em>bool</em> <dfn class="local col3 decl" id="83IsLast" title='IsLast' data-type='bool' data-ref="83IsLast">IsLast</dfn>);</td></tr>
<tr><th id="312">312</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG12generatePhisEPNS_17MachineBasicBlockES2_S2_S2_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapP8010026" title='llvm::SwingSchedulerDAG::generatePhis' data-ref="_ZN4llvm17SwingSchedulerDAG12generatePhisEPNS_17MachineBasicBlockES2_S2_S2_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapP8010026" id="_ZN4llvm17SwingSchedulerDAG12generatePhisEPNS_17MachineBasicBlockES2_S2_S2_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapP8010026">generatePhis</a>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="84NewBB" title='NewBB' data-type='llvm::MachineBasicBlock *' data-ref="84NewBB">NewBB</dfn>, <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="85BB1" title='BB1' data-type='llvm::MachineBasicBlock *' data-ref="85BB1">BB1</dfn>,</td></tr>
<tr><th id="313">313</th><td>                    <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="86BB2" title='BB2' data-type='llvm::MachineBasicBlock *' data-ref="86BB2">BB2</dfn>, <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="87KernelBB" title='KernelBB' data-type='llvm::MachineBasicBlock *' data-ref="87KernelBB">KernelBB</dfn>,</td></tr>
<tr><th id="314">314</th><td>                    <a class="type" href="#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a> &amp;<dfn class="local col8 decl" id="88Schedule" title='Schedule' data-type='llvm::SMSchedule &amp;' data-ref="88Schedule">Schedule</dfn>, <a class="typedef" href="#llvm::SwingSchedulerDAG::ValueMapTy" title='llvm::SwingSchedulerDAG::ValueMapTy' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="llvm::SwingSchedulerDAG::ValueMapTy">ValueMapTy</a> *<dfn class="local col9 decl" id="89VRMap" title='VRMap' data-type='ValueMapTy *' data-ref="89VRMap">VRMap</dfn>,</td></tr>
<tr><th id="315">315</th><td>                    <a class="typedef" href="#llvm::SwingSchedulerDAG::InstrMapTy" title='llvm::SwingSchedulerDAG::InstrMapTy' data-type='DenseMap&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;' data-ref="llvm::SwingSchedulerDAG::InstrMapTy">InstrMapTy</a> &amp;<dfn class="local col0 decl" id="90InstrMap" title='InstrMap' data-type='InstrMapTy &amp;' data-ref="90InstrMap">InstrMap</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="91LastStageNum" title='LastStageNum' data-type='unsigned int' data-ref="91LastStageNum">LastStageNum</dfn>,</td></tr>
<tr><th id="316">316</th><td>                    <em>unsigned</em> <dfn class="local col2 decl" id="92CurStageNum" title='CurStageNum' data-type='unsigned int' data-ref="92CurStageNum">CurStageNum</dfn>, <em>bool</em> <dfn class="local col3 decl" id="93IsLast" title='IsLast' data-type='bool' data-ref="93IsLast">IsLast</dfn>);</td></tr>
<tr><th id="317">317</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG22removeDeadInstructionsEPNS_17MachineBasicBlockERNS_15SmallVectorImplIS2_EE" title='llvm::SwingSchedulerDAG::removeDeadInstructions' data-ref="_ZN4llvm17SwingSchedulerDAG22removeDeadInstructionsEPNS_17MachineBasicBlockERNS_15SmallVectorImplIS2_EE" id="_ZN4llvm17SwingSchedulerDAG22removeDeadInstructionsEPNS_17MachineBasicBlockERNS_15SmallVectorImplIS2_EE">removeDeadInstructions</a>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="94KernelBB" title='KernelBB' data-type='llvm::MachineBasicBlock *' data-ref="94KernelBB">KernelBB</dfn>,</td></tr>
<tr><th id="318">318</th><td>                              <a class="typedef" href="#llvm::SwingSchedulerDAG::MBBVectorTy" title='llvm::SwingSchedulerDAG::MBBVectorTy' data-type='SmallVectorImpl&lt;llvm::MachineBasicBlock *&gt;' data-ref="llvm::SwingSchedulerDAG::MBBVectorTy">MBBVectorTy</a> &amp;<dfn class="local col5 decl" id="95EpilogBBs" title='EpilogBBs' data-type='MBBVectorTy &amp;' data-ref="95EpilogBBs">EpilogBBs</dfn>);</td></tr>
<tr><th id="319">319</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG14splitLifetimesEPNS_17MachineBasicBlockERNS_15SmallVectorImplIS2_EERNS_10SMScheduleE" title='llvm::SwingSchedulerDAG::splitLifetimes' data-ref="_ZN4llvm17SwingSchedulerDAG14splitLifetimesEPNS_17MachineBasicBlockERNS_15SmallVectorImplIS2_EERNS_10SMScheduleE" id="_ZN4llvm17SwingSchedulerDAG14splitLifetimesEPNS_17MachineBasicBlockERNS_15SmallVectorImplIS2_EERNS_10SMScheduleE">splitLifetimes</a>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="96KernelBB" title='KernelBB' data-type='llvm::MachineBasicBlock *' data-ref="96KernelBB">KernelBB</dfn>, <a class="typedef" href="#llvm::SwingSchedulerDAG::MBBVectorTy" title='llvm::SwingSchedulerDAG::MBBVectorTy' data-type='SmallVectorImpl&lt;llvm::MachineBasicBlock *&gt;' data-ref="llvm::SwingSchedulerDAG::MBBVectorTy">MBBVectorTy</a> &amp;<dfn class="local col7 decl" id="97EpilogBBs" title='EpilogBBs' data-type='MBBVectorTy &amp;' data-ref="97EpilogBBs">EpilogBBs</dfn>,</td></tr>
<tr><th id="320">320</th><td>                      <a class="type" href="#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a> &amp;<dfn class="local col8 decl" id="98Schedule" title='Schedule' data-type='llvm::SMSchedule &amp;' data-ref="98Schedule">Schedule</dfn>);</td></tr>
<tr><th id="321">321</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG11addBranchesERNS_17MachineBasicBlockERNS_15SmallVectorImplIPS1_EES4_S6_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoI9154485" title='llvm::SwingSchedulerDAG::addBranches' data-ref="_ZN4llvm17SwingSchedulerDAG11addBranchesERNS_17MachineBasicBlockERNS_15SmallVectorImplIPS1_EES4_S6_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoI9154485" id="_ZN4llvm17SwingSchedulerDAG11addBranchesERNS_17MachineBasicBlockERNS_15SmallVectorImplIPS1_EES4_S6_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoI9154485">addBranches</a>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="99PreheaderBB" title='PreheaderBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="99PreheaderBB">PreheaderBB</dfn>, <a class="typedef" href="#llvm::SwingSchedulerDAG::MBBVectorTy" title='llvm::SwingSchedulerDAG::MBBVectorTy' data-type='SmallVectorImpl&lt;llvm::MachineBasicBlock *&gt;' data-ref="llvm::SwingSchedulerDAG::MBBVectorTy">MBBVectorTy</a> &amp;<dfn class="local col0 decl" id="100PrologBBs" title='PrologBBs' data-type='MBBVectorTy &amp;' data-ref="100PrologBBs">PrologBBs</dfn>,</td></tr>
<tr><th id="322">322</th><td>                   <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="101KernelBB" title='KernelBB' data-type='llvm::MachineBasicBlock *' data-ref="101KernelBB">KernelBB</dfn>, <a class="typedef" href="#llvm::SwingSchedulerDAG::MBBVectorTy" title='llvm::SwingSchedulerDAG::MBBVectorTy' data-type='SmallVectorImpl&lt;llvm::MachineBasicBlock *&gt;' data-ref="llvm::SwingSchedulerDAG::MBBVectorTy">MBBVectorTy</a> &amp;<dfn class="local col2 decl" id="102EpilogBBs" title='EpilogBBs' data-type='MBBVectorTy &amp;' data-ref="102EpilogBBs">EpilogBBs</dfn>,</td></tr>
<tr><th id="323">323</th><td>                   <a class="type" href="#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a> &amp;<dfn class="local col3 decl" id="103Schedule" title='Schedule' data-type='llvm::SMSchedule &amp;' data-ref="103Schedule">Schedule</dfn>, <a class="typedef" href="#llvm::SwingSchedulerDAG::ValueMapTy" title='llvm::SwingSchedulerDAG::ValueMapTy' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="llvm::SwingSchedulerDAG::ValueMapTy">ValueMapTy</a> *<dfn class="local col4 decl" id="104VRMap" title='VRMap' data-type='ValueMapTy *' data-ref="104VRMap">VRMap</dfn>);</td></tr>
<tr><th id="324">324</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG12computeDeltaERNS_12MachineInstrERj" title='llvm::SwingSchedulerDAG::computeDelta' data-ref="_ZN4llvm17SwingSchedulerDAG12computeDeltaERNS_12MachineInstrERj" id="_ZN4llvm17SwingSchedulerDAG12computeDeltaERNS_12MachineInstrERj">computeDelta</a>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="105MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="105MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col6 decl" id="106Delta" title='Delta' data-type='unsigned int &amp;' data-ref="106Delta">Delta</dfn>);</td></tr>
<tr><th id="325">325</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG17updateMemOperandsERNS_12MachineInstrES2_j" title='llvm::SwingSchedulerDAG::updateMemOperands' data-ref="_ZN4llvm17SwingSchedulerDAG17updateMemOperandsERNS_12MachineInstrES2_j" id="_ZN4llvm17SwingSchedulerDAG17updateMemOperandsERNS_12MachineInstrES2_j">updateMemOperands</a>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="107NewMI" title='NewMI' data-type='llvm::MachineInstr &amp;' data-ref="107NewMI">NewMI</dfn>, <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="108OldMI" title='OldMI' data-type='llvm::MachineInstr &amp;' data-ref="108OldMI">OldMI</dfn>,</td></tr>
<tr><th id="326">326</th><td>                         <em>unsigned</em> <dfn class="local col9 decl" id="109Num" title='Num' data-type='unsigned int' data-ref="109Num">Num</dfn>);</td></tr>
<tr><th id="327">327</th><td>  <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG10cloneInstrEPNS_12MachineInstrEjj" title='llvm::SwingSchedulerDAG::cloneInstr' data-ref="_ZN4llvm17SwingSchedulerDAG10cloneInstrEPNS_12MachineInstrEjj" id="_ZN4llvm17SwingSchedulerDAG10cloneInstrEPNS_12MachineInstrEjj">cloneInstr</a>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="110OldMI" title='OldMI' data-type='llvm::MachineInstr *' data-ref="110OldMI">OldMI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="111CurStageNum" title='CurStageNum' data-type='unsigned int' data-ref="111CurStageNum">CurStageNum</dfn>,</td></tr>
<tr><th id="328">328</th><td>                           <em>unsigned</em> <dfn class="local col2 decl" id="112InstStageNum" title='InstStageNum' data-type='unsigned int' data-ref="112InstStageNum">InstStageNum</dfn>);</td></tr>
<tr><th id="329">329</th><td>  <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG19cloneAndChangeInstrEPNS_12MachineInstrEjjRNS_10SMScheduleE" title='llvm::SwingSchedulerDAG::cloneAndChangeInstr' data-ref="_ZN4llvm17SwingSchedulerDAG19cloneAndChangeInstrEPNS_12MachineInstrEjjRNS_10SMScheduleE" id="_ZN4llvm17SwingSchedulerDAG19cloneAndChangeInstrEPNS_12MachineInstrEjjRNS_10SMScheduleE">cloneAndChangeInstr</a>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="113OldMI" title='OldMI' data-type='llvm::MachineInstr *' data-ref="113OldMI">OldMI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="114CurStageNum" title='CurStageNum' data-type='unsigned int' data-ref="114CurStageNum">CurStageNum</dfn>,</td></tr>
<tr><th id="330">330</th><td>                                    <em>unsigned</em> <dfn class="local col5 decl" id="115InstStageNum" title='InstStageNum' data-type='unsigned int' data-ref="115InstStageNum">InstStageNum</dfn>,</td></tr>
<tr><th id="331">331</th><td>                                    <a class="type" href="#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a> &amp;<dfn class="local col6 decl" id="116Schedule" title='Schedule' data-type='llvm::SMSchedule &amp;' data-ref="116Schedule">Schedule</dfn>);</td></tr>
<tr><th id="332">332</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG17updateInstructionEPNS_12MachineInstrEbjjRNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEE" title='llvm::SwingSchedulerDAG::updateInstruction' data-ref="_ZN4llvm17SwingSchedulerDAG17updateInstructionEPNS_12MachineInstrEbjjRNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEE" id="_ZN4llvm17SwingSchedulerDAG17updateInstructionEPNS_12MachineInstrEbjjRNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEE">updateInstruction</a>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="117NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="117NewMI">NewMI</dfn>, <em>bool</em> <dfn class="local col8 decl" id="118LastDef" title='LastDef' data-type='bool' data-ref="118LastDef">LastDef</dfn>,</td></tr>
<tr><th id="333">333</th><td>                         <em>unsigned</em> <dfn class="local col9 decl" id="119CurStageNum" title='CurStageNum' data-type='unsigned int' data-ref="119CurStageNum">CurStageNum</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="120InstrStageNum" title='InstrStageNum' data-type='unsigned int' data-ref="120InstrStageNum">InstrStageNum</dfn>,</td></tr>
<tr><th id="334">334</th><td>                         <a class="type" href="#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a> &amp;<dfn class="local col1 decl" id="121Schedule" title='Schedule' data-type='llvm::SMSchedule &amp;' data-ref="121Schedule">Schedule</dfn>, <a class="typedef" href="#llvm::SwingSchedulerDAG::ValueMapTy" title='llvm::SwingSchedulerDAG::ValueMapTy' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="llvm::SwingSchedulerDAG::ValueMapTy">ValueMapTy</a> *<dfn class="local col2 decl" id="122VRMap" title='VRMap' data-type='ValueMapTy *' data-ref="122VRMap">VRMap</dfn>);</td></tr>
<tr><th id="335">335</th><td>  <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG13findDefInLoopEj" title='llvm::SwingSchedulerDAG::findDefInLoop' data-ref="_ZN4llvm17SwingSchedulerDAG13findDefInLoopEj" id="_ZN4llvm17SwingSchedulerDAG13findDefInLoopEj">findDefInLoop</a>(<em>unsigned</em> <dfn class="local col3 decl" id="123Reg" title='Reg' data-type='unsigned int' data-ref="123Reg">Reg</dfn>);</td></tr>
<tr><th id="336">336</th><td>  <em>unsigned</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG13getPrevMapValEjjjjPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEEPNS_17MachineBasicBlockE" title='llvm::SwingSchedulerDAG::getPrevMapVal' data-ref="_ZN4llvm17SwingSchedulerDAG13getPrevMapValEjjjjPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEEPNS_17MachineBasicBlockE" id="_ZN4llvm17SwingSchedulerDAG13getPrevMapValEjjjjPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEEPNS_17MachineBasicBlockE">getPrevMapVal</a>(<em>unsigned</em> <dfn class="local col4 decl" id="124StageNum" title='StageNum' data-type='unsigned int' data-ref="124StageNum">StageNum</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="125PhiStage" title='PhiStage' data-type='unsigned int' data-ref="125PhiStage">PhiStage</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="126LoopVal" title='LoopVal' data-type='unsigned int' data-ref="126LoopVal">LoopVal</dfn>,</td></tr>
<tr><th id="337">337</th><td>                         <em>unsigned</em> <dfn class="local col7 decl" id="127LoopStage" title='LoopStage' data-type='unsigned int' data-ref="127LoopStage">LoopStage</dfn>, <a class="typedef" href="#llvm::SwingSchedulerDAG::ValueMapTy" title='llvm::SwingSchedulerDAG::ValueMapTy' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="llvm::SwingSchedulerDAG::ValueMapTy">ValueMapTy</a> *<dfn class="local col8 decl" id="128VRMap" title='VRMap' data-type='ValueMapTy *' data-ref="128VRMap">VRMap</dfn>,</td></tr>
<tr><th id="338">338</th><td>                         <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="129BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="129BB">BB</dfn>);</td></tr>
<tr><th id="339">339</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG16rewritePhiValuesEPNS_17MachineBasicBlockEjRNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairI1376084" title='llvm::SwingSchedulerDAG::rewritePhiValues' data-ref="_ZN4llvm17SwingSchedulerDAG16rewritePhiValuesEPNS_17MachineBasicBlockEjRNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairI1376084" id="_ZN4llvm17SwingSchedulerDAG16rewritePhiValuesEPNS_17MachineBasicBlockEjRNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairI1376084">rewritePhiValues</a>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="130NewBB" title='NewBB' data-type='llvm::MachineBasicBlock *' data-ref="130NewBB">NewBB</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="131StageNum" title='StageNum' data-type='unsigned int' data-ref="131StageNum">StageNum</dfn>,</td></tr>
<tr><th id="340">340</th><td>                        <a class="type" href="#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a> &amp;<dfn class="local col2 decl" id="132Schedule" title='Schedule' data-type='llvm::SMSchedule &amp;' data-ref="132Schedule">Schedule</dfn>, <a class="typedef" href="#llvm::SwingSchedulerDAG::ValueMapTy" title='llvm::SwingSchedulerDAG::ValueMapTy' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="llvm::SwingSchedulerDAG::ValueMapTy">ValueMapTy</a> *<dfn class="local col3 decl" id="133VRMap" title='VRMap' data-type='ValueMapTy *' data-ref="133VRMap">VRMap</dfn>,</td></tr>
<tr><th id="341">341</th><td>                        <a class="typedef" href="#llvm::SwingSchedulerDAG::InstrMapTy" title='llvm::SwingSchedulerDAG::InstrMapTy' data-type='DenseMap&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;' data-ref="llvm::SwingSchedulerDAG::InstrMapTy">InstrMapTy</a> &amp;<dfn class="local col4 decl" id="134InstrMap" title='InstrMap' data-type='InstrMapTy &amp;' data-ref="134InstrMap">InstrMap</dfn>);</td></tr>
<tr><th id="342">342</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG21rewriteScheduledInstrEPNS_17MachineBasicBlockERNS_10SMScheduleERNS_8DenseMapIPNS_12MachineInstrES7_NS_12DenseMapInfoIS7_E3719723" title='llvm::SwingSchedulerDAG::rewriteScheduledInstr' data-ref="_ZN4llvm17SwingSchedulerDAG21rewriteScheduledInstrEPNS_17MachineBasicBlockERNS_10SMScheduleERNS_8DenseMapIPNS_12MachineInstrES7_NS_12DenseMapInfoIS7_E3719723" id="_ZN4llvm17SwingSchedulerDAG21rewriteScheduledInstrEPNS_17MachineBasicBlockERNS_10SMScheduleERNS_8DenseMapIPNS_12MachineInstrES7_NS_12DenseMapInfoIS7_E3719723">rewriteScheduledInstr</a>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="135BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="135BB">BB</dfn>, <a class="type" href="#llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</a> &amp;<dfn class="local col6 decl" id="136Schedule" title='Schedule' data-type='llvm::SMSchedule &amp;' data-ref="136Schedule">Schedule</dfn>,</td></tr>
<tr><th id="343">343</th><td>                             <a class="typedef" href="#llvm::SwingSchedulerDAG::InstrMapTy" title='llvm::SwingSchedulerDAG::InstrMapTy' data-type='DenseMap&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;' data-ref="llvm::SwingSchedulerDAG::InstrMapTy">InstrMapTy</a> &amp;<dfn class="local col7 decl" id="137InstrMap" title='InstrMap' data-type='InstrMapTy &amp;' data-ref="137InstrMap">InstrMap</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="138CurStageNum" title='CurStageNum' data-type='unsigned int' data-ref="138CurStageNum">CurStageNum</dfn>,</td></tr>
<tr><th id="344">344</th><td>                             <em>unsigned</em> <dfn class="local col9 decl" id="139PhiNum" title='PhiNum' data-type='unsigned int' data-ref="139PhiNum">PhiNum</dfn>, <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="140Phi" title='Phi' data-type='llvm::MachineInstr *' data-ref="140Phi">Phi</dfn>,</td></tr>
<tr><th id="345">345</th><td>                             <em>unsigned</em> <dfn class="local col1 decl" id="141OldReg" title='OldReg' data-type='unsigned int' data-ref="141OldReg">OldReg</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="142NewReg" title='NewReg' data-type='unsigned int' data-ref="142NewReg">NewReg</dfn>,</td></tr>
<tr><th id="346">346</th><td>                             <em>unsigned</em> <dfn class="local col3 decl" id="143PrevReg" title='PrevReg' data-type='unsigned int' data-ref="143PrevReg">PrevReg</dfn> = <var>0</var>);</td></tr>
<tr><th id="347">347</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG21canUseLastOffsetValueEPNS_12MachineInstrERjS3_S3_Rl" title='llvm::SwingSchedulerDAG::canUseLastOffsetValue' data-ref="_ZN4llvm17SwingSchedulerDAG21canUseLastOffsetValueEPNS_12MachineInstrERjS3_S3_Rl" id="_ZN4llvm17SwingSchedulerDAG21canUseLastOffsetValueEPNS_12MachineInstrERjS3_S3_Rl">canUseLastOffsetValue</a>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="144MI" title='MI' data-type='llvm::MachineInstr *' data-ref="144MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col5 decl" id="145BasePos" title='BasePos' data-type='unsigned int &amp;' data-ref="145BasePos">BasePos</dfn>,</td></tr>
<tr><th id="348">348</th><td>                             <em>unsigned</em> &amp;<dfn class="local col6 decl" id="146OffsetPos" title='OffsetPos' data-type='unsigned int &amp;' data-ref="146OffsetPos">OffsetPos</dfn>, <em>unsigned</em> &amp;<dfn class="local col7 decl" id="147NewBase" title='NewBase' data-type='unsigned int &amp;' data-ref="147NewBase">NewBase</dfn>,</td></tr>
<tr><th id="349">349</th><td>                             <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col8 decl" id="148NewOffset" title='NewOffset' data-type='int64_t &amp;' data-ref="148NewOffset">NewOffset</dfn>);</td></tr>
<tr><th id="350">350</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG14postprocessDAGEv" title='llvm::SwingSchedulerDAG::postprocessDAG' data-ref="_ZN4llvm17SwingSchedulerDAG14postprocessDAGEv" id="_ZN4llvm17SwingSchedulerDAG14postprocessDAGEv">postprocessDAG</a>();</td></tr>
<tr><th id="351">351</th><td>  <i class="doc">/// Set the Minimum Initiation Interval for this schedule attempt.</i></td></tr>
<tr><th id="352">352</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG6setMIIEjj" title='llvm::SwingSchedulerDAG::setMII' data-ref="_ZN4llvm17SwingSchedulerDAG6setMIIEjj" id="_ZN4llvm17SwingSchedulerDAG6setMIIEjj">setMII</a>(<em>unsigned</em> <dfn class="local col9 decl" id="149ResMII" title='ResMII' data-type='unsigned int' data-ref="149ResMII">ResMII</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="150RecMII" title='RecMII' data-type='unsigned int' data-ref="150RecMII">RecMII</dfn>);</td></tr>
<tr><th id="353">353</th><td>  <i class="doc">/// Set the Maximum Initiation Interval for this schedule attempt.</i></td></tr>
<tr><th id="354">354</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm17SwingSchedulerDAG9setMAX_IIEv" title='llvm::SwingSchedulerDAG::setMAX_II' data-ref="_ZN4llvm17SwingSchedulerDAG9setMAX_IIEv" id="_ZN4llvm17SwingSchedulerDAG9setMAX_IIEv">setMAX_II</a>();</td></tr>
<tr><th id="355">355</th><td>};</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td><i class="doc">/// A NodeSet contains a set of SUnit DAG nodes with additional information</i></td></tr>
<tr><th id="358">358</th><td><i class="doc">/// that assigns a priority to the set.</i></td></tr>
<tr><th id="359">359</th><td><b>class</b> <dfn class="type def" id="llvm::NodeSet" title='llvm::NodeSet' data-ref="llvm::NodeSet">NodeSet</dfn> {</td></tr>
<tr><th id="360">360</th><td>  <a class="type" href="../ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector">SetVector</a>&lt;<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; <dfn class="decl" id="llvm::NodeSet::Nodes" title='llvm::NodeSet::Nodes' data-ref="llvm::NodeSet::Nodes">Nodes</dfn>;</td></tr>
<tr><th id="361">361</th><td>  <em>bool</em> <dfn class="decl" id="llvm::NodeSet::HasRecurrence" title='llvm::NodeSet::HasRecurrence' data-ref="llvm::NodeSet::HasRecurrence">HasRecurrence</dfn> = <b>false</b>;</td></tr>
<tr><th id="362">362</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::NodeSet::RecMII" title='llvm::NodeSet::RecMII' data-ref="llvm::NodeSet::RecMII">RecMII</dfn> = <var>0</var>;</td></tr>
<tr><th id="363">363</th><td>  <em>int</em> <dfn class="decl" id="llvm::NodeSet::MaxMOV" title='llvm::NodeSet::MaxMOV' data-ref="llvm::NodeSet::MaxMOV">MaxMOV</dfn> = <var>0</var>;</td></tr>
<tr><th id="364">364</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::NodeSet::MaxDepth" title='llvm::NodeSet::MaxDepth' data-ref="llvm::NodeSet::MaxDepth">MaxDepth</dfn> = <var>0</var>;</td></tr>
<tr><th id="365">365</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::NodeSet::Colocate" title='llvm::NodeSet::Colocate' data-ref="llvm::NodeSet::Colocate">Colocate</dfn> = <var>0</var>;</td></tr>
<tr><th id="366">366</th><td>  <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="decl" id="llvm::NodeSet::ExceedPressure" title='llvm::NodeSet::ExceedPressure' data-ref="llvm::NodeSet::ExceedPressure">ExceedPressure</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="367">367</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::NodeSet::Latency" title='llvm::NodeSet::Latency' data-ref="llvm::NodeSet::Latency">Latency</dfn> = <var>0</var>;</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td><b>public</b>:</td></tr>
<tr><th id="370">370</th><td>  <b>using</b> <dfn class="typedef" id="llvm::NodeSet::iterator" title='llvm::NodeSet::iterator' data-type='SetVector&lt;SUnit *&gt;::const_iterator' data-ref="llvm::NodeSet::iterator">iterator</dfn> = <a class="type" href="../ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector">SetVector</a>&lt;<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt;::<a class="typedef" href="../ADT/SetVector.h.html#llvm::SetVector{llvm::SUnit*,std::vector{llvm::SUnit*,std::allocator{llvm::SUnit*}},llvm::DenseSet{llvm::SUnit*,llvm::DenseMapInfo{llvm::SUnit*}}}::const_iterator" title='llvm::SetVector&lt;llvm::SUnit *, std::vector&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt;, llvm::DenseSet&lt;llvm::SUnit *, llvm::DenseMapInfo&lt;llvm::SUnit *&gt; &gt; &gt;::const_iterator' data-type='typename vector_type::const_iterator' data-ref="llvm::SetVector{llvm::SUnit*,std::vector{llvm::SUnit*,std::allocator{llvm::SUnit*}},llvm::DenseSet{llvm::SUnit*,llvm::DenseMapInfo{llvm::SUnit*}}}::const_iterator">const_iterator</a>;</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td>  <dfn class="decl def" id="_ZN4llvm7NodeSetC1Ev" title='llvm::NodeSet::NodeSet' data-ref="_ZN4llvm7NodeSetC1Ev">NodeSet</dfn>() = <b>default</b>;</td></tr>
<tr><th id="373">373</th><td>  <dfn class="decl def" id="_ZN4llvm7NodeSetC1EN9__gnu_cxx17__normal_iteratorIPKPNS_5SUnitESt6vectorIS4_SaIS4_EEEESA_" title='llvm::NodeSet::NodeSet' data-ref="_ZN4llvm7NodeSetC1EN9__gnu_cxx17__normal_iteratorIPKPNS_5SUnitESt6vectorIS4_SaIS4_EEEESA_">NodeSet</dfn>(<a class="typedef" href="#llvm::NodeSet::iterator" title='llvm::NodeSet::iterator' data-type='SetVector&lt;SUnit *&gt;::const_iterator' data-ref="llvm::NodeSet::iterator">iterator</a> <dfn class="local col1 decl" id="151S" title='S' data-type='iterator' data-ref="151S">S</dfn>, <a class="typedef" href="#llvm::NodeSet::iterator" title='llvm::NodeSet::iterator' data-type='SetVector&lt;SUnit *&gt;::const_iterator' data-ref="llvm::NodeSet::iterator">iterator</a> <dfn class="local col2 decl" id="152E" title='E' data-type='iterator' data-ref="152E">E</dfn>) : <a class="member" href="#llvm::NodeSet::Nodes" title='llvm::NodeSet::Nodes' data-ref="llvm::NodeSet::Nodes">Nodes</a><a class="ref" href="../ADT/SetVector.h.html#_ZN4llvm9SetVectorC1ET_S1_" title='llvm::SetVector::SetVector&lt;T, Vector, Set&gt;' data-ref="_ZN4llvm9SetVectorC1ET_S1_">(</a><a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;llvm::SUnit *const *, std::vector&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{llvm::SUnit*const*,std::vector{llvm::SUnit*,std::allocator{llvm::SUnit*}}}::__normal_iterator"></a><a class="local col1 ref" href="#151S" title='S' data-ref="151S">S</a>, <a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;llvm::SUnit *const *, std::vector&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{llvm::SUnit*const*,std::vector{llvm::SUnit*,std::allocator{llvm::SUnit*}}}::__normal_iterator"></a><a class="local col2 ref" href="#152E" title='E' data-ref="152E">E</a>), <a class="member" href="#llvm::NodeSet::HasRecurrence" title='llvm::NodeSet::HasRecurrence' data-ref="llvm::NodeSet::HasRecurrence">HasRecurrence</a>(<b>true</b>) {</td></tr>
<tr><th id="374">374</th><td>    <a class="member" href="#llvm::NodeSet::Latency" title='llvm::NodeSet::Latency' data-ref="llvm::NodeSet::Latency">Latency</a> = <var>0</var>;</td></tr>
<tr><th id="375">375</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="153i" title='i' data-type='unsigned int' data-ref="153i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="154e" title='e' data-type='unsigned int' data-ref="154e">e</dfn> = <a class="member" href="#llvm::NodeSet::Nodes" title='llvm::NodeSet::Nodes' data-ref="llvm::NodeSet::Nodes">Nodes</a>.<a class="ref" href="../ADT/SetVector.h.html#_ZNK4llvm9SetVector4sizeEv" title='llvm::SetVector::size' data-ref="_ZNK4llvm9SetVector4sizeEv">size</a>(); <a class="local col3 ref" href="#153i" title='i' data-ref="153i">i</a> &lt; <a class="local col4 ref" href="#154e" title='e' data-ref="154e">e</a>; ++<a class="local col3 ref" href="#153i" title='i' data-ref="153i">i</a>)</td></tr>
<tr><th id="376">376</th><td>      <b>for</b> (<em>const</em> <a class="type" href="ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col5 decl" id="155Succ" title='Succ' data-type='const llvm::SDep &amp;' data-ref="155Succ">Succ</dfn> : <a class="member" href="#llvm::NodeSet::Nodes" title='llvm::NodeSet::Nodes' data-ref="llvm::NodeSet::Nodes">Nodes</a><a class="ref" href="../ADT/SetVector.h.html#_ZNK4llvm9SetVectorixENT0_9size_typeE" title='llvm::SetVector::operator[]' data-ref="_ZNK4llvm9SetVectorixENT0_9size_typeE">[<a class="local col3 ref" href="#153i" title='i' data-ref="153i">i</a>]</a>-&gt;<a class="ref" href="ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>)</td></tr>
<tr><th id="377">377</th><td>        <b>if</b> (<a class="member" href="#llvm::NodeSet::Nodes" title='llvm::NodeSet::Nodes' data-ref="llvm::NodeSet::Nodes">Nodes</a>.<a class="ref" href="../ADT/SetVector.h.html#_ZNK4llvm9SetVector5countERKT_" title='llvm::SetVector::count' data-ref="_ZNK4llvm9SetVector5countERKT_">count</a>(<a class="local col5 ref" href="#155Succ" title='Succ' data-ref="155Succ">Succ</a>.<a class="ref" href="ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()))</td></tr>
<tr><th id="378">378</th><td>          <a class="member" href="#llvm::NodeSet::Latency" title='llvm::NodeSet::Latency' data-ref="llvm::NodeSet::Latency">Latency</a> += <a class="local col5 ref" href="#155Succ" title='Succ' data-ref="155Succ">Succ</a>.<a class="ref" href="ScheduleDAG.h.html#_ZNK4llvm4SDep10getLatencyEv" title='llvm::SDep::getLatency' data-ref="_ZNK4llvm4SDep10getLatencyEv">getLatency</a>();</td></tr>
<tr><th id="379">379</th><td>  }</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td>  <em>bool</em> <dfn class="decl def" id="_ZN4llvm7NodeSet6insertEPNS_5SUnitE" title='llvm::NodeSet::insert' data-ref="_ZN4llvm7NodeSet6insertEPNS_5SUnitE">insert</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="156SU" title='SU' data-type='llvm::SUnit *' data-ref="156SU">SU</dfn>) { <b>return</b> <a class="member" href="#llvm::NodeSet::Nodes" title='llvm::NodeSet::Nodes' data-ref="llvm::NodeSet::Nodes">Nodes</a>.<a class="ref" href="../ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col6 ref" href="#156SU" title='SU' data-ref="156SU">SU</a>); }</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm7NodeSet6insertEN9__gnu_cxx17__normal_iteratorIPKPNS_5SUnitESt6vectorIS4_SaIS4_EEEESA_" title='llvm::NodeSet::insert' data-ref="_ZN4llvm7NodeSet6insertEN9__gnu_cxx17__normal_iteratorIPKPNS_5SUnitESt6vectorIS4_SaIS4_EEEESA_">insert</dfn>(<a class="typedef" href="#llvm::NodeSet::iterator" title='llvm::NodeSet::iterator' data-type='SetVector&lt;SUnit *&gt;::const_iterator' data-ref="llvm::NodeSet::iterator">iterator</a> <dfn class="local col7 decl" id="157S" title='S' data-type='iterator' data-ref="157S">S</dfn>, <a class="typedef" href="#llvm::NodeSet::iterator" title='llvm::NodeSet::iterator' data-type='SetVector&lt;SUnit *&gt;::const_iterator' data-ref="llvm::NodeSet::iterator">iterator</a> <dfn class="local col8 decl" id="158E" title='E' data-type='iterator' data-ref="158E">E</dfn>) { <a class="member" href="#llvm::NodeSet::Nodes" title='llvm::NodeSet::Nodes' data-ref="llvm::NodeSet::Nodes">Nodes</a>.<a class="ref" href="../ADT/SetVector.h.html#_ZN4llvm9SetVector6insertET_S1_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertET_S1_">insert</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;llvm::SUnit *const *, std::vector&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{llvm::SUnit*const*,std::vector{llvm::SUnit*,std::allocator{llvm::SUnit*}}}::__normal_iterator"></a><a class="local col7 ref" href="#157S" title='S' data-ref="157S">S</a>, <a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;llvm::SUnit *const *, std::vector&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{llvm::SUnit*const*,std::vector{llvm::SUnit*,std::allocator{llvm::SUnit*}}}::__normal_iterator"></a><a class="local col8 ref" href="#158E" title='E' data-ref="158E">E</a>); }</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>  <b>template</b> &lt;<b>typename</b> UnaryPredicate&gt; <em>bool</em> <dfn class="decl def" id="_ZN4llvm7NodeSet9remove_ifET_" title='llvm::NodeSet::remove_if' data-ref="_ZN4llvm7NodeSet9remove_ifET_">remove_if</dfn>(UnaryPredicate <dfn class="local col9 decl" id="159P" title='P' data-type='UnaryPredicate' data-ref="159P">P</dfn>) {</td></tr>
<tr><th id="386">386</th><td>    <b>return</b> <a class="member" href="#llvm::NodeSet::Nodes" title='llvm::NodeSet::Nodes' data-ref="llvm::NodeSet::Nodes">Nodes</a>.remove_if(<a class="local col9 ref" href="#159P" title='P' data-ref="159P">P</a>);</td></tr>
<tr><th id="387">387</th><td>  }</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm7NodeSet5countEPNS_5SUnitE" title='llvm::NodeSet::count' data-ref="_ZNK4llvm7NodeSet5countEPNS_5SUnitE">count</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="160SU" title='SU' data-type='llvm::SUnit *' data-ref="160SU">SU</dfn>) <em>const</em> { <b>return</b> <a class="member" href="#llvm::NodeSet::Nodes" title='llvm::NodeSet::Nodes' data-ref="llvm::NodeSet::Nodes">Nodes</a>.<a class="ref" href="../ADT/SetVector.h.html#_ZNK4llvm9SetVector5countERKT_" title='llvm::SetVector::count' data-ref="_ZNK4llvm9SetVector5countERKT_">count</a>(<a class="local col0 ref" href="#160SU" title='SU' data-ref="160SU">SU</a>); }</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td>  <em>bool</em> <dfn class="decl def" id="_ZN4llvm7NodeSet13hasRecurrenceEv" title='llvm::NodeSet::hasRecurrence' data-ref="_ZN4llvm7NodeSet13hasRecurrenceEv">hasRecurrence</dfn>() { <b>return</b> <a class="member" href="#llvm::NodeSet::HasRecurrence" title='llvm::NodeSet::HasRecurrence' data-ref="llvm::NodeSet::HasRecurrence">HasRecurrence</a>; };</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm7NodeSet4sizeEv" title='llvm::NodeSet::size' data-ref="_ZNK4llvm7NodeSet4sizeEv">size</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::NodeSet::Nodes" title='llvm::NodeSet::Nodes' data-ref="llvm::NodeSet::Nodes">Nodes</a>.<a class="ref" href="../ADT/SetVector.h.html#_ZNK4llvm9SetVector4sizeEv" title='llvm::SetVector::size' data-ref="_ZNK4llvm9SetVector4sizeEv">size</a>(); }</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm7NodeSet5emptyEv" title='llvm::NodeSet::empty' data-ref="_ZNK4llvm7NodeSet5emptyEv">empty</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::NodeSet::Nodes" title='llvm::NodeSet::Nodes' data-ref="llvm::NodeSet::Nodes">Nodes</a>.<a class="ref" href="../ADT/SetVector.h.html#_ZNK4llvm9SetVector5emptyEv" title='llvm::SetVector::empty' data-ref="_ZNK4llvm9SetVector5emptyEv">empty</a>(); }</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td>  <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="decl def" id="_ZNK4llvm7NodeSet7getNodeEj" title='llvm::NodeSet::getNode' data-ref="_ZNK4llvm7NodeSet7getNodeEj">getNode</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="161i" title='i' data-type='unsigned int' data-ref="161i">i</dfn>) <em>const</em> { <b>return</b> <a class="member" href="#llvm::NodeSet::Nodes" title='llvm::NodeSet::Nodes' data-ref="llvm::NodeSet::Nodes">Nodes</a><a class="ref" href="../ADT/SetVector.h.html#_ZNK4llvm9SetVectorixENT0_9size_typeE" title='llvm::SetVector::operator[]' data-ref="_ZNK4llvm9SetVectorixENT0_9size_typeE">[<a class="local col1 ref" href="#161i" title='i' data-ref="161i">i</a>]</a>; };</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm7NodeSet9setRecMIIEj" title='llvm::NodeSet::setRecMII' data-ref="_ZN4llvm7NodeSet9setRecMIIEj">setRecMII</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="162mii" title='mii' data-type='unsigned int' data-ref="162mii">mii</dfn>) { <a class="member" href="#llvm::NodeSet::RecMII" title='llvm::NodeSet::RecMII' data-ref="llvm::NodeSet::RecMII">RecMII</a> = <a class="local col2 ref" href="#162mii" title='mii' data-ref="162mii">mii</a>; };</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm7NodeSet11setColocateEj" title='llvm::NodeSet::setColocate' data-ref="_ZN4llvm7NodeSet11setColocateEj">setColocate</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="163c" title='c' data-type='unsigned int' data-ref="163c">c</dfn>) { <a class="member" href="#llvm::NodeSet::Colocate" title='llvm::NodeSet::Colocate' data-ref="llvm::NodeSet::Colocate">Colocate</a> = <a class="local col3 ref" href="#163c" title='c' data-ref="163c">c</a>; };</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm7NodeSet17setExceedPressureEPNS_5SUnitE" title='llvm::NodeSet::setExceedPressure' data-ref="_ZN4llvm7NodeSet17setExceedPressureEPNS_5SUnitE">setExceedPressure</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="164SU" title='SU' data-type='llvm::SUnit *' data-ref="164SU">SU</dfn>) { <a class="member" href="#llvm::NodeSet::ExceedPressure" title='llvm::NodeSet::ExceedPressure' data-ref="llvm::NodeSet::ExceedPressure">ExceedPressure</a> = <a class="local col4 ref" href="#164SU" title='SU' data-ref="164SU">SU</a>; }</td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td>  <em>bool</em> <dfn class="decl def" id="_ZN4llvm7NodeSet10isExceedSUEPNS_5SUnitE" title='llvm::NodeSet::isExceedSU' data-ref="_ZN4llvm7NodeSet10isExceedSUEPNS_5SUnitE">isExceedSU</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="165SU" title='SU' data-type='llvm::SUnit *' data-ref="165SU">SU</dfn>) { <b>return</b> <a class="member" href="#llvm::NodeSet::ExceedPressure" title='llvm::NodeSet::ExceedPressure' data-ref="llvm::NodeSet::ExceedPressure">ExceedPressure</a> == <a class="local col5 ref" href="#165SU" title='SU' data-ref="165SU">SU</a>; }</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td>  <em>int</em> <dfn class="decl def" id="_ZN4llvm7NodeSet13compareRecMIIERS0_" title='llvm::NodeSet::compareRecMII' data-ref="_ZN4llvm7NodeSet13compareRecMIIERS0_">compareRecMII</dfn>(<a class="type" href="#llvm::NodeSet" title='llvm::NodeSet' data-ref="llvm::NodeSet">NodeSet</a> &amp;<dfn class="local col6 decl" id="166RHS" title='RHS' data-type='llvm::NodeSet &amp;' data-ref="166RHS">RHS</dfn>) { <b>return</b> <a class="member" href="#llvm::NodeSet::RecMII" title='llvm::NodeSet::RecMII' data-ref="llvm::NodeSet::RecMII">RecMII</a> - <a class="local col6 ref" href="#166RHS" title='RHS' data-ref="166RHS">RHS</a>.<a class="member" href="#llvm::NodeSet::RecMII" title='llvm::NodeSet::RecMII' data-ref="llvm::NodeSet::RecMII">RecMII</a>; }</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td>  <em>int</em> <dfn class="decl def" id="_ZN4llvm7NodeSet9getRecMIIEv" title='llvm::NodeSet::getRecMII' data-ref="_ZN4llvm7NodeSet9getRecMIIEv">getRecMII</dfn>() { <b>return</b> <a class="member" href="#llvm::NodeSet::RecMII" title='llvm::NodeSet::RecMII' data-ref="llvm::NodeSet::RecMII">RecMII</a>; }</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td>  <i class="doc">/// Summarize node functions for the entire node set.</i></td></tr>
<tr><th id="412">412</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm7NodeSet18computeNodeSetInfoEPNS_17SwingSchedulerDAGE" title='llvm::NodeSet::computeNodeSetInfo' data-ref="_ZN4llvm7NodeSet18computeNodeSetInfoEPNS_17SwingSchedulerDAGE">computeNodeSetInfo</dfn>(<a class="type" href="#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a> *<dfn class="local col7 decl" id="167SSD" title='SSD' data-type='llvm::SwingSchedulerDAG *' data-ref="167SSD">SSD</dfn>) {</td></tr>
<tr><th id="413">413</th><td>    <b>for</b> (<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="168SU" title='SU' data-type='llvm::SUnit *' data-ref="168SU">SU</dfn> : *<b>this</b>) {</td></tr>
<tr><th id="414">414</th><td>      <a class="member" href="#llvm::NodeSet::MaxMOV" title='llvm::NodeSet::MaxMOV' data-ref="llvm::NodeSet::MaxMOV">MaxMOV</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="member" href="#llvm::NodeSet::MaxMOV" title='llvm::NodeSet::MaxMOV' data-ref="llvm::NodeSet::MaxMOV">MaxMOV</a>, <a class="local col7 ref" href="#167SSD" title='SSD' data-ref="167SSD">SSD</a>-&gt;<a class="ref" href="#_ZN4llvm17SwingSchedulerDAG6getMOVEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getMOV' data-ref="_ZN4llvm17SwingSchedulerDAG6getMOVEPNS_5SUnitE">getMOV</a>(<a class="local col8 ref" href="#168SU" title='SU' data-ref="168SU">SU</a>));</td></tr>
<tr><th id="415">415</th><td>      <a class="member" href="#llvm::NodeSet::MaxDepth" title='llvm::NodeSet::MaxDepth' data-ref="llvm::NodeSet::MaxDepth">MaxDepth</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="member" href="#llvm::NodeSet::MaxDepth" title='llvm::NodeSet::MaxDepth' data-ref="llvm::NodeSet::MaxDepth">MaxDepth</a>, <a class="local col7 ref" href="#167SSD" title='SSD' data-ref="167SSD">SSD</a>-&gt;<a class="ref" href="#_ZN4llvm17SwingSchedulerDAG8getDepthEPNS_5SUnitE" title='llvm::SwingSchedulerDAG::getDepth' data-ref="_ZN4llvm17SwingSchedulerDAG8getDepthEPNS_5SUnitE">getDepth</a>(<a class="local col8 ref" href="#168SU" title='SU' data-ref="168SU">SU</a>));</td></tr>
<tr><th id="416">416</th><td>    }</td></tr>
<tr><th id="417">417</th><td>  }</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm7NodeSet10getLatencyEv" title='llvm::NodeSet::getLatency' data-ref="_ZN4llvm7NodeSet10getLatencyEv">getLatency</dfn>() { <b>return</b> <a class="member" href="#llvm::NodeSet::Latency" title='llvm::NodeSet::Latency' data-ref="llvm::NodeSet::Latency">Latency</a>; }</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm7NodeSet11getMaxDepthEv" title='llvm::NodeSet::getMaxDepth' data-ref="_ZN4llvm7NodeSet11getMaxDepthEv">getMaxDepth</dfn>() { <b>return</b> <a class="member" href="#llvm::NodeSet::MaxDepth" title='llvm::NodeSet::MaxDepth' data-ref="llvm::NodeSet::MaxDepth">MaxDepth</a>; }</td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm7NodeSet5clearEv" title='llvm::NodeSet::clear' data-ref="_ZN4llvm7NodeSet5clearEv">clear</dfn>() {</td></tr>
<tr><th id="424">424</th><td>    <a class="member" href="#llvm::NodeSet::Nodes" title='llvm::NodeSet::Nodes' data-ref="llvm::NodeSet::Nodes">Nodes</a>.<a class="ref" href="../ADT/SetVector.h.html#_ZN4llvm9SetVector5clearEv" title='llvm::SetVector::clear' data-ref="_ZN4llvm9SetVector5clearEv">clear</a>();</td></tr>
<tr><th id="425">425</th><td>    <a class="member" href="#llvm::NodeSet::RecMII" title='llvm::NodeSet::RecMII' data-ref="llvm::NodeSet::RecMII">RecMII</a> = <var>0</var>;</td></tr>
<tr><th id="426">426</th><td>    <a class="member" href="#llvm::NodeSet::HasRecurrence" title='llvm::NodeSet::HasRecurrence' data-ref="llvm::NodeSet::HasRecurrence">HasRecurrence</a> = <b>false</b>;</td></tr>
<tr><th id="427">427</th><td>    <a class="member" href="#llvm::NodeSet::MaxMOV" title='llvm::NodeSet::MaxMOV' data-ref="llvm::NodeSet::MaxMOV">MaxMOV</a> = <var>0</var>;</td></tr>
<tr><th id="428">428</th><td>    <a class="member" href="#llvm::NodeSet::MaxDepth" title='llvm::NodeSet::MaxDepth' data-ref="llvm::NodeSet::MaxDepth">MaxDepth</a> = <var>0</var>;</td></tr>
<tr><th id="429">429</th><td>    <a class="member" href="#llvm::NodeSet::Colocate" title='llvm::NodeSet::Colocate' data-ref="llvm::NodeSet::Colocate">Colocate</a> = <var>0</var>;</td></tr>
<tr><th id="430">430</th><td>    <a class="member" href="#llvm::NodeSet::ExceedPressure" title='llvm::NodeSet::ExceedPressure' data-ref="llvm::NodeSet::ExceedPressure">ExceedPressure</a> = <b>nullptr</b>;</td></tr>
<tr><th id="431">431</th><td>  }</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td>  <dfn class="decl def" id="_ZN4llvm7NodeSetcvRNS_9SetVectorIPNS_5SUnitESt6vectorIS3_SaIS3_EENS_8DenseSetIS3_NS_12DenseMapInfoIS3_EEEEEEEv" title='llvm::NodeSet::operator llvm::SetVector&lt;llvm::SUnit *, std::vector&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt;, llvm::DenseSet&lt;llvm::SUnit *, llvm::DenseMapInfo&lt;llvm::SUnit *&gt; &gt; &gt; &amp;' data-ref="_ZN4llvm7NodeSetcvRNS_9SetVectorIPNS_5SUnitESt6vectorIS3_SaIS3_EENS_8DenseSetIS3_NS_12DenseMapInfoIS3_EEEEEEEv"><b>operator</b> <a class="type" href="../ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector">SetVector</a>&lt;<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; &amp;</dfn>() { <b>return</b> <a class="member" href="#llvm::NodeSet::Nodes" title='llvm::NodeSet::Nodes' data-ref="llvm::NodeSet::Nodes">Nodes</a>; }</td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td>  <i class="doc">/// Sort the node sets by importance. First, rank them by recurrence MII,</i></td></tr>
<tr><th id="436">436</th><td><i class="doc">  /// then by mobility (least mobile done first), and finally by depth.</i></td></tr>
<tr><th id="437">437</th><td><i class="doc">  /// Each node set may contain a colocate value which is used as the first</i></td></tr>
<tr><th id="438">438</th><td><i class="doc">  /// tie breaker, if it's set.</i></td></tr>
<tr><th id="439">439</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm7NodeSetgtERKS0_" title='llvm::NodeSet::operator&gt;' data-ref="_ZNK4llvm7NodeSetgtERKS0_"><b>operator</b>&gt;</dfn>(<em>const</em> <a class="type" href="#llvm::NodeSet" title='llvm::NodeSet' data-ref="llvm::NodeSet">NodeSet</a> &amp;<dfn class="local col9 decl" id="169RHS" title='RHS' data-type='const llvm::NodeSet &amp;' data-ref="169RHS">RHS</dfn>) <em>const</em> {</td></tr>
<tr><th id="440">440</th><td>    <b>if</b> (<a class="member" href="#llvm::NodeSet::RecMII" title='llvm::NodeSet::RecMII' data-ref="llvm::NodeSet::RecMII">RecMII</a> == <a class="local col9 ref" href="#169RHS" title='RHS' data-ref="169RHS">RHS</a>.<a class="member" href="#llvm::NodeSet::RecMII" title='llvm::NodeSet::RecMII' data-ref="llvm::NodeSet::RecMII">RecMII</a>) {</td></tr>
<tr><th id="441">441</th><td>      <b>if</b> (<a class="member" href="#llvm::NodeSet::Colocate" title='llvm::NodeSet::Colocate' data-ref="llvm::NodeSet::Colocate">Colocate</a> != <var>0</var> &amp;&amp; <a class="local col9 ref" href="#169RHS" title='RHS' data-ref="169RHS">RHS</a>.<a class="member" href="#llvm::NodeSet::Colocate" title='llvm::NodeSet::Colocate' data-ref="llvm::NodeSet::Colocate">Colocate</a> != <var>0</var> &amp;&amp; <a class="member" href="#llvm::NodeSet::Colocate" title='llvm::NodeSet::Colocate' data-ref="llvm::NodeSet::Colocate">Colocate</a> != <a class="local col9 ref" href="#169RHS" title='RHS' data-ref="169RHS">RHS</a>.<a class="member" href="#llvm::NodeSet::Colocate" title='llvm::NodeSet::Colocate' data-ref="llvm::NodeSet::Colocate">Colocate</a>)</td></tr>
<tr><th id="442">442</th><td>        <b>return</b> <a class="member" href="#llvm::NodeSet::Colocate" title='llvm::NodeSet::Colocate' data-ref="llvm::NodeSet::Colocate">Colocate</a> &lt; <a class="local col9 ref" href="#169RHS" title='RHS' data-ref="169RHS">RHS</a>.<a class="member" href="#llvm::NodeSet::Colocate" title='llvm::NodeSet::Colocate' data-ref="llvm::NodeSet::Colocate">Colocate</a>;</td></tr>
<tr><th id="443">443</th><td>      <b>if</b> (<a class="member" href="#llvm::NodeSet::MaxMOV" title='llvm::NodeSet::MaxMOV' data-ref="llvm::NodeSet::MaxMOV">MaxMOV</a> == <a class="local col9 ref" href="#169RHS" title='RHS' data-ref="169RHS">RHS</a>.<a class="member" href="#llvm::NodeSet::MaxMOV" title='llvm::NodeSet::MaxMOV' data-ref="llvm::NodeSet::MaxMOV">MaxMOV</a>)</td></tr>
<tr><th id="444">444</th><td>        <b>return</b> <a class="member" href="#llvm::NodeSet::MaxDepth" title='llvm::NodeSet::MaxDepth' data-ref="llvm::NodeSet::MaxDepth">MaxDepth</a> &gt; <a class="local col9 ref" href="#169RHS" title='RHS' data-ref="169RHS">RHS</a>.<a class="member" href="#llvm::NodeSet::MaxDepth" title='llvm::NodeSet::MaxDepth' data-ref="llvm::NodeSet::MaxDepth">MaxDepth</a>;</td></tr>
<tr><th id="445">445</th><td>      <b>return</b> <a class="member" href="#llvm::NodeSet::MaxMOV" title='llvm::NodeSet::MaxMOV' data-ref="llvm::NodeSet::MaxMOV">MaxMOV</a> &lt; <a class="local col9 ref" href="#169RHS" title='RHS' data-ref="169RHS">RHS</a>.<a class="member" href="#llvm::NodeSet::MaxMOV" title='llvm::NodeSet::MaxMOV' data-ref="llvm::NodeSet::MaxMOV">MaxMOV</a>;</td></tr>
<tr><th id="446">446</th><td>    }</td></tr>
<tr><th id="447">447</th><td>    <b>return</b> <a class="member" href="#llvm::NodeSet::RecMII" title='llvm::NodeSet::RecMII' data-ref="llvm::NodeSet::RecMII">RecMII</a> &gt; <a class="local col9 ref" href="#169RHS" title='RHS' data-ref="169RHS">RHS</a>.<a class="member" href="#llvm::NodeSet::RecMII" title='llvm::NodeSet::RecMII' data-ref="llvm::NodeSet::RecMII">RecMII</a>;</td></tr>
<tr><th id="448">448</th><td>  }</td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm7NodeSeteqERKS0_" title='llvm::NodeSet::operator==' data-ref="_ZNK4llvm7NodeSeteqERKS0_"><b>operator</b>==</dfn>(<em>const</em> <a class="type" href="#llvm::NodeSet" title='llvm::NodeSet' data-ref="llvm::NodeSet">NodeSet</a> &amp;<dfn class="local col0 decl" id="170RHS" title='RHS' data-type='const llvm::NodeSet &amp;' data-ref="170RHS">RHS</dfn>) <em>const</em> {</td></tr>
<tr><th id="451">451</th><td>    <b>return</b> <a class="member" href="#llvm::NodeSet::RecMII" title='llvm::NodeSet::RecMII' data-ref="llvm::NodeSet::RecMII">RecMII</a> == <a class="local col0 ref" href="#170RHS" title='RHS' data-ref="170RHS">RHS</a>.<a class="member" href="#llvm::NodeSet::RecMII" title='llvm::NodeSet::RecMII' data-ref="llvm::NodeSet::RecMII">RecMII</a> &amp;&amp; <a class="member" href="#llvm::NodeSet::MaxMOV" title='llvm::NodeSet::MaxMOV' data-ref="llvm::NodeSet::MaxMOV">MaxMOV</a> == <a class="local col0 ref" href="#170RHS" title='RHS' data-ref="170RHS">RHS</a>.<a class="member" href="#llvm::NodeSet::MaxMOV" title='llvm::NodeSet::MaxMOV' data-ref="llvm::NodeSet::MaxMOV">MaxMOV</a> &amp;&amp;</td></tr>
<tr><th id="452">452</th><td>           <a class="member" href="#llvm::NodeSet::MaxDepth" title='llvm::NodeSet::MaxDepth' data-ref="llvm::NodeSet::MaxDepth">MaxDepth</a> == <a class="local col0 ref" href="#170RHS" title='RHS' data-ref="170RHS">RHS</a>.<a class="member" href="#llvm::NodeSet::MaxDepth" title='llvm::NodeSet::MaxDepth' data-ref="llvm::NodeSet::MaxDepth">MaxDepth</a>;</td></tr>
<tr><th id="453">453</th><td>  }</td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm7NodeSetneERKS0_" title='llvm::NodeSet::operator!=' data-ref="_ZNK4llvm7NodeSetneERKS0_"><b>operator</b>!=</dfn>(<em>const</em> <a class="type" href="#llvm::NodeSet" title='llvm::NodeSet' data-ref="llvm::NodeSet">NodeSet</a> &amp;<dfn class="local col1 decl" id="171RHS" title='RHS' data-type='const llvm::NodeSet &amp;' data-ref="171RHS">RHS</dfn>) <em>const</em> { <b>return</b> !<a class="member" href="#_ZNK4llvm7NodeSeteqERKS0_" title='llvm::NodeSet::operator==' data-ref="_ZNK4llvm7NodeSeteqERKS0_"><b>operator</b>==</a>(<a class="local col1 ref" href="#171RHS" title='RHS' data-ref="171RHS">RHS</a>); }</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td>  <a class="typedef" href="#llvm::NodeSet::iterator" title='llvm::NodeSet::iterator' data-type='SetVector&lt;SUnit *&gt;::const_iterator' data-ref="llvm::NodeSet::iterator">iterator</a> <dfn class="decl def" id="_ZN4llvm7NodeSet5beginEv" title='llvm::NodeSet::begin' data-ref="_ZN4llvm7NodeSet5beginEv">begin</dfn>() { <b>return</b> <a class="member" href="#llvm::NodeSet::Nodes" title='llvm::NodeSet::Nodes' data-ref="llvm::NodeSet::Nodes">Nodes</a>.<a class="ref" href="../ADT/SetVector.h.html#_ZN4llvm9SetVector5beginEv" title='llvm::SetVector::begin' data-ref="_ZN4llvm9SetVector5beginEv">begin</a>(); }</td></tr>
<tr><th id="458">458</th><td>  <a class="typedef" href="#llvm::NodeSet::iterator" title='llvm::NodeSet::iterator' data-type='SetVector&lt;SUnit *&gt;::const_iterator' data-ref="llvm::NodeSet::iterator">iterator</a> <dfn class="decl def" id="_ZN4llvm7NodeSet3endEv" title='llvm::NodeSet::end' data-ref="_ZN4llvm7NodeSet3endEv">end</dfn>() { <b>return</b> <a class="member" href="#llvm::NodeSet::Nodes" title='llvm::NodeSet::Nodes' data-ref="llvm::NodeSet::Nodes">Nodes</a>.<a class="ref" href="../ADT/SetVector.h.html#_ZN4llvm9SetVector3endEv" title='llvm::SetVector::end' data-ref="_ZN4llvm9SetVector3endEv">end</a>(); }</td></tr>
<tr><th id="459">459</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZNK4llvm7NodeSet5printERNS_11raw_ostreamE" title='llvm::NodeSet::print' data-ref="_ZNK4llvm7NodeSet5printERNS_11raw_ostreamE" id="_ZNK4llvm7NodeSet5printERNS_11raw_ostreamE">print</a>(<a class="type" href="../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col2 decl" id="172os" title='os' data-type='llvm::raw_ostream &amp;' data-ref="172os">os</dfn>) <em>const</em>;</td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td><u>#<span data-ppcond="461">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="462">462</th><td>  <a class="macro" href="../Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a> <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZNK4llvm7NodeSet4dumpEv" title='llvm::NodeSet::dump' data-ref="_ZNK4llvm7NodeSet4dumpEv" id="_ZNK4llvm7NodeSet4dumpEv">dump</a>() <em>const</em>;</td></tr>
<tr><th id="463">463</th><td><u>#<span data-ppcond="461">endif</span></u></td></tr>
<tr><th id="464">464</th><td>};</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td><i>// 16 was selected based on the number of ProcResource kinds for all</i></td></tr>
<tr><th id="467">467</th><td><i>// existing Subtargets, so that SmallVector don't need to resize too often.</i></td></tr>
<tr><th id="468">468</th><td><em>static</em> <em>const</em> <em>int</em> <dfn class="decl def" id="llvm::DefaultProcResSize" title='llvm::DefaultProcResSize' data-ref="llvm::DefaultProcResSize">DefaultProcResSize</dfn> = <var>16</var>;</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td><b>class</b> <dfn class="type def" id="llvm::ResourceManager" title='llvm::ResourceManager' data-ref="llvm::ResourceManager">ResourceManager</dfn> {</td></tr>
<tr><th id="471">471</th><td><b>private</b>:</td></tr>
<tr><th id="472">472</th><td>  <em>const</em> <a class="type" href="../MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="decl" id="llvm::ResourceManager::STI" title='llvm::ResourceManager::STI' data-ref="llvm::ResourceManager::STI">STI</dfn>;</td></tr>
<tr><th id="473">473</th><td>  <em>const</em> <a class="type" href="../MC/MCSchedule.h.html#llvm::MCSchedModel" title='llvm::MCSchedModel' data-ref="llvm::MCSchedModel">MCSchedModel</a> &amp;<dfn class="decl" id="llvm::ResourceManager::SM" title='llvm::ResourceManager::SM' data-ref="llvm::ResourceManager::SM">SM</dfn>;</td></tr>
<tr><th id="474">474</th><td>  <em>const</em> <em>bool</em> <dfn class="decl" id="llvm::ResourceManager::UseDFA" title='llvm::ResourceManager::UseDFA' data-ref="llvm::ResourceManager::UseDFA">UseDFA</dfn>;</td></tr>
<tr><th id="475">475</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="DFAPacketizer.h.html#llvm::DFAPacketizer" title='llvm::DFAPacketizer' data-ref="llvm::DFAPacketizer">DFAPacketizer</a>&gt; <dfn class="decl" id="llvm::ResourceManager::DFAResources" title='llvm::ResourceManager::DFAResources' data-ref="llvm::ResourceManager::DFAResources">DFAResources</dfn>;</td></tr>
<tr><th id="476">476</th><td>  <i class="doc">/// Each processor resource is associated with a so-called processor resource</i></td></tr>
<tr><th id="477">477</th><td><i class="doc">  /// mask. This vector allows to correlate processor resource IDs with</i></td></tr>
<tr><th id="478">478</th><td><i class="doc">  /// processor resource masks. There is exactly one element per each processor</i></td></tr>
<tr><th id="479">479</th><td><i class="doc">  /// resource declared by the scheduling model.</i></td></tr>
<tr><th id="480">480</th><td>  <span class="namespace">llvm::</span><a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>, <a class="ref" href="#llvm::DefaultProcResSize" title='llvm::DefaultProcResSize' data-ref="llvm::DefaultProcResSize">DefaultProcResSize</a>&gt; <dfn class="decl" id="llvm::ResourceManager::ProcResourceMasks" title='llvm::ResourceManager::ProcResourceMasks' data-ref="llvm::ResourceManager::ProcResourceMasks">ProcResourceMasks</dfn>;</td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td>  <span class="namespace">llvm::</span><a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>, <a class="ref" href="#llvm::DefaultProcResSize" title='llvm::DefaultProcResSize' data-ref="llvm::DefaultProcResSize">DefaultProcResSize</a>&gt; <dfn class="decl" id="llvm::ResourceManager::ProcResourceCount" title='llvm::ResourceManager::ProcResourceCount' data-ref="llvm::ResourceManager::ProcResourceCount">ProcResourceCount</dfn>;</td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td><b>public</b>:</td></tr>
<tr><th id="485">485</th><td>  <dfn class="decl def" id="_ZN4llvm15ResourceManagerC1EPKNS_19TargetSubtargetInfoE" title='llvm::ResourceManager::ResourceManager' data-ref="_ZN4llvm15ResourceManagerC1EPKNS_19TargetSubtargetInfoE">ResourceManager</dfn>(<em>const</em> <a class="type" href="TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> *<dfn class="local col3 decl" id="173ST" title='ST' data-type='const llvm::TargetSubtargetInfo *' data-ref="173ST">ST</dfn>)</td></tr>
<tr><th id="486">486</th><td>      : <a class="member" href="#llvm::ResourceManager::STI" title='llvm::ResourceManager::STI' data-ref="llvm::ResourceManager::STI">STI</a>(<a class="local col3 ref" href="#173ST" title='ST' data-ref="173ST">ST</a>), <a class="member" href="#llvm::ResourceManager::SM" title='llvm::ResourceManager::SM' data-ref="llvm::ResourceManager::SM">SM</a>(<a class="local col3 ref" href="#173ST" title='ST' data-ref="173ST">ST</a>-&gt;<a class="ref" href="../MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo13getSchedModelEv" title='llvm::MCSubtargetInfo::getSchedModel' data-ref="_ZNK4llvm15MCSubtargetInfo13getSchedModelEv">getSchedModel</a>()), <a class="member" href="#llvm::ResourceManager::UseDFA" title='llvm::ResourceManager::UseDFA' data-ref="llvm::ResourceManager::UseDFA">UseDFA</a>(<a class="local col3 ref" href="#173ST" title='ST' data-ref="173ST">ST</a>-&gt;<a class="virtual ref" href="TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12useDFAforSMSEv" title='llvm::TargetSubtargetInfo::useDFAforSMS' data-ref="_ZNK4llvm19TargetSubtargetInfo12useDFAforSMSEv">useDFAforSMS</a>()),</td></tr>
<tr><th id="487">487</th><td>        <a class="member" href="#llvm::ResourceManager::ProcResourceMasks" title='llvm::ResourceManager::ProcResourceMasks' data-ref="llvm::ResourceManager::ProcResourceMasks">ProcResourceMasks</a><a class="ref" href="../ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="member" href="#llvm::ResourceManager::SM" title='llvm::ResourceManager::SM' data-ref="llvm::ResourceManager::SM">SM</a>.<a class="ref" href="../MC/MCSchedule.h.html#_ZNK4llvm12MCSchedModel23getNumProcResourceKindsEv" title='llvm::MCSchedModel::getNumProcResourceKinds' data-ref="_ZNK4llvm12MCSchedModel23getNumProcResourceKindsEv">getNumProcResourceKinds</a>(), <var>0</var>),</td></tr>
<tr><th id="488">488</th><td>        <a class="member" href="#llvm::ResourceManager::ProcResourceCount" title='llvm::ResourceManager::ProcResourceCount' data-ref="llvm::ResourceManager::ProcResourceCount">ProcResourceCount</a><a class="ref" href="../ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="member" href="#llvm::ResourceManager::SM" title='llvm::ResourceManager::SM' data-ref="llvm::ResourceManager::SM">SM</a>.<a class="ref" href="../MC/MCSchedule.h.html#_ZNK4llvm12MCSchedModel23getNumProcResourceKindsEv" title='llvm::MCSchedModel::getNumProcResourceKinds' data-ref="_ZNK4llvm12MCSchedModel23getNumProcResourceKindsEv">getNumProcResourceKinds</a>(), <var>0</var>) {</td></tr>
<tr><th id="489">489</th><td>    <b>if</b> (<a class="member" href="#llvm::ResourceManager::UseDFA" title='llvm::ResourceManager::UseDFA' data-ref="llvm::ResourceManager::UseDFA">UseDFA</a>)</td></tr>
<tr><th id="490">490</th><td>      <a class="member" href="#llvm::ResourceManager::DFAResources" title='llvm::ResourceManager::DFAResources' data-ref="llvm::ResourceManager::DFAResources">DFAResources</a>.<a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE" title='std::unique_ptr::reset' data-ref="_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE">reset</a>(<a class="local col3 ref" href="#173ST" title='ST' data-ref="173ST">ST</a>-&gt;<a class="virtual ref" href="TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>()-&gt;<a class="virtual ref" href="TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo25CreateTargetScheduleStateERKNS_19TargetSubtargetInfoE" title='llvm::TargetInstrInfo::CreateTargetScheduleState' data-ref="_ZNK4llvm15TargetInstrInfo25CreateTargetScheduleStateERKNS_19TargetSubtargetInfoE">CreateTargetScheduleState</a>(*<a class="local col3 ref" href="#173ST" title='ST' data-ref="173ST">ST</a>));</td></tr>
<tr><th id="491">491</th><td>    <a class="member" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm15ResourceManager23initProcResourceVectorsERKNS_12MCSchedModelERNS_15SmallVectorImplImEE" title='llvm::ResourceManager::initProcResourceVectors' data-ref="_ZN4llvm15ResourceManager23initProcResourceVectorsERKNS_12MCSchedModelERNS_15SmallVectorImplImEE">initProcResourceVectors</a>(<a class="member" href="#llvm::ResourceManager::SM" title='llvm::ResourceManager::SM' data-ref="llvm::ResourceManager::SM">SM</a>, <span class='refarg'><a class="member" href="#llvm::ResourceManager::ProcResourceMasks" title='llvm::ResourceManager::ProcResourceMasks' data-ref="llvm::ResourceManager::ProcResourceMasks">ProcResourceMasks</a></span>);</td></tr>
<tr><th id="492">492</th><td>  }</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm15ResourceManager23initProcResourceVectorsERKNS_12MCSchedModelERNS_15SmallVectorImplImEE" title='llvm::ResourceManager::initProcResourceVectors' data-ref="_ZN4llvm15ResourceManager23initProcResourceVectorsERKNS_12MCSchedModelERNS_15SmallVectorImplImEE" id="_ZN4llvm15ResourceManager23initProcResourceVectorsERKNS_12MCSchedModelERNS_15SmallVectorImplImEE">initProcResourceVectors</a>(<em>const</em> <a class="type" href="../MC/MCSchedule.h.html#llvm::MCSchedModel" title='llvm::MCSchedModel' data-ref="llvm::MCSchedModel">MCSchedModel</a> &amp;<dfn class="local col4 decl" id="174SM" title='SM' data-type='const llvm::MCSchedModel &amp;' data-ref="174SM">SM</dfn>,</td></tr>
<tr><th id="495">495</th><td>                               <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>&gt; &amp;<dfn class="local col5 decl" id="175Masks" title='Masks' data-type='SmallVectorImpl&lt;uint64_t&gt; &amp;' data-ref="175Masks">Masks</dfn>);</td></tr>
<tr><th id="496">496</th><td>  <i class="doc">/// Check if the resources occupied by a MCInstrDesc are available in</i></td></tr>
<tr><th id="497">497</th><td><i class="doc">  /// the current state.</i></td></tr>
<tr><th id="498">498</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZNK4llvm15ResourceManager19canReserveResourcesEPKNS_11MCInstrDescE" title='llvm::ResourceManager::canReserveResources' data-ref="_ZNK4llvm15ResourceManager19canReserveResourcesEPKNS_11MCInstrDescE" id="_ZNK4llvm15ResourceManager19canReserveResourcesEPKNS_11MCInstrDescE">canReserveResources</a>(<em>const</em> <a class="type" href="../MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> *<dfn class="local col6 decl" id="176MID" title='MID' data-type='const llvm::MCInstrDesc *' data-ref="176MID">MID</dfn>) <em>const</em>;</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td>  <i class="doc">/// Reserve the resources occupied by a MCInstrDesc and change the current</i></td></tr>
<tr><th id="501">501</th><td><i class="doc">  /// state to reflect that change.</i></td></tr>
<tr><th id="502">502</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm15ResourceManager16reserveResourcesEPKNS_11MCInstrDescE" title='llvm::ResourceManager::reserveResources' data-ref="_ZN4llvm15ResourceManager16reserveResourcesEPKNS_11MCInstrDescE" id="_ZN4llvm15ResourceManager16reserveResourcesEPKNS_11MCInstrDescE">reserveResources</a>(<em>const</em> <a class="type" href="../MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> *<dfn class="local col7 decl" id="177MID" title='MID' data-type='const llvm::MCInstrDesc *' data-ref="177MID">MID</dfn>);</td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td>  <i class="doc">/// Check if the resources occupied by a machine instruction are available</i></td></tr>
<tr><th id="505">505</th><td><i class="doc">  /// in the current state.</i></td></tr>
<tr><th id="506">506</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZNK4llvm15ResourceManager19canReserveResourcesERKNS_12MachineInstrE" title='llvm::ResourceManager::canReserveResources' data-ref="_ZNK4llvm15ResourceManager19canReserveResourcesERKNS_12MachineInstrE" id="_ZNK4llvm15ResourceManager19canReserveResourcesERKNS_12MachineInstrE">canReserveResources</a>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="178MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="178MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td>  <i class="doc">/// Reserve the resources occupied by a machine instruction and change the</i></td></tr>
<tr><th id="509">509</th><td><i class="doc">  /// current state to reflect that change.</i></td></tr>
<tr><th id="510">510</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm15ResourceManager16reserveResourcesERKNS_12MachineInstrE" title='llvm::ResourceManager::reserveResources' data-ref="_ZN4llvm15ResourceManager16reserveResourcesERKNS_12MachineInstrE" id="_ZN4llvm15ResourceManager16reserveResourcesERKNS_12MachineInstrE">reserveResources</a>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="179MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="179MI">MI</dfn>);</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td>  <i class="doc">/// Reset the state</i></td></tr>
<tr><th id="513">513</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm15ResourceManager14clearResourcesEv" title='llvm::ResourceManager::clearResources' data-ref="_ZN4llvm15ResourceManager14clearResourcesEv" id="_ZN4llvm15ResourceManager14clearResourcesEv">clearResources</a>();</td></tr>
<tr><th id="514">514</th><td>};</td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td><i class="doc">/// This class represents the scheduled code.  The main data structure is a</i></td></tr>
<tr><th id="517">517</th><td><i class="doc">/// map from scheduled cycle to instructions.  During scheduling, the</i></td></tr>
<tr><th id="518">518</th><td><i class="doc">/// data structure explicitly represents all stages/iterations.   When</i></td></tr>
<tr><th id="519">519</th><td><i class="doc">/// the algorithm finshes, the schedule is collapsed into a single stage,</i></td></tr>
<tr><th id="520">520</th><td><i class="doc">/// which represents instructions from different loop iterations.</i></td></tr>
<tr><th id="521">521</th><td><i class="doc">///</i></td></tr>
<tr><th id="522">522</th><td><i class="doc">/// The SMS algorithm allows negative values for cycles, so the first cycle</i></td></tr>
<tr><th id="523">523</th><td><i class="doc">/// in the schedule is the smallest cycle value.</i></td></tr>
<tr><th id="524">524</th><td><b>class</b> <dfn class="type def" id="llvm::SMSchedule" title='llvm::SMSchedule' data-ref="llvm::SMSchedule">SMSchedule</dfn> {</td></tr>
<tr><th id="525">525</th><td><b>private</b>:</td></tr>
<tr><th id="526">526</th><td>  <i class="doc">/// Map from execution cycle to instructions.</i></td></tr>
<tr><th id="527">527</th><td>  <a class="type" href="../ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>int</em>, <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_deque.h.html#std::deque" title='std::deque' data-ref="std::deque">deque</a>&lt;<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt;&gt; <dfn class="decl" id="llvm::SMSchedule::ScheduledInstrs" title='llvm::SMSchedule::ScheduledInstrs' data-ref="llvm::SMSchedule::ScheduledInstrs">ScheduledInstrs</dfn>;</td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td>  <i class="doc">/// Map from instruction to execution cycle.</i></td></tr>
<tr><th id="530">530</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <em>int</em>&gt; <dfn class="decl" id="llvm::SMSchedule::InstrToCycle" title='llvm::SMSchedule::InstrToCycle' data-ref="llvm::SMSchedule::InstrToCycle">InstrToCycle</dfn>;</td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td>  <i class="doc">/// Map for each register and the max difference between its uses and def.</i></td></tr>
<tr><th id="533">533</th><td><i class="doc">  /// The first element in the pair is the max difference in stages. The</i></td></tr>
<tr><th id="534">534</th><td><i class="doc">  /// second is true if the register defines a Phi value and loop value is</i></td></tr>
<tr><th id="535">535</th><td><i class="doc">  /// scheduled before the Phi.</i></td></tr>
<tr><th id="536">536</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<em>unsigned</em>, <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>bool</em>&gt;&gt; <dfn class="decl" id="llvm::SMSchedule::RegToStageDiff" title='llvm::SMSchedule::RegToStageDiff' data-ref="llvm::SMSchedule::RegToStageDiff">RegToStageDiff</dfn>;</td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td>  <i class="doc">/// Keep track of the first cycle value in the schedule.  It starts</i></td></tr>
<tr><th id="539">539</th><td><i class="doc">  /// as zero, but the algorithm allows negative values.</i></td></tr>
<tr><th id="540">540</th><td>  <em>int</em> <dfn class="decl" id="llvm::SMSchedule::FirstCycle" title='llvm::SMSchedule::FirstCycle' data-ref="llvm::SMSchedule::FirstCycle">FirstCycle</dfn> = <var>0</var>;</td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td>  <i class="doc">/// Keep track of the last cycle value in the schedule.</i></td></tr>
<tr><th id="543">543</th><td>  <em>int</em> <dfn class="decl" id="llvm::SMSchedule::LastCycle" title='llvm::SMSchedule::LastCycle' data-ref="llvm::SMSchedule::LastCycle">LastCycle</dfn> = <var>0</var>;</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td>  <i class="doc">/// The initiation interval (II) for the schedule.</i></td></tr>
<tr><th id="546">546</th><td>  <em>int</em> <dfn class="decl" id="llvm::SMSchedule::InitiationInterval" title='llvm::SMSchedule::InitiationInterval' data-ref="llvm::SMSchedule::InitiationInterval">InitiationInterval</dfn> = <var>0</var>;</td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td>  <i class="doc">/// Target machine information.</i></td></tr>
<tr><th id="549">549</th><td>  <em>const</em> <a class="type" href="TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="decl" id="llvm::SMSchedule::ST" title='llvm::SMSchedule::ST' data-ref="llvm::SMSchedule::ST">ST</dfn>;</td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td>  <i class="doc">/// Virtual register information.</i></td></tr>
<tr><th id="552">552</th><td>  <a class="type" href="MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="decl" id="llvm::SMSchedule::MRI" title='llvm::SMSchedule::MRI' data-ref="llvm::SMSchedule::MRI">MRI</dfn>;</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td>  <a class="type" href="#llvm::ResourceManager" title='llvm::ResourceManager' data-ref="llvm::ResourceManager">ResourceManager</a> <dfn class="decl" id="llvm::SMSchedule::ProcItinResources" title='llvm::SMSchedule::ProcItinResources' data-ref="llvm::SMSchedule::ProcItinResources">ProcItinResources</dfn>;</td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td><b>public</b>:</td></tr>
<tr><th id="557">557</th><td>  <dfn class="decl def" id="_ZN4llvm10SMScheduleC1EPNS_15MachineFunctionE" title='llvm::SMSchedule::SMSchedule' data-ref="_ZN4llvm10SMScheduleC1EPNS_15MachineFunctionE">SMSchedule</dfn>(<a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col0 decl" id="180mf" title='mf' data-type='llvm::MachineFunction *' data-ref="180mf">mf</dfn>)</td></tr>
<tr><th id="558">558</th><td>      : <a class="member" href="#llvm::SMSchedule::ST" title='llvm::SMSchedule::ST' data-ref="llvm::SMSchedule::ST">ST</a>(<a class="local col0 ref" href="#180mf" title='mf' data-ref="180mf">mf</a>-&gt;<a class="ref" href="MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>()), <a class="member" href="#llvm::SMSchedule::MRI" title='llvm::SMSchedule::MRI' data-ref="llvm::SMSchedule::MRI">MRI</a>(<a class="local col0 ref" href="#180mf" title='mf' data-ref="180mf">mf</a>-&gt;<a class="ref" href="MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>()), <a class="member" href="#llvm::SMSchedule::ProcItinResources" title='llvm::SMSchedule::ProcItinResources' data-ref="llvm::SMSchedule::ProcItinResources">ProcItinResources</a><a class="ref" href="#_ZN4llvm15ResourceManagerC1EPKNS_19TargetSubtargetInfoE" title='llvm::ResourceManager::ResourceManager' data-ref="_ZN4llvm15ResourceManagerC1EPKNS_19TargetSubtargetInfoE">(</a>&amp;<a class="member" href="#llvm::SMSchedule::ST" title='llvm::SMSchedule::ST' data-ref="llvm::SMSchedule::ST">ST</a>) {}</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm10SMSchedule5resetEv" title='llvm::SMSchedule::reset' data-ref="_ZN4llvm10SMSchedule5resetEv">reset</dfn>() {</td></tr>
<tr><th id="561">561</th><td>    <a class="member" href="#llvm::SMSchedule::ScheduledInstrs" title='llvm::SMSchedule::ScheduledInstrs' data-ref="llvm::SMSchedule::ScheduledInstrs">ScheduledInstrs</a>.<a class="ref" href="../ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="562">562</th><td>    <a class="member" href="#llvm::SMSchedule::InstrToCycle" title='llvm::SMSchedule::InstrToCycle' data-ref="llvm::SMSchedule::InstrToCycle">InstrToCycle</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map5clearEv" title='std::map::clear' data-ref="_ZNSt3map5clearEv">clear</a>();</td></tr>
<tr><th id="563">563</th><td>    <a class="member" href="#llvm::SMSchedule::RegToStageDiff" title='llvm::SMSchedule::RegToStageDiff' data-ref="llvm::SMSchedule::RegToStageDiff">RegToStageDiff</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map5clearEv" title='std::map::clear' data-ref="_ZNSt3map5clearEv">clear</a>();</td></tr>
<tr><th id="564">564</th><td>    <a class="member" href="#llvm::SMSchedule::FirstCycle" title='llvm::SMSchedule::FirstCycle' data-ref="llvm::SMSchedule::FirstCycle">FirstCycle</a> = <var>0</var>;</td></tr>
<tr><th id="565">565</th><td>    <a class="member" href="#llvm::SMSchedule::LastCycle" title='llvm::SMSchedule::LastCycle' data-ref="llvm::SMSchedule::LastCycle">LastCycle</a> = <var>0</var>;</td></tr>
<tr><th id="566">566</th><td>    <a class="member" href="#llvm::SMSchedule::InitiationInterval" title='llvm::SMSchedule::InitiationInterval' data-ref="llvm::SMSchedule::InitiationInterval">InitiationInterval</a> = <var>0</var>;</td></tr>
<tr><th id="567">567</th><td>  }</td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td>  <i class="doc">/// Set the initiation interval for this schedule.</i></td></tr>
<tr><th id="570">570</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm10SMSchedule21setInitiationIntervalEi" title='llvm::SMSchedule::setInitiationInterval' data-ref="_ZN4llvm10SMSchedule21setInitiationIntervalEi">setInitiationInterval</dfn>(<em>int</em> <dfn class="local col1 decl" id="181ii" title='ii' data-type='int' data-ref="181ii">ii</dfn>) { <a class="member" href="#llvm::SMSchedule::InitiationInterval" title='llvm::SMSchedule::InitiationInterval' data-ref="llvm::SMSchedule::InitiationInterval">InitiationInterval</a> = <a class="local col1 ref" href="#181ii" title='ii' data-ref="181ii">ii</a>; }</td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td>  <i class="doc">/// Return the first cycle in the completed schedule.  This</i></td></tr>
<tr><th id="573">573</th><td><i class="doc">  /// can be a negative value.</i></td></tr>
<tr><th id="574">574</th><td>  <em>int</em> <dfn class="decl def" id="_ZNK4llvm10SMSchedule13getFirstCycleEv" title='llvm::SMSchedule::getFirstCycle' data-ref="_ZNK4llvm10SMSchedule13getFirstCycleEv">getFirstCycle</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::SMSchedule::FirstCycle" title='llvm::SMSchedule::FirstCycle' data-ref="llvm::SMSchedule::FirstCycle">FirstCycle</a>; }</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td>  <i class="doc">/// Return the last cycle in the finalized schedule.</i></td></tr>
<tr><th id="577">577</th><td>  <em>int</em> <dfn class="decl def" id="_ZNK4llvm10SMSchedule13getFinalCycleEv" title='llvm::SMSchedule::getFinalCycle' data-ref="_ZNK4llvm10SMSchedule13getFinalCycleEv">getFinalCycle</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::SMSchedule::FirstCycle" title='llvm::SMSchedule::FirstCycle' data-ref="llvm::SMSchedule::FirstCycle">FirstCycle</a> + <a class="member" href="#llvm::SMSchedule::InitiationInterval" title='llvm::SMSchedule::InitiationInterval' data-ref="llvm::SMSchedule::InitiationInterval">InitiationInterval</a> - <var>1</var>; }</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td>  <i class="doc">/// Return the cycle of the earliest scheduled instruction in the dependence</i></td></tr>
<tr><th id="580">580</th><td><i class="doc">  /// chain.</i></td></tr>
<tr><th id="581">581</th><td>  <em>int</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm10SMSchedule20earliestCycleInChainERKNS_4SDepE" title='llvm::SMSchedule::earliestCycleInChain' data-ref="_ZN4llvm10SMSchedule20earliestCycleInChainERKNS_4SDepE" id="_ZN4llvm10SMSchedule20earliestCycleInChainERKNS_4SDepE">earliestCycleInChain</a>(<em>const</em> <a class="type" href="ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col2 decl" id="182Dep" title='Dep' data-type='const llvm::SDep &amp;' data-ref="182Dep">Dep</dfn>);</td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td>  <i class="doc">/// Return the cycle of the latest scheduled instruction in the dependence</i></td></tr>
<tr><th id="584">584</th><td><i class="doc">  /// chain.</i></td></tr>
<tr><th id="585">585</th><td>  <em>int</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm10SMSchedule18latestCycleInChainERKNS_4SDepE" title='llvm::SMSchedule::latestCycleInChain' data-ref="_ZN4llvm10SMSchedule18latestCycleInChainERKNS_4SDepE" id="_ZN4llvm10SMSchedule18latestCycleInChainERKNS_4SDepE">latestCycleInChain</a>(<em>const</em> <a class="type" href="ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col3 decl" id="183Dep" title='Dep' data-type='const llvm::SDep &amp;' data-ref="183Dep">Dep</dfn>);</td></tr>
<tr><th id="586">586</th><td></td></tr>
<tr><th id="587">587</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm10SMSchedule12computeStartEPNS_5SUnitEPiS3_S3_S3_iPNS_17SwingSchedulerDAGE" title='llvm::SMSchedule::computeStart' data-ref="_ZN4llvm10SMSchedule12computeStartEPNS_5SUnitEPiS3_S3_S3_iPNS_17SwingSchedulerDAGE" id="_ZN4llvm10SMSchedule12computeStartEPNS_5SUnitEPiS3_S3_S3_iPNS_17SwingSchedulerDAGE">computeStart</a>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="184SU" title='SU' data-type='llvm::SUnit *' data-ref="184SU">SU</dfn>, <em>int</em> *<dfn class="local col5 decl" id="185MaxEarlyStart" title='MaxEarlyStart' data-type='int *' data-ref="185MaxEarlyStart">MaxEarlyStart</dfn>, <em>int</em> *<dfn class="local col6 decl" id="186MinLateStart" title='MinLateStart' data-type='int *' data-ref="186MinLateStart">MinLateStart</dfn>,</td></tr>
<tr><th id="588">588</th><td>                    <em>int</em> *<dfn class="local col7 decl" id="187MinEnd" title='MinEnd' data-type='int *' data-ref="187MinEnd">MinEnd</dfn>, <em>int</em> *<dfn class="local col8 decl" id="188MaxStart" title='MaxStart' data-type='int *' data-ref="188MaxStart">MaxStart</dfn>, <em>int</em> <dfn class="local col9 decl" id="189II" title='II' data-type='int' data-ref="189II">II</dfn>, <a class="type" href="#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a> *<dfn class="local col0 decl" id="190DAG" title='DAG' data-type='llvm::SwingSchedulerDAG *' data-ref="190DAG">DAG</dfn>);</td></tr>
<tr><th id="589">589</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm10SMSchedule6insertEPNS_5SUnitEiii" title='llvm::SMSchedule::insert' data-ref="_ZN4llvm10SMSchedule6insertEPNS_5SUnitEiii" id="_ZN4llvm10SMSchedule6insertEPNS_5SUnitEiii">insert</a>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="191SU" title='SU' data-type='llvm::SUnit *' data-ref="191SU">SU</dfn>, <em>int</em> <dfn class="local col2 decl" id="192StartCycle" title='StartCycle' data-type='int' data-ref="192StartCycle">StartCycle</dfn>, <em>int</em> <dfn class="local col3 decl" id="193EndCycle" title='EndCycle' data-type='int' data-ref="193EndCycle">EndCycle</dfn>, <em>int</em> <dfn class="local col4 decl" id="194II" title='II' data-type='int' data-ref="194II">II</dfn>);</td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td>  <i class="doc">/// Iterators for the cycle to instruction map.</i></td></tr>
<tr><th id="592">592</th><td>  <b>using</b> <dfn class="typedef" id="llvm::SMSchedule::sched_iterator" title='llvm::SMSchedule::sched_iterator' data-type='DenseMap&lt;int, std::deque&lt;SUnit *&gt; &gt;::iterator' data-ref="llvm::SMSchedule::sched_iterator">sched_iterator</dfn> = <a class="type" href="../ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>int</em>, <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_deque.h.html#std::deque" title='std::deque' data-ref="std::deque">deque</a>&lt;<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt;&gt;::<a class="typedef" href="../ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{int,std::deque{llvm::SUnit*,std::allocator{llvm::SUnit*}},llvm::DenseMapInfo{int},llvm::detail::DenseMapPair{int,std16670386" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;int, std::deque&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt;, llvm::DenseMapInfo&lt;int&gt;, llvm::detail::DenseMapPair&lt;int, std::deque&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt; &gt;, int, std::deque&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt;, llvm::DenseMapInfo&lt;int&gt;, llvm::detail::DenseMapPair&lt;int, std::deque&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt; &gt;::iterator' data-type='DenseMapIterator&lt;int, std::deque&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt;, llvm::DenseMapInfo&lt;int&gt;, llvm::detail::DenseMapPair&lt;int, std::deque&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{int,std::deque{llvm::SUnit*,std::allocator{llvm::SUnit*}},llvm::DenseMapInfo{int},llvm::detail::DenseMapPair{int,std16670386">iterator</a>;</td></tr>
<tr><th id="593">593</th><td>  <b>using</b> <dfn class="typedef" id="llvm::SMSchedule::const_sched_iterator" title='llvm::SMSchedule::const_sched_iterator' data-type='DenseMap&lt;int, std::deque&lt;SUnit *&gt; &gt;::const_iterator' data-ref="llvm::SMSchedule::const_sched_iterator">const_sched_iterator</dfn> =</td></tr>
<tr><th id="594">594</th><td>      <a class="type" href="../ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>int</em>, <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_deque.h.html#std::deque" title='std::deque' data-ref="std::deque">deque</a>&lt;<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt;&gt;::<a class="typedef" href="../ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{int,std::deque{llvm::SUnit*,std::allocator{llvm::SUnit*}},llvm::DenseMapInfo{int},llvm::detail::DenseMapPair{int,std4895982" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;int, std::deque&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt;, llvm::DenseMapInfo&lt;int&gt;, llvm::detail::DenseMapPair&lt;int, std::deque&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt; &gt;, int, std::deque&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt;, llvm::DenseMapInfo&lt;int&gt;, llvm::detail::DenseMapPair&lt;int, std::deque&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt; &gt;::const_iterator' data-type='DenseMapIterator&lt;int, std::deque&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt;, llvm::DenseMapInfo&lt;int&gt;, llvm::detail::DenseMapPair&lt;int, std::deque&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;, true&gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{int,std::deque{llvm::SUnit*,std::allocator{llvm::SUnit*}},llvm::DenseMapInfo{int},llvm::detail::DenseMapPair{int,std4895982">const_iterator</a>;</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td>  <i class="doc">/// Return true if the instruction is scheduled at the specified stage.</i></td></tr>
<tr><th id="597">597</th><td>  <em>bool</em> <dfn class="decl def" id="_ZN4llvm10SMSchedule18isScheduledAtStageEPNS_5SUnitEj" title='llvm::SMSchedule::isScheduledAtStage' data-ref="_ZN4llvm10SMSchedule18isScheduledAtStageEPNS_5SUnitEj">isScheduledAtStage</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="195SU" title='SU' data-type='llvm::SUnit *' data-ref="195SU">SU</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="196StageNum" title='StageNum' data-type='unsigned int' data-ref="196StageNum">StageNum</dfn>) {</td></tr>
<tr><th id="598">598</th><td>    <b>return</b> (<a class="member" href="#_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE" title='llvm::SMSchedule::stageScheduled' data-ref="_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE">stageScheduled</a>(<a class="local col5 ref" href="#195SU" title='SU' data-ref="195SU">SU</a>) == (<em>int</em>)<a class="local col6 ref" href="#196StageNum" title='StageNum' data-ref="196StageNum">StageNum</a>);</td></tr>
<tr><th id="599">599</th><td>  }</td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td>  <i class="doc">/// Return the stage for a scheduled instruction.  Return -1 if</i></td></tr>
<tr><th id="602">602</th><td><i class="doc">  /// the instruction has not been scheduled.</i></td></tr>
<tr><th id="603">603</th><td>  <em>int</em> <dfn class="decl def" id="_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE" title='llvm::SMSchedule::stageScheduled' data-ref="_ZNK4llvm10SMSchedule14stageScheduledEPNS_5SUnitE">stageScheduled</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="197SU" title='SU' data-type='llvm::SUnit *' data-ref="197SU">SU</dfn>) <em>const</em> {</td></tr>
<tr><th id="604">604</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <em>int</em>&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map{llvm::SUnit*,int,std::less{llvm::SUnit*},std::allocator{std::pair{llvm::SUnit*const,int}}}::const_iterator" title='std::map&lt;llvm::SUnit *, int, std::less&lt;llvm::SUnit *&gt;, std::allocator&lt;std::pair&lt;llvm::SUnit *const, int&gt; &gt; &gt;::const_iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::map{llvm::SUnit*,int,std::less{llvm::SUnit*},std::allocator{std::pair{llvm::SUnit*const,int}}}::const_iterator">const_iterator</a> <dfn class="local col8 decl" id="198it" title='it' data-type='std::map&lt;SUnit *, int&gt;::const_iterator' data-ref="198it">it</dfn> = <a class="member" href="#llvm::SMSchedule::InstrToCycle" title='llvm::SMSchedule::InstrToCycle' data-ref="llvm::SMSchedule::InstrToCycle">InstrToCycle</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map4findERKT_" title='std::map::find' data-ref="_ZNKSt3map4findERKT_">find</a>(<a class="local col7 ref" href="#197SU" title='SU' data-ref="197SU">SU</a>);</td></tr>
<tr><th id="605">605</th><td>    <b>if</b> (<a class="local col8 ref" href="#198it" title='it' data-ref="198it">it</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratoreqERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator==' data-ref="_ZNKSt23_Rb_tree_const_iteratoreqERKSt23_Rb_tree_const_iteratorIT_E">==</a> <a class="member" href="#llvm::SMSchedule::InstrToCycle" title='llvm::SMSchedule::InstrToCycle' data-ref="llvm::SMSchedule::InstrToCycle">InstrToCycle</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map3endEv" title='std::map::end' data-ref="_ZNKSt3map3endEv">end</a>())</td></tr>
<tr><th id="606">606</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="607">607</th><td>    <b>return</b> (<a class="local col8 ref" href="#198it" title='it' data-ref="198it">it</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SUnit *const, int&gt;::second' data-ref="std::pair::second">second</a> - <a class="member" href="#llvm::SMSchedule::FirstCycle" title='llvm::SMSchedule::FirstCycle' data-ref="llvm::SMSchedule::FirstCycle">FirstCycle</a>) / <a class="member" href="#llvm::SMSchedule::InitiationInterval" title='llvm::SMSchedule::InitiationInterval' data-ref="llvm::SMSchedule::InitiationInterval">InitiationInterval</a>;</td></tr>
<tr><th id="608">608</th><td>  }</td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td>  <i class="doc">/// Return the cycle for a scheduled instruction. This function normalizes</i></td></tr>
<tr><th id="611">611</th><td><i class="doc">  /// the first cycle to be 0.</i></td></tr>
<tr><th id="612">612</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm10SMSchedule14cycleScheduledEPNS_5SUnitE" title='llvm::SMSchedule::cycleScheduled' data-ref="_ZNK4llvm10SMSchedule14cycleScheduledEPNS_5SUnitE">cycleScheduled</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="199SU" title='SU' data-type='llvm::SUnit *' data-ref="199SU">SU</dfn>) <em>const</em> {</td></tr>
<tr><th id="613">613</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <em>int</em>&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map{llvm::SUnit*,int,std::less{llvm::SUnit*},std::allocator{std::pair{llvm::SUnit*const,int}}}::const_iterator" title='std::map&lt;llvm::SUnit *, int, std::less&lt;llvm::SUnit *&gt;, std::allocator&lt;std::pair&lt;llvm::SUnit *const, int&gt; &gt; &gt;::const_iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::map{llvm::SUnit*,int,std::less{llvm::SUnit*},std::allocator{std::pair{llvm::SUnit*const,int}}}::const_iterator">const_iterator</a> <dfn class="local col0 decl" id="200it" title='it' data-type='std::map&lt;SUnit *, int&gt;::const_iterator' data-ref="200it">it</dfn> = <a class="member" href="#llvm::SMSchedule::InstrToCycle" title='llvm::SMSchedule::InstrToCycle' data-ref="llvm::SMSchedule::InstrToCycle">InstrToCycle</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map4findERKT_" title='std::map::find' data-ref="_ZNKSt3map4findERKT_">find</a>(<a class="local col9 ref" href="#199SU" title='SU' data-ref="199SU">SU</a>);</td></tr>
<tr><th id="614">614</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (it != InstrToCycle.end() &amp;&amp; &quot;Instruction hasn&apos;t been scheduled.&quot;) ? void (0) : __assert_fail (&quot;it != InstrToCycle.end() &amp;&amp; \&quot;Instruction hasn&apos;t been scheduled.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachinePipeliner.h&quot;, 614, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#200it" title='it' data-ref="200it">it</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator!=' data-ref="_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E">!=</a> <a class="member" href="#llvm::SMSchedule::InstrToCycle" title='llvm::SMSchedule::InstrToCycle' data-ref="llvm::SMSchedule::InstrToCycle">InstrToCycle</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map3endEv" title='std::map::end' data-ref="_ZNKSt3map3endEv">end</a>() &amp;&amp; <q>"Instruction hasn't been scheduled."</q>);</td></tr>
<tr><th id="615">615</th><td>    <b>return</b> (<a class="local col0 ref" href="#200it" title='it' data-ref="200it">it</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SUnit *const, int&gt;::second' data-ref="std::pair::second">second</a> - <a class="member" href="#llvm::SMSchedule::FirstCycle" title='llvm::SMSchedule::FirstCycle' data-ref="llvm::SMSchedule::FirstCycle">FirstCycle</a>) % <a class="member" href="#llvm::SMSchedule::InitiationInterval" title='llvm::SMSchedule::InitiationInterval' data-ref="llvm::SMSchedule::InitiationInterval">InitiationInterval</a>;</td></tr>
<tr><th id="616">616</th><td>  }</td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td>  <i class="doc">/// Return the maximum stage count needed for this schedule.</i></td></tr>
<tr><th id="619">619</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm10SMSchedule16getMaxStageCountEv" title='llvm::SMSchedule::getMaxStageCount' data-ref="_ZN4llvm10SMSchedule16getMaxStageCountEv">getMaxStageCount</dfn>() {</td></tr>
<tr><th id="620">620</th><td>    <b>return</b> (<a class="member" href="#llvm::SMSchedule::LastCycle" title='llvm::SMSchedule::LastCycle' data-ref="llvm::SMSchedule::LastCycle">LastCycle</a> - <a class="member" href="#llvm::SMSchedule::FirstCycle" title='llvm::SMSchedule::FirstCycle' data-ref="llvm::SMSchedule::FirstCycle">FirstCycle</a>) / <a class="member" href="#llvm::SMSchedule::InitiationInterval" title='llvm::SMSchedule::InitiationInterval' data-ref="llvm::SMSchedule::InitiationInterval">InitiationInterval</a>;</td></tr>
<tr><th id="621">621</th><td>  }</td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td>  <i class="doc">/// Return the max. number of stages/iterations that can occur between a</i></td></tr>
<tr><th id="624">624</th><td><i class="doc">  /// register definition and its uses.</i></td></tr>
<tr><th id="625">625</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm10SMSchedule15getStagesForRegEij" title='llvm::SMSchedule::getStagesForReg' data-ref="_ZN4llvm10SMSchedule15getStagesForRegEij">getStagesForReg</dfn>(<em>int</em> <dfn class="local col1 decl" id="201Reg" title='Reg' data-type='int' data-ref="201Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="202CurStage" title='CurStage' data-type='unsigned int' data-ref="202CurStage">CurStage</dfn>) {</td></tr>
<tr><th id="626">626</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>bool</em>&gt; <dfn class="local col3 decl" id="203Stages" title='Stages' data-type='std::pair&lt;unsigned int, bool&gt;' data-ref="203Stages">Stages</dfn> = <a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1ERKSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1ERKSt4pairIT_T0_E"></a><a class="member" href="#llvm::SMSchedule::RegToStageDiff" title='llvm::SMSchedule::RegToStageDiff' data-ref="llvm::SMSchedule::RegToStageDiff">RegToStageDiff</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixEOT_" title='std::map::operator[]' data-ref="_ZNSt3mapixEOT_">[<a class="local col1 ref" href="#201Reg" title='Reg' data-ref="201Reg">Reg</a>]</a>;</td></tr>
<tr><th id="627">627</th><td>    <b>if</b> (<a class="local col2 ref" href="#202CurStage" title='CurStage' data-ref="202CurStage">CurStage</a> &gt; <a class="member" href="#_ZN4llvm10SMSchedule16getMaxStageCountEv" title='llvm::SMSchedule::getMaxStageCount' data-ref="_ZN4llvm10SMSchedule16getMaxStageCountEv">getMaxStageCount</a>() &amp;&amp; <a class="local col3 ref" href="#203Stages" title='Stages' data-ref="203Stages">Stages</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, bool&gt;::first' data-ref="std::pair::first">first</a> == <var>0</var> &amp;&amp; <a class="local col3 ref" href="#203Stages" title='Stages' data-ref="203Stages">Stages</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, bool&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="628">628</th><td>      <b>return</b> <var>1</var>;</td></tr>
<tr><th id="629">629</th><td>    <b>return</b> <a class="local col3 ref" href="#203Stages" title='Stages' data-ref="203Stages">Stages</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, bool&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="630">630</th><td>  }</td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td>  <i class="doc">/// The number of stages for a Phi is a little different than other</i></td></tr>
<tr><th id="633">633</th><td><i class="doc">  /// instructions. The minimum value computed in RegToStageDiff is 1</i></td></tr>
<tr><th id="634">634</th><td><i class="doc">  /// because we assume the Phi is needed for at least 1 iteration.</i></td></tr>
<tr><th id="635">635</th><td><i class="doc">  /// This is not the case if the loop value is scheduled prior to the</i></td></tr>
<tr><th id="636">636</th><td><i class="doc">  /// Phi in the same stage.  This function returns the number of stages</i></td></tr>
<tr><th id="637">637</th><td><i class="doc">  /// or iterations needed between the Phi definition and any uses.</i></td></tr>
<tr><th id="638">638</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm10SMSchedule15getStagesForPhiEi" title='llvm::SMSchedule::getStagesForPhi' data-ref="_ZN4llvm10SMSchedule15getStagesForPhiEi">getStagesForPhi</dfn>(<em>int</em> <dfn class="local col4 decl" id="204Reg" title='Reg' data-type='int' data-ref="204Reg">Reg</dfn>) {</td></tr>
<tr><th id="639">639</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>bool</em>&gt; <dfn class="local col5 decl" id="205Stages" title='Stages' data-type='std::pair&lt;unsigned int, bool&gt;' data-ref="205Stages">Stages</dfn> = <a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1ERKSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1ERKSt4pairIT_T0_E"></a><a class="member" href="#llvm::SMSchedule::RegToStageDiff" title='llvm::SMSchedule::RegToStageDiff' data-ref="llvm::SMSchedule::RegToStageDiff">RegToStageDiff</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixEOT_" title='std::map::operator[]' data-ref="_ZNSt3mapixEOT_">[<a class="local col4 ref" href="#204Reg" title='Reg' data-ref="204Reg">Reg</a>]</a>;</td></tr>
<tr><th id="640">640</th><td>    <b>if</b> (<a class="local col5 ref" href="#205Stages" title='Stages' data-ref="205Stages">Stages</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, bool&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="641">641</th><td>      <b>return</b> <a class="local col5 ref" href="#205Stages" title='Stages' data-ref="205Stages">Stages</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, bool&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="642">642</th><td>    <b>return</b> <a class="local col5 ref" href="#205Stages" title='Stages' data-ref="205Stages">Stages</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, bool&gt;::first' data-ref="std::pair::first">first</a> - <var>1</var>;</td></tr>
<tr><th id="643">643</th><td>  }</td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td>  <i class="doc">/// Return the instructions that are scheduled at the specified cycle.</i></td></tr>
<tr><th id="646">646</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_deque.h.html#std::deque" title='std::deque' data-ref="std::deque">deque</a>&lt;<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; &amp;<dfn class="decl def" id="_ZN4llvm10SMSchedule15getInstructionsEi" title='llvm::SMSchedule::getInstructions' data-ref="_ZN4llvm10SMSchedule15getInstructionsEi">getInstructions</dfn>(<em>int</em> <dfn class="local col6 decl" id="206cycle" title='cycle' data-type='int' data-ref="206cycle">cycle</dfn>) {</td></tr>
<tr><th id="647">647</th><td>    <b>return</b> <a class="member" href="#llvm::SMSchedule::ScheduledInstrs" title='llvm::SMSchedule::ScheduledInstrs' data-ref="llvm::SMSchedule::ScheduledInstrs">ScheduledInstrs</a><a class="ref" href="../ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col6 ref" href="#206cycle" title='cycle' data-ref="206cycle">cycle</a>]</a>;</td></tr>
<tr><th id="648">648</th><td>  }</td></tr>
<tr><th id="649">649</th><td></td></tr>
<tr><th id="650">650</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm10SMSchedule15isValidScheduleEPNS_17SwingSchedulerDAGE" title='llvm::SMSchedule::isValidSchedule' data-ref="_ZN4llvm10SMSchedule15isValidScheduleEPNS_17SwingSchedulerDAGE" id="_ZN4llvm10SMSchedule15isValidScheduleEPNS_17SwingSchedulerDAGE">isValidSchedule</a>(<a class="type" href="#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a> *<dfn class="local col7 decl" id="207SSD" title='SSD' data-type='llvm::SwingSchedulerDAG *' data-ref="207SSD">SSD</dfn>);</td></tr>
<tr><th id="651">651</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm10SMSchedule16finalizeScheduleEPNS_17SwingSchedulerDAGE" title='llvm::SMSchedule::finalizeSchedule' data-ref="_ZN4llvm10SMSchedule16finalizeScheduleEPNS_17SwingSchedulerDAGE" id="_ZN4llvm10SMSchedule16finalizeScheduleEPNS_17SwingSchedulerDAGE">finalizeSchedule</a>(<a class="type" href="#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a> *<dfn class="local col8 decl" id="208SSD" title='SSD' data-type='llvm::SwingSchedulerDAG *' data-ref="208SSD">SSD</dfn>);</td></tr>
<tr><th id="652">652</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm10SMSchedule15orderDependenceEPNS_17SwingSchedulerDAGEPNS_5SUnitERSt5dequeIS4_SaIS4_EE" title='llvm::SMSchedule::orderDependence' data-ref="_ZN4llvm10SMSchedule15orderDependenceEPNS_17SwingSchedulerDAGEPNS_5SUnitERSt5dequeIS4_SaIS4_EE" id="_ZN4llvm10SMSchedule15orderDependenceEPNS_17SwingSchedulerDAGEPNS_5SUnitERSt5dequeIS4_SaIS4_EE">orderDependence</a>(<a class="type" href="#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a> *<dfn class="local col9 decl" id="209SSD" title='SSD' data-type='llvm::SwingSchedulerDAG *' data-ref="209SSD">SSD</dfn>, <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="210SU" title='SU' data-type='llvm::SUnit *' data-ref="210SU">SU</dfn>,</td></tr>
<tr><th id="653">653</th><td>                       <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_deque.h.html#std::deque" title='std::deque' data-ref="std::deque">deque</a>&lt;<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; &amp;<dfn class="local col1 decl" id="211Insts" title='Insts' data-type='std::deque&lt;SUnit *&gt; &amp;' data-ref="211Insts">Insts</dfn>);</td></tr>
<tr><th id="654">654</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm10SMSchedule13isLoopCarriedEPNS_17SwingSchedulerDAGERNS_12MachineInstrE" title='llvm::SMSchedule::isLoopCarried' data-ref="_ZN4llvm10SMSchedule13isLoopCarriedEPNS_17SwingSchedulerDAGERNS_12MachineInstrE" id="_ZN4llvm10SMSchedule13isLoopCarriedEPNS_17SwingSchedulerDAGERNS_12MachineInstrE">isLoopCarried</a>(<a class="type" href="#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a> *<dfn class="local col2 decl" id="212SSD" title='SSD' data-type='llvm::SwingSchedulerDAG *' data-ref="212SSD">SSD</dfn>, <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="213Phi" title='Phi' data-type='llvm::MachineInstr &amp;' data-ref="213Phi">Phi</dfn>);</td></tr>
<tr><th id="655">655</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZN4llvm10SMSchedule21isLoopCarriedDefOfUseEPNS_17SwingSchedulerDAGEPNS_12MachineInstrERNS_14MachineOperandE" title='llvm::SMSchedule::isLoopCarriedDefOfUse' data-ref="_ZN4llvm10SMSchedule21isLoopCarriedDefOfUseEPNS_17SwingSchedulerDAGEPNS_12MachineInstrERNS_14MachineOperandE" id="_ZN4llvm10SMSchedule21isLoopCarriedDefOfUseEPNS_17SwingSchedulerDAGEPNS_12MachineInstrERNS_14MachineOperandE">isLoopCarriedDefOfUse</a>(<a class="type" href="#llvm::SwingSchedulerDAG" title='llvm::SwingSchedulerDAG' data-ref="llvm::SwingSchedulerDAG">SwingSchedulerDAG</a> *<dfn class="local col4 decl" id="214SSD" title='SSD' data-type='llvm::SwingSchedulerDAG *' data-ref="214SSD">SSD</dfn>, <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="215Def" title='Def' data-type='llvm::MachineInstr *' data-ref="215Def">Def</dfn>,</td></tr>
<tr><th id="656">656</th><td>                             <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="216MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="216MO">MO</dfn>);</td></tr>
<tr><th id="657">657</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZNK4llvm10SMSchedule5printERNS_11raw_ostreamE" title='llvm::SMSchedule::print' data-ref="_ZNK4llvm10SMSchedule5printERNS_11raw_ostreamE" id="_ZNK4llvm10SMSchedule5printERNS_11raw_ostreamE">print</a>(<a class="type" href="../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col7 decl" id="217os" title='os' data-type='llvm::raw_ostream &amp;' data-ref="217os">os</dfn>) <em>const</em>;</td></tr>
<tr><th id="658">658</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/MachinePipeliner.cpp.html#_ZNK4llvm10SMSchedule4dumpEv" title='llvm::SMSchedule::dump' data-ref="_ZNK4llvm10SMSchedule4dumpEv" id="_ZNK4llvm10SMSchedule4dumpEv">dump</a>() <em>const</em>;</td></tr>
<tr><th id="659">659</th><td>};</td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td><u>#<span data-ppcond="40">endif</span> // LLVM_LIB_CODEGEN_MACHINEPIPELINER_H</u></td></tr>
<tr><th id="664">664</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../lib/CodeGen/MachinePipeliner.cpp.html'>llvm/llvm/lib/CodeGen/MachinePipeliner.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
