--------------- Initial state ---------------
dmem_word[0] = 100
dmem_word[1] = 150
dmem_word[2] = 200
dmem_word[3] = 250
dmem_word[4] = 300
dmem_word[5] = 350
dmem_word[6] = 400
dmem_word[7] = 450
dmem_word[8] = 500
dmem_word[9] = 550
dmem_word[10] = 600
dmem_word[11] = 650
dmem_word[12] = 700
dmem_word[13] = 750
dmem_word[14] = 800
dmem_word[15] = 850

dmem_word[0xf0] = 900
dmem_word[0x100] = 950
dmem_word[0x55] = 1000
dmem_word[0x3ff] = 1050
dmem_word[0x30f] = 1100
dmem_word[0x200] = 1150

----------------- Test code -----------------

lw $31, 0($0)
nop
lw $31, 1($0)
nop
lw $31, 2($0)
nop
lw $31, 3($0)
nop
lw $31, 4($0)
nop
lw $31, 5($0)
nop
lw $31, 6($0)
nop
nop
lw $31, 7($0)
nop
lw $31, 8($0)
nop
lw $31, 9($0)
nop
lw $31, 10($0)
nop
lw $31, 11($0)
nop
lw $31, 12($0)
nop
lw $31, 13($0)
nop
lw $31, 14($0)
nop
lw $31, 15($0)
nop
nop

lw $31, 0xf0($0)
nop
lw $31, 0x100($0)
nop
lw $31, 0x55($0)
nop
nop
lw $31, 0x3ff($0)
nop
lw $31, 0x30f($0)
nop
lw $31, 0x200($0)

---------- Expected state updates -----------

r31 = 100
r31 = 150
r31 = 200
r31 = 250
r31 = 300
r31 = 350
r31 = 400
r31 = 450
r31 = 500
r31 = 550
r31 = 600
r31 = 650
r31 = 700
r31 = 750
r31 = 800
r31 = 850

r31 = 900
r31 = 950
r31 = 1000
r31 = 1050
r31 = 1100
r31 = 1150

------------ Timeout cycle count ------------
450