<stg><name>feedforward_Pipeline_VITIS_LOOP_129_5</name>


<trans_list>

<trans id="55" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %a_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:2 %store_ln129 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc62

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc62:0 %i_4 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc62:1 %icmp_ln129 = icmp_eq  i8 %i_4, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc62:2 %add_ln129 = add i8 %i_4, i8 1

]]></Node>
<StgValue><ssdm name="add_ln129"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc62:3 %br_ln129 = br i1 %icmp_ln129, void %for.inc62.split, void %for.body.i22.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="8">
<![CDATA[
for.inc62.split:0 %trunc_ln129 = trunc i8 %i_4

]]></Node>
<StgValue><ssdm name="trunc_ln129"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="8">
<![CDATA[
for.inc62.split:1 %trunc_ln129_1 = trunc i8 %i_4

]]></Node>
<StgValue><ssdm name="trunc_ln129_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc62.split:5 %lshr_ln4 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %i_4, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln4"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="5">
<![CDATA[
for.inc62.split:6 %zext_ln129 = zext i5 %lshr_ln4

]]></Node>
<StgValue><ssdm name="zext_ln129"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62.split:7 %layer2_activations_addr = getelementptr i32 %layer2_activations, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="layer2_activations_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62.split:8 %layer2_activations_4_addr = getelementptr i32 %layer2_activations_4, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="layer2_activations_4_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62.split:9 %layer2_activations_5_addr = getelementptr i32 %layer2_activations_5, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="layer2_activations_5_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62.split:10 %layer2_activations_6_addr = getelementptr i32 %layer2_activations_6, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="layer2_activations_6_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="5">
<![CDATA[
for.inc62.split:11 %layer2_activations_load = load i5 %layer2_activations_addr

]]></Node>
<StgValue><ssdm name="layer2_activations_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="5">
<![CDATA[
for.inc62.split:12 %layer2_activations_4_load = load i5 %layer2_activations_4_addr

]]></Node>
<StgValue><ssdm name="layer2_activations_4_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="5">
<![CDATA[
for.inc62.split:13 %layer2_activations_5_load = load i5 %layer2_activations_5_addr

]]></Node>
<StgValue><ssdm name="layer2_activations_5_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="5">
<![CDATA[
for.inc62.split:14 %layer2_activations_6_load = load i5 %layer2_activations_6_addr

]]></Node>
<StgValue><ssdm name="layer2_activations_6_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0" op_8_bw="7" op_9_bw="0" op_10_bw="7" op_11_bw="0" op_12_bw="7" op_13_bw="0" op_14_bw="7" op_15_bw="0" op_16_bw="7" op_17_bw="0" op_18_bw="7" op_19_bw="0" op_20_bw="7" op_21_bw="0" op_22_bw="7" op_23_bw="0" op_24_bw="7" op_25_bw="0" op_26_bw="7" op_27_bw="0" op_28_bw="7" op_29_bw="0" op_30_bw="7" op_31_bw="0" op_32_bw="7" op_33_bw="0" op_34_bw="7" op_35_bw="0" op_36_bw="7" op_37_bw="0" op_38_bw="7" op_39_bw="0" op_40_bw="7" op_41_bw="0" op_42_bw="7" op_43_bw="0" op_44_bw="7" op_45_bw="0" op_46_bw="7" op_47_bw="0" op_48_bw="7" op_49_bw="0" op_50_bw="7" op_51_bw="0" op_52_bw="7" op_53_bw="0" op_54_bw="7" op_55_bw="0" op_56_bw="7" op_57_bw="0" op_58_bw="7" op_59_bw="0" op_60_bw="7" op_61_bw="0" op_62_bw="7" op_63_bw="0" op_64_bw="7" op_65_bw="0" op_66_bw="7" op_67_bw="0" op_68_bw="7" op_69_bw="0" op_70_bw="7" op_71_bw="0" op_72_bw="7" op_73_bw="0" op_74_bw="7" op_75_bw="0" op_76_bw="7" op_77_bw="0" op_78_bw="7" op_79_bw="0" op_80_bw="7" op_81_bw="0" op_82_bw="7" op_83_bw="0" op_84_bw="7" op_85_bw="0" op_86_bw="7" op_87_bw="0" op_88_bw="7" op_89_bw="0" op_90_bw="7" op_91_bw="0" op_92_bw="7" op_93_bw="0" op_94_bw="7" op_95_bw="0" op_96_bw="7" op_97_bw="0" op_98_bw="7" op_99_bw="0" op_100_bw="7" op_101_bw="0" op_102_bw="7" op_103_bw="0" op_104_bw="7" op_105_bw="0" op_106_bw="7" op_107_bw="0" op_108_bw="7" op_109_bw="0" op_110_bw="7" op_111_bw="0" op_112_bw="7" op_113_bw="0" op_114_bw="7" op_115_bw="0" op_116_bw="7" op_117_bw="0" op_118_bw="7" op_119_bw="0" op_120_bw="7" op_121_bw="0" op_122_bw="7" op_123_bw="0" op_124_bw="7" op_125_bw="0" op_126_bw="7" op_127_bw="0" op_128_bw="7" op_129_bw="0" op_130_bw="7" op_131_bw="0" op_132_bw="7" op_133_bw="0" op_134_bw="7" op_135_bw="0" op_136_bw="7" op_137_bw="0" op_138_bw="7" op_139_bw="0" op_140_bw="7" op_141_bw="0" op_142_bw="7" op_143_bw="0" op_144_bw="7" op_145_bw="0" op_146_bw="7" op_147_bw="0" op_148_bw="7" op_149_bw="0" op_150_bw="7" op_151_bw="0" op_152_bw="7" op_153_bw="0" op_154_bw="7" op_155_bw="0" op_156_bw="7" op_157_bw="0" op_158_bw="7" op_159_bw="0" op_160_bw="7" op_161_bw="0" op_162_bw="7" op_163_bw="0" op_164_bw="7" op_165_bw="0" op_166_bw="7" op_167_bw="0" op_168_bw="7" op_169_bw="0" op_170_bw="7" op_171_bw="0" op_172_bw="7" op_173_bw="0" op_174_bw="7" op_175_bw="0" op_176_bw="7" op_177_bw="0" op_178_bw="7" op_179_bw="0" op_180_bw="7" op_181_bw="0" op_182_bw="7" op_183_bw="0" op_184_bw="7" op_185_bw="0" op_186_bw="7" op_187_bw="0" op_188_bw="7" op_189_bw="0" op_190_bw="7" op_191_bw="0" op_192_bw="7" op_193_bw="0" op_194_bw="7" op_195_bw="0" op_196_bw="7" op_197_bw="0" op_198_bw="7" op_199_bw="0" op_200_bw="7" op_201_bw="0" op_202_bw="7" op_203_bw="0" op_204_bw="7" op_205_bw="0" op_206_bw="7" op_207_bw="0" op_208_bw="7" op_209_bw="0" op_210_bw="7" op_211_bw="0" op_212_bw="7" op_213_bw="0" op_214_bw="7" op_215_bw="0" op_216_bw="7" op_217_bw="0" op_218_bw="7" op_219_bw="0" op_220_bw="7" op_221_bw="0" op_222_bw="7" op_223_bw="0" op_224_bw="7" op_225_bw="0" op_226_bw="7" op_227_bw="0" op_228_bw="7" op_229_bw="0" op_230_bw="7" op_231_bw="0" op_232_bw="7" op_233_bw="0" op_234_bw="7" op_235_bw="0" op_236_bw="7" op_237_bw="0" op_238_bw="7" op_239_bw="0" op_240_bw="7" op_241_bw="0" op_242_bw="7" op_243_bw="0" op_244_bw="7" op_245_bw="0" op_246_bw="7" op_247_bw="0" op_248_bw="7" op_249_bw="0" op_250_bw="7" op_251_bw="0" op_252_bw="7" op_253_bw="0" op_254_bw="7" op_255_bw="0">
<![CDATA[
for.inc62.split:18 %switch_ln132 = switch i7 %trunc_ln129_1, void %arrayidx61.case.127, i7 0, void %arrayidx61.case.0, i7 1, void %arrayidx61.exit, i7 2, void %arrayidx61.exit, i7 3, void %arrayidx61.exit, i7 4, void %arrayidx61.exit, i7 5, void %arrayidx61.exit, i7 6, void %arrayidx61.exit, i7 7, void %arrayidx61.exit, i7 8, void %arrayidx61.exit, i7 9, void %arrayidx61.exit, i7 10, void %arrayidx61.exit, i7 11, void %arrayidx61.exit, i7 12, void %arrayidx61.exit, i7 13, void %arrayidx61.exit, i7 14, void %arrayidx61.exit, i7 15, void %arrayidx61.exit, i7 16, void %arrayidx61.exit, i7 17, void %arrayidx61.exit, i7 18, void %arrayidx61.exit, i7 19, void %arrayidx61.exit, i7 20, void %arrayidx61.exit, i7 21, void %arrayidx61.exit, i7 22, void %arrayidx61.exit, i7 23, void %arrayidx61.exit, i7 24, void %arrayidx61.exit, i7 25, void %arrayidx61.exit, i7 26, void %arrayidx61.exit, i7 27, void %arrayidx61.exit, i7 28, void %arrayidx61.exit, i7 29, void %arrayidx61.exit, i7 30, void %arrayidx61.exit, i7 31, void %arrayidx61.exit, i7 32, void %arrayidx61.exit, i7 33, void %arrayidx61.exit, i7 34, void %arrayidx61.exit, i7 35, void %arrayidx61.exit, i7 36, void %arrayidx61.exit, i7 37, void %arrayidx61.exit, i7 38, void %arrayidx61.exit, i7 39, void %arrayidx61.exit, i7 40, void %arrayidx61.exit, i7 41, void %arrayidx61.exit, i7 42, void %arrayidx61.exit, i7 43, void %arrayidx61.exit, i7 44, void %arrayidx61.exit, i7 45, void %arrayidx61.exit, i7 46, void %arrayidx61.exit, i7 47, void %arrayidx61.exit, i7 48, void %arrayidx61.exit, i7 49, void %arrayidx61.exit, i7 50, void %arrayidx61.exit, i7 51, void %arrayidx61.exit, i7 52, void %arrayidx61.exit, i7 53, void %arrayidx61.exit, i7 54, void %arrayidx61.exit, i7 55, void %arrayidx61.exit, i7 56, void %arrayidx61.exit, i7 57, void %arrayidx61.exit, i7 58, void %arrayidx61.exit, i7 59, void %arrayidx61.exit, i7 60, void %arrayidx61.exit, i7 61, void %arrayidx61.exit, i7 62, void %arrayidx61.exit, i7 63, void %arrayidx61.exit, i7 64, void %arrayidx61.exit, i7 65, void %arrayidx61.exit, i7 66, void %arrayidx61.exit, i7 67, void %arrayidx61.exit, i7 68, void %arrayidx61.exit, i7 69, void %arrayidx61.exit, i7 70, void %arrayidx61.exit, i7 71, void %arrayidx61.exit, i7 72, void %arrayidx61.exit, i7 73, void %arrayidx61.exit, i7 74, void %arrayidx61.exit, i7 75, void %arrayidx61.exit, i7 76, void %arrayidx61.exit, i7 77, void %arrayidx61.exit, i7 78, void %arrayidx61.exit, i7 79, void %arrayidx61.exit, i7 80, void %arrayidx61.exit, i7 81, void %arrayidx61.exit, i7 82, void %arrayidx61.exit, i7 83, void %arrayidx61.exit, i7 84, void %arrayidx61.exit, i7 85, void %arrayidx61.exit, i7 86, void %arrayidx61.exit, i7 87, void %arrayidx61.exit, i7 88, void %arrayidx61.exit, i7 89, void %arrayidx61.exit, i7 90, void %arrayidx61.exit, i7 91, void %arrayidx61.exit, i7 92, void %arrayidx61.exit, i7 93, void %arrayidx61.exit, i7 94, void %arrayidx61.exit, i7 95, void %arrayidx61.exit, i7 96, void %arrayidx61.exit, i7 97, void %arrayidx61.exit, i7 98, void %arrayidx61.exit, i7 99, void %arrayidx61.exit, i7 100, void %arrayidx61.exit, i7 101, void %arrayidx61.exit, i7 102, void %arrayidx61.exit, i7 103, void %arrayidx61.exit, i7 104, void %arrayidx61.exit, i7 105, void %arrayidx61.exit, i7 106, void %arrayidx61.exit, i7 107, void %arrayidx61.exit, i7 108, void %arrayidx61.exit, i7 109, void %arrayidx61.exit, i7 110, void %arrayidx61.exit, i7 111, void %arrayidx61.exit, i7 112, void %arrayidx61.exit, i7 113, void %arrayidx61.exit, i7 114, void %arrayidx61.exit, i7 115, void %arrayidx61.exit, i7 116, void %arrayidx61.exit, i7 117, void %arrayidx61.exit, i7 118, void %arrayidx61.exit, i7 119, void %arrayidx61.exit, i7 120, void %arrayidx61.exit, i7 121, void %arrayidx61.exit, i7 122, void %arrayidx61.exit, i7 123, void %arrayidx61.exit, i7 124, void %arrayidx61.exit, i7 125, void %arrayidx61.exit, i7 126, void %arrayidx61.exit

]]></Node>
<StgValue><ssdm name="switch_ln132"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
<literal name="trunc_ln129_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.case.127:0 %br_ln132 = br void %arrayidx61.exit

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx61.exit:0 %store_ln129 = store i8 %add_ln129, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.exit:1 %br_ln129 = br void %for.inc62

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="30" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="5">
<![CDATA[
for.inc62.split:11 %layer2_activations_load = load i5 %layer2_activations_addr

]]></Node>
<StgValue><ssdm name="layer2_activations_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="5">
<![CDATA[
for.inc62.split:12 %layer2_activations_4_load = load i5 %layer2_activations_4_addr

]]></Node>
<StgValue><ssdm name="layer2_activations_4_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="5">
<![CDATA[
for.inc62.split:13 %layer2_activations_5_load = load i5 %layer2_activations_5_addr

]]></Node>
<StgValue><ssdm name="layer2_activations_5_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="5">
<![CDATA[
for.inc62.split:14 %layer2_activations_6_load = load i5 %layer2_activations_6_addr

]]></Node>
<StgValue><ssdm name="layer2_activations_6_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc62.split:15 %x_2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %layer2_activations_load, i2 1, i32 %layer2_activations_4_load, i2 2, i32 %layer2_activations_5_load, i2 3, i32 %layer2_activations_6_load, i32 0, i2 %trunc_ln129

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
for.body.i22.preheader.exitStub:0 %a_2_load = load i32 %a_2

]]></Node>
<StgValue><ssdm name="a_2_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.i22.preheader.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %a_2_out, i32 %a_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0">
<![CDATA[
for.body.i22.preheader.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc62.split:2 %specpipeline_ln131 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln131"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc62.split:3 %speclooptripcount_ln129 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln129"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc62.split:4 %specloopname_ln129 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln129"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62.split:16 %icmp_ln40 = icmp_sgt  i32 %x_2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc62.split:17 %select_ln132 = select i1 %icmp_ln40, i32 0, i32 256

]]></Node>
<StgValue><ssdm name="select_ln132"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx61.case.0:0 %store_ln132 = store i32 %select_ln132, i32 %a_2

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln129_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.case.0:1 %br_ln132 = br void %arrayidx61.exit

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
