
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001246                       # Number of seconds simulated
sim_ticks                                  1246387146                       # Number of ticks simulated
final_tick                               449141466786                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 195916                       # Simulator instruction rate (inst/s)
host_op_rate                                   249767                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  36182                       # Simulator tick rate (ticks/s)
host_mem_usage                               67375704                       # Number of bytes of host memory used
host_seconds                                 34447.28                       # Real time elapsed on the host
sim_insts                                  6748784220                       # Number of instructions simulated
sim_ops                                    8603807040                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        25344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        20480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data         9216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        41728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        42112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data         9216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        20736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        41984                       # Number of bytes read from this memory
system.physmem.bytes_read::total               234624                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           23808                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        76032                       # Number of bytes written to this memory
system.physmem.bytes_written::total             76032                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           23                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          198                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          160                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data           72                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          326                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          329                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data           72                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          162                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          328                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1833                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             594                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  594                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2362027                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20333971                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1437756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16431492                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      2772814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      7394171                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      2772814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     33479164                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      2772814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     33787255                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      2772814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      7394171                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1437756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     16636885                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      2772814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     33684558                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               188243276                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2362027                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1437756                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      2772814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      2772814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      2772814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      2772814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1437756                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      2772814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           19101609                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          61001913                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               61001913                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          61001913                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2362027                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20333971                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1437756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16431492                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      2772814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      7394171                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      2772814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     33479164                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      2772814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     33787255                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      2772814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      7394171                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1437756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     16636885                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      2772814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     33684558                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              249245189                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          221894                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       196514                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        19109                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       142098                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          137852                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           13673                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          650                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2301823                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1258721                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             221894                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       151525                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               278673                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          62652                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         53028                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           140602                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        18571                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2676946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.530137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.784419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2398273     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           41418      1.55%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           21622      0.81%     91.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           40476      1.51%     93.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           13376      0.50%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           37395      1.40%     95.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            6003      0.22%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           10504      0.39%     95.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          107879      4.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2676946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074238                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.421126                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         2257320                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        98355                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           277950                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          314                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         43001                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        21981                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          421                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1414188                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1766                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         43001                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         2262476                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          64058                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        19373                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           273531                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        14501                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1411517                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1203                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        12347                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      1857182                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6405369                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6405369                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1478061                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          379098                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          199                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          105                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            29063                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       248840                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        42683                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          349                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         9443                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1402264                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          202                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1302402                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1337                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       269731                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       571466                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2676946                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.486525                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.104605                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2106740     78.70%     78.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       185054      6.91%     85.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       183499      6.85%     92.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       109411      4.09%     96.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        58534      2.19%     98.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        15440      0.58%     99.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        17467      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7          429      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          372      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2676946                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2347     57.54%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           962     23.58%     81.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          770     18.88%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1024572     78.67%     78.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        10501      0.81%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           95      0.01%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       225204     17.29%     96.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        42030      3.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1302402                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.435741                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               4079                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003132                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5287164                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1672218                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1267238                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1306481                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         1107                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        53543                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1797                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         43001                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          43319                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1705                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1402471                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          185                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       248840                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        42683                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          104                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           513                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        11331                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         8899                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        20230                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1283730                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       221572                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        18670                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              263575                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          194572                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             42003                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.429494                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1267816                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1267238                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           766146                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1692781                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.423976                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.452596                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1129677                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       272866                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          197                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        18794                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2633945                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.428892                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.295406                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2211164     83.95%     83.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       167350      6.35%     90.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       106577      4.05%     94.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        33269      1.26%     95.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        55135      2.09%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        11243      0.43%     98.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         7291      0.28%     98.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         6463      0.25%     98.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        35453      1.35%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2633945                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1129677                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                236183                       # Number of memory references committed
system.switch_cpus0.commit.loads               195297                       # Number of loads committed
system.switch_cpus0.commit.membars                 98                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            173317                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           988113                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        14525                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        35453                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             4001022                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2848126                       # The number of ROB writes
system.switch_cpus0.timesIdled                  52022                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 311993                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1129677                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.988927                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.988927                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.334568                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.334568                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         5955939                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1657598                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1490197                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          234363                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       192348                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        24868                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        97056                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           90247                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           23524                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         1099                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2249362                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1336708                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             234363                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       113771                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               292991                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          70558                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        112874                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           140125                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        24552                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2700484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.605170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.953139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2407493     89.15%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           31022      1.15%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           37239      1.38%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           19878      0.74%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           22547      0.83%     93.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           13095      0.48%     93.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            8796      0.33%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           22632      0.84%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          137782      5.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2700484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078410                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.447218                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2230111                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       132776                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           290430                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2282                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         44876                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        37696                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          381                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1629082                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2111                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         44876                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2234066                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          32651                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        89764                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           288777                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        10342                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1626704                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2392                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4940                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           44                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      2264121                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      7571269                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      7571269                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1908758                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          355316                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          419                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          233                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            29910                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       155186                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        83786                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         2057                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        17093                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1622363                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          419                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1525498                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1832                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       215045                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       501160                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2700484                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.564898                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.256578                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2057152     76.18%     76.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       259554      9.61%     85.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       138850      5.14%     90.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        96059      3.56%     94.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        83751      3.10%     97.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        42627      1.58%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        10590      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         6820      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         5081      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2700484                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            414     12.44%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1408     42.31%     54.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1506     45.25%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1278347     83.80%     83.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        23862      1.56%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          186      0.01%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       140089      9.18%     94.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        83014      5.44%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1525498                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.510381                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3328                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002182                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5756640                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1837863                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1499472                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1528826                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         3914                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        28748                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1842                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads           94                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           44                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         44876                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          27036                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1522                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1622785                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          168                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       155186                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        83786                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          233                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          1096                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        13822                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        14277                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        28099                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1502172                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       131996                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        23326                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              214973                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          209659                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             82977                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.502577                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1499557                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1499472                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           893150                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2335696                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.501674                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382391                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1120926                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1375077                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       247733                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        24853                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2655608                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.517801                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.335159                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2093640     78.84%     78.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       260686      9.82%     88.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       109442      4.12%     92.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        65387      2.46%     95.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        45259      1.70%     96.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        29343      1.10%     98.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        15554      0.59%     98.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        12105      0.46%     99.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        24192      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2655608                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1120926                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1375077                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                208374                       # Number of memory references committed
system.switch_cpus1.commit.loads               126433                       # Number of loads committed
system.switch_cpus1.commit.membars                186                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            196649                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1239823                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        27975                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        24192                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             4254226                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            3290536                       # The number of ROB writes
system.switch_cpus1.timesIdled                  36538                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 288455                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1120926                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1375077                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1120926                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.666491                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.666491                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.375025                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.375025                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6776882                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        2084595                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1520735                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           372                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          267631                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       222926                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        26060                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       104846                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           95575                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           28424                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         1209                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2323779                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1470054                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             267631                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       123999                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               305415                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          73375                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        108302                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           145848                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        24810                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2784570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.649370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.025203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2479155     89.03%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           18481      0.66%     89.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           23399      0.84%     90.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           37320      1.34%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           15319      0.55%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           19999      0.72%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           23283      0.84%     93.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           10904      0.39%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          156710      5.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2784570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089540                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.491831                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2309858                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       123833                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           303836                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          177                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         46860                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        40471                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          215                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1795981                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1269                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         46860                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2312777                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles           7686                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       109186                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           301067                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         6989                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1783691                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents           979                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4790                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      2492401                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      8291290                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      8291290                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      2051747                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          440654                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          427                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          223                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            25696                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       168717                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        86330                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          985                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        19551                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1739399                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          430                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1656688                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         2157                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       232181                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       491868                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2784570                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.594953                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.317543                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2083402     74.82%     74.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       319006     11.46%     86.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       130796      4.70%     90.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        74099      2.66%     93.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        98502      3.54%     97.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        31326      1.12%     98.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        30217      1.09%     99.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        15923      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1299      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2784570                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          11544     78.90%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1602     10.95%     89.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1486     10.16%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1395877     84.26%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        22449      1.36%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          203      0.01%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       152305      9.19%     94.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        85854      5.18%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1656688                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.554273                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              14632                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008832                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      6114735                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1972030                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1611733                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1671320                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         1303                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        35474                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1728                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         46860                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles           5884                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          719                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1739830                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1329                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       168717                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        86330                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          224                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           617                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        14819                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        14967                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        29786                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1626905                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       149482                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        29783                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              235299                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          229407                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             85817                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.544309                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1611772                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1611733                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           965872                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2596526                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.539232                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371986                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1193366                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1470204                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       269647                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          413                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        26073                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2737710                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.537020                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.356118                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2114934     77.25%     77.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       315972     11.54%     88.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       114575      4.19%     92.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        56868      2.08%     95.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        52180      1.91%     96.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        21932      0.80%     97.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        21770      0.80%     98.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        10354      0.38%     98.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        29125      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2737710                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1193366                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1470204                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                217845                       # Number of memory references committed
system.switch_cpus2.commit.loads               133243                       # Number of loads committed
system.switch_cpus2.commit.membars                206                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            213032                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1323664                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        30318                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        29125                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             4448423                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            3526568                       # The number of ROB writes
system.switch_cpus2.timesIdled                  37181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 204369                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1193366                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1470204                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1193366                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.504629                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.504629                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.399261                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.399261                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         7317561                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        2254821                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1659021                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           412                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          222605                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       200363                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        13711                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        99769                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           77964                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           12215                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          621                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2350688                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1397736                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             222605                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        90179                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               275887                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          43287                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        143807                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           136772                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        13573                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2799630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.586651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.908899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2523743     90.15%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            9651      0.34%     90.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           20232      0.72%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            8380      0.30%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           44988      1.61%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           40489      1.45%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            7988      0.29%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           16447      0.59%     95.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          127712      4.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2799630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.074476                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.467636                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2336308                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       158673                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           274666                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          951                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         29023                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        19771                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1638801                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1365                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         29023                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2339377                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         128675                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        21700                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           272665                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         8181                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1636336                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          3202                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         3179                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           67                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands      1930214                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      7702513                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      7702513                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1672048                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          258163                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          200                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          107                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            22807                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       382874                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       192303                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1912                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         9558                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1630476                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          202                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1555731                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1296                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       148221                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       361175                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2799630                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.555692                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.349715                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2243479     80.13%     80.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       168510      6.02%     86.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       136743      4.88%     91.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        59677      2.13%     93.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        74322      2.65%     95.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        71186      2.54%     98.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        40470      1.45%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         3278      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1965      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2799630                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3905     11.22%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         30028     86.26%     97.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          877      2.52%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       979911     62.99%     62.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        13548      0.87%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc           92      0.01%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       370733     23.83%     87.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       191447     12.31%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1555731                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.520496                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              34810                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022375                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5947198                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1778964                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1540423                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1590541                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         2773                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        19129                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2066                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          138                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         29023                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         123699                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         2188                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1630685                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           29                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       382874                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       192303                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          108                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1501                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           10                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         7268                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         8361                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        15629                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1543361                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       369289                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        12370                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              560699                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          202107                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            191410                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.516357                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1540541                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1540423                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           833542                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1647866                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.515375                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.505831                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1240793                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1458341                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       172498                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        13767                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2770607                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.526362                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.346585                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2239867     80.84%     80.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       194859      7.03%     87.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        91238      3.29%     91.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        89400      3.23%     94.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        24411      0.88%     95.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       103312      3.73%     99.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         7916      0.29%     99.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         5726      0.21%     99.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        13878      0.50%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2770607                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1240793                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1458341                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                553980                       # Number of memory references committed
system.switch_cpus3.commit.loads               363745                       # Number of loads committed
system.switch_cpus3.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            192686                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1296796                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        14169                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        13878                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             4387555                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            3290719                       # The number of ROB writes
system.switch_cpus3.timesIdled                  52741                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 189309                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1240793                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1458341                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1240793                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.408894                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.408894                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.415128                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.415128                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         7621426                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1794205                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1941505                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           188                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          223007                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       200860                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        13565                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        87091                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           77609                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           12141                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          606                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2347933                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1399796                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             223007                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        89750                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               275827                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          43263                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        148472                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           136530                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        13434                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2801611                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.586846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.909850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2525784     90.15%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1            9540      0.34%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           20119      0.72%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3            8316      0.30%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           44965      1.60%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           40447      1.44%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            7775      0.28%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           16676      0.60%     95.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          127989      4.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2801611                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.074611                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.468325                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2332159                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       164716                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           274604                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          968                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         29155                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        19677                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1640638                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1357                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         29155                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2335443                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         139847                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        15764                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           272442                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         8951                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1638515                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          3516                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         3447                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents           74                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands      1933118                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      7711127                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      7711127                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1672889                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          260222                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          193                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          100                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            24336                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       382645                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       192276                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         1915                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         9461                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1633112                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          195                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1557021                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1252                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       150179                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       366784                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2801611                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.555759                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.349395                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      2244582     80.12%     80.12% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       168949      6.03%     86.15% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       137106      4.89%     91.04% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        59828      2.14%     93.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        74335      2.65%     95.83% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        71087      2.54%     98.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        40428      1.44%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         3335      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1961      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2801611                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3883     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         29967     86.28%     97.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          881      2.54%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       981176     63.02%     63.02% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        13586      0.87%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           92      0.01%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       370646     23.80%     87.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       191521     12.30%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1557021                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.520928                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              34731                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022306                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5951636                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1783551                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1541761                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1591752                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         2819                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        18813                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1984                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          136                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         29155                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         134628                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         2368                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1633312                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           35                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       382645                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       192276                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          101                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          1578                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect         7186                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         8402                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        15588                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1544712                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       369226                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        12309                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              560705                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          202168                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            191479                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.516809                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1541881                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1541761                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           834135                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1651429                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.515822                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.505099                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1241373                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1459030                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       174456                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        13613                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2772456                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.526259                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.346549                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      2241159     80.84%     80.84% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       195298      7.04%     87.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        91307      3.29%     91.17% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        89717      3.24%     94.41% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        24346      0.88%     95.29% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       103007      3.72%     99.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         7874      0.28%     99.29% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         5680      0.20%     99.49% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        14068      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2772456                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1241373                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1459030                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                554121                       # Number of memory references committed
system.switch_cpus4.commit.loads               363829                       # Number of loads committed
system.switch_cpus4.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            192765                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1297449                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        14186                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        14068                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             4391861                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3296146                       # The number of ROB writes
system.switch_cpus4.timesIdled                  52490                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 187328                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1241373                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1459030                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1241373                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.407769                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.407769                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.415322                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.415322                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         7627010                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1796655                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1943561                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           188                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          267759                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       223033                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        26071                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       104895                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           95624                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           28439                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         1210                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2324781                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1470666                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             267759                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       124063                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               305551                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          73405                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        107057                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           145912                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        24820                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2784482                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.649669                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.025607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2478931     89.03%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           18487      0.66%     89.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           23413      0.84%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           37338      1.34%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           15328      0.55%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           20010      0.72%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           23295      0.84%     93.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           10908      0.39%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          156772      5.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2784482                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.089583                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.492036                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2310857                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       122591                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           303972                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          177                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         46879                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        40491                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          215                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1796756                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1269                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         46879                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2313777                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles           7681                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       107947                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           301203                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         6990                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1784463                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents           979                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         4792                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      2493477                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      8294878                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      8294878                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      2052637                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          440840                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          427                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          223                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            25703                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       168799                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        86360                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          985                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        19557                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1740158                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          430                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1657409                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         2157                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       232278                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       492121                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2784482                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.595231                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.317793                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      2083023     74.81%     74.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       319130     11.46%     86.27% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       130849      4.70%     90.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        74122      2.66%     93.63% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        98560      3.54%     97.17% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        31336      1.13%     98.30% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        30238      1.09%     99.38% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        15925      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1299      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2784482                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          11548     78.89%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1604     10.96%     89.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1486     10.15%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1396488     84.26%     84.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        22453      1.35%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          203      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       152381      9.19%     94.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        85884      5.18%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1657409                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.554514                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              14638                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008832                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      6116095                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1972886                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1612430                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1672047                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         1304                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        35490                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1728                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         46879                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles           5886                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles          719                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1740589                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1329                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       168799                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        86360                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          224                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           617                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        14822                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        14976                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        29798                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1627615                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       149557                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        29794                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              235404                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          229519                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             85847                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.544546                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1612469                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1612430                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           966274                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2597648                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.539466                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371980                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1193868                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1470843                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       269767                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          413                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        26084                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2737603                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.537274                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.356392                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      2114558     77.24%     77.24% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       316109     11.55%     88.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       114622      4.19%     92.98% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        56893      2.08%     95.05% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        52205      1.91%     96.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        21940      0.80%     97.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        21779      0.80%     98.56% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        10359      0.38%     98.94% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        29138      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2737603                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1193868                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1470843                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                217941                       # Number of memory references committed
system.switch_cpus5.commit.loads               133309                       # Number of loads committed
system.switch_cpus5.commit.membars                206                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            213136                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1324231                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        30331                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        29138                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             4449062                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            3528105                       # The number of ROB writes
system.switch_cpus5.timesIdled                  37194                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 204457                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1193868                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1470843                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1193868                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.503576                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.503576                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.399429                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.399429                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         7320747                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        2255791                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1659707                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           412                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          234080                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       191908                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        24647                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        95486                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           89221                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           23492                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         1090                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2235086                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1336610                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             234080                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       112713                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               292286                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          71255                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        124317                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           139266                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        24364                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2697855                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.605958                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.956099                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2405569     89.17%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           31189      1.16%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           36486      1.35%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           19609      0.73%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           22269      0.83%     93.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           13095      0.49%     93.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            8602      0.32%     94.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           22653      0.84%     94.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          138383      5.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2697855                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078315                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.447185                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2215326                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       144742                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           289598                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         2398                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         45782                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        37874                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          384                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1629559                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2128                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         45782                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2219466                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          43985                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        89932                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           287888                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        10794                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1627153                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          2536                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         5150                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents           45                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      2262463                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      7572840                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      7572840                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1896359                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          366104                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          418                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          233                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            31070                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       156026                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        84038                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         2026                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        17375                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1622666                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          419                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1521952                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         2361                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       224262                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       524919                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2697855                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.564134                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.256902                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      2057418     76.26%     76.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       257115      9.53%     85.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       138725      5.14%     90.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        95735      3.55%     94.48% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        83503      3.10%     97.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        42866      1.59%     99.17% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        10672      0.40%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         6760      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         5061      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2697855                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            433     12.55%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1514     43.90%     56.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1502     43.55%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1274422     83.74%     83.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        23790      1.56%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          185      0.01%     85.31% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.31% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       140423      9.23%     94.54% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        83132      5.46%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1521952                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.509195                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3449                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002266                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5747569                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1847381                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1494860                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1525401                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         3747                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        30472                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         2664                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads           93                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked           38                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         45782                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          38118                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1628                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1623090                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          157                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       156026                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        84038                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          233                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1171                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        13495                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        14478                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        27973                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1498076                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       131717                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        23876                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              214818                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          208821                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             83101                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.501207                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1494948                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1494860                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           889390                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2329616                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.500131                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381775                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1113609                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1365963                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       257164                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        24645                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2652073                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.515055                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.332383                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      2093755     78.95%     78.95% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       259123      9.77%     88.72% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       108912      4.11%     92.83% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        64628      2.44%     95.26% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        44941      1.69%     96.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        29102      1.10%     98.05% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        15496      0.58%     98.64% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        12046      0.45%     99.09% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        24070      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2652073                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1113609                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1365963                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                206928                       # Number of memory references committed
system.switch_cpus6.commit.loads               125554                       # Number of loads committed
system.switch_cpus6.commit.membars                186                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            195322                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1231581                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        27767                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        24070                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             4251130                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3292042                       # The number of ROB writes
system.switch_cpus6.timesIdled                  36449                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 291084                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1113609                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1365963                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1113609                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.684011                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.684011                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.372577                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.372577                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6755950                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        2077363                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1520170                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           372                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          222568                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       200378                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        13652                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        89376                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           77856                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           12216                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          622                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2348886                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1397280                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             222568                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        90072                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               275556                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          43259                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        149660                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           136643                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        13530                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2803380                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.585491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.907355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2527824     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1            9541      0.34%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           20177      0.72%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3            8312      0.30%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           45037      1.61%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           40289      1.44%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            8031      0.29%     94.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           16607      0.59%     95.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          127562      4.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2803380                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.074464                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.467484                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2333359                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       165646                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           274392                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          920                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         29054                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        19728                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1637956                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1341                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         29054                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2336579                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         134802                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        21931                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           272253                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         8752                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1635887                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          3406                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         3383                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents          113                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands      1929365                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      7700136                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      7700136                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1672116                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          257249                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          200                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          107                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            23680                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       382487                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       192245                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         1854                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores         9591                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1630317                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          202                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1556391                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1172                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       147748                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       357730                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2803380                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.555184                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.349757                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      2247425     80.17%     80.17% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       168334      6.00%     86.17% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       136551      4.87%     91.04% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        59516      2.12%     93.17% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        74473      2.66%     95.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        71195      2.54%     98.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        40645      1.45%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         3258      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1983      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2803380                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3892     11.16%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         30101     86.31%     97.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite          883      2.53%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu       980627     63.01%     63.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        13558      0.87%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc           92      0.01%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       370648     23.81%     87.70% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       191466     12.30%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1556391                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.520717                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              34876                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022408                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5952210                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1778332                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1540858                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1591267                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2747                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        18739                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         2004                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          138                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         29054                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         128815                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         2307                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1630523                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           42                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       382487                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       192245                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          108                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1559                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect         7333                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect         8375                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        15708                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1543830                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       369205                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        12561                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              560619                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          202093                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            191414                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.516514                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1540982                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1540858                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           833865                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1649051                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.515520                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.505664                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1240834                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1458395                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       172295                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        13709                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2774326                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.525675                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.345967                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      2243660     80.87%     80.87% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       194785      7.02%     87.89% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        91101      3.28%     91.18% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        89616      3.23%     94.41% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        24327      0.88%     95.28% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       103347      3.73%     99.01% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6         7866      0.28%     99.29% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         5671      0.20%     99.50% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        13953      0.50%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2774326                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1240834                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1458395                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                553989                       # Number of memory references committed
system.switch_cpus7.commit.loads               363748                       # Number of loads committed
system.switch_cpus7.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            192696                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1296848                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        14173                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        13953                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             4391050                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3290448                       # The number of ROB writes
system.switch_cpus7.timesIdled                  52719                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 185559                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1240834                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1458395                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1240834                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.408815                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.408815                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.415142                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.415142                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         7623303                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1795532                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1940947                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           188                       # number of misc regfile writes
system.l20.replacements                           220                       # number of replacements
system.l20.tagsinuse                      4095.349850                       # Cycle average of tags in use
system.l20.total_refs                          115460                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4316                       # Sample count of references to valid blocks.
system.l20.avg_refs                         26.751622                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           62.321612                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.152438                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   103.925288                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3914.950511                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.015215                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.003455                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.025372                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.955798                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999841                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data          441                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    442                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks              89                       # number of Writeback hits
system.l20.Writeback_hits::total                   89                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data          444                       # number of demand (read+write) hits
system.l20.demand_hits::total                     445                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data          444                       # number of overall hits
system.l20.overall_hits::total                    445                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           23                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          198                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  221                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           23                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          198                       # number of demand (read+write) misses
system.l20.demand_misses::total                   221                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           23                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          198                       # number of overall misses
system.l20.overall_misses::total                  221                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     13301454                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     89750667                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      103052121                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     13301454                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     89750667                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       103052121                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     13301454                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     89750667                       # number of overall miss cycles
system.l20.overall_miss_latency::total      103052121                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           24                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          639                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                663                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks           89                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total               89                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           24                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          642                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 666                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           24                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          642                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                666                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.309859                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.333333                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.308411                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.331832                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.308411                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.331832                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 578324.086957                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 453286.196970                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 466299.190045                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 578324.086957                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 453286.196970                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 466299.190045                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 578324.086957                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 453286.196970                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 466299.190045                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  32                       # number of writebacks
system.l20.writebacks::total                       32                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           23                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          198                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             221                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           23                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          198                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              221                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           23                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          198                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             221                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     11649084                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     75527075                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     87176159                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     11649084                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     75527075                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     87176159                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     11649084                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     75527075                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     87176159                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.309859                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.308411                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.331832                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.308411                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.331832                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 506481.913043                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 381449.873737                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 394462.257919                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 506481.913043                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 381449.873737                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 394462.257919                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 506481.913043                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 381449.873737                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 394462.257919                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           174                       # number of replacements
system.l21.tagsinuse                      4095.339330                       # Cycle average of tags in use
system.l21.total_refs                          291216                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4270                       # Sample count of references to valid blocks.
system.l21.avg_refs                         68.200468                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          203.820391                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.818769                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    88.828168                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3788.872003                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.049761                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003374                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.021687                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.925018                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999839                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          451                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    451                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             245                       # number of Writeback hits
system.l21.Writeback_hits::total                  245                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          451                       # number of demand (read+write) hits
system.l21.demand_hits::total                     451                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          451                       # number of overall hits
system.l21.overall_hits::total                    451                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          159                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  173                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          160                       # number of demand (read+write) misses
system.l21.demand_misses::total                   174                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          160                       # number of overall misses
system.l21.overall_misses::total                  174                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      8192586                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     74396324                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       82588910                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       392944                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       392944                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      8192586                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     74789268                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        82981854                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      8192586                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     74789268                       # number of overall miss cycles
system.l21.overall_miss_latency::total       82981854                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          610                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                624                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          245                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              245                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          611                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 625                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          611                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                625                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.260656                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.277244                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.261866                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.278400                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.261866                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.278400                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 585184.714286                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 467901.408805                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 477392.543353                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       392944                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       392944                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 585184.714286                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 467432.925000                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 476907.206897                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 585184.714286                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 467432.925000                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 476907.206897                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 115                       # number of writebacks
system.l21.writebacks::total                      115                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          159                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             173                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          160                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              174                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          160                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             174                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      7180688                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     62913837                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     70094525                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       320394                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       320394                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      7180688                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     63234231                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     70414919                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      7180688                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     63234231                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     70414919                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.260656                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.277244                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.261866                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.278400                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.261866                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.278400                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 512906.285714                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 395684.509434                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 405170.664740                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       320394                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       320394                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 512906.285714                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 395213.943750                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 404683.442529                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 512906.285714                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 395213.943750                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 404683.442529                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                            99                       # number of replacements
system.l22.tagsinuse                      4095.128786                       # Cycle average of tags in use
system.l22.total_refs                          208177                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4194                       # Sample count of references to valid blocks.
system.l22.avg_refs                         49.636862                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          132.128786                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    18.832355                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    40.035709                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3904.131936                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.032258                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.004598                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.009774                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.953157                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999787                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data          383                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    385                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             116                       # number of Writeback hits
system.l22.Writeback_hits::total                  116                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data          386                       # number of demand (read+write) hits
system.l22.demand_hits::total                     388                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data          386                       # number of overall hits
system.l22.overall_hits::total                    388                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           27                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data           72                       # number of ReadReq misses
system.l22.ReadReq_misses::total                   99                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           27                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data           72                       # number of demand (read+write) misses
system.l22.demand_misses::total                    99                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           27                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data           72                       # number of overall misses
system.l22.overall_misses::total                   99                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     44283043                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     40167743                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       84450786                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     44283043                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     40167743                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        84450786                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     44283043                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     40167743                       # number of overall miss cycles
system.l22.overall_miss_latency::total       84450786                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           29                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          455                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                484                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          116                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              116                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           29                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          458                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 487                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           29                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          458                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                487                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.931034                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.158242                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.204545                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.931034                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.157205                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.203285                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.931034                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.157205                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.203285                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1640112.703704                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 557885.319444                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 853038.242424                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1640112.703704                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 557885.319444                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 853038.242424                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1640112.703704                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 557885.319444                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 853038.242424                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  63                       # number of writebacks
system.l22.writebacks::total                       63                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           27                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data           72                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total              99                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           27                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data           72                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total               99                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           27                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data           72                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total              99                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     42344443                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     34998143                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     77342586                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     42344443                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     34998143                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     77342586                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     42344443                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     34998143                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     77342586                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.158242                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.204545                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.931034                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.157205                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.203285                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.931034                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.157205                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.203285                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1568312.703704                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 486085.319444                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 781238.242424                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1568312.703704                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 486085.319444                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 781238.242424                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1568312.703704                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 486085.319444                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 781238.242424                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           353                       # number of replacements
system.l23.tagsinuse                      4095.640079                       # Cycle average of tags in use
system.l23.total_refs                          260508                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4449                       # Sample count of references to valid blocks.
system.l23.avg_refs                         58.554282                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           10.640079                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    25.872690                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   168.862427                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3890.264883                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.002598                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.006317                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.041226                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.949772                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999912                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data          600                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    601                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             244                       # number of Writeback hits
system.l23.Writeback_hits::total                  244                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data          603                       # number of demand (read+write) hits
system.l23.demand_hits::total                     604                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data          603                       # number of overall hits
system.l23.overall_hits::total                    604                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           27                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          326                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  353                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           27                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          326                       # number of demand (read+write) misses
system.l23.demand_misses::total                   353                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           27                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          326                       # number of overall misses
system.l23.overall_misses::total                  353                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     20294483                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    166127495                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      186421978                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     20294483                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    166127495                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       186421978                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     20294483                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    166127495                       # number of overall miss cycles
system.l23.overall_miss_latency::total      186421978                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           28                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          926                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                954                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          244                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              244                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           28                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          929                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 957                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           28                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          929                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                957                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.352052                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.370021                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.350915                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.368861                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.350915                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.368861                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 751647.518519                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 509593.542945                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 528107.586402                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 751647.518519                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 509593.542945                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 528107.586402                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 751647.518519                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 509593.542945                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 528107.586402                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  67                       # number of writebacks
system.l23.writebacks::total                       67                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           27                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          326                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             353                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           27                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          326                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              353                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           27                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          326                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             353                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     18354130                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    142708808                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    161062938                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     18354130                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    142708808                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    161062938                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     18354130                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    142708808                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    161062938                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.352052                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.370021                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.350915                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.368861                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.350915                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.368861                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 679782.592593                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 437757.079755                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 456268.946176                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 679782.592593                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 437757.079755                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 456268.946176                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 679782.592593                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 437757.079755                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 456268.946176                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           356                       # number of replacements
system.l24.tagsinuse                      4095.642814                       # Cycle average of tags in use
system.l24.total_refs                          260508                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4452                       # Sample count of references to valid blocks.
system.l24.avg_refs                         58.514825                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           10.642814                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    25.838714                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   169.300786                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3889.860501                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.002598                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.006308                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.041333                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.949673                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999913                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data          600                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    601                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             244                       # number of Writeback hits
system.l24.Writeback_hits::total                  244                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data          603                       # number of demand (read+write) hits
system.l24.demand_hits::total                     604                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data          603                       # number of overall hits
system.l24.overall_hits::total                    604                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           27                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          329                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  356                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           27                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          329                       # number of demand (read+write) misses
system.l24.demand_misses::total                   356                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           27                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          329                       # number of overall misses
system.l24.overall_misses::total                  356                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     22810085                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    172896201                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      195706286                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     22810085                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    172896201                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       195706286                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     22810085                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    172896201                       # number of overall miss cycles
system.l24.overall_miss_latency::total      195706286                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           28                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          929                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                957                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          244                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              244                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           28                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          932                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 960                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           28                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          932                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                960                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.354144                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.371996                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.353004                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.370833                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.353004                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.370833                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 844817.962963                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 525520.367781                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 549736.758427                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 844817.962963                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 525520.367781                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 549736.758427                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 844817.962963                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 525520.367781                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 549736.758427                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  69                       # number of writebacks
system.l24.writebacks::total                       69                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           27                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          329                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             356                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           27                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          329                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              356                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           27                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          329                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             356                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     20870276                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    149263866                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    170134142                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     20870276                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    149263866                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    170134142                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     20870276                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    149263866                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    170134142                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.354144                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.371996                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.353004                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.370833                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.353004                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.370833                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 772973.185185                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 453689.562310                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 477904.893258                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 772973.185185                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 453689.562310                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 477904.893258                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 772973.185185                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 453689.562310                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 477904.893258                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                            99                       # number of replacements
system.l25.tagsinuse                      4095.126056                       # Cycle average of tags in use
system.l25.total_refs                          208177                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4194                       # Sample count of references to valid blocks.
system.l25.avg_refs                         49.636862                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          132.126056                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    18.856046                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data    40.102558                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3904.041396                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.032257                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.004604                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.009791                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.953135                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999787                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data          383                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    385                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             116                       # number of Writeback hits
system.l25.Writeback_hits::total                  116                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data          386                       # number of demand (read+write) hits
system.l25.demand_hits::total                     388                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data          386                       # number of overall hits
system.l25.overall_hits::total                    388                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           27                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data           72                       # number of ReadReq misses
system.l25.ReadReq_misses::total                   99                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           27                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data           72                       # number of demand (read+write) misses
system.l25.demand_misses::total                    99                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           27                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data           72                       # number of overall misses
system.l25.overall_misses::total                   99                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     44952639                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data     39468186                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total       84420825                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     44952639                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data     39468186                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total        84420825                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     44952639                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data     39468186                       # number of overall miss cycles
system.l25.overall_miss_latency::total       84420825                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           29                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          455                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                484                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          116                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              116                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           29                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          458                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 487                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           29                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          458                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                487                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.931034                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.158242                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.204545                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.931034                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.157205                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.203285                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.931034                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.157205                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.203285                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1664912.555556                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 548169.250000                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 852735.606061                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1664912.555556                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 548169.250000                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 852735.606061                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1664912.555556                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 548169.250000                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 852735.606061                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  63                       # number of writebacks
system.l25.writebacks::total                       63                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           27                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data           72                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total              99                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           27                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data           72                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total               99                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           27                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data           72                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total              99                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     43013040                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data     34298586                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total     77311626                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     43013040                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data     34298586                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total     77311626                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     43013040                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data     34298586                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total     77311626                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.158242                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.204545                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.931034                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.157205                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.203285                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.931034                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.157205                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.203285                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1593075.555556                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 476369.250000                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 780925.515152                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1593075.555556                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 476369.250000                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 780925.515152                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1593075.555556                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 476369.250000                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 780925.515152                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           176                       # number of replacements
system.l26.tagsinuse                      4095.331096                       # Cycle average of tags in use
system.l26.total_refs                          291218                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4272                       # Sample count of references to valid blocks.
system.l26.avg_refs                         68.169007                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          203.837829                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    13.818433                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data    88.368417                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3789.306417                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.049765                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.003374                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.021574                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.925124                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999837                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.data          452                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    452                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             246                       # number of Writeback hits
system.l26.Writeback_hits::total                  246                       # number of Writeback hits
system.l26.demand_hits::switch_cpus6.data          452                       # number of demand (read+write) hits
system.l26.demand_hits::total                     452                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.data          452                       # number of overall hits
system.l26.overall_hits::total                    452                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           14                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          161                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  175                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data            1                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           14                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          162                       # number of demand (read+write) misses
system.l26.demand_misses::total                   176                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           14                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          162                       # number of overall misses
system.l26.overall_misses::total                  176                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst      6556614                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data     82155706                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total       88712320                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data       402229                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total       402229                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst      6556614                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data     82557935                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total        89114549                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst      6556614                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data     82557935                       # number of overall miss cycles
system.l26.overall_miss_latency::total       89114549                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           14                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          613                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                627                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          246                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              246                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data            1                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           14                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          614                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 628                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           14                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          614                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                628                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.262643                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.279107                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.263844                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.280255                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.263844                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.280255                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 468329.571429                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 510283.888199                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 506927.542857                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data       402229                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total       402229                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 468329.571429                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 509616.882716                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 506332.664773                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 468329.571429                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 509616.882716                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 506332.664773                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 116                       # number of writebacks
system.l26.writebacks::total                      116                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          161                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             175                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data            1                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          162                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              176                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          162                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             176                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst      5549580                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data     70587493                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total     76137073                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data       330429                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total       330429                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst      5549580                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data     70917922                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total     76467502                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst      5549580                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data     70917922                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total     76467502                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.262643                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.279107                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data            1                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.263844                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.280255                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.263844                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.280255                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 396398.571429                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 438431.633540                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 435068.988571                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data       330429                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total       330429                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 396398.571429                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 437764.950617                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 434474.443182                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 396398.571429                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 437764.950617                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 434474.443182                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           355                       # number of replacements
system.l27.tagsinuse                      4095.644297                       # Cycle average of tags in use
system.l27.total_refs                          260503                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4451                       # Sample count of references to valid blocks.
system.l27.avg_refs                         58.526848                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           10.644297                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    25.853180                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   171.582579                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3887.564241                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.002599                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.006312                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.041890                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.949112                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999913                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data          597                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    598                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             242                       # number of Writeback hits
system.l27.Writeback_hits::total                  242                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data          600                       # number of demand (read+write) hits
system.l27.demand_hits::total                     601                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data          600                       # number of overall hits
system.l27.overall_hits::total                    601                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           27                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          328                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  355                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           27                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          328                       # number of demand (read+write) misses
system.l27.demand_misses::total                   355                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           27                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          328                       # number of overall misses
system.l27.overall_misses::total                  355                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     24017426                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    165037720                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      189055146                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     24017426                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    165037720                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       189055146                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     24017426                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    165037720                       # number of overall miss cycles
system.l27.overall_miss_latency::total      189055146                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           28                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          925                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                953                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          242                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              242                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           28                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          928                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 956                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           28                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          928                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                956                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.354595                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.372508                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.353448                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.371339                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.353448                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.371339                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 889534.296296                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 503163.780488                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 532549.707042                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 889534.296296                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 503163.780488                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 532549.707042                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 889534.296296                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 503163.780488                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 532549.707042                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  69                       # number of writebacks
system.l27.writebacks::total                       69                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           27                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          328                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             355                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           27                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          328                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              355                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           27                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          328                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             355                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     22077838                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    141472510                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    163550348                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     22077838                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    141472510                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    163550348                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     22077838                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    141472510                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    163550348                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.354595                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.372508                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.353448                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.371339                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.353448                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.371339                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 817697.703704                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 431318.628049                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 460705.205634                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 817697.703704                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 431318.628049                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 460705.205634                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 817697.703704                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 431318.628049                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 460705.205634                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.tagsinuse               541.151662                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750172764                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1361475.070780                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.417328                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.734334                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023105                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844126                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.867230                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       140567                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         140567                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       140567                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          140567                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       140567                       # number of overall hits
system.cpu0.icache.overall_hits::total         140567                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.cpu0.icache.overall_misses::total           35                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     16789924                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     16789924                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     16789924                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     16789924                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     16789924                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     16789924                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       140602                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       140602                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       140602                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       140602                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       140602                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       140602                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000249                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000249                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000249                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000249                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000249                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000249                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 479712.114286                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 479712.114286                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 479712.114286                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 479712.114286                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 479712.114286                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 479712.114286                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           24                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           24                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           24                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           24                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           24                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           24                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     13575937                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     13575937                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     13575937                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     13575937                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     13575937                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     13575937                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000171                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000171                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000171                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000171                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 565664.041667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 565664.041667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 565664.041667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 565664.041667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 565664.041667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 565664.041667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   642                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               171131164                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   898                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              190569.224944                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   155.056834                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   100.943166                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.605691                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.394309                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       201490                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         201490                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        40673                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         40673                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data           99                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           99                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           98                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           98                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       242163                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          242163                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       242163                       # number of overall hits
system.cpu0.dcache.overall_hits::total         242163                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2195                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2195                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           11                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2206                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2206                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2206                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2206                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    531250933                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    531250933                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       940115                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       940115                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    532191048                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    532191048                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    532191048                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    532191048                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       203685                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       203685                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       244369                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       244369                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       244369                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       244369                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010776                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010776                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000270                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000270                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009027                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009027                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009027                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009027                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 242027.759909                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 242027.759909                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data        85465                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total        85465                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 241247.075249                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 241247.075249                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 241247.075249                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 241247.075249                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu0.dcache.writebacks::total               89                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1556                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1556                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            8                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1564                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1564                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1564                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1564                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          639                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          639                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          642                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          642                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          642                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          642                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    120332507                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    120332507                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    120524807                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    120524807                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    120524807                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    120524807                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003137                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003137                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002627                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002627                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002627                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002627                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 188313.782473                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 188313.782473                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 187733.344237                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 187733.344237                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 187733.344237                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 187733.344237                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.817957                       # Cycle average of tags in use
system.cpu1.icache.total_refs               845325135                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1704284.546371                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.817957                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022144                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       140107                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         140107                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       140107                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          140107                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       140107                       # number of overall hits
system.cpu1.icache.overall_hits::total         140107                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     10023337                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     10023337                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     10023337                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     10023337                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     10023337                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     10023337                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       140125                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       140125                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       140125                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       140125                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       140125                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       140125                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000128                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000128                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000128                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000128                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000128                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000128                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 556852.055556                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 556852.055556                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 556852.055556                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 556852.055556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 556852.055556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 556852.055556                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      8309427                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      8309427                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      8309427                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      8309427                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      8309427                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      8309427                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 593530.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 593530.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 593530.500000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 593530.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 593530.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 593530.500000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   611                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               132976420                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   867                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              153375.340254                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   176.751460                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    79.248540                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.690435                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.309565                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        96389                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          96389                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        81408                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         81408                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          196                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          196                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          186                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          186                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       177797                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          177797                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       177797                       # number of overall hits
system.cpu1.dcache.overall_hits::total         177797                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2095                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2095                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          133                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          133                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2228                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2228                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2228                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2228                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    473231479                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    473231479                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     59640244                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     59640244                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    532871723                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    532871723                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    532871723                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    532871723                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        98484                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        98484                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        81541                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        81541                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       180025                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       180025                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       180025                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       180025                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021272                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021272                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.001631                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001631                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012376                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012376                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012376                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012376                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 225886.147494                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 225886.147494                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 448422.887218                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 448422.887218                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 239170.432226                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 239170.432226                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 239170.432226                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 239170.432226                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       498414                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       166138                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          245                       # number of writebacks
system.cpu1.dcache.writebacks::total              245                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1485                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1485                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          132                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          132                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1617                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1617                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1617                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1617                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          610                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          610                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          611                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          611                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          611                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          611                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    105215456                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    105215456                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       401244                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       401244                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    105616700                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    105616700                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    105616700                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    105616700                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006194                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006194                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003394                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003394                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003394                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003394                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 172484.354098                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 172484.354098                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       401244                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       401244                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 172858.756137                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 172858.756137                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 172858.756137                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 172858.756137                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               474.841579                       # Cycle average of tags in use
system.cpu2.icache.total_refs               847786378                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1751624.747934                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    19.841579                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.031797                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.760964                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       145803                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         145803                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       145803                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          145803                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       145803                       # number of overall hits
system.cpu2.icache.overall_hits::total         145803                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           45                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           45                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           45                       # number of overall misses
system.cpu2.icache.overall_misses::total           45                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     76864895                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     76864895                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     76864895                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     76864895                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     76864895                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     76864895                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       145848                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       145848                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       145848                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       145848                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       145848                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       145848                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000309                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000309                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000309                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000309                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000309                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000309                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1708108.777778                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1708108.777778                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1708108.777778                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1708108.777778                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1708108.777778                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1708108.777778                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           16                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           29                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           29                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           29                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     44653117                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     44653117                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     44653117                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     44653117                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     44653117                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     44653117                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000199                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000199                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000199                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000199                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1539762.655172                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1539762.655172                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1539762.655172                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1539762.655172                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1539762.655172                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1539762.655172                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   458                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               123775261                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   714                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              173354.707283                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   151.857005                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   104.142995                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.593191                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.406809                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       114559                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         114559                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        84176                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         84176                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          210                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          210                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          206                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          206                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       198735                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          198735                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       198735                       # number of overall hits
system.cpu2.dcache.overall_hits::total         198735                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1170                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1170                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            8                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1178                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1178                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1178                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1178                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    163925807                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    163925807                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data       751077                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       751077                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    164676884                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    164676884                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    164676884                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    164676884                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       115729                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       115729                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        84184                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        84184                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          206                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          206                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       199913                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       199913                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       199913                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       199913                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010110                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010110                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000095                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000095                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005893                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005893                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005893                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005893                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 140107.527350                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 140107.527350                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 93884.625000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 93884.625000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 139793.619694                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 139793.619694                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 139793.619694                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 139793.619694                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          116                       # number of writebacks
system.cpu2.dcache.writebacks::total              116                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          715                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          715                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            5                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          720                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          720                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          720                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          720                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          455                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          455                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          458                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          458                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          458                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          458                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     65778340                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     65778340                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       208405                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       208405                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     65986745                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     65986745                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     65986745                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     65986745                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003932                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003932                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000036                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002291                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002291                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002291                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002291                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 144567.780220                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 144567.780220                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 69468.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 69468.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 144075.862445                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 144075.862445                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 144075.862445                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 144075.862445                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.tagsinuse               568.870625                       # Cycle average of tags in use
system.cpu3.icache.total_refs               868084680                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   571                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1520288.406305                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    26.825173                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   542.045452                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.042989                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.868663                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.911652                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       136722                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         136722                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       136722                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          136722                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       136722                       # number of overall hits
system.cpu3.icache.overall_hits::total         136722                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           50                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           50                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           50                       # number of overall misses
system.cpu3.icache.overall_misses::total           50                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     32938740                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     32938740                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     32938740                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     32938740                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     32938740                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     32938740                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       136772                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       136772                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       136772                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       136772                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       136772                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       136772                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000366                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000366                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000366                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000366                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000366                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000366                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 658774.800000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 658774.800000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 658774.800000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 658774.800000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 658774.800000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 658774.800000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           22                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           22                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           22                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           28                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           28                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           28                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     20591822                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     20591822                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     20591822                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     20591822                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     20591822                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     20591822                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000205                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000205                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000205                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000205                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 735422.214286                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 735422.214286                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 735422.214286                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 735422.214286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 735422.214286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 735422.214286                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   929                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               332274480                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  1185                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              280400.405063                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   106.358236                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   149.641764                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.415462                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.584538                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       348407                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         348407                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       190028                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        190028                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           99                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           99                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           94                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       538435                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          538435                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       538435                       # number of overall hits
system.cpu3.dcache.overall_hits::total         538435                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         3291                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         3291                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           10                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         3301                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          3301                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         3301                       # number of overall misses
system.cpu3.dcache.overall_misses::total         3301                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    794691875                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    794691875                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data       699641                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total       699641                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    795391516                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    795391516                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    795391516                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    795391516                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       351698                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       351698                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       190038                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       190038                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       541736                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       541736                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       541736                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       541736                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009357                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009357                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000053                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000053                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.006093                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.006093                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.006093                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.006093                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 241474.285931                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 241474.285931                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 69964.100000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 69964.100000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 240954.715541                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 240954.715541                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 240954.715541                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 240954.715541                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          244                       # number of writebacks
system.cpu3.dcache.writebacks::total              244                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         2365                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         2365                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data            7                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         2372                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         2372                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         2372                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         2372                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          926                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          926                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          929                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          929                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          929                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          929                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    209771164                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    209771164                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       197429                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       197429                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    209968593                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    209968593                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    209968593                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    209968593                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002633                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002633                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001715                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001715                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001715                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001715                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 226534.734341                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 226534.734341                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65809.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65809.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 226015.708288                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 226015.708288                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 226015.708288                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 226015.708288                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               568.836600                       # Cycle average of tags in use
system.cpu4.icache.total_refs               868084443                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   571                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1520287.991243                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    26.790877                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   542.045723                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.042934                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.868663                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.911597                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       136485                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         136485                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       136485                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          136485                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       136485                       # number of overall hits
system.cpu4.icache.overall_hits::total         136485                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           45                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           45                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           45                       # number of overall misses
system.cpu4.icache.overall_misses::total           45                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     33657848                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     33657848                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     33657848                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     33657848                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     33657848                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     33657848                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       136530                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       136530                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       136530                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       136530                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       136530                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       136530                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000330                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000330                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000330                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000330                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000330                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000330                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 747952.177778                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 747952.177778                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 747952.177778                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 747952.177778                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 747952.177778                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 747952.177778                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           17                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           17                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           17                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           28                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           28                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     23109233                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     23109233                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     23109233                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     23109233                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     23109233                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     23109233                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000205                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000205                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000205                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000205                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 825329.750000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 825329.750000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 825329.750000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 825329.750000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 825329.750000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 825329.750000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   932                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               332274391                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  1188                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              279692.248316                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   106.351891                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   149.648109                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.415437                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.584563                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       348265                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         348265                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       190086                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        190086                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           94                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           94                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           94                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       538351                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          538351                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       538351                       # number of overall hits
system.cpu4.dcache.overall_hits::total         538351                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         3334                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         3334                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           10                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         3344                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          3344                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         3344                       # number of overall misses
system.cpu4.dcache.overall_misses::total         3344                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    821737867                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    821737867                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data       718965                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total       718965                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    822456832                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    822456832                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    822456832                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    822456832                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       351599                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       351599                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       190096                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       190096                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           94                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           94                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       541695                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       541695                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       541695                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       541695                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009482                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009482                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000053                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000053                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.006173                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.006173                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.006173                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.006173                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 246472.065687                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 246472.065687                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 71896.500000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 71896.500000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 245950.009569                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 245950.009569                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 245950.009569                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 245950.009569                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          244                       # number of writebacks
system.cpu4.dcache.writebacks::total              244                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         2405                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         2405                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data            7                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         2412                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         2412                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         2412                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         2412                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          929                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          929                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          932                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          932                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          932                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          932                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    216546717                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    216546717                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       202490                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       202490                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    216749207                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    216749207                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    216749207                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    216749207                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002642                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002642                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001721                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001721                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001721                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001721                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 233096.573735                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 233096.573735                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 67496.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 67496.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 232563.526824                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 232563.526824                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 232563.526824                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 232563.526824                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               474.868154                       # Cycle average of tags in use
system.cpu5.icache.total_refs               847786441                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1751624.878099                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    19.868154                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.031840                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.761007                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       145866                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         145866                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       145866                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          145866                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       145866                       # number of overall hits
system.cpu5.icache.overall_hits::total         145866                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           46                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           46                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           46                       # number of overall misses
system.cpu5.icache.overall_misses::total           46                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     77660556                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     77660556                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     77660556                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     77660556                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     77660556                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     77660556                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       145912                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       145912                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       145912                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       145912                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       145912                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       145912                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000315                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000315                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000315                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000315                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000315                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000315                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1688272.956522                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1688272.956522                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1688272.956522                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1688272.956522                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1688272.956522                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1688272.956522                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           17                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           17                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           17                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           29                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           29                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           29                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     45323589                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     45323589                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     45323589                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     45323589                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     45323589                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     45323589                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000199                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000199                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000199                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000199                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1562882.379310                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1562882.379310                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1562882.379310                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1562882.379310                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1562882.379310                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1562882.379310                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   458                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               123775347                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   714                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              173354.827731                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   152.037263                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   103.962737                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.593896                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.406104                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       114615                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         114615                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        84206                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         84206                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          210                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          210                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          206                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          206                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       198821                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          198821                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       198821                       # number of overall hits
system.cpu5.dcache.overall_hits::total         198821                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1170                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1170                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data            8                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1178                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1178                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1178                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1178                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    164708665                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    164708665                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data       750415                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total       750415                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    165459080                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    165459080                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    165459080                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    165459080                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       115785                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       115785                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        84214                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        84214                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          206                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          206                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       199999                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       199999                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       199999                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       199999                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010105                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010105                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000095                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000095                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005890                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005890                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005890                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005890                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 140776.636752                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 140776.636752                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 93801.875000                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 93801.875000                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 140457.623090                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 140457.623090                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 140457.623090                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 140457.623090                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          116                       # number of writebacks
system.cpu5.dcache.writebacks::total              116                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data          715                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          715                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data            5                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data          720                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          720                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data          720                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          720                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          455                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          455                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          458                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          458                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          458                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          458                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     65077755                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     65077755                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       208343                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       208343                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     65286098                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     65286098                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     65286098                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     65286098                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003930                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003930                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000036                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002290                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002290                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002290                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002290                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 143028.032967                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 143028.032967                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 69447.666667                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 69447.666667                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 142546.065502                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 142546.065502                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 142546.065502                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 142546.065502                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               495.817619                       # Cycle average of tags in use
system.cpu6.icache.total_refs               845324276                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1704282.814516                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    13.817619                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.022144                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.794580                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       139248                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         139248                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       139248                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          139248                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       139248                       # number of overall hits
system.cpu6.icache.overall_hits::total         139248                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           18                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           18                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           18                       # number of overall misses
system.cpu6.icache.overall_misses::total           18                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7745421                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7745421                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7745421                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7745421                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7745421                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7745421                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       139266                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       139266                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       139266                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       139266                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       139266                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       139266                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000129                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000129                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000129                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000129                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000129                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000129                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 430301.166667                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 430301.166667                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 430301.166667                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 430301.166667                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 430301.166667                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 430301.166667                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            4                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            4                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            4                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6680655                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6680655                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6680655                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6680655                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6680655                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6680655                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000101                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000101                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000101                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000101                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 477189.642857                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 477189.642857                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 477189.642857                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 477189.642857                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 477189.642857                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 477189.642857                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   614                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               132975927                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   870                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              152845.893103                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   176.240396                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    79.759604                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.688439                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.311561                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        96449                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          96449                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        80846                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         80846                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          205                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          205                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          186                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          186                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       177295                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          177295                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       177295                       # number of overall hits
system.cpu6.dcache.overall_hits::total         177295                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2113                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2113                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          129                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          129                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2242                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2242                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2242                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2242                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    515310333                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    515310333                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     65467743                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     65467743                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    580778076                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    580778076                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    580778076                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    580778076                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        98562                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        98562                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        80975                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        80975                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       179537                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       179537                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       179537                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       179537                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021438                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021438                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.001593                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.001593                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012488                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012488                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012488                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012488                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 243876.163275                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 243876.163275                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 507501.883721                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 507501.883721                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 259044.636931                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 259044.636931                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 259044.636931                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 259044.636931                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets       431355                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets       431355                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          246                       # number of writebacks
system.cpu6.dcache.writebacks::total              246                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1500                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1500                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          128                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          128                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1628                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1628                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1628                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1628                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          613                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          613                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            1                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          614                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          614                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          614                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          614                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    113066501                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    113066501                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       410529                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       410529                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    113477030                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    113477030                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    113477030                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    113477030                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006219                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006219                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003420                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003420                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003420                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003420                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 184447.799347                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 184447.799347                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data       410529                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total       410529                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 184816.009772                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 184816.009772                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 184816.009772                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 184816.009772                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     1                       # number of replacements
system.cpu7.icache.tagsinuse               568.850890                       # Cycle average of tags in use
system.cpu7.icache.total_refs               868084556                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   571                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1520288.189142                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    26.805942                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   542.044948                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.042958                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.868662                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.911620                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       136598                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         136598                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       136598                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          136598                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       136598                       # number of overall hits
system.cpu7.icache.overall_hits::total         136598                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           45                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           45                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           45                       # number of overall misses
system.cpu7.icache.overall_misses::total           45                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     36703932                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     36703932                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     36703932                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     36703932                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     36703932                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     36703932                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       136643                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       136643                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       136643                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       136643                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       136643                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       136643                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000329                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000329                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000329                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000329                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000329                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000329                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 815642.933333                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 815642.933333                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 815642.933333                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 815642.933333                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 815642.933333                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 815642.933333                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           17                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           17                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           17                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           28                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           28                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     24312328                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     24312328                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     24312328                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     24312328                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     24312328                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     24312328                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000205                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000205                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000205                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000205                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 868297.428571                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 868297.428571                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 868297.428571                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 868297.428571                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 868297.428571                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 868297.428571                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   928                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               332274433                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  1184                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              280637.190034                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   106.399959                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   149.600041                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.415625                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.584375                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       348356                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         348356                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       190035                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        190035                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data           96                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           96                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data           94                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       538391                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          538391                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       538391                       # number of overall hits
system.cpu7.dcache.overall_hits::total         538391                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         3295                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         3295                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           10                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         3305                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          3305                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         3305                       # number of overall misses
system.cpu7.dcache.overall_misses::total         3305                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    803455483                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    803455483                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data       750902                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total       750902                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    804206385                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    804206385                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    804206385                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    804206385                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       351651                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       351651                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       190045                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       190045                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           96                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           96                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       541696                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       541696                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       541696                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       541696                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009370                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009370                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000053                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000053                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.006101                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.006101                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.006101                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.006101                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 243840.814264                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 243840.814264                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 75090.200000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 75090.200000                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 243330.222390                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 243330.222390                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 243330.222390                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 243330.222390                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          242                       # number of writebacks
system.cpu7.dcache.writebacks::total              242                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         2370                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         2370                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data            7                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         2377                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         2377                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         2377                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         2377                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          925                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          925                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          928                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          928                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          928                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          928                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    208496897                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    208496897                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       197418                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       197418                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    208694315                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    208694315                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    208694315                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    208694315                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002630                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002630                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001713                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001713                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001713                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001713                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 225402.050811                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 225402.050811                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        65806                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        65806                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 224886.115302                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 224886.115302                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 224886.115302                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 224886.115302                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
