<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Day 2.1: Data Types and Vectors — Accelerated HDL for Digital System Design</title>
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/reveal.js/4.6.1/reveal.min.css">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/reveal.js/4.6.1/theme/white.min.css">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.9.0/styles/vs2015.min.css">
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@400;600;700&family=JetBrains+Mono:wght@400;700&display=swap" rel="stylesheet">
    <link rel="stylesheet" href="../../theme/ucf-hdl.css">
    <style>
        .two-col { display: flex; gap: 2em; }
        .two-col .col { flex: 1; }
        .panel { padding: 1em; border-radius: 8px; }
        .panel-sw { background: #F3E5F5; border: 2px solid #9C27B0; }
        .panel-hw { background: #E3F2FD; border: 2px solid #1565C0; }
        .panel-good { background: #E8F5E9; border: 2px solid #2E7D32; }
        .panel-bad { background: #FFEBEE; border: 2px solid #C62828; }
        .panel-neutral { background: #FFF8E1; border: 2px solid #F9A825; }
        .check { color: #2E7D32; font-weight: 700; }
        .cross { color: #C62828; font-weight: 700; }
    </style>
</head>
<body>
<div class="reveal">
<div class="slides">

<!-- TITLE SLIDE -->
<section class="title-slide" data-background-color="#000000">
    <div style="margin-bottom:1em;">
        <span style="color:#FFC904;font-weight:700;font-size:0.6em;letter-spacing:0.15em;text-transform:uppercase;">
            Day 2 · Combinational Building Blocks
        </span>
    </div>
    <h1 style="color:#FFC904;border-bottom:none;font-size:2.2em;">Data Types and Vectors</h1>
    <p class="subtitle" style="color:#E8E8E4;">Video 1 of 4 · ~15 minutes</p>
    <p class="course-info" style="color:#888;">UCF · Department of ECE</p>
</section>

<section>
    <h2><code>wire</code> vs. <code>reg</code> — Misleading Names</h2>
    <div class="two-col" style="margin-top:0.5em;">
        <div class="col">
            <h3><code>wire</code></h3>
            <p style="font-size:0.75em;">Combinational connection. Must be <strong>continuously driven</strong> by <code>assign</code> or module output. Cannot hold a value.</p>
        </div>
        <div class="col">
            <h3><code>reg</code></h3>
            <p style="font-size:0.75em;">Can be assigned inside <code>always</code> blocks. <strong>Does NOT always mean register!</strong> Becomes a FF only with <code>posedge clk</code>.</p>
        </div>
    </div>
    <pre class="synth fragment"><code class="language-verilog">// This reg → flip-flop (clock edge)
reg [7:0] r_counter;
always @(posedge clk) r_counter <= r_counter + 1;

// This reg → combinational logic (no clock!)
reg [3:0] r_mux_out;
always @(*) r_mux_out = sel ? a : b;</code></pre>
    <div class="fragment callout" style="font-size:0.7em;">SystemVerilog fixes this confusion with <code>logic</code> — Week 4.</div>
    <aside class="notes">Wire vs reg is the most confusing naming in Verilog. Wire is a combinational connection driven by assign. Reg can be assigned in always blocks, but does NOT always become a register. It becomes a flip-flop only with a clock edge. SystemVerilog fixes this with the logic type.</aside>
</section>
<section>
    <h2>Vectors (Buses)</h2>
    <pre class="synth"><code class="language-verilog" data-noescape><span class="fragment">wire [7:0] w_data;     // 8-bit bus: bit 7 (MSB) to bit 0 (LSB)</span>
<span class="fragment">
w_data[7]              // single bit — the MSB
w_data[3:0]            // lower nibble — bits 3 down to 0
w_data[7:4]            // upper nibble</span></code></pre>
    <div class="fragment" style="margin-top:1em;">
        <h3>Concatenation &amp; Replication</h3>
        <pre class="synth"><code class="language-verilog" data-noescape><span class="fragment">wire [7:0] w_byte = {w_hi_nibble, w_lo_nibble};  // join: 4+4=8 bits</span>
<span class="fragment">wire [7:0] w_zeros = {8{1'b0}};                   // replicate: 8 copies of 0</span>
<span class="fragment">wire [7:0] w_sign_ext = {{4{w_data[3]}}, w_data[3:0]}; // sign extend 4→8</span></code></pre>
    </div>
    <aside class="notes">Vectors are multi-bit signals. MSB on the left, LSB on the right. You can slice and index individual bits. Concatenation with curly braces joins signals together. Replication repeats a pattern. Sign extension uses nested replication.</aside>
</section>
<section>
    <h2>The Rule: Always Use <code>[MSB:LSB]</code></h2>
    <pre class="synth"><code class="language-verilog">wire [7:0] w_data;    // ✓ MSB > LSB, LSB = 0</code></pre>
    <pre class="mistake"><code class="language-verilog">wire [0:7] w_data;    // ✗ Ascending — causes confusion</code></pre>
    <div class="callout" style="font-size:0.8em;margin-top:1em;">
        <strong>Convention:</strong> Always <code>[MSB:LSB]</code> with MSB > LSB and LSB = 0. You <em>can</em> use ascending, but don't.
    </div>
    <aside class="notes">Convention: always use descending bit order, MSB colon LSB, with LSB equal to zero. You can use ascending order, but it causes confusion and we won't use it.</aside>
</section>
<section>
    <h2>Key Takeaways</h2>
    <div style="margin-top:0.5em;">
        <p class="fragment" style="font-size:0.85em;">
            <span style="color:#FFC904;font-size:1.3em;font-weight:700;">①</span>&ensp;<code>wire</code> = driven by <code>assign</code>. <code>reg</code> = assigned in <code>always</code>.
        </p>
        <p class="fragment" style="font-size:0.85em;">
            <span style="color:#FFC904;font-size:1.3em;font-weight:700;">②</span>&ensp;<code>reg</code> does NOT always mean register — it depends on context.
        </p>
        <p class="fragment" style="font-size:0.85em;">
            <span style="color:#FFC904;font-size:1.3em;font-weight:700;">③</span>&ensp;Vectors: <code>[7:0]</code> is 8 bits. Slice with <code>[3:0]</code>. Join with <code>{a, b}</code>.
        </p>
        <p class="fragment" style="font-size:0.85em;">
            <span style="color:#FFC904;font-size:1.3em;font-weight:700;">④</span>&ensp;Always use <code>[MSB:LSB]</code> with LSB = 0.
        </p>
    </div>
</section>
<section data-background-color="#000000">
    <div style="text-align:center;">
        <p style="color:#FFC904;font-size:0.7em;font-weight:600;letter-spacing:0.1em;text-transform:uppercase;">Up Next</p>
        <h2 style="color:#FFFFFF;font-size:1.8em;">Operators</h2>
        <p style="color:#E8E8E4;font-size:0.8em;margin-top:0.5em;">Video 2 of 4 · ~12 minutes</p>
        <p style="color:#888;font-size:0.6em;margin-top:2em;">Bitwise, arithmetic, relational, conditional — and their hardware cost.</p>
    </div>
</section>


</div></div>
<script src="https://cdnjs.cloudflare.com/ajax/libs/reveal.js/4.6.1/reveal.min.js"></script>
<script src="https://cdnjs.cloudflare.com/ajax/libs/reveal.js/4.6.1/plugin/highlight/highlight.min.js"></script>
<script src="https://cdnjs.cloudflare.com/ajax/libs/reveal.js/4.6.1/plugin/notes/notes.min.js"></script>
<script>
Reveal.initialize({
    hash: true, slideNumber: 'c/t', showSlideNumber: 'all',
    width: 1280, height: 720, margin: 0.04,
    transition: 'slide', transitionSpeed: 'default', backgroundTransition: 'fade',
    plugins: [ RevealHighlight, RevealNotes ],
});
</script>
</body>
</html>