```verilog
always @(*) begin
    {w, x, y, z} = {a, b, c, d, e, f, 2'b11};
end

endmodule
```