#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Apr 27 04:15:36 2017
# Process ID: 13204
# Current directory: C:/Users/zengh/Documents/xup/zedboard-axi-dma/Vivado/zedboard_axi_dma
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12940 C:\Users\zengh\Documents\xup\zedboard-axi-dma\Vivado\zedboard_axi_dma\zedboard_axi_dma.xpr
# Log file: C:/Users/zengh/Documents/xup/zedboard-axi-dma/Vivado/zedboard_axi_dma/vivado.log
# Journal file: C:/Users/zengh/Documents/xup/zedboard-axi-dma/Vivado/zedboard_axi_dma\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/zengh/Documents/xup/zedboard-axi-dma/Vivado/zedboard_axi_dma/zedboard_axi_dma.xpr
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 842.820 ; gain = 192.223
archive_project C:/Users/zengh/Documents/xup/zedboard-axi-dma/Vivado/zedboard_axi_dma.xpr.zip -temp_dir C:/Users/zengh/Documents/xup/zedboard-axi-dma/Vivado/zedboard_axi_dma/.Xil -force -exclude_run_results
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/zengh/Documents/xup/zedboard-axi-dma/Vivado/zedboard_axi_dma/.Xil' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/zengh/Documents/xup/zedboard-axi-dma/Vivado/zedboard_axi_dma/.Xil/PrjAr/_X_'.
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/zengh/Documents/xup/zedboard-axi-dma/Vivado/zedboard_axi_dma/.Xil/PrjAr/_X_/zedboard_axi_dma.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 27 04:21:03 2017...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/zengh/Documents/xup/zedboard-axi-dma/Vivado/zedboard_axi_dma.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 864.070 ; gain = 18.664
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 04:21:27 2017...
