{
  "module_name": "mt8186-afe-clk.h",
  "hash_id": "f4b97de7ff4c3f0199a05d3344db11f961b0800008e670ad0723459b242a5e31",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/mediatek/mt8186/mt8186-afe-clk.h",
  "human_readable_source": " \n\n#ifndef _MT8186_AFE_CLOCK_CTRL_H_\n#define _MT8186_AFE_CLOCK_CTRL_H_\n\n#define PERI_BUS_DCM_CTRL\t0x74\n\n \n#define APLL1_W_NAME \"APLL1\"\n#define APLL2_W_NAME \"APLL2\"\nenum {\n\tMT8186_APLL1 = 0,\n\tMT8186_APLL2,\n};\n\nenum {\n\tCLK_AFE = 0,\n\tCLK_DAC,\n\tCLK_DAC_PREDIS,\n\tCLK_ADC,\n\tCLK_TML,\n\tCLK_APLL22M,\n\tCLK_APLL24M,\n\tCLK_APLL1_TUNER,\n\tCLK_APLL2_TUNER,\n\tCLK_TDM,\n\tCLK_NLE,\n\tCLK_DAC_HIRES,\n\tCLK_ADC_HIRES,\n\tCLK_I2S1_BCLK,\n\tCLK_I2S2_BCLK,\n\tCLK_I2S3_BCLK,\n\tCLK_I2S4_BCLK,\n\tCLK_CONNSYS_I2S_ASRC,\n\tCLK_GENERAL1_ASRC,\n\tCLK_GENERAL2_ASRC,\n\tCLK_ADC_HIRES_TML,\n\tCLK_ADDA6_ADC,\n\tCLK_ADDA6_ADC_HIRES,\n\tCLK_3RD_DAC,\n\tCLK_3RD_DAC_PREDIS,\n\tCLK_3RD_DAC_TML,\n\tCLK_3RD_DAC_HIRES,\n\tCLK_ETDM_IN1_BCLK,\n\tCLK_ETDM_OUT1_BCLK,\n\tCLK_INFRA_SYS_AUDIO,\n\tCLK_INFRA_AUDIO_26M,\n\tCLK_MUX_AUDIO,\n\tCLK_MUX_AUDIOINTBUS,\n\tCLK_TOP_MAINPLL_D2_D4,\n\t \n\tCLK_TOP_MUX_AUD_1,\n\tCLK_TOP_APLL1_CK,\n\tCLK_TOP_MUX_AUD_2,\n\tCLK_TOP_APLL2_CK,\n\tCLK_TOP_MUX_AUD_ENG1,\n\tCLK_TOP_APLL1_D8,\n\tCLK_TOP_MUX_AUD_ENG2,\n\tCLK_TOP_APLL2_D8,\n\tCLK_TOP_MUX_AUDIO_H,\n\tCLK_TOP_I2S0_M_SEL,\n\tCLK_TOP_I2S1_M_SEL,\n\tCLK_TOP_I2S2_M_SEL,\n\tCLK_TOP_I2S4_M_SEL,\n\tCLK_TOP_TDM_M_SEL,\n\tCLK_TOP_APLL12_DIV0,\n\tCLK_TOP_APLL12_DIV1,\n\tCLK_TOP_APLL12_DIV2,\n\tCLK_TOP_APLL12_DIV4,\n\tCLK_TOP_APLL12_DIV_TDM,\n\tCLK_CLK26M,\n\tCLK_NUM\n};\n\nstruct mtk_base_afe;\nint mt8186_set_audio_int_bus_parent(struct mtk_base_afe *afe, int clk_id);\nint mt8186_init_clock(struct mtk_base_afe *afe);\nint mt8186_afe_enable_cgs(struct mtk_base_afe *afe);\nvoid mt8186_afe_disable_cgs(struct mtk_base_afe *afe);\nint mt8186_afe_enable_clock(struct mtk_base_afe *afe);\nvoid mt8186_afe_disable_clock(struct mtk_base_afe *afe);\nint mt8186_afe_suspend_clock(struct mtk_base_afe *afe);\nint mt8186_afe_resume_clock(struct mtk_base_afe *afe);\n\nint mt8186_apll1_enable(struct mtk_base_afe *afe);\nvoid mt8186_apll1_disable(struct mtk_base_afe *afe);\n\nint mt8186_apll2_enable(struct mtk_base_afe *afe);\nvoid mt8186_apll2_disable(struct mtk_base_afe *afe);\n\nint mt8186_get_apll_rate(struct mtk_base_afe *afe, int apll);\nint mt8186_get_apll_by_rate(struct mtk_base_afe *afe, int rate);\nint mt8186_get_apll_by_name(struct mtk_base_afe *afe, const char *name);\n\n \nint mt8186_mck_enable(struct mtk_base_afe *afe, int mck_id, int rate);\nvoid mt8186_mck_disable(struct mtk_base_afe *afe, int mck_id);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}