{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623075166383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623075166386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 07 17:12:46 2021 " "Processing started: Mon Jun 07 17:12:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623075166386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623075166386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cyclone4_slave -c cyclone4_slave " "Command: quartus_map --read_settings_files=on --write_settings_files=off cyclone4_slave -c cyclone4_slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623075166386 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623075166672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/jtag_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/jtag_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_logic " "Found entity 1: jtag_logic" {  } { { "src/jtag_logic.sv" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/src/jtag_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623075172973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623075172973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/blaster_handler_lib/blaster_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/blaster_handler_lib/blaster_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blaster_handler " "Found entity 1: blaster_handler" {  } { { "src/blaster_handler_lib/blaster_handler.sv" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/src/blaster_handler_lib/blaster_handler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623075172976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623075172976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/blaster_handler_lib/blaster_univibrator.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/blaster_handler_lib/blaster_univibrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blaster_univibrator " "Found entity 1: blaster_univibrator" {  } { { "src/blaster_handler_lib/blaster_univibrator.sv" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/src/blaster_handler_lib/blaster_univibrator.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623075172978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623075172978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/blaster_handler_lib/blaster_uart/blaster_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/blaster_handler_lib/blaster_uart/blaster_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blaster_rx " "Found entity 1: blaster_rx" {  } { { "src/blaster_handler_lib/blaster_uart/blaster_rx.sv" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/src/blaster_handler_lib/blaster_uart/blaster_rx.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623075172980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623075172980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/blaster_handler_lib/blaster_uart/blaster_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/blaster_handler_lib/blaster_uart/blaster_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blaster_tx " "Found entity 1: blaster_tx" {  } { { "src/blaster_handler_lib/blaster_uart/blaster_tx.sv" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/src/blaster_handler_lib/blaster_uart/blaster_tx.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623075172982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623075172982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/blaster_handler_lib/blaster_fifo/blaster_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/blaster_handler_lib/blaster_fifo/blaster_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 blaster_fifo " "Found entity 1: blaster_fifo" {  } { { "src/blaster_handler_lib/blaster_fifo/blaster_fifo.v" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/src/blaster_handler_lib/blaster_fifo/blaster_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623075172985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623075172985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/advanced_reset/advanced_reset_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/advanced_reset/advanced_reset_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 advanced_reset_n " "Found entity 1: advanced_reset_n" {  } { { "src/advanced_reset/advanced_reset_n.sv" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/src/advanced_reset/advanced_reset_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623075172987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623075172987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/advanced_reset/reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/advanced_reset/reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reset " "Found entity 1: reset" {  } { { "src/advanced_reset/reset.sv" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/src/advanced_reset/reset.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623075172989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623075172989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/advanced_reset/sync_async_reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/advanced_reset/sync_async_reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync_async_reset " "Found entity 1: sync_async_reset" {  } { { "src/advanced_reset/sync_async_reset.sv" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/src/advanced_reset/sync_async_reset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623075172991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623075172991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cyclone4_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/cyclone4_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cyclone4_top " "Found entity 1: cyclone4_top" {  } { { "src/cyclone4_top.sv" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/src/cyclone4_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623075172994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623075172994 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "jtag_logic " "Elaborating entity \"jtag_logic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623075173025 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/jtag_logic.sv" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/src/jtag_logic.sv" 16 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1623075173388 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1623075173388 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623075173461 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1623075173718 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623075173989 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623075173989 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623075174039 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623075174039 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1623075174039 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623075174039 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623075174039 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "673 " "Peak virtual memory: 673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623075174063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 07 17:12:54 2021 " "Processing ended: Mon Jun 07 17:12:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623075174063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623075174063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623075174063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623075174063 ""}
