#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Sun Oct 03 11:59:47 2021
# Process ID: 6232
# Log file: E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/vivado.log
# Journal file: E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/lab12.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 619.164 ; gain = 78.785
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/FSM.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/FSM.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "input". [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/FSM.v:25]
CRITICAL WARNING: [HDL 9-806] Syntax error near "input". [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/FSM.v:26]
CRITICAL WARNING: [HDL 9-806] Syntax error near "output". [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/FSM.v:27]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/FSM.v:28]
[Sun Oct 03 13:27:30 2021] Launched synth_1...
Run output will be captured here: E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/lab12.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/FSM.v" into library work [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/FSM.v:1]
[Sun Oct 03 13:32:18 2021] Launched synth_1...
Run output will be captured here: E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/lab12.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: FSM
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:44 ; elapsed = 01:33:15 . Memory (MB): peak = 685.051 ; gain = 526.090
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FSM' [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/FSM.v:23]
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
	Parameter S5 bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/FSM.v:46]
INFO: [Synth 8-256] done synthesizing module 'FSM' (1#1) [E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/FSM.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:46 ; elapsed = 01:33:17 . Memory (MB): peak = 704.715 ; gain = 545.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:46 ; elapsed = 01:33:17 . Memory (MB): peak = 704.715 ; gain = 545.754
---------------------------------------------------------------------------------
Loading clock regions from E:/vivado/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from E:/vivado/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from E:/vivado/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from E:/vivado/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from E:/vivado/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from E:/vivado/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from E:/vivado/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:15 ; elapsed = 01:33:50 . Memory (MB): peak = 1041.770 ; gain = 882.809
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 1041.770 ; gain = 356.719
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FSM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/lab12.sim/sim_1/behav'
"xvlog -m64 -prj FSM_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/lab12.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/lab12.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto d5748bc7a41547bbab9533be3b12c79a --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM_behav xil_defaultlib.FSM xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot FSM_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/lab12.sim/sim_1/behav/xsim.dir/FSM_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 396684668 -regid "210995377_0_0_247" -xml E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/lab12.sim/sim_1/b..."
    (file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/lab12.sim/sim_1/behav/xsim.dir/FSM_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 03 14:00:57 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1041.770 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/lab12.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FSM_behav -key {Behavioral:sim_1:Functional:FSM} -tclbatch {FSM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source FSM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1046.781 ; gain = 5.012
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FSM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 1046.781 ; gain = 5.012
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/FSM/clock} -radix bin {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/FSM/input_D} -radix bin {0 0ns}
add_force {/FSM/reset} -radix bin {1 0ns}
add_force {/FSM/input_D} -radix bin {1 0ns}
run 10 ns
add_force {/FSM/reset} -radix bin {0 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/FSM/clock} -radix bin {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/FSM/input_D} -radix bin {1 0ns}
add_force {/FSM/reset} -radix bin {1 0ns}
run 10 ns
add_force {/FSM/reset} -radix bin {0 0ns}
run 10 ns
run 10 ns
add_force {/FSM/input_D} -radix bin {0 0ns}
run 10 ns
run 10 ns
add_force {/FSM/input_D} -radix bin {1 0ns}
run 10 ns
add_force {/FSM/input_D} -radix bin {0 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1061.457 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct 03 14:11:50 2021...
