--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 380 paths analyzed, 114 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.742ns.
--------------------------------------------------------------------------------
Slack:                  16.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.572ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (0.587 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y24.SR      net (fanout=33)       2.584   M_reset_cond_out
    SLICE_X12Y24.CLK     Tsrck                 0.470   slowclk/M_ctr_q[15]
                                                       slowclk/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.572ns (0.988ns logic, 2.584ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  16.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.571ns (Levels of Logic = 0)
  Clock Path Skew:      -0.127ns (0.595 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y27.SR      net (fanout=33)       2.603   M_reset_cond_out
    SLICE_X12Y27.CLK     Tsrck                 0.450   slowclk/M_ctr_q[25]
                                                       slowclk/M_ctr_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.571ns (0.968ns logic, 2.603ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  16.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.563ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (0.587 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y24.SR      net (fanout=33)       2.584   M_reset_cond_out
    SLICE_X12Y24.CLK     Tsrck                 0.461   slowclk/M_ctr_q[15]
                                                       slowclk/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.563ns (0.979ns logic, 2.584ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  16.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.552ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (0.587 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y24.SR      net (fanout=33)       2.584   M_reset_cond_out
    SLICE_X12Y24.CLK     Tsrck                 0.450   slowclk/M_ctr_q[15]
                                                       slowclk/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.552ns (0.968ns logic, 2.584ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  16.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.549ns (Levels of Logic = 0)
  Clock Path Skew:      -0.127ns (0.595 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y27.SR      net (fanout=33)       2.603   M_reset_cond_out
    SLICE_X12Y27.CLK     Tsrck                 0.428   slowclk/M_ctr_q[25]
                                                       slowclk/M_ctr_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.549ns (0.946ns logic, 2.603ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  16.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.530ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (0.587 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y24.SR      net (fanout=33)       2.584   M_reset_cond_out
    SLICE_X12Y24.CLK     Tsrck                 0.428   slowclk/M_ctr_q[15]
                                                       slowclk/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.530ns (0.946ns logic, 2.584ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  16.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.404ns (Levels of Logic = 0)
  Clock Path Skew:      -0.130ns (0.592 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y26.SR      net (fanout=33)       2.416   M_reset_cond_out
    SLICE_X12Y26.CLK     Tsrck                 0.470   slowclk/M_ctr_q[23]
                                                       slowclk/M_ctr_q_23
    -------------------------------------------------  ---------------------------
    Total                                      3.404ns (0.988ns logic, 2.416ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  16.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.395ns (Levels of Logic = 0)
  Clock Path Skew:      -0.130ns (0.592 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y26.SR      net (fanout=33)       2.416   M_reset_cond_out
    SLICE_X12Y26.CLK     Tsrck                 0.461   slowclk/M_ctr_q[23]
                                                       slowclk/M_ctr_q_22
    -------------------------------------------------  ---------------------------
    Total                                      3.395ns (0.979ns logic, 2.416ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  16.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.384ns (Levels of Logic = 0)
  Clock Path Skew:      -0.130ns (0.592 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y26.SR      net (fanout=33)       2.416   M_reset_cond_out
    SLICE_X12Y26.CLK     Tsrck                 0.450   slowclk/M_ctr_q[23]
                                                       slowclk/M_ctr_q_21
    -------------------------------------------------  ---------------------------
    Total                                      3.384ns (0.968ns logic, 2.416ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  16.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.362ns (Levels of Logic = 0)
  Clock Path Skew:      -0.130ns (0.592 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y26.SR      net (fanout=33)       2.416   M_reset_cond_out
    SLICE_X12Y26.CLK     Tsrck                 0.428   slowclk/M_ctr_q[23]
                                                       slowclk/M_ctr_q_20
    -------------------------------------------------  ---------------------------
    Total                                      3.362ns (0.946ns logic, 2.416ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  16.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.351ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (0.587 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y23.SR      net (fanout=33)       2.363   M_reset_cond_out
    SLICE_X12Y23.CLK     Tsrck                 0.470   slowclk/M_ctr_q[11]
                                                       slowclk/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.351ns (0.988ns logic, 2.363ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  16.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.342ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (0.587 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y23.SR      net (fanout=33)       2.363   M_reset_cond_out
    SLICE_X12Y23.CLK     Tsrck                 0.461   slowclk/M_ctr_q[11]
                                                       slowclk/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.342ns (0.979ns logic, 2.363ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  16.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.331ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (0.587 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y23.SR      net (fanout=33)       2.363   M_reset_cond_out
    SLICE_X12Y23.CLK     Tsrck                 0.450   slowclk/M_ctr_q[11]
                                                       slowclk/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.331ns (0.968ns logic, 2.363ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  16.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.309ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (0.587 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y23.SR      net (fanout=33)       2.363   M_reset_cond_out
    SLICE_X12Y23.CLK     Tsrck                 0.428   slowclk/M_ctr_q[11]
                                                       slowclk/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.309ns (0.946ns logic, 2.363ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  16.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.210ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns (0.590 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y25.SR      net (fanout=33)       2.222   M_reset_cond_out
    SLICE_X12Y25.CLK     Tsrck                 0.470   slowclk/M_ctr_q[19]
                                                       slowclk/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.210ns (0.988ns logic, 2.222ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  16.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.201ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns (0.590 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y25.SR      net (fanout=33)       2.222   M_reset_cond_out
    SLICE_X12Y25.CLK     Tsrck                 0.461   slowclk/M_ctr_q[19]
                                                       slowclk/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.201ns (0.979ns logic, 2.222ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  16.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.190ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns (0.590 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y25.SR      net (fanout=33)       2.222   M_reset_cond_out
    SLICE_X12Y25.CLK     Tsrck                 0.450   slowclk/M_ctr_q[19]
                                                       slowclk/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.190ns (0.968ns logic, 2.222ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  16.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.168ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns (0.590 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y25.SR      net (fanout=33)       2.222   M_reset_cond_out
    SLICE_X12Y25.CLK     Tsrck                 0.428   slowclk/M_ctr_q[19]
                                                       slowclk/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.168ns (0.946ns logic, 2.222ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  16.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.158ns (Levels of Logic = 0)
  Clock Path Skew:      -0.133ns (0.589 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y22.SR      net (fanout=33)       2.170   M_reset_cond_out
    SLICE_X12Y22.CLK     Tsrck                 0.470   slowclk/M_ctr_q[7]
                                                       slowclk/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.158ns (0.988ns logic, 2.170ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  16.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.149ns (Levels of Logic = 0)
  Clock Path Skew:      -0.133ns (0.589 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y22.SR      net (fanout=33)       2.170   M_reset_cond_out
    SLICE_X12Y22.CLK     Tsrck                 0.461   slowclk/M_ctr_q[7]
                                                       slowclk/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.149ns (0.979ns logic, 2.170ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  16.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.138ns (Levels of Logic = 0)
  Clock Path Skew:      -0.133ns (0.589 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y22.SR      net (fanout=33)       2.170   M_reset_cond_out
    SLICE_X12Y22.CLK     Tsrck                 0.450   slowclk/M_ctr_q[7]
                                                       slowclk/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.138ns (0.968ns logic, 2.170ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  16.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.116ns (Levels of Logic = 0)
  Clock Path Skew:      -0.133ns (0.589 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y22.SR      net (fanout=33)       2.170   M_reset_cond_out
    SLICE_X12Y22.CLK     Tsrck                 0.428   slowclk/M_ctr_q[7]
                                                       slowclk/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.116ns (0.946ns logic, 2.170ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  16.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.964ns (Levels of Logic = 0)
  Clock Path Skew:      -0.130ns (0.592 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y21.SR      net (fanout=33)       1.976   M_reset_cond_out
    SLICE_X12Y21.CLK     Tsrck                 0.470   slowclk/M_ctr_q[3]
                                                       slowclk/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      2.964ns (0.988ns logic, 1.976ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  16.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.955ns (Levels of Logic = 0)
  Clock Path Skew:      -0.130ns (0.592 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y21.SR      net (fanout=33)       1.976   M_reset_cond_out
    SLICE_X12Y21.CLK     Tsrck                 0.461   slowclk/M_ctr_q[3]
                                                       slowclk/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      2.955ns (0.979ns logic, 1.976ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  16.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.944ns (Levels of Logic = 0)
  Clock Path Skew:      -0.130ns (0.592 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y21.SR      net (fanout=33)       1.976   M_reset_cond_out
    SLICE_X12Y21.CLK     Tsrck                 0.450   slowclk/M_ctr_q[3]
                                                       slowclk/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      2.944ns (0.968ns logic, 1.976ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  16.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.922ns (Levels of Logic = 0)
  Clock Path Skew:      -0.130ns (0.592 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y21.SR      net (fanout=33)       1.976   M_reset_cond_out
    SLICE_X12Y21.CLK     Tsrck                 0.428   slowclk/M_ctr_q[3]
                                                       slowclk/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.922ns (0.946ns logic, 1.976ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  17.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowclk/M_ctr_q_0 (FF)
  Destination:          slowclk/M_ctr_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.320ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.291 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowclk/M_ctr_q_0 to slowclk/M_ctr_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   slowclk/M_ctr_q[3]
                                                       slowclk/M_ctr_q_0
    SLICE_X12Y21.A5      net (fanout=1)        0.456   slowclk/M_ctr_q[0]
    SLICE_X12Y21.COUT    Topcya                0.474   slowclk/M_ctr_q[3]
                                                       slowclk/Mcount_M_ctr_q_lut<0>_INV_0
                                                       slowclk/Mcount_M_ctr_q_cy<3>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[3]
    SLICE_X12Y22.COUT    Tbyp                  0.093   slowclk/M_ctr_q[7]
                                                       slowclk/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slowclk/M_ctr_q[11]
                                                       slowclk/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   slowclk/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slowclk/M_ctr_q[15]
                                                       slowclk/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y25.COUT    Tbyp                  0.093   slowclk/M_ctr_q[19]
                                                       slowclk/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y26.COUT    Tbyp                  0.093   slowclk/M_ctr_q[23]
                                                       slowclk/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y27.CLK     Tcinck                0.303   slowclk/M_ctr_q[25]
                                                       slowclk/Mcount_M_ctr_q_xor<25>
                                                       slowclk/M_ctr_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.320ns (1.767ns logic, 0.553ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Slack:                  17.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowclk/M_ctr_q_0 (FF)
  Destination:          slowclk/M_ctr_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.234ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.288 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowclk/M_ctr_q_0 to slowclk/M_ctr_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   slowclk/M_ctr_q[3]
                                                       slowclk/M_ctr_q_0
    SLICE_X12Y21.A5      net (fanout=1)        0.456   slowclk/M_ctr_q[0]
    SLICE_X12Y21.COUT    Topcya                0.474   slowclk/M_ctr_q[3]
                                                       slowclk/Mcount_M_ctr_q_lut<0>_INV_0
                                                       slowclk/Mcount_M_ctr_q_cy<3>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[3]
    SLICE_X12Y22.COUT    Tbyp                  0.093   slowclk/M_ctr_q[7]
                                                       slowclk/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slowclk/M_ctr_q[11]
                                                       slowclk/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   slowclk/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slowclk/M_ctr_q[15]
                                                       slowclk/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y25.COUT    Tbyp                  0.093   slowclk/M_ctr_q[19]
                                                       slowclk/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y26.CLK     Tcinck                0.313   slowclk/M_ctr_q[23]
                                                       slowclk/Mcount_M_ctr_q_cy<23>
                                                       slowclk/M_ctr_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.234ns (1.684ns logic, 0.550ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------
Slack:                  17.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowclk/M_ctr_q_0 (FF)
  Destination:          slowclk/M_ctr_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.230ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.291 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowclk/M_ctr_q_0 to slowclk/M_ctr_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   slowclk/M_ctr_q[3]
                                                       slowclk/M_ctr_q_0
    SLICE_X12Y21.A5      net (fanout=1)        0.456   slowclk/M_ctr_q[0]
    SLICE_X12Y21.COUT    Topcya                0.474   slowclk/M_ctr_q[3]
                                                       slowclk/Mcount_M_ctr_q_lut<0>_INV_0
                                                       slowclk/Mcount_M_ctr_q_cy<3>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[3]
    SLICE_X12Y22.COUT    Tbyp                  0.093   slowclk/M_ctr_q[7]
                                                       slowclk/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slowclk/M_ctr_q[11]
                                                       slowclk/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   slowclk/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slowclk/M_ctr_q[15]
                                                       slowclk/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y25.COUT    Tbyp                  0.093   slowclk/M_ctr_q[19]
                                                       slowclk/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y26.COUT    Tbyp                  0.093   slowclk/M_ctr_q[23]
                                                       slowclk/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y27.CLK     Tcinck                0.213   slowclk/M_ctr_q[25]
                                                       slowclk/Mcount_M_ctr_q_xor<25>
                                                       slowclk/M_ctr_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.230ns (1.677ns logic, 0.553ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------
Slack:                  17.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowclk/M_ctr_q_0 (FF)
  Destination:          slowclk/M_ctr_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.224ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.288 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowclk/M_ctr_q_0 to slowclk/M_ctr_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   slowclk/M_ctr_q[3]
                                                       slowclk/M_ctr_q_0
    SLICE_X12Y21.A5      net (fanout=1)        0.456   slowclk/M_ctr_q[0]
    SLICE_X12Y21.COUT    Topcya                0.474   slowclk/M_ctr_q[3]
                                                       slowclk/Mcount_M_ctr_q_lut<0>_INV_0
                                                       slowclk/Mcount_M_ctr_q_cy<3>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[3]
    SLICE_X12Y22.COUT    Tbyp                  0.093   slowclk/M_ctr_q[7]
                                                       slowclk/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slowclk/M_ctr_q[11]
                                                       slowclk/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   slowclk/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slowclk/M_ctr_q[15]
                                                       slowclk/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y25.COUT    Tbyp                  0.093   slowclk/M_ctr_q[19]
                                                       slowclk/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y26.CLK     Tcinck                0.303   slowclk/M_ctr_q[23]
                                                       slowclk/Mcount_M_ctr_q_cy<23>
                                                       slowclk/M_ctr_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.224ns (1.674ns logic, 0.550ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[3]/CLK
  Logical resource: slowclk/M_ctr_q_0/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[3]/CLK
  Logical resource: slowclk/M_ctr_q_1/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[3]/CLK
  Logical resource: slowclk/M_ctr_q_2/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[3]/CLK
  Logical resource: slowclk/M_ctr_q_3/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[7]/CLK
  Logical resource: slowclk/M_ctr_q_4/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[7]/CLK
  Logical resource: slowclk/M_ctr_q_5/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[7]/CLK
  Logical resource: slowclk/M_ctr_q_6/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[7]/CLK
  Logical resource: slowclk/M_ctr_q_7/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[11]/CLK
  Logical resource: slowclk/M_ctr_q_8/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[11]/CLK
  Logical resource: slowclk/M_ctr_q_9/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[11]/CLK
  Logical resource: slowclk/M_ctr_q_10/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[11]/CLK
  Logical resource: slowclk/M_ctr_q_11/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[15]/CLK
  Logical resource: slowclk/M_ctr_q_12/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[15]/CLK
  Logical resource: slowclk/M_ctr_q_13/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[15]/CLK
  Logical resource: slowclk/M_ctr_q_14/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[15]/CLK
  Logical resource: slowclk/M_ctr_q_15/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[19]/CLK
  Logical resource: slowclk/M_ctr_q_16/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[19]/CLK
  Logical resource: slowclk/M_ctr_q_17/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[19]/CLK
  Logical resource: slowclk/M_ctr_q_18/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[19]/CLK
  Logical resource: slowclk/M_ctr_q_19/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[23]/CLK
  Logical resource: slowclk/M_ctr_q_20/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[23]/CLK
  Logical resource: slowclk/M_ctr_q_21/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[23]/CLK
  Logical resource: slowclk/M_ctr_q_22/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[23]/CLK
  Logical resource: slowclk/M_ctr_q_23/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[25]/CLK
  Logical resource: slowclk/M_ctr_q_24/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[25]/CLK
  Logical resource: slowclk/M_ctr_q_25/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X1Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X1Y10.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X1Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.742|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 380 paths, 0 nets, and 51 connections

Design statistics:
   Minimum period:   3.742ns{1}   (Maximum frequency: 267.237MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 06 00:38:23 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 276 MB



