module clkdiv( 
  clkin,  //clock input signal to be divided 
  enable, //enable clock divider when high 
  k,      //clock frequency divider is 2*(k+1) 
  clkout  //symmetric clock out Fout=Fin/2*（k+1） 
); 
parameter K_BIT =29999; 
input clkin; 
input enable; 
input k[K_BIT-1:0]; 
output clkout; 
//output port can be a storage element(reg) or wire 
reg [K_BIT-1:0] count; 
reg clkout; 
initial clkout = 1'b0; 
always @ (posedge clkin) 
   if (enbale == 1'b1) 
    if (count==10'b0) begin 
     clkout <=~clkout;  //toggle the clock output signal 
   count<=k;  //shift right one bit 
   end 
  else  
     count<=count - 1'b1; 
    
endmodule  