INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.34b PARAMETERIZED N-BIT MULTIPLEXERS/mux2/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_v
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.34b PARAMETERIZED N-BIT MULTIPLEXERS/mux4_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_12_v
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.34b PARAMETERIZED N-BIT MULTIPLEXERS/mux2/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_sv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.34b PARAMETERIZED N-BIT MULTIPLEXERS/mux4_12.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_12_sv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.34b PARAMETERIZED N-BIT MULTIPLEXERS/TB_HDL Example 4_34b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_HDL_Example_4_34b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.34b PARAMETERIZED N-BIT MULTIPLEXERS/HDL Example 4.34b PARAM N-BIT MULT.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
