

================================================================
== Vitis HLS Report for 'xfrgb2ycrcb_1080_1920_s'
================================================================
* Date:           Thu Nov  5 11:53:02 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        contrastadj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.244 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2073610|  2073610| 20.736 ms | 20.736 ms |  2073610|  2073610|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_99_1_VITIS_LOOP_101_2  |  2073608|  2073608|        10|          1|          1|  2073600|    yes   |
        +------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 12 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img2_4199, void @empty_3, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img1_4198, void @empty_3, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.75ns)   --->   "%br_ln99 = br void" [source/contrastadj.cpp:99]   --->   Operation 15 'br' 'br_ln99' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.07>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i21, void, i21 %add_ln99, void %.split4" [source/contrastadj.cpp:99]   --->   Operation 16 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.94ns)   --->   "%icmp_ln99 = icmp_eq  i21 %indvar_flatten, i21" [source/contrastadj.cpp:99]   --->   Operation 17 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.07ns)   --->   "%add_ln99 = add i21 %indvar_flatten, i21" [source/contrastadj.cpp:99]   --->   Operation 18 'add' 'add_ln99' <Predicate = true> <Delay = 1.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %.split4, void" [source/contrastadj.cpp:99]   --->   Operation 19 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.86>
ST_3 : Operation 20 [1/1] (2.16ns)   --->   "%tmp_V = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %img1_4198" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'read' 'tmp_V' <Predicate = (!icmp_ln99)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i24 %tmp_V"   --->   Operation 21 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%G_assign = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_V, i32, i32"   --->   Operation 22 'partselect' 'G_assign' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%B_assign = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_V, i32, i32"   --->   Operation 23 'partselect' 'B_assign' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln852_1 = zext i8 %trunc_ln674" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 24 'zext' 'zext_ln852_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 25 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln852 = mul i22, i22 %zext_ln852_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 25 'mul' 'mul_ln852' <Predicate = (!icmp_ln99)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.08>
ST_4 : Operation 26 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln852 = mul i22, i22 %zext_ln852_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 26 'mul' 'mul_ln852' <Predicate = (!icmp_ln99)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln852_4 = zext i8 %B_assign" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 27 'zext' 'zext_ln852_4' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 28 [3/3] (1.08ns) (grouped into DSP with root node add_ln852)   --->   "%mul_ln852_2 = mul i20, i20 %zext_ln852_4" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 28 'mul' 'mul_ln852_2' <Predicate = (!icmp_ln99)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.08>
ST_5 : Operation 29 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln852 = mul i22, i22 %zext_ln852_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 29 'mul' 'mul_ln852' <Predicate = (!icmp_ln99)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln852_2 = zext i8 %G_assign" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 30 'zext' 'zext_ln852_2' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_5 : Operation 31 [3/3] (1.08ns) (grouped into DSP with root node GRAY)   --->   "%mul_ln852_1 = mul i23, i23 %zext_ln852_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 31 'mul' 'mul_ln852_1' <Predicate = (!icmp_ln99)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 32 [2/3] (1.08ns) (grouped into DSP with root node add_ln852)   --->   "%mul_ln852_2 = mul i20, i20 %zext_ln852_4" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 32 'mul' 'mul_ln852_2' <Predicate = (!icmp_ln99)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.08>
ST_6 : Operation 33 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln852 = mul i22, i22 %zext_ln852_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 33 'mul' 'mul_ln852' <Predicate = (!icmp_ln99)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 34 [2/3] (1.08ns) (grouped into DSP with root node GRAY)   --->   "%mul_ln852_1 = mul i23, i23 %zext_ln852_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 34 'mul' 'mul_ln852_1' <Predicate = (!icmp_ln99)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 35 [1/3] (0.00ns) (grouped into DSP with root node add_ln852)   --->   "%mul_ln852_2 = mul i20, i20 %zext_ln852_4" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 35 'mul' 'mul_ln852_2' <Predicate = (!icmp_ln99)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 36 [1/1] (0.00ns) (grouped into DSP with root node add_ln852)   --->   "%zext_ln852_5 = zext i20 %mul_ln852_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 36 'zext' 'zext_ln852_5' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_6 : Operation 37 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln852 = add i22 %mul_ln852, i22 %zext_ln852_5" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 37 'add' 'add_ln852' <Predicate = (!icmp_ln99)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.66>
ST_7 : Operation 38 [1/3] (0.00ns) (grouped into DSP with root node GRAY)   --->   "%mul_ln852_1 = mul i23, i23 %zext_ln852_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 38 'mul' 'mul_ln852_1' <Predicate = (!icmp_ln99)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 39 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln852 = add i22 %mul_ln852, i22 %zext_ln852_5" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 39 'add' 'add_ln852' <Predicate = (!icmp_ln99)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln852_6 = zext i22 %add_ln852" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 40 'zext' 'zext_ln852_6' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 41 [2/2] (0.83ns) (root node of the DSP)   --->   "%GRAY = add i23 %zext_ln852_6, i23 %mul_ln852_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 41 'add' 'GRAY' <Predicate = (!icmp_ln99)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln852 = zext i8 %trunc_ln674" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 42 'zext' 'zext_ln852' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln852_3 = zext i8 %B_assign" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 43 'zext' 'zext_ln852_3' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_8 : Operation 44 [1/2] (0.83ns) (root node of the DSP)   --->   "%GRAY = add i23 %zext_ln852_6, i23 %mul_ln852_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 44 'add' 'GRAY' <Predicate = (!icmp_ln99)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%Value_uchar_10 = partselect i8 @_ssdm_op_PartSelect.i8.i23.i32.i32, i23 %GRAY, i32, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:745]   --->   Operation 45 'partselect' 'Value_uchar_10' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln941 = zext i8 %Value_uchar_10" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:941]   --->   Operation 46 'zext' 'zext_ln941' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.90ns)   --->   "%sub_ln941 = sub i9 %zext_ln852, i9 %zext_ln941" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:941]   --->   Operation 47 'sub' 'sub_ln941' <Predicate = (!icmp_ln99)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln941 = sext i9 %sub_ln941" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:941]   --->   Operation 48 'sext' 'sext_ln941' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_8 : Operation 49 [4/4] (0.69ns) (root node of the DSP)   --->   "%CR = mul i25, i25 %sext_ln941" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:941]   --->   Operation 49 'mul' 'CR' <Predicate = (!icmp_ln99)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 50 [1/1] (0.90ns)   --->   "%sub_ln951 = sub i9 %zext_ln852_3, i9 %zext_ln941" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:951]   --->   Operation 50 'sub' 'sub_ln951' <Predicate = (!icmp_ln99)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln951 = sext i9 %sub_ln951" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:951]   --->   Operation 51 'sext' 'sext_ln951' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_8 : Operation 52 [4/4] (0.69ns) (root node of the DSP)   --->   "%CB = mul i25, i25 %sext_ln951" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:951]   --->   Operation 52 'mul' 'CB' <Predicate = (!icmp_ln99)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 0.69>
ST_9 : Operation 53 [3/4] (0.69ns) (root node of the DSP)   --->   "%CR = mul i25, i25 %sext_ln941" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:941]   --->   Operation 53 'mul' 'CR' <Predicate = (!icmp_ln99)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 54 [3/4] (0.69ns) (root node of the DSP)   --->   "%CB = mul i25, i25 %sext_ln951" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:951]   --->   Operation 54 'mul' 'CB' <Predicate = (!icmp_ln99)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 0.69>
ST_10 : Operation 55 [2/4] (0.69ns) (root node of the DSP)   --->   "%CR = mul i25, i25 %sext_ln941" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:941]   --->   Operation 55 'mul' 'CR' <Predicate = (!icmp_ln99)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 56 [2/4] (0.69ns) (root node of the DSP)   --->   "%CB = mul i25, i25 %sext_ln951" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:951]   --->   Operation 56 'mul' 'CB' <Predicate = (!icmp_ln99)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 4.24>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_99_1_VITIS_LOOP_101_2_str"   --->   Operation 57 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln98 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_1" [source/contrastadj.cpp:98]   --->   Operation 59 'specpipeline' 'specpipeline_ln98' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln98 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [source/contrastadj.cpp:98]   --->   Operation 60 'specloopname' 'specloopname_ln98' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_11 : Operation 61 [1/4] (0.00ns) (root node of the DSP)   --->   "%CR = mul i25, i25 %sext_ln941" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:941]   --->   Operation 61 'mul' 'CR' <Predicate = (!icmp_ln99)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i10 @_ssdm_op_PartSelect.i10.i25.i32.i32, i25 %CR, i32, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:738]   --->   Operation 62 'partselect' 'trunc_ln' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln738 = sext i10 %trunc_ln" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:738]   --->   Operation 63 'sext' 'sext_ln738' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node Value_uchar_11)   --->   "%trunc_ln738_4 = partselect i8 @_ssdm_op_PartSelect.i8.i25.i32.i32, i25 %CR, i32, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:738]   --->   Operation 64 'partselect' 'trunc_ln738_4' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.93ns)   --->   "%Value_int = add i11, i11 %sext_ln738" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:738]   --->   Operation 65 'add' 'Value_int' <Predicate = (!icmp_ln99)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %Value_int, i32, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:740]   --->   Operation 66 'partselect' 'tmp' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.69ns)   --->   "%icmp_ln740 = icmp_sgt  i3 %tmp, i3" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:740]   --->   Operation 67 'icmp' 'icmp_ln740' <Predicate = (!icmp_ln99)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node Value_uchar_11)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %Value_int, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:742]   --->   Operation 68 'bitselect' 'tmp_5' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node Value_uchar_11)   --->   "%Value_uchar = xor i8 %trunc_ln738_4, i8" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:745]   --->   Operation 69 'xor' 'Value_uchar' <Predicate = (!icmp_ln99)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node Value_uchar_11)   --->   "%select_ln740 = select i1 %icmp_ln740, i8, i8" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:740]   --->   Operation 70 'select' 'select_ln740' <Predicate = (!icmp_ln99)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node Value_uchar_11)   --->   "%or_ln740 = or i1 %icmp_ln740, i1 %tmp_5" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:740]   --->   Operation 71 'or' 'or_ln740' <Predicate = (!icmp_ln99)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 72 [1/1] (0.44ns) (out node of the LUT)   --->   "%Value_uchar_11 = select i1 %or_ln740, i8 %select_ln740, i8 %Value_uchar" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:740]   --->   Operation 72 'select' 'Value_uchar_11' <Predicate = (!icmp_ln99)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 73 [1/4] (0.00ns) (root node of the DSP)   --->   "%CB = mul i25, i25 %sext_ln951" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:951]   --->   Operation 73 'mul' 'CB' <Predicate = (!icmp_ln99)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln738_5 = partselect i10 @_ssdm_op_PartSelect.i10.i25.i32.i32, i25 %CB, i32, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:738]   --->   Operation 74 'partselect' 'trunc_ln738_5' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln738_2 = sext i10 %trunc_ln738_5" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:738]   --->   Operation 75 'sext' 'sext_ln738_2' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node Value_uchar_12)   --->   "%trunc_ln738_6 = partselect i8 @_ssdm_op_PartSelect.i8.i25.i32.i32, i25 %CB, i32, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:738]   --->   Operation 76 'partselect' 'trunc_ln738_6' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.93ns)   --->   "%Value_int_2 = add i11, i11 %sext_ln738_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:738]   --->   Operation 77 'add' 'Value_int_2' <Predicate = (!icmp_ln99)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %Value_int_2, i32, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:740]   --->   Operation 78 'partselect' 'tmp_6' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.69ns)   --->   "%icmp_ln740_2 = icmp_sgt  i3 %tmp_6, i3" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:740]   --->   Operation 79 'icmp' 'icmp_ln740_2' <Predicate = (!icmp_ln99)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node Value_uchar_12)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %Value_int_2, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:742]   --->   Operation 80 'bitselect' 'tmp_7' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node Value_uchar_12)   --->   "%Value_uchar_8 = xor i8 %trunc_ln738_6, i8" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:745]   --->   Operation 81 'xor' 'Value_uchar_8' <Predicate = (!icmp_ln99)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node Value_uchar_12)   --->   "%select_ln740_5 = select i1 %icmp_ln740_2, i8, i8" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:740]   --->   Operation 82 'select' 'select_ln740_5' <Predicate = (!icmp_ln99)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node Value_uchar_12)   --->   "%or_ln740_2 = or i1 %icmp_ln740_2, i1 %tmp_7" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:740]   --->   Operation 83 'or' 'or_ln740_2' <Predicate = (!icmp_ln99)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 84 [1/1] (0.44ns) (out node of the LUT)   --->   "%Value_uchar_12 = select i1 %or_ln740_2, i8 %select_ln740_5, i8 %Value_uchar_8" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:740]   --->   Operation 84 'select' 'Value_uchar_12' <Predicate = (!icmp_ln99)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_2_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %Value_uchar_12, i8 %Value_uchar_11, i8 %Value_uchar_10"   --->   Operation 85 'bitconcatenate' 'p_Result_2_2' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (2.16ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %img2_4199, i24 %p_Result_2_2" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 86 'write' 'write_ln167' <Predicate = (!icmp_ln99)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 87 'br' 'br_ln0' <Predicate = (!icmp_ln99)> <Delay = 0.00>

State 12 <SV = 2> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%ret_ln113 = ret" [source/contrastadj.cpp:113]   --->   Operation 88 'ret' 'ret_ln113' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', source/contrastadj.cpp:99) with incoming values : ('add_ln99', source/contrastadj.cpp:99) [7]  (0.755 ns)

 <State 2>: 1.07ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', source/contrastadj.cpp:99) with incoming values : ('add_ln99', source/contrastadj.cpp:99) [7]  (0 ns)
	'add' operation ('add_ln99', source/contrastadj.cpp:99) [9]  (1.07 ns)

 <State 3>: 2.86ns
The critical path consists of the following:
	fifo read on port 'img1_4198' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [16]  (2.17 ns)
	'mul' operation of DSP[22] ('mul_ln852', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852) [22]  (0.698 ns)

 <State 4>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[29] ('mul_ln852_2', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852) [27]  (1.09 ns)

 <State 5>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[31] ('mul_ln852_1', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852) [24]  (1.09 ns)

 <State 6>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[31] ('mul_ln852_1', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852) [24]  (1.09 ns)

 <State 7>: 1.66ns
The critical path consists of the following:
	'add' operation of DSP[29] ('add_ln852', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852) [29]  (0.831 ns)
	'add' operation of DSP[31] ('GRAY', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852) [31]  (0.831 ns)

 <State 8>: 2.44ns
The critical path consists of the following:
	'add' operation of DSP[31] ('GRAY', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852) [31]  (0.831 ns)
	'sub' operation ('sub_ln941', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:941) [34]  (0.907 ns)
	'mul' operation of DSP[36] ('CR', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:941) [36]  (0.698 ns)

 <State 9>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[36] ('CR', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:941) [36]  (0.698 ns)

 <State 10>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[36] ('CR', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:941) [36]  (0.698 ns)

 <State 11>: 4.24ns
The critical path consists of the following:
	'mul' operation of DSP[36] ('CR', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:941) [36]  (0 ns)
	'add' operation ('Value_int', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:738) [40]  (0.934 ns)
	'icmp' operation ('icmp_ln740', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:740) [42]  (0.698 ns)
	'select' operation ('select_ln740', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:740) [45]  (0 ns)
	'select' operation ('Value_uchar', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:740) [47]  (0.445 ns)
	fifo write on port 'img2_4199' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [63]  (2.17 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
