Analysis & Synthesis report for ADC_DCMOTOR
Tue Jun 28 14:12:19 2016
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |ADC_DCMOTOR|adc_1:u0|c_state
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: adc_1:u0
 14. Parameter Settings for Inferred Entity Instance: DSP_4bitFND:u1|lpm_divide:Div1
 15. Parameter Settings for Inferred Entity Instance: DSP_4bitFND:u1|lpm_divide:Mod2
 16. Parameter Settings for Inferred Entity Instance: DSP_4bitFND:u1|lpm_divide:Mod0
 17. Parameter Settings for Inferred Entity Instance: DSP_4bitFND:u1|lpm_divide:Div0
 18. Parameter Settings for Inferred Entity Instance: DSP_4bitFND:u1|lpm_divide:Mod1
 19. Port Connectivity Checks: "DSP_4bitFND:u1"
 20. Port Connectivity Checks: "adc_1:u0"
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages
 23. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                ;
+-----------------------------+-----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Jun 28 14:12:19 2016         ;
; Quartus II Version          ; 11.0 Build 208 07/03/2011 SP 1 SJ Web Edition ;
; Revision Name               ; ADC_DCMOTOR                                   ;
; Top-level Entity Name       ; ADC_DCMOTOR                                   ;
; Family                      ; Cyclone                                       ;
; Total logic elements        ; 299                                           ;
; Total pins                  ; 44                                            ;
; Total virtual pins          ; 0                                             ;
; Total memory bits           ; 0                                             ;
; Total PLLs                  ; 0                                             ;
+-----------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP1C6Q240C8        ;                    ;
; Top-level entity name                                                      ; ADC_DCMOTOR        ; ADC_DCMOTOR        ;
; Family name                                                                ; Cyclone            ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+---------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+
; File Name with User-Entered Path                        ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                          ;
+---------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+
; F:/Digital_Circuit_Design/ADC/DSP_4bitFND/DSP_4bitFND.v ; yes             ; User Verilog HDL File        ; F:/Digital_Circuit_Design/ADC/DSP_4bitFND/DSP_4bitFND.v               ;
; F:/Digital_Circuit_Design/ADC/adc_1/adc_1.v             ; yes             ; User Verilog HDL File        ; F:/Digital_Circuit_Design/ADC/adc_1/adc_1.v                           ;
; ADC_DCMOTOR.v                                           ; yes             ; User Verilog HDL File        ; C:/Users/user/Desktop/ADC_DCMOTOR/ADC_DCMOTOR.v                       ;
; lpm_divide.tdf                                          ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf      ;
; abs_divider.inc                                         ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/abs_divider.inc     ;
; sign_div_unsign.inc                                     ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc ;
; aglobal110.inc                                          ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/aglobal110.inc      ;
; db/lpm_divide_s6m.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/user/Desktop/ADC_DCMOTOR/db/lpm_divide_s6m.tdf               ;
; db/sign_div_unsign_olh.tdf                              ; yes             ; Auto-Generated Megafunction  ; C:/Users/user/Desktop/ADC_DCMOTOR/db/sign_div_unsign_olh.tdf          ;
; db/alt_u_div_0re.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/user/Desktop/ADC_DCMOTOR/db/alt_u_div_0re.tdf                ;
; db/add_sub_3dc.tdf                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/user/Desktop/ADC_DCMOTOR/db/add_sub_3dc.tdf                  ;
; db/add_sub_4dc.tdf                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/user/Desktop/ADC_DCMOTOR/db/add_sub_4dc.tdf                  ;
; db/add_sub_adc.tdf                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/user/Desktop/ADC_DCMOTOR/db/add_sub_adc.tdf                  ;
; db/add_sub_5dc.tdf                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/user/Desktop/ADC_DCMOTOR/db/add_sub_5dc.tdf                  ;
; db/add_sub_6dc.tdf                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/user/Desktop/ADC_DCMOTOR/db/add_sub_6dc.tdf                  ;
; db/add_sub_7dc.tdf                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/user/Desktop/ADC_DCMOTOR/db/add_sub_7dc.tdf                  ;
; db/add_sub_8dc.tdf                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/user/Desktop/ADC_DCMOTOR/db/add_sub_8dc.tdf                  ;
; db/add_sub_9dc.tdf                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/user/Desktop/ADC_DCMOTOR/db/add_sub_9dc.tdf                  ;
; db/lpm_divide_sul.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/user/Desktop/ADC_DCMOTOR/db/lpm_divide_sul.tdf               ;
; db/sign_div_unsign_llh.tdf                              ; yes             ; Auto-Generated Megafunction  ; C:/Users/user/Desktop/ADC_DCMOTOR/db/sign_div_unsign_llh.tdf          ;
; db/alt_u_div_qqe.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/user/Desktop/ADC_DCMOTOR/db/alt_u_div_qqe.tdf                ;
; db/lpm_divide_p6m.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/user/Desktop/ADC_DCMOTOR/db/lpm_divide_p6m.tdf               ;
+---------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 299   ;
;     -- Combinational with no register       ; 239   ;
;     -- Register only                        ; 20    ;
;     -- Combinational with a register        ; 40    ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 44    ;
;     -- 3 input functions                    ; 52    ;
;     -- 2 input functions                    ; 129   ;
;     -- 1 input functions                    ; 53    ;
;     -- 0 input functions                    ; 1     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 184   ;
;     -- arithmetic mode                      ; 115   ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 20    ;
;     -- asynchronous clear/load mode         ; 60    ;
;                                             ;       ;
; Total registers                             ; 60    ;
; Total logic cells in carry chains           ; 145   ;
; I/O pins                                    ; 44    ;
; Maximum fan-out node                        ; reset ;
; Maximum fan-out                             ; 62    ;
; Total fan-out                               ; 829   ;
; Average fan-out                             ; 2.42  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                 ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                ; Library Name ;
+--------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ADC_DCMOTOR                               ; 299 (9)     ; 60           ; 0           ; 44   ; 0            ; 239 (9)      ; 20 (0)            ; 40 (0)           ; 145 (8)         ; 0 (0)      ; |ADC_DCMOTOR                                                                                                                                       ;              ;
;    |DSP_4bitFND:u1|                        ; 250 (83)    ; 38           ; 0           ; 0    ; 0            ; 212 (45)     ; 20 (20)           ; 18 (18)          ; 121 (28)        ; 0 (0)      ; |ADC_DCMOTOR|DSP_4bitFND:u1                                                                                                                        ;              ;
;       |lpm_divide:Div0|                    ; 58 (0)      ; 0            ; 0           ; 0    ; 0            ; 58 (0)       ; 0 (0)             ; 0 (0)            ; 32 (0)          ; 0 (0)      ; |ADC_DCMOTOR|DSP_4bitFND:u1|lpm_divide:Div0                                                                                                        ;              ;
;          |lpm_divide_p6m:auto_generated|   ; 58 (0)      ; 0            ; 0           ; 0    ; 0            ; 58 (0)       ; 0 (0)             ; 0 (0)            ; 32 (0)          ; 0 (0)      ; |ADC_DCMOTOR|DSP_4bitFND:u1|lpm_divide:Div0|lpm_divide_p6m:auto_generated                                                                          ;              ;
;             |sign_div_unsign_llh:divider|  ; 58 (0)      ; 0            ; 0           ; 0    ; 0            ; 58 (0)       ; 0 (0)             ; 0 (0)            ; 32 (0)          ; 0 (0)      ; |ADC_DCMOTOR|DSP_4bitFND:u1|lpm_divide:Div0|lpm_divide_p6m:auto_generated|sign_div_unsign_llh:divider                                              ;              ;
;                |alt_u_div_qqe:divider|     ; 58 (26)     ; 0            ; 0           ; 0    ; 0            ; 58 (26)      ; 0 (0)             ; 0 (0)            ; 32 (0)          ; 0 (0)      ; |ADC_DCMOTOR|DSP_4bitFND:u1|lpm_divide:Div0|lpm_divide_p6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_qqe:divider                        ;              ;
;                   |add_sub_7dc:add_sub_10| ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |ADC_DCMOTOR|DSP_4bitFND:u1|lpm_divide:Div0|lpm_divide_p6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_qqe:divider|add_sub_7dc:add_sub_10 ;              ;
;                   |add_sub_7dc:add_sub_6|  ; 6 (6)       ; 0            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |ADC_DCMOTOR|DSP_4bitFND:u1|lpm_divide:Div0|lpm_divide_p6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_qqe:divider|add_sub_7dc:add_sub_6  ;              ;
;                   |add_sub_7dc:add_sub_7|  ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |ADC_DCMOTOR|DSP_4bitFND:u1|lpm_divide:Div0|lpm_divide_p6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_qqe:divider|add_sub_7dc:add_sub_7  ;              ;
;                   |add_sub_7dc:add_sub_8|  ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |ADC_DCMOTOR|DSP_4bitFND:u1|lpm_divide:Div0|lpm_divide_p6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_qqe:divider|add_sub_7dc:add_sub_8  ;              ;
;                   |add_sub_7dc:add_sub_9|  ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |ADC_DCMOTOR|DSP_4bitFND:u1|lpm_divide:Div0|lpm_divide_p6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_qqe:divider|add_sub_7dc:add_sub_9  ;              ;
;       |lpm_divide:Div1|                    ; 27 (0)      ; 0            ; 0           ; 0    ; 0            ; 27 (0)       ; 0 (0)             ; 0 (0)            ; 15 (0)          ; 0 (0)      ; |ADC_DCMOTOR|DSP_4bitFND:u1|lpm_divide:Div1                                                                                                        ;              ;
;          |lpm_divide_s6m:auto_generated|   ; 27 (0)      ; 0            ; 0           ; 0    ; 0            ; 27 (0)       ; 0 (0)             ; 0 (0)            ; 15 (0)          ; 0 (0)      ; |ADC_DCMOTOR|DSP_4bitFND:u1|lpm_divide:Div1|lpm_divide_s6m:auto_generated                                                                          ;              ;
;             |sign_div_unsign_olh:divider|  ; 27 (0)      ; 0            ; 0           ; 0    ; 0            ; 27 (0)       ; 0 (0)             ; 0 (0)            ; 15 (0)          ; 0 (0)      ; |ADC_DCMOTOR|DSP_4bitFND:u1|lpm_divide:Div1|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider                                              ;              ;
;                |alt_u_div_0re:divider|     ; 27 (12)     ; 0            ; 0           ; 0    ; 0            ; 27 (12)      ; 0 (0)             ; 0 (0)            ; 15 (0)          ; 0 (0)      ; |ADC_DCMOTOR|DSP_4bitFND:u1|lpm_divide:Div1|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider                        ;              ;
;                   |add_sub_adc:add_sub_10| ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |ADC_DCMOTOR|DSP_4bitFND:u1|lpm_divide:Div1|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_adc:add_sub_10 ;              ;
;                   |add_sub_adc:add_sub_9|  ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |ADC_DCMOTOR|DSP_4bitFND:u1|lpm_divide:Div1|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_adc:add_sub_9  ;              ;
;       |lpm_divide:Mod0|                    ; 61 (0)      ; 0            ; 0           ; 0    ; 0            ; 61 (0)       ; 0 (0)             ; 0 (0)            ; 34 (0)          ; 0 (0)      ; |ADC_DCMOTOR|DSP_4bitFND:u1|lpm_divide:Mod0                                                                                                        ;              ;
;          |lpm_divide_sul:auto_generated|   ; 61 (0)      ; 0            ; 0           ; 0    ; 0            ; 61 (0)       ; 0 (0)             ; 0 (0)            ; 34 (0)          ; 0 (0)      ; |ADC_DCMOTOR|DSP_4bitFND:u1|lpm_divide:Mod0|lpm_divide_sul:auto_generated                                                                          ;              ;
;             |sign_div_unsign_llh:divider|  ; 61 (0)      ; 0            ; 0           ; 0    ; 0            ; 61 (0)       ; 0 (0)             ; 0 (0)            ; 34 (0)          ; 0 (0)      ; |ADC_DCMOTOR|DSP_4bitFND:u1|lpm_divide:Mod0|lpm_divide_sul:auto_generated|sign_div_unsign_llh:divider                                              ;              ;
;                |alt_u_div_qqe:divider|     ; 61 (27)     ; 0            ; 0           ; 0    ; 0            ; 61 (27)      ; 0 (0)             ; 0 (0)            ; 34 (0)          ; 0 (0)      ; |ADC_DCMOTOR|DSP_4bitFND:u1|lpm_divide:Mod0|lpm_divide_sul:auto_generated|sign_div_unsign_llh:divider|alt_u_div_qqe:divider                        ;              ;
;                   |add_sub_7dc:add_sub_10| ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |ADC_DCMOTOR|DSP_4bitFND:u1|lpm_divide:Mod0|lpm_divide_sul:auto_generated|sign_div_unsign_llh:divider|alt_u_div_qqe:divider|add_sub_7dc:add_sub_10 ;              ;
;                   |add_sub_7dc:add_sub_6|  ; 6 (6)       ; 0            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |ADC_DCMOTOR|DSP_4bitFND:u1|lpm_divide:Mod0|lpm_divide_sul:auto_generated|sign_div_unsign_llh:divider|alt_u_div_qqe:divider|add_sub_7dc:add_sub_6  ;              ;
;                   |add_sub_7dc:add_sub_7|  ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |ADC_DCMOTOR|DSP_4bitFND:u1|lpm_divide:Mod0|lpm_divide_sul:auto_generated|sign_div_unsign_llh:divider|alt_u_div_qqe:divider|add_sub_7dc:add_sub_7  ;              ;
;                   |add_sub_7dc:add_sub_8|  ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |ADC_DCMOTOR|DSP_4bitFND:u1|lpm_divide:Mod0|lpm_divide_sul:auto_generated|sign_div_unsign_llh:divider|alt_u_div_qqe:divider|add_sub_7dc:add_sub_8  ;              ;
;                   |add_sub_7dc:add_sub_9|  ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |ADC_DCMOTOR|DSP_4bitFND:u1|lpm_divide:Mod0|lpm_divide_sul:auto_generated|sign_div_unsign_llh:divider|alt_u_div_qqe:divider|add_sub_7dc:add_sub_9  ;              ;
;       |lpm_divide:Mod1|                    ; 21 (0)      ; 0            ; 0           ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 0 (0)            ; 12 (0)          ; 0 (0)      ; |ADC_DCMOTOR|DSP_4bitFND:u1|lpm_divide:Mod1                                                                                                        ;              ;
;          |lpm_divide_sul:auto_generated|   ; 21 (0)      ; 0            ; 0           ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 0 (0)            ; 12 (0)          ; 0 (0)      ; |ADC_DCMOTOR|DSP_4bitFND:u1|lpm_divide:Mod1|lpm_divide_sul:auto_generated                                                                          ;              ;
;             |sign_div_unsign_llh:divider|  ; 21 (0)      ; 0            ; 0           ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 0 (0)            ; 12 (0)          ; 0 (0)      ; |ADC_DCMOTOR|DSP_4bitFND:u1|lpm_divide:Mod1|lpm_divide_sul:auto_generated|sign_div_unsign_llh:divider                                              ;              ;
;                |alt_u_div_qqe:divider|     ; 21 (9)      ; 0            ; 0           ; 0    ; 0            ; 21 (9)       ; 0 (0)             ; 0 (0)            ; 12 (0)          ; 0 (0)      ; |ADC_DCMOTOR|DSP_4bitFND:u1|lpm_divide:Mod1|lpm_divide_sul:auto_generated|sign_div_unsign_llh:divider|alt_u_div_qqe:divider                        ;              ;
;                   |add_sub_7dc:add_sub_10| ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |ADC_DCMOTOR|DSP_4bitFND:u1|lpm_divide:Mod1|lpm_divide_sul:auto_generated|sign_div_unsign_llh:divider|alt_u_div_qqe:divider|add_sub_7dc:add_sub_10 ;              ;
;                   |add_sub_7dc:add_sub_9|  ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |ADC_DCMOTOR|DSP_4bitFND:u1|lpm_divide:Mod1|lpm_divide_sul:auto_generated|sign_div_unsign_llh:divider|alt_u_div_qqe:divider|add_sub_7dc:add_sub_9  ;              ;
;    |adc_1:u0|                              ; 40 (40)     ; 22           ; 0           ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 22 (22)          ; 16 (16)         ; 0 (0)      ; |ADC_DCMOTOR|adc_1:u0                                                                                                                              ;              ;
+--------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |ADC_DCMOTOR|adc_1:u0|c_state                                                                ;
+-------------------+------------------+----------------+-----------------+----------------+-------------------+
; Name              ; c_state.s_oe_sig ; c_state.s_wait ; c_state.s_start ; c_state.s_idle ; c_state.s_capture ;
+-------------------+------------------+----------------+-----------------+----------------+-------------------+
; c_state.s_idle    ; 0                ; 0              ; 0               ; 0              ; 0                 ;
; c_state.s_start   ; 0                ; 0              ; 1               ; 1              ; 0                 ;
; c_state.s_wait    ; 0                ; 1              ; 0               ; 1              ; 0                 ;
; c_state.s_oe_sig  ; 1                ; 0              ; 0               ; 1              ; 0                 ;
; c_state.s_capture ; 0                ; 0              ; 0               ; 1              ; 1                 ;
+-------------------+------------------+----------------+-----------------+----------------+-------------------+


+--------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                    ;
+----------------------------------------------------+--------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal      ; Free of Timing Hazards ;
+----------------------------------------------------+--------------------------+------------------------+
; adc_1:u0|start                                     ; adc_1:u0|start           ; yes                    ;
; adc_1:u0|ale                                       ; adc_1:u0|start           ; yes                    ;
; adc_1:u0|out_en                                    ; adc_1:u0|c_state.s_start ; yes                    ;
; Number of user-specified and inferred latches = 3  ;                          ;                        ;
+----------------------------------------------------+--------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; adc_1:u0|c_state~4                    ; Lost fanout        ;
; adc_1:u0|c_state~5                    ; Lost fanout        ;
; Total Number of Removed Registers = 2 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 60    ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 60    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                          ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------+----------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |ADC_DCMOTOR|DSP_4bitFND:u1|temp[2] ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------+----------------------------+


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_1:u0 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; s_idle         ; 000   ; Unsigned Binary              ;
; s_start        ; 001   ; Unsigned Binary              ;
; s_wait         ; 010   ; Unsigned Binary              ;
; s_oe_sig       ; 011   ; Unsigned Binary              ;
; s_capture      ; 100   ; Unsigned Binary              ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DSP_4bitFND:u1|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                               ;
; LPM_WIDTHD             ; 7              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_s6m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DSP_4bitFND:u1|lpm_divide:Mod2 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_sul ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DSP_4bitFND:u1|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_sul ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DSP_4bitFND:u1|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_p6m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DSP_4bitFND:u1|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_sul ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DSP_4bitFND:u1"                                                                                                                              ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "num[10..8]" will be connected to GND. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_1:u0"                                                                                                ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; led  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Jun 28 14:12:17 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ADC_DCMOTOR -c ADC_DCMOTOR
Warning: Parallel compilation is not licensed and has been disabled
Info: Found 1 design units, including 1 entities, in source file f:/digital_circuit_design/adc/dsp_4bitfnd/dsp_4bitfnd.v
    Info: Found entity 1: DSP_4bitFND
Info: Found 1 design units, including 1 entities, in source file f:/digital_circuit_design/adc/adc_1/adc_1.v
    Info: Found entity 1: adc_1
Info: Found 1 design units, including 1 entities, in source file adc_dcmotor.v
    Info: Found entity 1: ADC_DCMOTOR
Info: Elaborating entity "ADC_DCMOTOR" for the top level hierarchy
Info: Elaborating entity "adc_1" for hierarchy "adc_1:u0"
Warning (10230): Verilog HDL assignment warning at adc_1.v(27): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at adc_1.v(34): truncated value with size 32 to match size of target (8)
Info (10264): Verilog HDL Case Statement information at adc_1.v(39): all case item expressions in this case statement are onehot
Warning (10240): Verilog HDL Always Construct warning at adc_1.v(38): inferring latch(es) for variable "start", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at adc_1.v(38): inferring latch(es) for variable "ale", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at adc_1.v(38): inferring latch(es) for variable "addr", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at adc_1.v(38): inferring latch(es) for variable "out_en", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out_en" at adc_1.v(38)
Info (10041): Inferred latch for "addr[0]" at adc_1.v(38)
Info (10041): Inferred latch for "addr[1]" at adc_1.v(38)
Info (10041): Inferred latch for "addr[2]" at adc_1.v(38)
Info (10041): Inferred latch for "ale" at adc_1.v(38)
Info (10041): Inferred latch for "start" at adc_1.v(38)
Info: Elaborating entity "DSP_4bitFND" for hierarchy "DSP_4bitFND:u1"
Warning (10230): Verilog HDL assignment warning at DSP_4bitFND.v(26): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at DSP_4bitFND.v(29): truncated value with size 32 to match size of target (28)
Warning (10230): Verilog HDL assignment warning at DSP_4bitFND.v(42): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at DSP_4bitFND.v(43): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at DSP_4bitFND.v(44): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at DSP_4bitFND.v(45): truncated value with size 32 to match size of target (4)
Info: Inferred 5 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DSP_4bitFND:u1|Div1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DSP_4bitFND:u1|Mod2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DSP_4bitFND:u1|Mod0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DSP_4bitFND:u1|Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DSP_4bitFND:u1|Mod1"
Info: Elaborated megafunction instantiation "DSP_4bitFND:u1|lpm_divide:Div1"
Info: Instantiated megafunction "DSP_4bitFND:u1|lpm_divide:Div1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "11"
    Info: Parameter "LPM_WIDTHD" = "7"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_s6m.tdf
    Info: Found entity 1: lpm_divide_s6m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info: Found entity 1: sign_div_unsign_olh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_0re.tdf
    Info: Found entity 1: alt_u_div_0re
Info: Found 1 design units, including 1 entities, in source file db/add_sub_3dc.tdf
    Info: Found entity 1: add_sub_3dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_4dc.tdf
    Info: Found entity 1: add_sub_4dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_adc.tdf
    Info: Found entity 1: add_sub_adc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_5dc.tdf
    Info: Found entity 1: add_sub_5dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_6dc.tdf
    Info: Found entity 1: add_sub_6dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_7dc.tdf
    Info: Found entity 1: add_sub_7dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_8dc.tdf
    Info: Found entity 1: add_sub_8dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_9dc.tdf
    Info: Found entity 1: add_sub_9dc
Info: Elaborated megafunction instantiation "DSP_4bitFND:u1|lpm_divide:Mod2"
Info: Instantiated megafunction "DSP_4bitFND:u1|lpm_divide:Mod2" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "11"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_sul.tdf
    Info: Found entity 1: lpm_divide_sul
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf
    Info: Found entity 1: sign_div_unsign_llh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_qqe.tdf
    Info: Found entity 1: alt_u_div_qqe
Info: Elaborated megafunction instantiation "DSP_4bitFND:u1|lpm_divide:Mod0"
Info: Instantiated megafunction "DSP_4bitFND:u1|lpm_divide:Mod0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "11"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Elaborated megafunction instantiation "DSP_4bitFND:u1|lpm_divide:Div0"
Info: Instantiated megafunction "DSP_4bitFND:u1|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "11"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_p6m.tdf
    Info: Found entity 1: lpm_divide_p6m
Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "addr[0]" is stuck at GND
    Warning (13410): Pin "addr[1]" is stuck at GND
    Warning (13410): Pin "addr[2]" is stuck at GND
    Warning (13410): Pin "fnd_data[7]" is stuck at GND
    Warning (13410): Pin "fnd_en" is stuck at GND
    Warning (13410): Pin "motor[0]" is stuck at GND
    Warning (13410): Pin "portc[1]" is stuck at GND
Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below.
    Info: Register "adc_1:u0|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "adc_1:u0|c_state~5" lost all its fanouts during netlist optimizations.
Warning: Ignored assignments for entity "ADC_PWM" -- entity does not exist in design
    Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity ADC_PWM -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ADC_PWM -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ADC_PWM -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ADC_PWM -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ADC_PWM -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ADC_PWM -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ADC_PWM -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ADC_PWM -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ADC_PWM -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity ADC_PWM -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ADC_PWM -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ADC_PWM -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ADC_PWM -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ADC_PWM -section_id Top was ignored
Info: Generated suppressed messages file C:/Users/user/Desktop/ADC_DCMOTOR/ADC_DCMOTOR.map.smsg
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Info: Implemented 343 device resources after synthesis - the final resource count might be different
    Info: Implemented 19 input pins
    Info: Implemented 25 output pins
    Info: Implemented 299 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 259 megabytes
    Info: Processing ended: Tue Jun 28 14:12:19 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/user/Desktop/ADC_DCMOTOR/ADC_DCMOTOR.map.smsg.


