# Lab02
Digital Arithmetic

In SRC directory there are the .vhdl files; in TB directory there are the files related to the testbench.
In the zipped one there are all the files related to synopsys, modelsim, that can be usefull for the comprehension of the project.

Due to the GitHub's limit of space, all other files, including report for power, timing and area, are located in the zipped directories in SYN folders.
