
 PARAMETER VERSION = 2.1.0


 PORT processing_system7_0_MIO = processing_system7_0_MIO, DIR = IO, VEC = [53:0]
 PORT processing_system7_0_PS_SRSTB = processing_system7_0_PS_SRSTB, DIR = I
 PORT processing_system7_0_PS_CLK = processing_system7_0_PS_CLK, DIR = I, SIGIS = CLK
 PORT processing_system7_0_PS_PORB = processing_system7_0_PS_PORB, DIR = I
 PORT processing_system7_0_DDR_Clk = processing_system7_0_DDR_Clk, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_Clk_n = processing_system7_0_DDR_Clk_n, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_CKE = processing_system7_0_DDR_CKE, DIR = IO
 PORT processing_system7_0_DDR_CS_n = processing_system7_0_DDR_CS_n, DIR = IO
 PORT processing_system7_0_DDR_RAS_n = processing_system7_0_DDR_RAS_n, DIR = IO
 PORT processing_system7_0_DDR_CAS_n = processing_system7_0_DDR_CAS_n, DIR = IO
 PORT processing_system7_0_DDR_WEB_pin = processing_system7_0_DDR_WEB, DIR = O
 PORT processing_system7_0_DDR_BankAddr = processing_system7_0_DDR_BankAddr, DIR = IO, VEC = [2:0]
 PORT processing_system7_0_DDR_Addr = processing_system7_0_DDR_Addr, DIR = IO, VEC = [14:0]
 PORT processing_system7_0_DDR_ODT = processing_system7_0_DDR_ODT, DIR = IO
 PORT processing_system7_0_DDR_DRSTB = processing_system7_0_DDR_DRSTB, DIR = IO, SIGIS = RST
 PORT processing_system7_0_DDR_DQ = processing_system7_0_DDR_DQ, DIR = IO, VEC = [31:0]
 PORT processing_system7_0_DDR_DM = processing_system7_0_DDR_DM, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS = processing_system7_0_DDR_DQS, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS_n = processing_system7_0_DDR_DQS_n, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_VRN = processing_system7_0_DDR_VRN, DIR = IO
 PORT processing_system7_0_DDR_VRP = processing_system7_0_DDR_VRP, DIR = IO
 PORT hdmi_out_clk = axi_hdmi_tx_0_hdmi_out_clk, DIR = O, SIGIS = CLK
 PORT hdmi_data = axi_hdmi_tx_0_hdmi_data, DIR = O, VEC = [15:0]
 PORT hdmi_hsync = axi_hdmi_tx_0_hdmi_hsync, DIR = O
 PORT hdmi_vsync = axi_hdmi_tx_0_hdmi_vsync, DIR = O
 PORT hdmi_data_e = axi_hdmi_tx_0_hdmi_data_e, DIR = O
 PORT hdmi_spdif = axi_spdif_tx_0_spdif_tx_o, DIR = O
 PORT hdmi_int = hdmi_int, DIR = I, SIGIS = INTERRUPT
 PORT otg_vbusoc = net_otg_oc, DIR = I
 PORT util_i2c_mixer_0_downstream_scl_pin = util_i2c_mixer_0_downstream_scl, DIR = IO, VEC = [2:0]
 PORT util_i2c_mixer_0_downstream_sda_pin = util_i2c_mixer_0_downstream_sda, DIR = IO, VEC = [2:0]
 PORT ref_clk_out_p = util_outclk_lvds_0_clk_out_p, DIR = O
 PORT ref_clk_out_n = util_outclk_lvds_0_clk_out_n, DIR = O
 PORT dac_clk_in_p = axi_ad9122_0_dac_clk_in_p, DIR = I
 PORT dac_clk_in_n = axi_ad9122_0_dac_clk_in_n, DIR = I
 PORT dac_clk_out_p = axi_ad9122_0_dac_clk_out_p, DIR = O
 PORT dac_clk_out_n = axi_ad9122_0_dac_clk_out_n, DIR = O
 PORT dac_frame_out_p = axi_ad9122_0_dac_frame_out_p, DIR = O
 PORT dac_frame_out_n = axi_ad9122_0_dac_frame_out_n, DIR = O
 PORT dac_data_out_p = axi_ad9122_0_dac_data_out_p, DIR = O, VEC = [15:0]
 PORT dac_data_out_n = axi_ad9122_0_dac_data_out_n, DIR = O, VEC = [15:0]
 PORT adc_clk_in_p = axi_ad9643_0_adc_clk_in_p, DIR = I
 PORT adc_clk_in_n = axi_ad9643_0_adc_clk_in_n, DIR = I
 PORT adc_data_in_p = axi_ad9643_0_adc_data_in_p, DIR = I, VEC = [13:0]
 PORT adc_data_in_n = axi_ad9643_0_adc_data_in_n, DIR = I, VEC = [13:0]
 PORT adc_or_in_p = axi_ad9643_0_adc_or_in_p, DIR = I
 PORT adc_or_in_n = axi_ad9643_0_adc_or_in_n, DIR = I
 PORT axi_i2s_adi_0_BCLK_O_pin = axi_i2s_adi_0_BCLK_O, DIR = O, SIGIS = CLK
 PORT axi_i2s_adi_0_LRCLK_O_pin = axi_i2s_adi_0_LRCLK_O, DIR = O, SIGIS = CLK
 PORT axi_i2s_adi_0_SDATA_I_pin = axi_i2s_adi_0_SDATA_I, DIR = I
 PORT axi_i2s_adi_0_SDATA_O_pin = axi_i2s_adi_0_SDATA_O, DIR = O
 PORT axi_i2s_adi_0_MCLK_pin = clock_generator_0_CLKOUT0, DIR = O
 PORT axi_spi_0_SPISEL_pin = axi_spi_0_SPISEL, DIR = I
 PORT axi_spi_0_SCK_pin = axi_spi_0_SCK, DIR = IO
 PORT axi_spi_0_MISO_pin = axi_spi_0_MISO, DIR = IO
 PORT axi_spi_0_MOSI_pin = axi_spi_0_MOSI, DIR = IO
 PORT axi_spi_0_SS_pin = axi_spi_0_SS, DIR = IO
 PORT axi_spi_1_SPISEL_pin = axi_spi_1_SPISEL, DIR = I
 PORT axi_spi_1_SCK_pin = axi_spi_1_SCK, DIR = IO
 PORT axi_spi_1_MISO_pin = axi_spi_1_MISO, DIR = IO
 PORT axi_spi_1_MOSI_pin = axi_spi_1_MOSI, DIR = IO
 PORT axi_spi_1_SS_pin = axi_spi_1_SS, DIR = IO
 PORT int_1_pin = int_1, DIR = I, SIGIS = INTERRUPT
 PORT int_2_pin = int_2, DIR = I, SIGIS = INTERRUPT
 PORT int_3_pin = int_3, DIR = I, SIGIS = INTERRUPT
 PORT int_4_pin = int_4, DIR = I, SIGIS = INTERRUPT
 PORT processing_system7_0_GPIO_pin = processing_system7_0_GPIO, DIR = IO, VEC = [31:0]
 PORT xcomm_iic_scl = axi_iic_1_Scl, DIR = IO
 PORT xcomm_iic_sda = axi_iic_1_Sda, DIR = IO
 PORT axi_ad9643_0_s_axis_s2mm_clk_pin = net_axi_ad9643_0_s_axis_s2mm_clk_pin, DIR = I, SIGIS = CLK


BEGIN processing_system7
 PARAMETER INSTANCE = processing_system7_0
 PARAMETER HW_VER = 4.02.a
 PARAMETER C_DDR_RAM_HIGHADDR = 0x1FFFFFFF
 PARAMETER C_EN_EMIO_CAN0 = 0
 PARAMETER C_EN_EMIO_CAN1 = 0
 PARAMETER C_EN_EMIO_ENET0 = 0
 PARAMETER C_EN_EMIO_ENET1 = 1
 PARAMETER C_EN_EMIO_I2C0 = 0
 PARAMETER C_EN_EMIO_I2C1 = 0
 PARAMETER C_EN_EMIO_PJTAG = 0
 PARAMETER C_EN_EMIO_SDIO0 = 0
 PARAMETER C_EN_EMIO_SDIO1 = 0
 PARAMETER C_EN_EMIO_SPI0 = 0
 PARAMETER C_EN_EMIO_SPI1 = 0
 PARAMETER C_EN_EMIO_SRAM_INT = 0
 PARAMETER C_EN_EMIO_TRACE = 0
 PARAMETER C_EN_EMIO_TTC0 = 0
 PARAMETER C_EN_EMIO_TTC1 = 0
 PARAMETER C_EN_EMIO_UART0 = 0
 PARAMETER C_EN_EMIO_UART1 = 0
 PARAMETER C_EN_EMIO_MODEM_UART0 = 0
 PARAMETER C_EN_EMIO_MODEM_UART1 = 0
 PARAMETER C_EN_EMIO_WDT = 0
 PARAMETER C_EN_QSPI = 1
 PARAMETER C_EN_SMC = 0
 PARAMETER C_EN_CAN0 = 0
 PARAMETER C_EN_CAN1 = 0
 PARAMETER C_EN_ENET0 = 1
 PARAMETER C_EN_ENET1 = 1
 PARAMETER C_EN_I2C0 = 0
 PARAMETER C_EN_I2C1 = 0
 PARAMETER C_EN_PJTAG = 0
 PARAMETER C_EN_SDIO0 = 1
 PARAMETER C_EN_SDIO1 = 0
 PARAMETER C_EN_SPI0 = 0
 PARAMETER C_EN_SPI1 = 0
 PARAMETER C_EN_TRACE = 0
 PARAMETER C_EN_TTC0 = 0
 PARAMETER C_EN_TTC1 = 0
 PARAMETER C_EN_UART0 = 0
 PARAMETER C_EN_UART1 = 1
 PARAMETER C_EN_MODEM_UART0 = 0
 PARAMETER C_EN_MODEM_UART1 = 0
 PARAMETER C_EN_USB0 = 1
 PARAMETER C_EN_USB1 = 0
 PARAMETER C_EN_WDT = 0
 PARAMETER C_EN_DDR = 1
 PARAMETER C_FCLK_CLK0_FREQ = 100000000
 PARAMETER C_FCLK_CLK1_FREQ = 142857132
 PARAMETER C_FCLK_CLK2_FREQ = 200000000
 PARAMETER C_FCLK_CLK3_FREQ = 30303030
 PARAMETER C_USE_M_AXI_GP0 = 1
 PARAMETER C_USE_S_AXI_HP0 = 1
 PARAMETER C_USE_S_AXI_HP1 = 0
 PARAMETER C_USE_S_AXI_HP2 = 1
 PARAMETER C_USE_S_AXI_HP3 = 1
 PARAMETER C_INTERCONNECT_S_AXI_HP2_MASTERS = axi_dmac_0.M_DEST_AXI
 PARAMETER C_EN_GPIO = 1
 PARAMETER C_INTERCONNECT_S_AXI_HP2_AW_REGISTER = 1
 PARAMETER C_INTERCONNECT_S_AXI_HP2_AR_REGISTER = 1
 PARAMETER C_INTERCONNECT_S_AXI_HP2_W_REGISTER = 1
 PARAMETER C_INTERCONNECT_S_AXI_HP2_R_REGISTER = 1
 PARAMETER C_INTERCONNECT_S_AXI_HP2_B_REGISTER = 1
 PARAMETER C_EN_EMIO_CD_SDIO0 = 0
 PARAMETER C_EN_EMIO_WP_SDIO0 = 0
 PARAMETER C_EN_EMIO_CD_SDIO1 = 0
 PARAMETER C_EN_EMIO_WP_SDIO1 = 0
 PARAMETER C_INTERCONNECT_S_AXI_HP3_AW_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_HP3_W_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_HP3_B_REGISTER = 8
 PARAMETER C_USE_DMA0 = 1
 PARAMETER C_USE_DMA1 = 1
 PARAMETER C_USE_DMA2 = 1
 PARAMETER C_EN_EMIO_GPIO = 1
 PARAMETER C_EMIO_GPIO_WIDTH = 32
 PARAMETER C_INTERCONNECT_S_AXI_HP3_MASTERS = axi_dmac_1.M_SRC_AXI
 PARAMETER C_INTERCONNECT_S_AXI_HP0_MASTERS = axi_vdma_0.M_AXI_MM2S
 BUS_INTERFACE M_AXI_GP0 = axi_interconnect_0
 BUS_INTERFACE S_AXI_HP2 = axi_interconnect_3
 BUS_INTERFACE S_AXI_HP3 = axi_interconnect_4
 BUS_INTERFACE S_AXI_HP0 = axi_interconnect_1
 PORT MIO = processing_system7_0_MIO
 PORT PS_SRSTB = processing_system7_0_PS_SRSTB
 PORT PS_CLK = processing_system7_0_PS_CLK
 PORT PS_PORB = processing_system7_0_PS_PORB
 PORT DDR_Clk = processing_system7_0_DDR_Clk
 PORT DDR_Clk_n = processing_system7_0_DDR_Clk_n
 PORT DDR_CKE = processing_system7_0_DDR_CKE
 PORT DDR_CS_n = processing_system7_0_DDR_CS_n
 PORT DDR_RAS_n = processing_system7_0_DDR_RAS_n
 PORT DDR_CAS_n = processing_system7_0_DDR_CAS_n
 PORT DDR_WEB = processing_system7_0_DDR_WEB
 PORT DDR_BankAddr = processing_system7_0_DDR_BankAddr
 PORT DDR_Addr = processing_system7_0_DDR_Addr
 PORT DDR_ODT = processing_system7_0_DDR_ODT
 PORT DDR_DRSTB = processing_system7_0_DDR_DRSTB
 PORT DDR_DQ = processing_system7_0_DDR_DQ
 PORT DDR_DM = processing_system7_0_DDR_DM
 PORT DDR_DQS = processing_system7_0_DDR_DQS
 PORT DDR_DQS_n = processing_system7_0_DDR_DQS_n
 PORT DDR_VRN = processing_system7_0_DDR_VRN
 PORT DDR_VRP = processing_system7_0_DDR_VRP
 PORT FCLK_CLK0 = processing_system7_0_FCLK_CLK0
 PORT FCLK_CLK1 = processing_system7_0_FCLK_CLK1
 PORT FCLK_CLK2 = processing_system7_0_FCLK_CLK2
 PORT FCLK_RESET0_N = processing_system7_0_FCLK_RESET0_N
 PORT FCLK_RESET1_N = processing_system7_0_FCLK_RESET1_N
 PORT M_AXI_GP0_ACLK = processing_system7_0_FCLK_CLK0
 PORT S_AXI_HP0_ACLK = processing_system7_0_FCLK_CLK0
 PORT S_AXI_HP2_ACLK = processing_system7_0_FCLK_CLK1
 PORT S_AXI_HP3_ACLK = processing_system7_0_FCLK_CLK1
 PORT IRQ_F2P = axi_vdma_0_mm2s_introut & axi_iic_0_IIC2INTC_Irpt & axi_dmac_0_irq & axi_dmac_1_irq & axi_iic_1_IIC2INTC_Irpt & axi_spi_0_IP2INTC_Irpt & axi_spi_1_IP2INTC_Irpt & int_1 & int_2 & int_3 & int_4
 PORT USB0_VBUS_PWRFAULT = util_vector_logic_0_Res
 PORT GPIO = processing_system7_0_GPIO
 PORT DMA0_DATYPE = processing_system7_0_DMA0_DATYPE
 PORT DMA0_DAVALID = processing_system7_0_DMA0_DAVALID
 PORT DMA0_DRREADY = processing_system7_0_DMA0_DRREADY
 PORT DMA0_RSTN = processing_system7_0_DMA0_RSTN
 PORT DMA0_DAREADY = axi_spdif_tx_0_DMA_REQ_DAREADY
 PORT DMA0_DRVALID = axi_spdif_tx_0_DMA_REQ_DRVALID
 PORT DMA0_DRTYPE = axi_spdif_tx_0_DMA_REQ_DRTYPE
 PORT DMA0_DRLAST = axi_spdif_tx_0_DMA_REQ_DRLAST
 PORT DMA0_ACLK = processing_system7_0_FCLK_CLK0
 PORT DMA1_ACLK = processing_system7_0_FCLK_CLK0
 PORT DMA1_DAVALID = processing_system7_0_DMA1_DAVALID
 PORT DMA1_DATYPE = processing_system7_0_DMA1_DATYPE
 PORT DMA1_DRREADY = processing_system7_0_DMA1_DRREADY
 PORT DMA1_RSTN = processing_system7_0_DMA1_RSTN
 PORT DMA1_DRVALID = axi_i2s_adi_0_DMA_REQ_TX_DRVALID
 PORT DMA1_DRTYPE = axi_i2s_adi_0_DMA_REQ_TX_DRTYPE
 PORT DMA1_DAREADY = axi_i2s_adi_0_DMA_REQ_TX_DAREADY
 PORT DMA1_DRLAST = axi_i2s_adi_0_DMA_REQ_TX_DRLAST
 PORT DMA2_DATYPE = processing_system7_0_DMA2_DATYPE
 PORT DMA2_ACLK = processing_system7_0_FCLK_CLK0
 PORT DMA2_DAVALID = processing_system7_0_DMA2_DAVALID
 PORT DMA2_DRREADY = processing_system7_0_DMA2_DRREADY
 PORT DMA2_RSTN = processing_system7_0_DMA2_RSTN
 PORT DMA2_DRLAST = axi_i2s_adi_0_DMA_REQ_RX_DRLAST
 PORT DMA2_DRVALID = axi_i2s_adi_0_DMA_REQ_RX_DRVALID
 PORT DMA2_DRTYPE = axi_i2s_adi_0_DMA_REQ_RX_DRTYPE
 PORT DMA2_DAREADY = axi_i2s_adi_0_DMA_REQ_RX_DAREADY
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ARESETN = processing_system7_0_FCLK_RESET0_N
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK0
END

BEGIN axi_hdmi_tx
 PARAMETER INSTANCE = axi_hdmi_tx_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER PCORE_Cr_Cb_N = 0
 PARAMETER PCORE_EMBEDDED_SYNC = 0
 PARAMETER C_BASEADDR = 0x70e00000
 PARAMETER C_HIGHADDR = 0x70e0ffff
 BUS_INTERFACE S_AXI = axi_interconnect_0
 BUS_INTERFACE M_AXIS_MM2S = axi_vdma_0_M_AXIS_MM2S
 PORT s_axi_aclk = processing_system7_0_FCLK_CLK0
 PORT hdmi_clk = axi_hdmi_tx_0_hdmi_clk
 PORT hdmi_out_clk = axi_hdmi_tx_0_hdmi_out_clk
 PORT hdmi_16_hsync = axi_hdmi_tx_0_hdmi_hsync
 PORT hdmi_16_vsync = axi_hdmi_tx_0_hdmi_vsync
 PORT hdmi_16_data_e = axi_hdmi_tx_0_hdmi_data_e
 PORT hdmi_16_data = axi_hdmi_tx_0_hdmi_data
 PORT m_axis_mm2s_clk = processing_system7_0_FCLK_CLK0
 PORT m_axis_mm2s_fsync = axi_hdmi_tx_0_vdma_fs
 PORT m_axis_mm2s_fsync_ret = axi_vdma_0_mm2s_fsync_out
END

BEGIN axi_vdma
 PARAMETER INSTANCE = axi_vdma_0
 PARAMETER HW_VER = 5.04.a
 PARAMETER C_USE_FSYNC = 1
 PARAMETER C_INCLUDE_S2MM = 0
 PARAMETER C_M_AXI_MM2S_DATA_WIDTH = 64
 PARAMETER C_M_AXIS_MM2S_TDATA_WIDTH = 64
 PARAMETER C_MM2S_LINEBUFFER_THRESH = 8
 PARAMETER C_NUM_FSTORES = 1
 PARAMETER C_MM2S_SOF_ENABLE = 0
 PARAMETER C_BASEADDR = 0x43020000
 PARAMETER C_HIGHADDR = 0x4302ffff
 BUS_INTERFACE S_AXI_LITE = axi_interconnect_0
 BUS_INTERFACE M_AXI_MM2S = axi_interconnect_1
 BUS_INTERFACE M_AXIS_MM2S = axi_vdma_0_M_AXIS_MM2S
 PORT m_axis_mm2s_aclk = processing_system7_0_FCLK_CLK0
 PORT mm2s_fsync_out = axi_vdma_0_mm2s_fsync_out
 PORT mm2s_buffer_almost_empty = axi_vdma_0_mm2s_buffer_almost_empty
 PORT mm2s_buffer_empty = axi_vdma_0_mm2s_buffer_empty
 PORT mm2s_fsync = axi_hdmi_tx_0_vdma_fs
 PORT s_axi_lite_aclk = processing_system7_0_FCLK_CLK0
 PORT m_axi_mm2s_aclk = processing_system7_0_FCLK_CLK0
 PORT mm2s_introut = axi_vdma_0_mm2s_introut
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_1
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 1
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK0
 PORT INTERCONNECT_ARESETN = processing_system7_0_FCLK_RESET0_N
END

BEGIN axi_spdif_tx
 PARAMETER INSTANCE = axi_spdif_tx_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_DMA_TYPE = 1
 PARAMETER C_BASEADDR = 0x75c00000
 PARAMETER C_HIGHADDR = 0x75c0ffff
 BUS_INTERFACE S_AXI = axi_interconnect_0
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT spdif_tx_o = axi_spdif_tx_0_spdif_tx_o
 PORT spdif_data_clk = clock_generator_0_CLKOUT0
 PORT DMA_REQ_ACLK = processing_system7_0_FCLK_CLK0
 PORT DMA_REQ_RSTN = processing_system7_0_DMA0_RSTN
 PORT DMA_REQ_DAVALID = processing_system7_0_DMA0_DAVALID
 PORT DMA_REQ_DRREADY = processing_system7_0_DMA0_DRREADY
 PORT DMA_REQ_DATYPE = processing_system7_0_DMA0_DATYPE
 PORT DMA_REQ_DRVALID = axi_spdif_tx_0_DMA_REQ_DRVALID
 PORT DMA_REQ_DRTYPE = axi_spdif_tx_0_DMA_REQ_DRTYPE
 PORT DMA_REQ_DRLAST = axi_spdif_tx_0_DMA_REQ_DRLAST
 PORT DMA_REQ_DAREADY = axi_spdif_tx_0_DMA_REQ_DAREADY
END

BEGIN axi_clkgen
 PARAMETER INSTANCE = axi_clkgen_0
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_BASEADDR = 0x79000000
 PARAMETER C_HIGHADDR = 0x7900ffff
 BUS_INTERFACE S_AXI = axi_interconnect_0
 PORT s_axi_aclk = processing_system7_0_FCLK_CLK0
 PORT drp_clk = processing_system7_0_FCLK_CLK0
 PORT clk = processing_system7_0_FCLK_CLK2
 PORT clk_0 = axi_hdmi_tx_0_hdmi_clk
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_CLKIN_FREQ = 200000000
 PARAMETER C_CLKOUT0_FREQ = 12288135
 PORT RST = net_gnd
 PORT CLKOUT0 = clock_generator_0_CLKOUT0
 PORT CLKIN = processing_system7_0_FCLK_CLK2
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_1
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_CLKIN_FREQ = 200000000
 PARAMETER C_CLKOUT0_FREQ = 30000000
 PORT RST = net_gnd
 PORT CLKOUT0 = clock_generator_1_CLKOUT0
 PORT CLKIN = processing_system7_0_FCLK_CLK2
END

BEGIN util_vector_logic
 PARAMETER INSTANCE = util_vector_logic_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPERATION = not
 PARAMETER C_SIZE = 1
 PORT Res = util_vector_logic_0_Res
 PORT Op1 = net_otg_oc
END

BEGIN axi_i2s_adi
 PARAMETER INSTANCE = axi_i2s_adi_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BCLK_POL = 0
 PARAMETER C_LRCLK_POL = 0
 PARAMETER C_DMA_TYPE = 1
 PARAMETER C_BASEADDR = 0x77600000
 PARAMETER C_HIGHADDR = 0x7760ffff
 BUS_INTERFACE S_AXI = axi_interconnect_0
 PORT DATA_CLK_I = clock_generator_0_CLKOUT0
 PORT BCLK_O = axi_i2s_adi_0_BCLK_O
 PORT LRCLK_O = axi_i2s_adi_0_LRCLK_O
 PORT SDATA_I = axi_i2s_adi_0_SDATA_I
 PORT SDATA_O = axi_i2s_adi_0_SDATA_O
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT DMA_REQ_RX_ACLK = processing_system7_0_FCLK_CLK0
 PORT DMA_REQ_TX_ACLK = processing_system7_0_FCLK_CLK0
 PORT DMA_REQ_TX_DAVALID = processing_system7_0_DMA1_DAVALID
 PORT DMA_REQ_TX_DATYPE = processing_system7_0_DMA1_DATYPE
 PORT DMA_REQ_TX_DRREADY = processing_system7_0_DMA1_DRREADY
 PORT DMA_REQ_TX_RSTN = processing_system7_0_DMA1_RSTN
 PORT DMA_REQ_TX_DRVALID = axi_i2s_adi_0_DMA_REQ_TX_DRVALID
 PORT DMA_REQ_TX_DRTYPE = axi_i2s_adi_0_DMA_REQ_TX_DRTYPE
 PORT DMA_REQ_TX_DRLAST = axi_i2s_adi_0_DMA_REQ_TX_DRLAST
 PORT DMA_REQ_TX_DAREADY = axi_i2s_adi_0_DMA_REQ_TX_DAREADY
 PORT DMA_REQ_RX_DATYPE = processing_system7_0_DMA2_DATYPE
 PORT DMA_REQ_RX_DAVALID = processing_system7_0_DMA2_DAVALID
 PORT DMA_REQ_RX_DRREADY = processing_system7_0_DMA2_DRREADY
 PORT DMA_REQ_RX_RSTN = processing_system7_0_DMA2_RSTN
 PORT DMA_REQ_RX_DRLAST = axi_i2s_adi_0_DMA_REQ_RX_DRLAST
 PORT DMA_REQ_RX_DRVALID = axi_i2s_adi_0_DMA_REQ_RX_DRVALID
 PORT DMA_REQ_RX_DRTYPE = axi_i2s_adi_0_DMA_REQ_RX_DRTYPE
 PORT DMA_REQ_RX_DAREADY = axi_i2s_adi_0_DMA_REQ_RX_DAREADY
END

BEGIN util_i2c_mixer
 PARAMETER INSTANCE = util_i2c_mixer_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_WIDTH = 3
 PORT upstream_sda_O = util_i2c_mixer_0_upstream_sda_O
 PORT upstream_sda_I = axi_iic_0_Sda_O
 PORT upstream_sda_T = axi_iic_0_Sda_T
 PORT upstream_scl_O = util_i2c_mixer_0_upstream_scl_O
 PORT upstream_scl_I = axi_iic_0_Scl_O
 PORT upstream_scl_T = axi_iic_0_Scl_T
 PORT downstream_scl = util_i2c_mixer_0_downstream_scl
 PORT downstream_sda = util_i2c_mixer_0_downstream_sda
END

BEGIN axi_iic
 PARAMETER INSTANCE = axi_iic_0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_S_AXI_ACLK_FREQ_HZ = 100000000
 PARAMETER C_BASEADDR = 0x41600000
 PARAMETER C_HIGHADDR = 0x4160ffff
 BUS_INTERFACE S_AXI = axi_interconnect_0
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT Sda_I = util_i2c_mixer_0_upstream_sda_O
 PORT Sda_O = axi_iic_0_Sda_O
 PORT Sda_T = axi_iic_0_Sda_T
 PORT Scl_I = util_i2c_mixer_0_upstream_scl_O
 PORT Scl_O = axi_iic_0_Scl_O
 PORT Scl_T = axi_iic_0_Scl_T
 PORT IIC2INTC_Irpt = axi_iic_0_IIC2INTC_Irpt
END

BEGIN axi_ad9122
 PARAMETER INSTANCE = axi_ad9122_0
 PARAMETER HW_VER = 6.00.a
 PARAMETER PCORE_ID = 0
 PARAMETER PCORE_DEVICE_TYPE = 0
 PARAMETER C_BASEADDR = 0x74200000
 PARAMETER C_HIGHADDR = 0x7420ffff
 BUS_INTERFACE S_AXI = axi_interconnect_0
 PORT s_axi_aclk = processing_system7_0_FCLK_CLK0
 PORT dac_clk_in_p = axi_ad9122_0_dac_clk_in_p
 PORT dac_clk_in_n = axi_ad9122_0_dac_clk_in_n
 PORT dac_clk_out_p = axi_ad9122_0_dac_clk_out_p
 PORT dac_clk_out_n = axi_ad9122_0_dac_clk_out_n
 PORT dac_frame_out_p = axi_ad9122_0_dac_frame_out_p
 PORT dac_frame_out_n = axi_ad9122_0_dac_frame_out_n
 PORT dac_data_out_p = axi_ad9122_0_dac_data_out_p
 PORT dac_data_out_n = axi_ad9122_0_dac_data_out_n
 PORT dac_enable_in = 0b0
 PORT dac_div_clk = axi_ad9122_0_dac_div_clk
 PORT dac_drd = axi_ad9122_0_dac_drd
 PORT dac_ddata = axi_dmac_1_fifo_rd_dout
 PORT dac_dvalid = axi_dmac_1_fifo_rd_valid
 PORT dac_underflow = axi_dmac_1_fifo_rd_underflow
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_3
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 1
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK1
 PORT INTERCONNECT_ARESETN = processing_system7_0_FCLK_RESET1_N
END

BEGIN axi_ad9643
 PARAMETER INSTANCE = axi_ad9643_0
 PARAMETER HW_VER = 6.00.a
 PARAMETER PCORE_ID = 0
 PARAMETER PCORE_DEVICE_TYPE = 0
 PARAMETER PCORE_IODELAY_GROUP = axi_ad9643_0_delay_group
 PARAMETER C_BASEADDR = 0x79020000
 PARAMETER C_HIGHADDR = 0x7902ffff
 BUS_INTERFACE S_AXI = axi_interconnect_0
 PORT s_axi_aclk = processing_system7_0_FCLK_CLK0
 PORT adc_clk_in_p = axi_ad9643_0_adc_clk_in_p
 PORT adc_clk_in_n = axi_ad9643_0_adc_clk_in_n
 PORT adc_data_in_p = axi_ad9643_0_adc_data_in_p
 PORT adc_data_in_n = axi_ad9643_0_adc_data_in_n
 PORT adc_or_in_p = axi_ad9643_0_adc_or_in_p
 PORT adc_or_in_n = axi_ad9643_0_adc_or_in_n
 PORT adc_start_in = 0b0
 PORT dma_start_in = 0b0
 PORT delay_clk = processing_system7_0_FCLK_CLK2
 PORT adc_clk = axi_ad9643_0_adc_clk
 PORT adc_mon_valid = axi_ad9643_0_adc_mon_valid
 PORT adc_mon_data = axi_ad9643_0_adc_mon_data
 PORT adc_dvalid = axi_ad9643_0_adc_dvalid
 PORT adc_ddata = axi_ad9643_0_adc_ddata
 PORT adc_overflow = axi_dmac_0_fifo_wr_overflow
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_4
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 1
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK1
 PORT INTERCONNECT_ARESETN = processing_system7_0_FCLK_RESET1_N
END

BEGIN chipscope_ila
 PARAMETER INSTANCE = chipscope_ila_0
 PARAMETER HW_VER = 1.05.a
 PARAMETER C_DATA_SAME_AS_TRIGGER = 0
 PARAMETER C_DATA_IN_WIDTH = 60
 PARAMETER C_ENABLE_TRIGGER_OUT = 0
 PARAMETER C_TRIG0_TRIGGER_IN_WIDTH = 1
 PARAMETER C_NUM_DATA_SAMPLES = 1024
 PORT CHIPSCOPE_ILA_CONTROL = chipscope_ila_0_CHIPSCOPE_ILA_CONTROL
 PORT TRIG0 = axi_ad9643_0_adc_mon_valid
 PORT DATA = axi_ad9643_0_adc_mon_data
 PORT CLK = axi_ad9643_0_adc_clk
END

BEGIN chipscope_icon
 PARAMETER INSTANCE = chipscope_icon_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_NUM_CONTROL_PORTS = 1
 PORT control0 = chipscope_ila_0_CHIPSCOPE_ILA_CONTROL
END

BEGIN util_outclk_lvds
 PARAMETER INSTANCE = util_outclk_lvds_0
 PARAMETER HW_VER = 1.00.a
 PORT ref_clk = clock_generator_1_CLKOUT0
 PORT clk_out_p = util_outclk_lvds_0_clk_out_p
 PORT clk_out_n = util_outclk_lvds_0_clk_out_n
END

BEGIN axi_iic
 PARAMETER INSTANCE = axi_iic_1
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_S_AXI_ACLK_FREQ_HZ = 100000000
 PARAMETER C_BASEADDR = 0x41620000
 PARAMETER C_HIGHADDR = 0x4162ffff
 BUS_INTERFACE S_AXI = axi_interconnect_0
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT Sda = axi_iic_1_Sda
 PORT Scl = axi_iic_1_Scl
 PORT IIC2INTC_Irpt = axi_iic_1_IIC2INTC_Irpt
END

BEGIN axi_spi
 PARAMETER INSTANCE = axi_spi_0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BASEADDR = 0x42000000
 PARAMETER C_HIGHADDR = 0x4200ffff
 BUS_INTERFACE S_AXI = axi_interconnect_0
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT SPISEL = net_vcc
 PORT SCK = axi_spi_0_SCK
 PORT MISO = axi_spi_0_MISO
 PORT MOSI = axi_spi_0_MOSI
 PORT SS = axi_spi_0_SS
 PORT IP2INTC_Irpt = axi_spi_0_IP2INTC_Irpt
END

BEGIN axi_spi
 PARAMETER INSTANCE = axi_spi_1
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BASEADDR = 0x42040000
 PARAMETER C_HIGHADDR = 0x4204ffff
 BUS_INTERFACE S_AXI = axi_interconnect_0
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT SPISEL = net_vcc
 PORT SCK = axi_spi_1_SCK
 PORT MISO = axi_spi_1_MISO
 PORT MOSI = axi_spi_1_MOSI
 PORT SS = axi_spi_1_SS
 PORT IP2INTC_Irpt = axi_spi_1_IP2INTC_Irpt
END

BEGIN axi_dmac
 PARAMETER INSTANCE = axi_dmac_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_DMA_TYPE_SRC = 2
 PARAMETER C_BASEADDR = 0x7c400000
 PARAMETER C_HIGHADDR = 0x7c40ffff
 BUS_INTERFACE S_AXI = axi_interconnect_0
 BUS_INTERFACE M_DEST_AXI = axi_interconnect_3
 PORT s_axi_aclk = processing_system7_0_FCLK_CLK0
 PORT irq = axi_dmac_0_irq
 PORT m_dest_axi_aclk = processing_system7_0_FCLK_CLK1
 PORT s_axis_aclk = processing_system7_0_FCLK_CLK1
 PORT fifo_wr_clk = axi_ad9643_0_adc_clk
 PORT fifo_wr_en = axi_ad9643_0_adc_dvalid
 PORT fifo_wr_din = axi_ad9643_0_adc_ddata
 PORT fifo_wr_overflow = axi_dmac_0_fifo_wr_overflow
END

BEGIN axi_dmac
 PARAMETER INSTANCE = axi_dmac_1
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_DMA_TYPE_SRC = 0
 PARAMETER C_BASEADDR = 0x7c420000
 PARAMETER C_HIGHADDR = 0x7c42ffff
 PARAMETER C_DMA_TYPE_DEST = 2
 PARAMETER C_CYCLIC = 1
 BUS_INTERFACE S_AXI = axi_interconnect_0
 BUS_INTERFACE M_SRC_AXI = axi_interconnect_4
 PORT s_axi_aclk = processing_system7_0_FCLK_CLK0
 PORT m_dest_axi_aclk = processing_system7_0_FCLK_CLK0
 PORT irq = axi_dmac_1_irq
 PORT m_src_axi_aclk = processing_system7_0_FCLK_CLK1
 PORT fifo_rd_clk = axi_ad9122_0_dac_div_clk
 PORT fifo_rd_en = axi_ad9122_0_dac_drd
 PORT fifo_rd_dout = axi_dmac_1_fifo_rd_dout
 PORT fifo_rd_valid = axi_dmac_1_fifo_rd_valid
 PORT fifo_rd_underflow = axi_dmac_1_fifo_rd_underflow
END

