Project Information                       e:\vhdldesigns\ee231\14up2dp\up3.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 02/27/2002 09:36:01

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


UP3


** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

up3       EPF10K70RC240-4  18     43     0    0         0  %    189      5  %

User Pins:                 18     43     0  



Project Information                       e:\vhdldesigns\ee231\14up2dp\up3.rpt

** STATE MACHINE ASSIGNMENTS **


state: MACHINE
        OF BITS (
           state~17,
           state~16,
           state~15,
           state~14,
           state~13,
           state~12,
           state~11,
           state~10,
           state~9,
           state~8,
           state~7,
           state~6,
           state~5,
           state~4,
           state~3,
           state~2,
           state~1
        )
        WITH STATES (
                          reset1 = B"00000000000000000", 
                          reset2 = B"11000000000000000", 
                           fetch = B"10100000000000000", 
                        exec_nop = B"10010000000000000", 
                       exec_load = B"10001000000000000", 
                      exec_loadi = B"10000100000000000", 
                      exec_store = B"10000010000000000", 
                     exec_store2 = B"10000001000000000", 
                     exec_store3 = B"10000000100000000", 
                        exec_add = B"10000000010000000", 
                     exec_addimm = B"10000000001000000", 
                      exec_clear = B"10000000000100000", 
                       exec_decr = B"10000000000010000", 
                       exec_jump = B"10000000000001000", 
                         exec_jz = B"10000000000000100", 
                        exec_out = B"10000000000000010", 
                       exec_out2 = B"10000000000000001"
);



Project Information                       e:\vhdldesigns\ee231\14up2dp\up3.rpt

** FILE HIERARCHY **



|lpm_compare:1126|
|lpm_compare:1126|comptree:comparator|
|lpm_compare:1126|comptree:comparator|cmpchain:cmp_end|
|lpm_compare:1126|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|lpm_compare:1126|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp3|
|lpm_compare:1126|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp2|
|lpm_compare:1126|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp1|
|lpm_compare:1126|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|lpm_compare:1126|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|lpm_compare:1126|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp1|
|lpm_compare:1126|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp0|
|lpm_compare:1126|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|
|lpm_compare:1126|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|
|lpm_compare:1126|altshift:aeb_ext_lat_ffs|
|lpm_compare:1126|altshift:agb_ext_lat_ffs|
|lpm_compare:1127|
|lpm_compare:1127|comptree:comparator|
|lpm_compare:1127|comptree:comparator|cmpchain:cmp_end|
|lpm_compare:1127|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|lpm_compare:1127|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp3|
|lpm_compare:1127|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp2|
|lpm_compare:1127|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp1|
|lpm_compare:1127|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|lpm_compare:1127|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|lpm_compare:1127|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp1|
|lpm_compare:1127|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp0|
|lpm_compare:1127|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|
|lpm_compare:1127|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|
|lpm_compare:1127|altshift:aeb_ext_lat_ffs|
|lpm_compare:1127|altshift:agb_ext_lat_ffs|
|lpm_add_sub:2855|
|lpm_add_sub:2855|addcore:adder|
|lpm_add_sub:2855|altshift:result_ext_latency_ffs|
|lpm_add_sub:2855|altshift:carry_ext_latency_ffs|
|lpm_add_sub:2855|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:3010|
|lpm_add_sub:3010|addcore:adder|
|lpm_add_sub:3010|altshift:result_ext_latency_ffs|
|lpm_add_sub:3010|altshift:carry_ext_latency_ffs|
|lpm_add_sub:3010|altshift:oflow_ext_latency_ffs|


Device-Specific Information:              e:\vhdldesigns\ee231\14up2dp\up3.rpt
up3

***** Logic for device 'up3' compiled without errors.




Device: EPF10K70RC240-4

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f

                                                                                        d                                                
                                                                                d       a       d             d d   d   d       d d      
                R R R R R R R R   R R R R R R R   R R R R R R R   R R R d d d R a R R   t R R   a R R         a a   a   a R R d a a d R  
                E E E E E E E E   E E E E E E E   E E E E E E E   E E E a a a E t E E   a E E o t E E     o o t t   t   t E E a t t a E  
                S S S S S S S S G S S S S S S S V S S S S S S S G S S S t t t S a S S V _ S S u a S S G   u u a a   a V a S S t a a t S  
                E E E E E E E E N E E E E E E E C E E E E E E E N E E E a a a E _ E E C o E E t _ E E N a t t _ _ a _ C _ E E a _ _ a E  
                R R R R R R R R D R R R R R R R C R R R R R R R D R R R _ _ _ R o R R C u R R b i R R D d b b i o d o C i R R _ o o _ R  
                V V V V V V V V I V V V V V V V I V V V V V V V I V V V i i i V u V V I t V V u n V V I d u u n u d u I n V V i u u i V  
                E E E E E E E E N E E E E E E E N E E E E E E E N E E E n n n E t E E N 1 E E s 1 E E N r s s 1 t r t N 1 E E n t t n E  
                D D D D D D D D T D D D D D D D T D D D D D D D T D D D 7 8 6 D 1 D D T 3 D D 3 4 D D T 0 8 0 3 3 2 5 T 1 D D 2 7 6 1 D  
              --------------------------------------------------------------------------------------------------------------------------_ 
             / 240 238 236 234 232 230 228 226 224 222 220 218 216 214 212 210 208 206 204 202 200 198 196 194 192 190 188 186 184 182   |_ 
            /    239 237 235 233 231 229 227 225 223 221 219 217 215 213 211 209 207 205 203 201 199 197 195 193 191 189 187 185 183 181    | 
      #TCK |  1                                                                                                                         180 | ^DATA0 
^CONF_DONE |  2                                                                                                                         179 | ^DCLK 
     ^nCEO |  3                                                                                                                         178 | ^nCE 
      #TDO |  4                                                                                                                         177 | #TDI 
    VCCINT |  5                                                                                                                         176 | GNDINT 
  RESERVED |  6                                                                                                                         175 | RESERVED 
  RESERVED |  7                                                                                                                         174 | RESERVED 
  RESERVED |  8                                                                                                                         173 | wr 
  RESERVED |  9                                                                                                                         172 | addr3 
    GNDINT | 10                                                                                                                         171 | rdy 
  RESERVED | 11                                                                                                                         170 | VCCINT 
  RESERVED | 12                                                                                                                         169 | RESERVED 
  RESERVED | 13                                                                                                                         168 | RESERVED 
  RESERVED | 14                                                                                                                         167 | RESERVED 
  RESERVED | 15                                                                                                                         166 | addr1 
    VCCINT | 16                                                                                                                         165 | GNDINT 
  RESERVED | 17                                                                                                                         164 | addr7 
  RESERVED | 18                                                                                                                         163 | addr6 
 data_in12 | 19                                                                                                                         162 | addr5 
  outbus13 | 20                                                                                                                         161 | outbus5 
  outbus12 | 21                                                                                                                         160 | VCCINT 
    GNDINT | 22                                                                                                                         159 | RESERVED 
  data_in5 | 23                                                                                                                         158 | RESERVED 
  data_in0 | 24                                                                                                                         157 | addr4 
  RESERVED | 25                                                                                                                         156 | data_out2 
  RESERVED | 26                                                                                                                         155 | GNDINT 
    VCCINT | 27                                                                                                                         154 | outbus15 
  RESERVED | 28                                                                                                                         153 | data_out12 
  RESERVED | 29                                                                                                                         152 | data_out15 
data_out14 | 30                                                                                                                         151 | RESERVED 
  outbus14 | 31                                                     EPF10K70RC240-4                                                     150 | VCCINT 
    GNDINT | 32                                                                                                                         149 | outbus1 
    out_wr | 33                                                                                                                         148 | RESERVED 
  RESERVED | 34                                                                                                                         147 | RESERVED 
  RESERVED | 35                                                                                                                         146 | RESERVED 
  RESERVED | 36                                                                                                                         145 | GNDINT 
    VCCINT | 37                                                                                                                         144 | RESERVED 
  RESERVED | 38                                                                                                                         143 | RESERVED 
  RESERVED | 39                                                                                                                         142 | outbus10 
  RESERVED | 40                                                                                                                         141 | RESERVED 
  RESERVED | 41                                                                                                                         140 | VCCINT 
    GNDINT | 42                                                                                                                         139 | RESERVED 
  RESERVED | 43                                                                                                                         138 | RESERVED 
  RESERVED | 44                                                                                                                         137 | RESERVED 
  RESERVED | 45                                                                                                                         136 | RESERVED 
  RESERVED | 46                                                                                                                         135 | GNDINT 
    VCCINT | 47                                                                                                                         134 | data_out4 
  RESERVED | 48                                                                                                                         133 | RESERVED 
  RESERVED | 49                                                                                                                         132 | RESERVED 
  RESERVED | 50                                                                                                                         131 | RESERVED 
  RESERVED | 51                                                                                                                         130 | VCCINT 
    GNDINT | 52                                                                                                                         129 | RESERVED 
   outbus7 | 53                                                                                                                         128 | RESERVED 
  RESERVED | 54                                                                                                                         127 | data_out10 
  RESERVED | 55                                                                                                                         126 | RESERVED 
  RESERVED | 56                                                                                                                         125 | GNDINT 
    VCCINT | 57                                                                                                                         124 | ^MSEL0 
      #TMS | 58                                                                                                                         123 | ^MSEL1 
     #TRST | 59                                                                                                                         122 | VCCINT 
  ^nSTATUS | 60                                                                                                                         121 | ^nCONFIG 
           |      62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104 106 108 110 112 114 116 118 120  _| 
            \   61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103 105 107 109 111 113 115 117 119   | 
             \--------------------------------------------------------------------------------------------------------------------------- 
                R R R R R R R R G R R R R R R R V R R R R R R R G R R R V r c d G R d V d o R R R o o G R d R d o R R V R d d d R o d R  
                E E E E E E E E N E E E E E E E C E E E E E E E N E E E C e l a N E a C a u E E E u u N E a E a u E E C E a a a E u a E  
                S S S S S S S S D S S S S S S S C S S S S S S S D S S S C s k t D S t C t t S S S t t D S t S t t S S C S t t t S t t S  
                E E E E E E E E I E E E E E E E I E E E E E E E I E E E I e   a I E a I a b E E E b b I E a E a b E E I E a a a E b a E  
                R R R R R R R R N R R R R R R R N R R R R R R R N R R R N t   _ N R _ N _ u R R R u u N R _ R _ u R R N R _ _ _ R u _ R  
                V V V V V V V V T V V V V V V V T V V V V V V V T V V V T     i T V o T o s V V V s s T V i V i s V V T V i o o V s i V  
                E E E E E E E E   E E E E E E E   E E E E E E E   E E E       n   E u   u 1 E E E 9 6   E n E n 2 E E   E n u u E 4 n E  
                D D D D D D D D   D D D D D D D   D D D D D D D   D D D       3   D t   t 1 D D D       D 9 D 1   D D   D 4 t t D   1 D  
                                                                                    0   1                     0             8 9     5    
                                                                                        1                                                


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:              e:\vhdldesigns\ee231\14up2dp\up3.rpt
up3

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A5       3/ 8( 37%)   1/ 8( 12%)   3/ 8( 37%)    1/2    1/2       2/26(  7%)   
A6       8/ 8(100%)   3/ 8( 37%)   0/ 8(  0%)    0/2    0/2      14/26( 53%)   
A8       8/ 8(100%)   4/ 8( 50%)   4/ 8( 50%)    1/2    1/2       4/26( 15%)   
A16      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2       4/26( 15%)   
A19      8/ 8(100%)   4/ 8( 50%)   1/ 8( 12%)    0/2    0/2       8/26( 30%)   
A26      8/ 8(100%)   2/ 8( 25%)   8/ 8(100%)    1/2    1/2       5/26( 19%)   
C1       8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2       9/26( 34%)   
C2       8/ 8(100%)   3/ 8( 37%)   3/ 8( 37%)    1/2    0/2      12/26( 46%)   
C4       8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2       8/26( 30%)   
C5       8/ 8(100%)   4/ 8( 50%)   5/ 8( 62%)    0/2    0/2      10/26( 38%)   
C7       8/ 8(100%)   2/ 8( 25%)   5/ 8( 62%)    1/2    1/2       8/26( 30%)   
C8       4/ 8( 50%)   0/ 8(  0%)   4/ 8( 50%)    0/2    0/2       8/26( 30%)   
C9       4/ 8( 50%)   0/ 8(  0%)   4/ 8( 50%)    0/2    0/2       6/26( 23%)   
C11      8/ 8(100%)   4/ 8( 50%)   5/ 8( 62%)    0/2    0/2      10/26( 38%)   
C12      8/ 8(100%)   2/ 8( 25%)   4/ 8( 50%)    1/2    0/2      12/26( 46%)   
C13      8/ 8(100%)   3/ 8( 37%)   4/ 8( 50%)    0/2    0/2       9/26( 34%)   
C15      8/ 8(100%)   3/ 8( 37%)   3/ 8( 37%)    1/2    0/2      11/26( 42%)   
C16      8/ 8(100%)   2/ 8( 25%)   4/ 8( 50%)    1/2    0/2      11/26( 42%)   
C17      7/ 8( 87%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2       7/26( 26%)   
C18      8/ 8(100%)   1/ 8( 12%)   5/ 8( 62%)    1/2    0/2      12/26( 46%)   
C22      7/ 8( 87%)   3/ 8( 37%)   2/ 8( 25%)    1/2    0/2      10/26( 38%)   
C24      8/ 8(100%)   5/ 8( 62%)   4/ 8( 50%)    0/2    0/2      10/26( 38%)   
C26      8/ 8(100%)   3/ 8( 37%)   3/ 8( 37%)    1/2    0/2       8/26( 30%)   
E5       1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    1/2       1/26(  3%)   
E9       8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2      13/26( 50%)   
E13      7/ 8( 87%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      19/26( 73%)   
E18      3/ 8( 37%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2       5/26( 19%)   
E23      8/ 8(100%)   4/ 8( 50%)   2/ 8( 25%)    1/2    1/2      10/26( 38%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                            55/183    ( 30%)
Total logic cells used:                        189/3744   (  5%)
Total embedded cells used:                       0/72     (  0%)
Total EABs used:                                 0/9      (  0%)
Average fan-in:                                 3.50/4    ( 87%)
Total fan-in:                                 663/14976   (  4%)

Total input pins required:                      18
Total input I/O cell registers required:         0
Total output pins required:                     43
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                    189
Total flipflops required:                       67
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                        28/3744   (  0%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  EA  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  Total(LC/EC)
 A:      0   0   0   0   3   8   0   8   0   0   0   0   0   0   0   1   0   0   8   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     36/0  
 B:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 C:      8   8   0   8   8   0   8   4   4   0   8   8   8   0   8   8   7   8   0   0   0   7   0   8   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0    126/0  
 D:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 E:      0   0   0   0   1   0   0   0   8   0   0   0   7   0   0   0   0   3   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     27/0  
 F:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 G:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 H:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 I:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  

Total:   8   8   0   8  12   8   8  12  12   0   8   8  15   0   8   9   7  11   8   0   0   7   8   8   0  16   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0    189/0  



Device-Specific Information:              e:\vhdldesigns\ee231\14up2dp\up3.rpt
up3

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  91      -     -    -    --      INPUT  G             0    0    0    0  clk
  24      -     -    C    --      INPUT                0    0    0    4  data_in0
 182      -     -    -    04      INPUT                0    0    0    4  data_in1
 185      -     -    -    07      INPUT                0    0    0    3  data_in2
  92      -     -    -    --      INPUT                0    0    0    3  data_in3
 114      -     -    -    07      INPUT                0    0    0    3  data_in4
  23      -     -    C    --      INPUT                0    0    0    3  data_in5
 210      -     -    -    --      INPUT                0    0    0    3  data_in6
 212      -     -    -    --      INPUT                0    0    0    3  data_in7
 211      -     -    -    --      INPUT                0    0    0   13  data_in8
 106      -     -    -    14      INPUT                0    0    0   13  data_in9
 108      -     -    -    12      INPUT                0    0    0   11  data_in10
 188      -     -    -    10      INPUT                0    0    0    4  data_in11
  19      -     -    C    --      INPUT                0    0    0    2  data_in12
 193      -     -    -    14      INPUT                0    0    0    2  data_in13
 200      -     -    -    20      INPUT                0    0    0    2  data_in14
 119      -     -    -    02      INPUT                0    0    0    2  data_in15
  90      -     -    -    --      INPUT  G             0    0    0    0  reset


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:              e:\vhdldesigns\ee231\14up2dp\up3.rpt
up3

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 196      -     -    -    16     OUTPUT                0    1    0    0  addr0
 166      -     -    B    --     OUTPUT                0    1    0    0  addr1
 191      -     -    -    12     OUTPUT                0    1    0    0  addr2
 172      -     -    A    --     OUTPUT                0    1    0    0  addr3
 157      -     -    D    --     OUTPUT                0    1    0    0  addr4
 162      -     -    C    --     OUTPUT                0    1    0    0  addr5
 163      -     -    C    --     OUTPUT                0    1    0    0  addr6
 164      -     -    C    --     OUTPUT                0    1    0    0  addr7
  95      -     -    -    25     OUTPUT                0    1    0    0  data_out0
 208      -     -    -    25     OUTPUT                0    1    0    0  data_out1
 156      -     -    D    --     OUTPUT                0    1    0    0  data_out2
 192      -     -    -    12     OUTPUT                0    1    0    0  data_out3
 134      -     -    H    --     OUTPUT                0    1    0    0  data_out4
 190      -     -    -    11     OUTPUT                0    1    0    0  data_out5
 183      -     -    -    05     OUTPUT                0    1    0    0  data_out6
 184      -     -    -    06     OUTPUT                0    1    0    0  data_out7
 115      -     -    -    06     OUTPUT                0    1    0    0  data_out8
 116      -     -    -    05     OUTPUT                0    1    0    0  data_out9
 127      -     -    I    --     OUTPUT                0    1    0    0  data_out10
  97      -     -    -    23     OUTPUT                0    1    0    0  data_out11
 153      -     -    E    --     OUTPUT                0    1    0    0  data_out12
 204      -     -    -    24     OUTPUT                0    1    0    0  data_out13
  30      -     -    E    --     OUTPUT                0    1    0    0  data_out14
 152      -     -    E    --     OUTPUT                0    1    0    0  data_out15
 194      -     -    -    15     OUTPUT                0    1    0    0  outbus0
 149      -     -    E    --     OUTPUT                0    1    0    0  outbus1
 109      -     -    -    11     OUTPUT                0    1    0    0  outbus2
 201      -     -    -    21     OUTPUT                0    1    0    0  outbus3
 118      -     -    -    02     OUTPUT                0    1    0    0  outbus4
 161      -     -    C    --     OUTPUT                0    1    0    0  outbus5
 103      -     -    -    16     OUTPUT                0    1    0    0  outbus6
  53      -     -    I    --     OUTPUT                0    1    0    0  outbus7
 195      -     -    -    16     OUTPUT                0    1    0    0  outbus8
 102      -     -    -    17     OUTPUT                0    1    0    0  outbus9
 142      -     -    G    --     OUTPUT                0    1    0    0  outbus10
  98      -     -    -    21     OUTPUT                0    1    0    0  outbus11
  21      -     -    C    --     OUTPUT                0    1    0    0  outbus12
  20      -     -    C    --     OUTPUT                0    1    0    0  outbus13
  31      -     -    E    --     OUTPUT                0    1    0    0  outbus14
 154      -     -    E    --     OUTPUT                0    1    0    0  outbus15
  33      -     -    E    --     OUTPUT                0    1    0    0  out_wr
 171      -     -    A    --     OUTPUT                0    1    0    0  rdy
 173      -     -    A    --     OUTPUT                0    1    0    0  wr


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:              e:\vhdldesigns\ee231\14up2dp\up3.rpt
up3

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      8     -    C    26        OR2    s           1    3    0    1  |LPM_ADD_SUB:2855|addcore:adder|pcarry1~1
   -      1     -    C    26        OR2    s           0    4    0    2  |LPM_ADD_SUB:2855|addcore:adder|pcarry1~2
   -      2     -    C    11        OR2                0    4    0    2  |LPM_ADD_SUB:2855|addcore:adder|pcarry2
   -      4     -    C    11        OR2                0    4    0    2  |LPM_ADD_SUB:2855|addcore:adder|pcarry3
   -      7     -    C    11        OR2                0    4    0    2  |LPM_ADD_SUB:2855|addcore:adder|pcarry4
   -      5     -    C    11        OR2                0    4    0    2  |LPM_ADD_SUB:2855|addcore:adder|pcarry5
   -      5     -    C    05        OR2                0    4    0    2  |LPM_ADD_SUB:2855|addcore:adder|pcarry6
   -      6     -    C    05        OR2                0    4    0    2  |LPM_ADD_SUB:2855|addcore:adder|pcarry7
   -      7     -    C    05        OR2                0    4    0    2  |LPM_ADD_SUB:2855|addcore:adder|pcarry8
   -      2     -    C    05        OR2                0    4    0    2  |LPM_ADD_SUB:2855|addcore:adder|pcarry9
   -      3     -    C    24        OR2                0    4    0    2  |LPM_ADD_SUB:2855|addcore:adder|pcarry10
   -      4     -    C    24        OR2                0    4    0    2  |LPM_ADD_SUB:2855|addcore:adder|pcarry11
   -      7     -    C    24        OR2                0    4    0    2  |LPM_ADD_SUB:2855|addcore:adder|pcarry12
   -      1     -    C    24        OR2                0    4    0    2  |LPM_ADD_SUB:2855|addcore:adder|pcarry13
   -      5     -    C    26        OR2                1    3    0    2  |LPM_ADD_SUB:2855|addcore:adder|:96
   -      6     -    C    26        OR2                1    3    1    2  |LPM_ADD_SUB:2855|addcore:adder|:161
   -      4     -    C    26        OR2                0    4    1    2  |LPM_ADD_SUB:2855|addcore:adder|:178
   -      8     -    C    11        OR2                0    4    1    2  |LPM_ADD_SUB:2855|addcore:adder|:179
   -      6     -    C    11        OR2                0    4    1    2  |LPM_ADD_SUB:2855|addcore:adder|:180
   -      3     -    C    11        OR2                0    4    1    2  |LPM_ADD_SUB:2855|addcore:adder|:181
   -      1     -    C    11        OR2                0    4    1    2  |LPM_ADD_SUB:2855|addcore:adder|:182
   -      4     -    C    05        OR2                0    4    1    2  |LPM_ADD_SUB:2855|addcore:adder|:183
   -      8     -    C    05        OR2                0    4    1    2  |LPM_ADD_SUB:2855|addcore:adder|:184
   -      3     -    C    05        OR2                0    4    1    2  |LPM_ADD_SUB:2855|addcore:adder|:185
   -      1     -    C    05        OR2                0    4    1    2  |LPM_ADD_SUB:2855|addcore:adder|:186
   -      6     -    C    24        OR2                0    4    1    2  |LPM_ADD_SUB:2855|addcore:adder|:187
   -      5     -    C    24        OR2                0    4    1    2  |LPM_ADD_SUB:2855|addcore:adder|:188
   -      2     -    C    24        OR2                0    4    1    2  |LPM_ADD_SUB:2855|addcore:adder|:189
   -      8     -    C    24        OR2                0    4    1    2  |LPM_ADD_SUB:2855|addcore:adder|:190
   -      1     -    E    09        OR2                0    4    1    2  |LPM_ADD_SUB:2855|addcore:adder|:191
   -      7     -    E    09        OR2    s           0    4    0    1  |LPM_ADD_SUB:2855|addcore:adder|~192~1
   -      4     -    E    09        OR2                0    4    1    2  |LPM_ADD_SUB:2855|addcore:adder|:192
   -      4     -    C    01       AND2                0    2    0    4  |LPM_ADD_SUB:3010|addcore:adder|:75
   -      2     -    C    17       AND2                0    2    0    1  |LPM_ADD_SUB:3010|addcore:adder|:79
   -      6     -    C    17       AND2                0    3    0    1  |LPM_ADD_SUB:3010|addcore:adder|:83
   -      1     -    C    17       AND2                0    4    0    3  |LPM_ADD_SUB:3010|addcore:adder|:87
   -      3     -    C    04       AND2                0    2    0    1  |LPM_ADD_SUB:3010|addcore:adder|:91
   -      7     -    C    04        OR2                0    4    0    1  |LPM_ADD_SUB:3010|addcore:adder|:113
   -      7     -    C    13        OR2        !       3    0    0    1  |LPM_COMPARE:1126|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp0|:39
   -      2     -    E    05       DFFE   +            0    1    0    1  state~1
   -      6     -    A    08       DFFE   +            2    1    0    3  state~2
   -      3     -    A    08       DFFE   +            2    1    0    3  state~3
   -      4     -    A    08       DFFE   +            2    1    0    3  state~4
   -      2     -    A    26       DFFE   +            3    1    0    6  state~5
   -      8     -    A    26       DFFE   +            3    1    0    2  state~6
   -      5     -    A    26       DFFE   +            3    1    0    6  state~7
   -      3     -    A    26       DFFE   +            3    1    0    7  state~8
   -      2     -    A    08       DFFE   +            0    1    0    4  state~9
   -      8     -    A    08       DFFE   +            0    1    0    2  state~10
   -      4     -    A    26       DFFE   +            3    1    1    2  state~11
   -      7     -    A    26       DFFE   +            3    1    0    8  state~12
   -      6     -    A    26       DFFE   +            1    3    0    7  state~13
   -      1     -    A    26       DFFE   +            3    1    0    4  state~14
   -      2     -    E    23       DFFE   +            0    4    0    9  state~15
   -      4     -    C    07       DFFE   +            0    1    0   11  state~16
   -      5     -    A    05       DFFE   +            0    0    0   35  state~17
   -      8     -    A    05       DFFE   +            0    2    1    0  :60
   -      2     -    E    18       DFFE   +            0    3    0    2  AC15 (:80)
   -      8     -    E    09       DFFE   +            0    3    0    3  AC14 (:81)
   -      4     -    C    16       DFFE   +            0    3    0    3  AC13 (:82)
   -      3     -    C    12       DFFE   +            0    3    0    3  AC12 (:83)
   -      5     -    C    22       DFFE   +            0    3    0    3  AC11 (:84)
   -      3     -    C    02       DFFE   +            0    3    0    3  AC10 (:85)
   -      5     -    C    18       DFFE   +            0    3    0    3  AC9 (:86)
   -      6     -    C    15       DFFE   +            0    3    0    3  AC8 (:87)
   -      8     -    C    07       DFFE   +            0    3    0    4  AC7 (:88)
   -      5     -    C    15       DFFE   +            0    3    0    4  AC6 (:89)
   -      1     -    C    18       DFFE   +            0    3    0    4  AC5 (:90)
   -      2     -    C    02       DFFE   +            0    3    0    4  AC4 (:91)
   -      1     -    C    22       DFFE   +            0    3    0    4  AC3 (:92)
   -      1     -    C    12       DFFE   +            0    3    0    4  AC2 (:93)
   -      2     -    C    26       DFFE   +            0    3    0    5  AC1 (:94)
   -      5     -    C    16       DFFE   +            0    3    0    3  AC0 (:95)
   -      7     -    E    13       DFFE   +            0    4    0    1  zflag (:96)
   -      1     -    C    07       DFFE   +            0    3    1    0  MAR7 (:106)
   -      2     -    C    15       DFFE   +            0    3    1    0  MAR6 (:107)
   -      4     -    C    18       DFFE   +            0    3    1    0  MAR5 (:108)
   -      6     -    C    02       DFFE   +            0    3    1    0  MAR4 (:109)
   -      6     -    C    22       DFFE   +            0    3    1    0  MAR3 (:110)
   -      4     -    C    12       DFFE   +            0    3    1    0  MAR2 (:111)
   -      6     -    C    01       DFFE   +            0    3    1    0  MAR1 (:112)
   -      1     -    C    16       DFFE   +            0    3    1    0  MAR0 (:113)
   -      1     -    E    18       DFFE   +            0    2    1    0  ODR15 (:115)
   -      2     -    E    09       DFFE   +            0    2    1    0  ODR14 (:116)
   -      2     -    C    16       DFFE   +            0    2    1    0  ODR13 (:117)
   -      8     -    C    12       DFFE   +            0    2    1    0  ODR12 (:118)
   -      3     -    C    22       DFFE   +            0    2    1    0  ODR11 (:119)
   -      1     -    C    02       DFFE   +            0    2    1    0  ODR10 (:120)
   -      6     -    C    18       DFFE   +            0    2    1    0  ODR9 (:121)
   -      8     -    C    15       DFFE   +            0    2    1    0  ODR8 (:122)
   -      3     -    C    15       DFFE   +            0    2    1    0  ODR7 (:123)
   -      7     -    C    15       DFFE   +            0    2    1    0  ODR6 (:124)
   -      8     -    C    18       DFFE   +            0    2    1    0  ODR5 (:125)
   -      5     -    C    02       DFFE   +            0    2    1    0  ODR4 (:126)
   -      2     -    C    22       DFFE   +            0    2    1    0  ODR3 (:127)
   -      5     -    C    12       DFFE   +            0    2    1    0  ODR2 (:128)
   -      8     -    E    18       DFFE   +            0    2    1    0  ODR1 (:129)
   -      7     -    C    16       DFFE   +            0    2    1    0  ODR0 (:130)
   -      6     -    C    04       DFFE   +            0    3    0    2  PC7 (:140)
   -      2     -    C    04       DFFE   +            0    3    0    3  PC6 (:141)
   -      5     -    C    04       DFFE   +            0    3    0    4  PC5 (:142)
   -      4     -    C    17       DFFE   +            0    3    0    3  PC4 (:143)
   -      5     -    C    17       DFFE   +            0    3    0    4  PC3 (:144)
   -      1     -    C    04       DFFE   +            0    3    0    5  PC2 (:145)
   -      3     -    C    01       DFFE   +            0    3    0    3  PC1 (:146)
   -      8     -    C    01       DFFE   +            0    3    0    4  PC0 (:147)
   -      3     -    E    13       AND2    s           0    4    0    1  ~408~1
   -      4     -    E    13       AND2    s           0    4    0    1  ~408~2
   -      5     -    E    13       AND2    s           0    4    0    1  ~408~3
   -      6     -    E    13       AND2    s           0    4    0    1  ~408~4
   -      1     -    C    01       AND2    s           0    2    0    8  ~772~1
   -      1     -    C    13        OR2                1    3    0    1  :1199
   -      8     -    C    13       AND2    s           1    2    0    8  ~1255~1
   -      7     -    A    08       AND2    s           2    0    0    1  ~1265~1
   -      8     -    C    08       AND2    s           4    0    0    3  ~1273~1
   -      5     -    C    13       AND2    s           2    2    0    3  ~1273~2
   -      8     -    E    23        OR2    s   !       0    4    0    2  ~1732~1
   -      1     -    E    23        OR2        !       0    4    0   16  :1736
   -      4     -    A    05       AND2        !       0    2    0    1  :1833
   -      5     -    A    08       AND2    s   !       0    4    0    1  ~1863~1
   -      3     -    A    06        OR2        !       0    4    0    8  :1884
   -      4     -    A    06        OR2                0    4    0    1  :1919
   -      2     -    A    06       AND2    s           0    4    0    2  ~1940~1
   -      1     -    A    06        OR2                0    4    0   30  :1940
   -      5     -    A    19        OR2    s           0    4    0    4  ~2042~1
   -      7     -    A    06       AND2        !       0    4    0    2  :2115
   -      8     -    A    06        OR2        !       0    4    0    1  :2130
   -      1     -    A    08        OR2    s   !       0    2    0    5  ~2132~1
   -      6     -    A    06        OR2    s   !       0    2    0    1  ~2132~2
   -      5     -    A    06        OR2        !       0    4    0   16  :2144
   -      1     -    E    13        OR2                0    3    0    2  :2159
   -      7     -    E    23        OR2                0    4    0    1  :2190
   -      5     -    E    23        OR2        !       0    3    0    3  :2289
   -      4     -    E    23        OR2    s   !       0    3    0    2  ~2291~1
   -      6     -    C    07        OR2        !       0    3    0    9  :2295
   -      3     -    A    19        OR2    s   !       0    4    0    1  ~2348~1
   -      1     -    A    16        OR2    s   !       0    4    0    3  ~2348~2
   -      2     -    E    13        OR2    s   !       0    3    0    2  ~2348~3
   -      3     -    E    23       AND2                0    4    1    0  :2348
   -      5     -    E    09       AND2                0    2    0    1  :2447
   -      3     -    C    26       AND2                0    2    0    2  :2531
   -      7     -    A    19        OR2    s           0    4    0    1  ~2536~1
   -      4     -    A    19        OR2    s           0    4    0   17  ~2536~2
   -      1     -    A    19        OR2    s           0    3    0   17  ~2536~3
   -      8     -    A    19        OR2    s   !       0    4    0    1  ~2540~1
   -      2     -    A    19        OR2        !       0    2    0    9  :2540
   -      6     -    A    19        OR2    s           0    4    0    2  ~2544~1
   -      6     -    E    09        OR2                1    3    0    1  :2621
   -      3     -    E    09        OR2                1    3    0    2  :2644
   -      3     -    C    08        OR2                1    3    0    2  :2659
   -      2     -    C    08        OR2                1    3    0    2  :2674
   -      6     -    C    13        OR2                1    3    0    2  :2689
   -      3     -    C    13        OR2                1    3    0    2  :2704
   -      4     -    C    13        OR2                1    3    0    2  :2719
   -      2     -    C    13        OR2                1    3    0    2  :2734
   -      1     -    C    08        OR2                1    2    0    2  :2749
   -      1     -    C    09        OR2                1    2    0    2  :2764
   -      5     -    C    09        OR2                1    2    0    2  :2779
   -      4     -    C    02        OR2                1    2    0    2  :2794
   -      8     -    C    09        OR2                1    2    0    2  :2809
   -      4     -    C    09        OR2                1    2    0    2  :2824
   -      7     -    C    26        OR2                1    2    0    2  :2839
   -      3     -    C    07        OR2    s   !       0    4    0    8  ~2874~1
   -      5     -    C    07        OR2        !       0    4    0    8  :2877
   -      2     -    C    07        OR2                1    2    0    1  :2905
   -      7     -    C    07        OR2                0    3    0    1  :2911
   -      1     -    C    15        OR2                1    2    0    1  :2917
   -      4     -    C    15        OR2                0    3    0    1  :2920
   -      3     -    C    18        OR2                1    2    0    1  :2926
   -      7     -    C    18        OR2                0    3    0    1  :2929
   -      7     -    C    02        OR2                1    2    0    1  :2935
   -      8     -    C    02        OR2                0    3    0    1  :2938
   -      4     -    C    22        OR2                1    2    0    1  :2944
   -      7     -    C    22        OR2                0    3    0    1  :2947
   -      6     -    C    12        OR2                1    2    0    1  :2953
   -      7     -    C    12        OR2                0    3    0    1  :2956
   -      5     -    C    01        OR2                1    2    0    1  :2962
   -      7     -    C    01        OR2                0    3    0    1  :2965
   -      3     -    C    16        OR2                1    2    0    1  :2971
   -      8     -    C    16        OR2                0    3    0    1  :2974
   -      6     -    E    23        OR2        !       0    3    0    8  :2982
   -      8     -    C    04        OR2                1    2    0    1  :3020
   -      4     -    C    04        OR2                1    3    0    1  :3032
   -      2     -    C    18        OR2                1    3    0    1  :3041
   -      7     -    C    17        OR2                1    3    0    1  :3050
   -      3     -    C    17        OR2                1    3    0    1  :3059
   -      2     -    C    12        OR2                1    3    0    1  :3068
   -      2     -    C    01        OR2                1    3    0    1  :3077
   -      6     -    C    16        OR2                1    2    0    1  :3086


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:              e:\vhdldesigns\ee231\14up2dp\up3.rpt
up3

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       1/208(  0%)    23/104( 22%)     0/104(  0%)    0/16(  0%)      3/16( 18%)     0/16(  0%)
B:       0/208(  0%)     1/104(  0%)     0/104(  0%)    0/16(  0%)      1/16(  6%)     0/16(  0%)
C:      15/208(  7%)    75/104( 72%)     0/104(  0%)    3/16( 18%)      6/16( 37%)     0/16(  0%)
D:       0/208(  0%)     2/104(  1%)     0/104(  0%)    0/16(  0%)      2/16( 12%)     0/16(  0%)
E:      12/208(  5%)    36/104( 34%)     0/104(  0%)    0/16(  0%)      7/16( 43%)     0/16(  0%)
F:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
G:       0/208(  0%)     1/104(  0%)     0/104(  0%)    0/16(  0%)      1/16(  6%)     0/16(  0%)
H:       0/208(  0%)     1/104(  0%)     0/104(  0%)    0/16(  0%)      1/16(  6%)     0/16(  0%)
I:       1/208(  0%)     1/104(  0%)     0/104(  0%)    0/16(  0%)      2/16( 12%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
02:      3/24( 12%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
03:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
04:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
05:      5/24( 20%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
06:      3/24( 12%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
07:      3/24( 12%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
08:      5/24( 20%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
11:      4/24( 16%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
12:      3/24( 12%)     1/4( 25%)      2/4( 50%)       0/4(  0%)
13:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
15:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
16:      5/24( 20%)     0/4(  0%)      3/4( 75%)       0/4(  0%)
17:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
18:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      4/24( 16%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
21:      2/24(  8%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
22:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      5/24( 20%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
24:      4/24( 16%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
25:      3/24( 12%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
26:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
27:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
28:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
29:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
30:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
31:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
32:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
33:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
34:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
35:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
36:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
37:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
38:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
39:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
40:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
41:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
42:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
43:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
44:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
45:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
46:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
47:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
48:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
49:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
50:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
51:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
52:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:              e:\vhdldesigns\ee231\14up2dp\up3.rpt
up3

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       67         clk


Device-Specific Information:              e:\vhdldesigns\ee231\14up2dp\up3.rpt
up3

** CLEAR SIGNALS **

Type     Fan-out       Name
INPUT       18         reset


Device-Specific Information:              e:\vhdldesigns\ee231\14up2dp\up3.rpt
up3

** EQUATIONS **

clk      : INPUT;
data_in0 : INPUT;
data_in1 : INPUT;
data_in2 : INPUT;
data_in3 : INPUT;
data_in4 : INPUT;
data_in5 : INPUT;
data_in6 : INPUT;
data_in7 : INPUT;
data_in8 : INPUT;
data_in9 : INPUT;
data_in10 : INPUT;
data_in11 : INPUT;
data_in12 : INPUT;
data_in13 : INPUT;
data_in14 : INPUT;
data_in15 : INPUT;
reset    : INPUT;

-- Node name is ':95' = 'AC0' 
-- Equation name is 'AC0', location is LC5_C16, type is buried.
AC0      = DFFE( _EQ001, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ001 =  _LC6_C26 & !state~17
         #  _LC5_A6 &  _LC6_C26
         #  AC0 & !_LC5_A6 &  state~17;

-- Node name is ':94' = 'AC1' 
-- Equation name is 'AC1', location is LC2_C26, type is buried.
AC1      = DFFE( _EQ002, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ002 =  _LC4_C26 & !state~17
         #  _LC4_C26 &  _LC5_A6
         #  AC1 & !_LC5_A6 &  state~17;

-- Node name is ':93' = 'AC2' 
-- Equation name is 'AC2', location is LC1_C12, type is buried.
AC2      = DFFE( _EQ003, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ003 =  _LC8_C11 & !state~17
         #  _LC5_A6 &  _LC8_C11
         #  AC2 & !_LC5_A6 &  state~17;

-- Node name is ':92' = 'AC3' 
-- Equation name is 'AC3', location is LC1_C22, type is buried.
AC3      = DFFE( _EQ004, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ004 =  _LC6_C11 & !state~17
         #  _LC5_A6 &  _LC6_C11
         #  AC3 & !_LC5_A6 &  state~17;

-- Node name is ':91' = 'AC4' 
-- Equation name is 'AC4', location is LC2_C2, type is buried.
AC4      = DFFE( _EQ005, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ005 =  _LC3_C11 & !state~17
         #  _LC3_C11 &  _LC5_A6
         #  AC4 & !_LC5_A6 &  state~17;

-- Node name is ':90' = 'AC5' 
-- Equation name is 'AC5', location is LC1_C18, type is buried.
AC5      = DFFE( _EQ006, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ006 =  _LC1_C11 & !state~17
         #  _LC1_C11 &  _LC5_A6
         #  AC5 & !_LC5_A6 &  state~17;

-- Node name is ':89' = 'AC6' 
-- Equation name is 'AC6', location is LC5_C15, type is buried.
AC6      = DFFE( _EQ007, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ007 =  _LC4_C5 & !state~17
         #  _LC4_C5 &  _LC5_A6
         #  AC6 & !_LC5_A6 &  state~17;

-- Node name is ':88' = 'AC7' 
-- Equation name is 'AC7', location is LC8_C7, type is buried.
AC7      = DFFE( _EQ008, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ008 =  _LC8_C5 & !state~17
         #  _LC5_A6 &  _LC8_C5
         #  AC7 & !_LC5_A6 &  state~17;

-- Node name is ':87' = 'AC8' 
-- Equation name is 'AC8', location is LC6_C15, type is buried.
AC8      = DFFE( _EQ009, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ009 =  _LC3_C5 & !state~17
         #  _LC3_C5 &  _LC5_A6
         #  AC8 & !_LC5_A6 &  state~17;

-- Node name is ':86' = 'AC9' 
-- Equation name is 'AC9', location is LC5_C18, type is buried.
AC9      = DFFE( _EQ010, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ010 =  _LC1_C5 & !state~17
         #  _LC1_C5 &  _LC5_A6
         #  AC9 & !_LC5_A6 &  state~17;

-- Node name is ':85' = 'AC10' 
-- Equation name is 'AC10', location is LC3_C2, type is buried.
AC10     = DFFE( _EQ011, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ011 =  _LC6_C24 & !state~17
         #  _LC5_A6 &  _LC6_C24
         #  AC10 & !_LC5_A6 &  state~17;

-- Node name is ':84' = 'AC11' 
-- Equation name is 'AC11', location is LC5_C22, type is buried.
AC11     = DFFE( _EQ012, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ012 =  _LC5_C24 & !state~17
         #  _LC5_A6 &  _LC5_C24
         #  AC11 & !_LC5_A6 &  state~17;

-- Node name is ':83' = 'AC12' 
-- Equation name is 'AC12', location is LC3_C12, type is buried.
AC12     = DFFE( _EQ013, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ013 =  _LC2_C24 & !state~17
         #  _LC2_C24 &  _LC5_A6
         #  AC12 & !_LC5_A6 &  state~17;

-- Node name is ':82' = 'AC13' 
-- Equation name is 'AC13', location is LC4_C16, type is buried.
AC13     = DFFE( _EQ014, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ014 =  _LC8_C24 & !state~17
         #  _LC5_A6 &  _LC8_C24
         #  AC13 & !_LC5_A6 &  state~17;

-- Node name is ':81' = 'AC14' 
-- Equation name is 'AC14', location is LC8_E9, type is buried.
AC14     = DFFE( _EQ015, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ015 =  _LC1_E9 & !state~17
         #  _LC1_E9 &  _LC5_A6
         #  AC14 & !_LC5_A6 &  state~17;

-- Node name is ':80' = 'AC15' 
-- Equation name is 'AC15', location is LC2_E18, type is buried.
AC15     = DFFE( _EQ016, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ016 =  _LC4_E9 & !state~17
         #  _LC4_E9 &  _LC5_A6
         #  AC15 & !_LC5_A6 &  state~17;

-- Node name is 'addr0' 
-- Equation name is 'addr0', type is output 
addr0    =  MAR0;

-- Node name is 'addr1' 
-- Equation name is 'addr1', type is output 
addr1    =  MAR1;

-- Node name is 'addr2' 
-- Equation name is 'addr2', type is output 
addr2    =  MAR2;

-- Node name is 'addr3' 
-- Equation name is 'addr3', type is output 
addr3    =  MAR3;

-- Node name is 'addr4' 
-- Equation name is 'addr4', type is output 
addr4    =  MAR4;

-- Node name is 'addr5' 
-- Equation name is 'addr5', type is output 
addr5    =  MAR5;

-- Node name is 'addr6' 
-- Equation name is 'addr6', type is output 
addr6    =  MAR6;

-- Node name is 'addr7' 
-- Equation name is 'addr7', type is output 
addr7    =  MAR7;

-- Node name is 'data_out0' 
-- Equation name is 'data_out0', type is output 
data_out0 =  _LC6_C26;

-- Node name is 'data_out1' 
-- Equation name is 'data_out1', type is output 
data_out1 =  _LC4_C26;

-- Node name is 'data_out2' 
-- Equation name is 'data_out2', type is output 
data_out2 =  _LC8_C11;

-- Node name is 'data_out3' 
-- Equation name is 'data_out3', type is output 
data_out3 =  _LC6_C11;

-- Node name is 'data_out4' 
-- Equation name is 'data_out4', type is output 
data_out4 =  _LC3_C11;

-- Node name is 'data_out5' 
-- Equation name is 'data_out5', type is output 
data_out5 =  _LC1_C11;

-- Node name is 'data_out6' 
-- Equation name is 'data_out6', type is output 
data_out6 =  _LC4_C5;

-- Node name is 'data_out7' 
-- Equation name is 'data_out7', type is output 
data_out7 =  _LC8_C5;

-- Node name is 'data_out8' 
-- Equation name is 'data_out8', type is output 
data_out8 =  _LC3_C5;

-- Node name is 'data_out9' 
-- Equation name is 'data_out9', type is output 
data_out9 =  _LC1_C5;

-- Node name is 'data_out10' 
-- Equation name is 'data_out10', type is output 
data_out10 =  _LC6_C24;

-- Node name is 'data_out11' 
-- Equation name is 'data_out11', type is output 
data_out11 =  _LC5_C24;

-- Node name is 'data_out12' 
-- Equation name is 'data_out12', type is output 
data_out12 =  _LC2_C24;

-- Node name is 'data_out13' 
-- Equation name is 'data_out13', type is output 
data_out13 =  _LC8_C24;

-- Node name is 'data_out14' 
-- Equation name is 'data_out14', type is output 
data_out14 =  _LC1_E9;

-- Node name is 'data_out15' 
-- Equation name is 'data_out15', type is output 
data_out15 =  _LC4_E9;

-- Node name is ':113' = 'MAR0' 
-- Equation name is 'MAR0', location is LC1_C16, type is buried.
MAR0     = DFFE( _EQ017, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ017 =  _LC3_A6 &  _LC8_C16 &  state~17
         # !_LC3_A6 &  MAR0
         #  MAR0 & !state~17;

-- Node name is ':112' = 'MAR1' 
-- Equation name is 'MAR1', location is LC6_C1, type is buried.
MAR1     = DFFE( _EQ018, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ018 =  _LC3_A6 &  _LC7_C1 &  state~17
         # !_LC3_A6 &  MAR1
         #  MAR1 & !state~17;

-- Node name is ':111' = 'MAR2' 
-- Equation name is 'MAR2', location is LC4_C12, type is buried.
MAR2     = DFFE( _EQ019, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ019 =  _LC3_A6 &  _LC7_C12 &  state~17
         # !_LC3_A6 &  MAR2
         #  MAR2 & !state~17;

-- Node name is ':110' = 'MAR3' 
-- Equation name is 'MAR3', location is LC6_C22, type is buried.
MAR3     = DFFE( _EQ020, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ020 =  _LC3_A6 &  _LC7_C22 &  state~17
         # !_LC3_A6 &  MAR3
         #  MAR3 & !state~17;

-- Node name is ':109' = 'MAR4' 
-- Equation name is 'MAR4', location is LC6_C2, type is buried.
MAR4     = DFFE( _EQ021, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ021 =  _LC3_A6 &  _LC8_C2 &  state~17
         # !_LC3_A6 &  MAR4
         #  MAR4 & !state~17;

-- Node name is ':108' = 'MAR5' 
-- Equation name is 'MAR5', location is LC4_C18, type is buried.
MAR5     = DFFE( _EQ022, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ022 =  _LC3_A6 &  _LC7_C18 &  state~17
         # !_LC3_A6 &  MAR5
         #  MAR5 & !state~17;

-- Node name is ':107' = 'MAR6' 
-- Equation name is 'MAR6', location is LC2_C15, type is buried.
MAR6     = DFFE( _EQ023, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ023 =  _LC3_A6 &  _LC4_C15 &  state~17
         # !_LC3_A6 &  MAR6
         #  MAR6 & !state~17;

-- Node name is ':106' = 'MAR7' 
-- Equation name is 'MAR7', location is LC1_C7, type is buried.
MAR7     = DFFE( _EQ024, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ024 =  _LC3_A6 &  _LC7_C7 &  state~17
         # !_LC3_A6 &  MAR7
         #  MAR7 & !state~17;

-- Node name is ':130' = 'ODR0' 
-- Equation name is 'ODR0', location is LC7_C16, type is buried.
ODR0     = DFFE( _EQ025, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ025 =  AC0 &  _LC1_E23
         # !_LC1_E23 &  ODR0;

-- Node name is ':129' = 'ODR1' 
-- Equation name is 'ODR1', location is LC8_E18, type is buried.
ODR1     = DFFE( _EQ026, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ026 =  AC1 &  _LC1_E23
         # !_LC1_E23 &  ODR1;

-- Node name is ':128' = 'ODR2' 
-- Equation name is 'ODR2', location is LC5_C12, type is buried.
ODR2     = DFFE( _EQ027, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ027 =  AC2 &  _LC1_E23
         # !_LC1_E23 &  ODR2;

-- Node name is ':127' = 'ODR3' 
-- Equation name is 'ODR3', location is LC2_C22, type is buried.
ODR3     = DFFE( _EQ028, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ028 =  AC3 &  _LC1_E23
         # !_LC1_E23 &  ODR3;

-- Node name is ':126' = 'ODR4' 
-- Equation name is 'ODR4', location is LC5_C2, type is buried.
ODR4     = DFFE( _EQ029, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ029 =  AC4 &  _LC1_E23
         # !_LC1_E23 &  ODR4;

-- Node name is ':125' = 'ODR5' 
-- Equation name is 'ODR5', location is LC8_C18, type is buried.
ODR5     = DFFE( _EQ030, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ030 =  AC5 &  _LC1_E23
         # !_LC1_E23 &  ODR5;

-- Node name is ':124' = 'ODR6' 
-- Equation name is 'ODR6', location is LC7_C15, type is buried.
ODR6     = DFFE( _EQ031, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ031 =  AC6 &  _LC1_E23
         # !_LC1_E23 &  ODR6;

-- Node name is ':123' = 'ODR7' 
-- Equation name is 'ODR7', location is LC3_C15, type is buried.
ODR7     = DFFE( _EQ032, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ032 =  AC7 &  _LC1_E23
         # !_LC1_E23 &  ODR7;

-- Node name is ':122' = 'ODR8' 
-- Equation name is 'ODR8', location is LC8_C15, type is buried.
ODR8     = DFFE( _EQ033, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ033 =  AC8 &  _LC1_E23
         # !_LC1_E23 &  ODR8;

-- Node name is ':121' = 'ODR9' 
-- Equation name is 'ODR9', location is LC6_C18, type is buried.
ODR9     = DFFE( _EQ034, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ034 =  AC9 &  _LC1_E23
         # !_LC1_E23 &  ODR9;

-- Node name is ':120' = 'ODR10' 
-- Equation name is 'ODR10', location is LC1_C2, type is buried.
ODR10    = DFFE( _EQ035, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ035 =  AC10 &  _LC1_E23
         # !_LC1_E23 &  ODR10;

-- Node name is ':119' = 'ODR11' 
-- Equation name is 'ODR11', location is LC3_C22, type is buried.
ODR11    = DFFE( _EQ036, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ036 =  AC11 &  _LC1_E23
         # !_LC1_E23 &  ODR11;

-- Node name is ':118' = 'ODR12' 
-- Equation name is 'ODR12', location is LC8_C12, type is buried.
ODR12    = DFFE( _EQ037, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ037 =  AC12 &  _LC1_E23
         # !_LC1_E23 &  ODR12;

-- Node name is ':117' = 'ODR13' 
-- Equation name is 'ODR13', location is LC2_C16, type is buried.
ODR13    = DFFE( _EQ038, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ038 =  AC13 &  _LC1_E23
         # !_LC1_E23 &  ODR13;

-- Node name is ':116' = 'ODR14' 
-- Equation name is 'ODR14', location is LC2_E9, type is buried.
ODR14    = DFFE( _EQ039, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ039 =  AC14 &  _LC1_E23
         # !_LC1_E23 &  ODR14;

-- Node name is ':115' = 'ODR15' 
-- Equation name is 'ODR15', location is LC1_E18, type is buried.
ODR15    = DFFE( _EQ040, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ040 =  AC15 &  _LC1_E23
         # !_LC1_E23 &  ODR15;

-- Node name is 'outbus0' 
-- Equation name is 'outbus0', type is output 
outbus0  =  ODR0;

-- Node name is 'outbus1' 
-- Equation name is 'outbus1', type is output 
outbus1  =  ODR1;

-- Node name is 'outbus2' 
-- Equation name is 'outbus2', type is output 
outbus2  =  ODR2;

-- Node name is 'outbus3' 
-- Equation name is 'outbus3', type is output 
outbus3  =  ODR3;

-- Node name is 'outbus4' 
-- Equation name is 'outbus4', type is output 
outbus4  =  ODR4;

-- Node name is 'outbus5' 
-- Equation name is 'outbus5', type is output 
outbus5  =  ODR5;

-- Node name is 'outbus6' 
-- Equation name is 'outbus6', type is output 
outbus6  =  ODR6;

-- Node name is 'outbus7' 
-- Equation name is 'outbus7', type is output 
outbus7  =  ODR7;

-- Node name is 'outbus8' 
-- Equation name is 'outbus8', type is output 
outbus8  =  ODR8;

-- Node name is 'outbus9' 
-- Equation name is 'outbus9', type is output 
outbus9  =  ODR9;

-- Node name is 'outbus10' 
-- Equation name is 'outbus10', type is output 
outbus10 =  ODR10;

-- Node name is 'outbus11' 
-- Equation name is 'outbus11', type is output 
outbus11 =  ODR11;

-- Node name is 'outbus12' 
-- Equation name is 'outbus12', type is output 
outbus12 =  ODR12;

-- Node name is 'outbus13' 
-- Equation name is 'outbus13', type is output 
outbus13 =  ODR13;

-- Node name is 'outbus14' 
-- Equation name is 'outbus14', type is output 
outbus14 =  ODR14;

-- Node name is 'outbus15' 
-- Equation name is 'outbus15', type is output 
outbus15 =  ODR15;

-- Node name is 'out_wr' 
-- Equation name is 'out_wr', type is output 
out_wr   =  _LC3_E23;

-- Node name is ':147' = 'PC0' 
-- Equation name is 'PC0', location is LC8_C1, type is buried.
PC0      = DFFE( _EQ041, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ041 =  _LC1_C1 &  _LC6_C16
         # !_LC6_C7 &  PC0;

-- Node name is ':146' = 'PC1' 
-- Equation name is 'PC1', location is LC3_C1, type is buried.
PC1      = DFFE( _EQ042, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ042 =  _LC1_C1 &  _LC2_C1
         # !_LC6_C7 &  PC1;

-- Node name is ':145' = 'PC2' 
-- Equation name is 'PC2', location is LC1_C4, type is buried.
PC2      = DFFE( _EQ043, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ043 =  _LC1_C1 &  _LC2_C12
         # !_LC6_C7 &  PC2;

-- Node name is ':144' = 'PC3' 
-- Equation name is 'PC3', location is LC5_C17, type is buried.
PC3      = DFFE( _EQ044, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ044 =  _LC1_C1 &  _LC3_C17
         # !_LC6_C7 &  PC3;

-- Node name is ':143' = 'PC4' 
-- Equation name is 'PC4', location is LC4_C17, type is buried.
PC4      = DFFE( _EQ045, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ045 =  _LC1_C1 &  _LC7_C17
         # !_LC6_C7 &  PC4;

-- Node name is ':142' = 'PC5' 
-- Equation name is 'PC5', location is LC5_C4, type is buried.
PC5      = DFFE( _EQ046, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ046 =  _LC1_C1 &  _LC2_C18
         # !_LC6_C7 &  PC5;

-- Node name is ':141' = 'PC6' 
-- Equation name is 'PC6', location is LC2_C4, type is buried.
PC6      = DFFE( _EQ047, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ047 =  _LC1_C1 &  _LC4_C4
         # !_LC6_C7 &  PC6;

-- Node name is ':140' = 'PC7' 
-- Equation name is 'PC7', location is LC6_C4, type is buried.
PC7      = DFFE( _EQ048, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ048 =  _LC1_C1 &  _LC8_C4
         # !_LC6_C7 &  PC7;

-- Node name is 'rdy' 
-- Equation name is 'rdy', type is output 
rdy      =  _LC8_A5;

-- Node name is 'state~1' 
-- Equation name is 'state~1', location is LC2_E5, type is buried.
state~1  = DFFE( state~2, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);

-- Node name is 'state~2' 
-- Equation name is 'state~2', location is LC6_A8, type is buried.
state~2  = DFFE( _EQ049, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ049 = !data_in8 &  data_in9 &  _LC5_C13;

-- Node name is 'state~3' 
-- Equation name is 'state~3', location is LC3_A8, type is buried.
state~3  = DFFE( _EQ050, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ050 =  data_in8 & !data_in9 &  _LC5_C13;

-- Node name is 'state~4' 
-- Equation name is 'state~4', location is LC4_A8, type is buried.
state~4  = DFFE( _EQ051, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ051 = !data_in8 & !data_in9 &  _LC5_C13;

-- Node name is 'state~5' 
-- Equation name is 'state~5', location is LC2_A26, type is buried.
state~5  = DFFE( _EQ052, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ052 =  data_in8 &  data_in9 &  data_in10 &  _LC8_C13;

-- Node name is 'state~6' 
-- Equation name is 'state~6', location is LC8_A26, type is buried.
state~6  = DFFE( _EQ053, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ053 = !data_in8 &  data_in9 &  data_in10 &  _LC8_C13;

-- Node name is 'state~7' 
-- Equation name is 'state~7', location is LC5_A26, type is buried.
state~7  = DFFE( _EQ054, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ054 =  data_in8 & !data_in9 &  data_in10 &  _LC8_C13;

-- Node name is 'state~8' 
-- Equation name is 'state~8', location is LC3_A26, type is buried.
state~8  = DFFE( _EQ055, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ055 = !data_in8 & !data_in9 &  data_in10 &  _LC8_C13;

-- Node name is 'state~9' 
-- Equation name is 'state~9', location is LC2_A8, type is buried.
state~9  = DFFE( state~10, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);

-- Node name is 'state~10' 
-- Equation name is 'state~10', location is LC8_A8, type is buried.
state~10 = DFFE( state~11, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);

-- Node name is 'state~11' 
-- Equation name is 'state~11', location is LC4_A26, type is buried.
state~11 = DFFE( _EQ056, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ056 =  data_in8 &  data_in9 & !data_in10 &  _LC8_C13;

-- Node name is 'state~12' 
-- Equation name is 'state~12', location is LC7_A26, type is buried.
state~12 = DFFE( _EQ057, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ057 = !data_in8 &  data_in9 & !data_in10 &  _LC8_C13;

-- Node name is 'state~13' 
-- Equation name is 'state~13', location is LC6_A26, type is buried.
state~13 = DFFE( _EQ058, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ058 =  state~12
         # !data_in10 &  _LC7_A8 &  _LC8_C13;

-- Node name is 'state~14' 
-- Equation name is 'state~14', location is LC1_A26, type is buried.
state~14 = DFFE( _EQ059, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ059 = !data_in8 & !data_in9 & !data_in10 &  _LC8_C13;

-- Node name is 'state~15' 
-- Equation name is 'state~15', location is LC2_E23, type is buried.
state~15 = DFFE( _EQ060, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ060 = !_LC2_E13
         #  _LC1_C13
         #  state~16
         #  state~1;

-- Node name is 'state~16' 
-- Equation name is 'state~16', location is LC4_C7, type is buried.
state~16 = DFFE(!state~17, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);

-- Node name is 'state~17' 
-- Equation name is 'state~17', location is LC5_A5, type is buried.
state~17 = DFFE( VCC, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);

-- Node name is 'wr' 
-- Equation name is 'wr', type is output 
wr       =  state~11;

-- Node name is ':96' = 'zflag' 
-- Equation name is 'zflag', location is LC7_E13, type is buried.
zflag    = DFFE( _EQ061, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ061 = !_LC1_E9 & !_LC4_E9 &  _LC6_E13 & !_LC8_C24;

-- Node name is '|LPM_ADD_SUB:2855|addcore:adder|pcarry1~1' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC8_C26', type is buried 
-- synthesized logic cell 
_LC8_C26 = LCELL( _EQ062);
  _EQ062 =  AC1 &  _LC5_C26
         #  data_in1 &  _LC5_C26
         #  _LC1_A19 &  _LC5_C26;

-- Node name is '|LPM_ADD_SUB:2855|addcore:adder|pcarry1~2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_C26', type is buried 
-- synthesized logic cell 
_LC1_C26 = LCELL( _EQ063);
  _EQ063 =  _LC8_C26
         #  AC1 &  _LC1_A6 &  _LC7_C26;

-- Node name is '|LPM_ADD_SUB:2855|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_C11', type is buried 
_LC2_C11 = LCELL( _EQ064);
  _EQ064 =  AC2 &  _LC1_A6 &  _LC1_C26
         #  _LC1_C26 &  _LC4_C9
         #  AC2 &  _LC1_A6 &  _LC4_C9;

-- Node name is '|LPM_ADD_SUB:2855|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_C11', type is buried 
_LC4_C11 = LCELL( _EQ065);
  _EQ065 =  AC3 &  _LC1_A6 &  _LC2_C11
         #  _LC2_C11 &  _LC8_C9
         #  AC3 &  _LC1_A6 &  _LC8_C9;

-- Node name is '|LPM_ADD_SUB:2855|addcore:adder|pcarry4' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC7_C11', type is buried 
_LC7_C11 = LCELL( _EQ066);
  _EQ066 =  AC4 &  _LC1_A6 &  _LC4_C11
         #  _LC4_C2 &  _LC4_C11
         #  AC4 &  _LC1_A6 &  _LC4_C2;

-- Node name is '|LPM_ADD_SUB:2855|addcore:adder|pcarry5' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC5_C11', type is buried 
_LC5_C11 = LCELL( _EQ067);
  _EQ067 =  AC5 &  _LC1_A6 &  _LC7_C11
         #  _LC5_C9 &  _LC7_C11
         #  AC5 &  _LC1_A6 &  _LC5_C9;

-- Node name is '|LPM_ADD_SUB:2855|addcore:adder|pcarry6' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC5_C5', type is buried 
_LC5_C5  = LCELL( _EQ068);
  _EQ068 =  AC6 &  _LC1_A6 &  _LC5_C11
         #  _LC1_C9 &  _LC5_C11
         #  AC6 &  _LC1_A6 &  _LC1_C9;

-- Node name is '|LPM_ADD_SUB:2855|addcore:adder|pcarry7' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC6_C5', type is buried 
_LC6_C5  = LCELL( _EQ069);
  _EQ069 =  AC7 &  _LC1_A6 &  _LC5_C5
         #  _LC1_C8 &  _LC5_C5
         #  AC7 &  _LC1_A6 &  _LC1_C8;

-- Node name is '|LPM_ADD_SUB:2855|addcore:adder|pcarry8' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC7_C5', type is buried 
_LC7_C5  = LCELL( _EQ070);
  _EQ070 =  AC8 &  _LC1_A6 &  _LC6_C5
         #  _LC2_C13 &  _LC6_C5
         #  AC8 &  _LC1_A6 &  _LC2_C13;

-- Node name is '|LPM_ADD_SUB:2855|addcore:adder|pcarry9' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_C5', type is buried 
_LC2_C5  = LCELL( _EQ071);
  _EQ071 =  AC9 &  _LC1_A6 &  _LC7_C5
         #  _LC4_C13 &  _LC7_C5
         #  AC9 &  _LC1_A6 &  _LC4_C13;

-- Node name is '|LPM_ADD_SUB:2855|addcore:adder|pcarry10' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_C24', type is buried 
_LC3_C24 = LCELL( _EQ072);
  _EQ072 =  AC10 &  _LC1_A6 &  _LC2_C5
         #  _LC2_C5 &  _LC3_C13
         #  AC10 &  _LC1_A6 &  _LC3_C13;

-- Node name is '|LPM_ADD_SUB:2855|addcore:adder|pcarry11' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_C24', type is buried 
_LC4_C24 = LCELL( _EQ073);
  _EQ073 =  AC11 &  _LC1_A6 &  _LC3_C24
         #  _LC3_C24 &  _LC6_C13
         #  AC11 &  _LC1_A6 &  _LC6_C13;

-- Node name is '|LPM_ADD_SUB:2855|addcore:adder|pcarry12' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC7_C24', type is buried 
_LC7_C24 = LCELL( _EQ074);
  _EQ074 =  AC12 &  _LC1_A6 &  _LC4_C24
         #  _LC2_C8 &  _LC4_C24
         #  AC12 &  _LC1_A6 &  _LC2_C8;

-- Node name is '|LPM_ADD_SUB:2855|addcore:adder|pcarry13' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_C24', type is buried 
_LC1_C24 = LCELL( _EQ075);
  _EQ075 =  AC13 &  _LC1_A6 &  _LC7_C24
         #  _LC3_C8 &  _LC7_C24
         #  AC13 &  _LC1_A6 &  _LC3_C8;

-- Node name is '|LPM_ADD_SUB:2855|addcore:adder|:96' from file "addcore.tdf" line 308, column 28
-- Equation name is '_LC5_C26', type is buried 
_LC5_C26 = LCELL( _EQ076);
  _EQ076 =  data_in0 &  _LC3_C26 &  _LC4_A19
         #  _LC1_A19 &  _LC3_C26 &  _LC4_A19;

-- Node name is '|LPM_ADD_SUB:2855|addcore:adder|:161' from file "addcore.tdf" line 315, column 26
-- Equation name is '_LC6_C26', type is buried 
_LC6_C26 = LCELL( _EQ077);
  _EQ077 =  _LC3_C26 & !_LC4_A19
         # !data_in0 & !_LC1_A19 &  _LC3_C26
         #  data_in0 & !_LC3_C26 &  _LC4_A19
         #  _LC1_A19 & !_LC3_C26 &  _LC4_A19;

-- Node name is '|LPM_ADD_SUB:2855|addcore:adder|:178' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_C26', type is buried 
_LC4_C26 = LCELL( _EQ078);
  _EQ078 =  AC1 &  _LC1_A6 &  _LC5_C26 &  _LC7_C26
         # !AC1 &  _LC5_C26 & !_LC7_C26
         # !_LC1_A6 &  _LC5_C26 & !_LC7_C26
         # !AC1 & !_LC5_C26 &  _LC7_C26
         # !_LC1_A6 & !_LC5_C26 &  _LC7_C26
         #  AC1 &  _LC1_A6 & !_LC5_C26 & !_LC7_C26;

-- Node name is '|LPM_ADD_SUB:2855|addcore:adder|:179' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC8_C11', type is buried 
_LC8_C11 = LCELL( _EQ079);
  _EQ079 =  AC2 &  _LC1_A6 &  _LC1_C26 &  _LC4_C9
         # !AC2 &  _LC1_C26 & !_LC4_C9
         # !_LC1_A6 &  _LC1_C26 & !_LC4_C9
         # !AC2 & !_LC1_C26 &  _LC4_C9
         # !_LC1_A6 & !_LC1_C26 &  _LC4_C9
         #  AC2 &  _LC1_A6 & !_LC1_C26 & !_LC4_C9;

-- Node name is '|LPM_ADD_SUB:2855|addcore:adder|:180' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC6_C11', type is buried 
_LC6_C11 = LCELL( _EQ080);
  _EQ080 =  AC3 &  _LC1_A6 &  _LC2_C11 &  _LC8_C9
         # !AC3 &  _LC2_C11 & !_LC8_C9
         # !_LC1_A6 &  _LC2_C11 & !_LC8_C9
         # !AC3 & !_LC2_C11 &  _LC8_C9
         # !_LC1_A6 & !_LC2_C11 &  _LC8_C9
         #  AC3 &  _LC1_A6 & !_LC2_C11 & !_LC8_C9;

-- Node name is '|LPM_ADD_SUB:2855|addcore:adder|:181' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_C11', type is buried 
_LC3_C11 = LCELL( _EQ081);
  _EQ081 =  AC4 &  _LC1_A6 & !_LC4_C2 & !_LC4_C11
         # !AC4 &  _LC4_C2 & !_LC4_C11
         # !_LC1_A6 &  _LC4_C2 & !_LC4_C11
         #  AC4 &  _LC1_A6 &  _LC4_C2 &  _LC4_C11
         # !AC4 & !_LC4_C2 &  _LC4_C11
         # !_LC1_A6 & !_LC4_C2 &  _LC4_C11;

-- Node name is '|LPM_ADD_SUB:2855|addcore:adder|:182' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC1_C11', type is buried 
_LC1_C11 = LCELL( _EQ082);
  _EQ082 =  AC5 &  _LC1_A6 &  _LC5_C9 &  _LC7_C11
         # !AC5 & !_LC5_C9 &  _LC7_C11
         # !_LC1_A6 & !_LC5_C9 &  _LC7_C11
         # !AC5 &  _LC5_C9 & !_LC7_C11
         # !_LC1_A6 &  _LC5_C9 & !_LC7_C11
         #  AC5 &  _LC1_A6 & !_LC5_C9 & !_LC7_C11;

-- Node name is '|LPM_ADD_SUB:2855|addcore:adder|:183' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_C5', type is buried 
_LC4_C5  = LCELL( _EQ083);
  _EQ083 =  AC6 &  _LC1_A6 &  _LC1_C9 &  _LC5_C11
         # !AC6 & !_LC1_C9 &  _LC5_C11
         # !_LC1_A6 & !_LC1_C9 &  _LC5_C11
         # !AC6 &  _LC1_C9 & !_LC5_C11
         # !_LC1_A6 &  _LC1_C9 & !_LC5_C11
         #  AC6 &  _LC1_A6 & !_LC1_C9 & !_LC5_C11;

-- Node name is '|LPM_ADD_SUB:2855|addcore:adder|:184' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC8_C5', type is buried 
_LC8_C5  = LCELL( _EQ084);
  _EQ084 =  AC7 &  _LC1_A6 & !_LC1_C8 & !_LC5_C5
         # !AC7 &  _LC1_C8 & !_LC5_C5
         # !_LC1_A6 &  _LC1_C8 & !_LC5_C5
         #  AC7 &  _LC1_A6 &  _LC1_C8 &  _LC5_C5
         # !AC7 & !_LC1_C8 &  _LC5_C5
         # !_LC1_A6 & !_LC1_C8 &  _LC5_C5;

-- Node name is '|LPM_ADD_SUB:2855|addcore:adder|:185' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_C5', type is buried 
_LC3_C5  = LCELL( _EQ085);
  _EQ085 =  AC8 &  _LC1_A6 &  _LC2_C13 &  _LC6_C5
         # !AC8 & !_LC2_C13 &  _LC6_C5
         # !_LC1_A6 & !_LC2_C13 &  _LC6_C5
         # !AC8 &  _LC2_C13 & !_LC6_C5
         # !_LC1_A6 &  _LC2_C13 & !_LC6_C5
         #  AC8 &  _LC1_A6 & !_LC2_C13 & !_LC6_C5;

-- Node name is '|LPM_ADD_SUB:2855|addcore:adder|:186' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC1_C5', type is buried 
_LC1_C5  = LCELL( _EQ086);
  _EQ086 =  AC9 &  _LC1_A6 &  _LC4_C13 &  _LC7_C5
         # !AC9 & !_LC4_C13 &  _LC7_C5
         # !_LC1_A6 & !_LC4_C13 &  _LC7_C5
         # !AC9 &  _LC4_C13 & !_LC7_C5
         # !_LC1_A6 &  _LC4_C13 & !_LC7_C5
         #  AC9 &  _LC1_A6 & !_LC4_C13 & !_LC7_C5;

-- Node name is '|LPM_ADD_SUB:2855|addcore:adder|:187' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC6_C24', type is buried 
_LC6_C24 = LCELL( _EQ087);
  _EQ087 =  AC10 &  _LC1_A6 &  _LC2_C5 &  _LC3_C13
         # !AC10 &  _LC2_C5 & !_LC3_C13
         # !_LC1_A6 &  _LC2_C5 & !_LC3_C13
         # !AC10 & !_LC2_C5 &  _LC3_C13
         # !_LC1_A6 & !_LC2_C5 &  _LC3_C13
         #  AC10 &  _LC1_A6 & !_LC2_C5 & !_LC3_C13;

-- Node name is '|LPM_ADD_SUB:2855|addcore:adder|:188' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC5_C24', type is buried 
_LC5_C24 = LCELL( _EQ088);
  _EQ088 =  AC11 &  _LC1_A6 &  _LC3_C24 &  _LC6_C13
         # !AC11 &  _LC3_C24 & !_LC6_C13
         # !_LC1_A6 &  _LC3_C24 & !_LC6_C13
         # !AC11 & !_LC3_C24 &  _LC6_C13
         # !_LC1_A6 & !_LC3_C24 &  _LC6_C13
         #  AC11 &  _LC1_A6 & !_LC3_C24 & !_LC6_C13;

-- Node name is '|LPM_ADD_SUB:2855|addcore:adder|:189' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_C24', type is buried 
_LC2_C24 = LCELL( _EQ089);
  _EQ089 =  AC12 &  _LC1_A6 &  _LC2_C8 &  _LC4_C24
         # !AC12 & !_LC2_C8 &  _LC4_C24
         # !_LC1_A6 & !_LC2_C8 &  _LC4_C24
         # !AC12 &  _LC2_C8 & !_LC4_C24
         # !_LC1_A6 &  _LC2_C8 & !_LC4_C24
         #  AC12 &  _LC1_A6 & !_LC2_C8 & !_LC4_C24;

-- Node name is '|LPM_ADD_SUB:2855|addcore:adder|:190' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC8_C24', type is buried 
_LC8_C24 = LCELL( _EQ090);
  _EQ090 =  AC13 &  _LC1_A6 &  _LC3_C8 &  _LC7_C24
         # !AC13 & !_LC3_C8 &  _LC7_C24
         # !_LC1_A6 & !_LC3_C8 &  _LC7_C24
         # !AC13 &  _LC3_C8 & !_LC7_C24
         # !_LC1_A6 &  _LC3_C8 & !_LC7_C24
         #  AC13 &  _LC1_A6 & !_LC3_C8 & !_LC7_C24;

-- Node name is '|LPM_ADD_SUB:2855|addcore:adder|:191' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC1_E9', type is buried 
_LC1_E9  = LCELL( _EQ091);
  _EQ091 =  AC14 &  _LC1_A6 &  _LC1_C24 &  _LC3_E9
         # !AC14 &  _LC1_C24 & !_LC3_E9
         # !_LC1_A6 &  _LC1_C24 & !_LC3_E9
         # !AC14 & !_LC1_C24 &  _LC3_E9
         # !_LC1_A6 & !_LC1_C24 &  _LC3_E9
         #  AC14 &  _LC1_A6 & !_LC1_C24 & !_LC3_E9;

-- Node name is '|LPM_ADD_SUB:2855|addcore:adder|~192~1' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC7_E9', type is buried 
-- synthesized logic cell 
_LC7_E9  = LCELL( _EQ092);
  _EQ092 = !AC15 &  _LC4_A19 &  _LC6_E9
         # !_LC1_A6 &  _LC4_A19 &  _LC6_E9
         #  AC15 &  _LC1_A6 & !_LC6_E9
         #  AC15 &  _LC1_A6 & !_LC4_A19;

-- Node name is '|LPM_ADD_SUB:2855|addcore:adder|:192' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_E9', type is buried 
_LC4_E9  = LCELL( _EQ093);
  _EQ093 =  _LC1_C24 &  _LC5_E9 & !_LC7_E9
         #  _LC1_C24 &  _LC3_E9 & !_LC7_E9
         #  _LC3_E9 &  _LC5_E9 & !_LC7_E9
         # !_LC3_E9 & !_LC5_E9 &  _LC7_E9
         # !_LC1_C24 & !_LC5_E9 &  _LC7_E9
         # !_LC1_C24 & !_LC3_E9 &  _LC7_E9;

-- Node name is '|LPM_ADD_SUB:3010|addcore:adder|:75' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_C1', type is buried 
_LC4_C1  = LCELL( _EQ094);
  _EQ094 =  PC0 &  PC1;

-- Node name is '|LPM_ADD_SUB:3010|addcore:adder|:79' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_C17', type is buried 
_LC2_C17 = LCELL( _EQ095);
  _EQ095 =  _LC4_C1 &  PC2;

-- Node name is '|LPM_ADD_SUB:3010|addcore:adder|:83' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_C17', type is buried 
_LC6_C17 = LCELL( _EQ096);
  _EQ096 =  _LC4_C1 &  PC2 &  PC3;

-- Node name is '|LPM_ADD_SUB:3010|addcore:adder|:87' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_C17', type is buried 
_LC1_C17 = LCELL( _EQ097);
  _EQ097 =  _LC4_C1 &  PC2 &  PC3 &  PC4;

-- Node name is '|LPM_ADD_SUB:3010|addcore:adder|:91' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_C4', type is buried 
_LC3_C4  = LCELL( _EQ098);
  _EQ098 =  _LC1_C17 &  PC5;

-- Node name is '|LPM_ADD_SUB:3010|addcore:adder|:113' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC7_C4', type is buried 
_LC7_C4  = LCELL( _EQ099);
  _EQ099 = !PC5 &  PC7
         # !_LC1_C17 &  PC7
         # !PC6 &  PC7
         #  _LC1_C17 &  PC5 &  PC6 & !PC7;

-- Node name is '|LPM_COMPARE:1126|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp0|:39' from file "cmpchain.tdf" line 868, column 31
-- Equation name is '_LC7_C13', type is buried 
!_LC7_C13 = _LC7_C13~NOT;
_LC7_C13~NOT = LCELL( _EQ100);
  _EQ100 =  data_in10
         #  data_in8 &  data_in9;

-- Node name is ':60' 
-- Equation name is '_LC8_A5', type is buried 
_LC8_A5  = DFFE( _EQ101, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ101 =  _LC8_A5
         #  state~16 &  state~17;

-- Node name is '~408~1' 
-- Equation name is '~408~1', location is LC3_E13, type is buried.
-- synthesized logic cell 
_LC3_E13 = LCELL( _EQ102);
  _EQ102 = !_LC4_C26 & !_LC6_C11 & !_LC6_C26 & !_LC8_C11;

-- Node name is '~408~2' 
-- Equation name is '~408~2', location is LC4_E13, type is buried.
-- synthesized logic cell 
_LC4_E13 = LCELL( _EQ103);
  _EQ103 = !_LC1_C11 & !_LC3_C11 &  _LC3_E13 & !_LC4_C5;

-- Node name is '~408~3' 
-- Equation name is '~408~3', location is LC5_E13, type is buried.
-- synthesized logic cell 
_LC5_E13 = LCELL( _EQ104);
  _EQ104 = !_LC1_C5 & !_LC3_C5 &  _LC4_E13 & !_LC8_C5;

-- Node name is '~408~4' 
-- Equation name is '~408~4', location is LC6_E13, type is buried.
-- synthesized logic cell 
_LC6_E13 = LCELL( _EQ105);
  _EQ105 = !_LC2_C24 & !_LC5_C24 &  _LC5_E13 & !_LC6_C24;

-- Node name is '~772~1' 
-- Equation name is '~772~1', location is LC1_C1, type is buried.
-- synthesized logic cell 
_LC1_C1  = LCELL( _EQ106);
  _EQ106 =  _LC6_C7 &  state~17;

-- Node name is ':1199' 
-- Equation name is '_LC1_C13', type is buried 
_LC1_C13 = LCELL( _EQ107);
  _EQ107 =  data_in11 & !_LC7_C13 &  state~15
         # !_LC8_C8 &  state~15;

-- Node name is '~1255~1' 
-- Equation name is '~1255~1', location is LC8_C13, type is buried.
-- synthesized logic cell 
_LC8_C13 = LCELL( _EQ108);
  _EQ108 = !data_in11 &  _LC8_C8 &  state~15;

-- Node name is '~1265~1' 
-- Equation name is '~1265~1', location is LC7_A8, type is buried.
-- synthesized logic cell 
_LC7_A8  = LCELL( _EQ109);
  _EQ109 =  data_in8 & !data_in9;

-- Node name is '~1273~1' 
-- Equation name is '~1273~1', location is LC8_C8, type is buried.
-- synthesized logic cell 
_LC8_C8  = LCELL( _EQ110);
  _EQ110 = !data_in12 & !data_in13 & !data_in14 & !data_in15;

-- Node name is '~1273~2' 
-- Equation name is '~1273~2', location is LC5_C13, type is buried.
-- synthesized logic cell 
_LC5_C13 = LCELL( _EQ111);
  _EQ111 = !data_in10 &  data_in11 &  _LC8_C8 &  state~15;

-- Node name is '~1732~1' 
-- Equation name is '~1732~1', location is LC8_E23, type is buried.
-- synthesized logic cell 
!_LC8_E23 = _LC8_E23~NOT;
_LC8_E23~NOT = LCELL( _EQ112);
  _EQ112 =  state~15
         # !state~2
         # !_LC1_A8
         # !_LC2_E13;

-- Node name is ':1736' 
-- Equation name is '_LC1_E23', type is buried 
!_LC1_E23 = _LC1_E23~NOT;
_LC1_E23~NOT = LCELL( _EQ113);
  _EQ113 = !_LC8_E23 & !state~16
         #  state~12 & !state~16
         # !state~17;

-- Node name is ':1833' 
-- Equation name is '_LC4_A5', type is buried 
!_LC4_A5 = _LC4_A5~NOT;
_LC4_A5~NOT = LCELL( _EQ114);
  _EQ114 = !state~12 & !state~16;

-- Node name is '~1863~1' 
-- Equation name is '~1863~1', location is LC5_A8, type is buried.
-- synthesized logic cell 
!_LC5_A8 = _LC5_A8~NOT;
_LC5_A8~NOT = LCELL( _EQ115);
  _EQ115 =  state~2 & !state~3 & !state~4 & !state~9;

-- Node name is ':1884' 
-- Equation name is '_LC3_A6', type is buried 
!_LC3_A6 = _LC3_A6~NOT;
_LC3_A6~NOT = LCELL( _EQ116);
  _EQ116 =  _LC2_A6 & !_LC5_A8 & !_LC7_A6
         # !_LC1_A8 &  _LC2_A6;

-- Node name is ':1919' 
-- Equation name is '_LC4_A6', type is buried 
_LC4_A6  = LCELL( _EQ117);
  _EQ117 =  state~7 & !state~9
         #  state~8 & !state~9
         #  state~5 & !state~9;

-- Node name is '~1940~1' 
-- Equation name is '~1940~1', location is LC2_A6, type is buried.
-- synthesized logic cell 
_LC2_A6  = LCELL( _EQ118);
  _EQ118 = !_LC4_A5 & !state~13 & !state~14 & !state~15;

-- Node name is ':1940' 
-- Equation name is '_LC1_A6', type is buried 
_LC1_A6  = LCELL( _EQ119);
  _EQ119 = !_LC1_A8 &  _LC2_A6 &  state~17
         #  _LC2_A6 &  _LC4_A6 &  state~17;

-- Node name is '~2042~1' 
-- Equation name is '~2042~1', location is LC5_A19, type is buried.
-- synthesized logic cell 
_LC5_A19 = LCELL( _EQ120);
  _EQ120 = !state~17
         #  state~16
         #  state~15
         #  state~14;

-- Node name is ':2115' 
-- Equation name is '_LC7_A6', type is buried 
!_LC7_A6 = _LC7_A6~NOT;
_LC7_A6~NOT = LCELL( _EQ121);
  _EQ121 = !state~5 & !state~6 & !state~7 & !state~8;

-- Node name is ':2130' 
-- Equation name is '_LC8_A6', type is buried 
!_LC8_A6 = _LC8_A6~NOT;
_LC8_A6~NOT = LCELL( _EQ122);
  _EQ122 = !_LC6_A6 & !state~13
         # !_LC7_A6 & !state~13
         #  state~9 & !state~13;

-- Node name is '~2132~1' 
-- Equation name is '~2132~1', location is LC1_A8, type is buried.
-- synthesized logic cell 
!_LC1_A8 = _LC1_A8~NOT;
_LC1_A8~NOT = LCELL( _EQ123);
  _EQ123 =  state~11
         #  state~10;

-- Node name is '~2132~2' 
-- Equation name is '~2132~2', location is LC6_A6, type is buried.
-- synthesized logic cell 
!_LC6_A6 = _LC6_A6~NOT;
_LC6_A6~NOT = LCELL( _EQ124);
  _EQ124 =  state~12
         # !_LC1_A8;

-- Node name is ':2144' 
-- Equation name is '_LC5_A6', type is buried 
!_LC5_A6 = _LC5_A6~NOT;
_LC5_A6~NOT = LCELL( _EQ125);
  _EQ125 =  state~15
         #  state~14
         #  state~16
         # !_LC8_A6;

-- Node name is ':2159' 
-- Equation name is '_LC1_E13', type is buried 
_LC1_E13 = LCELL( _EQ126);
  _EQ126 = !state~3 & !state~4
         # !state~4 & !zflag;

-- Node name is ':2190' 
-- Equation name is '_LC7_E23', type is buried 
_LC7_E23 = LCELL( _EQ127);
  _EQ127 =  state~16
         #  state~15
         # !_LC1_A16
         # !_LC4_E23;

-- Node name is ':2289' 
-- Equation name is '_LC5_E23', type is buried 
!_LC5_E23 = _LC5_E23~NOT;
_LC5_E23~NOT = LCELL( _EQ128);
  _EQ128 = !_LC1_A16 & !state~15
         # !_LC4_E23 & !state~15;

-- Node name is '~2291~1' 
-- Equation name is '~2291~1', location is LC4_E23, type is buried.
-- synthesized logic cell 
!_LC4_E23 = _LC4_E23~NOT;
_LC4_E23~NOT = LCELL( _EQ129);
  _EQ129 =  state~12
         # !_LC1_A8
         #  _LC1_E13;

-- Node name is ':2295' 
-- Equation name is '_LC6_C7', type is buried 
!_LC6_C7 = _LC6_C7~NOT;
_LC6_C7~NOT = LCELL( _EQ130);
  _EQ130 =  state~16 &  state~17
         # !_LC5_E23 &  state~17;

-- Node name is '~2348~1' 
-- Equation name is '~2348~1', location is LC3_A19, type is buried.
-- synthesized logic cell 
!_LC3_A19 = _LC3_A19~NOT;
_LC3_A19~NOT = LCELL( _EQ131);
  _EQ131 =  state~13
         #  state~7
         #  state~8
         #  state~5;

-- Node name is '~2348~2' 
-- Equation name is '~2348~2', location is LC1_A16, type is buried.
-- synthesized logic cell 
!_LC1_A16 = _LC1_A16~NOT;
_LC1_A16~NOT = LCELL( _EQ132);
  _EQ132 = !_LC3_A19
         #  state~9
         #  state~6
         #  state~14;

-- Node name is '~2348~3' 
-- Equation name is '~2348~3', location is LC2_E13, type is buried.
-- synthesized logic cell 
!_LC2_E13 = _LC2_E13~NOT;
_LC2_E13~NOT = LCELL( _EQ133);
  _EQ133 =  state~3
         #  state~4
         # !_LC1_A16;

-- Node name is ':2348' 
-- Equation name is '_LC3_E23', type is buried 
_LC3_E23 = LCELL( _EQ134);
  _EQ134 =  _LC8_E23 & !state~12 & !state~16 &  state~17;

-- Node name is ':2447' 
-- Equation name is '_LC5_E9', type is buried 
_LC5_E9  = LCELL( _EQ135);
  _EQ135 =  AC14 &  _LC1_A6;

-- Node name is ':2531' 
-- Equation name is '_LC3_C26', type is buried 
_LC3_C26 = LCELL( _EQ136);
  _EQ136 =  AC0 &  _LC1_A6;

-- Node name is '~2536~1' 
-- Equation name is '~2536~1', location is LC7_A19, type is buried.
-- synthesized logic cell 
_LC7_A19 = LCELL( _EQ137);
  _EQ137 = !_LC5_A19 &  state~13
         # !_LC5_A19 &  state~8
         # !_LC5_A19 &  state~5;

-- Node name is '~2536~2' 
-- Equation name is '~2536~2', location is LC4_A19, type is buried.
-- synthesized logic cell 
_LC4_A19 = LCELL( _EQ138);
  _EQ138 = !_LC5_A19 &  state~13
         # !_LC5_A19 &  state~7
         #  _LC7_A19;

-- Node name is '~2536~3' 
-- Equation name is '~2536~3', location is LC1_A19, type is buried.
-- synthesized logic cell 
_LC1_A19 = LCELL( _EQ139);
  _EQ139 = !_LC2_A19 &  state~8
         # !_LC2_A19 &  _LC6_A19;

-- Node name is '~2540~1' 
-- Equation name is '~2540~1', location is LC8_A19, type is buried.
-- synthesized logic cell 
!_LC8_A19 = _LC8_A19~NOT;
_LC8_A19~NOT = LCELL( _EQ140);
  _EQ140 = !state~8
         #  _LC5_A19
         #  state~13
         #  state~5;

-- Node name is ':2540' 
-- Equation name is '_LC2_A19', type is buried 
!_LC2_A19 = _LC2_A19~NOT;
_LC2_A19~NOT = LCELL( _EQ141);
  _EQ141 =  state~7
         # !_LC8_A19;

-- Node name is '~2544~1' 
-- Equation name is '~2544~1', location is LC6_A19, type is buried.
-- synthesized logic cell 
_LC6_A19 = LCELL( _EQ142);
  _EQ142 =  state~13
         #  state~5
         #  _LC5_A19
         # !state~7;

-- Node name is ':2621' 
-- Equation name is '_LC6_E9', type is buried 
_LC6_E9  = LCELL( _EQ143);
  _EQ143 = !_LC2_A19 &  state~8
         # !_LC2_A19 &  _LC6_A19
         #  data_in15 &  _LC2_A19;

-- Node name is ':2644' 
-- Equation name is '_LC3_E9', type is buried 
_LC3_E9  = LCELL( _EQ144);
  _EQ144 =  data_in14 &  _LC2_A19 &  _LC4_A19
         #  _LC1_A19 &  _LC4_A19;

-- Node name is ':2659' 
-- Equation name is '_LC3_C8', type is buried 
_LC3_C8  = LCELL( _EQ145);
  _EQ145 =  data_in13 &  _LC2_A19 &  _LC4_A19
         #  _LC1_A19 &  _LC4_A19;

-- Node name is ':2674' 
-- Equation name is '_LC2_C8', type is buried 
_LC2_C8  = LCELL( _EQ146);
  _EQ146 =  data_in12 &  _LC2_A19 &  _LC4_A19
         #  _LC1_A19 &  _LC4_A19;

-- Node name is ':2689' 
-- Equation name is '_LC6_C13', type is buried 
_LC6_C13 = LCELL( _EQ147);
  _EQ147 =  data_in11 &  _LC2_A19 &  _LC4_A19
         #  _LC1_A19 &  _LC4_A19;

-- Node name is ':2704' 
-- Equation name is '_LC3_C13', type is buried 
_LC3_C13 = LCELL( _EQ148);
  _EQ148 =  data_in10 &  _LC2_A19 &  _LC4_A19
         #  _LC1_A19 &  _LC4_A19;

-- Node name is ':2719' 
-- Equation name is '_LC4_C13', type is buried 
_LC4_C13 = LCELL( _EQ149);
  _EQ149 =  data_in9 &  _LC2_A19 &  _LC4_A19
         #  _LC1_A19 &  _LC4_A19;

-- Node name is ':2734' 
-- Equation name is '_LC2_C13', type is buried 
_LC2_C13 = LCELL( _EQ150);
  _EQ150 =  data_in8 &  _LC2_A19 &  _LC4_A19
         #  _LC1_A19 &  _LC4_A19;

-- Node name is ':2749' 
-- Equation name is '_LC1_C8', type is buried 
_LC1_C8  = LCELL( _EQ151);
  _EQ151 =  data_in7 &  _LC4_A19
         #  _LC1_A19 &  _LC4_A19;

-- Node name is ':2764' 
-- Equation name is '_LC1_C9', type is buried 
_LC1_C9  = LCELL( _EQ152);
  _EQ152 =  data_in6 &  _LC4_A19
         #  _LC1_A19 &  _LC4_A19;

-- Node name is ':2779' 
-- Equation name is '_LC5_C9', type is buried 
_LC5_C9  = LCELL( _EQ153);
  _EQ153 =  data_in5 &  _LC4_A19
         #  _LC1_A19 &  _LC4_A19;

-- Node name is ':2794' 
-- Equation name is '_LC4_C2', type is buried 
_LC4_C2  = LCELL( _EQ154);
  _EQ154 =  data_in4 &  _LC4_A19
         #  _LC1_A19 &  _LC4_A19;

-- Node name is ':2809' 
-- Equation name is '_LC8_C9', type is buried 
_LC8_C9  = LCELL( _EQ155);
  _EQ155 =  data_in3 &  _LC4_A19
         #  _LC1_A19 &  _LC4_A19;

-- Node name is ':2824' 
-- Equation name is '_LC4_C9', type is buried 
_LC4_C9  = LCELL( _EQ156);
  _EQ156 =  data_in2 &  _LC4_A19
         #  _LC1_A19 &  _LC4_A19;

-- Node name is ':2839' 
-- Equation name is '_LC7_C26', type is buried 
_LC7_C26 = LCELL( _EQ157);
  _EQ157 =  data_in1 &  _LC4_A19
         #  _LC1_A19 &  _LC4_A19;

-- Node name is '~2874~1' 
-- Equation name is '~2874~1', location is LC3_C7, type is buried.
-- synthesized logic cell 
!_LC3_C7 = _LC3_C7~NOT;
_LC3_C7~NOT = LCELL( _EQ158);
  _EQ158 = !state~17
         # !_LC5_E23 & !state~12 & !state~16;

-- Node name is ':2877' 
-- Equation name is '_LC5_C7', type is buried 
!_LC5_C7 = _LC5_C7~NOT;
_LC5_C7~NOT = LCELL( _EQ159);
  _EQ159 =  _LC5_E23 & !state~16
         # !state~12 & !state~16
         # !state~17;

-- Node name is ':2905' 
-- Equation name is '_LC2_C7', type is buried 
_LC2_C7  = LCELL( _EQ160);
  _EQ160 =  AC7 &  _LC5_C7
         #  data_in7 & !_LC5_C7;

-- Node name is ':2911' 
-- Equation name is '_LC7_C7', type is buried 
_LC7_C7  = LCELL( _EQ161);
  _EQ161 =  _LC2_C7 &  _LC3_C7
         # !_LC3_C7 &  PC7;

-- Node name is ':2917' 
-- Equation name is '_LC1_C15', type is buried 
_LC1_C15 = LCELL( _EQ162);
  _EQ162 =  AC6 &  _LC5_C7
         #  data_in6 & !_LC5_C7;

-- Node name is ':2920' 
-- Equation name is '_LC4_C15', type is buried 
_LC4_C15 = LCELL( _EQ163);
  _EQ163 =  _LC1_C15 &  _LC3_C7
         # !_LC3_C7 &  PC6;

-- Node name is ':2926' 
-- Equation name is '_LC3_C18', type is buried 
_LC3_C18 = LCELL( _EQ164);
  _EQ164 =  AC5 &  _LC5_C7
         #  data_in5 & !_LC5_C7;

-- Node name is ':2929' 
-- Equation name is '_LC7_C18', type is buried 
_LC7_C18 = LCELL( _EQ165);
  _EQ165 =  _LC3_C7 &  _LC3_C18
         # !_LC3_C7 &  PC5;

-- Node name is ':2935' 
-- Equation name is '_LC7_C2', type is buried 
_LC7_C2  = LCELL( _EQ166);
  _EQ166 =  AC4 &  _LC5_C7
         #  data_in4 & !_LC5_C7;

-- Node name is ':2938' 
-- Equation name is '_LC8_C2', type is buried 
_LC8_C2  = LCELL( _EQ167);
  _EQ167 =  _LC3_C7 &  _LC7_C2
         # !_LC3_C7 &  PC4;

-- Node name is ':2944' 
-- Equation name is '_LC4_C22', type is buried 
_LC4_C22 = LCELL( _EQ168);
  _EQ168 =  AC3 &  _LC5_C7
         #  data_in3 & !_LC5_C7;

-- Node name is ':2947' 
-- Equation name is '_LC7_C22', type is buried 
_LC7_C22 = LCELL( _EQ169);
  _EQ169 =  _LC3_C7 &  _LC4_C22
         # !_LC3_C7 &  PC3;

-- Node name is ':2953' 
-- Equation name is '_LC6_C12', type is buried 
_LC6_C12 = LCELL( _EQ170);
  _EQ170 =  AC2 &  _LC5_C7
         #  data_in2 & !_LC5_C7;

-- Node name is ':2956' 
-- Equation name is '_LC7_C12', type is buried 
_LC7_C12 = LCELL( _EQ171);
  _EQ171 =  _LC3_C7 &  _LC6_C12
         # !_LC3_C7 &  PC2;

-- Node name is ':2962' 
-- Equation name is '_LC5_C1', type is buried 
_LC5_C1  = LCELL( _EQ172);
  _EQ172 =  AC1 &  _LC5_C7
         #  data_in1 & !_LC5_C7;

-- Node name is ':2965' 
-- Equation name is '_LC7_C1', type is buried 
_LC7_C1  = LCELL( _EQ173);
  _EQ173 =  _LC3_C7 &  _LC5_C1
         # !_LC3_C7 &  PC1;

-- Node name is ':2971' 
-- Equation name is '_LC3_C16', type is buried 
_LC3_C16 = LCELL( _EQ174);
  _EQ174 =  AC0 &  _LC5_C7
         #  data_in0 & !_LC5_C7;

-- Node name is ':2974' 
-- Equation name is '_LC8_C16', type is buried 
_LC8_C16 = LCELL( _EQ175);
  _EQ175 =  _LC3_C7 &  _LC3_C16
         # !_LC3_C7 &  PC0;

-- Node name is ':2982' 
-- Equation name is '_LC6_E23', type is buried 
!_LC6_E23 = _LC6_E23~NOT;
_LC6_E23~NOT = LCELL( _EQ176);
  _EQ176 = !state~17
         #  _LC7_E23
         #  _LC1_E13;

-- Node name is ':3020' 
-- Equation name is '_LC8_C4', type is buried 
_LC8_C4  = LCELL( _EQ177);
  _EQ177 =  data_in7 &  _LC6_E23
         # !_LC6_E23 &  _LC7_C4;

-- Node name is ':3032' 
-- Equation name is '_LC4_C4', type is buried 
_LC4_C4  = LCELL( _EQ178);
  _EQ178 =  data_in6 &  _LC6_E23
         # !_LC3_C4 & !_LC6_E23 &  PC6
         #  _LC3_C4 & !_LC6_E23 & !PC6;

-- Node name is ':3041' 
-- Equation name is '_LC2_C18', type is buried 
_LC2_C18 = LCELL( _EQ179);
  _EQ179 = !_LC1_C17 & !_LC6_E23 &  PC5
         #  _LC1_C17 & !_LC6_E23 & !PC5
         #  data_in5 &  _LC6_E23;

-- Node name is ':3050' 
-- Equation name is '_LC7_C17', type is buried 
_LC7_C17 = LCELL( _EQ180);
  _EQ180 =  data_in4 &  _LC6_E23
         # !_LC6_C17 & !_LC6_E23 &  PC4
         #  _LC6_C17 & !_LC6_E23 & !PC4;

-- Node name is ':3059' 
-- Equation name is '_LC3_C17', type is buried 
_LC3_C17 = LCELL( _EQ181);
  _EQ181 =  data_in3 &  _LC6_E23
         # !_LC2_C17 & !_LC6_E23 &  PC3
         #  _LC2_C17 & !_LC6_E23 & !PC3;

-- Node name is ':3068' 
-- Equation name is '_LC2_C12', type is buried 
_LC2_C12 = LCELL( _EQ182);
  _EQ182 = !_LC4_C1 & !_LC6_E23 &  PC2
         #  _LC4_C1 & !_LC6_E23 & !PC2
         #  data_in2 &  _LC6_E23;

-- Node name is ':3077' 
-- Equation name is '_LC2_C1', type is buried 
_LC2_C1  = LCELL( _EQ183);
  _EQ183 =  data_in1 &  _LC6_E23
         # !_LC6_E23 & !PC0 &  PC1
         # !_LC6_E23 &  PC0 & !PC1;

-- Node name is ':3086' 
-- Equation name is '_LC6_C16', type is buried 
_LC6_C16 = LCELL( _EQ184);
  _EQ184 =  data_in0 &  _LC6_E23
         # !_LC6_E23 & !PC0;



Project Information                       e:\vhdldesigns\ee231\14up2dp\up3.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:01
   Logic Synthesizer                      00:00:02
   Partitioner                            00:00:00
   Fitter                                 00:00:13
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:02
   --------------------------             --------
   Total Time                             00:00:19


Memory Allocated
-----------------

Peak memory allocated during compilation  = 35,992K
