// Seed: 169820395
module module_0 (
    input uwire id_0,
    input wand id_1,
    input tri1 id_2,
    output tri1 id_3,
    input uwire id_4,
    input tri id_5,
    output supply0 id_6,
    output wor id_7,
    input wand id_8,
    input wire id_9,
    output wand id_10,
    input supply0 id_11,
    input wand id_12,
    input uwire id_13,
    input supply1 id_14,
    input tri id_15
);
  tri0 id_17 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    output wire id_2,
    input supply1 id_3,
    output tri1 id_4,
    output uwire id_5,
    output tri id_6
);
  logic [-1 : -1] id_8;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_3,
      id_1,
      id_3,
      id_3,
      id_5,
      id_6,
      id_3,
      id_3,
      id_4,
      id_0,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
