--
--	Conversion of Manchester encoder-decoder.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Thu Feb 27 16:43:09 2020
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__LOAD_net_0 : bit;
SIGNAL Net_10625 : bit;
SIGNAL tmpFB_0__LOAD_net_0 : bit;
SIGNAL tmpIO_0__LOAD_net_0 : bit;
TERMINAL tmpSIOVREF__LOAD_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__LOAD_net_0 : bit;
SIGNAL Net_9581 : bit;
SIGNAL tmpOE__Sh_out_net_0 : bit;
SIGNAL Net_10649 : bit;
SIGNAL tmpFB_0__Sh_out_net_0 : bit;
SIGNAL tmpIO_0__Sh_out_net_0 : bit;
TERMINAL tmpSIOVREF__Sh_out_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Sh_out_net_0 : bit;
SIGNAL \FrameAllow:clk\ : bit;
SIGNAL \FrameAllow:rst\ : bit;
SIGNAL Net_7248 : bit;
SIGNAL \FrameAllow:control_out_0\ : bit;
SIGNAL Net_10584 : bit;
SIGNAL \FrameAllow:control_out_1\ : bit;
SIGNAL Net_10593 : bit;
SIGNAL \FrameAllow:control_out_2\ : bit;
SIGNAL Net_10585 : bit;
SIGNAL \FrameAllow:control_out_3\ : bit;
SIGNAL Net_10587 : bit;
SIGNAL \FrameAllow:control_out_4\ : bit;
SIGNAL Net_10588 : bit;
SIGNAL \FrameAllow:control_out_5\ : bit;
SIGNAL Net_10589 : bit;
SIGNAL \FrameAllow:control_out_6\ : bit;
SIGNAL Net_10590 : bit;
SIGNAL \FrameAllow:control_out_7\ : bit;
SIGNAL \FrameAllow:control_7\ : bit;
SIGNAL \FrameAllow:control_6\ : bit;
SIGNAL \FrameAllow:control_5\ : bit;
SIGNAL \FrameAllow:control_4\ : bit;
SIGNAL \FrameAllow:control_3\ : bit;
SIGNAL \FrameAllow:control_2\ : bit;
SIGNAL \FrameAllow:control_1\ : bit;
SIGNAL \FrameAllow:control_0\ : bit;
SIGNAL S : bit;
SIGNAL Net_10749 : bit;
SIGNAL Net_3360 : bit;
SIGNAL tmpOE__TC_net_0 : bit;
SIGNAL Net_10667 : bit;
SIGNAL tmpFB_0__TC_net_0 : bit;
SIGNAL tmpIO_0__TC_net_0 : bit;
TERMINAL tmpSIOVREF__TC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TC_net_0 : bit;
SIGNAL tmpOE__Compare_net_0 : bit;
SIGNAL Net_10679 : bit;
SIGNAL tmpFB_0__Compare_net_0 : bit;
SIGNAL tmpIO_0__Compare_net_0 : bit;
TERMINAL tmpSIOVREF__Compare_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Compare_net_0 : bit;
SIGNAL Net_1463 : bit;
SIGNAL Net_10511 : bit;
SIGNAL tmpOE__ClockEncDelay_net_0 : bit;
SIGNAL tmpFB_0__ClockEncDelay_net_0 : bit;
SIGNAL tmpIO_0__ClockEncDelay_net_0 : bit;
TERMINAL tmpSIOVREF__ClockEncDelay_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ClockEncDelay_net_0 : bit;
SIGNAL Net_2241 : bit;
SIGNAL tmpOE__DOut1P_net_0 : bit;
SIGNAL My_wire_1 : bit;
SIGNAL tmpFB_0__DOut1P_net_0 : bit;
SIGNAL tmpIO_0__DOut1P_net_0 : bit;
TERMINAL tmpSIOVREF__DOut1P_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DOut1P_net_0 : bit;
SIGNAL preouts_0 : bit;
SIGNAL preouts_2 : bit;
SIGNAL preouts_1 : bit;
SIGNAL \GlitchFilter_3:op_clk\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:or_term\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:sample\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:and_term\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:last_state\ : bit;
SIGNAL My_wire_0 : bit;
SIGNAL \GlitchFilter_3:genblk1[1]:or_term\ : bit;
SIGNAL \GlitchFilter_3:genblk1[1]:sample\ : bit;
SIGNAL \GlitchFilter_3:genblk1[1]:and_term\ : bit;
SIGNAL \GlitchFilter_3:genblk1[1]:last_state\ : bit;
SIGNAL \GlitchFilter_3:genblk1[2]:or_term\ : bit;
SIGNAL \GlitchFilter_3:genblk1[2]:sample\ : bit;
SIGNAL \GlitchFilter_3:genblk1[2]:and_term\ : bit;
SIGNAL \GlitchFilter_3:genblk1[2]:last_state\ : bit;
SIGNAL My_wire_2 : bit;
SIGNAL tmpOE__EN1_net_0 : bit;
SIGNAL tmpFB_0__EN1_net_0 : bit;
SIGNAL tmpIO_0__EN1_net_0 : bit;
TERMINAL tmpSIOVREF__EN1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__EN1_net_0 : bit;
SIGNAL tmpOE__DOut1N_net_0 : bit;
SIGNAL tmpFB_0__DOut1N_net_0 : bit;
SIGNAL tmpIO_0__DOut1N_net_0 : bit;
TERMINAL tmpSIOVREF__DOut1N_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DOut1N_net_0 : bit;
SIGNAL Net_7404 : bit;
SIGNAL \TransmitShiftReg:Net_350\ : bit;
SIGNAL \TransmitShiftReg:Net_2\ : bit;
SIGNAL \TransmitShiftReg:Net_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:ctrl_clk_enable\ : bit;
SIGNAL \TransmitShiftReg:bSR:control_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:ctrl_f0_full\ : bit;
SIGNAL \TransmitShiftReg:bSR:control_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:clk_fin\ : bit;
SIGNAL \TransmitShiftReg:bSR:control_7\ : bit;
SIGNAL \TransmitShiftReg:bSR:control_6\ : bit;
SIGNAL \TransmitShiftReg:bSR:control_5\ : bit;
SIGNAL \TransmitShiftReg:bSR:control_4\ : bit;
SIGNAL \TransmitShiftReg:bSR:control_3\ : bit;
SIGNAL \TransmitShiftReg:bSR:control_2\ : bit;
SIGNAL \TransmitShiftReg:bSR:status_2\ : bit;
SIGNAL \TransmitShiftReg:bSR:status_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:final_load\ : bit;
SIGNAL \TransmitShiftReg:bSR:status_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:status_3\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_blk_stat_final\ : bit;
SIGNAL \TransmitShiftReg:bSR:status_4\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_bus_stat_final\ : bit;
SIGNAL \TransmitShiftReg:bSR:status_5\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_blk_stat_final\ : bit;
SIGNAL \TransmitShiftReg:bSR:status_6\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_bus_stat_final\ : bit;
SIGNAL Net_10480 : bit;
SIGNAL \TransmitShiftReg:bSR:load_reg\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_blk_stat_32_3\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_bus_stat_32_3\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_blk_stat_32_3\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_bus_stat_32_3\ : bit;
SIGNAL \TransmitShiftReg:bSR:reset\ : bit;
SIGNAL \TransmitShiftReg:bSR:store\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:so_32_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_bus_stat_32_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_blk_stat_32_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_bus_stat_32_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_blk_stat_32_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:so_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_right0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_left0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:msb0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq0_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq0_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt0_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt0_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero0_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero0_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff0_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff0_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap0_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap0_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cfb0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:so_32_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_bus_stat_32_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_blk_stat_32_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_bus_stat_32_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_blk_stat_32_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:so_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_right1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_left1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:msb1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq1_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq1_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt1_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt1_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero1_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero1_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff1_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff1_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap1_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap1_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cfb1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:so_32_2\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_bus_stat_32_2\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_blk_stat_32_2\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_bus_stat_32_2\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_blk_stat_32_2\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:so_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry2\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_right2\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_left2\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:msb2\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq2_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq2_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt2_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt2_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero2_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero2_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff2_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff2_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap2_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap2_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cfb2\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:so_32_3\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:so_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL Net_10554 : bit;
SIGNAL Net_9761 : bit;
SIGNAL Net_9792 : bit;
TERMINAL Net_10562 : bit;
TERMINAL Net_10561 : bit;
SIGNAL tmpOE__Start_net_0 : bit;
SIGNAL tmpIO_0__Start_net_0 : bit;
TERMINAL tmpSIOVREF__Start_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Start_net_0 : bit;
SIGNAL \StartButton:status_0\ : bit;
SIGNAL \StartButton:status_1\ : bit;
SIGNAL \StartButton:status_2\ : bit;
SIGNAL \StartButton:status_3\ : bit;
SIGNAL \StartButton:status_4\ : bit;
SIGNAL \StartButton:status_5\ : bit;
SIGNAL \StartButton:status_6\ : bit;
SIGNAL \StartButton:status_7\ : bit;
SIGNAL cydff_12 : bit;
SIGNAL cydff_12R : bit;
SIGNAL cydff_12S : bit;
SIGNAL Net_10110 : bit;
SIGNAL Net_10457 : bit;
SIGNAL \StartTransmit:clk\ : bit;
SIGNAL \StartTransmit:rst\ : bit;
SIGNAL \StartTransmit:control_out_0\ : bit;
SIGNAL Net_10526 : bit;
SIGNAL \StartTransmit:control_out_1\ : bit;
SIGNAL Net_10527 : bit;
SIGNAL \StartTransmit:control_out_2\ : bit;
SIGNAL Net_10528 : bit;
SIGNAL \StartTransmit:control_out_3\ : bit;
SIGNAL Net_10529 : bit;
SIGNAL \StartTransmit:control_out_4\ : bit;
SIGNAL Net_10530 : bit;
SIGNAL \StartTransmit:control_out_5\ : bit;
SIGNAL Net_10531 : bit;
SIGNAL \StartTransmit:control_out_6\ : bit;
SIGNAL Net_10532 : bit;
SIGNAL \StartTransmit:control_out_7\ : bit;
SIGNAL \StartTransmit:control_7\ : bit;
SIGNAL \StartTransmit:control_6\ : bit;
SIGNAL \StartTransmit:control_5\ : bit;
SIGNAL \StartTransmit:control_4\ : bit;
SIGNAL \StartTransmit:control_3\ : bit;
SIGNAL \StartTransmit:control_2\ : bit;
SIGNAL \StartTransmit:control_1\ : bit;
SIGNAL \StartTransmit:control_0\ : bit;
SIGNAL Net_819 : bit;
SIGNAL cydff_1 : bit;
SIGNAL Net_11393 : bit;
SIGNAL Net_10925 : bit;
SIGNAL \BitCounterEnc:Net_43\ : bit;
SIGNAL \BitCounterEnc:Net_49\ : bit;
SIGNAL \BitCounterEnc:Net_82\ : bit;
SIGNAL \BitCounterEnc:Net_89\ : bit;
SIGNAL \BitCounterEnc:Net_95\ : bit;
SIGNAL \BitCounterEnc:Net_91\ : bit;
SIGNAL \BitCounterEnc:Net_102\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:ctrl_enable\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:control_7\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:control_6\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:control_5\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:control_4\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:control_3\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:control_2\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:control_1\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:control_0\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:prevCapture\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:capt_rising\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:capt_falling\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:capt_either_edge\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:hwCapture\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:reload\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:reload_tc\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:final_enable\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:counter_enable\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:status_0\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:cmp_out_status\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:status_1\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:per_zero\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:status_2\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:overflow_status\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:status_3\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:underflow_status\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:status_4\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:status_5\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:fifo_full\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:status_6\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:fifo_nempty\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:reset\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:overflow\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:dp_dir\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:per_equal\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:underflow\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:tc_i\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:tc_reg_i\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:cmp_out_i\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:cmp_less\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:prevCompare\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:count_stored_i\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:count_enable\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:cs_addr_2\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:cs_addr_1\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:cs_addr_0\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:nc42\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:per_FF\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:cmp_equal\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:z1\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:z1\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:ff1\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:ff1\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:ov_msb\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:co_msb\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:cmsb\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:so\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:so\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:z0_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:z1_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:so_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL cydff_11 : bit;
SIGNAL cydff_11R : bit;
SIGNAL cydff_11S : bit;
SIGNAL tmpOE__ClockEnc_net_0 : bit;
SIGNAL tmpFB_0__ClockEnc_net_0 : bit;
SIGNAL tmpIO_0__ClockEnc_net_0 : bit;
TERMINAL tmpSIOVREF__ClockEnc_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ClockEnc_net_0 : bit;
SIGNAL tmpOE__LOAD_1_net_0 : bit;
SIGNAL tmpFB_0__LOAD_1_net_0 : bit;
SIGNAL tmpIO_0__LOAD_1_net_0 : bit;
TERMINAL tmpSIOVREF__LOAD_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LOAD_1_net_0 : bit;
SIGNAL Net_10896 : bit;
SIGNAL cydff_5 : bit;
SIGNAL Net_1037 : bit;
SIGNAL cydff_5R : bit;
SIGNAL cydff_5S : bit;
SIGNAL Net_1453 : bit;
SIGNAL cydff_6 : bit;
SIGNAL Net_10720 : bit;
SIGNAL cydff_6R : bit;
SIGNAL cydff_6S : bit;
SIGNAL cydff_8 : bit;
SIGNAL Net_10731 : bit;
SIGNAL cydff_8R : bit;
SIGNAL cydff_8S : bit;
SIGNAL Net_10696 : bit;
SIGNAL cydff_3 : bit;
SIGNAL Net_10746 : bit;
SIGNAL cydff_3R : bit;
SIGNAL cydff_3S : bit;
SIGNAL tmpOE__LED_net_0 : bit;
SIGNAL Net_10805 : bit;
SIGNAL tmpFB_0__LED_net_0 : bit;
SIGNAL tmpIO_0__LED_net_0 : bit;
TERMINAL tmpSIOVREF__LED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_net_0 : bit;
SIGNAL \LED_ON:clk\ : bit;
SIGNAL \LED_ON:rst\ : bit;
SIGNAL \LED_ON:control_out_0\ : bit;
SIGNAL Net_10802 : bit;
SIGNAL \LED_ON:control_out_1\ : bit;
SIGNAL Net_10803 : bit;
SIGNAL \LED_ON:control_out_2\ : bit;
SIGNAL Net_10804 : bit;
SIGNAL \LED_ON:control_out_3\ : bit;
SIGNAL Net_10806 : bit;
SIGNAL \LED_ON:control_out_4\ : bit;
SIGNAL Net_10807 : bit;
SIGNAL \LED_ON:control_out_5\ : bit;
SIGNAL Net_10808 : bit;
SIGNAL \LED_ON:control_out_6\ : bit;
SIGNAL Net_10809 : bit;
SIGNAL \LED_ON:control_out_7\ : bit;
SIGNAL \LED_ON:control_7\ : bit;
SIGNAL \LED_ON:control_6\ : bit;
SIGNAL \LED_ON:control_5\ : bit;
SIGNAL \LED_ON:control_4\ : bit;
SIGNAL \LED_ON:control_3\ : bit;
SIGNAL \LED_ON:control_2\ : bit;
SIGNAL \LED_ON:control_1\ : bit;
SIGNAL \LED_ON:control_0\ : bit;
SIGNAL Net_11008 : bit;
SIGNAL Net_11018 : bit;
SIGNAL \usec_counter:Net_43\ : bit;
SIGNAL Net_11068 : bit;
SIGNAL \usec_counter:Net_49\ : bit;
SIGNAL \usec_counter:Net_82\ : bit;
SIGNAL \usec_counter:Net_89\ : bit;
SIGNAL \usec_counter:Net_95\ : bit;
SIGNAL \usec_counter:Net_91\ : bit;
SIGNAL \usec_counter:Net_102\ : bit;
SIGNAL \usec_counter:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \usec_counter:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \usec_counter:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \usec_counter:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \usec_counter:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \usec_counter:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \usec_counter:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \usec_counter:CounterUDB:control_7\ : bit;
SIGNAL \usec_counter:CounterUDB:control_6\ : bit;
SIGNAL \usec_counter:CounterUDB:control_5\ : bit;
SIGNAL \usec_counter:CounterUDB:control_4\ : bit;
SIGNAL \usec_counter:CounterUDB:control_3\ : bit;
SIGNAL \usec_counter:CounterUDB:control_2\ : bit;
SIGNAL \usec_counter:CounterUDB:control_1\ : bit;
SIGNAL \usec_counter:CounterUDB:control_0\ : bit;
SIGNAL \usec_counter:CounterUDB:ctrl_enable\ : bit;
SIGNAL \usec_counter:CounterUDB:prevCapture\ : bit;
SIGNAL Net_11269 : bit;
SIGNAL \usec_counter:CounterUDB:capt_rising\ : bit;
SIGNAL \usec_counter:CounterUDB:capt_falling\ : bit;
SIGNAL \usec_counter:CounterUDB:capt_either_edge\ : bit;
SIGNAL \usec_counter:CounterUDB:hwCapture\ : bit;
SIGNAL \usec_counter:CounterUDB:reload\ : bit;
SIGNAL \usec_counter:CounterUDB:final_enable\ : bit;
SIGNAL \usec_counter:CounterUDB:counter_enable\ : bit;
SIGNAL \usec_counter:CounterUDB:status_0\ : bit;
SIGNAL \usec_counter:CounterUDB:cmp_out_status\ : bit;
SIGNAL \usec_counter:CounterUDB:status_1\ : bit;
SIGNAL \usec_counter:CounterUDB:per_zero\ : bit;
SIGNAL \usec_counter:CounterUDB:status_2\ : bit;
SIGNAL \usec_counter:CounterUDB:overflow_status\ : bit;
SIGNAL \usec_counter:CounterUDB:status_3\ : bit;
SIGNAL \usec_counter:CounterUDB:underflow_status\ : bit;
SIGNAL \usec_counter:CounterUDB:status_4\ : bit;
SIGNAL \usec_counter:CounterUDB:status_5\ : bit;
SIGNAL \usec_counter:CounterUDB:fifo_full\ : bit;
SIGNAL \usec_counter:CounterUDB:status_6\ : bit;
SIGNAL \usec_counter:CounterUDB:fifo_nempty\ : bit;
SIGNAL \usec_counter:CounterUDB:reset\ : bit;
SIGNAL \usec_counter:CounterUDB:overflow\ : bit;
SIGNAL \usec_counter:CounterUDB:dp_dir\ : bit;
SIGNAL \usec_counter:CounterUDB:per_equal\ : bit;
SIGNAL \usec_counter:CounterUDB:underflow\ : bit;
SIGNAL \usec_counter:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \usec_counter:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \usec_counter:CounterUDB:tc_i\ : bit;
SIGNAL \usec_counter:CounterUDB:tc_reg_i\ : bit;
SIGNAL \usec_counter:CounterUDB:cmp_out_i\ : bit;
SIGNAL \usec_counter:CounterUDB:cmp_equal\ : bit;
SIGNAL \usec_counter:CounterUDB:prevCompare\ : bit;
SIGNAL \usec_counter:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_11207 : bit;
SIGNAL \usec_counter:CounterUDB:count_stored_i\ : bit;
SIGNAL Net_11406 : bit;
SIGNAL \usec_counter:CounterUDB:count_enable\ : bit;
SIGNAL \usec_counter:CounterUDB:reload_tc\ : bit;
SIGNAL \usec_counter:CounterUDB:cs_addr_2\ : bit;
SIGNAL \usec_counter:CounterUDB:cs_addr_1\ : bit;
SIGNAL \usec_counter:CounterUDB:cs_addr_0\ : bit;
SIGNAL \usec_counter:CounterUDB:nc19\ : bit;
SIGNAL \usec_counter:CounterUDB:nc21\ : bit;
SIGNAL \usec_counter:CounterUDB:nc2\ : bit;
SIGNAL \usec_counter:CounterUDB:nc12\ : bit;
SIGNAL \usec_counter:CounterUDB:nc4\ : bit;
SIGNAL \usec_counter:CounterUDB:nc6\ : bit;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:nc33\ : bit;
SIGNAL \usec_counter:CounterUDB:nc35\ : bit;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:carry0\ : bit;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:sh_right0\ : bit;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:sh_left0\ : bit;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:msb0\ : bit;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:cmp_eq0_1\ : bit;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:cmp_eq0_0\ : bit;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:cmp_lt0_1\ : bit;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:cmp_lt0_0\ : bit;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:cmp_zero0_1\ : bit;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:cmp_zero0_0\ : bit;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:cmp_ff0_1\ : bit;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:cmp_ff0_0\ : bit;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:cap0_1\ : bit;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:cap0_0\ : bit;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:cfb0\ : bit;
SIGNAL \usec_counter:CounterUDB:nc18\ : bit;
SIGNAL \usec_counter:CounterUDB:nc20\ : bit;
SIGNAL \usec_counter:CounterUDB:nc1\ : bit;
SIGNAL \usec_counter:CounterUDB:nc11\ : bit;
SIGNAL \usec_counter:CounterUDB:nc3\ : bit;
SIGNAL \usec_counter:CounterUDB:nc5\ : bit;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:nc32\ : bit;
SIGNAL \usec_counter:CounterUDB:nc34\ : bit;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:carry1\ : bit;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:sh_right1\ : bit;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:sh_left1\ : bit;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:msb1\ : bit;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:cmp_eq1_1\ : bit;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:cmp_eq1_0\ : bit;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:cmp_lt1_1\ : bit;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:cmp_lt1_0\ : bit;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:cmp_zero1_1\ : bit;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:cmp_zero1_0\ : bit;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:cmp_ff1_1\ : bit;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:cmp_ff1_0\ : bit;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:cap1_1\ : bit;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:cap1_0\ : bit;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:cfb1\ : bit;
SIGNAL \usec_counter:CounterUDB:nc44\ : bit;
SIGNAL \usec_counter:CounterUDB:per_FF\ : bit;
SIGNAL \usec_counter:CounterUDB:cmp_less\ : bit;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:z1_2\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:ff1_2\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:so_2\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:so_2\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \usec_counter:CounterUDB:sC24:counterdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \usec_counter:CounterUDB:sC24:counterdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Control_Capture:clk\ : bit;
SIGNAL \Control_Capture:rst\ : bit;
SIGNAL Net_11310 : bit;
SIGNAL \Control_Capture:control_out_0\ : bit;
SIGNAL Net_11273 : bit;
SIGNAL \Control_Capture:control_out_1\ : bit;
SIGNAL Net_11274 : bit;
SIGNAL \Control_Capture:control_out_2\ : bit;
SIGNAL Net_11275 : bit;
SIGNAL \Control_Capture:control_out_3\ : bit;
SIGNAL Net_11276 : bit;
SIGNAL \Control_Capture:control_out_4\ : bit;
SIGNAL Net_11277 : bit;
SIGNAL \Control_Capture:control_out_5\ : bit;
SIGNAL Net_11278 : bit;
SIGNAL \Control_Capture:control_out_6\ : bit;
SIGNAL Net_11279 : bit;
SIGNAL \Control_Capture:control_out_7\ : bit;
SIGNAL \Control_Capture:control_7\ : bit;
SIGNAL \Control_Capture:control_6\ : bit;
SIGNAL \Control_Capture:control_5\ : bit;
SIGNAL \Control_Capture:control_4\ : bit;
SIGNAL \Control_Capture:control_3\ : bit;
SIGNAL \Control_Capture:control_2\ : bit;
SIGNAL \Control_Capture:control_1\ : bit;
SIGNAL \Control_Capture:control_0\ : bit;
SIGNAL Net_11283 : bit;
SIGNAL cydff_15 : bit;
SIGNAL Net_11009 : bit;
SIGNAL cydff_15R : bit;
SIGNAL cydff_15S : bit;
SIGNAL tmpOE__PPS_net_0 : bit;
SIGNAL tmpIO_0__PPS_net_0 : bit;
TERMINAL tmpSIOVREF__PPS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PPS_net_0 : bit;
SIGNAL \Control_Period:clk\ : bit;
SIGNAL \Control_Period:rst\ : bit;
SIGNAL Net_860 : bit;
SIGNAL \Control_Period:control_out_0\ : bit;
SIGNAL Net_914 : bit;
SIGNAL \Control_Period:control_out_1\ : bit;
SIGNAL Net_11319 : bit;
SIGNAL \Control_Period:control_out_2\ : bit;
SIGNAL Net_11320 : bit;
SIGNAL \Control_Period:control_out_3\ : bit;
SIGNAL Net_11321 : bit;
SIGNAL \Control_Period:control_out_4\ : bit;
SIGNAL Net_11322 : bit;
SIGNAL \Control_Period:control_out_5\ : bit;
SIGNAL Net_11323 : bit;
SIGNAL \Control_Period:control_out_6\ : bit;
SIGNAL Net_11324 : bit;
SIGNAL \Control_Period:control_out_7\ : bit;
SIGNAL \Control_Period:control_7\ : bit;
SIGNAL \Control_Period:control_6\ : bit;
SIGNAL \Control_Period:control_5\ : bit;
SIGNAL \Control_Period:control_4\ : bit;
SIGNAL \Control_Period:control_3\ : bit;
SIGNAL \Control_Period:control_2\ : bit;
SIGNAL \Control_Period:control_1\ : bit;
SIGNAL \Control_Period:control_0\ : bit;
SIGNAL Net_867 : bit;
SIGNAL cydff_10 : bit;
SIGNAL Net_10916 : bit;
SIGNAL Net_853 : bit;
SIGNAL Net_677 : bit;
SIGNAL Net_11403 : bit;
SIGNAL cydff_9 : bit;
SIGNAL Net_686 : bit;
SIGNAL tmpOE__Clock_tiktak_net_0 : bit;
SIGNAL tmpFB_0__Clock_tiktak_net_0 : bit;
SIGNAL tmpIO_0__Clock_tiktak_net_0 : bit;
TERMINAL tmpSIOVREF__Clock_tiktak_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Clock_tiktak_net_0 : bit;
SIGNAL \Sigma:tmp__Sigma_ins_2\ : bit;
SIGNAL \Sigma:tmp__Sigma_ins_1\ : bit;
SIGNAL Net_698 : bit;
SIGNAL \Sigma:tmp__Sigma_ins_0\ : bit;
SIGNAL \Sigma:tmp__Sigma_reg_1\ : bit;
SIGNAL \Sigma:tmp__Sigma_reg_0\ : bit;
SIGNAL Net_10946 : bit;
SIGNAL \SigmaReg:Net_350\ : bit;
SIGNAL \SigmaReg:Net_1\ : bit;
SIGNAL \SigmaReg:Net_2\ : bit;
SIGNAL \SigmaReg:bSR:ctrl_clk_enable\ : bit;
SIGNAL \SigmaReg:bSR:control_0\ : bit;
SIGNAL \SigmaReg:bSR:ctrl_f0_full\ : bit;
SIGNAL \SigmaReg:bSR:control_1\ : bit;
SIGNAL \SigmaReg:bSR:clk_fin\ : bit;
SIGNAL \SigmaReg:bSR:control_7\ : bit;
SIGNAL \SigmaReg:bSR:control_6\ : bit;
SIGNAL \SigmaReg:bSR:control_5\ : bit;
SIGNAL \SigmaReg:bSR:control_4\ : bit;
SIGNAL \SigmaReg:bSR:control_3\ : bit;
SIGNAL \SigmaReg:bSR:control_2\ : bit;
SIGNAL \SigmaReg:bSR:status_2\ : bit;
SIGNAL \SigmaReg:bSR:status_0\ : bit;
SIGNAL \SigmaReg:bSR:final_load\ : bit;
SIGNAL \SigmaReg:bSR:status_1\ : bit;
SIGNAL \SigmaReg:bSR:status_3\ : bit;
SIGNAL \SigmaReg:bSR:f0_blk_stat_final\ : bit;
SIGNAL \SigmaReg:bSR:status_4\ : bit;
SIGNAL \SigmaReg:bSR:f0_bus_stat_final\ : bit;
SIGNAL \SigmaReg:bSR:status_5\ : bit;
SIGNAL \SigmaReg:bSR:f1_blk_stat_final\ : bit;
SIGNAL \SigmaReg:bSR:status_6\ : bit;
SIGNAL \SigmaReg:bSR:f1_bus_stat_final\ : bit;
SIGNAL Net_11272 : bit;
SIGNAL \SigmaReg:bSR:load_reg\ : bit;
SIGNAL \SigmaReg:bSR:f0_blk_stat_32_3\ : bit;
SIGNAL \SigmaReg:bSR:f0_bus_stat_32_3\ : bit;
SIGNAL \SigmaReg:bSR:f1_blk_stat_32_3\ : bit;
SIGNAL \SigmaReg:bSR:f1_bus_stat_32_3\ : bit;
SIGNAL \SigmaReg:bSR:reset\ : bit;
SIGNAL \SigmaReg:bSR:store\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ce0_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cl0_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:z0_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:z0_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ff0_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ce1_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cl1_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:z1_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:z1_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ff1_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:co_msb_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cmsb_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:so_32_0\ : bit;
SIGNAL \SigmaReg:bSR:f0_bus_stat_32_0\ : bit;
SIGNAL \SigmaReg:bSR:f0_blk_stat_32_0\ : bit;
SIGNAL \SigmaReg:bSR:f1_bus_stat_32_0\ : bit;
SIGNAL \SigmaReg:bSR:f1_blk_stat_32_0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:so_reg_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:carry0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:sh_right0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:sh_left0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:msb0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_eq0_1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_eq0_0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_lt0_1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_lt0_0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_zero0_1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_zero0_0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_ff0_1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_ff0_0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cap0_1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cap0_0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cfb0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ce0_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cl0_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:z0_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:z0_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ff0_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ce1_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cl1_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:z1_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:z1_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ff1_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:co_msb_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cmsb_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:so_32_1\ : bit;
SIGNAL \SigmaReg:bSR:f0_bus_stat_32_1\ : bit;
SIGNAL \SigmaReg:bSR:f0_blk_stat_32_1\ : bit;
SIGNAL \SigmaReg:bSR:f1_bus_stat_32_1\ : bit;
SIGNAL \SigmaReg:bSR:f1_blk_stat_32_1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:so_reg_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:carry1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:sh_right1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:sh_left1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:msb1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_eq1_1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_eq1_0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_lt1_1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_lt1_0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_zero1_1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_zero1_0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_ff1_1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_ff1_0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cap1_1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cap1_0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cfb1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ce0_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cl0_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:z0_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:z0_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ff0_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ce1_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cl1_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:z1_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:z1_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ff1_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:co_msb_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cmsb_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:so_32_2\ : bit;
SIGNAL \SigmaReg:bSR:f0_bus_stat_32_2\ : bit;
SIGNAL \SigmaReg:bSR:f0_blk_stat_32_2\ : bit;
SIGNAL \SigmaReg:bSR:f1_bus_stat_32_2\ : bit;
SIGNAL \SigmaReg:bSR:f1_blk_stat_32_2\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:so_reg_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:carry2\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:sh_right2\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:sh_left2\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:msb2\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_eq2_1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_eq2_0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_lt2_1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_lt2_0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_zero2_1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_zero2_0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_ff2_1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmp_ff2_0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cap2_1\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cap2_0\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cfb2\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ce0_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ce0_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cl0_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cl0_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:z0_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:z0_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ff0_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ff0_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ce1_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ce1_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cl1_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cl1_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:z1_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:z1_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ff1_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:co_msb_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cmsb_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:so_32_3\ : bit;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:so_reg_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \SigmaReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \SigmaReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Period:Net_350\ : bit;
SIGNAL \Period:Net_1\ : bit;
SIGNAL \Period:Net_2\ : bit;
SIGNAL \Period:bSR:ctrl_clk_enable\ : bit;
SIGNAL \Period:bSR:control_0\ : bit;
SIGNAL \Period:bSR:ctrl_f0_full\ : bit;
SIGNAL \Period:bSR:control_1\ : bit;
SIGNAL \Period:bSR:clk_fin\ : bit;
SIGNAL \Period:bSR:control_7\ : bit;
SIGNAL \Period:bSR:control_6\ : bit;
SIGNAL \Period:bSR:control_5\ : bit;
SIGNAL \Period:bSR:control_4\ : bit;
SIGNAL \Period:bSR:control_3\ : bit;
SIGNAL \Period:bSR:control_2\ : bit;
SIGNAL \Period:bSR:status_2\ : bit;
SIGNAL \Period:bSR:status_0\ : bit;
SIGNAL \Period:bSR:final_load\ : bit;
SIGNAL \Period:bSR:status_1\ : bit;
SIGNAL \Period:bSR:status_3\ : bit;
SIGNAL \Period:bSR:f0_blk_stat_final\ : bit;
SIGNAL \Period:bSR:status_4\ : bit;
SIGNAL \Period:bSR:f0_bus_stat_final\ : bit;
SIGNAL \Period:bSR:status_5\ : bit;
SIGNAL \Period:bSR:f1_blk_stat_final\ : bit;
SIGNAL \Period:bSR:status_6\ : bit;
SIGNAL \Period:bSR:f1_bus_stat_final\ : bit;
SIGNAL Net_11173 : bit;
SIGNAL \Period:bSR:load_reg\ : bit;
SIGNAL \Period:bSR:f0_blk_stat_32_3\ : bit;
SIGNAL \Period:bSR:f0_bus_stat_32_3\ : bit;
SIGNAL \Period:bSR:f1_blk_stat_32_3\ : bit;
SIGNAL \Period:bSR:f1_bus_stat_32_3\ : bit;
SIGNAL \Period:bSR:reset\ : bit;
SIGNAL \Period:bSR:store\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ce0_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cl0_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:z0_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:z0_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ff0_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ce1_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cl1_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:z1_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ff1_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:so_32_0\ : bit;
SIGNAL \Period:bSR:f0_bus_stat_32_0\ : bit;
SIGNAL \Period:bSR:f0_blk_stat_32_0\ : bit;
SIGNAL \Period:bSR:f1_bus_stat_32_0\ : bit;
SIGNAL \Period:bSR:f1_blk_stat_32_0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:carry0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:sh_right0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:sh_left0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:msb0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_eq0_1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_eq0_0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_lt0_1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_lt0_0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_zero0_1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_zero0_0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_ff0_1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_ff0_0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cap0_1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cap0_0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cfb0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ce0_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cl0_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:z0_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:z0_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ff0_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ce1_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cl1_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:z1_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ff1_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:so_32_1\ : bit;
SIGNAL \Period:bSR:f0_bus_stat_32_1\ : bit;
SIGNAL \Period:bSR:f0_blk_stat_32_1\ : bit;
SIGNAL \Period:bSR:f1_bus_stat_32_1\ : bit;
SIGNAL \Period:bSR:f1_blk_stat_32_1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:carry1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:sh_right1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:sh_left1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:msb1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_eq1_1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_eq1_0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_lt1_1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_lt1_0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_zero1_1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_zero1_0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_ff1_1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_ff1_0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cap1_1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cap1_0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cfb1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ce0_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cl0_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:z0_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:z0_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ff0_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ce1_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cl1_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:z1_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ff1_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:so_32_2\ : bit;
SIGNAL \Period:bSR:f0_bus_stat_32_2\ : bit;
SIGNAL \Period:bSR:f0_blk_stat_32_2\ : bit;
SIGNAL \Period:bSR:f1_bus_stat_32_2\ : bit;
SIGNAL \Period:bSR:f1_blk_stat_32_2\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:carry2\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:sh_right2\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:sh_left2\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:msb2\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_eq2_1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_eq2_0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_lt2_1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_lt2_0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_zero2_1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_zero2_0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_ff2_1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmp_ff2_0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cap2_1\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cap2_0\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cfb2\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ce0_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ce0_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cl0_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cl0_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:z0_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:z0_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ff0_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ff0_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ce1_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ce1_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cl1_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cl1_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:z1_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:z1_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ff1_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:co_msb_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cmsb_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:so_32_3\ : bit;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:so_reg_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Period:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Period:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Boundary32bit:Net_82\ : bit;
SIGNAL \Boundary32bit:Net_91\ : bit;
SIGNAL \Boundary32bit:Net_48\ : bit;
SIGNAL \Boundary32bit:Net_47\ : bit;
SIGNAL \Boundary32bit:Net_42\ : bit;
SIGNAL Net_11239 : bit;
SIGNAL \Boundary32bit:Net_89\ : bit;
SIGNAL \Boundary32bit:Net_95\ : bit;
SIGNAL \Boundary32bit:Net_102\ : bit;
SIGNAL Net_11226 : bit;
SIGNAL \sec_counter:Net_43\ : bit;
SIGNAL Net_11224 : bit;
SIGNAL \sec_counter:Net_49\ : bit;
SIGNAL \sec_counter:Net_82\ : bit;
SIGNAL \sec_counter:Net_89\ : bit;
SIGNAL \sec_counter:Net_95\ : bit;
SIGNAL \sec_counter:Net_91\ : bit;
SIGNAL \sec_counter:Net_102\ : bit;
SIGNAL \sec_counter:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \sec_counter:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \sec_counter:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \sec_counter:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \sec_counter:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \sec_counter:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \sec_counter:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \sec_counter:CounterUDB:control_7\ : bit;
SIGNAL \sec_counter:CounterUDB:control_6\ : bit;
SIGNAL \sec_counter:CounterUDB:control_5\ : bit;
SIGNAL \sec_counter:CounterUDB:control_4\ : bit;
SIGNAL \sec_counter:CounterUDB:control_3\ : bit;
SIGNAL \sec_counter:CounterUDB:control_2\ : bit;
SIGNAL \sec_counter:CounterUDB:control_1\ : bit;
SIGNAL \sec_counter:CounterUDB:control_0\ : bit;
SIGNAL \sec_counter:CounterUDB:ctrl_enable\ : bit;
SIGNAL \sec_counter:CounterUDB:prevCapture\ : bit;
SIGNAL \sec_counter:CounterUDB:capt_rising\ : bit;
SIGNAL \sec_counter:CounterUDB:capt_falling\ : bit;
SIGNAL \sec_counter:CounterUDB:capt_either_edge\ : bit;
SIGNAL \sec_counter:CounterUDB:hwCapture\ : bit;
SIGNAL \sec_counter:CounterUDB:reload\ : bit;
SIGNAL \sec_counter:CounterUDB:final_enable\ : bit;
SIGNAL \sec_counter:CounterUDB:counter_enable\ : bit;
SIGNAL \sec_counter:CounterUDB:status_0\ : bit;
SIGNAL \sec_counter:CounterUDB:cmp_out_status\ : bit;
SIGNAL \sec_counter:CounterUDB:status_1\ : bit;
SIGNAL \sec_counter:CounterUDB:per_zero\ : bit;
SIGNAL \sec_counter:CounterUDB:status_2\ : bit;
SIGNAL \sec_counter:CounterUDB:overflow_status\ : bit;
SIGNAL \sec_counter:CounterUDB:status_3\ : bit;
SIGNAL \sec_counter:CounterUDB:underflow_status\ : bit;
SIGNAL \sec_counter:CounterUDB:status_4\ : bit;
SIGNAL \sec_counter:CounterUDB:status_5\ : bit;
SIGNAL \sec_counter:CounterUDB:fifo_full\ : bit;
SIGNAL \sec_counter:CounterUDB:status_6\ : bit;
SIGNAL \sec_counter:CounterUDB:fifo_nempty\ : bit;
SIGNAL \sec_counter:CounterUDB:reset\ : bit;
SIGNAL \sec_counter:CounterUDB:overflow\ : bit;
SIGNAL \sec_counter:CounterUDB:dp_dir\ : bit;
SIGNAL \sec_counter:CounterUDB:per_equal\ : bit;
SIGNAL \sec_counter:CounterUDB:underflow\ : bit;
SIGNAL \sec_counter:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \sec_counter:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \sec_counter:CounterUDB:tc_i\ : bit;
SIGNAL \sec_counter:CounterUDB:tc_reg_i\ : bit;
SIGNAL \sec_counter:CounterUDB:cmp_out_i\ : bit;
SIGNAL \sec_counter:CounterUDB:cmp_equal\ : bit;
SIGNAL \sec_counter:CounterUDB:prevCompare\ : bit;
SIGNAL \sec_counter:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_11225 : bit;
SIGNAL \sec_counter:CounterUDB:count_stored_i\ : bit;
SIGNAL \sec_counter:CounterUDB:count_enable\ : bit;
SIGNAL \sec_counter:CounterUDB:reload_tc\ : bit;
SIGNAL \sec_counter:CounterUDB:cs_addr_2\ : bit;
SIGNAL \sec_counter:CounterUDB:cs_addr_1\ : bit;
SIGNAL \sec_counter:CounterUDB:cs_addr_0\ : bit;
SIGNAL \sec_counter:CounterUDB:nc26\ : bit;
SIGNAL \sec_counter:CounterUDB:nc29\ : bit;
SIGNAL \sec_counter:CounterUDB:nc7\ : bit;
SIGNAL \sec_counter:CounterUDB:nc15\ : bit;
SIGNAL \sec_counter:CounterUDB:nc8\ : bit;
SIGNAL \sec_counter:CounterUDB:nc9\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:nc38\ : bit;
SIGNAL \sec_counter:CounterUDB:nc41\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:carry0\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:sh_right0\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:sh_left0\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:msb0\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cmp_eq0_1\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cmp_eq0_0\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cmp_lt0_1\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cmp_lt0_0\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cmp_zero0_1\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cmp_zero0_0\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cmp_ff0_1\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cmp_ff0_0\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cap0_1\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cap0_0\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cfb0\ : bit;
SIGNAL \sec_counter:CounterUDB:nc25\ : bit;
SIGNAL \sec_counter:CounterUDB:nc28\ : bit;
SIGNAL \sec_counter:CounterUDB:nc2\ : bit;
SIGNAL \sec_counter:CounterUDB:nc14\ : bit;
SIGNAL \sec_counter:CounterUDB:nc4\ : bit;
SIGNAL \sec_counter:CounterUDB:nc6\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:nc37\ : bit;
SIGNAL \sec_counter:CounterUDB:nc40\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:carry1\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:sh_right1\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:sh_left1\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:msb1\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cmp_eq1_1\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cmp_eq1_0\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cmp_lt1_1\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cmp_lt1_0\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cmp_zero1_1\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cmp_zero1_0\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cmp_ff1_1\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cmp_ff1_0\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cap1_1\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cap1_0\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cfb1\ : bit;
SIGNAL \sec_counter:CounterUDB:nc24\ : bit;
SIGNAL \sec_counter:CounterUDB:nc27\ : bit;
SIGNAL \sec_counter:CounterUDB:nc1\ : bit;
SIGNAL \sec_counter:CounterUDB:nc13\ : bit;
SIGNAL \sec_counter:CounterUDB:nc3\ : bit;
SIGNAL \sec_counter:CounterUDB:nc5\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:z1_2\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:ff1_2\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:so_2\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:so_2\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:nc36\ : bit;
SIGNAL \sec_counter:CounterUDB:nc39\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:carry2\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:sh_right2\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:sh_left2\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:msb2\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cmp_eq2_1\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cmp_eq2_0\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cmp_lt2_1\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cmp_lt2_0\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cmp_zero2_1\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cmp_zero2_0\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cmp_ff2_1\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cmp_ff2_0\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cap2_1\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cap2_0\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cfb2\ : bit;
SIGNAL \sec_counter:CounterUDB:nc45\ : bit;
SIGNAL \sec_counter:CounterUDB:per_FF\ : bit;
SIGNAL \sec_counter:CounterUDB:cmp_less\ : bit;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:z1_3\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:ff1_3\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:so_3\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:so_3\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \sec_counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \sec_counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Status_Period:status_0\ : bit;
SIGNAL \Status_Period:status_1\ : bit;
SIGNAL \Status_Period:status_2\ : bit;
SIGNAL \Status_Period:status_3\ : bit;
SIGNAL \Status_Period:status_4\ : bit;
SIGNAL \Status_Period:status_5\ : bit;
SIGNAL \Status_Period:status_6\ : bit;
SIGNAL \Status_Period:status_7\ : bit;
SIGNAL Net_11386 : bit;
SIGNAL tmpOE__Out_TikTak_net_0 : bit;
SIGNAL tmpFB_0__Out_TikTak_net_0 : bit;
SIGNAL tmpIO_0__Out_TikTak_net_0 : bit;
TERMINAL tmpSIOVREF__Out_TikTak_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Out_TikTak_net_0 : bit;
SIGNAL tmpOE__TC_word_net_0 : bit;
SIGNAL tmpFB_0__TC_word_net_0 : bit;
SIGNAL tmpIO_0__TC_word_net_0 : bit;
TERMINAL tmpSIOVREF__TC_word_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TC_word_net_0 : bit;
SIGNAL \UART_1:Net_9\ : bit;
SIGNAL \UART_1:Net_61\ : bit;
SIGNAL \UART_1:BUART:clock_op\ : bit;
SIGNAL \UART_1:BUART:reset_reg\ : bit;
SIGNAL \UART_1:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_1:BUART:reset_sr\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_11408 : bit;
SIGNAL \UART_1:BUART:txn\ : bit;
SIGNAL Net_11414 : bit;
SIGNAL \UART_1:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_11415 : bit;
SIGNAL \UART_1:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:tx_shift_out\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:counter_load_not\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_1:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_1:BUART:sc_out_7\ : bit;
SIGNAL \UART_1:BUART:sc_out_6\ : bit;
SIGNAL \UART_1:BUART:sc_out_5\ : bit;
SIGNAL \UART_1:BUART:sc_out_4\ : bit;
SIGNAL \UART_1:BUART:sc_out_3\ : bit;
SIGNAL \UART_1:BUART:sc_out_2\ : bit;
SIGNAL \UART_1:BUART:sc_out_1\ : bit;
SIGNAL \UART_1:BUART:sc_out_0\ : bit;
SIGNAL \UART_1:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_1:BUART:tx_status_6\ : bit;
SIGNAL \UART_1:BUART:tx_status_5\ : bit;
SIGNAL \UART_1:BUART:tx_status_4\ : bit;
SIGNAL \UART_1:BUART:tx_status_0\ : bit;
SIGNAL \UART_1:BUART:tx_status_1\ : bit;
SIGNAL \UART_1:BUART:tx_status_2\ : bit;
SIGNAL \UART_1:BUART:tx_status_3\ : bit;
SIGNAL Net_11410 : bit;
SIGNAL \UART_1:BUART:tx_bitclk\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_1:BUART:tx_mark\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_1:BUART:rx_postpoll\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:hd_shift_out\ : bit;
SIGNAL \UART_1:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_1:BUART:rx_fifofull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:rx_counter_load\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_1:BUART:rx_count_2\ : bit;
SIGNAL \UART_1:BUART:rx_count_1\ : bit;
SIGNAL \UART_1:BUART:rx_count_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_1:BUART:rx_count_6\ : bit;
SIGNAL \UART_1:BUART:rx_count_5\ : bit;
SIGNAL \UART_1:BUART:rx_count_4\ : bit;
SIGNAL \UART_1:BUART:rx_count_3\ : bit;
SIGNAL \UART_1:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_1:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_1:BUART:pollingrange\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\ : bit;
SIGNAL Net_11413 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\ : bit;
SIGNAL \UART_1:BUART:pollcount_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN1_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN1_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN2_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN2_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:rx_status_0\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_1\ : bit;
SIGNAL \UART_1:BUART:rx_status_2\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_3\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_1:BUART:rx_status_4\ : bit;
SIGNAL \UART_1:BUART:rx_status_5\ : bit;
SIGNAL \UART_1:BUART:rx_status_6\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_11409 : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\ : bit;
SIGNAL \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \UART_1:BUART:rx_address_detected\ : bit;
SIGNAL \UART_1:BUART:rx_last\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL \USBUART_1:Net_1010\ : bit;
SIGNAL \USBUART_1:tmpOE__Dm_net_0\ : bit;
SIGNAL \USBUART_1:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USBUART_1:Net_597\ : bit;
SIGNAL \USBUART_1:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBUART_1:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USBUART_1:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBUART_1:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBUART_1:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USBUART_1:Net_1000\ : bit;
SIGNAL \USBUART_1:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBUART_1:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_11420 : bit;
SIGNAL \USBUART_1:Net_1889\ : bit;
SIGNAL \USBUART_1:Net_1876\ : bit;
SIGNAL \USBUART_1:ep_int_8\ : bit;
SIGNAL \USBUART_1:ep_int_7\ : bit;
SIGNAL \USBUART_1:ep_int_6\ : bit;
SIGNAL \USBUART_1:ep_int_5\ : bit;
SIGNAL \USBUART_1:ep_int_4\ : bit;
SIGNAL \USBUART_1:ep_int_3\ : bit;
SIGNAL \USBUART_1:ep_int_2\ : bit;
SIGNAL \USBUART_1:ep_int_1\ : bit;
SIGNAL \USBUART_1:ep_int_0\ : bit;
SIGNAL \USBUART_1:Net_95\ : bit;
SIGNAL \USBUART_1:dma_request_7\ : bit;
SIGNAL \USBUART_1:dma_request_6\ : bit;
SIGNAL \USBUART_1:dma_request_5\ : bit;
SIGNAL \USBUART_1:dma_request_4\ : bit;
SIGNAL \USBUART_1:dma_request_3\ : bit;
SIGNAL \USBUART_1:dma_request_2\ : bit;
SIGNAL \USBUART_1:dma_request_1\ : bit;
SIGNAL \USBUART_1:dma_request_0\ : bit;
SIGNAL \USBUART_1:dma_terminate\ : bit;
SIGNAL \USBUART_1:dma_complete_0\ : bit;
SIGNAL \USBUART_1:Net_1922\ : bit;
SIGNAL \USBUART_1:dma_complete_1\ : bit;
SIGNAL \USBUART_1:Net_1921\ : bit;
SIGNAL \USBUART_1:dma_complete_2\ : bit;
SIGNAL \USBUART_1:Net_1920\ : bit;
SIGNAL \USBUART_1:dma_complete_3\ : bit;
SIGNAL \USBUART_1:Net_1919\ : bit;
SIGNAL \USBUART_1:dma_complete_4\ : bit;
SIGNAL \USBUART_1:Net_1918\ : bit;
SIGNAL \USBUART_1:dma_complete_5\ : bit;
SIGNAL \USBUART_1:Net_1917\ : bit;
SIGNAL \USBUART_1:dma_complete_6\ : bit;
SIGNAL \USBUART_1:Net_1916\ : bit;
SIGNAL \USBUART_1:dma_complete_7\ : bit;
SIGNAL \USBUART_1:Net_1915\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:sample\\D\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:last_state\\D\ : bit;
SIGNAL \GlitchFilter_3:genblk1[1]:sample\\D\ : bit;
SIGNAL \GlitchFilter_3:genblk1[1]:last_state\\D\ : bit;
SIGNAL \GlitchFilter_3:genblk1[2]:sample\\D\ : bit;
SIGNAL \GlitchFilter_3:genblk1[2]:last_state\\D\ : bit;
SIGNAL \TransmitShiftReg:bSR:load_reg\\D\ : bit;
SIGNAL cydff_12D : bit;
SIGNAL cydff_1D : bit;
SIGNAL \BitCounterEnc:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL cydff_11D : bit;
SIGNAL cydff_5D : bit;
SIGNAL cydff_6D : bit;
SIGNAL cydff_8D : bit;
SIGNAL cydff_3D : bit;
SIGNAL \usec_counter:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \usec_counter:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \usec_counter:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \usec_counter:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \usec_counter:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \usec_counter:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \usec_counter:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL cydff_15D : bit;
SIGNAL cydff_10D : bit;
SIGNAL cydff_9D : bit;
SIGNAL \Sigma:tmp__Sigma_reg_1\\D\ : bit;
SIGNAL \Sigma:tmp__Sigma_reg_0\\D\ : bit;
SIGNAL \SigmaReg:bSR:load_reg\\D\ : bit;
SIGNAL \Period:bSR:load_reg\\D\ : bit;
SIGNAL \sec_counter:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \sec_counter:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \sec_counter:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \sec_counter:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \sec_counter:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \sec_counter:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \sec_counter:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \UART_1:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_1:BUART:txn\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_11410D : bit;
SIGNAL \UART_1:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_1:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_1:BUART:rx_last\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__LOAD_net_0 <=  ('1') ;

Net_1463 <= (not Net_10511);

preouts_0 <= ((not Net_10649 and not Net_10749 and preouts_2)
	OR (Net_10649 and Net_10749 and preouts_2));

preouts_1 <= ((not Net_10749 and Net_10649 and preouts_2)
	OR (not Net_10649 and Net_10749 and preouts_2));

\GlitchFilter_3:genblk1[0]:last_state\\D\ <= ((not Net_10649 and not Net_10749 and preouts_2 and My_wire_0)
	OR (Net_10649 and Net_10749 and preouts_2 and My_wire_0)
	OR (not Net_10649 and not Net_10749 and preouts_2 and \GlitchFilter_3:genblk1[0]:sample\)
	OR (Net_10649 and Net_10749 and preouts_2 and \GlitchFilter_3:genblk1[0]:sample\)
	OR (\GlitchFilter_3:genblk1[0]:sample\ and My_wire_0));

\GlitchFilter_3:genblk1[1]:last_state\\D\ <= ((not Net_10749 and Net_10649 and preouts_2 and \GlitchFilter_3:genblk1[1]:sample\)
	OR (not Net_10649 and Net_10749 and preouts_2 and \GlitchFilter_3:genblk1[1]:sample\)
	OR (not Net_10749 and Net_10649 and My_wire_1 and preouts_2)
	OR (not Net_10649 and Net_10749 and My_wire_1 and preouts_2)
	OR (My_wire_1 and \GlitchFilter_3:genblk1[1]:sample\));

\GlitchFilter_3:genblk1[2]:last_state\\D\ <= ((\GlitchFilter_3:genblk1[2]:sample\ and My_wire_2)
	OR (preouts_2 and My_wire_2)
	OR (preouts_2 and \GlitchFilter_3:genblk1[2]:sample\));

\TransmitShiftReg:bSR:status_0\ <= ((not \TransmitShiftReg:bSR:load_reg\ and Net_10679 and Net_10457));

Net_9761 <= (not Net_9792);

Net_10625 <= ((Net_10679 and Net_10457));

\BitCounterEnc:CounterUDB:status_0\ <= ((not \BitCounterEnc:CounterUDB:cmp_less\ and not \BitCounterEnc:CounterUDB:prevCompare\));

\BitCounterEnc:CounterUDB:status_2\ <= ((not \BitCounterEnc:CounterUDB:overflow_reg_i\ and \BitCounterEnc:CounterUDB:reload\));

\BitCounterEnc:CounterUDB:cmp_out_i\ <= (not \BitCounterEnc:CounterUDB:cmp_less\);

\BitCounterEnc:CounterUDB:count_enable\ <= ((not \BitCounterEnc:CounterUDB:count_stored_i\ and Net_10749 and Net_10511));

Net_10731 <= (not cydff_8);

Net_10746 <= (not Net_10749);

Net_10720 <= (not Net_1037
	OR not cydff_5);

\usec_counter:CounterUDB:hwCapture\ <= ((not \usec_counter:CounterUDB:prevCapture\ and Net_11269));

\usec_counter:CounterUDB:status_0\ <= ((not \usec_counter:CounterUDB:prevCompare\ and \usec_counter:CounterUDB:cmp_out_i\));

\usec_counter:CounterUDB:status_2\ <= ((not \usec_counter:CounterUDB:overflow_reg_i\ and \usec_counter:CounterUDB:per_equal\));

\usec_counter:CounterUDB:count_enable\ <= ((not \usec_counter:CounterUDB:count_stored_i\ and \usec_counter:CounterUDB:control_7\ and Net_11406));

Net_677 <= (not Net_819);

\Sigma:tmp__Sigma_reg_1\\D\ <= ((Net_11393 and Net_698)
	OR (Net_11393 and Net_686)
	OR (Net_686 and Net_698));

\Sigma:tmp__Sigma_reg_0\\D\ <= ((not Net_11393 and not Net_698 and Net_686)
	OR (not Net_11393 and not Net_686 and Net_698)
	OR (not Net_686 and not Net_698 and Net_11393)
	OR (Net_11393 and Net_686 and Net_698));

\Period:bSR:status_0\ <= ((not \Period:bSR:load_reg\ and cydff_10));

\sec_counter:CounterUDB:hwCapture\ <= ((not \sec_counter:CounterUDB:prevCapture\ and Net_11269));

\sec_counter:CounterUDB:status_0\ <= ((not \sec_counter:CounterUDB:prevCompare\ and \sec_counter:CounterUDB:cmp_out_i\));

\sec_counter:CounterUDB:status_2\ <= ((not \sec_counter:CounterUDB:overflow_reg_i\ and \sec_counter:CounterUDB:per_equal\));

\sec_counter:CounterUDB:count_enable\ <= ((not \sec_counter:CounterUDB:count_stored_i\ and Net_11068 and \sec_counter:CounterUDB:control_7\));

Net_11403 <= (not Net_867
	OR Net_819);

Net_11408 <= (not \UART_1:BUART:txn\);

\UART_1:BUART:counter_load_not\ <= ((not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR \UART_1:BUART:tx_state_0\
	OR \UART_1:BUART:tx_state_1\);

\UART_1:BUART:tx_status_0\ <= ((not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_status_2\ <= (not \UART_1:BUART:tx_fifo_notfull\);

Net_11410D <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_1\));

\UART_1:BUART:tx_bitclk\\D\ <= ((not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk_enable_pre\));

\UART_1:BUART:tx_mark\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_mark\));

\UART_1:BUART:tx_state_2\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_fifo_empty\ and not \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:txn\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_parity_bit\\D\ <= ((not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_parity_bit\)
	OR (not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_parity_bit\)
	OR \UART_1:BUART:tx_parity_bit\);

\UART_1:BUART:rx_counter_load\ <= ((not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

\UART_1:BUART:rx_state_stop1_reg\\D\ <= (not \UART_1:BUART:rx_state_2\
	OR not \UART_1:BUART:rx_state_3\
	OR \UART_1:BUART:rx_state_0\
	OR \UART_1:BUART:rx_state_1\);

\UART_1:BUART:pollcount_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_1\ and Net_11413 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not Net_11413 and \UART_1:BUART:pollcount_1\));

\UART_1:BUART:pollcount_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_0\ and Net_11413)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not Net_11413 and \UART_1:BUART:pollcount_0\));

\UART_1:BUART:rx_postpoll\ <= ((Net_11413 and \UART_1:BUART:pollcount_0\)
	OR \UART_1:BUART:pollcount_1\);

\UART_1:BUART:rx_status_4\ <= ((\UART_1:BUART:rx_load_fifo\ and \UART_1:BUART:rx_fifofull\));

\UART_1:BUART:rx_status_5\ <= ((\UART_1:BUART:rx_fifonotempty\ and \UART_1:BUART:rx_state_stop1_reg\));

\UART_1:BUART:rx_stop_bit_error\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:pollcount_1\ and not Net_11413 and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_load_fifo\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\));

\UART_1:BUART:rx_state_3\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\));

\UART_1:BUART:rx_state_2\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not Net_11413 and \UART_1:BUART:rx_last\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\));

\UART_1:BUART:rx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:pollcount_1\ and not Net_11413 and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_count_6\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_last\\D\ <= ((not \UART_1:BUART:reset_reg\ and Net_11413));

\UART_1:BUART:rx_address_detected\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_address_detected\));

LOAD:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"aa4cd9ec-d2b0-4c80-8fe6-7f54840242c1",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>Net_10625,
		fb=>(tmpFB_0__LOAD_net_0),
		analog=>(open),
		io=>(tmpIO_0__LOAD_net_0),
		siovref=>(tmpSIOVREF__LOAD_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LOAD_net_0);
Clock_4:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"92638c71-d3ee-4bf8-af13-ac4852464d3e",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_9581,
		dig_domain_out=>open);
Sh_out:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"dad38982-1d6f-43cc-8f8c-b8e591d5e963",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>Net_10649,
		fb=>(tmpFB_0__Sh_out_net_0),
		analog=>(open),
		io=>(tmpIO_0__Sh_out_net_0),
		siovref=>(tmpSIOVREF__Sh_out_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Sh_out_net_0);
\FrameAllow:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\FrameAllow:control_7\, \FrameAllow:control_6\, \FrameAllow:control_5\, \FrameAllow:control_4\,
			\FrameAllow:control_3\, \FrameAllow:control_2\, \FrameAllow:control_1\, Net_7248));
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"3de63e2f-009e-4e0a-b688-6e2dad875b28",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_3360,
		dig_domain_out=>open);
TC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"69c4927a-cfee-4b39-be28-a575e52608dc",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>Net_10667,
		fb=>(tmpFB_0__TC_net_0),
		analog=>(open),
		io=>(tmpIO_0__TC_net_0),
		siovref=>(tmpSIOVREF__TC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TC_net_0);
Compare:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"177d187b-f9ff-4fdc-bc43-418f26c08243",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>Net_10679,
		fb=>(tmpFB_0__Compare_net_0),
		analog=>(open),
		io=>(tmpIO_0__Compare_net_0),
		siovref=>(tmpSIOVREF__Compare_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Compare_net_0);
ClockEncDelay:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9baf6e5d-c961-404f-8bb3-34160dd1b29a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>Net_10749,
		fb=>(tmpFB_0__ClockEncDelay_net_0),
		analog=>(open),
		io=>(tmpIO_0__ClockEncDelay_net_0),
		siovref=>(tmpSIOVREF__ClockEncDelay_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ClockEncDelay_net_0);
DOut1P:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2d1a92a4-f694-40aa-9a5a-76a2fc7a20a0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>My_wire_1,
		fb=>(tmpFB_0__DOut1P_net_0),
		analog=>(open),
		io=>(tmpIO_0__DOut1P_net_0),
		siovref=>(tmpSIOVREF__DOut1P_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DOut1P_net_0);
\GlitchFilter_3:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_3360,
		enable=>tmpOE__LOAD_net_0,
		clock_out=>\GlitchFilter_3:op_clk\);
EN1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6847f2fc-d5fa-4910-8f3d-8d45b5ceb563",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>My_wire_2,
		fb=>(tmpFB_0__EN1_net_0),
		analog=>(open),
		io=>(tmpIO_0__EN1_net_0),
		siovref=>(tmpSIOVREF__EN1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__EN1_net_0);
DOut1N:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ebc02dd0-519d-4a8e-a3ed-8da7309e851f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>My_wire_0,
		fb=>(tmpFB_0__DOut1N_net_0),
		analog=>(open),
		io=>(tmpIO_0__DOut1N_net_0),
		siovref=>(tmpSIOVREF__DOut1N_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DOut1N_net_0);
\TransmitShiftReg:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10749,
		enable=>tmpOE__LOAD_net_0,
		clock_out=>\TransmitShiftReg:bSR:clk_fin\);
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\TransmitShiftReg:bSR:clk_fin\,
		control=>(\TransmitShiftReg:bSR:control_7\, \TransmitShiftReg:bSR:control_6\, \TransmitShiftReg:bSR:control_5\, \TransmitShiftReg:bSR:control_4\,
			\TransmitShiftReg:bSR:control_3\, \TransmitShiftReg:bSR:control_2\, \TransmitShiftReg:bSR:control_1\, \TransmitShiftReg:bSR:ctrl_clk_enable\));
\TransmitShiftReg:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\TransmitShiftReg:bSR:clk_fin\,
		status=>(\TransmitShiftReg:bSR:status_6\, \TransmitShiftReg:bSR:status_5\, \TransmitShiftReg:bSR:status_4\, \TransmitShiftReg:bSR:status_3\,
			zero, zero, \TransmitShiftReg:bSR:status_0\),
		interrupt=>Net_10480);
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TransmitShiftReg:bSR:clk_fin\,
		cs_addr=>(\TransmitShiftReg:bSR:ctrl_clk_enable\, \TransmitShiftReg:bSR:status_0\, zero),
		route_si=>tmpOE__LOAD_net_0,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\TransmitShiftReg:bSR:so_32_0\,
		f0_bus_stat=>\TransmitShiftReg:bSR:f0_bus_stat_32_0\,
		f0_blk_stat=>\TransmitShiftReg:bSR:f0_blk_stat_32_0\,
		f1_bus_stat=>\TransmitShiftReg:bSR:f1_bus_stat_32_0\,
		f1_blk_stat=>\TransmitShiftReg:bSR:f1_blk_stat_32_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_right0\,
		sol=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_left0\,
		msbi=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cap0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap0_0\),
		cfbi=>zero,
		cfbo=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TransmitShiftReg:bSR:clk_fin\,
		cs_addr=>(\TransmitShiftReg:bSR:ctrl_clk_enable\, \TransmitShiftReg:bSR:status_0\, zero),
		route_si=>tmpOE__LOAD_net_0,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\TransmitShiftReg:bSR:so_32_1\,
		f0_bus_stat=>\TransmitShiftReg:bSR:f0_bus_stat_32_1\,
		f0_blk_stat=>\TransmitShiftReg:bSR:f0_blk_stat_32_1\,
		f1_bus_stat=>\TransmitShiftReg:bSR:f1_bus_stat_32_1\,
		f1_blk_stat=>\TransmitShiftReg:bSR:f1_blk_stat_32_1\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:carry0\,
		co=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:carry1\,
		sir=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_left0\,
		sor=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_right0\,
		sil=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_right1\,
		sol=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_left1\,
		msbi=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:msb1\,
		msbo=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:msb0\,
		cei=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq0_0\),
		ceo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq1_0\),
		cli=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt0_0\),
		clo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt1_0\),
		zi=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero0_0\),
		zo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero1_0\),
		fi=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff0_0\),
		fo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff1_0\),
		capi=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cap0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap0_0\),
		capo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cap1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap1_0\),
		cfbi=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:cfb0\,
		cfbo=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TransmitShiftReg:bSR:clk_fin\,
		cs_addr=>(\TransmitShiftReg:bSR:ctrl_clk_enable\, \TransmitShiftReg:bSR:status_0\, zero),
		route_si=>tmpOE__LOAD_net_0,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\TransmitShiftReg:bSR:so_32_2\,
		f0_bus_stat=>\TransmitShiftReg:bSR:f0_bus_stat_32_2\,
		f0_blk_stat=>\TransmitShiftReg:bSR:f0_blk_stat_32_2\,
		f1_bus_stat=>\TransmitShiftReg:bSR:f1_bus_stat_32_2\,
		f1_blk_stat=>\TransmitShiftReg:bSR:f1_blk_stat_32_2\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:carry1\,
		co=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:carry2\,
		sir=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_left1\,
		sor=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_right1\,
		sil=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_right2\,
		sol=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_left2\,
		msbi=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:msb2\,
		msbo=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:msb1\,
		cei=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq1_0\),
		ceo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq2_0\),
		cli=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt1_0\),
		clo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt2_0\),
		zi=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero1_0\),
		zo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero2_0\),
		fi=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff1_0\),
		fo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff2_0\),
		capi=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cap1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap1_0\),
		capo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cap2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap2_0\),
		cfbi=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:cfb1\,
		cfbo=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TransmitShiftReg:bSR:clk_fin\,
		cs_addr=>(\TransmitShiftReg:bSR:ctrl_clk_enable\, \TransmitShiftReg:bSR:status_0\, zero),
		route_si=>tmpOE__LOAD_net_0,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>Net_10649,
		f0_bus_stat=>\TransmitShiftReg:bSR:status_4\,
		f0_blk_stat=>\TransmitShiftReg:bSR:status_3\,
		f1_bus_stat=>\TransmitShiftReg:bSR:status_6\,
		f1_blk_stat=>\TransmitShiftReg:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:carry2\,
		co=>open,
		sir=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_left2\,
		sor=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:msb2\,
		cei=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt2_0\),
		clo=>open,
		zi=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero2_0\),
		zo=>open,
		fi=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff2_0\),
		fo=>open,
		capi=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cap2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap2_0\),
		capo=>open,
		cfbi=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
GND_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_10562);
SW_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_10562, Net_10561));
Start:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>(zero),
		fb=>Net_9792,
		analog=>(open),
		io=>(tmpIO_0__Start_net_0),
		siovref=>(tmpSIOVREF__Start_net_0),
		annotation=>Net_10561,
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Start_net_0);
\StartButton:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>zero,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, Net_9761));
TransmitWordShift:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_10110);
isr_Load_TrShReg:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_10480);
\StartTransmit:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\StartTransmit:control_7\, \StartTransmit:control_6\, \StartTransmit:control_5\, \StartTransmit:control_4\,
			\StartTransmit:control_3\, \StartTransmit:control_2\, \StartTransmit:control_1\, Net_10457));
\BitCounterEnc:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_9581,
		enable=>tmpOE__LOAD_net_0,
		clock_out=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\);
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\,
		status=>(\BitCounterEnc:CounterUDB:status_6\, \BitCounterEnc:CounterUDB:status_5\, zero, zero,
			\BitCounterEnc:CounterUDB:status_2\, \BitCounterEnc:CounterUDB:status_1\, \BitCounterEnc:CounterUDB:status_0\),
		interrupt=>Net_10110);
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__LOAD_net_0, \BitCounterEnc:CounterUDB:count_enable\, \BitCounterEnc:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\BitCounterEnc:CounterUDB:reload\,
		cl0=>\BitCounterEnc:CounterUDB:nc42\,
		z0=>\BitCounterEnc:CounterUDB:status_1\,
		ff0=>\BitCounterEnc:CounterUDB:per_FF\,
		ce1=>\BitCounterEnc:CounterUDB:cmp_equal\,
		cl1=>\BitCounterEnc:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\BitCounterEnc:CounterUDB:status_6\,
		f0_blk_stat=>\BitCounterEnc:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
ClockEnc:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"43a62d2e-7bbf-47e1-abe2-1d3956528cbd",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>Net_10749,
		fb=>(tmpFB_0__ClockEnc_net_0),
		analog=>(open),
		io=>(tmpIO_0__ClockEnc_net_0),
		siovref=>(tmpSIOVREF__ClockEnc_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ClockEnc_net_0);
LOAD_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"98f817e6-39df-47e5-81b0-0df90f707224",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>Net_10480,
		fb=>(tmpFB_0__LOAD_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__LOAD_1_net_0),
		siovref=>(tmpSIOVREF__LOAD_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LOAD_1_net_0);
Clock_5:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"dcf6f238-b9df-475c-abec-17f8532a3239",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10896,
		dig_domain_out=>open);
LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"abd792cd-0028-4b44-a2bf-84ea41c827e9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>Net_10805,
		fb=>(tmpFB_0__LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_net_0),
		siovref=>(tmpSIOVREF__LED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_net_0);
\LED_ON:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\LED_ON:control_7\, \LED_ON:control_6\, \LED_ON:control_5\, \LED_ON:control_4\,
			\LED_ON:control_3\, \LED_ON:control_2\, \LED_ON:control_1\, Net_10805));
cap_comp_tc:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_11018);
\usec_counter:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_819,
		enable=>tmpOE__LOAD_net_0,
		clock_out=>\usec_counter:CounterUDB:ClockOutFromEnBlock\);
\usec_counter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_819,
		enable=>tmpOE__LOAD_net_0,
		clock_out=>\usec_counter:CounterUDB:Clk_Ctl_i\);
\usec_counter:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\usec_counter:CounterUDB:Clk_Ctl_i\,
		control=>(\usec_counter:CounterUDB:control_7\, \usec_counter:CounterUDB:control_6\, \usec_counter:CounterUDB:control_5\, \usec_counter:CounterUDB:control_4\,
			\usec_counter:CounterUDB:control_3\, \usec_counter:CounterUDB:control_2\, \usec_counter:CounterUDB:control_1\, \usec_counter:CounterUDB:control_0\));
\usec_counter:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\usec_counter:CounterUDB:ClockOutFromEnBlock\,
		status=>(\usec_counter:CounterUDB:status_6\, \usec_counter:CounterUDB:status_5\, \usec_counter:CounterUDB:hwCapture\, zero,
			\usec_counter:CounterUDB:status_2\, \usec_counter:CounterUDB:status_1\, \usec_counter:CounterUDB:status_0\),
		interrupt=>Net_11018);
\usec_counter:CounterUDB:sC24:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\usec_counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__LOAD_net_0, \usec_counter:CounterUDB:count_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\usec_counter:CounterUDB:hwCapture\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\usec_counter:CounterUDB:nc19\,
		cl0=>\usec_counter:CounterUDB:nc21\,
		z0=>\usec_counter:CounterUDB:nc2\,
		ff0=>\usec_counter:CounterUDB:nc12\,
		ce1=>\usec_counter:CounterUDB:nc4\,
		cl1=>\usec_counter:CounterUDB:nc6\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\usec_counter:CounterUDB:nc33\,
		f0_blk_stat=>\usec_counter:CounterUDB:nc35\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\usec_counter:CounterUDB:sC24:counterdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\usec_counter:CounterUDB:sC24:counterdp:sh_right0\,
		sol=>\usec_counter:CounterUDB:sC24:counterdp:sh_left0\,
		msbi=>\usec_counter:CounterUDB:sC24:counterdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\usec_counter:CounterUDB:sC24:counterdp:cmp_eq0_1\, \usec_counter:CounterUDB:sC24:counterdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\usec_counter:CounterUDB:sC24:counterdp:cmp_lt0_1\, \usec_counter:CounterUDB:sC24:counterdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\usec_counter:CounterUDB:sC24:counterdp:cmp_zero0_1\, \usec_counter:CounterUDB:sC24:counterdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\usec_counter:CounterUDB:sC24:counterdp:cmp_ff0_1\, \usec_counter:CounterUDB:sC24:counterdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\usec_counter:CounterUDB:sC24:counterdp:cap0_1\, \usec_counter:CounterUDB:sC24:counterdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\usec_counter:CounterUDB:sC24:counterdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\usec_counter:CounterUDB:sC24:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\usec_counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__LOAD_net_0, \usec_counter:CounterUDB:count_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\usec_counter:CounterUDB:hwCapture\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\usec_counter:CounterUDB:nc18\,
		cl0=>\usec_counter:CounterUDB:nc20\,
		z0=>\usec_counter:CounterUDB:nc1\,
		ff0=>\usec_counter:CounterUDB:nc11\,
		ce1=>\usec_counter:CounterUDB:nc3\,
		cl1=>\usec_counter:CounterUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\usec_counter:CounterUDB:nc32\,
		f0_blk_stat=>\usec_counter:CounterUDB:nc34\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\usec_counter:CounterUDB:sC24:counterdp:carry0\,
		co=>\usec_counter:CounterUDB:sC24:counterdp:carry1\,
		sir=>\usec_counter:CounterUDB:sC24:counterdp:sh_left0\,
		sor=>\usec_counter:CounterUDB:sC24:counterdp:sh_right0\,
		sil=>\usec_counter:CounterUDB:sC24:counterdp:sh_right1\,
		sol=>\usec_counter:CounterUDB:sC24:counterdp:sh_left1\,
		msbi=>\usec_counter:CounterUDB:sC24:counterdp:msb1\,
		msbo=>\usec_counter:CounterUDB:sC24:counterdp:msb0\,
		cei=>(\usec_counter:CounterUDB:sC24:counterdp:cmp_eq0_1\, \usec_counter:CounterUDB:sC24:counterdp:cmp_eq0_0\),
		ceo=>(\usec_counter:CounterUDB:sC24:counterdp:cmp_eq1_1\, \usec_counter:CounterUDB:sC24:counterdp:cmp_eq1_0\),
		cli=>(\usec_counter:CounterUDB:sC24:counterdp:cmp_lt0_1\, \usec_counter:CounterUDB:sC24:counterdp:cmp_lt0_0\),
		clo=>(\usec_counter:CounterUDB:sC24:counterdp:cmp_lt1_1\, \usec_counter:CounterUDB:sC24:counterdp:cmp_lt1_0\),
		zi=>(\usec_counter:CounterUDB:sC24:counterdp:cmp_zero0_1\, \usec_counter:CounterUDB:sC24:counterdp:cmp_zero0_0\),
		zo=>(\usec_counter:CounterUDB:sC24:counterdp:cmp_zero1_1\, \usec_counter:CounterUDB:sC24:counterdp:cmp_zero1_0\),
		fi=>(\usec_counter:CounterUDB:sC24:counterdp:cmp_ff0_1\, \usec_counter:CounterUDB:sC24:counterdp:cmp_ff0_0\),
		fo=>(\usec_counter:CounterUDB:sC24:counterdp:cmp_ff1_1\, \usec_counter:CounterUDB:sC24:counterdp:cmp_ff1_0\),
		capi=>(\usec_counter:CounterUDB:sC24:counterdp:cap0_1\, \usec_counter:CounterUDB:sC24:counterdp:cap0_0\),
		capo=>(\usec_counter:CounterUDB:sC24:counterdp:cap1_1\, \usec_counter:CounterUDB:sC24:counterdp:cap1_0\),
		cfbi=>\usec_counter:CounterUDB:sC24:counterdp:cfb0\,
		cfbo=>\usec_counter:CounterUDB:sC24:counterdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\usec_counter:CounterUDB:sC24:counterdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\usec_counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__LOAD_net_0, \usec_counter:CounterUDB:count_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\usec_counter:CounterUDB:hwCapture\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\usec_counter:CounterUDB:per_equal\,
		cl0=>\usec_counter:CounterUDB:nc44\,
		z0=>\usec_counter:CounterUDB:status_1\,
		ff0=>\usec_counter:CounterUDB:per_FF\,
		ce1=>\usec_counter:CounterUDB:cmp_out_i\,
		cl1=>\usec_counter:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\usec_counter:CounterUDB:status_6\,
		f0_blk_stat=>\usec_counter:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\usec_counter:CounterUDB:sC24:counterdp:carry1\,
		co=>open,
		sir=>\usec_counter:CounterUDB:sC24:counterdp:sh_left1\,
		sor=>\usec_counter:CounterUDB:sC24:counterdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\usec_counter:CounterUDB:sC24:counterdp:msb1\,
		cei=>(\usec_counter:CounterUDB:sC24:counterdp:cmp_eq1_1\, \usec_counter:CounterUDB:sC24:counterdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\usec_counter:CounterUDB:sC24:counterdp:cmp_lt1_1\, \usec_counter:CounterUDB:sC24:counterdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\usec_counter:CounterUDB:sC24:counterdp:cmp_zero1_1\, \usec_counter:CounterUDB:sC24:counterdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\usec_counter:CounterUDB:sC24:counterdp:cmp_ff1_1\, \usec_counter:CounterUDB:sC24:counterdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\usec_counter:CounterUDB:sC24:counterdp:cap1_1\, \usec_counter:CounterUDB:sC24:counterdp:cap1_0\),
		capo=>open,
		cfbi=>\usec_counter:CounterUDB:sC24:counterdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Control_Capture:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000001",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Control_Capture:control_7\, \Control_Capture:control_6\, \Control_Capture:control_5\, \Control_Capture:control_4\,
			\Control_Capture:control_3\, \Control_Capture:control_2\, \Control_Capture:control_1\, Net_11310));
PPS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f2a97f0b-6372-4677-a201-e98e3f3f6a83",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>(zero),
		fb=>Net_11283,
		analog=>(open),
		io=>(tmpIO_0__PPS_net_0),
		siovref=>(tmpSIOVREF__PPS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PPS_net_0);
\Control_Period:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Control_Period:control_7\, \Control_Period:control_6\, \Control_Period:control_5\, \Control_Period:control_4\,
			\Control_Period:control_3\, \Control_Period:control_2\, \Control_Period:control_1\, Net_860));
Clock_tiktak:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"235e8817-8b61-4bc8-967e-71ac7bc002d0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>Net_11406,
		fb=>(tmpFB_0__Clock_tiktak_net_0),
		analog=>(open),
		io=>(tmpIO_0__Clock_tiktak_net_0),
		siovref=>(tmpSIOVREF__Clock_tiktak_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Clock_tiktak_net_0);
MC:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"fc4436e9-87a7-46fb-ac68-45995e9db523",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_819,
		dig_domain_out=>open);
\SigmaReg:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_677,
		enable=>tmpOE__LOAD_net_0,
		clock_out=>\SigmaReg:bSR:clk_fin\);
\SigmaReg:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\SigmaReg:bSR:clk_fin\,
		control=>(\SigmaReg:bSR:control_7\, \SigmaReg:bSR:control_6\, \SigmaReg:bSR:control_5\, \SigmaReg:bSR:control_4\,
			\SigmaReg:bSR:control_3\, \SigmaReg:bSR:control_2\, \SigmaReg:bSR:control_1\, \SigmaReg:bSR:ctrl_clk_enable\));
\SigmaReg:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\SigmaReg:bSR:clk_fin\,
		status=>(\SigmaReg:bSR:status_6\, \SigmaReg:bSR:status_5\, \SigmaReg:bSR:status_4\, \SigmaReg:bSR:status_3\,
			zero, zero, zero),
		interrupt=>Net_11272);
\SigmaReg:bSR:sC32:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SigmaReg:bSR:clk_fin\,
		cs_addr=>(\SigmaReg:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>Net_10946,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>Net_698,
		f0_bus_stat=>\SigmaReg:bSR:f0_bus_stat_32_0\,
		f0_blk_stat=>\SigmaReg:bSR:f0_blk_stat_32_0\,
		f1_bus_stat=>\SigmaReg:bSR:f1_bus_stat_32_0\,
		f1_blk_stat=>\SigmaReg:bSR:f1_blk_stat_32_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\SigmaReg:bSR:sC32:BShiftRegDp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\SigmaReg:bSR:sC32:BShiftRegDp:sh_right0\,
		sol=>\SigmaReg:bSR:sC32:BShiftRegDp:sh_left0\,
		msbi=>\SigmaReg:bSR:sC32:BShiftRegDp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_eq0_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_lt0_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_zero0_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_ff0_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\SigmaReg:bSR:sC32:BShiftRegDp:cap0_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cap0_0\),
		cfbi=>zero,
		cfbo=>\SigmaReg:bSR:sC32:BShiftRegDp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SigmaReg:bSR:sC32:BShiftRegDp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SigmaReg:bSR:clk_fin\,
		cs_addr=>(\SigmaReg:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>Net_10946,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SigmaReg:bSR:so_32_1\,
		f0_bus_stat=>\SigmaReg:bSR:f0_bus_stat_32_1\,
		f0_blk_stat=>\SigmaReg:bSR:f0_blk_stat_32_1\,
		f1_bus_stat=>\SigmaReg:bSR:f1_bus_stat_32_1\,
		f1_blk_stat=>\SigmaReg:bSR:f1_blk_stat_32_1\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SigmaReg:bSR:sC32:BShiftRegDp:carry0\,
		co=>\SigmaReg:bSR:sC32:BShiftRegDp:carry1\,
		sir=>\SigmaReg:bSR:sC32:BShiftRegDp:sh_left0\,
		sor=>\SigmaReg:bSR:sC32:BShiftRegDp:sh_right0\,
		sil=>\SigmaReg:bSR:sC32:BShiftRegDp:sh_right1\,
		sol=>\SigmaReg:bSR:sC32:BShiftRegDp:sh_left1\,
		msbi=>\SigmaReg:bSR:sC32:BShiftRegDp:msb1\,
		msbo=>\SigmaReg:bSR:sC32:BShiftRegDp:msb0\,
		cei=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_eq0_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_eq0_0\),
		ceo=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_eq1_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_eq1_0\),
		cli=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_lt0_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_lt0_0\),
		clo=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_lt1_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_lt1_0\),
		zi=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_zero0_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_zero0_0\),
		zo=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_zero1_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_zero1_0\),
		fi=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_ff0_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_ff0_0\),
		fo=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_ff1_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_ff1_0\),
		capi=>(\SigmaReg:bSR:sC32:BShiftRegDp:cap0_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cap0_0\),
		capo=>(\SigmaReg:bSR:sC32:BShiftRegDp:cap1_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cap1_0\),
		cfbi=>\SigmaReg:bSR:sC32:BShiftRegDp:cfb0\,
		cfbo=>\SigmaReg:bSR:sC32:BShiftRegDp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SigmaReg:bSR:sC32:BShiftRegDp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SigmaReg:bSR:clk_fin\,
		cs_addr=>(\SigmaReg:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>Net_10946,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SigmaReg:bSR:so_32_2\,
		f0_bus_stat=>\SigmaReg:bSR:f0_bus_stat_32_2\,
		f0_blk_stat=>\SigmaReg:bSR:f0_blk_stat_32_2\,
		f1_bus_stat=>\SigmaReg:bSR:f1_bus_stat_32_2\,
		f1_blk_stat=>\SigmaReg:bSR:f1_blk_stat_32_2\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SigmaReg:bSR:sC32:BShiftRegDp:carry1\,
		co=>\SigmaReg:bSR:sC32:BShiftRegDp:carry2\,
		sir=>\SigmaReg:bSR:sC32:BShiftRegDp:sh_left1\,
		sor=>\SigmaReg:bSR:sC32:BShiftRegDp:sh_right1\,
		sil=>\SigmaReg:bSR:sC32:BShiftRegDp:sh_right2\,
		sol=>\SigmaReg:bSR:sC32:BShiftRegDp:sh_left2\,
		msbi=>\SigmaReg:bSR:sC32:BShiftRegDp:msb2\,
		msbo=>\SigmaReg:bSR:sC32:BShiftRegDp:msb1\,
		cei=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_eq1_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_eq1_0\),
		ceo=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_eq2_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_eq2_0\),
		cli=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_lt1_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_lt1_0\),
		clo=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_lt2_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_lt2_0\),
		zi=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_zero1_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_zero1_0\),
		zo=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_zero2_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_zero2_0\),
		fi=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_ff1_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_ff1_0\),
		fo=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_ff2_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_ff2_0\),
		capi=>(\SigmaReg:bSR:sC32:BShiftRegDp:cap1_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cap1_0\),
		capo=>(\SigmaReg:bSR:sC32:BShiftRegDp:cap2_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cap2_0\),
		cfbi=>\SigmaReg:bSR:sC32:BShiftRegDp:cfb1\,
		cfbo=>\SigmaReg:bSR:sC32:BShiftRegDp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SigmaReg:bSR:sC32:BShiftRegDp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SigmaReg:bSR:clk_fin\,
		cs_addr=>(\SigmaReg:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>Net_10946,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SigmaReg:bSR:so_32_3\,
		f0_bus_stat=>\SigmaReg:bSR:status_4\,
		f0_blk_stat=>\SigmaReg:bSR:status_3\,
		f1_bus_stat=>\SigmaReg:bSR:status_6\,
		f1_blk_stat=>\SigmaReg:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SigmaReg:bSR:sC32:BShiftRegDp:carry2\,
		co=>open,
		sir=>\SigmaReg:bSR:sC32:BShiftRegDp:sh_left2\,
		sor=>\SigmaReg:bSR:sC32:BShiftRegDp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\SigmaReg:bSR:sC32:BShiftRegDp:msb2\,
		cei=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_eq2_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_lt2_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_lt2_0\),
		clo=>open,
		zi=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_zero2_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_zero2_0\),
		zo=>open,
		fi=>(\SigmaReg:bSR:sC32:BShiftRegDp:cmp_ff2_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cmp_ff2_0\),
		fo=>open,
		capi=>(\SigmaReg:bSR:sC32:BShiftRegDp:cap2_1\, \SigmaReg:bSR:sC32:BShiftRegDp:cap2_0\),
		capo=>open,
		cfbi=>\SigmaReg:bSR:sC32:BShiftRegDp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Period:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_677,
		enable=>tmpOE__LOAD_net_0,
		clock_out=>\Period:bSR:clk_fin\);
\Period:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Period:bSR:clk_fin\,
		control=>(\Period:bSR:control_7\, \Period:bSR:control_6\, \Period:bSR:control_5\, \Period:bSR:control_4\,
			\Period:bSR:control_3\, \Period:bSR:control_2\, \Period:bSR:control_1\, \Period:bSR:ctrl_clk_enable\));
\Period:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\Period:bSR:clk_fin\,
		status=>(\Period:bSR:status_6\, \Period:bSR:status_5\, \Period:bSR:status_4\, \Period:bSR:status_3\,
			zero, zero, \Period:bSR:status_0\),
		interrupt=>Net_11173);
\Period:bSR:sC32:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Period:bSR:clk_fin\,
		cs_addr=>(\Period:bSR:ctrl_clk_enable\, \Period:bSR:status_0\, zero),
		route_si=>cydff_1,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>Net_11393,
		f0_bus_stat=>\Period:bSR:f0_bus_stat_32_0\,
		f0_blk_stat=>\Period:bSR:f0_blk_stat_32_0\,
		f1_bus_stat=>\Period:bSR:f1_bus_stat_32_0\,
		f1_blk_stat=>\Period:bSR:f1_blk_stat_32_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Period:bSR:sC32:BShiftRegDp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Period:bSR:sC32:BShiftRegDp:sh_right0\,
		sol=>\Period:bSR:sC32:BShiftRegDp:sh_left0\,
		msbi=>\Period:bSR:sC32:BShiftRegDp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Period:bSR:sC32:BShiftRegDp:cmp_eq0_1\, \Period:bSR:sC32:BShiftRegDp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Period:bSR:sC32:BShiftRegDp:cmp_lt0_1\, \Period:bSR:sC32:BShiftRegDp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Period:bSR:sC32:BShiftRegDp:cmp_zero0_1\, \Period:bSR:sC32:BShiftRegDp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Period:bSR:sC32:BShiftRegDp:cmp_ff0_1\, \Period:bSR:sC32:BShiftRegDp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Period:bSR:sC32:BShiftRegDp:cap0_1\, \Period:bSR:sC32:BShiftRegDp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Period:bSR:sC32:BShiftRegDp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Period:bSR:sC32:BShiftRegDp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Period:bSR:clk_fin\,
		cs_addr=>(\Period:bSR:ctrl_clk_enable\, \Period:bSR:status_0\, zero),
		route_si=>cydff_1,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Period:bSR:so_32_1\,
		f0_bus_stat=>\Period:bSR:f0_bus_stat_32_1\,
		f0_blk_stat=>\Period:bSR:f0_blk_stat_32_1\,
		f1_bus_stat=>\Period:bSR:f1_bus_stat_32_1\,
		f1_blk_stat=>\Period:bSR:f1_blk_stat_32_1\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Period:bSR:sC32:BShiftRegDp:carry0\,
		co=>\Period:bSR:sC32:BShiftRegDp:carry1\,
		sir=>\Period:bSR:sC32:BShiftRegDp:sh_left0\,
		sor=>\Period:bSR:sC32:BShiftRegDp:sh_right0\,
		sil=>\Period:bSR:sC32:BShiftRegDp:sh_right1\,
		sol=>\Period:bSR:sC32:BShiftRegDp:sh_left1\,
		msbi=>\Period:bSR:sC32:BShiftRegDp:msb1\,
		msbo=>\Period:bSR:sC32:BShiftRegDp:msb0\,
		cei=>(\Period:bSR:sC32:BShiftRegDp:cmp_eq0_1\, \Period:bSR:sC32:BShiftRegDp:cmp_eq0_0\),
		ceo=>(\Period:bSR:sC32:BShiftRegDp:cmp_eq1_1\, \Period:bSR:sC32:BShiftRegDp:cmp_eq1_0\),
		cli=>(\Period:bSR:sC32:BShiftRegDp:cmp_lt0_1\, \Period:bSR:sC32:BShiftRegDp:cmp_lt0_0\),
		clo=>(\Period:bSR:sC32:BShiftRegDp:cmp_lt1_1\, \Period:bSR:sC32:BShiftRegDp:cmp_lt1_0\),
		zi=>(\Period:bSR:sC32:BShiftRegDp:cmp_zero0_1\, \Period:bSR:sC32:BShiftRegDp:cmp_zero0_0\),
		zo=>(\Period:bSR:sC32:BShiftRegDp:cmp_zero1_1\, \Period:bSR:sC32:BShiftRegDp:cmp_zero1_0\),
		fi=>(\Period:bSR:sC32:BShiftRegDp:cmp_ff0_1\, \Period:bSR:sC32:BShiftRegDp:cmp_ff0_0\),
		fo=>(\Period:bSR:sC32:BShiftRegDp:cmp_ff1_1\, \Period:bSR:sC32:BShiftRegDp:cmp_ff1_0\),
		capi=>(\Period:bSR:sC32:BShiftRegDp:cap0_1\, \Period:bSR:sC32:BShiftRegDp:cap0_0\),
		capo=>(\Period:bSR:sC32:BShiftRegDp:cap1_1\, \Period:bSR:sC32:BShiftRegDp:cap1_0\),
		cfbi=>\Period:bSR:sC32:BShiftRegDp:cfb0\,
		cfbo=>\Period:bSR:sC32:BShiftRegDp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Period:bSR:sC32:BShiftRegDp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Period:bSR:clk_fin\,
		cs_addr=>(\Period:bSR:ctrl_clk_enable\, \Period:bSR:status_0\, zero),
		route_si=>cydff_1,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Period:bSR:so_32_2\,
		f0_bus_stat=>\Period:bSR:f0_bus_stat_32_2\,
		f0_blk_stat=>\Period:bSR:f0_blk_stat_32_2\,
		f1_bus_stat=>\Period:bSR:f1_bus_stat_32_2\,
		f1_blk_stat=>\Period:bSR:f1_blk_stat_32_2\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Period:bSR:sC32:BShiftRegDp:carry1\,
		co=>\Period:bSR:sC32:BShiftRegDp:carry2\,
		sir=>\Period:bSR:sC32:BShiftRegDp:sh_left1\,
		sor=>\Period:bSR:sC32:BShiftRegDp:sh_right1\,
		sil=>\Period:bSR:sC32:BShiftRegDp:sh_right2\,
		sol=>\Period:bSR:sC32:BShiftRegDp:sh_left2\,
		msbi=>\Period:bSR:sC32:BShiftRegDp:msb2\,
		msbo=>\Period:bSR:sC32:BShiftRegDp:msb1\,
		cei=>(\Period:bSR:sC32:BShiftRegDp:cmp_eq1_1\, \Period:bSR:sC32:BShiftRegDp:cmp_eq1_0\),
		ceo=>(\Period:bSR:sC32:BShiftRegDp:cmp_eq2_1\, \Period:bSR:sC32:BShiftRegDp:cmp_eq2_0\),
		cli=>(\Period:bSR:sC32:BShiftRegDp:cmp_lt1_1\, \Period:bSR:sC32:BShiftRegDp:cmp_lt1_0\),
		clo=>(\Period:bSR:sC32:BShiftRegDp:cmp_lt2_1\, \Period:bSR:sC32:BShiftRegDp:cmp_lt2_0\),
		zi=>(\Period:bSR:sC32:BShiftRegDp:cmp_zero1_1\, \Period:bSR:sC32:BShiftRegDp:cmp_zero1_0\),
		zo=>(\Period:bSR:sC32:BShiftRegDp:cmp_zero2_1\, \Period:bSR:sC32:BShiftRegDp:cmp_zero2_0\),
		fi=>(\Period:bSR:sC32:BShiftRegDp:cmp_ff1_1\, \Period:bSR:sC32:BShiftRegDp:cmp_ff1_0\),
		fo=>(\Period:bSR:sC32:BShiftRegDp:cmp_ff2_1\, \Period:bSR:sC32:BShiftRegDp:cmp_ff2_0\),
		capi=>(\Period:bSR:sC32:BShiftRegDp:cap1_1\, \Period:bSR:sC32:BShiftRegDp:cap1_0\),
		capo=>(\Period:bSR:sC32:BShiftRegDp:cap2_1\, \Period:bSR:sC32:BShiftRegDp:cap2_0\),
		cfbi=>\Period:bSR:sC32:BShiftRegDp:cfb1\,
		cfbo=>\Period:bSR:sC32:BShiftRegDp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Period:bSR:sC32:BShiftRegDp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Period:bSR:clk_fin\,
		cs_addr=>(\Period:bSR:ctrl_clk_enable\, \Period:bSR:status_0\, zero),
		route_si=>cydff_1,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Period:bSR:so_32_3\,
		f0_bus_stat=>\Period:bSR:status_4\,
		f0_blk_stat=>\Period:bSR:status_3\,
		f1_bus_stat=>\Period:bSR:status_6\,
		f1_blk_stat=>\Period:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Period:bSR:sC32:BShiftRegDp:carry2\,
		co=>open,
		sir=>\Period:bSR:sC32:BShiftRegDp:sh_left2\,
		sor=>\Period:bSR:sC32:BShiftRegDp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Period:bSR:sC32:BShiftRegDp:msb2\,
		cei=>(\Period:bSR:sC32:BShiftRegDp:cmp_eq2_1\, \Period:bSR:sC32:BShiftRegDp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\Period:bSR:sC32:BShiftRegDp:cmp_lt2_1\, \Period:bSR:sC32:BShiftRegDp:cmp_lt2_0\),
		clo=>open,
		zi=>(\Period:bSR:sC32:BShiftRegDp:cmp_zero2_1\, \Period:bSR:sC32:BShiftRegDp:cmp_zero2_0\),
		zo=>open,
		fi=>(\Period:bSR:sC32:BShiftRegDp:cmp_ff2_1\, \Period:bSR:sC32:BShiftRegDp:cmp_ff2_0\),
		fo=>open,
		capi=>(\Period:bSR:sC32:BShiftRegDp:cap2_1\, \Period:bSR:sC32:BShiftRegDp:cap2_0\),
		capo=>open,
		cfbi=>\Period:bSR:sC32:BShiftRegDp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Boundary32bit:CounterHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_819,
		kill=>zero,
		enable=>zero,
		capture=>zero,
		timer_reset=>zero,
		tc=>Net_867,
		compare=>\Boundary32bit:Net_47\,
		interrupt=>\Boundary32bit:Net_42\);
\sec_counter:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_819,
		enable=>tmpOE__LOAD_net_0,
		clock_out=>\sec_counter:CounterUDB:ClockOutFromEnBlock\);
\sec_counter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_819,
		enable=>tmpOE__LOAD_net_0,
		clock_out=>\sec_counter:CounterUDB:Clk_Ctl_i\);
\sec_counter:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\sec_counter:CounterUDB:Clk_Ctl_i\,
		control=>(\sec_counter:CounterUDB:control_7\, \sec_counter:CounterUDB:control_6\, \sec_counter:CounterUDB:control_5\, \sec_counter:CounterUDB:control_4\,
			\sec_counter:CounterUDB:control_3\, \sec_counter:CounterUDB:control_2\, \sec_counter:CounterUDB:control_1\, \sec_counter:CounterUDB:control_0\));
\sec_counter:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\sec_counter:CounterUDB:ClockOutFromEnBlock\,
		status=>(\sec_counter:CounterUDB:status_6\, \sec_counter:CounterUDB:status_5\, \sec_counter:CounterUDB:hwCapture\, zero,
			\sec_counter:CounterUDB:status_2\, \sec_counter:CounterUDB:status_1\, \sec_counter:CounterUDB:status_0\),
		interrupt=>\sec_counter:Net_43\);
\sec_counter:CounterUDB:sC32:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\sec_counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__LOAD_net_0, \sec_counter:CounterUDB:count_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\sec_counter:CounterUDB:hwCapture\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\sec_counter:CounterUDB:nc26\,
		cl0=>\sec_counter:CounterUDB:nc29\,
		z0=>\sec_counter:CounterUDB:nc7\,
		ff0=>\sec_counter:CounterUDB:nc15\,
		ce1=>\sec_counter:CounterUDB:nc8\,
		cl1=>\sec_counter:CounterUDB:nc9\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\sec_counter:CounterUDB:nc38\,
		f0_blk_stat=>\sec_counter:CounterUDB:nc41\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\sec_counter:CounterUDB:sC32:counterdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\sec_counter:CounterUDB:sC32:counterdp:sh_right0\,
		sol=>\sec_counter:CounterUDB:sC32:counterdp:sh_left0\,
		msbi=>\sec_counter:CounterUDB:sC32:counterdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\sec_counter:CounterUDB:sC32:counterdp:cmp_eq0_1\, \sec_counter:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\sec_counter:CounterUDB:sC32:counterdp:cmp_lt0_1\, \sec_counter:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\sec_counter:CounterUDB:sC32:counterdp:cmp_zero0_1\, \sec_counter:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\sec_counter:CounterUDB:sC32:counterdp:cmp_ff0_1\, \sec_counter:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\sec_counter:CounterUDB:sC32:counterdp:cap0_1\, \sec_counter:CounterUDB:sC32:counterdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\sec_counter:CounterUDB:sC32:counterdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\sec_counter:CounterUDB:sC32:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\sec_counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__LOAD_net_0, \sec_counter:CounterUDB:count_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\sec_counter:CounterUDB:hwCapture\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\sec_counter:CounterUDB:nc25\,
		cl0=>\sec_counter:CounterUDB:nc28\,
		z0=>\sec_counter:CounterUDB:nc2\,
		ff0=>\sec_counter:CounterUDB:nc14\,
		ce1=>\sec_counter:CounterUDB:nc4\,
		cl1=>\sec_counter:CounterUDB:nc6\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\sec_counter:CounterUDB:nc37\,
		f0_blk_stat=>\sec_counter:CounterUDB:nc40\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\sec_counter:CounterUDB:sC32:counterdp:carry0\,
		co=>\sec_counter:CounterUDB:sC32:counterdp:carry1\,
		sir=>\sec_counter:CounterUDB:sC32:counterdp:sh_left0\,
		sor=>\sec_counter:CounterUDB:sC32:counterdp:sh_right0\,
		sil=>\sec_counter:CounterUDB:sC32:counterdp:sh_right1\,
		sol=>\sec_counter:CounterUDB:sC32:counterdp:sh_left1\,
		msbi=>\sec_counter:CounterUDB:sC32:counterdp:msb1\,
		msbo=>\sec_counter:CounterUDB:sC32:counterdp:msb0\,
		cei=>(\sec_counter:CounterUDB:sC32:counterdp:cmp_eq0_1\, \sec_counter:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		ceo=>(\sec_counter:CounterUDB:sC32:counterdp:cmp_eq1_1\, \sec_counter:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		cli=>(\sec_counter:CounterUDB:sC32:counterdp:cmp_lt0_1\, \sec_counter:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		clo=>(\sec_counter:CounterUDB:sC32:counterdp:cmp_lt1_1\, \sec_counter:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		zi=>(\sec_counter:CounterUDB:sC32:counterdp:cmp_zero0_1\, \sec_counter:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		zo=>(\sec_counter:CounterUDB:sC32:counterdp:cmp_zero1_1\, \sec_counter:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		fi=>(\sec_counter:CounterUDB:sC32:counterdp:cmp_ff0_1\, \sec_counter:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		fo=>(\sec_counter:CounterUDB:sC32:counterdp:cmp_ff1_1\, \sec_counter:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		capi=>(\sec_counter:CounterUDB:sC32:counterdp:cap0_1\, \sec_counter:CounterUDB:sC32:counterdp:cap0_0\),
		capo=>(\sec_counter:CounterUDB:sC32:counterdp:cap1_1\, \sec_counter:CounterUDB:sC32:counterdp:cap1_0\),
		cfbi=>\sec_counter:CounterUDB:sC32:counterdp:cfb0\,
		cfbo=>\sec_counter:CounterUDB:sC32:counterdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\sec_counter:CounterUDB:sC32:counterdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\sec_counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__LOAD_net_0, \sec_counter:CounterUDB:count_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\sec_counter:CounterUDB:hwCapture\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\sec_counter:CounterUDB:nc24\,
		cl0=>\sec_counter:CounterUDB:nc27\,
		z0=>\sec_counter:CounterUDB:nc1\,
		ff0=>\sec_counter:CounterUDB:nc13\,
		ce1=>\sec_counter:CounterUDB:nc3\,
		cl1=>\sec_counter:CounterUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\sec_counter:CounterUDB:nc36\,
		f0_blk_stat=>\sec_counter:CounterUDB:nc39\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\sec_counter:CounterUDB:sC32:counterdp:carry1\,
		co=>\sec_counter:CounterUDB:sC32:counterdp:carry2\,
		sir=>\sec_counter:CounterUDB:sC32:counterdp:sh_left1\,
		sor=>\sec_counter:CounterUDB:sC32:counterdp:sh_right1\,
		sil=>\sec_counter:CounterUDB:sC32:counterdp:sh_right2\,
		sol=>\sec_counter:CounterUDB:sC32:counterdp:sh_left2\,
		msbi=>\sec_counter:CounterUDB:sC32:counterdp:msb2\,
		msbo=>\sec_counter:CounterUDB:sC32:counterdp:msb1\,
		cei=>(\sec_counter:CounterUDB:sC32:counterdp:cmp_eq1_1\, \sec_counter:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		ceo=>(\sec_counter:CounterUDB:sC32:counterdp:cmp_eq2_1\, \sec_counter:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		cli=>(\sec_counter:CounterUDB:sC32:counterdp:cmp_lt1_1\, \sec_counter:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		clo=>(\sec_counter:CounterUDB:sC32:counterdp:cmp_lt2_1\, \sec_counter:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		zi=>(\sec_counter:CounterUDB:sC32:counterdp:cmp_zero1_1\, \sec_counter:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		zo=>(\sec_counter:CounterUDB:sC32:counterdp:cmp_zero2_1\, \sec_counter:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		fi=>(\sec_counter:CounterUDB:sC32:counterdp:cmp_ff1_1\, \sec_counter:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		fo=>(\sec_counter:CounterUDB:sC32:counterdp:cmp_ff2_1\, \sec_counter:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		capi=>(\sec_counter:CounterUDB:sC32:counterdp:cap1_1\, \sec_counter:CounterUDB:sC32:counterdp:cap1_0\),
		capo=>(\sec_counter:CounterUDB:sC32:counterdp:cap2_1\, \sec_counter:CounterUDB:sC32:counterdp:cap2_0\),
		cfbi=>\sec_counter:CounterUDB:sC32:counterdp:cfb1\,
		cfbo=>\sec_counter:CounterUDB:sC32:counterdp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\sec_counter:CounterUDB:sC32:counterdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\sec_counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__LOAD_net_0, \sec_counter:CounterUDB:count_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\sec_counter:CounterUDB:hwCapture\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\sec_counter:CounterUDB:per_equal\,
		cl0=>\sec_counter:CounterUDB:nc45\,
		z0=>\sec_counter:CounterUDB:status_1\,
		ff0=>\sec_counter:CounterUDB:per_FF\,
		ce1=>\sec_counter:CounterUDB:cmp_out_i\,
		cl1=>\sec_counter:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\sec_counter:CounterUDB:status_6\,
		f0_blk_stat=>\sec_counter:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\sec_counter:CounterUDB:sC32:counterdp:carry2\,
		co=>open,
		sir=>\sec_counter:CounterUDB:sC32:counterdp:sh_left2\,
		sor=>\sec_counter:CounterUDB:sC32:counterdp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\sec_counter:CounterUDB:sC32:counterdp:msb2\,
		cei=>(\sec_counter:CounterUDB:sC32:counterdp:cmp_eq2_1\, \sec_counter:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\sec_counter:CounterUDB:sC32:counterdp:cmp_lt2_1\, \sec_counter:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\sec_counter:CounterUDB:sC32:counterdp:cmp_zero2_1\, \sec_counter:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\sec_counter:CounterUDB:sC32:counterdp:cmp_ff2_1\, \sec_counter:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\sec_counter:CounterUDB:sC32:counterdp:cap2_1\, \sec_counter:CounterUDB:sC32:counterdp:cap2_0\),
		capo=>open,
		cfbi=>\sec_counter:CounterUDB:sC32:counterdp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Status_Period:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>tmpOE__LOAD_net_0,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, cydff_10));
Out_TikTak:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"733fd33f-9bf8-4fb4-a4d2-bfe695ba0761",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>Net_11207,
		fb=>(tmpFB_0__Out_TikTak_net_0),
		analog=>(open),
		io=>(tmpIO_0__Out_TikTak_net_0),
		siovref=>(tmpSIOVREF__Out_TikTak_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Out_TikTak_net_0);
TC_word:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4f4c9b24-2e23-45a0-9050-11bf0f6b0a8a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>Net_867,
		fb=>(tmpFB_0__TC_word_net_0),
		analog=>(open),
		io=>(tmpIO_0__TC_word_net_0),
		siovref=>(tmpSIOVREF__TC_word_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TC_word_net_0);
\UART_1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"2170138888.88889",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_1:Net_9\,
		dig_domain_out=>open);
\UART_1:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_1:Net_9\,
		enable=>tmpOE__LOAD_net_0,
		clock_out=>\UART_1:BUART:clock_op\);
\UART_1:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:tx_state_1\, \UART_1:BUART:tx_state_0\, \UART_1:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_1:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_1:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_1:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_1:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_1:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_1:BUART:sc_out_7\, \UART_1:BUART:sc_out_6\, \UART_1:BUART:sc_out_5\, \UART_1:BUART:sc_out_4\,
			\UART_1:BUART:sc_out_3\, \UART_1:BUART:sc_out_2\, \UART_1:BUART:sc_out_1\, \UART_1:BUART:sc_out_0\));
\UART_1:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_1:BUART:tx_fifo_notfull\,
			\UART_1:BUART:tx_status_2\, \UART_1:BUART:tx_fifo_empty\, \UART_1:BUART:tx_status_0\),
		interrupt=>\UART_1:BUART:tx_interrupt_out\);
\UART_1:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:rx_state_1\, \UART_1:BUART:rx_state_0\, \UART_1:BUART:rx_bitclk_enable\),
		route_si=>\UART_1:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_1:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_1:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_1:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_1:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_1:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_1:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_1:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_1:BUART:clock_op\,
		reset=>\UART_1:BUART:reset_reg\,
		load=>\UART_1:BUART:rx_counter_load\,
		enable=>tmpOE__LOAD_net_0,
		count=>(\UART_1:BUART:rx_count_6\, \UART_1:BUART:rx_count_5\, \UART_1:BUART:rx_count_4\, \UART_1:BUART:rx_count_3\,
			\UART_1:BUART:rx_count_2\, \UART_1:BUART:rx_count_1\, \UART_1:BUART:rx_count_0\),
		tc=>\UART_1:BUART:rx_count7_tc\);
\UART_1:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, \UART_1:BUART:rx_status_5\, \UART_1:BUART:rx_status_4\, \UART_1:BUART:rx_status_3\,
			\UART_1:BUART:rx_status_2\, zero, zero),
		interrupt=>\UART_1:BUART:rx_interrupt_out\);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>(zero),
		fb=>Net_11413,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>Net_11408,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
\USBUART_1:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:Net_1010\);
\USBUART_1:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>(zero),
		fb=>(\USBUART_1:tmpFB_0__Dm_net_0\),
		analog=>\USBUART_1:Net_597\,
		io=>(\USBUART_1:tmpIO_0__Dm_net_0\),
		siovref=>(\USBUART_1:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>\USBUART_1:tmpINTERRUPT_0__Dm_net_0\);
\USBUART_1:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LOAD_net_0),
		y=>(zero),
		fb=>(\USBUART_1:tmpFB_0__Dp_net_0\),
		analog=>\USBUART_1:Net_1000\,
		io=>(\USBUART_1:tmpIO_0__Dp_net_0\),
		siovref=>(\USBUART_1:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LOAD_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LOAD_net_0,
		out_reset=>zero,
		interrupt=>\USBUART_1:Net_1010\);
\USBUART_1:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBUART_1:Net_1000\,
		dm=>\USBUART_1:Net_597\,
		sof_int=>Net_11420,
		arb_int=>\USBUART_1:Net_1889\,
		usb_int=>\USBUART_1:Net_1876\,
		ept_int=>(\USBUART_1:ep_int_8\, \USBUART_1:ep_int_7\, \USBUART_1:ep_int_6\, \USBUART_1:ep_int_5\,
			\USBUART_1:ep_int_4\, \USBUART_1:ep_int_3\, \USBUART_1:ep_int_2\, \USBUART_1:ep_int_1\,
			\USBUART_1:ep_int_0\),
		ord_int=>\USBUART_1:Net_95\,
		dma_req=>(\USBUART_1:dma_request_7\, \USBUART_1:dma_request_6\, \USBUART_1:dma_request_5\, \USBUART_1:dma_request_4\,
			\USBUART_1:dma_request_3\, \USBUART_1:dma_request_2\, \USBUART_1:dma_request_1\, \USBUART_1:dma_request_0\),
		dma_termin=>\USBUART_1:dma_terminate\);
\USBUART_1:ep_3\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:ep_int_3\);
\USBUART_1:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:ep_int_2\);
\USBUART_1:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:ep_int_1\);
\USBUART_1:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:ep_int_0\);
\USBUART_1:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:Net_1876\);
\USBUART_1:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:Net_1889\);
\USBUART_1:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_11420);
\GlitchFilter_3:genblk1[0]:sample\:cy_dff
	PORT MAP(d=>preouts_0,
		clk=>\GlitchFilter_3:op_clk\,
		q=>\GlitchFilter_3:genblk1[0]:sample\);
\GlitchFilter_3:genblk1[0]:last_state\:cy_dff
	PORT MAP(d=>\GlitchFilter_3:genblk1[0]:last_state\\D\,
		clk=>\GlitchFilter_3:op_clk\,
		q=>My_wire_0);
\GlitchFilter_3:genblk1[1]:sample\:cy_dff
	PORT MAP(d=>preouts_1,
		clk=>\GlitchFilter_3:op_clk\,
		q=>\GlitchFilter_3:genblk1[1]:sample\);
\GlitchFilter_3:genblk1[1]:last_state\:cy_dff
	PORT MAP(d=>\GlitchFilter_3:genblk1[1]:last_state\\D\,
		clk=>\GlitchFilter_3:op_clk\,
		q=>My_wire_1);
\GlitchFilter_3:genblk1[2]:sample\:cy_dff
	PORT MAP(d=>preouts_2,
		clk=>\GlitchFilter_3:op_clk\,
		q=>\GlitchFilter_3:genblk1[2]:sample\);
\GlitchFilter_3:genblk1[2]:last_state\:cy_dff
	PORT MAP(d=>\GlitchFilter_3:genblk1[2]:last_state\\D\,
		clk=>\GlitchFilter_3:op_clk\,
		q=>My_wire_2);
\TransmitShiftReg:bSR:load_reg\:cy_dff
	PORT MAP(d=>Net_10625,
		clk=>\TransmitShiftReg:bSR:clk_fin\,
		q=>\TransmitShiftReg:bSR:load_reg\);
cydff_12:cy_dsrff
	PORT MAP(d=>Net_7248,
		s=>zero,
		r=>Net_1463,
		clk=>Net_10749,
		q=>preouts_2);
cydff_1:cy_dff
	PORT MAP(d=>Net_11393,
		clk=>Net_819,
		q=>cydff_1);
\BitCounterEnc:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\,
		q=>\BitCounterEnc:CounterUDB:prevCapture\);
\BitCounterEnc:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\BitCounterEnc:CounterUDB:reload\,
		clk=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\,
		q=>\BitCounterEnc:CounterUDB:overflow_reg_i\);
\BitCounterEnc:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\,
		q=>\BitCounterEnc:CounterUDB:underflow_reg_i\);
\BitCounterEnc:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\BitCounterEnc:CounterUDB:reload\,
		clk=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\,
		q=>Net_10667);
\BitCounterEnc:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\BitCounterEnc:CounterUDB:cmp_out_i\,
		clk=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\,
		q=>\BitCounterEnc:CounterUDB:prevCompare\);
\BitCounterEnc:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\BitCounterEnc:CounterUDB:cmp_out_i\,
		clk=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\,
		q=>Net_10679);
\BitCounterEnc:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_10749,
		clk=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\,
		q=>\BitCounterEnc:CounterUDB:count_stored_i\);
cydff_11:cy_dsrff
	PORT MAP(d=>zero,
		s=>Net_10457,
		r=>zero,
		clk=>Net_10667,
		q=>Net_10511);
cydff_5:cy_dsrff
	PORT MAP(d=>Net_1037,
		s=>Net_1463,
		r=>zero,
		clk=>Net_10896,
		q=>cydff_5);
cydff_6:cy_dsrff
	PORT MAP(d=>Net_10720,
		s=>Net_1463,
		r=>zero,
		clk=>Net_10896,
		q=>Net_1037);
cydff_8:cy_dsrff
	PORT MAP(d=>Net_10731,
		s=>Net_1463,
		r=>zero,
		clk=>Net_1037,
		q=>cydff_8);
cydff_3:cy_dsrff
	PORT MAP(d=>Net_10746,
		s=>Net_1463,
		r=>zero,
		clk=>cydff_8,
		q=>Net_10749);
\usec_counter:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_11269,
		clk=>\usec_counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\usec_counter:CounterUDB:prevCapture\);
\usec_counter:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\usec_counter:CounterUDB:per_equal\,
		clk=>\usec_counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\usec_counter:CounterUDB:overflow_reg_i\);
\usec_counter:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\usec_counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\usec_counter:CounterUDB:underflow_reg_i\);
\usec_counter:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\usec_counter:CounterUDB:per_equal\,
		clk=>\usec_counter:CounterUDB:ClockOutFromEnBlock\,
		q=>Net_11068);
\usec_counter:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\usec_counter:CounterUDB:cmp_out_i\,
		clk=>\usec_counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\usec_counter:CounterUDB:prevCompare\);
\usec_counter:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\usec_counter:CounterUDB:cmp_out_i\,
		clk=>\usec_counter:CounterUDB:ClockOutFromEnBlock\,
		q=>Net_11207);
\usec_counter:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_11406,
		clk=>\usec_counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\usec_counter:CounterUDB:count_stored_i\);
cydff_15:cy_dsrff
	PORT MAP(d=>tmpOE__LOAD_net_0,
		s=>zero,
		r=>Net_11310,
		clk=>Net_11283,
		q=>Net_11269);
cydff_10:cy_dff
	PORT MAP(d=>Net_860,
		clk=>Net_867,
		q=>cydff_10);
cydff_9:cy_dff
	PORT MAP(d=>Net_686,
		clk=>Net_11403,
		q=>Net_11406);
\Sigma:tmp__Sigma_reg_1\:cy_dff
	PORT MAP(d=>\Sigma:tmp__Sigma_reg_1\\D\,
		clk=>Net_819,
		q=>Net_686);
\Sigma:tmp__Sigma_reg_0\:cy_dff
	PORT MAP(d=>\Sigma:tmp__Sigma_reg_0\\D\,
		clk=>Net_819,
		q=>Net_10946);
\SigmaReg:bSR:load_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SigmaReg:bSR:clk_fin\,
		q=>\SigmaReg:bSR:load_reg\);
\Period:bSR:load_reg\:cy_dff
	PORT MAP(d=>cydff_10,
		clk=>\Period:bSR:clk_fin\,
		q=>\Period:bSR:load_reg\);
\sec_counter:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_11269,
		clk=>\sec_counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\sec_counter:CounterUDB:prevCapture\);
\sec_counter:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\sec_counter:CounterUDB:per_equal\,
		clk=>\sec_counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\sec_counter:CounterUDB:overflow_reg_i\);
\sec_counter:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\sec_counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\sec_counter:CounterUDB:underflow_reg_i\);
\sec_counter:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\sec_counter:CounterUDB:per_equal\,
		clk=>\sec_counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\sec_counter:CounterUDB:tc_reg_i\);
\sec_counter:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\sec_counter:CounterUDB:cmp_out_i\,
		clk=>\sec_counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\sec_counter:CounterUDB:prevCompare\);
\sec_counter:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\sec_counter:CounterUDB:cmp_out_i\,
		clk=>\sec_counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\sec_counter:CounterUDB:cmp_out_reg_i\);
\sec_counter:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_11068,
		clk=>\sec_counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\sec_counter:CounterUDB:count_stored_i\);
\UART_1:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:reset_reg\);
\UART_1:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_1:BUART:txn\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:txn\);
\UART_1:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_1\);
\UART_1:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_0\);
\UART_1:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_2\);
Net_11410:cy_dff
	PORT MAP(d=>Net_11410D,
		clk=>\UART_1:BUART:clock_op\,
		q=>Net_11410);
\UART_1:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_bitclk\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_bitclk\);
\UART_1:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_ctrl_mark_last\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_ctrl_mark_last\);
\UART_1:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_mark\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_mark\);
\UART_1:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_parity_bit\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_parity_bit\);
\UART_1:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_1\);
\UART_1:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_0\);
\UART_1:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_load_fifo\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_load_fifo\);
\UART_1:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_3\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_3\);
\UART_1:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_2\);
\UART_1:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_bitclk_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_bitclk_enable\);
\UART_1:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_stop1_reg\);
\UART_1:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:pollcount_1\);
\UART_1:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:pollcount_0\);
\UART_1:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_status\);
\UART_1:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_2\);
\UART_1:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_3\);
\UART_1:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_addr_match_status\);
\UART_1:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_markspace_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_pre\);
\UART_1:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_error_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_error_pre\);
\UART_1:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_break_status\);
\UART_1:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_address_detected\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_address_detected\);
\UART_1:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_last\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_last\);
\UART_1:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_bit\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_bit\);

END R_T_L;
