// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition"

// DATE "10/11/2021 17:09:36"

// 
// Device: Altera 5SGXEA7H3F35C3 Package FBGA1152
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module mem_test_sm (
	pattern,
	address,
	count,
	clk,
	reset,
	confirm,
	pattern_rb,
	gen_address,
	gen_word,
	write,
	state,
	bit_flip_count);
input 	[63:0] pattern;
input 	[63:0] address;
input 	[31:0] count;
input 	clk;
input 	reset;
input 	confirm;
input 	[63:0] pattern_rb;
output 	[63:0] gen_address;
output 	[63:0] gen_word;
output 	write;
output 	[3:0] state;
output 	[63:0] bit_flip_count;

// Design Ports Information
// pattern_rb[32]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[33]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[34]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[35]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[36]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[37]	=>  Location: PIN_AL10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[38]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[39]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[40]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[41]	=>  Location: PIN_AG9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[42]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[43]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[44]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[45]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[46]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[47]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[48]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[49]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[50]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[51]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[52]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[53]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[54]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[55]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[56]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[57]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[58]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[59]	=>  Location: PIN_AM5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[60]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[61]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[62]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[63]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[0]	=>  Location: PIN_AP31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[1]	=>  Location: PIN_N23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[3]	=>  Location: PIN_AL17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[4]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[5]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[6]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[7]	=>  Location: PIN_N24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[8]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[9]	=>  Location: PIN_AN16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[10]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[11]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[12]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[13]	=>  Location: PIN_AN21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[14]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[15]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[16]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[17]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[18]	=>  Location: PIN_AP30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[19]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[20]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[21]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[22]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[23]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[24]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[25]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[26]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[27]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[28]	=>  Location: PIN_AM30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[29]	=>  Location: PIN_AP15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[30]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[31]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[32]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[33]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[34]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[35]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[36]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[37]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[38]	=>  Location: PIN_AJ23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[39]	=>  Location: PIN_AM20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[40]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[41]	=>  Location: PIN_AP16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[42]	=>  Location: PIN_AM31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[43]	=>  Location: PIN_AG24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[44]	=>  Location: PIN_AL22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[45]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[46]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[47]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[48]	=>  Location: PIN_T23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[49]	=>  Location: PIN_AP32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[50]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[51]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[52]	=>  Location: PIN_AM22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[53]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[54]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[55]	=>  Location: PIN_AD16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[56]	=>  Location: PIN_AP27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[57]	=>  Location: PIN_AD6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[58]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[59]	=>  Location: PIN_AN27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[60]	=>  Location: PIN_AP22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[61]	=>  Location: PIN_AM19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[62]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_address[63]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[0]	=>  Location: PIN_L12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[1]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[2]	=>  Location: PIN_N13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[3]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[4]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[5]	=>  Location: PIN_D33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[6]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[7]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[8]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[9]	=>  Location: PIN_A31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[10]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[11]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[12]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[13]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[14]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[15]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[16]	=>  Location: PIN_L29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[17]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[18]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[19]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[20]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[21]	=>  Location: PIN_D34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[22]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[23]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[24]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[25]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[26]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[27]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[28]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[29]	=>  Location: PIN_AN4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[30]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[31]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[32]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[33]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[34]	=>  Location: PIN_AP6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[35]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[36]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[37]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[38]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[39]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[40]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[41]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[42]	=>  Location: PIN_AN13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[43]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[44]	=>  Location: PIN_A33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[45]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[46]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[47]	=>  Location: PIN_AM10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[48]	=>  Location: PIN_AL8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[49]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[50]	=>  Location: PIN_AM23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[51]	=>  Location: PIN_L11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[52]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[53]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[54]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[55]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[56]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[57]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[58]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[59]	=>  Location: PIN_AM25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[60]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[61]	=>  Location: PIN_AP25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[62]	=>  Location: PIN_N10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gen_word[63]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state[0]	=>  Location: PIN_AN15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state[1]	=>  Location: PIN_AK15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state[2]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state[3]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[0]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[1]	=>  Location: PIN_F30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[2]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[3]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[4]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[5]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[6]	=>  Location: PIN_E29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[7]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[8]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[9]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[10]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[11]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[12]	=>  Location: PIN_D30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[13]	=>  Location: PIN_E23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[14]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[15]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[16]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[17]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[18]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[19]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[20]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[21]	=>  Location: PIN_F31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[22]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[23]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[24]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[25]	=>  Location: PIN_E31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[26]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[27]	=>  Location: PIN_F23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[28]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[29]	=>  Location: PIN_E30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[30]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[31]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[32]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[33]	=>  Location: PIN_E32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[34]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[35]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[36]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[37]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[38]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[39]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[40]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[41]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[42]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[43]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[44]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[45]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[46]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[47]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[48]	=>  Location: PIN_E34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[49]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[50]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[51]	=>  Location: PIN_AP28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[52]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[53]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[54]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[55]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[56]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[57]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[58]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[59]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[60]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[61]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[62]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit_flip_count[63]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[0]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[1]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[2]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[3]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[4]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[5]	=>  Location: PIN_D31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[6]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[7]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[8]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[9]	=>  Location: PIN_A32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[10]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[11]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[12]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[13]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[14]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[15]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[16]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[17]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[18]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[19]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[20]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[21]	=>  Location: PIN_F32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[22]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[23]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[24]	=>  Location: PIN_K13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[25]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[26]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[27]	=>  Location: PIN_AM16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[28]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[29]	=>  Location: PIN_AN7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[30]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[31]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[32]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[33]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[34]	=>  Location: PIN_AN6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[35]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[36]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[37]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[38]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[39]	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[40]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[41]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[42]	=>  Location: PIN_AP13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[43]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[44]	=>  Location: PIN_C31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[45]	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[46]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[47]	=>  Location: PIN_AM11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[48]	=>  Location: PIN_AM7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[49]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[50]	=>  Location: PIN_AK25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[51]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[52]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[53]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[54]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[55]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[56]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[57]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[58]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[59]	=>  Location: PIN_AL26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[60]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[61]	=>  Location: PIN_AN24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[62]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern[63]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[0]	=>  Location: PIN_AB29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[1]	=>  Location: PIN_AP21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[2]	=>  Location: PIN_AM28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[3]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[4]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[5]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[6]	=>  Location: PIN_AP19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[7]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[9]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[10]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[11]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[12]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[13]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[14]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[15]	=>  Location: PIN_AD23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[16]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[17]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[18]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[19]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[20]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[21]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[22]	=>  Location: PIN_AN18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[23]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[24]	=>  Location: PIN_AN19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[25]	=>  Location: PIN_AN30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[26]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[27]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[28]	=>  Location: PIN_AP18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[29]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[30]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[31]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[32]	=>  Location: PIN_AK20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[33]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[34]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[35]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[36]	=>  Location: PIN_AM18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[37]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[38]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[39]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[40]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[41]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[42]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[43]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[44]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[45]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[46]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[47]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[48]	=>  Location: PIN_AL19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[49]	=>  Location: PIN_AL28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[50]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[51]	=>  Location: PIN_K24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[52]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[53]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[54]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[55]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[56]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[57]	=>  Location: PIN_AK17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[58]	=>  Location: PIN_AM17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[59]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[60]	=>  Location: PIN_AN22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[61]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[62]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[63]	=>  Location: PIN_AA27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// confirm	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[14]	=>  Location: PIN_AH16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[15]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[16]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[11]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[12]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[13]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[8]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[9]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[10]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[5]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[6]	=>  Location: PIN_AJ15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[7]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[0]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[1]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[2]	=>  Location: PIN_W18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[3]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[4]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[29]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[30]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[31]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[26]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[27]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[28]	=>  Location: PIN_AL16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[23]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[24]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[25]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[17]	=>  Location: PIN_AJ18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[18]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[19]	=>  Location: PIN_AM26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[20]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[21]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[22]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[12]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[16]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[20]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[24]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[28]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[8]	=>  Location: PIN_B28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[0]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[4]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[9]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[13]	=>  Location: PIN_H28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[1]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[5]	=>  Location: PIN_H29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[17]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[10]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[14]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[2]	=>  Location: PIN_B31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[6]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[18]	=>  Location: PIN_A28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[11]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[15]	=>  Location: PIN_C28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[3]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[7]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[19]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[21]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[25]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[29]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[22]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[26]	=>  Location: PIN_J29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[30]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[23]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[27]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pattern_rb[31]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \pattern_rb[32]~input_o ;
wire \pattern_rb[33]~input_o ;
wire \pattern_rb[34]~input_o ;
wire \pattern_rb[35]~input_o ;
wire \pattern_rb[36]~input_o ;
wire \pattern_rb[37]~input_o ;
wire \pattern_rb[38]~input_o ;
wire \pattern_rb[39]~input_o ;
wire \pattern_rb[40]~input_o ;
wire \pattern_rb[41]~input_o ;
wire \pattern_rb[42]~input_o ;
wire \pattern_rb[43]~input_o ;
wire \pattern_rb[44]~input_o ;
wire \pattern_rb[45]~input_o ;
wire \pattern_rb[46]~input_o ;
wire \pattern_rb[47]~input_o ;
wire \pattern_rb[48]~input_o ;
wire \pattern_rb[49]~input_o ;
wire \pattern_rb[50]~input_o ;
wire \pattern_rb[51]~input_o ;
wire \pattern_rb[52]~input_o ;
wire \pattern_rb[53]~input_o ;
wire \pattern_rb[54]~input_o ;
wire \pattern_rb[55]~input_o ;
wire \pattern_rb[56]~input_o ;
wire \pattern_rb[57]~input_o ;
wire \pattern_rb[58]~input_o ;
wire \pattern_rb[59]~input_o ;
wire \pattern_rb[60]~input_o ;
wire \pattern_rb[61]~input_o ;
wire \pattern_rb[62]~input_o ;
wire \pattern_rb[63]~input_o ;
wire \pattern_rb[29]~input_o ;
wire \pattern_rb[30]~input_o ;
wire \pattern_rb[31]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \reset~input_o ;
wire \confirm~input_o ;
wire \state_r~17_combout ;
wire \Add2~1_sumout ;
wire \state_r.0000~0_combout ;
wire \state_r.0000~q ;
wire \Add2~10 ;
wire \Add2~13_sumout ;
wire \Add2~14 ;
wire \Add2~17_sumout ;
wire \Add2~18 ;
wire \Add2~21_sumout ;
wire \Add2~22 ;
wire \Add2~25_sumout ;
wire \Add2~26 ;
wire \Add2~29_sumout ;
wire \Add2~30 ;
wire \Add2~33_sumout ;
wire \Add2~34 ;
wire \Add2~37_sumout ;
wire \LessThan0~1_combout ;
wire \state_r~12_combout ;
wire \state_r.MEM_TEST_SM_INITIALIZE_MEM~q ;
wire \LessThan0~2_combout ;
wire \word_r[7]~0_combout ;
wire \Add2~2 ;
wire \Add2~5_sumout ;
wire \Add2~6 ;
wire \Add2~9_sumout ;
wire \LessThan0~0_combout ;
wire \state_r~13_combout ;
wire \count[6]~input_o ;
wire \count[7]~input_o ;
wire \Add3~1_sumout ;
wire \Add3~42 ;
wire \Add3~45_sumout ;
wire \always0~13_combout ;
wire \Add3~46 ;
wire \Add3~49_sumout ;
wire \Add3~50 ;
wire \Add3~29_sumout ;
wire \Add3~30 ;
wire \Add3~33_sumout ;
wire \Add3~34 ;
wire \Add3~37_sumout ;
wire \Add3~38 ;
wire \Add3~17_sumout ;
wire \Add3~18 ;
wire \Add3~21_sumout ;
wire \Add3~22 ;
wire \Add3~25_sumout ;
wire \always0~14_combout ;
wire \Add3~26 ;
wire \Add3~5_sumout ;
wire \Add3~6 ;
wire \Add3~9_sumout ;
wire \always0~15_combout ;
wire \Add3~10 ;
wire \Add3~13_sumout ;
wire \Add3~14 ;
wire \Add3~105_sumout ;
wire \Add3~106 ;
wire \Add3~109_sumout ;
wire \Add3~110 ;
wire \Add3~113_sumout ;
wire \Add3~114 ;
wire \Add3~117_sumout ;
wire \Add3~118 ;
wire \Add3~121_sumout ;
wire \Add3~122 ;
wire \Add3~125_sumout ;
wire \Add3~126 ;
wire \Add3~93_sumout ;
wire \Add3~94 ;
wire \Add3~97_sumout ;
wire \Add3~98 ;
wire \Add3~101_sumout ;
wire \Add3~102 ;
wire \Add3~81_sumout ;
wire \Add3~82 ;
wire \Add3~85_sumout ;
wire \always0~17_combout ;
wire \Add3~86 ;
wire \Add3~89_sumout ;
wire \always0~16_combout ;
wire \Add3~90 ;
wire \Add3~69_sumout ;
wire \Add3~70 ;
wire \Add3~73_sumout ;
wire \Add3~74 ;
wire \Add3~77_sumout ;
wire \always0~18_combout ;
wire \always0~19_combout ;
wire \count_r[19]~0_combout ;
wire \Add3~2 ;
wire \Add3~53_sumout ;
wire \Add3~54 ;
wire \Add3~57_sumout ;
wire \Add3~58 ;
wire \Add3~61_sumout ;
wire \Add3~62 ;
wire \Add3~65_sumout ;
wire \Add3~66 ;
wire \Add3~41_sumout ;
wire \count[5]~input_o ;
wire \always0~3_combout ;
wire \count[0]~input_o ;
wire \count[1]~input_o ;
wire \always0~4_combout ;
wire \count[11]~input_o ;
wire \count[13]~input_o ;
wire \count[12]~input_o ;
wire \always0~1_combout ;
wire \count[3]~input_o ;
wire \count[2]~input_o ;
wire \count[4]~input_o ;
wire \always0~5_combout ;
wire \count[15]~input_o ;
wire \count[16]~input_o ;
wire \count[14]~input_o ;
wire \always0~0_combout ;
wire \count[10]~input_o ;
wire \count[9]~input_o ;
wire \count[8]~input_o ;
wire \always0~2_combout ;
wire \always0~6_combout ;
wire \count[22]~input_o ;
wire \count[20]~input_o ;
wire \count[21]~input_o ;
wire \always0~11_combout ;
wire \count[27]~input_o ;
wire \count[28]~input_o ;
wire \count[26]~input_o ;
wire \always0~8_combout ;
wire \count[25]~input_o ;
wire \count[24]~input_o ;
wire \count[23]~input_o ;
wire \always0~9_combout ;
wire \count[30]~input_o ;
wire \count[29]~input_o ;
wire \count[31]~input_o ;
wire \always0~7_combout ;
wire \count[19]~input_o ;
wire \count[18]~input_o ;
wire \count[17]~input_o ;
wire \always0~10_combout ;
wire \always0~12_combout ;
wire \state_r~14_combout ;
wire \state_r.MEM_TEST_SM_HAMMER_MEM~q ;
wire \word_q_r~0_combout ;
wire \word_q_r~1_combout ;
wire \state_r~15_combout ;
wire \state_r.MEM_TEST_SM_TALLY_MEM~q ;
wire \state_r~16_combout ;
wire \state_r~18_combout ;
wire \state_r.MEM_TEST_SM_READ_MEM~q ;
wire \address[0]~input_o ;
wire \gen_address_r~0_combout ;
wire \gen_address_r[17]~1_combout ;
wire \gen_address_r[17]~2_combout ;
wire \gen_address_r[17]~3_combout ;
wire \address[1]~input_o ;
wire \gen_address_r~4_combout ;
wire \address[2]~input_o ;
wire \gen_address_r~5_combout ;
wire \address[3]~input_o ;
wire \gen_address_r~6_combout ;
wire \address[4]~input_o ;
wire \gen_address_r~7_combout ;
wire \address[5]~input_o ;
wire \gen_address_r~8_combout ;
wire \address[6]~input_o ;
wire \gen_address_r~9_combout ;
wire \address[7]~input_o ;
wire \gen_address_r~10_combout ;
wire \address[8]~input_o ;
wire \gen_address_r~11_combout ;
wire \address[9]~input_o ;
wire \gen_address_r~12_combout ;
wire \address[10]~input_o ;
wire \Add1~1_sumout ;
wire \gen_address_r~13_combout ;
wire \address[11]~input_o ;
wire \Add1~2 ;
wire \Add1~5_sumout ;
wire \gen_address_r~14_combout ;
wire \address[12]~input_o ;
wire \Add1~6 ;
wire \Add1~9_sumout ;
wire \gen_address_r~15_combout ;
wire \address[13]~input_o ;
wire \Add1~10 ;
wire \Add1~13_sumout ;
wire \gen_address_r~16_combout ;
wire \address[14]~input_o ;
wire \Add1~14 ;
wire \Add1~17_sumout ;
wire \gen_address_r~17_combout ;
wire \address[15]~input_o ;
wire \Add1~18 ;
wire \Add1~21_sumout ;
wire \gen_address_r~18_combout ;
wire \address[16]~input_o ;
wire \Add1~22 ;
wire \Add1~25_sumout ;
wire \gen_address_r~19_combout ;
wire \address[17]~input_o ;
wire \Add1~26 ;
wire \Add1~29_sumout ;
wire \gen_address_r~20_combout ;
wire \address[18]~input_o ;
wire \Add1~30 ;
wire \Add1~33_sumout ;
wire \gen_address_r~21_combout ;
wire \address[19]~input_o ;
wire \Add1~34 ;
wire \Add1~37_sumout ;
wire \gen_address_r~22_combout ;
wire \address[20]~input_o ;
wire \Add1~38 ;
wire \Add1~41_sumout ;
wire \gen_address_r~23_combout ;
wire \address[21]~input_o ;
wire \Add1~42 ;
wire \Add1~45_sumout ;
wire \gen_address_r~24_combout ;
wire \address[22]~input_o ;
wire \Add1~46 ;
wire \Add1~49_sumout ;
wire \gen_address_r~25_combout ;
wire \Add0~50_cout ;
wire \Add0~46_cout ;
wire \Add0~42_cout ;
wire \Add0~38_cout ;
wire \Add0~34_cout ;
wire \Add0~30_cout ;
wire \Add0~26_cout ;
wire \Add0~22_cout ;
wire \Add0~18_cout ;
wire \Add0~14_cout ;
wire \Add0~10_cout ;
wire \Add0~6_cout ;
wire \Add0~1_sumout ;
wire \address[23]~input_o ;
wire \gen_address_r~26_combout ;
wire \address[24]~input_o ;
wire \gen_address_r~27_combout ;
wire \address[25]~input_o ;
wire \gen_address_r~28_combout ;
wire \address[26]~input_o ;
wire \gen_address_r~29_combout ;
wire \address[27]~input_o ;
wire \gen_address_r~30_combout ;
wire \address[28]~input_o ;
wire \gen_address_r~31_combout ;
wire \address[29]~input_o ;
wire \gen_address_r~32_combout ;
wire \address[30]~input_o ;
wire \gen_address_r~33_combout ;
wire \address[31]~input_o ;
wire \gen_address_r~34_combout ;
wire \address[32]~input_o ;
wire \gen_address_r~35_combout ;
wire \address[33]~input_o ;
wire \gen_address_r~36_combout ;
wire \address[34]~input_o ;
wire \gen_address_r~37_combout ;
wire \address[35]~input_o ;
wire \gen_address_r~38_combout ;
wire \address[36]~input_o ;
wire \gen_address_r~39_combout ;
wire \address[37]~input_o ;
wire \gen_address_r~40_combout ;
wire \address[38]~input_o ;
wire \gen_address_r~41_combout ;
wire \address[39]~input_o ;
wire \gen_address_r~42_combout ;
wire \address[40]~input_o ;
wire \gen_address_r~43_combout ;
wire \address[41]~input_o ;
wire \gen_address_r~44_combout ;
wire \address[42]~input_o ;
wire \gen_address_r~45_combout ;
wire \address[43]~input_o ;
wire \gen_address_r~46_combout ;
wire \address[44]~input_o ;
wire \gen_address_r~47_combout ;
wire \address[45]~input_o ;
wire \gen_address_r~48_combout ;
wire \address[46]~input_o ;
wire \gen_address_r~49_combout ;
wire \address[47]~input_o ;
wire \gen_address_r~50_combout ;
wire \address[48]~input_o ;
wire \gen_address_r~51_combout ;
wire \address[49]~input_o ;
wire \gen_address_r~52_combout ;
wire \address[50]~input_o ;
wire \gen_address_r~53_combout ;
wire \address[51]~input_o ;
wire \gen_address_r~54_combout ;
wire \address[52]~input_o ;
wire \gen_address_r~55_combout ;
wire \address[53]~input_o ;
wire \gen_address_r~56_combout ;
wire \address[54]~input_o ;
wire \gen_address_r~57_combout ;
wire \address[55]~input_o ;
wire \gen_address_r~58_combout ;
wire \address[56]~input_o ;
wire \gen_address_r~59_combout ;
wire \address[57]~input_o ;
wire \gen_address_r~60_combout ;
wire \address[58]~input_o ;
wire \gen_address_r~61_combout ;
wire \address[59]~input_o ;
wire \gen_address_r~62_combout ;
wire \address[60]~input_o ;
wire \gen_address_r~63_combout ;
wire \address[61]~input_o ;
wire \gen_address_r~64_combout ;
wire \address[62]~input_o ;
wire \gen_address_r~65_combout ;
wire \address[63]~input_o ;
wire \gen_address_r~66_combout ;
wire \pattern[0]~input_o ;
wire \pattern[1]~input_o ;
wire \pattern[2]~input_o ;
wire \pattern[3]~input_o ;
wire \pattern[4]~input_o ;
wire \pattern[5]~input_o ;
wire \pattern[6]~input_o ;
wire \pattern[7]~input_o ;
wire \pattern[8]~input_o ;
wire \pattern[9]~input_o ;
wire \pattern[10]~input_o ;
wire \pattern[11]~input_o ;
wire \pattern[12]~input_o ;
wire \pattern[13]~input_o ;
wire \pattern[14]~input_o ;
wire \pattern[15]~input_o ;
wire \pattern[16]~input_o ;
wire \pattern[17]~input_o ;
wire \pattern[18]~input_o ;
wire \pattern[19]~input_o ;
wire \pattern[20]~input_o ;
wire \pattern[21]~input_o ;
wire \pattern[22]~input_o ;
wire \pattern[23]~input_o ;
wire \pattern[24]~input_o ;
wire \pattern[25]~input_o ;
wire \pattern[26]~input_o ;
wire \pattern[27]~input_o ;
wire \pattern[28]~input_o ;
wire \pattern[29]~input_o ;
wire \pattern[30]~input_o ;
wire \pattern[31]~input_o ;
wire \pattern[32]~input_o ;
wire \pattern[33]~input_o ;
wire \pattern[34]~input_o ;
wire \pattern[35]~input_o ;
wire \pattern[36]~input_o ;
wire \pattern[37]~input_o ;
wire \pattern[38]~input_o ;
wire \pattern[39]~input_o ;
wire \pattern[40]~input_o ;
wire \pattern[41]~input_o ;
wire \pattern[42]~input_o ;
wire \pattern[43]~input_o ;
wire \pattern[44]~input_o ;
wire \pattern[45]~input_o ;
wire \pattern[46]~input_o ;
wire \pattern[47]~input_o ;
wire \pattern[48]~input_o ;
wire \pattern[49]~input_o ;
wire \pattern[50]~input_o ;
wire \pattern[51]~input_o ;
wire \pattern[52]~input_o ;
wire \pattern[53]~input_o ;
wire \pattern[54]~input_o ;
wire \pattern[55]~input_o ;
wire \pattern[56]~input_o ;
wire \pattern[57]~input_o ;
wire \pattern[58]~input_o ;
wire \pattern[59]~input_o ;
wire \pattern[60]~input_o ;
wire \pattern[61]~input_o ;
wire \pattern[62]~input_o ;
wire \pattern[63]~input_o ;
wire \WideOr5~combout ;
wire \state~0_combout ;
wire \state_r~19_combout ;
wire \state_r.MEM_TEST_SM_FINISH~q ;
wire \state~1_combout ;
wire \Add4~1_sumout ;
wire \pattern_rb[11]~input_o ;
wire \pattern_rb[15]~input_o ;
wire \pattern_rb[3]~input_o ;
wire \pattern_rb[7]~input_o ;
wire \Mux7~0_combout ;
wire \Mux6~0_combout ;
wire \pattern_rb[10]~input_o ;
wire \pattern_rb[6]~input_o ;
wire \pattern_rb[14]~input_o ;
wire \pattern_rb[2]~input_o ;
wire \Mux5~0_combout ;
wire \Mux4~0_combout ;
wire \Mux16~0_combout ;
wire \pattern_rb[8]~input_o ;
wire \pattern_rb[16]~input_o ;
wire \pattern_rb[20]~input_o ;
wire \pattern_rb[12]~input_o ;
wire \Mux17~0_combout ;
wire \bit_flip_count_r[33]~3_combout ;
wire \Mux20~0_combout ;
wire \Mux22~0_combout ;
wire \Mux18~0_combout ;
wire \pattern_rb[19]~input_o ;
wire \pattern_rb[23]~input_o ;
wire \Mux23~0_combout ;
wire \pattern_rb[13]~input_o ;
wire \pattern_rb[21]~input_o ;
wire \pattern_rb[9]~input_o ;
wire \pattern_rb[17]~input_o ;
wire \Mux19~0_combout ;
wire \pattern_rb[22]~input_o ;
wire \pattern_rb[18]~input_o ;
wire \Mux21~0_combout ;
wire \bit_flip_count_r[33]~2_combout ;
wire \Mux24~1_combout ;
wire \pattern_rb[28]~input_o ;
wire \pattern_rb[24]~input_o ;
wire \Mux25~0_combout ;
wire \Mux24~0_combout ;
wire \always0~54_combout ;
wire \pattern_rb[5]~input_o ;
wire \pattern_rb[1]~input_o ;
wire \Mux3~0_combout ;
wire \Mux0~0_combout ;
wire \pattern_rb[0]~input_o ;
wire \pattern_rb[4]~input_o ;
wire \Mux1~0_combout ;
wire \Mux2~0_combout ;
wire \bit_flip_count_r[33]~1_combout ;
wire \bit_flip_count_r[33]~0_combout ;
wire \always0~20_combout ;
wire \always0~50_combout ;
wire \always0~22_combout ;
wire \always0~42_combout ;
wire \pattern_rb[26]~input_o ;
wire \always0~25_combout ;
wire \always0~30_combout ;
wire \pattern_rb[27]~input_o ;
wire \always0~23_combout ;
wire \always0~26_combout ;
wire \always0~38_combout ;
wire \pattern_rb[25]~input_o ;
wire \always0~24_combout ;
wire \always0~34_combout ;
wire \always0~21_combout ;
wire \always0~46_combout ;
wire \bit_flip_count_r[33]~5_combout ;
wire \bit_flip_count_r[33]~6_combout ;
wire \bit_flip_count_r[33]~4_combout ;
wire \Add4~2 ;
wire \Add4~5_sumout ;
wire \Add4~6 ;
wire \Add4~9_sumout ;
wire \Add4~10 ;
wire \Add4~13_sumout ;
wire \Add4~14 ;
wire \Add4~17_sumout ;
wire \Add4~18 ;
wire \Add4~21_sumout ;
wire \Add4~22 ;
wire \Add4~25_sumout ;
wire \Add4~26 ;
wire \Add4~29_sumout ;
wire \Add4~30 ;
wire \Add4~33_sumout ;
wire \Add4~34 ;
wire \Add4~37_sumout ;
wire \Add4~38 ;
wire \Add4~41_sumout ;
wire \Add4~42 ;
wire \Add4~45_sumout ;
wire \Add4~46 ;
wire \Add4~49_sumout ;
wire \Add4~50 ;
wire \Add4~53_sumout ;
wire \Add4~54 ;
wire \Add4~57_sumout ;
wire \Add4~58 ;
wire \Add4~61_sumout ;
wire \Add4~62 ;
wire \Add4~65_sumout ;
wire \Add4~66 ;
wire \Add4~69_sumout ;
wire \Add4~70 ;
wire \Add4~73_sumout ;
wire \Add4~74 ;
wire \Add4~77_sumout ;
wire \Add4~78 ;
wire \Add4~81_sumout ;
wire \Add4~82 ;
wire \Add4~85_sumout ;
wire \Add4~86 ;
wire \Add4~89_sumout ;
wire \Add4~90 ;
wire \Add4~93_sumout ;
wire \Add4~94 ;
wire \Add4~97_sumout ;
wire \Add4~98 ;
wire \Add4~101_sumout ;
wire \Add4~102 ;
wire \Add4~105_sumout ;
wire \Add4~106 ;
wire \Add4~109_sumout ;
wire \Add4~110 ;
wire \Add4~113_sumout ;
wire \Add4~114 ;
wire \Add4~117_sumout ;
wire \Add4~118 ;
wire \Add4~121_sumout ;
wire \Add4~122 ;
wire \Add4~125_sumout ;
wire \Add4~126 ;
wire \Add4~129_sumout ;
wire \Add4~130 ;
wire \Add4~133_sumout ;
wire \Add4~134 ;
wire \Add4~137_sumout ;
wire \Add4~138 ;
wire \Add4~141_sumout ;
wire \Add4~142 ;
wire \Add4~145_sumout ;
wire \Add4~146 ;
wire \Add4~149_sumout ;
wire \Add4~150 ;
wire \Add4~153_sumout ;
wire \Add4~154 ;
wire \Add4~157_sumout ;
wire \Add4~158 ;
wire \Add4~161_sumout ;
wire \Add4~162 ;
wire \Add4~165_sumout ;
wire \Add4~166 ;
wire \Add4~169_sumout ;
wire \Add4~170 ;
wire \Add4~173_sumout ;
wire \Add4~174 ;
wire \Add4~177_sumout ;
wire \Add4~178 ;
wire \Add4~181_sumout ;
wire \Add4~182 ;
wire \Add4~185_sumout ;
wire \Add4~186 ;
wire \Add4~189_sumout ;
wire \Add4~190 ;
wire \Add4~193_sumout ;
wire \Add4~194 ;
wire \Add4~197_sumout ;
wire \Add4~198 ;
wire \Add4~201_sumout ;
wire \Add4~202 ;
wire \Add4~205_sumout ;
wire \Add4~206 ;
wire \Add4~209_sumout ;
wire \Add4~210 ;
wire \Add4~213_sumout ;
wire \Add4~214 ;
wire \Add4~217_sumout ;
wire \Add4~218 ;
wire \Add4~221_sumout ;
wire \Add4~222 ;
wire \Add4~225_sumout ;
wire \Add4~226 ;
wire \Add4~229_sumout ;
wire \Add4~230 ;
wire \Add4~233_sumout ;
wire \Add4~234 ;
wire \Add4~237_sumout ;
wire \Add4~238 ;
wire \Add4~241_sumout ;
wire \Add4~242 ;
wire \Add4~245_sumout ;
wire \Add4~246 ;
wire \Add4~249_sumout ;
wire \Add4~250 ;
wire \Add4~253_sumout ;
wire [1:0] word_q_r;
wire [31:0] count_r;
wire [9:0] word_r;
wire [63:0] bit_flip_count_r;
wire [63:0] gen_address_r;


// Location: IOOBUF_X0_Y4_N77
stratixv_io_obuf \gen_address[0]~output (
	.i(gen_address_r[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[0]),
	.obar());
// synopsys translate_off
defparam \gen_address[0]~output .bus_hold = "false";
defparam \gen_address[0]~output .open_drain_output = "false";
defparam \gen_address[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N74
stratixv_io_obuf \gen_address[1]~output (
	.i(gen_address_r[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[1]),
	.obar());
// synopsys translate_off
defparam \gen_address[1]~output .bus_hold = "false";
defparam \gen_address[1]~output .open_drain_output = "false";
defparam \gen_address[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N130
stratixv_io_obuf \gen_address[2]~output (
	.i(gen_address_r[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[2]),
	.obar());
// synopsys translate_off
defparam \gen_address[2]~output .bus_hold = "false";
defparam \gen_address[2]~output .open_drain_output = "false";
defparam \gen_address[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N30
stratixv_io_obuf \gen_address[3]~output (
	.i(gen_address_r[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[3]),
	.obar());
// synopsys translate_off
defparam \gen_address[3]~output .bus_hold = "false";
defparam \gen_address[3]~output .open_drain_output = "false";
defparam \gen_address[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y129_N102
stratixv_io_obuf \gen_address[4]~output (
	.i(gen_address_r[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[4]),
	.obar());
// synopsys translate_off
defparam \gen_address[4]~output .bus_hold = "false";
defparam \gen_address[4]~output .open_drain_output = "false";
defparam \gen_address[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X176_Y0_N86
stratixv_io_obuf \gen_address[5]~output (
	.i(gen_address_r[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[5]),
	.obar());
// synopsys translate_off
defparam \gen_address[5]~output .bus_hold = "false";
defparam \gen_address[5]~output .open_drain_output = "false";
defparam \gen_address[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N30
stratixv_io_obuf \gen_address[6]~output (
	.i(gen_address_r[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[6]),
	.obar());
// synopsys translate_off
defparam \gen_address[6]~output .bus_hold = "false";
defparam \gen_address[6]~output .open_drain_output = "false";
defparam \gen_address[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N102
stratixv_io_obuf \gen_address[7]~output (
	.i(gen_address_r[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[7]),
	.obar());
// synopsys translate_off
defparam \gen_address[7]~output .bus_hold = "false";
defparam \gen_address[7]~output .open_drain_output = "false";
defparam \gen_address[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X174_Y0_N46
stratixv_io_obuf \gen_address[8]~output (
	.i(gen_address_r[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[8]),
	.obar());
// synopsys translate_off
defparam \gen_address[8]~output .bus_hold = "false";
defparam \gen_address[8]~output .open_drain_output = "false";
defparam \gen_address[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X170_Y0_N74
stratixv_io_obuf \gen_address[9]~output (
	.i(gen_address_r[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[9]),
	.obar());
// synopsys translate_off
defparam \gen_address[9]~output .bus_hold = "false";
defparam \gen_address[9]~output .open_drain_output = "false";
defparam \gen_address[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N30
stratixv_io_obuf \gen_address[10]~output (
	.i(gen_address_r[10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[10]),
	.obar());
// synopsys translate_off
defparam \gen_address[10]~output .bus_hold = "false";
defparam \gen_address[10]~output .open_drain_output = "false";
defparam \gen_address[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y129_N86
stratixv_io_obuf \gen_address[11]~output (
	.i(gen_address_r[11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[11]),
	.obar());
// synopsys translate_off
defparam \gen_address[11]~output .bus_hold = "false";
defparam \gen_address[11]~output .open_drain_output = "false";
defparam \gen_address[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N46
stratixv_io_obuf \gen_address[12]~output (
	.i(gen_address_r[12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[12]),
	.obar());
// synopsys translate_off
defparam \gen_address[12]~output .bus_hold = "false";
defparam \gen_address[12]~output .open_drain_output = "false";
defparam \gen_address[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N74
stratixv_io_obuf \gen_address[13]~output (
	.i(gen_address_r[13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[13]),
	.obar());
// synopsys translate_off
defparam \gen_address[13]~output .bus_hold = "false";
defparam \gen_address[13]~output .open_drain_output = "false";
defparam \gen_address[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y129_N30
stratixv_io_obuf \gen_address[14]~output (
	.i(gen_address_r[14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[14]),
	.obar());
// synopsys translate_off
defparam \gen_address[14]~output .bus_hold = "false";
defparam \gen_address[14]~output .open_drain_output = "false";
defparam \gen_address[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N74
stratixv_io_obuf \gen_address[15]~output (
	.i(gen_address_r[15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[15]),
	.obar());
// synopsys translate_off
defparam \gen_address[15]~output .bus_hold = "false";
defparam \gen_address[15]~output .open_drain_output = "false";
defparam \gen_address[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
stratixv_io_obuf \gen_address[16]~output (
	.i(gen_address_r[16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[16]),
	.obar());
// synopsys translate_off
defparam \gen_address[16]~output .bus_hold = "false";
defparam \gen_address[16]~output .open_drain_output = "false";
defparam \gen_address[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N130
stratixv_io_obuf \gen_address[17]~output (
	.i(gen_address_r[17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[17]),
	.obar());
// synopsys translate_off
defparam \gen_address[17]~output .bus_hold = "false";
defparam \gen_address[17]~output .open_drain_output = "false";
defparam \gen_address[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N61
stratixv_io_obuf \gen_address[18]~output (
	.i(gen_address_r[18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[18]),
	.obar());
// synopsys translate_off
defparam \gen_address[18]~output .bus_hold = "false";
defparam \gen_address[18]~output .open_drain_output = "false";
defparam \gen_address[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N46
stratixv_io_obuf \gen_address[19]~output (
	.i(gen_address_r[19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[19]),
	.obar());
// synopsys translate_off
defparam \gen_address[19]~output .bus_hold = "false";
defparam \gen_address[19]~output .open_drain_output = "false";
defparam \gen_address[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N74
stratixv_io_obuf \gen_address[20]~output (
	.i(gen_address_r[20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[20]),
	.obar());
// synopsys translate_off
defparam \gen_address[20]~output .bus_hold = "false";
defparam \gen_address[20]~output .open_drain_output = "false";
defparam \gen_address[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N46
stratixv_io_obuf \gen_address[21]~output (
	.i(gen_address_r[21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[21]),
	.obar());
// synopsys translate_off
defparam \gen_address[21]~output .bus_hold = "false";
defparam \gen_address[21]~output .open_drain_output = "false";
defparam \gen_address[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N74
stratixv_io_obuf \gen_address[22]~output (
	.i(gen_address_r[22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[22]),
	.obar());
// synopsys translate_off
defparam \gen_address[22]~output .bus_hold = "false";
defparam \gen_address[22]~output .open_drain_output = "false";
defparam \gen_address[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N46
stratixv_io_obuf \gen_address[23]~output (
	.i(gen_address_r[23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[23]),
	.obar());
// synopsys translate_off
defparam \gen_address[23]~output .bus_hold = "false";
defparam \gen_address[23]~output .open_drain_output = "false";
defparam \gen_address[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N86
stratixv_io_obuf \gen_address[24]~output (
	.i(gen_address_r[24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[24]),
	.obar());
// synopsys translate_off
defparam \gen_address[24]~output .bus_hold = "false";
defparam \gen_address[24]~output .open_drain_output = "false";
defparam \gen_address[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N46
stratixv_io_obuf \gen_address[25]~output (
	.i(gen_address_r[25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[25]),
	.obar());
// synopsys translate_off
defparam \gen_address[25]~output .bus_hold = "false";
defparam \gen_address[25]~output .open_drain_output = "false";
defparam \gen_address[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N46
stratixv_io_obuf \gen_address[26]~output (
	.i(gen_address_r[26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[26]),
	.obar());
// synopsys translate_off
defparam \gen_address[26]~output .bus_hold = "false";
defparam \gen_address[26]~output .open_drain_output = "false";
defparam \gen_address[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
stratixv_io_obuf \gen_address[27]~output (
	.i(gen_address_r[27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[27]),
	.obar());
// synopsys translate_off
defparam \gen_address[27]~output .bus_hold = "false";
defparam \gen_address[27]~output .open_drain_output = "false";
defparam \gen_address[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N133
stratixv_io_obuf \gen_address[28]~output (
	.i(gen_address_r[28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[28]),
	.obar());
// synopsys translate_off
defparam \gen_address[28]~output .bus_hold = "false";
defparam \gen_address[28]~output .open_drain_output = "false";
defparam \gen_address[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X170_Y0_N130
stratixv_io_obuf \gen_address[29]~output (
	.i(gen_address_r[29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[29]),
	.obar());
// synopsys translate_off
defparam \gen_address[29]~output .bus_hold = "false";
defparam \gen_address[29]~output .open_drain_output = "false";
defparam \gen_address[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N130
stratixv_io_obuf \gen_address[30]~output (
	.i(gen_address_r[30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[30]),
	.obar());
// synopsys translate_off
defparam \gen_address[30]~output .bus_hold = "false";
defparam \gen_address[30]~output .open_drain_output = "false";
defparam \gen_address[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X169_Y0_N58
stratixv_io_obuf \gen_address[31]~output (
	.i(gen_address_r[31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[31]),
	.obar());
// synopsys translate_off
defparam \gen_address[31]~output .bus_hold = "false";
defparam \gen_address[31]~output .open_drain_output = "false";
defparam \gen_address[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N46
stratixv_io_obuf \gen_address[32]~output (
	.i(gen_address_r[32]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[32]),
	.obar());
// synopsys translate_off
defparam \gen_address[32]~output .bus_hold = "false";
defparam \gen_address[32]~output .open_drain_output = "false";
defparam \gen_address[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N133
stratixv_io_obuf \gen_address[33]~output (
	.i(gen_address_r[33]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[33]),
	.obar());
// synopsys translate_off
defparam \gen_address[33]~output .bus_hold = "false";
defparam \gen_address[33]~output .open_drain_output = "false";
defparam \gen_address[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
stratixv_io_obuf \gen_address[34]~output (
	.i(gen_address_r[34]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[34]),
	.obar());
// synopsys translate_off
defparam \gen_address[34]~output .bus_hold = "false";
defparam \gen_address[34]~output .open_drain_output = "false";
defparam \gen_address[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N74
stratixv_io_obuf \gen_address[35]~output (
	.i(gen_address_r[35]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[35]),
	.obar());
// synopsys translate_off
defparam \gen_address[35]~output .bus_hold = "false";
defparam \gen_address[35]~output .open_drain_output = "false";
defparam \gen_address[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N130
stratixv_io_obuf \gen_address[36]~output (
	.i(gen_address_r[36]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[36]),
	.obar());
// synopsys translate_off
defparam \gen_address[36]~output .bus_hold = "false";
defparam \gen_address[36]~output .open_drain_output = "false";
defparam \gen_address[36]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X163_Y0_N102
stratixv_io_obuf \gen_address[37]~output (
	.i(gen_address_r[37]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[37]),
	.obar());
// synopsys translate_off
defparam \gen_address[37]~output .bus_hold = "false";
defparam \gen_address[37]~output .open_drain_output = "false";
defparam \gen_address[37]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N74
stratixv_io_obuf \gen_address[38]~output (
	.i(gen_address_r[38]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[38]),
	.obar());
// synopsys translate_off
defparam \gen_address[38]~output .bus_hold = "false";
defparam \gen_address[38]~output .open_drain_output = "false";
defparam \gen_address[38]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N102
stratixv_io_obuf \gen_address[39]~output (
	.i(gen_address_r[39]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[39]),
	.obar());
// synopsys translate_off
defparam \gen_address[39]~output .bus_hold = "false";
defparam \gen_address[39]~output .open_drain_output = "false";
defparam \gen_address[39]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N86
stratixv_io_obuf \gen_address[40]~output (
	.i(gen_address_r[40]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[40]),
	.obar());
// synopsys translate_off
defparam \gen_address[40]~output .bus_hold = "false";
defparam \gen_address[40]~output .open_drain_output = "false";
defparam \gen_address[40]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X170_Y0_N102
stratixv_io_obuf \gen_address[41]~output (
	.i(gen_address_r[41]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[41]),
	.obar());
// synopsys translate_off
defparam \gen_address[41]~output .bus_hold = "false";
defparam \gen_address[41]~output .open_drain_output = "false";
defparam \gen_address[41]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N49
stratixv_io_obuf \gen_address[42]~output (
	.i(gen_address_r[42]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[42]),
	.obar());
// synopsys translate_off
defparam \gen_address[42]~output .bus_hold = "false";
defparam \gen_address[42]~output .open_drain_output = "false";
defparam \gen_address[42]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N102
stratixv_io_obuf \gen_address[43]~output (
	.i(gen_address_r[43]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[43]),
	.obar());
// synopsys translate_off
defparam \gen_address[43]~output .bus_hold = "false";
defparam \gen_address[43]~output .open_drain_output = "false";
defparam \gen_address[43]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N30
stratixv_io_obuf \gen_address[44]~output (
	.i(gen_address_r[44]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[44]),
	.obar());
// synopsys translate_off
defparam \gen_address[44]~output .bus_hold = "false";
defparam \gen_address[44]~output .open_drain_output = "false";
defparam \gen_address[44]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
stratixv_io_obuf \gen_address[45]~output (
	.i(gen_address_r[45]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[45]),
	.obar());
// synopsys translate_off
defparam \gen_address[45]~output .bus_hold = "false";
defparam \gen_address[45]~output .open_drain_output = "false";
defparam \gen_address[45]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N102
stratixv_io_obuf \gen_address[46]~output (
	.i(gen_address_r[46]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[46]),
	.obar());
// synopsys translate_off
defparam \gen_address[46]~output .bus_hold = "false";
defparam \gen_address[46]~output .open_drain_output = "false";
defparam \gen_address[46]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N58
stratixv_io_obuf \gen_address[47]~output (
	.i(gen_address_r[47]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[47]),
	.obar());
// synopsys translate_off
defparam \gen_address[47]~output .bus_hold = "false";
defparam \gen_address[47]~output .open_drain_output = "false";
defparam \gen_address[47]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N58
stratixv_io_obuf \gen_address[48]~output (
	.i(gen_address_r[48]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[48]),
	.obar());
// synopsys translate_off
defparam \gen_address[48]~output .bus_hold = "false";
defparam \gen_address[48]~output .open_drain_output = "false";
defparam \gen_address[48]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N105
stratixv_io_obuf \gen_address[49]~output (
	.i(gen_address_r[49]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[49]),
	.obar());
// synopsys translate_off
defparam \gen_address[49]~output .bus_hold = "false";
defparam \gen_address[49]~output .open_drain_output = "false";
defparam \gen_address[49]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N86
stratixv_io_obuf \gen_address[50]~output (
	.i(gen_address_r[50]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[50]),
	.obar());
// synopsys translate_off
defparam \gen_address[50]~output .bus_hold = "false";
defparam \gen_address[50]~output .open_drain_output = "false";
defparam \gen_address[50]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N102
stratixv_io_obuf \gen_address[51]~output (
	.i(gen_address_r[51]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[51]),
	.obar());
// synopsys translate_off
defparam \gen_address[51]~output .bus_hold = "false";
defparam \gen_address[51]~output .open_drain_output = "false";
defparam \gen_address[51]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N58
stratixv_io_obuf \gen_address[52]~output (
	.i(gen_address_r[52]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[52]),
	.obar());
// synopsys translate_off
defparam \gen_address[52]~output .bus_hold = "false";
defparam \gen_address[52]~output .open_drain_output = "false";
defparam \gen_address[52]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
stratixv_io_obuf \gen_address[53]~output (
	.i(gen_address_r[53]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[53]),
	.obar());
// synopsys translate_off
defparam \gen_address[53]~output .bus_hold = "false";
defparam \gen_address[53]~output .open_drain_output = "false";
defparam \gen_address[53]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X162_Y0_N30
stratixv_io_obuf \gen_address[54]~output (
	.i(gen_address_r[54]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[54]),
	.obar());
// synopsys translate_off
defparam \gen_address[54]~output .bus_hold = "false";
defparam \gen_address[54]~output .open_drain_output = "false";
defparam \gen_address[54]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X163_Y0_N130
stratixv_io_obuf \gen_address[55]~output (
	.i(gen_address_r[55]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[55]),
	.obar());
// synopsys translate_off
defparam \gen_address[55]~output .bus_hold = "false";
defparam \gen_address[55]~output .open_drain_output = "false";
defparam \gen_address[55]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N105
stratixv_io_obuf \gen_address[56]~output (
	.i(gen_address_r[56]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[56]),
	.obar());
// synopsys translate_off
defparam \gen_address[56]~output .bus_hold = "false";
defparam \gen_address[56]~output .open_drain_output = "false";
defparam \gen_address[56]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X210_Y7_N133
stratixv_io_obuf \gen_address[57]~output (
	.i(gen_address_r[57]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[57]),
	.obar());
// synopsys translate_off
defparam \gen_address[57]~output .bus_hold = "false";
defparam \gen_address[57]~output .open_drain_output = "false";
defparam \gen_address[57]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
stratixv_io_obuf \gen_address[58]~output (
	.i(gen_address_r[58]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[58]),
	.obar());
// synopsys translate_off
defparam \gen_address[58]~output .bus_hold = "false";
defparam \gen_address[58]~output .open_drain_output = "false";
defparam \gen_address[58]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N77
stratixv_io_obuf \gen_address[59]~output (
	.i(gen_address_r[59]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[59]),
	.obar());
// synopsys translate_off
defparam \gen_address[59]~output .bus_hold = "false";
defparam \gen_address[59]~output .open_drain_output = "false";
defparam \gen_address[59]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N130
stratixv_io_obuf \gen_address[60]~output (
	.i(gen_address_r[60]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[60]),
	.obar());
// synopsys translate_off
defparam \gen_address[60]~output .bus_hold = "false";
defparam \gen_address[60]~output .open_drain_output = "false";
defparam \gen_address[60]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N74
stratixv_io_obuf \gen_address[61]~output (
	.i(gen_address_r[61]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[61]),
	.obar());
// synopsys translate_off
defparam \gen_address[61]~output .bus_hold = "false";
defparam \gen_address[61]~output .open_drain_output = "false";
defparam \gen_address[61]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N86
stratixv_io_obuf \gen_address[62]~output (
	.i(gen_address_r[62]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[62]),
	.obar());
// synopsys translate_off
defparam \gen_address[62]~output .bus_hold = "false";
defparam \gen_address[62]~output .open_drain_output = "false";
defparam \gen_address[62]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N74
stratixv_io_obuf \gen_address[63]~output (
	.i(gen_address_r[63]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_address[63]),
	.obar());
// synopsys translate_off
defparam \gen_address[63]~output .bus_hold = "false";
defparam \gen_address[63]~output .open_drain_output = "false";
defparam \gen_address[63]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X179_Y129_N74
stratixv_io_obuf \gen_word[0]~output (
	.i(\pattern[0]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[0]),
	.obar());
// synopsys translate_off
defparam \gen_word[0]~output .bus_hold = "false";
defparam \gen_word[0]~output .open_drain_output = "false";
defparam \gen_word[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X210_Y122_N133
stratixv_io_obuf \gen_word[1]~output (
	.i(\pattern[1]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[1]),
	.obar());
// synopsys translate_off
defparam \gen_word[1]~output .bus_hold = "false";
defparam \gen_word[1]~output .open_drain_output = "false";
defparam \gen_word[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X181_Y129_N86
stratixv_io_obuf \gen_word[2]~output (
	.i(\pattern[2]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[2]),
	.obar());
// synopsys translate_off
defparam \gen_word[2]~output .bus_hold = "false";
defparam \gen_word[2]~output .open_drain_output = "false";
defparam \gen_word[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X182_Y129_N74
stratixv_io_obuf \gen_word[3]~output (
	.i(\pattern[3]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[3]),
	.obar());
// synopsys translate_off
defparam \gen_word[3]~output .bus_hold = "false";
defparam \gen_word[3]~output .open_drain_output = "false";
defparam \gen_word[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X176_Y129_N86
stratixv_io_obuf \gen_word[4]~output (
	.i(\pattern[4]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[4]),
	.obar());
// synopsys translate_off
defparam \gen_word[4]~output .bus_hold = "false";
defparam \gen_word[4]~output .open_drain_output = "false";
defparam \gen_word[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y121_N61
stratixv_io_obuf \gen_word[5]~output (
	.i(\pattern[5]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[5]),
	.obar());
// synopsys translate_off
defparam \gen_word[5]~output .bus_hold = "false";
defparam \gen_word[5]~output .open_drain_output = "false";
defparam \gen_word[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X176_Y0_N30
stratixv_io_obuf \gen_word[6]~output (
	.i(\pattern[6]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[6]),
	.obar());
// synopsys translate_off
defparam \gen_word[6]~output .bus_hold = "false";
defparam \gen_word[6]~output .open_drain_output = "false";
defparam \gen_word[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X169_Y129_N30
stratixv_io_obuf \gen_word[7]~output (
	.i(\pattern[7]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[7]),
	.obar());
// synopsys translate_off
defparam \gen_word[7]~output .bus_hold = "false";
defparam \gen_word[7]~output .open_drain_output = "false";
defparam \gen_word[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X176_Y129_N2
stratixv_io_obuf \gen_word[8]~output (
	.i(\pattern[8]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[8]),
	.obar());
// synopsys translate_off
defparam \gen_word[8]~output .bus_hold = "false";
defparam \gen_word[8]~output .open_drain_output = "false";
defparam \gen_word[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y126_N83
stratixv_io_obuf \gen_word[9]~output (
	.i(\pattern[9]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[9]),
	.obar());
// synopsys translate_off
defparam \gen_word[9]~output .bus_hold = "false";
defparam \gen_word[9]~output .open_drain_output = "false";
defparam \gen_word[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X179_Y129_N130
stratixv_io_obuf \gen_word[10]~output (
	.i(\pattern[10]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[10]),
	.obar());
// synopsys translate_off
defparam \gen_word[10]~output .bus_hold = "false";
defparam \gen_word[10]~output .open_drain_output = "false";
defparam \gen_word[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X174_Y129_N74
stratixv_io_obuf \gen_word[11]~output (
	.i(\pattern[11]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[11]),
	.obar());
// synopsys translate_off
defparam \gen_word[11]~output .bus_hold = "false";
defparam \gen_word[11]~output .open_drain_output = "false";
defparam \gen_word[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y129_N46
stratixv_io_obuf \gen_word[12]~output (
	.i(\pattern[12]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[12]),
	.obar());
// synopsys translate_off
defparam \gen_word[12]~output .bus_hold = "false";
defparam \gen_word[12]~output .open_drain_output = "false";
defparam \gen_word[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X184_Y129_N130
stratixv_io_obuf \gen_word[13]~output (
	.i(\pattern[13]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[13]),
	.obar());
// synopsys translate_off
defparam \gen_word[13]~output .bus_hold = "false";
defparam \gen_word[13]~output .open_drain_output = "false";
defparam \gen_word[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X181_Y129_N2
stratixv_io_obuf \gen_word[14]~output (
	.i(\pattern[14]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[14]),
	.obar());
// synopsys translate_off
defparam \gen_word[14]~output .bus_hold = "false";
defparam \gen_word[14]~output .open_drain_output = "false";
defparam \gen_word[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X174_Y0_N74
stratixv_io_obuf \gen_word[15]~output (
	.i(\pattern[15]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[15]),
	.obar());
// synopsys translate_off
defparam \gen_word[15]~output .bus_hold = "false";
defparam \gen_word[15]~output .open_drain_output = "false";
defparam \gen_word[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y129_N102
stratixv_io_obuf \gen_word[16]~output (
	.i(\pattern[16]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[16]),
	.obar());
// synopsys translate_off
defparam \gen_word[16]~output .bus_hold = "false";
defparam \gen_word[16]~output .open_drain_output = "false";
defparam \gen_word[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X177_Y129_N46
stratixv_io_obuf \gen_word[17]~output (
	.i(\pattern[17]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[17]),
	.obar());
// synopsys translate_off
defparam \gen_word[17]~output .bus_hold = "false";
defparam \gen_word[17]~output .open_drain_output = "false";
defparam \gen_word[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X210_Y9_N49
stratixv_io_obuf \gen_word[18]~output (
	.i(\pattern[18]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[18]),
	.obar());
// synopsys translate_off
defparam \gen_word[18]~output .bus_hold = "false";
defparam \gen_word[18]~output .open_drain_output = "false";
defparam \gen_word[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X187_Y129_N130
stratixv_io_obuf \gen_word[19]~output (
	.i(\pattern[19]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[19]),
	.obar());
// synopsys translate_off
defparam \gen_word[19]~output .bus_hold = "false";
defparam \gen_word[19]~output .open_drain_output = "false";
defparam \gen_word[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y129_N102
stratixv_io_obuf \gen_word[20]~output (
	.i(\pattern[20]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[20]),
	.obar());
// synopsys translate_off
defparam \gen_word[20]~output .bus_hold = "false";
defparam \gen_word[20]~output .open_drain_output = "false";
defparam \gen_word[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y122_N77
stratixv_io_obuf \gen_word[21]~output (
	.i(\pattern[21]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[21]),
	.obar());
// synopsys translate_off
defparam \gen_word[21]~output .bus_hold = "false";
defparam \gen_word[21]~output .open_drain_output = "false";
defparam \gen_word[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y129_N46
stratixv_io_obuf \gen_word[22]~output (
	.i(\pattern[22]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[22]),
	.obar());
// synopsys translate_off
defparam \gen_word[22]~output .bus_hold = "false";
defparam \gen_word[22]~output .open_drain_output = "false";
defparam \gen_word[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N49
stratixv_io_obuf \gen_word[23]~output (
	.i(\pattern[23]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[23]),
	.obar());
// synopsys translate_off
defparam \gen_word[23]~output .bus_hold = "false";
defparam \gen_word[23]~output .open_drain_output = "false";
defparam \gen_word[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X174_Y129_N46
stratixv_io_obuf \gen_word[24]~output (
	.i(\pattern[24]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[24]),
	.obar());
// synopsys translate_off
defparam \gen_word[24]~output .bus_hold = "false";
defparam \gen_word[24]~output .open_drain_output = "false";
defparam \gen_word[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X166_Y129_N74
stratixv_io_obuf \gen_word[25]~output (
	.i(\pattern[25]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[25]),
	.obar());
// synopsys translate_off
defparam \gen_word[25]~output .bus_hold = "false";
defparam \gen_word[25]~output .open_drain_output = "false";
defparam \gen_word[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X170_Y129_N102
stratixv_io_obuf \gen_word[26]~output (
	.i(\pattern[26]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[26]),
	.obar());
// synopsys translate_off
defparam \gen_word[26]~output .bus_hold = "false";
defparam \gen_word[26]~output .open_drain_output = "false";
defparam \gen_word[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X169_Y0_N30
stratixv_io_obuf \gen_word[27]~output (
	.i(\pattern[27]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[27]),
	.obar());
// synopsys translate_off
defparam \gen_word[27]~output .bus_hold = "false";
defparam \gen_word[27]~output .open_drain_output = "false";
defparam \gen_word[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X169_Y129_N86
stratixv_io_obuf \gen_word[28]~output (
	.i(\pattern[28]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[28]),
	.obar());
// synopsys translate_off
defparam \gen_word[28]~output .bus_hold = "false";
defparam \gen_word[28]~output .open_drain_output = "false";
defparam \gen_word[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X210_Y5_N5
stratixv_io_obuf \gen_word[29]~output (
	.i(\pattern[29]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[29]),
	.obar());
// synopsys translate_off
defparam \gen_word[29]~output .bus_hold = "false";
defparam \gen_word[29]~output .open_drain_output = "false";
defparam \gen_word[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X210_Y126_N139
stratixv_io_obuf \gen_word[30]~output (
	.i(\pattern[30]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[30]),
	.obar());
// synopsys translate_off
defparam \gen_word[30]~output .bus_hold = "false";
defparam \gen_word[30]~output .open_drain_output = "false";
defparam \gen_word[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X210_Y126_N111
stratixv_io_obuf \gen_word[31]~output (
	.i(\pattern[31]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[31]),
	.obar());
// synopsys translate_off
defparam \gen_word[31]~output .bus_hold = "false";
defparam \gen_word[31]~output .open_drain_output = "false";
defparam \gen_word[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X201_Y129_N2
stratixv_io_obuf \gen_word[32]~output (
	.i(\pattern[32]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[32]),
	.obar());
// synopsys translate_off
defparam \gen_word[32]~output .bus_hold = "false";
defparam \gen_word[32]~output .open_drain_output = "false";
defparam \gen_word[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N102
stratixv_io_obuf \gen_word[33]~output (
	.i(\pattern[33]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[33]),
	.obar());
// synopsys translate_off
defparam \gen_word[33]~output .bus_hold = "false";
defparam \gen_word[33]~output .open_drain_output = "false";
defparam \gen_word[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X210_Y4_N105
stratixv_io_obuf \gen_word[34]~output (
	.i(\pattern[34]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[34]),
	.obar());
// synopsys translate_off
defparam \gen_word[34]~output .bus_hold = "false";
defparam \gen_word[34]~output .open_drain_output = "false";
defparam \gen_word[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X197_Y0_N102
stratixv_io_obuf \gen_word[35]~output (
	.i(\pattern[35]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[35]),
	.obar());
// synopsys translate_off
defparam \gen_word[35]~output .bus_hold = "false";
defparam \gen_word[35]~output .open_drain_output = "false";
defparam \gen_word[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X210_Y128_N49
stratixv_io_obuf \gen_word[36]~output (
	.i(\pattern[36]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[36]),
	.obar());
// synopsys translate_off
defparam \gen_word[36]~output .bus_hold = "false";
defparam \gen_word[36]~output .open_drain_output = "false";
defparam \gen_word[36]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X206_Y0_N30
stratixv_io_obuf \gen_word[37]~output (
	.i(\pattern[37]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[37]),
	.obar());
// synopsys translate_off
defparam \gen_word[37]~output .bus_hold = "false";
defparam \gen_word[37]~output .open_drain_output = "false";
defparam \gen_word[37]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X210_Y120_N133
stratixv_io_obuf \gen_word[38]~output (
	.i(\pattern[38]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[38]),
	.obar());
// synopsys translate_off
defparam \gen_word[38]~output .bus_hold = "false";
defparam \gen_word[38]~output .open_drain_output = "false";
defparam \gen_word[38]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X204_Y0_N74
stratixv_io_obuf \gen_word[39]~output (
	.i(\pattern[39]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[39]),
	.obar());
// synopsys translate_off
defparam \gen_word[39]~output .bus_hold = "false";
defparam \gen_word[39]~output .open_drain_output = "false";
defparam \gen_word[39]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X201_Y0_N30
stratixv_io_obuf \gen_word[40]~output (
	.i(\pattern[40]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[40]),
	.obar());
// synopsys translate_off
defparam \gen_word[40]~output .bus_hold = "false";
defparam \gen_word[40]~output .open_drain_output = "false";
defparam \gen_word[40]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X177_Y0_N74
stratixv_io_obuf \gen_word[41]~output (
	.i(\pattern[41]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[41]),
	.obar());
// synopsys translate_off
defparam \gen_word[41]~output .bus_hold = "false";
defparam \gen_word[41]~output .open_drain_output = "false";
defparam \gen_word[41]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X192_Y0_N74
stratixv_io_obuf \gen_word[42]~output (
	.i(\pattern[42]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[42]),
	.obar());
// synopsys translate_off
defparam \gen_word[42]~output .bus_hold = "false";
defparam \gen_word[42]~output .open_drain_output = "false";
defparam \gen_word[42]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X210_Y124_N89
stratixv_io_obuf \gen_word[43]~output (
	.i(\pattern[43]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[43]),
	.obar());
// synopsys translate_off
defparam \gen_word[43]~output .bus_hold = "false";
defparam \gen_word[43]~output .open_drain_output = "false";
defparam \gen_word[43]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y127_N91
stratixv_io_obuf \gen_word[44]~output (
	.i(\pattern[44]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[44]),
	.obar());
// synopsys translate_off
defparam \gen_word[44]~output .bus_hold = "false";
defparam \gen_word[44]~output .open_drain_output = "false";
defparam \gen_word[44]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X210_Y125_N77
stratixv_io_obuf \gen_word[45]~output (
	.i(\pattern[45]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[45]),
	.obar());
// synopsys translate_off
defparam \gen_word[45]~output .bus_hold = "false";
defparam \gen_word[45]~output .open_drain_output = "false";
defparam \gen_word[45]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X194_Y0_N46
stratixv_io_obuf \gen_word[46]~output (
	.i(\pattern[46]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[46]),
	.obar());
// synopsys translate_off
defparam \gen_word[46]~output .bus_hold = "false";
defparam \gen_word[46]~output .open_drain_output = "false";
defparam \gen_word[46]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X210_Y2_N91
stratixv_io_obuf \gen_word[47]~output (
	.i(\pattern[47]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[47]),
	.obar());
// synopsys translate_off
defparam \gen_word[47]~output .bus_hold = "false";
defparam \gen_word[47]~output .open_drain_output = "false";
defparam \gen_word[47]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X210_Y6_N105
stratixv_io_obuf \gen_word[48]~output (
	.i(\pattern[48]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[48]),
	.obar());
// synopsys translate_off
defparam \gen_word[48]~output .bus_hold = "false";
defparam \gen_word[48]~output .open_drain_output = "false";
defparam \gen_word[48]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X196_Y129_N58
stratixv_io_obuf \gen_word[49]~output (
	.i(\pattern[49]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[49]),
	.obar());
// synopsys translate_off
defparam \gen_word[49]~output .bus_hold = "false";
defparam \gen_word[49]~output .open_drain_output = "false";
defparam \gen_word[49]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N58
stratixv_io_obuf \gen_word[50]~output (
	.i(\pattern[50]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[50]),
	.obar());
// synopsys translate_off
defparam \gen_word[50]~output .bus_hold = "false";
defparam \gen_word[50]~output .open_drain_output = "false";
defparam \gen_word[50]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X182_Y129_N130
stratixv_io_obuf \gen_word[51]~output (
	.i(\pattern[51]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[51]),
	.obar());
// synopsys translate_off
defparam \gen_word[51]~output .bus_hold = "false";
defparam \gen_word[51]~output .open_drain_output = "false";
defparam \gen_word[51]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X204_Y129_N74
stratixv_io_obuf \gen_word[52]~output (
	.i(\pattern[52]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[52]),
	.obar());
// synopsys translate_off
defparam \gen_word[52]~output .bus_hold = "false";
defparam \gen_word[52]~output .open_drain_output = "false";
defparam \gen_word[52]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X202_Y129_N46
stratixv_io_obuf \gen_word[53]~output (
	.i(\pattern[53]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[53]),
	.obar());
// synopsys translate_off
defparam \gen_word[53]~output .bus_hold = "false";
defparam \gen_word[53]~output .open_drain_output = "false";
defparam \gen_word[53]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X210_Y123_N133
stratixv_io_obuf \gen_word[54]~output (
	.i(\pattern[54]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[54]),
	.obar());
// synopsys translate_off
defparam \gen_word[54]~output .bus_hold = "false";
defparam \gen_word[54]~output .open_drain_output = "false";
defparam \gen_word[54]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X207_Y0_N46
stratixv_io_obuf \gen_word[55]~output (
	.i(\pattern[55]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[55]),
	.obar());
// synopsys translate_off
defparam \gen_word[55]~output .bus_hold = "false";
defparam \gen_word[55]~output .open_drain_output = "false";
defparam \gen_word[55]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N63
stratixv_io_obuf \gen_word[56]~output (
	.i(\pattern[56]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[56]),
	.obar());
// synopsys translate_off
defparam \gen_word[56]~output .bus_hold = "false";
defparam \gen_word[56]~output .open_drain_output = "false";
defparam \gen_word[56]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X186_Y0_N58
stratixv_io_obuf \gen_word[57]~output (
	.i(\pattern[57]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[57]),
	.obar());
// synopsys translate_off
defparam \gen_word[57]~output .bus_hold = "false";
defparam \gen_word[57]~output .open_drain_output = "false";
defparam \gen_word[57]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X210_Y125_N105
stratixv_io_obuf \gen_word[58]~output (
	.i(\pattern[58]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[58]),
	.obar());
// synopsys translate_off
defparam \gen_word[58]~output .bus_hold = "false";
defparam \gen_word[58]~output .open_drain_output = "false";
defparam \gen_word[58]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N139
stratixv_io_obuf \gen_word[59]~output (
	.i(\pattern[59]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[59]),
	.obar());
// synopsys translate_off
defparam \gen_word[59]~output .bus_hold = "false";
defparam \gen_word[59]~output .open_drain_output = "false";
defparam \gen_word[59]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X182_Y0_N74
stratixv_io_obuf \gen_word[60]~output (
	.i(\pattern[60]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[60]),
	.obar());
// synopsys translate_off
defparam \gen_word[60]~output .bus_hold = "false";
defparam \gen_word[60]~output .open_drain_output = "false";
defparam \gen_word[60]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N102
stratixv_io_obuf \gen_word[61]~output (
	.i(\pattern[61]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[61]),
	.obar());
// synopsys translate_off
defparam \gen_word[61]~output .bus_hold = "false";
defparam \gen_word[61]~output .open_drain_output = "false";
defparam \gen_word[61]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X197_Y129_N74
stratixv_io_obuf \gen_word[62]~output (
	.i(\pattern[62]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[62]),
	.obar());
// synopsys translate_off
defparam \gen_word[62]~output .bus_hold = "false";
defparam \gen_word[62]~output .open_drain_output = "false";
defparam \gen_word[62]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y1_N105
stratixv_io_obuf \gen_word[63]~output (
	.i(\pattern[63]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gen_word[63]),
	.obar());
// synopsys translate_off
defparam \gen_word[63]~output .bus_hold = "false";
defparam \gen_word[63]~output .open_drain_output = "false";
defparam \gen_word[63]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N74
stratixv_io_obuf \write~output (
	.i(\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write),
	.obar());
// synopsys translate_off
defparam \write~output .bus_hold = "false";
defparam \write~output .open_drain_output = "false";
defparam \write~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X170_Y0_N46
stratixv_io_obuf \state[0]~output (
	.i(!\WideOr5~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(state[0]),
	.obar());
// synopsys translate_off
defparam \state[0]~output .bus_hold = "false";
defparam \state[0]~output .open_drain_output = "false";
defparam \state[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X166_Y0_N130
stratixv_io_obuf \state[1]~output (
	.i(\state~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(state[1]),
	.obar());
// synopsys translate_off
defparam \state[1]~output .bus_hold = "false";
defparam \state[1]~output .open_drain_output = "false";
defparam \state[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X170_Y129_N74
stratixv_io_obuf \state[2]~output (
	.i(\state~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(state[2]),
	.obar());
// synopsys translate_off
defparam \state[2]~output .bus_hold = "false";
defparam \state[2]~output .open_drain_output = "false";
defparam \state[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X206_Y129_N2
stratixv_io_obuf \state[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(state[3]),
	.obar());
// synopsys translate_off
defparam \state[3]~output .bus_hold = "false";
defparam \state[3]~output .open_drain_output = "false";
defparam \state[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y129_N102
stratixv_io_obuf \bit_flip_count[0]~output (
	.i(bit_flip_count_r[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[0]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[0]~output .bus_hold = "false";
defparam \bit_flip_count[0]~output .open_drain_output = "false";
defparam \bit_flip_count[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y120_N77
stratixv_io_obuf \bit_flip_count[1]~output (
	.i(bit_flip_count_r[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[1]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[1]~output .bus_hold = "false";
defparam \bit_flip_count[1]~output .open_drain_output = "false";
defparam \bit_flip_count[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y129_N46
stratixv_io_obuf \bit_flip_count[2]~output (
	.i(bit_flip_count_r[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[2]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[2]~output .bus_hold = "false";
defparam \bit_flip_count[2]~output .open_drain_output = "false";
defparam \bit_flip_count[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y129_N74
stratixv_io_obuf \bit_flip_count[3]~output (
	.i(bit_flip_count_r[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[3]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[3]~output .bus_hold = "false";
defparam \bit_flip_count[3]~output .open_drain_output = "false";
defparam \bit_flip_count[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y129_N102
stratixv_io_obuf \bit_flip_count[4]~output (
	.i(bit_flip_count_r[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[4]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[4]~output .bus_hold = "false";
defparam \bit_flip_count[4]~output .open_drain_output = "false";
defparam \bit_flip_count[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y129_N58
stratixv_io_obuf \bit_flip_count[5]~output (
	.i(bit_flip_count_r[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[5]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[5]~output .bus_hold = "false";
defparam \bit_flip_count[5]~output .open_drain_output = "false";
defparam \bit_flip_count[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y120_N105
stratixv_io_obuf \bit_flip_count[6]~output (
	.i(bit_flip_count_r[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[6]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[6]~output .bus_hold = "false";
defparam \bit_flip_count[6]~output .open_drain_output = "false";
defparam \bit_flip_count[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y129_N130
stratixv_io_obuf \bit_flip_count[7]~output (
	.i(bit_flip_count_r[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[7]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[7]~output .bus_hold = "false";
defparam \bit_flip_count[7]~output .open_drain_output = "false";
defparam \bit_flip_count[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y129_N74
stratixv_io_obuf \bit_flip_count[8]~output (
	.i(bit_flip_count_r[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[8]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[8]~output .bus_hold = "false";
defparam \bit_flip_count[8]~output .open_drain_output = "false";
defparam \bit_flip_count[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y129_N102
stratixv_io_obuf \bit_flip_count[9]~output (
	.i(bit_flip_count_r[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[9]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[9]~output .bus_hold = "false";
defparam \bit_flip_count[9]~output .open_drain_output = "false";
defparam \bit_flip_count[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y129_N2
stratixv_io_obuf \bit_flip_count[10]~output (
	.i(bit_flip_count_r[10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[10]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[10]~output .bus_hold = "false";
defparam \bit_flip_count[10]~output .open_drain_output = "false";
defparam \bit_flip_count[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X152_Y129_N58
stratixv_io_obuf \bit_flip_count[11]~output (
	.i(bit_flip_count_r[11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[11]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[11]~output .bus_hold = "false";
defparam \bit_flip_count[11]~output .open_drain_output = "false";
defparam \bit_flip_count[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y120_N133
stratixv_io_obuf \bit_flip_count[12]~output (
	.i(bit_flip_count_r[12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[12]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[12]~output .bus_hold = "false";
defparam \bit_flip_count[12]~output .open_drain_output = "false";
defparam \bit_flip_count[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y129_N58
stratixv_io_obuf \bit_flip_count[13]~output (
	.i(bit_flip_count_r[13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[13]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[13]~output .bus_hold = "false";
defparam \bit_flip_count[13]~output .open_drain_output = "false";
defparam \bit_flip_count[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y129_N102
stratixv_io_obuf \bit_flip_count[14]~output (
	.i(bit_flip_count_r[14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[14]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[14]~output .bus_hold = "false";
defparam \bit_flip_count[14]~output .open_drain_output = "false";
defparam \bit_flip_count[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y129_N30
stratixv_io_obuf \bit_flip_count[15]~output (
	.i(bit_flip_count_r[15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[15]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[15]~output .bus_hold = "false";
defparam \bit_flip_count[15]~output .open_drain_output = "false";
defparam \bit_flip_count[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y129_N102
stratixv_io_obuf \bit_flip_count[16]~output (
	.i(bit_flip_count_r[16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[16]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[16]~output .bus_hold = "false";
defparam \bit_flip_count[16]~output .open_drain_output = "false";
defparam \bit_flip_count[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y129_N74
stratixv_io_obuf \bit_flip_count[17]~output (
	.i(bit_flip_count_r[17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[17]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[17]~output .bus_hold = "false";
defparam \bit_flip_count[17]~output .open_drain_output = "false";
defparam \bit_flip_count[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y129_N46
stratixv_io_obuf \bit_flip_count[18]~output (
	.i(bit_flip_count_r[18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[18]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[18]~output .bus_hold = "false";
defparam \bit_flip_count[18]~output .open_drain_output = "false";
defparam \bit_flip_count[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y129_N130
stratixv_io_obuf \bit_flip_count[19]~output (
	.i(bit_flip_count_r[19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[19]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[19]~output .bus_hold = "false";
defparam \bit_flip_count[19]~output .open_drain_output = "false";
defparam \bit_flip_count[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y129_N46
stratixv_io_obuf \bit_flip_count[20]~output (
	.i(bit_flip_count_r[20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[20]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[20]~output .bus_hold = "false";
defparam \bit_flip_count[20]~output .open_drain_output = "false";
defparam \bit_flip_count[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y122_N133
stratixv_io_obuf \bit_flip_count[21]~output (
	.i(bit_flip_count_r[21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[21]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[21]~output .bus_hold = "false";
defparam \bit_flip_count[21]~output .open_drain_output = "false";
defparam \bit_flip_count[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y129_N86
stratixv_io_obuf \bit_flip_count[22]~output (
	.i(bit_flip_count_r[22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[22]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[22]~output .bus_hold = "false";
defparam \bit_flip_count[22]~output .open_drain_output = "false";
defparam \bit_flip_count[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y129_N74
stratixv_io_obuf \bit_flip_count[23]~output (
	.i(bit_flip_count_r[23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[23]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[23]~output .bus_hold = "false";
defparam \bit_flip_count[23]~output .open_drain_output = "false";
defparam \bit_flip_count[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y129_N130
stratixv_io_obuf \bit_flip_count[24]~output (
	.i(bit_flip_count_r[24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[24]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[24]~output .bus_hold = "false";
defparam \bit_flip_count[24]~output .open_drain_output = "false";
defparam \bit_flip_count[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y121_N5
stratixv_io_obuf \bit_flip_count[25]~output (
	.i(bit_flip_count_r[25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[25]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[25]~output .bus_hold = "false";
defparam \bit_flip_count[25]~output .open_drain_output = "false";
defparam \bit_flip_count[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N105
stratixv_io_obuf \bit_flip_count[26]~output (
	.i(bit_flip_count_r[26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[26]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[26]~output .bus_hold = "false";
defparam \bit_flip_count[26]~output .open_drain_output = "false";
defparam \bit_flip_count[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y129_N46
stratixv_io_obuf \bit_flip_count[27]~output (
	.i(bit_flip_count_r[27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[27]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[27]~output .bus_hold = "false";
defparam \bit_flip_count[27]~output .open_drain_output = "false";
defparam \bit_flip_count[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y129_N46
stratixv_io_obuf \bit_flip_count[28]~output (
	.i(bit_flip_count_r[28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[28]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[28]~output .bus_hold = "false";
defparam \bit_flip_count[28]~output .open_drain_output = "false";
defparam \bit_flip_count[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y120_N49
stratixv_io_obuf \bit_flip_count[29]~output (
	.i(bit_flip_count_r[29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[29]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[29]~output .bus_hold = "false";
defparam \bit_flip_count[29]~output .open_drain_output = "false";
defparam \bit_flip_count[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y129_N130
stratixv_io_obuf \bit_flip_count[30]~output (
	.i(bit_flip_count_r[30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[30]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[30]~output .bus_hold = "false";
defparam \bit_flip_count[30]~output .open_drain_output = "false";
defparam \bit_flip_count[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y129_N46
stratixv_io_obuf \bit_flip_count[31]~output (
	.i(bit_flip_count_r[31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[31]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[31]~output .bus_hold = "false";
defparam \bit_flip_count[31]~output .open_drain_output = "false";
defparam \bit_flip_count[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y129_N2
stratixv_io_obuf \bit_flip_count[32]~output (
	.i(bit_flip_count_r[32]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[32]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[32]~output .bus_hold = "false";
defparam \bit_flip_count[32]~output .open_drain_output = "false";
defparam \bit_flip_count[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y121_N33
stratixv_io_obuf \bit_flip_count[33]~output (
	.i(bit_flip_count_r[33]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[33]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[33]~output .bus_hold = "false";
defparam \bit_flip_count[33]~output .open_drain_output = "false";
defparam \bit_flip_count[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X163_Y129_N74
stratixv_io_obuf \bit_flip_count[34]~output (
	.i(bit_flip_count_r[34]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[34]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[34]~output .bus_hold = "false";
defparam \bit_flip_count[34]~output .open_drain_output = "false";
defparam \bit_flip_count[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y129_N30
stratixv_io_obuf \bit_flip_count[35]~output (
	.i(bit_flip_count_r[35]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[35]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[35]~output .bus_hold = "false";
defparam \bit_flip_count[35]~output .open_drain_output = "false";
defparam \bit_flip_count[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X154_Y129_N130
stratixv_io_obuf \bit_flip_count[36]~output (
	.i(bit_flip_count_r[36]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[36]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[36]~output .bus_hold = "false";
defparam \bit_flip_count[36]~output .open_drain_output = "false";
defparam \bit_flip_count[36]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X158_Y129_N46
stratixv_io_obuf \bit_flip_count[37]~output (
	.i(bit_flip_count_r[37]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[37]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[37]~output .bus_hold = "false";
defparam \bit_flip_count[37]~output .open_drain_output = "false";
defparam \bit_flip_count[37]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X158_Y129_N102
stratixv_io_obuf \bit_flip_count[38]~output (
	.i(bit_flip_count_r[38]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[38]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[38]~output .bus_hold = "false";
defparam \bit_flip_count[38]~output .open_drain_output = "false";
defparam \bit_flip_count[38]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y129_N74
stratixv_io_obuf \bit_flip_count[39]~output (
	.i(bit_flip_count_r[39]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[39]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[39]~output .bus_hold = "false";
defparam \bit_flip_count[39]~output .open_drain_output = "false";
defparam \bit_flip_count[39]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y129_N130
stratixv_io_obuf \bit_flip_count[40]~output (
	.i(bit_flip_count_r[40]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[40]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[40]~output .bus_hold = "false";
defparam \bit_flip_count[40]~output .open_drain_output = "false";
defparam \bit_flip_count[40]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y129_N102
stratixv_io_obuf \bit_flip_count[41]~output (
	.i(bit_flip_count_r[41]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[41]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[41]~output .bus_hold = "false";
defparam \bit_flip_count[41]~output .open_drain_output = "false";
defparam \bit_flip_count[41]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X152_Y129_N86
stratixv_io_obuf \bit_flip_count[42]~output (
	.i(bit_flip_count_r[42]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[42]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[42]~output .bus_hold = "false";
defparam \bit_flip_count[42]~output .open_drain_output = "false";
defparam \bit_flip_count[42]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X154_Y129_N46
stratixv_io_obuf \bit_flip_count[43]~output (
	.i(bit_flip_count_r[43]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[43]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[43]~output .bus_hold = "false";
defparam \bit_flip_count[43]~output .open_drain_output = "false";
defparam \bit_flip_count[43]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y129_N30
stratixv_io_obuf \bit_flip_count[44]~output (
	.i(bit_flip_count_r[44]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[44]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[44]~output .bus_hold = "false";
defparam \bit_flip_count[44]~output .open_drain_output = "false";
defparam \bit_flip_count[44]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X152_Y129_N30
stratixv_io_obuf \bit_flip_count[45]~output (
	.i(bit_flip_count_r[45]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[45]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[45]~output .bus_hold = "false";
defparam \bit_flip_count[45]~output .open_drain_output = "false";
defparam \bit_flip_count[45]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y129_N2
stratixv_io_obuf \bit_flip_count[46]~output (
	.i(bit_flip_count_r[46]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[46]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[46]~output .bus_hold = "false";
defparam \bit_flip_count[46]~output .open_drain_output = "false";
defparam \bit_flip_count[46]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X162_Y129_N86
stratixv_io_obuf \bit_flip_count[47]~output (
	.i(bit_flip_count_r[47]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[47]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[47]~output .bus_hold = "false";
defparam \bit_flip_count[47]~output .open_drain_output = "false";
defparam \bit_flip_count[47]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y122_N105
stratixv_io_obuf \bit_flip_count[48]~output (
	.i(bit_flip_count_r[48]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[48]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[48]~output .bus_hold = "false";
defparam \bit_flip_count[48]~output .open_drain_output = "false";
defparam \bit_flip_count[48]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X152_Y129_N2
stratixv_io_obuf \bit_flip_count[49]~output (
	.i(bit_flip_count_r[49]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[49]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[49]~output .bus_hold = "false";
defparam \bit_flip_count[49]~output .open_drain_output = "false";
defparam \bit_flip_count[49]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X154_Y129_N102
stratixv_io_obuf \bit_flip_count[50]~output (
	.i(bit_flip_count_r[50]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[50]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[50]~output .bus_hold = "false";
defparam \bit_flip_count[50]~output .open_drain_output = "false";
defparam \bit_flip_count[50]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N89
stratixv_io_obuf \bit_flip_count[51]~output (
	.i(bit_flip_count_r[51]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[51]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[51]~output .bus_hold = "false";
defparam \bit_flip_count[51]~output .open_drain_output = "false";
defparam \bit_flip_count[51]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X162_Y129_N2
stratixv_io_obuf \bit_flip_count[52]~output (
	.i(bit_flip_count_r[52]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[52]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[52]~output .bus_hold = "false";
defparam \bit_flip_count[52]~output .open_drain_output = "false";
defparam \bit_flip_count[52]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X163_Y129_N130
stratixv_io_obuf \bit_flip_count[53]~output (
	.i(bit_flip_count_r[53]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[53]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[53]~output .bus_hold = "false";
defparam \bit_flip_count[53]~output .open_drain_output = "false";
defparam \bit_flip_count[53]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X163_Y129_N102
stratixv_io_obuf \bit_flip_count[54]~output (
	.i(bit_flip_count_r[54]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[54]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[54]~output .bus_hold = "false";
defparam \bit_flip_count[54]~output .open_drain_output = "false";
defparam \bit_flip_count[54]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X158_Y129_N130
stratixv_io_obuf \bit_flip_count[55]~output (
	.i(bit_flip_count_r[55]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[55]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[55]~output .bus_hold = "false";
defparam \bit_flip_count[55]~output .open_drain_output = "false";
defparam \bit_flip_count[55]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y129_N130
stratixv_io_obuf \bit_flip_count[56]~output (
	.i(bit_flip_count_r[56]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[56]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[56]~output .bus_hold = "false";
defparam \bit_flip_count[56]~output .open_drain_output = "false";
defparam \bit_flip_count[56]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X158_Y129_N74
stratixv_io_obuf \bit_flip_count[57]~output (
	.i(bit_flip_count_r[57]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[57]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[57]~output .bus_hold = "false";
defparam \bit_flip_count[57]~output .open_drain_output = "false";
defparam \bit_flip_count[57]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X166_Y129_N102
stratixv_io_obuf \bit_flip_count[58]~output (
	.i(bit_flip_count_r[58]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[58]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[58]~output .bus_hold = "false";
defparam \bit_flip_count[58]~output .open_drain_output = "false";
defparam \bit_flip_count[58]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X162_Y129_N30
stratixv_io_obuf \bit_flip_count[59]~output (
	.i(bit_flip_count_r[59]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[59]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[59]~output .bus_hold = "false";
defparam \bit_flip_count[59]~output .open_drain_output = "false";
defparam \bit_flip_count[59]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X162_Y129_N58
stratixv_io_obuf \bit_flip_count[60]~output (
	.i(bit_flip_count_r[60]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[60]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[60]~output .bus_hold = "false";
defparam \bit_flip_count[60]~output .open_drain_output = "false";
defparam \bit_flip_count[60]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X154_Y129_N74
stratixv_io_obuf \bit_flip_count[61]~output (
	.i(bit_flip_count_r[61]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[61]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[61]~output .bus_hold = "false";
defparam \bit_flip_count[61]~output .open_drain_output = "false";
defparam \bit_flip_count[61]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X166_Y129_N130
stratixv_io_obuf \bit_flip_count[62]~output (
	.i(bit_flip_count_r[62]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[62]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[62]~output .bus_hold = "false";
defparam \bit_flip_count[62]~output .open_drain_output = "false";
defparam \bit_flip_count[62]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X170_Y129_N130
stratixv_io_obuf \bit_flip_count[63]~output (
	.i(bit_flip_count_r[63]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bit_flip_count[63]),
	.obar());
// synopsys translate_off
defparam \bit_flip_count[63]~output .bus_hold = "false";
defparam \bit_flip_count[63]~output .open_drain_output = "false";
defparam \bit_flip_count[63]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X163_Y0_N45
stratixv_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
stratixv_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N73
stratixv_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N101
stratixv_io_ibuf \confirm~input (
	.i(confirm),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\confirm~input_o ));
// synopsys translate_off
defparam \confirm~input .bus_hold = "false";
defparam \confirm~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X54_Y49_N36
stratixv_lcell_comb \state_r~17 (
// Equation(s):
// \state_r~17_combout  = ( \state_r.MEM_TEST_SM_READ_MEM~q  & ( !\confirm~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\confirm~input_o ),
	.datad(gnd),
	.datae(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_r~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_r~17 .extended_lut = "off";
defparam \state_r~17 .lut_mask = 64'h0000F0F00000F0F0;
defparam \state_r~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y33_N30
stratixv_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( word_r[0] ) + ( VCC ) + ( !VCC ))
// \Add2~2  = CARRY(( word_r[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!word_r[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h00000000000000FF;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X54_Y32_N39
stratixv_lcell_comb \state_r.0000~0 (
// Equation(s):
// \state_r.0000~0_combout  = ( !\reset~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_r.0000~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_r.0000~0 .extended_lut = "off";
defparam \state_r.0000~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \state_r.0000~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y32_N41
dffeas \state_r.0000 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state_r.0000~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_r.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_r.0000 .is_wysiwyg = "true";
defparam \state_r.0000 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X53_Y33_N36
stratixv_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( word_r[2] ) + ( GND ) + ( \Add2~6  ))
// \Add2~10  = CARRY(( word_r[2] ) + ( GND ) + ( \Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!word_r[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y33_N39
stratixv_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( word_r[3] ) + ( GND ) + ( \Add2~10  ))
// \Add2~14  = CARRY(( word_r[3] ) + ( GND ) + ( \Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!word_r[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y33_N41
dffeas \word_r[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\word_r[7]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(word_r[3]),
	.prn(vcc));
// synopsys translate_off
defparam \word_r[3] .is_wysiwyg = "true";
defparam \word_r[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X53_Y33_N42
stratixv_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( word_r[4] ) + ( GND ) + ( \Add2~14  ))
// \Add2~18  = CARRY(( word_r[4] ) + ( GND ) + ( \Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!word_r[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y33_N44
dffeas \word_r[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\word_r[7]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(word_r[4]),
	.prn(vcc));
// synopsys translate_off
defparam \word_r[4] .is_wysiwyg = "true";
defparam \word_r[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X53_Y33_N45
stratixv_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( word_r[5] ) + ( GND ) + ( \Add2~18  ))
// \Add2~22  = CARRY(( word_r[5] ) + ( GND ) + ( \Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!word_r[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y33_N47
dffeas \word_r[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\word_r[7]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(word_r[5]),
	.prn(vcc));
// synopsys translate_off
defparam \word_r[5] .is_wysiwyg = "true";
defparam \word_r[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X53_Y33_N48
stratixv_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( word_r[6] ) + ( GND ) + ( \Add2~22  ))
// \Add2~26  = CARRY(( word_r[6] ) + ( GND ) + ( \Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!word_r[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y33_N50
dffeas \word_r[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\word_r[7]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(word_r[6]),
	.prn(vcc));
// synopsys translate_off
defparam \word_r[6] .is_wysiwyg = "true";
defparam \word_r[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X53_Y33_N51
stratixv_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( word_r[7] ) + ( GND ) + ( \Add2~26  ))
// \Add2~30  = CARRY(( word_r[7] ) + ( GND ) + ( \Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!word_r[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y33_N53
dffeas \word_r[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\word_r[7]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(word_r[7]),
	.prn(vcc));
// synopsys translate_off
defparam \word_r[7] .is_wysiwyg = "true";
defparam \word_r[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X53_Y33_N54
stratixv_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( word_r[8] ) + ( GND ) + ( \Add2~30  ))
// \Add2~34  = CARRY(( word_r[8] ) + ( GND ) + ( \Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!word_r[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y33_N56
dffeas \word_r[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\word_r[7]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(word_r[8]),
	.prn(vcc));
// synopsys translate_off
defparam \word_r[8] .is_wysiwyg = "true";
defparam \word_r[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X53_Y33_N57
stratixv_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( word_r[9] ) + ( GND ) + ( \Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!word_r[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y33_N59
dffeas \word_r[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\word_r[7]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(word_r[9]),
	.prn(vcc));
// synopsys translate_off
defparam \word_r[9] .is_wysiwyg = "true";
defparam \word_r[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X53_Y33_N0
stratixv_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ( word_r[1] & ( word_r[8] & ( (!word_r[0]) # (!word_r[9]) ) ) ) # ( !word_r[1] & ( word_r[8] ) ) # ( word_r[1] & ( !word_r[8] ) ) # ( !word_r[1] & ( !word_r[8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!word_r[0]),
	.datad(!word_r[9]),
	.datae(!word_r[1]),
	.dataf(!word_r[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~1 .extended_lut = "off";
defparam \LessThan0~1 .lut_mask = 64'hFFFFFFFFFFFFFFF0;
defparam \LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y33_N12
stratixv_lcell_comb \state_r~12 (
// Equation(s):
// \state_r~12_combout  = ( \state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ( \LessThan0~1_combout  & ( (!\reset~input_o  & ((!\state_r.0000~q ) # (\confirm~input_o ))) ) ) ) # ( !\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ( \LessThan0~1_combout  & ( 
// (!\state_r.0000~q  & !\reset~input_o ) ) ) ) # ( \state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ( !\LessThan0~1_combout  & ( (!\reset~input_o  & ((!\state_r.0000~q ) # ((!\LessThan0~0_combout  & \confirm~input_o )))) ) ) ) # ( 
// !\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ( !\LessThan0~1_combout  & ( (!\state_r.0000~q  & !\reset~input_o ) ) ) )

	.dataa(!\state_r.0000~q ),
	.datab(!\LessThan0~0_combout ),
	.datac(!\confirm~input_o ),
	.datad(!\reset~input_o ),
	.datae(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.dataf(!\LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_r~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_r~12 .extended_lut = "off";
defparam \state_r~12 .lut_mask = 64'hAA00AE00AA00AF00;
defparam \state_r~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y33_N14
dffeas \state_r.MEM_TEST_SM_INITIALIZE_MEM (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state_r~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_r.MEM_TEST_SM_INITIALIZE_MEM .is_wysiwyg = "true";
defparam \state_r.MEM_TEST_SM_INITIALIZE_MEM .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X53_Y33_N27
stratixv_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ( \LessThan0~0_combout  & ( !\LessThan0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\LessThan0~0_combout ),
	.dataf(!\LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~2 .extended_lut = "off";
defparam \LessThan0~2 .lut_mask = 64'h0000FFFF00000000;
defparam \LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y33_N18
stratixv_lcell_comb \word_r[7]~0 (
// Equation(s):
// \word_r[7]~0_combout  = ( \LessThan0~2_combout  & ( (((!\state_r.MEM_TEST_SM_READ_MEM~q  & !\state_r.MEM_TEST_SM_INITIALIZE_MEM~q )) # (\reset~input_o )) # (\confirm~input_o ) ) ) # ( !\LessThan0~2_combout  & ( ((!\state_r.MEM_TEST_SM_READ_MEM~q  & 
// !\state_r.MEM_TEST_SM_INITIALIZE_MEM~q )) # (\reset~input_o ) ) )

	.dataa(!\confirm~input_o ),
	.datab(!\reset~input_o ),
	.datac(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datad(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datae(gnd),
	.dataf(!\LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\word_r[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \word_r[7]~0 .extended_lut = "off";
defparam \word_r[7]~0 .lut_mask = 64'hF333F333F777F777;
defparam \word_r[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y33_N32
dffeas \word_r[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\word_r[7]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(word_r[0]),
	.prn(vcc));
// synopsys translate_off
defparam \word_r[0] .is_wysiwyg = "true";
defparam \word_r[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X53_Y33_N33
stratixv_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( word_r[1] ) + ( GND ) + ( \Add2~2  ))
// \Add2~6  = CARRY(( word_r[1] ) + ( GND ) + ( \Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!word_r[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y33_N35
dffeas \word_r[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\word_r[7]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(word_r[1]),
	.prn(vcc));
// synopsys translate_off
defparam \word_r[1] .is_wysiwyg = "true";
defparam \word_r[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N38
dffeas \word_r[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\word_r[7]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(word_r[2]),
	.prn(vcc));
// synopsys translate_off
defparam \word_r[2] .is_wysiwyg = "true";
defparam \word_r[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X53_Y33_N6
stratixv_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( word_r[7] & ( word_r[6] & ( (word_r[2] & (word_r[3] & (word_r[4] & word_r[5]))) ) ) )

	.dataa(!word_r[2]),
	.datab(!word_r[3]),
	.datac(!word_r[4]),
	.datad(!word_r[5]),
	.datae(!word_r[7]),
	.dataf(!word_r[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'h0000000000000001;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y33_N21
stratixv_lcell_comb \state_r~13 (
// Equation(s):
// \state_r~13_combout  = ( \LessThan0~1_combout  & ( \confirm~input_o  ) ) # ( !\LessThan0~1_combout  & ( (\confirm~input_o  & !\LessThan0~0_combout ) ) )

	.dataa(!\confirm~input_o ),
	.datab(gnd),
	.datac(!\LessThan0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_r~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_r~13 .extended_lut = "off";
defparam \state_r~13 .lut_mask = 64'h5050505055555555;
defparam \state_r~13 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X166_Y0_N45
stratixv_io_ibuf \count[6]~input (
	.i(count[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\count[6]~input_o ));
// synopsys translate_off
defparam \count[6]~input .bus_hold = "false";
defparam \count[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X162_Y0_N57
stratixv_io_ibuf \count[7]~input (
	.i(count[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\count[7]~input_o ));
// synopsys translate_off
defparam \count[7]~input .bus_hold = "false";
defparam \count[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X56_Y32_N0
stratixv_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( VCC ) + ( count_r[0] ) + ( !VCC ))
// \Add3~2  = CARRY(( VCC ) + ( count_r[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!count_r[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(\Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h0000FF000000FFFF;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y32_N15
stratixv_lcell_comb \Add3~41 (
// Equation(s):
// \Add3~41_sumout  = SUM(( GND ) + ( count_r[5] ) + ( \Add3~66  ))
// \Add3~42  = CARRY(( GND ) + ( count_r[5] ) + ( \Add3~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!count_r[5]),
	.datag(gnd),
	.cin(\Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~41_sumout ),
	.cout(\Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \Add3~41 .extended_lut = "off";
defparam \Add3~41 .lut_mask = 64'h0000FF0000000000;
defparam \Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y32_N18
stratixv_lcell_comb \Add3~45 (
// Equation(s):
// \Add3~45_sumout  = SUM(( count_r[6] ) + ( GND ) + ( \Add3~42  ))
// \Add3~46  = CARRY(( count_r[6] ) + ( GND ) + ( \Add3~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!count_r[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~45_sumout ),
	.cout(\Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \Add3~45 .extended_lut = "off";
defparam \Add3~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y32_N59
dffeas \count_r[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add3~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_r[19]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_r[6]),
	.prn(vcc));
// synopsys translate_off
defparam \count_r[6] .is_wysiwyg = "true";
defparam \count_r[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X55_Y32_N12
stratixv_lcell_comb \always0~13 (
// Equation(s):
// \always0~13_combout  = ( count_r[5] & ( count_r[3] & ( (count_r[0] & (count_r[6] & (count_r[2] & count_r[4]))) ) ) )

	.dataa(!count_r[0]),
	.datab(!count_r[6]),
	.datac(!count_r[2]),
	.datad(!count_r[4]),
	.datae(!count_r[5]),
	.dataf(!count_r[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~13 .extended_lut = "off";
defparam \always0~13 .lut_mask = 64'h0000000000000001;
defparam \always0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y32_N21
stratixv_lcell_comb \Add3~49 (
// Equation(s):
// \Add3~49_sumout  = SUM(( count_r[7] ) + ( GND ) + ( \Add3~46  ))
// \Add3~50  = CARRY(( count_r[7] ) + ( GND ) + ( \Add3~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count_r[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~49_sumout ),
	.cout(\Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \Add3~49 .extended_lut = "off";
defparam \Add3~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y32_N2
dffeas \count_r[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add3~49_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_r[19]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_r[7]),
	.prn(vcc));
// synopsys translate_off
defparam \count_r[7] .is_wysiwyg = "true";
defparam \count_r[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y32_N24
stratixv_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_sumout  = SUM(( GND ) + ( count_r[8] ) + ( \Add3~50  ))
// \Add3~30  = CARRY(( GND ) + ( count_r[8] ) + ( \Add3~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!count_r[8]),
	.datag(gnd),
	.cin(\Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~29_sumout ),
	.cout(\Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \Add3~29 .extended_lut = "off";
defparam \Add3~29 .lut_mask = 64'h0000FF0000000000;
defparam \Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y32_N35
dffeas \count_r[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add3~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_r[19]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_r[8]),
	.prn(vcc));
// synopsys translate_off
defparam \count_r[8] .is_wysiwyg = "true";
defparam \count_r[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y32_N27
stratixv_lcell_comb \Add3~33 (
// Equation(s):
// \Add3~33_sumout  = SUM(( count_r[9] ) + ( GND ) + ( \Add3~30  ))
// \Add3~34  = CARRY(( count_r[9] ) + ( GND ) + ( \Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count_r[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~33_sumout ),
	.cout(\Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \Add3~33 .extended_lut = "off";
defparam \Add3~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y32_N29
dffeas \count_r[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_r[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_r[9]),
	.prn(vcc));
// synopsys translate_off
defparam \count_r[9] .is_wysiwyg = "true";
defparam \count_r[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y32_N30
stratixv_lcell_comb \Add3~37 (
// Equation(s):
// \Add3~37_sumout  = SUM(( count_r[10] ) + ( GND ) + ( \Add3~34  ))
// \Add3~38  = CARRY(( count_r[10] ) + ( GND ) + ( \Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count_r[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~37_sumout ),
	.cout(\Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \Add3~37 .extended_lut = "off";
defparam \Add3~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y32_N32
dffeas \count_r[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_r[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_r[10]),
	.prn(vcc));
// synopsys translate_off
defparam \count_r[10] .is_wysiwyg = "true";
defparam \count_r[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y32_N33
stratixv_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( count_r[11] ) + ( GND ) + ( \Add3~38  ))
// \Add3~18  = CARRY(( count_r[11] ) + ( GND ) + ( \Add3~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count_r[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y32_N35
dffeas \count_r[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_r[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_r[11]),
	.prn(vcc));
// synopsys translate_off
defparam \count_r[11] .is_wysiwyg = "true";
defparam \count_r[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y32_N36
stratixv_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( count_r[12] ) + ( GND ) + ( \Add3~18  ))
// \Add3~22  = CARRY(( count_r[12] ) + ( GND ) + ( \Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count_r[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y32_N38
dffeas \count_r[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_r[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_r[12]),
	.prn(vcc));
// synopsys translate_off
defparam \count_r[12] .is_wysiwyg = "true";
defparam \count_r[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y32_N39
stratixv_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( count_r[13] ) + ( GND ) + ( \Add3~22  ))
// \Add3~26  = CARRY(( count_r[13] ) + ( GND ) + ( \Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count_r[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(\Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y32_N41
dffeas \count_r[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_r[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_r[13]),
	.prn(vcc));
// synopsys translate_off
defparam \count_r[13] .is_wysiwyg = "true";
defparam \count_r[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X55_Y32_N3
stratixv_lcell_comb \always0~14 (
// Equation(s):
// \always0~14_combout  = ( count_r[10] & ( count_r[13] & ( (count_r[7] & (count_r[11] & (count_r[12] & count_r[9]))) ) ) )

	.dataa(!count_r[7]),
	.datab(!count_r[11]),
	.datac(!count_r[12]),
	.datad(!count_r[9]),
	.datae(!count_r[10]),
	.dataf(!count_r[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~14 .extended_lut = "off";
defparam \always0~14 .lut_mask = 64'h0000000000000001;
defparam \always0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y32_N42
stratixv_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( count_r[14] ) + ( GND ) + ( \Add3~26  ))
// \Add3~6  = CARRY(( count_r[14] ) + ( GND ) + ( \Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count_r[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(\Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y32_N44
dffeas \count_r[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_r[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_r[14]),
	.prn(vcc));
// synopsys translate_off
defparam \count_r[14] .is_wysiwyg = "true";
defparam \count_r[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y32_N45
stratixv_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( count_r[15] ) + ( GND ) + ( \Add3~6  ))
// \Add3~10  = CARRY(( count_r[15] ) + ( GND ) + ( \Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count_r[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(\Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y32_N47
dffeas \count_r[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_r[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_r[15]),
	.prn(vcc));
// synopsys translate_off
defparam \count_r[15] .is_wysiwyg = "true";
defparam \count_r[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X55_Y32_N9
stratixv_lcell_comb \always0~15 (
// Equation(s):
// \always0~15_combout  = ( count_r[14] & ( (count_r[15] & count_r[8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!count_r[15]),
	.datad(!count_r[8]),
	.datae(gnd),
	.dataf(!count_r[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~15 .extended_lut = "off";
defparam \always0~15 .lut_mask = 64'h00000000000F000F;
defparam \always0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y32_N48
stratixv_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( count_r[16] ) + ( GND ) + ( \Add3~10  ))
// \Add3~14  = CARRY(( count_r[16] ) + ( GND ) + ( \Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count_r[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y32_N50
dffeas \count_r[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_r[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_r[16]),
	.prn(vcc));
// synopsys translate_off
defparam \count_r[16] .is_wysiwyg = "true";
defparam \count_r[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y32_N51
stratixv_lcell_comb \Add3~105 (
// Equation(s):
// \Add3~105_sumout  = SUM(( count_r[17] ) + ( GND ) + ( \Add3~14  ))
// \Add3~106  = CARRY(( count_r[17] ) + ( GND ) + ( \Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count_r[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~105_sumout ),
	.cout(\Add3~106 ),
	.shareout());
// synopsys translate_off
defparam \Add3~105 .extended_lut = "off";
defparam \Add3~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add3~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y32_N53
dffeas \count_r[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_r[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_r[17]),
	.prn(vcc));
// synopsys translate_off
defparam \count_r[17] .is_wysiwyg = "true";
defparam \count_r[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y32_N54
stratixv_lcell_comb \Add3~109 (
// Equation(s):
// \Add3~109_sumout  = SUM(( count_r[18] ) + ( GND ) + ( \Add3~106  ))
// \Add3~110  = CARRY(( count_r[18] ) + ( GND ) + ( \Add3~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count_r[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~109_sumout ),
	.cout(\Add3~110 ),
	.shareout());
// synopsys translate_off
defparam \Add3~109 .extended_lut = "off";
defparam \Add3~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add3~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y32_N56
dffeas \count_r[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_r[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_r[18]),
	.prn(vcc));
// synopsys translate_off
defparam \count_r[18] .is_wysiwyg = "true";
defparam \count_r[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y32_N57
stratixv_lcell_comb \Add3~113 (
// Equation(s):
// \Add3~113_sumout  = SUM(( count_r[19] ) + ( GND ) + ( \Add3~110  ))
// \Add3~114  = CARRY(( count_r[19] ) + ( GND ) + ( \Add3~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count_r[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~113_sumout ),
	.cout(\Add3~114 ),
	.shareout());
// synopsys translate_off
defparam \Add3~113 .extended_lut = "off";
defparam \Add3~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add3~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y32_N59
dffeas \count_r[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_r[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_r[19]),
	.prn(vcc));
// synopsys translate_off
defparam \count_r[19] .is_wysiwyg = "true";
defparam \count_r[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y31_N0
stratixv_lcell_comb \Add3~117 (
// Equation(s):
// \Add3~117_sumout  = SUM(( count_r[20] ) + ( GND ) + ( \Add3~114  ))
// \Add3~118  = CARRY(( count_r[20] ) + ( GND ) + ( \Add3~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count_r[20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~117_sumout ),
	.cout(\Add3~118 ),
	.shareout());
// synopsys translate_off
defparam \Add3~117 .extended_lut = "off";
defparam \Add3~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add3~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y31_N2
dffeas \count_r[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_r[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_r[20]),
	.prn(vcc));
// synopsys translate_off
defparam \count_r[20] .is_wysiwyg = "true";
defparam \count_r[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y31_N3
stratixv_lcell_comb \Add3~121 (
// Equation(s):
// \Add3~121_sumout  = SUM(( count_r[21] ) + ( GND ) + ( \Add3~118  ))
// \Add3~122  = CARRY(( count_r[21] ) + ( GND ) + ( \Add3~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count_r[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~121_sumout ),
	.cout(\Add3~122 ),
	.shareout());
// synopsys translate_off
defparam \Add3~121 .extended_lut = "off";
defparam \Add3~121 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add3~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y31_N5
dffeas \count_r[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_r[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_r[21]),
	.prn(vcc));
// synopsys translate_off
defparam \count_r[21] .is_wysiwyg = "true";
defparam \count_r[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y31_N6
stratixv_lcell_comb \Add3~125 (
// Equation(s):
// \Add3~125_sumout  = SUM(( count_r[22] ) + ( GND ) + ( \Add3~122  ))
// \Add3~126  = CARRY(( count_r[22] ) + ( GND ) + ( \Add3~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count_r[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~125_sumout ),
	.cout(\Add3~126 ),
	.shareout());
// synopsys translate_off
defparam \Add3~125 .extended_lut = "off";
defparam \Add3~125 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add3~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y31_N8
dffeas \count_r[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_r[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_r[22]),
	.prn(vcc));
// synopsys translate_off
defparam \count_r[22] .is_wysiwyg = "true";
defparam \count_r[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y31_N9
stratixv_lcell_comb \Add3~93 (
// Equation(s):
// \Add3~93_sumout  = SUM(( count_r[23] ) + ( GND ) + ( \Add3~126  ))
// \Add3~94  = CARRY(( count_r[23] ) + ( GND ) + ( \Add3~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count_r[23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~93_sumout ),
	.cout(\Add3~94 ),
	.shareout());
// synopsys translate_off
defparam \Add3~93 .extended_lut = "off";
defparam \Add3~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add3~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y31_N11
dffeas \count_r[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_r[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_r[23]),
	.prn(vcc));
// synopsys translate_off
defparam \count_r[23] .is_wysiwyg = "true";
defparam \count_r[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y31_N12
stratixv_lcell_comb \Add3~97 (
// Equation(s):
// \Add3~97_sumout  = SUM(( count_r[24] ) + ( GND ) + ( \Add3~94  ))
// \Add3~98  = CARRY(( count_r[24] ) + ( GND ) + ( \Add3~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count_r[24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~97_sumout ),
	.cout(\Add3~98 ),
	.shareout());
// synopsys translate_off
defparam \Add3~97 .extended_lut = "off";
defparam \Add3~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add3~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y31_N14
dffeas \count_r[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_r[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_r[24]),
	.prn(vcc));
// synopsys translate_off
defparam \count_r[24] .is_wysiwyg = "true";
defparam \count_r[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y31_N15
stratixv_lcell_comb \Add3~101 (
// Equation(s):
// \Add3~101_sumout  = SUM(( count_r[25] ) + ( GND ) + ( \Add3~98  ))
// \Add3~102  = CARRY(( count_r[25] ) + ( GND ) + ( \Add3~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count_r[25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~101_sumout ),
	.cout(\Add3~102 ),
	.shareout());
// synopsys translate_off
defparam \Add3~101 .extended_lut = "off";
defparam \Add3~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add3~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y31_N17
dffeas \count_r[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_r[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_r[25]),
	.prn(vcc));
// synopsys translate_off
defparam \count_r[25] .is_wysiwyg = "true";
defparam \count_r[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y31_N18
stratixv_lcell_comb \Add3~81 (
// Equation(s):
// \Add3~81_sumout  = SUM(( count_r[26] ) + ( GND ) + ( \Add3~102  ))
// \Add3~82  = CARRY(( count_r[26] ) + ( GND ) + ( \Add3~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count_r[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~81_sumout ),
	.cout(\Add3~82 ),
	.shareout());
// synopsys translate_off
defparam \Add3~81 .extended_lut = "off";
defparam \Add3~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add3~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y31_N20
dffeas \count_r[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_r[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_r[26]),
	.prn(vcc));
// synopsys translate_off
defparam \count_r[26] .is_wysiwyg = "true";
defparam \count_r[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y31_N21
stratixv_lcell_comb \Add3~85 (
// Equation(s):
// \Add3~85_sumout  = SUM(( count_r[27] ) + ( GND ) + ( \Add3~82  ))
// \Add3~86  = CARRY(( count_r[27] ) + ( GND ) + ( \Add3~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count_r[27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~85_sumout ),
	.cout(\Add3~86 ),
	.shareout());
// synopsys translate_off
defparam \Add3~85 .extended_lut = "off";
defparam \Add3~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add3~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y31_N23
dffeas \count_r[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_r[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_r[27]),
	.prn(vcc));
// synopsys translate_off
defparam \count_r[27] .is_wysiwyg = "true";
defparam \count_r[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y31_N36
stratixv_lcell_comb \always0~17 (
// Equation(s):
// \always0~17_combout  = ( count_r[23] & ( count_r[26] & ( (count_r[27] & (count_r[25] & count_r[24])) ) ) )

	.dataa(!count_r[27]),
	.datab(gnd),
	.datac(!count_r[25]),
	.datad(!count_r[24]),
	.datae(!count_r[23]),
	.dataf(!count_r[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~17 .extended_lut = "off";
defparam \always0~17 .lut_mask = 64'h0000000000000005;
defparam \always0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y31_N24
stratixv_lcell_comb \Add3~89 (
// Equation(s):
// \Add3~89_sumout  = SUM(( count_r[28] ) + ( GND ) + ( \Add3~86  ))
// \Add3~90  = CARRY(( count_r[28] ) + ( GND ) + ( \Add3~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count_r[28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~89_sumout ),
	.cout(\Add3~90 ),
	.shareout());
// synopsys translate_off
defparam \Add3~89 .extended_lut = "off";
defparam \Add3~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add3~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y31_N26
dffeas \count_r[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_r[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_r[28]),
	.prn(vcc));
// synopsys translate_off
defparam \count_r[28] .is_wysiwyg = "true";
defparam \count_r[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y31_N42
stratixv_lcell_comb \always0~16 (
// Equation(s):
// \always0~16_combout  = ( count_r[19] & ( count_r[18] & ( (\confirm~input_o  & (count_r[21] & count_r[20])) ) ) )

	.dataa(gnd),
	.datab(!\confirm~input_o ),
	.datac(!count_r[21]),
	.datad(!count_r[20]),
	.datae(!count_r[19]),
	.dataf(!count_r[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~16 .extended_lut = "off";
defparam \always0~16 .lut_mask = 64'h0000000000000003;
defparam \always0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y31_N27
stratixv_lcell_comb \Add3~69 (
// Equation(s):
// \Add3~69_sumout  = SUM(( count_r[29] ) + ( GND ) + ( \Add3~90  ))
// \Add3~70  = CARRY(( count_r[29] ) + ( GND ) + ( \Add3~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count_r[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~69_sumout ),
	.cout(\Add3~70 ),
	.shareout());
// synopsys translate_off
defparam \Add3~69 .extended_lut = "off";
defparam \Add3~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add3~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y31_N29
dffeas \count_r[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_r[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_r[29]),
	.prn(vcc));
// synopsys translate_off
defparam \count_r[29] .is_wysiwyg = "true";
defparam \count_r[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y31_N30
stratixv_lcell_comb \Add3~73 (
// Equation(s):
// \Add3~73_sumout  = SUM(( count_r[30] ) + ( GND ) + ( \Add3~70  ))
// \Add3~74  = CARRY(( count_r[30] ) + ( GND ) + ( \Add3~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count_r[30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~73_sumout ),
	.cout(\Add3~74 ),
	.shareout());
// synopsys translate_off
defparam \Add3~73 .extended_lut = "off";
defparam \Add3~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add3~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y31_N32
dffeas \count_r[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_r[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_r[30]),
	.prn(vcc));
// synopsys translate_off
defparam \count_r[30] .is_wysiwyg = "true";
defparam \count_r[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y31_N33
stratixv_lcell_comb \Add3~77 (
// Equation(s):
// \Add3~77_sumout  = SUM(( count_r[31] ) + ( GND ) + ( \Add3~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count_r[31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~77_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~77 .extended_lut = "off";
defparam \Add3~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add3~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y31_N35
dffeas \count_r[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_r[19]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_r[31]),
	.prn(vcc));
// synopsys translate_off
defparam \count_r[31] .is_wysiwyg = "true";
defparam \count_r[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X55_Y31_N30
stratixv_lcell_comb \always0~18 (
// Equation(s):
// \always0~18_combout  = ( count_r[17] & ( count_r[16] & ( (!count_r[29]) # ((!count_r[30]) # (!count_r[31])) ) ) ) # ( !count_r[17] & ( count_r[16] ) ) # ( count_r[17] & ( !count_r[16] ) ) # ( !count_r[17] & ( !count_r[16] ) )

	.dataa(gnd),
	.datab(!count_r[29]),
	.datac(!count_r[30]),
	.datad(!count_r[31]),
	.datae(!count_r[17]),
	.dataf(!count_r[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~18 .extended_lut = "off";
defparam \always0~18 .lut_mask = 64'hFFFFFFFFFFFFFFFC;
defparam \always0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y31_N54
stratixv_lcell_comb \always0~19 (
// Equation(s):
// \always0~19_combout  = ( \always0~16_combout  & ( !\always0~18_combout  & ( (\always0~17_combout  & (count_r[22] & (count_r[28] & count_r[1]))) ) ) )

	.dataa(!\always0~17_combout ),
	.datab(!count_r[22]),
	.datac(!count_r[28]),
	.datad(!count_r[1]),
	.datae(!\always0~16_combout ),
	.dataf(!\always0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~19 .extended_lut = "off";
defparam \always0~19 .lut_mask = 64'h0000000100000000;
defparam \always0~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X55_Y32_N51
stratixv_lcell_comb \count_r[19]~0 (
// Equation(s):
// \count_r[19]~0_combout  = ( \always0~15_combout  & ( \always0~19_combout  & ( (!\state_r.MEM_TEST_SM_HAMMER_MEM~q ) # (((\always0~13_combout  & \always0~14_combout )) # (\reset~input_o )) ) ) ) # ( !\always0~15_combout  & ( \always0~19_combout  & ( 
// (!\state_r.MEM_TEST_SM_HAMMER_MEM~q ) # (\reset~input_o ) ) ) ) # ( \always0~15_combout  & ( !\always0~19_combout  & ( (!\state_r.MEM_TEST_SM_HAMMER_MEM~q ) # (\reset~input_o ) ) ) ) # ( !\always0~15_combout  & ( !\always0~19_combout  & ( 
// (!\state_r.MEM_TEST_SM_HAMMER_MEM~q ) # (\reset~input_o ) ) ) )

	.dataa(!\always0~13_combout ),
	.datab(!\state_r.MEM_TEST_SM_HAMMER_MEM~q ),
	.datac(!\always0~14_combout ),
	.datad(!\reset~input_o ),
	.datae(!\always0~15_combout ),
	.dataf(!\always0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\count_r[19]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count_r[19]~0 .extended_lut = "off";
defparam \count_r[19]~0 .lut_mask = 64'hCCFFCCFFCCFFCDFF;
defparam \count_r[19]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y32_N38
dffeas \count_r[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add3~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_r[19]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_r[0]),
	.prn(vcc));
// synopsys translate_off
defparam \count_r[0] .is_wysiwyg = "true";
defparam \count_r[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y32_N3
stratixv_lcell_comb \Add3~53 (
// Equation(s):
// \Add3~53_sumout  = SUM(( GND ) + ( count_r[1] ) + ( \Add3~2  ))
// \Add3~54  = CARRY(( GND ) + ( count_r[1] ) + ( \Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!count_r[1]),
	.datag(gnd),
	.cin(\Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~53_sumout ),
	.cout(\Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \Add3~53 .extended_lut = "off";
defparam \Add3~53 .lut_mask = 64'h0000FF0000000000;
defparam \Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y32_N23
dffeas \count_r[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add3~53_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_r[19]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_r[1]),
	.prn(vcc));
// synopsys translate_off
defparam \count_r[1] .is_wysiwyg = "true";
defparam \count_r[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y32_N6
stratixv_lcell_comb \Add3~57 (
// Equation(s):
// \Add3~57_sumout  = SUM(( GND ) + ( count_r[2] ) + ( \Add3~54  ))
// \Add3~58  = CARRY(( GND ) + ( count_r[2] ) + ( \Add3~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!count_r[2]),
	.datag(gnd),
	.cin(\Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~57_sumout ),
	.cout(\Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \Add3~57 .extended_lut = "off";
defparam \Add3~57 .lut_mask = 64'h0000FF0000000000;
defparam \Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y32_N17
dffeas \count_r[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add3~57_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_r[19]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_r[2]),
	.prn(vcc));
// synopsys translate_off
defparam \count_r[2] .is_wysiwyg = "true";
defparam \count_r[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y32_N9
stratixv_lcell_comb \Add3~61 (
// Equation(s):
// \Add3~61_sumout  = SUM(( count_r[3] ) + ( GND ) + ( \Add3~58  ))
// \Add3~62  = CARRY(( count_r[3] ) + ( GND ) + ( \Add3~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!count_r[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~61_sumout ),
	.cout(\Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \Add3~61 .extended_lut = "off";
defparam \Add3~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y32_N47
dffeas \count_r[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add3~61_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_r[19]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_r[3]),
	.prn(vcc));
// synopsys translate_off
defparam \count_r[3] .is_wysiwyg = "true";
defparam \count_r[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y32_N12
stratixv_lcell_comb \Add3~65 (
// Equation(s):
// \Add3~65_sumout  = SUM(( GND ) + ( count_r[4] ) + ( \Add3~62  ))
// \Add3~66  = CARRY(( GND ) + ( count_r[4] ) + ( \Add3~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!count_r[4]),
	.datag(gnd),
	.cin(\Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~65_sumout ),
	.cout(\Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \Add3~65 .extended_lut = "off";
defparam \Add3~65 .lut_mask = 64'h0000FF0000000000;
defparam \Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y32_N50
dffeas \count_r[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add3~65_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_r[19]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_r[4]),
	.prn(vcc));
// synopsys translate_off
defparam \count_r[4] .is_wysiwyg = "true";
defparam \count_r[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N29
dffeas \count_r[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add3~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_r[19]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_r[5]),
	.prn(vcc));
// synopsys translate_off
defparam \count_r[5] .is_wysiwyg = "true";
defparam \count_r[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X158_Y0_N45
stratixv_io_ibuf \count[5]~input (
	.i(count[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\count[5]~input_o ));
// synopsys translate_off
defparam \count[5]~input .bus_hold = "false";
defparam \count[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X55_Y32_N42
stratixv_lcell_comb \always0~3 (
// Equation(s):
// \always0~3_combout  = ( count_r[6] & ( count_r[7] & ( (\count[6]~input_o  & (\count[7]~input_o  & (!count_r[5] $ (\count[5]~input_o )))) ) ) ) # ( !count_r[6] & ( count_r[7] & ( (!\count[6]~input_o  & (\count[7]~input_o  & (!count_r[5] $ 
// (\count[5]~input_o )))) ) ) ) # ( count_r[6] & ( !count_r[7] & ( (\count[6]~input_o  & (!\count[7]~input_o  & (!count_r[5] $ (\count[5]~input_o )))) ) ) ) # ( !count_r[6] & ( !count_r[7] & ( (!\count[6]~input_o  & (!\count[7]~input_o  & (!count_r[5] $ 
// (\count[5]~input_o )))) ) ) )

	.dataa(!\count[6]~input_o ),
	.datab(!\count[7]~input_o ),
	.datac(!count_r[5]),
	.datad(!\count[5]~input_o ),
	.datae(!count_r[6]),
	.dataf(!count_r[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~3 .extended_lut = "off";
defparam \always0~3 .lut_mask = 64'h8008400420021001;
defparam \always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X158_Y0_N73
stratixv_io_ibuf \count[0]~input (
	.i(count[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\count[0]~input_o ));
// synopsys translate_off
defparam \count[0]~input .bus_hold = "false";
defparam \count[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X166_Y0_N101
stratixv_io_ibuf \count[1]~input (
	.i(count[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\count[1]~input_o ));
// synopsys translate_off
defparam \count[1]~input .bus_hold = "false";
defparam \count[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X55_Y32_N6
stratixv_lcell_comb \always0~4 (
// Equation(s):
// \always0~4_combout  = ( count_r[0] & ( (\confirm~input_o  & (\count[0]~input_o  & (!count_r[1] $ (\count[1]~input_o )))) ) ) # ( !count_r[0] & ( (\confirm~input_o  & (!\count[0]~input_o  & (!count_r[1] $ (\count[1]~input_o )))) ) )

	.dataa(!\confirm~input_o ),
	.datab(!\count[0]~input_o ),
	.datac(!count_r[1]),
	.datad(!\count[1]~input_o ),
	.datae(gnd),
	.dataf(!count_r[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~4 .extended_lut = "off";
defparam \always0~4 .lut_mask = 64'h4004400410011001;
defparam \always0~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X174_Y0_N129
stratixv_io_ibuf \count[11]~input (
	.i(count[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\count[11]~input_o ));
// synopsys translate_off
defparam \count[11]~input .bus_hold = "false";
defparam \count[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N57
stratixv_io_ibuf \count[13]~input (
	.i(count[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\count[13]~input_o ));
// synopsys translate_off
defparam \count[13]~input .bus_hold = "false";
defparam \count[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N129
stratixv_io_ibuf \count[12]~input (
	.i(count[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\count[12]~input_o ));
// synopsys translate_off
defparam \count[12]~input .bus_hold = "false";
defparam \count[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X55_Y32_N30
stratixv_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = ( count_r[11] & ( count_r[13] & ( (\count[11]~input_o  & (\count[13]~input_o  & (!\count[12]~input_o  $ (count_r[12])))) ) ) ) # ( !count_r[11] & ( count_r[13] & ( (!\count[11]~input_o  & (\count[13]~input_o  & (!\count[12]~input_o  
// $ (count_r[12])))) ) ) ) # ( count_r[11] & ( !count_r[13] & ( (\count[11]~input_o  & (!\count[13]~input_o  & (!\count[12]~input_o  $ (count_r[12])))) ) ) ) # ( !count_r[11] & ( !count_r[13] & ( (!\count[11]~input_o  & (!\count[13]~input_o  & 
// (!\count[12]~input_o  $ (count_r[12])))) ) ) )

	.dataa(!\count[11]~input_o ),
	.datab(!\count[13]~input_o ),
	.datac(!\count[12]~input_o ),
	.datad(!count_r[12]),
	.datae(!count_r[11]),
	.dataf(!count_r[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~1 .extended_lut = "off";
defparam \always0~1 .lut_mask = 64'h8008400420021001;
defparam \always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N101
stratixv_io_ibuf \count[3]~input (
	.i(count[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\count[3]~input_o ));
// synopsys translate_off
defparam \count[3]~input .bus_hold = "false";
defparam \count[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y0_N29
stratixv_io_ibuf \count[2]~input (
	.i(count[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\count[2]~input_o ));
// synopsys translate_off
defparam \count[2]~input .bus_hold = "false";
defparam \count[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X177_Y0_N101
stratixv_io_ibuf \count[4]~input (
	.i(count[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\count[4]~input_o ));
// synopsys translate_off
defparam \count[4]~input .bus_hold = "false";
defparam \count[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X55_Y32_N39
stratixv_lcell_comb \always0~5 (
// Equation(s):
// \always0~5_combout  = ( count_r[2] & ( count_r[3] & ( (\count[3]~input_o  & (\count[2]~input_o  & (!count_r[4] $ (\count[4]~input_o )))) ) ) ) # ( !count_r[2] & ( count_r[3] & ( (\count[3]~input_o  & (!\count[2]~input_o  & (!count_r[4] $ 
// (\count[4]~input_o )))) ) ) ) # ( count_r[2] & ( !count_r[3] & ( (!\count[3]~input_o  & (\count[2]~input_o  & (!count_r[4] $ (\count[4]~input_o )))) ) ) ) # ( !count_r[2] & ( !count_r[3] & ( (!\count[3]~input_o  & (!\count[2]~input_o  & (!count_r[4] $ 
// (\count[4]~input_o )))) ) ) )

	.dataa(!\count[3]~input_o ),
	.datab(!\count[2]~input_o ),
	.datac(!count_r[4]),
	.datad(!\count[4]~input_o ),
	.datae(!count_r[2]),
	.dataf(!count_r[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~5 .extended_lut = "off";
defparam \always0~5 .lut_mask = 64'h8008200240041001;
defparam \always0~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X163_Y0_N73
stratixv_io_ibuf \count[15]~input (
	.i(count[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\count[15]~input_o ));
// synopsys translate_off
defparam \count[15]~input .bus_hold = "false";
defparam \count[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X158_Y0_N129
stratixv_io_ibuf \count[16]~input (
	.i(count[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\count[16]~input_o ));
// synopsys translate_off
defparam \count[16]~input .bus_hold = "false";
defparam \count[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X166_Y0_N73
stratixv_io_ibuf \count[14]~input (
	.i(count[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\count[14]~input_o ));
// synopsys translate_off
defparam \count[14]~input .bus_hold = "false";
defparam \count[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X55_Y32_N24
stratixv_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = ( count_r[16] & ( count_r[14] & ( (\count[16]~input_o  & (\count[14]~input_o  & (!\count[15]~input_o  $ (count_r[15])))) ) ) ) # ( !count_r[16] & ( count_r[14] & ( (!\count[16]~input_o  & (\count[14]~input_o  & (!\count[15]~input_o  
// $ (count_r[15])))) ) ) ) # ( count_r[16] & ( !count_r[14] & ( (\count[16]~input_o  & (!\count[14]~input_o  & (!\count[15]~input_o  $ (count_r[15])))) ) ) ) # ( !count_r[16] & ( !count_r[14] & ( (!\count[16]~input_o  & (!\count[14]~input_o  & 
// (!\count[15]~input_o  $ (count_r[15])))) ) ) )

	.dataa(!\count[15]~input_o ),
	.datab(!\count[16]~input_o ),
	.datac(!\count[14]~input_o ),
	.datad(!count_r[15]),
	.datae(!count_r[16]),
	.dataf(!count_r[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~0 .extended_lut = "off";
defparam \always0~0 .lut_mask = 64'h8040201008040201;
defparam \always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N45
stratixv_io_ibuf \count[10]~input (
	.i(count[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\count[10]~input_o ));
// synopsys translate_off
defparam \count[10]~input .bus_hold = "false";
defparam \count[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N73
stratixv_io_ibuf \count[9]~input (
	.i(count[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\count[9]~input_o ));
// synopsys translate_off
defparam \count[9]~input .bus_hold = "false";
defparam \count[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X162_Y0_N1
stratixv_io_ibuf \count[8]~input (
	.i(count[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\count[8]~input_o ));
// synopsys translate_off
defparam \count[8]~input .bus_hold = "false";
defparam \count[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X55_Y32_N54
stratixv_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = ( count_r[10] & ( count_r[9] & ( (\count[10]~input_o  & (\count[9]~input_o  & (!\count[8]~input_o  $ (count_r[8])))) ) ) ) # ( !count_r[10] & ( count_r[9] & ( (!\count[10]~input_o  & (\count[9]~input_o  & (!\count[8]~input_o  $ 
// (count_r[8])))) ) ) ) # ( count_r[10] & ( !count_r[9] & ( (\count[10]~input_o  & (!\count[9]~input_o  & (!\count[8]~input_o  $ (count_r[8])))) ) ) ) # ( !count_r[10] & ( !count_r[9] & ( (!\count[10]~input_o  & (!\count[9]~input_o  & (!\count[8]~input_o  $ 
// (count_r[8])))) ) ) )

	.dataa(!\count[10]~input_o ),
	.datab(!\count[9]~input_o ),
	.datac(!\count[8]~input_o ),
	.datad(!count_r[8]),
	.datae(!count_r[10]),
	.dataf(!count_r[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~2 .extended_lut = "off";
defparam \always0~2 .lut_mask = 64'h8008400420021001;
defparam \always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X55_Y32_N18
stratixv_lcell_comb \always0~6 (
// Equation(s):
// \always0~6_combout  = ( \always0~0_combout  & ( \always0~2_combout  & ( (!\always0~3_combout ) # ((!\always0~4_combout ) # ((!\always0~1_combout ) # (!\always0~5_combout ))) ) ) ) # ( !\always0~0_combout  & ( \always0~2_combout  ) ) # ( \always0~0_combout 
//  & ( !\always0~2_combout  ) ) # ( !\always0~0_combout  & ( !\always0~2_combout  ) )

	.dataa(!\always0~3_combout ),
	.datab(!\always0~4_combout ),
	.datac(!\always0~1_combout ),
	.datad(!\always0~5_combout ),
	.datae(!\always0~0_combout ),
	.dataf(!\always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~6 .extended_lut = "off";
defparam \always0~6 .lut_mask = 64'hFFFFFFFFFFFFFFFE;
defparam \always0~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N85
stratixv_io_ibuf \count[22]~input (
	.i(count[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\count[22]~input_o ));
// synopsys translate_off
defparam \count[22]~input .bus_hold = "false";
defparam \count[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y0_N1
stratixv_io_ibuf \count[20]~input (
	.i(count[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\count[20]~input_o ));
// synopsys translate_off
defparam \count[20]~input .bus_hold = "false";
defparam \count[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X176_Y0_N1
stratixv_io_ibuf \count[21]~input (
	.i(count[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\count[21]~input_o ));
// synopsys translate_off
defparam \count[21]~input .bus_hold = "false";
defparam \count[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X55_Y31_N21
stratixv_lcell_comb \always0~11 (
// Equation(s):
// \always0~11_combout  = ( count_r[20] & ( count_r[22] & ( (\count[22]~input_o  & (\count[20]~input_o  & (!\count[21]~input_o  $ (count_r[21])))) ) ) ) # ( !count_r[20] & ( count_r[22] & ( (\count[22]~input_o  & (!\count[20]~input_o  & (!\count[21]~input_o  
// $ (count_r[21])))) ) ) ) # ( count_r[20] & ( !count_r[22] & ( (!\count[22]~input_o  & (\count[20]~input_o  & (!\count[21]~input_o  $ (count_r[21])))) ) ) ) # ( !count_r[20] & ( !count_r[22] & ( (!\count[22]~input_o  & (!\count[20]~input_o  & 
// (!\count[21]~input_o  $ (count_r[21])))) ) ) )

	.dataa(!\count[22]~input_o ),
	.datab(!\count[20]~input_o ),
	.datac(!\count[21]~input_o ),
	.datad(!count_r[21]),
	.datae(!count_r[20]),
	.dataf(!count_r[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~11 .extended_lut = "off";
defparam \always0~11 .lut_mask = 64'h8008200240041001;
defparam \always0~11 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X59_Y0_N85
stratixv_io_ibuf \count[27]~input (
	.i(count[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\count[27]~input_o ));
// synopsys translate_off
defparam \count[27]~input .bus_hold = "false";
defparam \count[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X169_Y0_N85
stratixv_io_ibuf \count[28]~input (
	.i(count[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\count[28]~input_o ));
// synopsys translate_off
defparam \count[28]~input .bus_hold = "false";
defparam \count[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N129
stratixv_io_ibuf \count[26]~input (
	.i(count[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\count[26]~input_o ));
// synopsys translate_off
defparam \count[26]~input .bus_hold = "false";
defparam \count[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X55_Y31_N24
stratixv_lcell_comb \always0~8 (
// Equation(s):
// \always0~8_combout  = ( \count[26]~input_o  & ( count_r[28] & ( (\count[28]~input_o  & (count_r[26] & (!\count[27]~input_o  $ (count_r[27])))) ) ) ) # ( !\count[26]~input_o  & ( count_r[28] & ( (\count[28]~input_o  & (!count_r[26] & (!\count[27]~input_o  
// $ (count_r[27])))) ) ) ) # ( \count[26]~input_o  & ( !count_r[28] & ( (!\count[28]~input_o  & (count_r[26] & (!\count[27]~input_o  $ (count_r[27])))) ) ) ) # ( !\count[26]~input_o  & ( !count_r[28] & ( (!\count[28]~input_o  & (!count_r[26] & 
// (!\count[27]~input_o  $ (count_r[27])))) ) ) )

	.dataa(!\count[27]~input_o ),
	.datab(!\count[28]~input_o ),
	.datac(!count_r[26]),
	.datad(!count_r[27]),
	.datae(!\count[26]~input_o ),
	.dataf(!count_r[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~8 .extended_lut = "off";
defparam \always0~8 .lut_mask = 64'h8040080420100201;
defparam \always0~8 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X179_Y0_N73
stratixv_io_ibuf \count[25]~input (
	.i(count[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\count[25]~input_o ));
// synopsys translate_off
defparam \count[25]~input .bus_hold = "false";
defparam \count[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y0_N57
stratixv_io_ibuf \count[24]~input (
	.i(count[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\count[24]~input_o ));
// synopsys translate_off
defparam \count[24]~input .bus_hold = "false";
defparam \count[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X162_Y0_N85
stratixv_io_ibuf \count[23]~input (
	.i(count[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\count[23]~input_o ));
// synopsys translate_off
defparam \count[23]~input .bus_hold = "false";
defparam \count[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X55_Y31_N54
stratixv_lcell_comb \always0~9 (
// Equation(s):
// \always0~9_combout  = ( count_r[23] & ( count_r[24] & ( (\count[24]~input_o  & (\count[23]~input_o  & (!\count[25]~input_o  $ (count_r[25])))) ) ) ) # ( !count_r[23] & ( count_r[24] & ( (\count[24]~input_o  & (!\count[23]~input_o  & (!\count[25]~input_o  
// $ (count_r[25])))) ) ) ) # ( count_r[23] & ( !count_r[24] & ( (!\count[24]~input_o  & (\count[23]~input_o  & (!\count[25]~input_o  $ (count_r[25])))) ) ) ) # ( !count_r[23] & ( !count_r[24] & ( (!\count[24]~input_o  & (!\count[23]~input_o  & 
// (!\count[25]~input_o  $ (count_r[25])))) ) ) )

	.dataa(!\count[25]~input_o ),
	.datab(!\count[24]~input_o ),
	.datac(!\count[23]~input_o ),
	.datad(!count_r[25]),
	.datae(!count_r[23]),
	.dataf(!count_r[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~9 .extended_lut = "off";
defparam \always0~9 .lut_mask = 64'h8040080420100201;
defparam \always0~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N45
stratixv_io_ibuf \count[30]~input (
	.i(count[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\count[30]~input_o ));
// synopsys translate_off
defparam \count[30]~input .bus_hold = "false";
defparam \count[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X158_Y0_N101
stratixv_io_ibuf \count[29]~input (
	.i(count[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\count[29]~input_o ));
// synopsys translate_off
defparam \count[29]~input .bus_hold = "false";
defparam \count[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N73
stratixv_io_ibuf \count[31]~input (
	.i(count[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\count[31]~input_o ));
// synopsys translate_off
defparam \count[31]~input .bus_hold = "false";
defparam \count[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X56_Y31_N48
stratixv_lcell_comb \always0~7 (
// Equation(s):
// \always0~7_combout  = ( count_r[29] & ( count_r[30] & ( (\count[30]~input_o  & (\count[29]~input_o  & (!\count[31]~input_o  $ (count_r[31])))) ) ) ) # ( !count_r[29] & ( count_r[30] & ( (\count[30]~input_o  & (!\count[29]~input_o  & (!\count[31]~input_o  
// $ (count_r[31])))) ) ) ) # ( count_r[29] & ( !count_r[30] & ( (!\count[30]~input_o  & (\count[29]~input_o  & (!\count[31]~input_o  $ (count_r[31])))) ) ) ) # ( !count_r[29] & ( !count_r[30] & ( (!\count[30]~input_o  & (!\count[29]~input_o  & 
// (!\count[31]~input_o  $ (count_r[31])))) ) ) )

	.dataa(!\count[30]~input_o ),
	.datab(!\count[29]~input_o ),
	.datac(!\count[31]~input_o ),
	.datad(!count_r[31]),
	.datae(!count_r[29]),
	.dataf(!count_r[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~7 .extended_lut = "off";
defparam \always0~7 .lut_mask = 64'h8008200240041001;
defparam \always0~7 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y3_N110
stratixv_io_ibuf \count[19]~input (
	.i(count[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\count[19]~input_o ));
// synopsys translate_off
defparam \count[19]~input .bus_hold = "false";
defparam \count[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N101
stratixv_io_ibuf \count[18]~input (
	.i(count[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\count[18]~input_o ));
// synopsys translate_off
defparam \count[18]~input .bus_hold = "false";
defparam \count[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N45
stratixv_io_ibuf \count[17]~input (
	.i(count[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\count[17]~input_o ));
// synopsys translate_off
defparam \count[17]~input .bus_hold = "false";
defparam \count[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X55_Y31_N48
stratixv_lcell_comb \always0~10 (
// Equation(s):
// \always0~10_combout  = ( count_r[19] & ( count_r[18] & ( (\count[19]~input_o  & (\count[18]~input_o  & (!count_r[17] $ (\count[17]~input_o )))) ) ) ) # ( !count_r[19] & ( count_r[18] & ( (!\count[19]~input_o  & (\count[18]~input_o  & (!count_r[17] $ 
// (\count[17]~input_o )))) ) ) ) # ( count_r[19] & ( !count_r[18] & ( (\count[19]~input_o  & (!\count[18]~input_o  & (!count_r[17] $ (\count[17]~input_o )))) ) ) ) # ( !count_r[19] & ( !count_r[18] & ( (!\count[19]~input_o  & (!\count[18]~input_o  & 
// (!count_r[17] $ (\count[17]~input_o )))) ) ) )

	.dataa(!\count[19]~input_o ),
	.datab(!\count[18]~input_o ),
	.datac(!count_r[17]),
	.datad(!\count[17]~input_o ),
	.datae(!count_r[19]),
	.dataf(!count_r[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~10 .extended_lut = "off";
defparam \always0~10 .lut_mask = 64'h8008400420021001;
defparam \always0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X55_Y31_N36
stratixv_lcell_comb \always0~12 (
// Equation(s):
// \always0~12_combout  = ( \always0~7_combout  & ( \always0~10_combout  & ( (\always0~11_combout  & (\always0~8_combout  & \always0~9_combout )) ) ) )

	.dataa(!\always0~11_combout ),
	.datab(gnd),
	.datac(!\always0~8_combout ),
	.datad(!\always0~9_combout ),
	.datae(!\always0~7_combout ),
	.dataf(!\always0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~12 .extended_lut = "off";
defparam \always0~12 .lut_mask = 64'h0000000000000005;
defparam \always0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X54_Y32_N6
stratixv_lcell_comb \state_r~14 (
// Equation(s):
// \state_r~14_combout  = ( \state_r.MEM_TEST_SM_HAMMER_MEM~q  & ( \always0~12_combout  & ( (!\reset~input_o  & (((!\state_r~13_combout  & \state_r.MEM_TEST_SM_INITIALIZE_MEM~q )) # (\always0~6_combout ))) ) ) ) # ( !\state_r.MEM_TEST_SM_HAMMER_MEM~q  & ( 
// \always0~12_combout  & ( (!\state_r~13_combout  & (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & !\reset~input_o )) ) ) ) # ( \state_r.MEM_TEST_SM_HAMMER_MEM~q  & ( !\always0~12_combout  & ( !\reset~input_o  ) ) ) # ( !\state_r.MEM_TEST_SM_HAMMER_MEM~q  & ( 
// !\always0~12_combout  & ( (!\state_r~13_combout  & (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & !\reset~input_o )) ) ) )

	.dataa(!\state_r~13_combout ),
	.datab(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datac(!\reset~input_o ),
	.datad(!\always0~6_combout ),
	.datae(!\state_r.MEM_TEST_SM_HAMMER_MEM~q ),
	.dataf(!\always0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_r~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_r~14 .extended_lut = "off";
defparam \state_r~14 .lut_mask = 64'h2020F0F0202020F0;
defparam \state_r~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y32_N8
dffeas \state_r.MEM_TEST_SM_HAMMER_MEM (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state_r~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_r.MEM_TEST_SM_HAMMER_MEM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_r.MEM_TEST_SM_HAMMER_MEM .is_wysiwyg = "true";
defparam \state_r.MEM_TEST_SM_HAMMER_MEM .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X53_Y61_N39
stratixv_lcell_comb \word_q_r~0 (
// Equation(s):
// \word_q_r~0_combout  = ( \state_r.MEM_TEST_SM_TALLY_MEM~q  & ( (!\reset~input_o  & !word_q_r[0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(!word_q_r[0]),
	.datae(gnd),
	.dataf(!\state_r.MEM_TEST_SM_TALLY_MEM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\word_q_r~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \word_q_r~0 .extended_lut = "off";
defparam \word_q_r~0 .lut_mask = 64'h00000000F000F000;
defparam \word_q_r~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y61_N41
dffeas \word_q_r[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\word_q_r~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(word_q_r[0]),
	.prn(vcc));
// synopsys translate_off
defparam \word_q_r[0] .is_wysiwyg = "true";
defparam \word_q_r[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X53_Y61_N57
stratixv_lcell_comb \word_q_r~1 (
// Equation(s):
// \word_q_r~1_combout  = ( \state_r.MEM_TEST_SM_TALLY_MEM~q  & ( (!\reset~input_o  & (!word_q_r[0] $ (!word_q_r[1]))) ) )

	.dataa(gnd),
	.datab(!word_q_r[0]),
	.datac(!\reset~input_o ),
	.datad(!word_q_r[1]),
	.datae(gnd),
	.dataf(!\state_r.MEM_TEST_SM_TALLY_MEM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\word_q_r~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \word_q_r~1 .extended_lut = "off";
defparam \word_q_r~1 .lut_mask = 64'h0000000030C030C0;
defparam \word_q_r~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y61_N59
dffeas \word_q_r[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\word_q_r~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(word_q_r[1]),
	.prn(vcc));
// synopsys translate_off
defparam \word_q_r[1] .is_wysiwyg = "true";
defparam \word_q_r[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X54_Y49_N54
stratixv_lcell_comb \state_r~15 (
// Equation(s):
// \state_r~15_combout  = ( \state_r.MEM_TEST_SM_TALLY_MEM~q  & ( word_q_r[0] & ( (!\reset~input_o  & ((!word_q_r[1]) # ((\state_r.MEM_TEST_SM_READ_MEM~q  & \confirm~input_o )))) ) ) ) # ( !\state_r.MEM_TEST_SM_TALLY_MEM~q  & ( word_q_r[0] & ( 
// (!\reset~input_o  & (\state_r.MEM_TEST_SM_READ_MEM~q  & \confirm~input_o )) ) ) ) # ( \state_r.MEM_TEST_SM_TALLY_MEM~q  & ( !word_q_r[0] & ( !\reset~input_o  ) ) ) # ( !\state_r.MEM_TEST_SM_TALLY_MEM~q  & ( !word_q_r[0] & ( (!\reset~input_o  & 
// (\state_r.MEM_TEST_SM_READ_MEM~q  & \confirm~input_o )) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datac(!\confirm~input_o ),
	.datad(!word_q_r[1]),
	.datae(!\state_r.MEM_TEST_SM_TALLY_MEM~q ),
	.dataf(!word_q_r[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_r~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_r~15 .extended_lut = "off";
defparam \state_r~15 .lut_mask = 64'h0202AAAA0202AA02;
defparam \state_r~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y49_N56
dffeas \state_r.MEM_TEST_SM_TALLY_MEM (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state_r~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_r.MEM_TEST_SM_TALLY_MEM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_r.MEM_TEST_SM_TALLY_MEM .is_wysiwyg = "true";
defparam \state_r.MEM_TEST_SM_TALLY_MEM .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X54_Y45_N39
stratixv_lcell_comb \state_r~16 (
// Equation(s):
// \state_r~16_combout  = ( word_q_r[1] & ( word_q_r[0] & ( (!\state_r.MEM_TEST_SM_TALLY_MEM~q ) # ((\LessThan0~0_combout  & !\LessThan0~1_combout )) ) ) ) # ( !word_q_r[1] & ( word_q_r[0] ) ) # ( word_q_r[1] & ( !word_q_r[0] ) ) # ( !word_q_r[1] & ( 
// !word_q_r[0] ) )

	.dataa(gnd),
	.datab(!\state_r.MEM_TEST_SM_TALLY_MEM~q ),
	.datac(!\LessThan0~0_combout ),
	.datad(!\LessThan0~1_combout ),
	.datae(!word_q_r[1]),
	.dataf(!word_q_r[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_r~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_r~16 .extended_lut = "off";
defparam \state_r~16 .lut_mask = 64'hFFFFFFFFFFFFCFCC;
defparam \state_r~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X54_Y45_N51
stratixv_lcell_comb \state_r~18 (
// Equation(s):
// \state_r~18_combout  = ( \always0~12_combout  & ( \always0~6_combout  & ( (!\reset~input_o  & ((!\state_r~16_combout ) # (\state_r~17_combout ))) ) ) ) # ( !\always0~12_combout  & ( \always0~6_combout  & ( (!\reset~input_o  & ((!\state_r~16_combout ) # 
// (\state_r~17_combout ))) ) ) ) # ( \always0~12_combout  & ( !\always0~6_combout  & ( (!\reset~input_o  & (((!\state_r~16_combout ) # (\state_r.MEM_TEST_SM_HAMMER_MEM~q )) # (\state_r~17_combout ))) ) ) ) # ( !\always0~12_combout  & ( !\always0~6_combout  
// & ( (!\reset~input_o  & ((!\state_r~16_combout ) # (\state_r~17_combout ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\state_r~17_combout ),
	.datac(!\state_r.MEM_TEST_SM_HAMMER_MEM~q ),
	.datad(!\state_r~16_combout ),
	.datae(!\always0~12_combout ),
	.dataf(!\always0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_r~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_r~18 .extended_lut = "off";
defparam \state_r~18 .lut_mask = 64'hAA22AA2AAA22AA22;
defparam \state_r~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y45_N53
dffeas \state_r.MEM_TEST_SM_READ_MEM (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state_r~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_r.MEM_TEST_SM_READ_MEM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_r.MEM_TEST_SM_READ_MEM .is_wysiwyg = "true";
defparam \state_r.MEM_TEST_SM_READ_MEM .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N88
stratixv_io_ibuf \address[0]~input (
	.i(address[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[0]~input_o ));
// synopsys translate_off
defparam \address[0]~input .bus_hold = "false";
defparam \address[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y32_N9
stratixv_lcell_comb \gen_address_r~0 (
// Equation(s):
// \gen_address_r~0_combout  = ( \address[0]~input_o  & ( ((!\state_r.MEM_TEST_SM_READ_MEM~q  & !\state_r.MEM_TEST_SM_INITIALIZE_MEM~q )) # (word_r[0]) ) ) # ( !\address[0]~input_o  & ( (word_r[0] & ((\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ) # 
// (\state_r.MEM_TEST_SM_READ_MEM~q ))) ) )

	.dataa(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datab(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datac(!word_r[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~0 .extended_lut = "off";
defparam \gen_address_r~0 .lut_mask = 64'h070707078F8F8F8F;
defparam \gen_address_r~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y32_N27
stratixv_lcell_comb \gen_address_r[17]~1 (
// Equation(s):
// \gen_address_r[17]~1_combout  = ( \state_r.MEM_TEST_SM_READ_MEM~q  & ( \reset~input_o  ) ) # ( !\state_r.MEM_TEST_SM_READ_MEM~q  & ( ((!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & !\state_r.MEM_TEST_SM_HAMMER_MEM~q )) # (\reset~input_o ) ) )

	.dataa(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datab(!\state_r.MEM_TEST_SM_HAMMER_MEM~q ),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r[17]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r[17]~1 .extended_lut = "off";
defparam \gen_address_r[17]~1 .lut_mask = 64'h8F8F8F8F0F0F0F0F;
defparam \gen_address_r[17]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X54_Y49_N12
stratixv_lcell_comb \gen_address_r[17]~2 (
// Equation(s):
// \gen_address_r[17]~2_combout  = ( \state_r.MEM_TEST_SM_TALLY_MEM~q  & ( \reset~input_o  ) ) # ( !\state_r.MEM_TEST_SM_TALLY_MEM~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state_r.MEM_TEST_SM_TALLY_MEM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r[17]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r[17]~2 .extended_lut = "off";
defparam \gen_address_r[17]~2 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \gen_address_r[17]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y32_N54
stratixv_lcell_comb \gen_address_r[17]~3 (
// Equation(s):
// \gen_address_r[17]~3_combout  = ( \gen_address_r[17]~2_combout  ) # ( !\gen_address_r[17]~2_combout  & ( (\state_r.MEM_TEST_SM_READ_MEM~q ) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ) ) )

	.dataa(gnd),
	.datab(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datac(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_address_r[17]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r[17]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r[17]~3 .extended_lut = "off";
defparam \gen_address_r[17]~3 .lut_mask = 64'h3F3F3F3FFFFFFFFF;
defparam \gen_address_r[17]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y32_N10
dffeas \gen_address_r[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[0]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[0] .is_wysiwyg = "true";
defparam \gen_address_r[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N101
stratixv_io_ibuf \address[1]~input (
	.i(address[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[1]~input_o ));
// synopsys translate_off
defparam \address[1]~input .bus_hold = "false";
defparam \address[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y32_N45
stratixv_lcell_comb \gen_address_r~4 (
// Equation(s):
// \gen_address_r~4_combout  = ( word_r[1] & ( ((\address[1]~input_o ) # (\state_r.MEM_TEST_SM_READ_MEM~q )) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ) ) ) # ( !word_r[1] & ( (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & (!\state_r.MEM_TEST_SM_READ_MEM~q  & 
// \address[1]~input_o )) ) )

	.dataa(gnd),
	.datab(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datac(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datad(!\address[1]~input_o ),
	.datae(gnd),
	.dataf(!word_r[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~4 .extended_lut = "off";
defparam \gen_address_r~4 .lut_mask = 64'h00C000C03FFF3FFF;
defparam \gen_address_r~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y32_N46
dffeas \gen_address_r[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[1]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[1] .is_wysiwyg = "true";
defparam \gen_address_r[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N48
stratixv_io_ibuf \address[2]~input (
	.i(address[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[2]~input_o ));
// synopsys translate_off
defparam \address[2]~input .bus_hold = "false";
defparam \address[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y32_N12
stratixv_lcell_comb \gen_address_r~5 (
// Equation(s):
// \gen_address_r~5_combout  = ( word_r[2] & ( ((\state_r.MEM_TEST_SM_READ_MEM~q ) # (\address[2]~input_o )) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ) ) ) # ( !word_r[2] & ( (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & (\address[2]~input_o  & 
// !\state_r.MEM_TEST_SM_READ_MEM~q )) ) )

	.dataa(gnd),
	.datab(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datac(!\address[2]~input_o ),
	.datad(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datae(gnd),
	.dataf(!word_r[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~5 .extended_lut = "off";
defparam \gen_address_r~5 .lut_mask = 64'h0C000C003FFF3FFF;
defparam \gen_address_r~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y32_N14
dffeas \gen_address_r[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[2]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[2] .is_wysiwyg = "true";
defparam \gen_address_r[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X177_Y0_N129
stratixv_io_ibuf \address[3]~input (
	.i(address[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[3]~input_o ));
// synopsys translate_off
defparam \address[3]~input .bus_hold = "false";
defparam \address[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X51_Y32_N12
stratixv_lcell_comb \gen_address_r~6 (
// Equation(s):
// \gen_address_r~6_combout  = ( word_r[3] & ( ((\address[3]~input_o ) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q )) # (\state_r.MEM_TEST_SM_READ_MEM~q ) ) ) # ( !word_r[3] & ( (!\state_r.MEM_TEST_SM_READ_MEM~q  & (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & 
// \address[3]~input_o )) ) )

	.dataa(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datab(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datac(!\address[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!word_r[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~6 .extended_lut = "off";
defparam \gen_address_r~6 .lut_mask = 64'h080808087F7F7F7F;
defparam \gen_address_r~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y32_N13
dffeas \gen_address_r[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[3]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[3] .is_wysiwyg = "true";
defparam \gen_address_r[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N76
stratixv_io_ibuf \address[4]~input (
	.i(address[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[4]~input_o ));
// synopsys translate_off
defparam \address[4]~input .bus_hold = "false";
defparam \address[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y32_N18
stratixv_lcell_comb \gen_address_r~7 (
// Equation(s):
// \gen_address_r~7_combout  = ( \state_r.MEM_TEST_SM_READ_MEM~q  & ( word_r[4] ) ) # ( !\state_r.MEM_TEST_SM_READ_MEM~q  & ( (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & (\address[4]~input_o )) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ((word_r[4]))) ) )

	.dataa(gnd),
	.datab(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datac(!\address[4]~input_o ),
	.datad(!word_r[4]),
	.datae(gnd),
	.dataf(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~7 .extended_lut = "off";
defparam \gen_address_r~7 .lut_mask = 64'h0C3F0C3F00FF00FF;
defparam \gen_address_r~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y32_N19
dffeas \gen_address_r[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[4]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[4] .is_wysiwyg = "true";
defparam \gen_address_r[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N4
stratixv_io_ibuf \address[5]~input (
	.i(address[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[5]~input_o ));
// synopsys translate_off
defparam \address[5]~input .bus_hold = "false";
defparam \address[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y32_N21
stratixv_lcell_comb \gen_address_r~8 (
// Equation(s):
// \gen_address_r~8_combout  = ( \state_r.MEM_TEST_SM_READ_MEM~q  & ( word_r[5] ) ) # ( !\state_r.MEM_TEST_SM_READ_MEM~q  & ( (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ((\address[5]~input_o ))) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & (word_r[5])) ) )

	.dataa(gnd),
	.datab(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datac(!word_r[5]),
	.datad(!\address[5]~input_o ),
	.datae(gnd),
	.dataf(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~8 .extended_lut = "off";
defparam \gen_address_r~8 .lut_mask = 64'h03CF03CF0F0F0F0F;
defparam \gen_address_r~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y32_N22
dffeas \gen_address_r[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[5]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[5] .is_wysiwyg = "true";
defparam \gen_address_r[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N85
stratixv_io_ibuf \address[6]~input (
	.i(address[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[6]~input_o ));
// synopsys translate_off
defparam \address[6]~input .bus_hold = "false";
defparam \address[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y32_N51
stratixv_lcell_comb \gen_address_r~9 (
// Equation(s):
// \gen_address_r~9_combout  = ( \state_r.MEM_TEST_SM_READ_MEM~q  & ( word_r[6] ) ) # ( !\state_r.MEM_TEST_SM_READ_MEM~q  & ( (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & (\address[6]~input_o )) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ((word_r[6]))) ) )

	.dataa(!\address[6]~input_o ),
	.datab(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datac(!word_r[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~9 .extended_lut = "off";
defparam \gen_address_r~9 .lut_mask = 64'h474747470F0F0F0F;
defparam \gen_address_r~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y32_N53
dffeas \gen_address_r[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[6]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[6] .is_wysiwyg = "true";
defparam \gen_address_r[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N129
stratixv_io_ibuf \address[7]~input (
	.i(address[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[7]~input_o ));
// synopsys translate_off
defparam \address[7]~input .bus_hold = "false";
defparam \address[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y32_N36
stratixv_lcell_comb \gen_address_r~10 (
// Equation(s):
// \gen_address_r~10_combout  = ( \address[7]~input_o  & ( ((!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & !\state_r.MEM_TEST_SM_READ_MEM~q )) # (word_r[7]) ) ) # ( !\address[7]~input_o  & ( (word_r[7] & ((\state_r.MEM_TEST_SM_READ_MEM~q ) # 
// (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ))) ) )

	.dataa(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datab(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datac(!word_r[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~10 .extended_lut = "off";
defparam \gen_address_r~10 .lut_mask = 64'h070707078F8F8F8F;
defparam \gen_address_r~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y32_N29
dffeas \gen_address_r[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\gen_address_r~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(vcc),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[7]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[7] .is_wysiwyg = "true";
defparam \gen_address_r[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X42_Y0_N73
stratixv_io_ibuf \address[8]~input (
	.i(address[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[8]~input_o ));
// synopsys translate_off
defparam \address[8]~input .bus_hold = "false";
defparam \address[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X51_Y32_N45
stratixv_lcell_comb \gen_address_r~11 (
// Equation(s):
// \gen_address_r~11_combout  = (!\state_r.MEM_TEST_SM_READ_MEM~q  & ((!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ((\address[8]~input_o ))) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & (word_r[8])))) # (\state_r.MEM_TEST_SM_READ_MEM~q  & (((word_r[8]))))

	.dataa(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datab(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datac(!word_r[8]),
	.datad(!\address[8]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~11 .extended_lut = "off";
defparam \gen_address_r~11 .lut_mask = 64'h078F078F078F078F;
defparam \gen_address_r~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y32_N46
dffeas \gen_address_r[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[8]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[8] .is_wysiwyg = "true";
defparam \gen_address_r[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N129
stratixv_io_ibuf \address[9]~input (
	.i(address[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[9]~input_o ));
// synopsys translate_off
defparam \address[9]~input .bus_hold = "false";
defparam \address[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y32_N42
stratixv_lcell_comb \gen_address_r~12 (
// Equation(s):
// \gen_address_r~12_combout  = ( \address[9]~input_o  & ( ((!\state_r.MEM_TEST_SM_READ_MEM~q  & !\state_r.MEM_TEST_SM_INITIALIZE_MEM~q )) # (word_r[9]) ) ) # ( !\address[9]~input_o  & ( (word_r[9] & ((\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ) # 
// (\state_r.MEM_TEST_SM_READ_MEM~q ))) ) )

	.dataa(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datab(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datac(!word_r[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~12 .extended_lut = "off";
defparam \gen_address_r~12 .lut_mask = 64'h070707078F8F8F8F;
defparam \gen_address_r~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y32_N44
dffeas \gen_address_r[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[9]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[9] .is_wysiwyg = "true";
defparam \gen_address_r[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N76
stratixv_io_ibuf \address[10]~input (
	.i(address[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[10]~input_o ));
// synopsys translate_off
defparam \address[10]~input .bus_hold = "false";
defparam \address[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X46_Y32_N0
stratixv_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( \address[10]~input_o  ) + ( VCC ) + ( !VCC ))
// \Add1~2  = CARRY(( \address[10]~input_o  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\address[10]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000000000003333;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y32_N30
stratixv_lcell_comb \gen_address_r~13 (
// Equation(s):
// \gen_address_r~13_combout  = ( \address[10]~input_o  & ( ((\Add1~1_sumout ) # (\state_r.MEM_TEST_SM_READ_MEM~q )) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ) ) ) # ( !\address[10]~input_o  & ( (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & 
// (!\state_r.MEM_TEST_SM_READ_MEM~q  & \Add1~1_sumout )) ) )

	.dataa(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datab(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datac(!\Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~13 .extended_lut = "off";
defparam \gen_address_r~13 .lut_mask = 64'h080808087F7F7F7F;
defparam \gen_address_r~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y32_N31
dffeas \gen_address_r[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[10]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[10] .is_wysiwyg = "true";
defparam \gen_address_r[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N45
stratixv_io_ibuf \address[11]~input (
	.i(address[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[11]~input_o ));
// synopsys translate_off
defparam \address[11]~input .bus_hold = "false";
defparam \address[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X46_Y32_N3
stratixv_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( \address[11]~input_o  ) + ( count_r[0] ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( \address[11]~input_o  ) + ( count_r[0] ) + ( \Add1~2  ))

	.dataa(!\address[11]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!count_r[0]),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FF0000005555;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y32_N57
stratixv_lcell_comb \gen_address_r~14 (
// Equation(s):
// \gen_address_r~14_combout  = ( \Add1~5_sumout  & ( ((!\state_r.MEM_TEST_SM_READ_MEM~q  & !\state_r.MEM_TEST_SM_INITIALIZE_MEM~q )) # (\address[11]~input_o ) ) ) # ( !\Add1~5_sumout  & ( (\address[11]~input_o  & ((\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ) # 
// (\state_r.MEM_TEST_SM_READ_MEM~q ))) ) )

	.dataa(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datab(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datac(gnd),
	.datad(!\address[11]~input_o ),
	.datae(gnd),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~14 .extended_lut = "off";
defparam \gen_address_r~14 .lut_mask = 64'h0077007788FF88FF;
defparam \gen_address_r~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y32_N58
dffeas \gen_address_r[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[11]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[11] .is_wysiwyg = "true";
defparam \gen_address_r[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X44_Y0_N29
stratixv_io_ibuf \address[12]~input (
	.i(address[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[12]~input_o ));
// synopsys translate_off
defparam \address[12]~input .bus_hold = "false";
defparam \address[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X46_Y32_N6
stratixv_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( \address[12]~input_o  ) + ( count_r[0] ) + ( \Add1~6  ))
// \Add1~10  = CARRY(( \address[12]~input_o  ) + ( count_r[0] ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(!\address[12]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!count_r[0]),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FF0000003333;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y32_N33
stratixv_lcell_comb \gen_address_r~15 (
// Equation(s):
// \gen_address_r~15_combout  = ( \Add1~9_sumout  & ( ((!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & !\state_r.MEM_TEST_SM_READ_MEM~q )) # (\address[12]~input_o ) ) ) # ( !\Add1~9_sumout  & ( (\address[12]~input_o  & ((\state_r.MEM_TEST_SM_READ_MEM~q ) # 
// (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ))) ) )

	.dataa(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datab(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datac(!\address[12]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~15 .extended_lut = "off";
defparam \gen_address_r~15 .lut_mask = 64'h070707078F8F8F8F;
defparam \gen_address_r~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y32_N34
dffeas \gen_address_r[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[12]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[12] .is_wysiwyg = "true";
defparam \gen_address_r[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N129
stratixv_io_ibuf \address[13]~input (
	.i(address[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[13]~input_o ));
// synopsys translate_off
defparam \address[13]~input .bus_hold = "false";
defparam \address[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X46_Y32_N9
stratixv_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( \address[13]~input_o  ) + ( count_r[0] ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( \address[13]~input_o  ) + ( count_r[0] ) + ( \Add1~10  ))

	.dataa(!\address[13]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!count_r[0]),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FF0000005555;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y32_N15
stratixv_lcell_comb \gen_address_r~16 (
// Equation(s):
// \gen_address_r~16_combout  = ( \Add1~13_sumout  & ( ((!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & !\state_r.MEM_TEST_SM_READ_MEM~q )) # (\address[13]~input_o ) ) ) # ( !\Add1~13_sumout  & ( (\address[13]~input_o  & ((\state_r.MEM_TEST_SM_READ_MEM~q ) # 
// (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ))) ) )

	.dataa(!\address[13]~input_o ),
	.datab(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datac(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~16 .extended_lut = "off";
defparam \gen_address_r~16 .lut_mask = 64'h15151515D5D5D5D5;
defparam \gen_address_r~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y32_N16
dffeas \gen_address_r[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[13]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[13] .is_wysiwyg = "true";
defparam \gen_address_r[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X44_Y0_N57
stratixv_io_ibuf \address[14]~input (
	.i(address[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[14]~input_o ));
// synopsys translate_off
defparam \address[14]~input .bus_hold = "false";
defparam \address[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X46_Y32_N12
stratixv_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( \address[14]~input_o  ) + ( count_r[0] ) + ( \Add1~14  ))
// \Add1~18  = CARRY(( \address[14]~input_o  ) + ( count_r[0] ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(!\address[14]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!count_r[0]),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FF0000003333;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y32_N39
stratixv_lcell_comb \gen_address_r~17 (
// Equation(s):
// \gen_address_r~17_combout  = (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ((!\state_r.MEM_TEST_SM_READ_MEM~q  & ((\Add1~17_sumout ))) # (\state_r.MEM_TEST_SM_READ_MEM~q  & (\address[14]~input_o )))) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & 
// (((\address[14]~input_o ))))

	.dataa(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datab(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datac(!\address[14]~input_o ),
	.datad(!\Add1~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~17 .extended_lut = "off";
defparam \gen_address_r~17 .lut_mask = 64'h078F078F078F078F;
defparam \gen_address_r~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y32_N40
dffeas \gen_address_r[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[14]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[14] .is_wysiwyg = "true";
defparam \gen_address_r[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N101
stratixv_io_ibuf \address[15]~input (
	.i(address[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[15]~input_o ));
// synopsys translate_off
defparam \address[15]~input .bus_hold = "false";
defparam \address[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X46_Y32_N15
stratixv_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( \address[15]~input_o  ) + ( count_r[0] ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( \address[15]~input_o  ) + ( count_r[0] ) + ( \Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address[15]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!count_r[0]),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y32_N6
stratixv_lcell_comb \gen_address_r~18 (
// Equation(s):
// \gen_address_r~18_combout  = ( \state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ( \address[15]~input_o  ) ) # ( !\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ( (!\state_r.MEM_TEST_SM_READ_MEM~q  & (\Add1~21_sumout )) # (\state_r.MEM_TEST_SM_READ_MEM~q  & 
// ((\address[15]~input_o ))) ) )

	.dataa(gnd),
	.datab(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datac(!\Add1~21_sumout ),
	.datad(!\address[15]~input_o ),
	.datae(gnd),
	.dataf(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~18 .extended_lut = "off";
defparam \gen_address_r~18 .lut_mask = 64'h0C3F0C3F00FF00FF;
defparam \gen_address_r~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y32_N7
dffeas \gen_address_r[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[15]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[15] .is_wysiwyg = "true";
defparam \gen_address_r[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N101
stratixv_io_ibuf \address[16]~input (
	.i(address[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[16]~input_o ));
// synopsys translate_off
defparam \address[16]~input .bus_hold = "false";
defparam \address[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X46_Y32_N18
stratixv_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( \address[16]~input_o  ) + ( count_r[0] ) + ( \Add1~22  ))
// \Add1~26  = CARRY(( \address[16]~input_o  ) + ( count_r[0] ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address[16]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!count_r[0]),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y32_N36
stratixv_lcell_comb \gen_address_r~19 (
// Equation(s):
// \gen_address_r~19_combout  = ( \Add1~25_sumout  & ( \state_r.MEM_TEST_SM_READ_MEM~q  & ( \address[16]~input_o  ) ) ) # ( !\Add1~25_sumout  & ( \state_r.MEM_TEST_SM_READ_MEM~q  & ( \address[16]~input_o  ) ) ) # ( \Add1~25_sumout  & ( 
// !\state_r.MEM_TEST_SM_READ_MEM~q  & ( (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ) # (\address[16]~input_o ) ) ) ) # ( !\Add1~25_sumout  & ( !\state_r.MEM_TEST_SM_READ_MEM~q  & ( (\address[16]~input_o  & \state_r.MEM_TEST_SM_INITIALIZE_MEM~q ) ) ) )

	.dataa(gnd),
	.datab(!\address[16]~input_o ),
	.datac(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datad(gnd),
	.datae(!\Add1~25_sumout ),
	.dataf(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~19 .extended_lut = "off";
defparam \gen_address_r~19 .lut_mask = 64'h0303F3F333333333;
defparam \gen_address_r~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y32_N37
dffeas \gen_address_r[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[16]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[16] .is_wysiwyg = "true";
defparam \gen_address_r[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N129
stratixv_io_ibuf \address[17]~input (
	.i(address[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[17]~input_o ));
// synopsys translate_off
defparam \address[17]~input .bus_hold = "false";
defparam \address[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X46_Y32_N21
stratixv_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( \address[17]~input_o  ) + ( count_r[0] ) + ( \Add1~26  ))
// \Add1~30  = CARRY(( \address[17]~input_o  ) + ( count_r[0] ) + ( \Add1~26  ))

	.dataa(!\address[17]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!count_r[0]),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000FF0000005555;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y32_N33
stratixv_lcell_comb \gen_address_r~20 (
// Equation(s):
// \gen_address_r~20_combout  = ( \address[17]~input_o  & ( \Add1~29_sumout  ) ) # ( !\address[17]~input_o  & ( \Add1~29_sumout  & ( (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & !\state_r.MEM_TEST_SM_READ_MEM~q ) ) ) ) # ( \address[17]~input_o  & ( 
// !\Add1~29_sumout  & ( (\state_r.MEM_TEST_SM_READ_MEM~q ) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ) ) ) )

	.dataa(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datab(gnd),
	.datac(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datad(gnd),
	.datae(!\address[17]~input_o ),
	.dataf(!\Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~20 .extended_lut = "off";
defparam \gen_address_r~20 .lut_mask = 64'h00005F5FA0A0FFFF;
defparam \gen_address_r~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y32_N34
dffeas \gen_address_r[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[17]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[17] .is_wysiwyg = "true";
defparam \gen_address_r[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N101
stratixv_io_ibuf \address[18]~input (
	.i(address[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[18]~input_o ));
// synopsys translate_off
defparam \address[18]~input .bus_hold = "false";
defparam \address[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X46_Y32_N24
stratixv_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( \address[18]~input_o  ) + ( count_r[0] ) + ( \Add1~30  ))
// \Add1~34  = CARRY(( \address[18]~input_o  ) + ( count_r[0] ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address[18]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!count_r[0]),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y32_N15
stratixv_lcell_comb \gen_address_r~21 (
// Equation(s):
// \gen_address_r~21_combout  = ( \Add1~33_sumout  & ( \state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ( \address[18]~input_o  ) ) ) # ( !\Add1~33_sumout  & ( \state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ( \address[18]~input_o  ) ) ) # ( \Add1~33_sumout  & ( 
// !\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ( (!\state_r.MEM_TEST_SM_READ_MEM~q ) # (\address[18]~input_o ) ) ) ) # ( !\Add1~33_sumout  & ( !\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ( (\address[18]~input_o  & \state_r.MEM_TEST_SM_READ_MEM~q ) ) ) )

	.dataa(!\address[18]~input_o ),
	.datab(gnd),
	.datac(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datad(gnd),
	.datae(!\Add1~33_sumout ),
	.dataf(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~21 .extended_lut = "off";
defparam \gen_address_r~21 .lut_mask = 64'h0505F5F555555555;
defparam \gen_address_r~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y32_N16
dffeas \gen_address_r[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[18]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[18] .is_wysiwyg = "true";
defparam \gen_address_r[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N129
stratixv_io_ibuf \address[19]~input (
	.i(address[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[19]~input_o ));
// synopsys translate_off
defparam \address[19]~input .bus_hold = "false";
defparam \address[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X46_Y32_N27
stratixv_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( \address[19]~input_o  ) + ( count_r[0] ) + ( \Add1~34  ))
// \Add1~38  = CARRY(( \address[19]~input_o  ) + ( count_r[0] ) + ( \Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address[19]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!count_r[0]),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y32_N12
stratixv_lcell_comb \gen_address_r~22 (
// Equation(s):
// \gen_address_r~22_combout  = (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ((!\state_r.MEM_TEST_SM_READ_MEM~q  & ((\Add1~37_sumout ))) # (\state_r.MEM_TEST_SM_READ_MEM~q  & (\address[19]~input_o )))) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & 
// (((\address[19]~input_o ))))

	.dataa(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datab(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datac(!\address[19]~input_o ),
	.datad(!\Add1~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~22 .extended_lut = "off";
defparam \gen_address_r~22 .lut_mask = 64'h078F078F078F078F;
defparam \gen_address_r~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y32_N13
dffeas \gen_address_r[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[19]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[19] .is_wysiwyg = "true";
defparam \gen_address_r[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N45
stratixv_io_ibuf \address[20]~input (
	.i(address[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[20]~input_o ));
// synopsys translate_off
defparam \address[20]~input .bus_hold = "false";
defparam \address[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X46_Y32_N30
stratixv_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( \address[20]~input_o  ) + ( count_r[0] ) + ( \Add1~38  ))
// \Add1~42  = CARRY(( \address[20]~input_o  ) + ( count_r[0] ) + ( \Add1~38  ))

	.dataa(gnd),
	.datab(!\address[20]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!count_r[0]),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000FF0000003333;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y32_N42
stratixv_lcell_comb \gen_address_r~23 (
// Equation(s):
// \gen_address_r~23_combout  = ( \address[20]~input_o  & ( ((\Add1~41_sumout ) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q )) # (\state_r.MEM_TEST_SM_READ_MEM~q ) ) ) # ( !\address[20]~input_o  & ( (!\state_r.MEM_TEST_SM_READ_MEM~q  & 
// (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & \Add1~41_sumout )) ) )

	.dataa(gnd),
	.datab(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datac(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datad(!\Add1~41_sumout ),
	.datae(gnd),
	.dataf(!\address[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~23 .extended_lut = "off";
defparam \gen_address_r~23 .lut_mask = 64'h00C000C03FFF3FFF;
defparam \gen_address_r~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y32_N43
dffeas \gen_address_r[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[20]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[20] .is_wysiwyg = "true";
defparam \gen_address_r[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N104
stratixv_io_ibuf \address[21]~input (
	.i(address[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[21]~input_o ));
// synopsys translate_off
defparam \address[21]~input .bus_hold = "false";
defparam \address[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X46_Y32_N33
stratixv_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( \address[21]~input_o  ) + ( count_r[0] ) + ( \Add1~42  ))
// \Add1~46  = CARRY(( \address[21]~input_o  ) + ( count_r[0] ) + ( \Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address[21]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!count_r[0]),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y32_N18
stratixv_lcell_comb \gen_address_r~24 (
// Equation(s):
// \gen_address_r~24_combout  = ( \Add1~45_sumout  & ( ((!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & !\state_r.MEM_TEST_SM_READ_MEM~q )) # (\address[21]~input_o ) ) ) # ( !\Add1~45_sumout  & ( (\address[21]~input_o  & ((\state_r.MEM_TEST_SM_READ_MEM~q ) # 
// (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ))) ) )

	.dataa(gnd),
	.datab(!\address[21]~input_o ),
	.datac(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datad(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datae(gnd),
	.dataf(!\Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~24 .extended_lut = "off";
defparam \gen_address_r~24 .lut_mask = 64'h03330333F333F333;
defparam \gen_address_r~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y32_N19
dffeas \gen_address_r[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[21]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[21] .is_wysiwyg = "true";
defparam \gen_address_r[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N73
stratixv_io_ibuf \address[22]~input (
	.i(address[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[22]~input_o ));
// synopsys translate_off
defparam \address[22]~input .bus_hold = "false";
defparam \address[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X46_Y32_N36
stratixv_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( GND ) + ( count_r[0] ) + ( \Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!count_r[0]),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000FF0000000000;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y32_N36
stratixv_lcell_comb \gen_address_r~25 (
// Equation(s):
// \gen_address_r~25_combout  = (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ((!\state_r.MEM_TEST_SM_READ_MEM~q  & ((\Add1~49_sumout ))) # (\state_r.MEM_TEST_SM_READ_MEM~q  & (\address[22]~input_o )))) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & 
// (((\address[22]~input_o ))))

	.dataa(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datab(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datac(!\address[22]~input_o ),
	.datad(!\Add1~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~25 .extended_lut = "off";
defparam \gen_address_r~25 .lut_mask = 64'h078F078F078F078F;
defparam \gen_address_r~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y32_N37
dffeas \gen_address_r[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[22]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[22] .is_wysiwyg = "true";
defparam \gen_address_r[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y31_N0
stratixv_lcell_comb \Add0~50 (
// Equation(s):
// \Add0~50_cout  = CARRY(( VCC ) + ( \address[10]~input_o  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add0~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Add0~50 .extended_lut = "off";
defparam \Add0~50 .lut_mask = 64'h0000FF000000FFFF;
defparam \Add0~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y31_N3
stratixv_lcell_comb \Add0~46 (
// Equation(s):
// \Add0~46_cout  = CARRY(( \address[11]~input_o  ) + ( VCC ) + ( \Add0~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address[11]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add0~46_cout ),
	.shareout());
// synopsys translate_off
defparam \Add0~46 .extended_lut = "off";
defparam \Add0~46 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y31_N6
stratixv_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_cout  = CARRY(( \address[12]~input_o  ) + ( VCC ) + ( \Add0~46_cout  ))

	.dataa(gnd),
	.datab(!\address[12]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add0~42_cout ),
	.shareout());
// synopsys translate_off
defparam \Add0~42 .extended_lut = "off";
defparam \Add0~42 .lut_mask = 64'h0000000000003333;
defparam \Add0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y31_N9
stratixv_lcell_comb \Add0~38 (
// Equation(s):
// \Add0~38_cout  = CARRY(( VCC ) + ( \address[13]~input_o  ) + ( \Add0~42_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address[13]~input_o ),
	.datag(gnd),
	.cin(\Add0~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add0~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Add0~38 .extended_lut = "off";
defparam \Add0~38 .lut_mask = 64'h0000FF000000FFFF;
defparam \Add0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y31_N12
stratixv_lcell_comb \Add0~34 (
// Equation(s):
// \Add0~34_cout  = CARRY(( \address[14]~input_o  ) + ( VCC ) + ( \Add0~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address[14]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add0~34_cout ),
	.shareout());
// synopsys translate_off
defparam \Add0~34 .extended_lut = "off";
defparam \Add0~34 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y31_N15
stratixv_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_cout  = CARRY(( VCC ) + ( \address[15]~input_o  ) + ( \Add0~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address[15]~input_o ),
	.datag(gnd),
	.cin(\Add0~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add0~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Add0~30 .extended_lut = "off";
defparam \Add0~30 .lut_mask = 64'h0000FF000000FFFF;
defparam \Add0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y31_N18
stratixv_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_cout  = CARRY(( VCC ) + ( \address[16]~input_o  ) + ( \Add0~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address[16]~input_o ),
	.datag(gnd),
	.cin(\Add0~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add0~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Add0~26 .extended_lut = "off";
defparam \Add0~26 .lut_mask = 64'h0000FF000000FFFF;
defparam \Add0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y31_N21
stratixv_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_cout  = CARRY(( \address[17]~input_o  ) + ( VCC ) + ( \Add0~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address[17]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add0~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Add0~22 .extended_lut = "off";
defparam \Add0~22 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y31_N24
stratixv_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_cout  = CARRY(( \address[18]~input_o  ) + ( VCC ) + ( \Add0~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address[18]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add0~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Add0~18 .extended_lut = "off";
defparam \Add0~18 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y31_N27
stratixv_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_cout  = CARRY(( VCC ) + ( \address[19]~input_o  ) + ( \Add0~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address[19]~input_o ),
	.datag(gnd),
	.cin(\Add0~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add0~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Add0~14 .extended_lut = "off";
defparam \Add0~14 .lut_mask = 64'h0000FF000000FFFF;
defparam \Add0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y31_N30
stratixv_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_cout  = CARRY(( VCC ) + ( \address[20]~input_o  ) + ( \Add0~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address[20]~input_o ),
	.datag(gnd),
	.cin(\Add0~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add0~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Add0~10 .extended_lut = "off";
defparam \Add0~10 .lut_mask = 64'h0000FF000000FFFF;
defparam \Add0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y31_N33
stratixv_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_cout  = CARRY(( VCC ) + ( \address[21]~input_o  ) + ( \Add0~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address[21]~input_o ),
	.datag(gnd),
	.cin(\Add0~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add0~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Add0~6 .extended_lut = "off";
defparam \Add0~6 .lut_mask = 64'h0000FF000000FFFF;
defparam \Add0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y31_N36
stratixv_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Add0~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N57
stratixv_io_ibuf \address[23]~input (
	.i(address[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[23]~input_o ));
// synopsys translate_off
defparam \address[23]~input .bus_hold = "false";
defparam \address[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X47_Y32_N27
stratixv_lcell_comb \gen_address_r~26 (
// Equation(s):
// \gen_address_r~26_combout  = ( count_r[0] & ( \state_r.MEM_TEST_SM_READ_MEM~q  & ( \address[23]~input_o  ) ) ) # ( !count_r[0] & ( \state_r.MEM_TEST_SM_READ_MEM~q  & ( \address[23]~input_o  ) ) ) # ( count_r[0] & ( !\state_r.MEM_TEST_SM_READ_MEM~q  & ( 
// (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & (\Add0~1_sumout )) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ((\address[23]~input_o ))) ) ) ) # ( !count_r[0] & ( !\state_r.MEM_TEST_SM_READ_MEM~q  & ( (\address[23]~input_o  & 
// \state_r.MEM_TEST_SM_INITIALIZE_MEM~q ) ) ) )

	.dataa(gnd),
	.datab(!\Add0~1_sumout ),
	.datac(!\address[23]~input_o ),
	.datad(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datae(!count_r[0]),
	.dataf(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~26 .extended_lut = "off";
defparam \gen_address_r~26 .lut_mask = 64'h000F330F0F0F0F0F;
defparam \gen_address_r~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y32_N25
dffeas \gen_address_r[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\gen_address_r~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(vcc),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[23]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[23] .is_wysiwyg = "true";
defparam \gen_address_r[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
stratixv_io_ibuf \address[24]~input (
	.i(address[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[24]~input_o ));
// synopsys translate_off
defparam \address[24]~input .bus_hold = "false";
defparam \address[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y32_N3
stratixv_lcell_comb \gen_address_r~27 (
// Equation(s):
// \gen_address_r~27_combout  = ( \Add0~1_sumout  & ( (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ((!\state_r.MEM_TEST_SM_READ_MEM~q  & ((count_r[0]))) # (\state_r.MEM_TEST_SM_READ_MEM~q  & (\address[24]~input_o )))) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  
// & (\address[24]~input_o )) ) ) # ( !\Add0~1_sumout  & ( (\address[24]~input_o  & ((\state_r.MEM_TEST_SM_READ_MEM~q ) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ))) ) )

	.dataa(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datab(!\address[24]~input_o ),
	.datac(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datad(!count_r[0]),
	.datae(gnd),
	.dataf(!\Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~27 .extended_lut = "off";
defparam \gen_address_r~27 .lut_mask = 64'h1313131313B313B3;
defparam \gen_address_r~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y32_N4
dffeas \gen_address_r[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[24]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[24] .is_wysiwyg = "true";
defparam \gen_address_r[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N32
stratixv_io_ibuf \address[25]~input (
	.i(address[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[25]~input_o ));
// synopsys translate_off
defparam \address[25]~input .bus_hold = "false";
defparam \address[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X49_Y32_N3
stratixv_lcell_comb \gen_address_r~28 (
// Equation(s):
// \gen_address_r~28_combout  = ( \state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ( \address[25]~input_o  ) ) # ( !\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ( (!\state_r.MEM_TEST_SM_READ_MEM~q  & (\Add0~1_sumout  & (count_r[0]))) # (\state_r.MEM_TEST_SM_READ_MEM~q  
// & (((\address[25]~input_o )))) ) )

	.dataa(!\Add0~1_sumout ),
	.datab(!count_r[0]),
	.datac(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datad(!\address[25]~input_o ),
	.datae(gnd),
	.dataf(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~28 .extended_lut = "off";
defparam \gen_address_r~28 .lut_mask = 64'h101F101F00FF00FF;
defparam \gen_address_r~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y32_N4
dffeas \gen_address_r[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[25]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[25] .is_wysiwyg = "true";
defparam \gen_address_r[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N57
stratixv_io_ibuf \address[26]~input (
	.i(address[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[26]~input_o ));
// synopsys translate_off
defparam \address[26]~input .bus_hold = "false";
defparam \address[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X51_Y32_N0
stratixv_lcell_comb \gen_address_r~29 (
// Equation(s):
// \gen_address_r~29_combout  = ( \state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ( \address[26]~input_o  ) ) # ( !\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ( (!\state_r.MEM_TEST_SM_READ_MEM~q  & (count_r[0] & (\Add0~1_sumout ))) # (\state_r.MEM_TEST_SM_READ_MEM~q  
// & (((\address[26]~input_o )))) ) )

	.dataa(!count_r[0]),
	.datab(!\Add0~1_sumout ),
	.datac(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datad(!\address[26]~input_o ),
	.datae(gnd),
	.dataf(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~29 .extended_lut = "off";
defparam \gen_address_r~29 .lut_mask = 64'h101F101F00FF00FF;
defparam \gen_address_r~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y32_N1
dffeas \gen_address_r[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[26]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[26] .is_wysiwyg = "true";
defparam \gen_address_r[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N73
stratixv_io_ibuf \address[27]~input (
	.i(address[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[27]~input_o ));
// synopsys translate_off
defparam \address[27]~input .bus_hold = "false";
defparam \address[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X49_Y32_N18
stratixv_lcell_comb \gen_address_r~30 (
// Equation(s):
// \gen_address_r~30_combout  = ( \Add0~1_sumout  & ( (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ((!\state_r.MEM_TEST_SM_READ_MEM~q  & ((count_r[0]))) # (\state_r.MEM_TEST_SM_READ_MEM~q  & (\address[27]~input_o )))) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  
// & (((\address[27]~input_o )))) ) ) # ( !\Add0~1_sumout  & ( (\address[27]~input_o  & ((\state_r.MEM_TEST_SM_READ_MEM~q ) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ))) ) )

	.dataa(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datab(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datac(!\address[27]~input_o ),
	.datad(!count_r[0]),
	.datae(gnd),
	.dataf(!\Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~30 .extended_lut = "off";
defparam \gen_address_r~30 .lut_mask = 64'h07070707078F078F;
defparam \gen_address_r~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y32_N19
dffeas \gen_address_r[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[27]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[27] .is_wysiwyg = "true";
defparam \gen_address_r[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N101
stratixv_io_ibuf \address[28]~input (
	.i(address[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[28]~input_o ));
// synopsys translate_off
defparam \address[28]~input .bus_hold = "false";
defparam \address[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y32_N33
stratixv_lcell_comb \gen_address_r~31 (
// Equation(s):
// \gen_address_r~31_combout  = ( \Add0~1_sumout  & ( (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ((!\state_r.MEM_TEST_SM_READ_MEM~q  & (count_r[0])) # (\state_r.MEM_TEST_SM_READ_MEM~q  & ((\address[28]~input_o ))))) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  
// & (((\address[28]~input_o )))) ) ) # ( !\Add0~1_sumout  & ( (\address[28]~input_o  & ((\state_r.MEM_TEST_SM_READ_MEM~q ) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ))) ) )

	.dataa(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datab(!count_r[0]),
	.datac(!\address[28]~input_o ),
	.datad(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datae(gnd),
	.dataf(!\Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~31 .extended_lut = "off";
defparam \gen_address_r~31 .lut_mask = 64'h050F050F270F270F;
defparam \gen_address_r~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y32_N34
dffeas \gen_address_r[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[28]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[28] .is_wysiwyg = "true";
defparam \gen_address_r[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N129
stratixv_io_ibuf \address[29]~input (
	.i(address[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[29]~input_o ));
// synopsys translate_off
defparam \address[29]~input .bus_hold = "false";
defparam \address[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X51_Y32_N21
stratixv_lcell_comb \gen_address_r~32 (
// Equation(s):
// \gen_address_r~32_combout  = ( \state_r.MEM_TEST_SM_READ_MEM~q  & ( \address[29]~input_o  ) ) # ( !\state_r.MEM_TEST_SM_READ_MEM~q  & ( (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & (count_r[0] & (\Add0~1_sumout ))) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  
// & (((\address[29]~input_o )))) ) )

	.dataa(!count_r[0]),
	.datab(!\Add0~1_sumout ),
	.datac(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datad(!\address[29]~input_o ),
	.datae(gnd),
	.dataf(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~32 .extended_lut = "off";
defparam \gen_address_r~32 .lut_mask = 64'h101F101F00FF00FF;
defparam \gen_address_r~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y32_N22
dffeas \gen_address_r[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[29]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[29] .is_wysiwyg = "true";
defparam \gen_address_r[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N32
stratixv_io_ibuf \address[30]~input (
	.i(address[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[30]~input_o ));
// synopsys translate_off
defparam \address[30]~input .bus_hold = "false";
defparam \address[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y32_N39
stratixv_lcell_comb \gen_address_r~33 (
// Equation(s):
// \gen_address_r~33_combout  = ( \Add0~1_sumout  & ( (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ((!\state_r.MEM_TEST_SM_READ_MEM~q  & (count_r[0])) # (\state_r.MEM_TEST_SM_READ_MEM~q  & ((\address[30]~input_o ))))) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  
// & (((\address[30]~input_o )))) ) ) # ( !\Add0~1_sumout  & ( (\address[30]~input_o  & ((\state_r.MEM_TEST_SM_READ_MEM~q ) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ))) ) )

	.dataa(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datab(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datac(!count_r[0]),
	.datad(!\address[30]~input_o ),
	.datae(gnd),
	.dataf(!\Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~33 .extended_lut = "off";
defparam \gen_address_r~33 .lut_mask = 64'h00770077087F087F;
defparam \gen_address_r~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y32_N40
dffeas \gen_address_r[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[30]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[30] .is_wysiwyg = "true";
defparam \gen_address_r[30] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N129
stratixv_io_ibuf \address[31]~input (
	.i(address[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[31]~input_o ));
// synopsys translate_off
defparam \address[31]~input .bus_hold = "false";
defparam \address[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X51_Y32_N48
stratixv_lcell_comb \gen_address_r~34 (
// Equation(s):
// \gen_address_r~34_combout  = ( \state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ( \address[31]~input_o  ) ) # ( !\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ( (!\state_r.MEM_TEST_SM_READ_MEM~q  & (count_r[0] & (\Add0~1_sumout ))) # (\state_r.MEM_TEST_SM_READ_MEM~q  
// & (((\address[31]~input_o )))) ) )

	.dataa(!count_r[0]),
	.datab(!\Add0~1_sumout ),
	.datac(!\address[31]~input_o ),
	.datad(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datae(gnd),
	.dataf(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~34 .extended_lut = "off";
defparam \gen_address_r~34 .lut_mask = 64'h110F110F0F0F0F0F;
defparam \gen_address_r~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y32_N49
dffeas \gen_address_r[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[31]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[31] .is_wysiwyg = "true";
defparam \gen_address_r[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N101
stratixv_io_ibuf \address[32]~input (
	.i(address[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[32]~input_o ));
// synopsys translate_off
defparam \address[32]~input .bus_hold = "false";
defparam \address[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X51_Y32_N51
stratixv_lcell_comb \gen_address_r~35 (
// Equation(s):
// \gen_address_r~35_combout  = ( \state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ( \address[32]~input_o  ) ) # ( !\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ( (!\state_r.MEM_TEST_SM_READ_MEM~q  & (count_r[0] & (\Add0~1_sumout ))) # (\state_r.MEM_TEST_SM_READ_MEM~q  
// & (((\address[32]~input_o )))) ) )

	.dataa(!count_r[0]),
	.datab(!\Add0~1_sumout ),
	.datac(!\address[32]~input_o ),
	.datad(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datae(gnd),
	.dataf(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~35 .extended_lut = "off";
defparam \gen_address_r~35 .lut_mask = 64'h110F110F0F0F0F0F;
defparam \gen_address_r~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y32_N53
dffeas \gen_address_r[32] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[32]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[32] .is_wysiwyg = "true";
defparam \gen_address_r[32] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N45
stratixv_io_ibuf \address[33]~input (
	.i(address[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[33]~input_o ));
// synopsys translate_off
defparam \address[33]~input .bus_hold = "false";
defparam \address[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X49_Y32_N51
stratixv_lcell_comb \gen_address_r~36 (
// Equation(s):
// \gen_address_r~36_combout  = ( \Add0~1_sumout  & ( (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ((!\state_r.MEM_TEST_SM_READ_MEM~q  & (count_r[0])) # (\state_r.MEM_TEST_SM_READ_MEM~q  & ((\address[33]~input_o ))))) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  
// & (((\address[33]~input_o )))) ) ) # ( !\Add0~1_sumout  & ( (\address[33]~input_o  & ((\state_r.MEM_TEST_SM_READ_MEM~q ) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ))) ) )

	.dataa(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datab(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datac(!count_r[0]),
	.datad(!\address[33]~input_o ),
	.datae(gnd),
	.dataf(!\Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~36 .extended_lut = "off";
defparam \gen_address_r~36 .lut_mask = 64'h00770077087F087F;
defparam \gen_address_r~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y32_N37
dffeas \gen_address_r[33] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\gen_address_r~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(vcc),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[33]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[33] .is_wysiwyg = "true";
defparam \gen_address_r[33] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N29
stratixv_io_ibuf \address[34]~input (
	.i(address[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[34]~input_o ));
// synopsys translate_off
defparam \address[34]~input .bus_hold = "false";
defparam \address[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X51_Y32_N18
stratixv_lcell_comb \gen_address_r~37 (
// Equation(s):
// \gen_address_r~37_combout  = ( \state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ( \address[34]~input_o  ) ) # ( !\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ( (!\state_r.MEM_TEST_SM_READ_MEM~q  & (count_r[0] & (\Add0~1_sumout ))) # (\state_r.MEM_TEST_SM_READ_MEM~q  
// & (((\address[34]~input_o )))) ) )

	.dataa(!count_r[0]),
	.datab(!\Add0~1_sumout ),
	.datac(!\address[34]~input_o ),
	.datad(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datae(gnd),
	.dataf(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~37 .extended_lut = "off";
defparam \gen_address_r~37 .lut_mask = 64'h110F110F0F0F0F0F;
defparam \gen_address_r~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y32_N19
dffeas \gen_address_r[34] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[34]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[34] .is_wysiwyg = "true";
defparam \gen_address_r[34] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N101
stratixv_io_ibuf \address[35]~input (
	.i(address[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[35]~input_o ));
// synopsys translate_off
defparam \address[35]~input .bus_hold = "false";
defparam \address[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X51_Y32_N33
stratixv_lcell_comb \gen_address_r~38 (
// Equation(s):
// \gen_address_r~38_combout  = ( \state_r.MEM_TEST_SM_READ_MEM~q  & ( \address[35]~input_o  ) ) # ( !\state_r.MEM_TEST_SM_READ_MEM~q  & ( (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & (count_r[0] & (\Add0~1_sumout ))) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  
// & (((\address[35]~input_o )))) ) )

	.dataa(!count_r[0]),
	.datab(!\Add0~1_sumout ),
	.datac(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datad(!\address[35]~input_o ),
	.datae(gnd),
	.dataf(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~38 .extended_lut = "off";
defparam \gen_address_r~38 .lut_mask = 64'h101F101F00FF00FF;
defparam \gen_address_r~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y32_N35
dffeas \gen_address_r[35] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[35]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[35] .is_wysiwyg = "true";
defparam \gen_address_r[35] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N129
stratixv_io_ibuf \address[36]~input (
	.i(address[36]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[36]~input_o ));
// synopsys translate_off
defparam \address[36]~input .bus_hold = "false";
defparam \address[36]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X49_Y32_N0
stratixv_lcell_comb \gen_address_r~39 (
// Equation(s):
// \gen_address_r~39_combout  = ( \state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ( \address[36]~input_o  ) ) # ( !\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ( (!\state_r.MEM_TEST_SM_READ_MEM~q  & (\Add0~1_sumout  & (count_r[0]))) # (\state_r.MEM_TEST_SM_READ_MEM~q  
// & (((\address[36]~input_o )))) ) )

	.dataa(!\Add0~1_sumout ),
	.datab(!count_r[0]),
	.datac(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datad(!\address[36]~input_o ),
	.datae(gnd),
	.dataf(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~39 .extended_lut = "off";
defparam \gen_address_r~39 .lut_mask = 64'h101F101F00FF00FF;
defparam \gen_address_r~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y32_N1
dffeas \gen_address_r[36] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[36]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[36] .is_wysiwyg = "true";
defparam \gen_address_r[36] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X179_Y0_N45
stratixv_io_ibuf \address[37]~input (
	.i(address[37]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[37]~input_o ));
// synopsys translate_off
defparam \address[37]~input .bus_hold = "false";
defparam \address[37]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X51_Y32_N3
stratixv_lcell_comb \gen_address_r~40 (
// Equation(s):
// \gen_address_r~40_combout  = ( \address[37]~input_o  & ( (((count_r[0] & \Add0~1_sumout )) # (\state_r.MEM_TEST_SM_READ_MEM~q )) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ) ) ) # ( !\address[37]~input_o  & ( (count_r[0] & (\Add0~1_sumout  & 
// (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & !\state_r.MEM_TEST_SM_READ_MEM~q ))) ) )

	.dataa(!count_r[0]),
	.datab(!\Add0~1_sumout ),
	.datac(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datad(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datae(gnd),
	.dataf(!\address[37]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~40 .extended_lut = "off";
defparam \gen_address_r~40 .lut_mask = 64'h100010001FFF1FFF;
defparam \gen_address_r~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y32_N4
dffeas \gen_address_r[37] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[37]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[37] .is_wysiwyg = "true";
defparam \gen_address_r[37] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N45
stratixv_io_ibuf \address[38]~input (
	.i(address[38]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[38]~input_o ));
// synopsys translate_off
defparam \address[38]~input .bus_hold = "false";
defparam \address[38]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X51_Y32_N27
stratixv_lcell_comb \gen_address_r~41 (
// Equation(s):
// \gen_address_r~41_combout  = ( \address[38]~input_o  & ( (((count_r[0] & \Add0~1_sumout )) # (\state_r.MEM_TEST_SM_READ_MEM~q )) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ) ) ) # ( !\address[38]~input_o  & ( (count_r[0] & 
// (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & (\Add0~1_sumout  & !\state_r.MEM_TEST_SM_READ_MEM~q ))) ) )

	.dataa(!count_r[0]),
	.datab(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datac(!\Add0~1_sumout ),
	.datad(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datae(gnd),
	.dataf(!\address[38]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~41 .extended_lut = "off";
defparam \gen_address_r~41 .lut_mask = 64'h0400040037FF37FF;
defparam \gen_address_r~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y32_N28
dffeas \gen_address_r[38] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[38]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[38] .is_wysiwyg = "true";
defparam \gen_address_r[38] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X42_Y0_N45
stratixv_io_ibuf \address[39]~input (
	.i(address[39]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[39]~input_o ));
// synopsys translate_off
defparam \address[39]~input .bus_hold = "false";
defparam \address[39]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X49_Y32_N27
stratixv_lcell_comb \gen_address_r~42 (
// Equation(s):
// \gen_address_r~42_combout  = ( \Add0~1_sumout  & ( (!\state_r.MEM_TEST_SM_READ_MEM~q  & ((!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & (count_r[0])) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ((\address[39]~input_o ))))) # (\state_r.MEM_TEST_SM_READ_MEM~q  
// & (((\address[39]~input_o )))) ) ) # ( !\Add0~1_sumout  & ( (\address[39]~input_o  & ((\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ) # (\state_r.MEM_TEST_SM_READ_MEM~q ))) ) )

	.dataa(!count_r[0]),
	.datab(!\address[39]~input_o ),
	.datac(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datad(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datae(gnd),
	.dataf(!\Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~42 .extended_lut = "off";
defparam \gen_address_r~42 .lut_mask = 64'h0333033353335333;
defparam \gen_address_r~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y32_N28
dffeas \gen_address_r[39] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\gen_address_r~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(vcc),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[39]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[39] .is_wysiwyg = "true";
defparam \gen_address_r[39] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N129
stratixv_io_ibuf \address[40]~input (
	.i(address[40]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[40]~input_o ));
// synopsys translate_off
defparam \address[40]~input .bus_hold = "false";
defparam \address[40]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y32_N30
stratixv_lcell_comb \gen_address_r~43 (
// Equation(s):
// \gen_address_r~43_combout  = ( \Add0~1_sumout  & ( (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ((!\state_r.MEM_TEST_SM_READ_MEM~q  & (count_r[0])) # (\state_r.MEM_TEST_SM_READ_MEM~q  & ((\address[40]~input_o ))))) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  
// & (((\address[40]~input_o )))) ) ) # ( !\Add0~1_sumout  & ( (\address[40]~input_o  & ((\state_r.MEM_TEST_SM_READ_MEM~q ) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ))) ) )

	.dataa(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datab(!count_r[0]),
	.datac(!\address[40]~input_o ),
	.datad(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datae(gnd),
	.dataf(!\Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~43 .extended_lut = "off";
defparam \gen_address_r~43 .lut_mask = 64'h050F050F270F270F;
defparam \gen_address_r~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y32_N31
dffeas \gen_address_r[40] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[40]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[40] .is_wysiwyg = "true";
defparam \gen_address_r[40] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N73
stratixv_io_ibuf \address[41]~input (
	.i(address[41]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[41]~input_o ));
// synopsys translate_off
defparam \address[41]~input .bus_hold = "false";
defparam \address[41]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X51_Y32_N30
stratixv_lcell_comb \gen_address_r~44 (
// Equation(s):
// \gen_address_r~44_combout  = ( \state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ( \address[41]~input_o  ) ) # ( !\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ( (!\state_r.MEM_TEST_SM_READ_MEM~q  & (count_r[0] & (\Add0~1_sumout ))) # (\state_r.MEM_TEST_SM_READ_MEM~q  
// & (((\address[41]~input_o )))) ) )

	.dataa(!count_r[0]),
	.datab(!\Add0~1_sumout ),
	.datac(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datad(!\address[41]~input_o ),
	.datae(gnd),
	.dataf(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~44 .extended_lut = "off";
defparam \gen_address_r~44 .lut_mask = 64'h101F101F00FF00FF;
defparam \gen_address_r~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y32_N31
dffeas \gen_address_r[41] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[41]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[41] .is_wysiwyg = "true";
defparam \gen_address_r[41] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X42_Y0_N101
stratixv_io_ibuf \address[42]~input (
	.i(address[42]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[42]~input_o ));
// synopsys translate_off
defparam \address[42]~input .bus_hold = "false";
defparam \address[42]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X49_Y32_N48
stratixv_lcell_comb \gen_address_r~45 (
// Equation(s):
// \gen_address_r~45_combout  = (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ((!\state_r.MEM_TEST_SM_READ_MEM~q  & (\address[22]~input_o )) # (\state_r.MEM_TEST_SM_READ_MEM~q  & ((\address[42]~input_o ))))) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & 
// (((\address[42]~input_o ))))

	.dataa(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datab(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datac(!\address[22]~input_o ),
	.datad(!\address[42]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~45 .extended_lut = "off";
defparam \gen_address_r~45 .lut_mask = 64'h087F087F087F087F;
defparam \gen_address_r~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y32_N50
dffeas \gen_address_r[42] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[42]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[42] .is_wysiwyg = "true";
defparam \gen_address_r[42] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N73
stratixv_io_ibuf \address[43]~input (
	.i(address[43]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[43]~input_o ));
// synopsys translate_off
defparam \address[43]~input .bus_hold = "false";
defparam \address[43]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X47_Y32_N57
stratixv_lcell_comb \gen_address_r~46 (
// Equation(s):
// \gen_address_r~46_combout  = ( \state_r.MEM_TEST_SM_READ_MEM~q  & ( \address[43]~input_o  ) ) # ( !\state_r.MEM_TEST_SM_READ_MEM~q  & ( (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ((\address[23]~input_o ))) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & 
// (\address[43]~input_o )) ) )

	.dataa(!\address[43]~input_o ),
	.datab(gnd),
	.datac(!\address[23]~input_o ),
	.datad(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datae(gnd),
	.dataf(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~46 .extended_lut = "off";
defparam \gen_address_r~46 .lut_mask = 64'h0F550F5555555555;
defparam \gen_address_r~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y32_N22
dffeas \gen_address_r[43] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\gen_address_r~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(vcc),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[43]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[43] .is_wysiwyg = "true";
defparam \gen_address_r[43] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N129
stratixv_io_ibuf \address[44]~input (
	.i(address[44]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[44]~input_o ));
// synopsys translate_off
defparam \address[44]~input .bus_hold = "false";
defparam \address[44]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y32_N0
stratixv_lcell_comb \gen_address_r~47 (
// Equation(s):
// \gen_address_r~47_combout  = ( \address[44]~input_o  & ( ((\state_r.MEM_TEST_SM_READ_MEM~q ) # (\address[24]~input_o )) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ) ) ) # ( !\address[44]~input_o  & ( (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & 
// (\address[24]~input_o  & !\state_r.MEM_TEST_SM_READ_MEM~q )) ) )

	.dataa(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datab(!\address[24]~input_o ),
	.datac(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address[44]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~47 .extended_lut = "off";
defparam \gen_address_r~47 .lut_mask = 64'h202020207F7F7F7F;
defparam \gen_address_r~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y32_N1
dffeas \gen_address_r[44] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[44]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[44] .is_wysiwyg = "true";
defparam \gen_address_r[44] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X182_Y0_N45
stratixv_io_ibuf \address[45]~input (
	.i(address[45]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[45]~input_o ));
// synopsys translate_off
defparam \address[45]~input .bus_hold = "false";
defparam \address[45]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X49_Y32_N9
stratixv_lcell_comb \gen_address_r~48 (
// Equation(s):
// \gen_address_r~48_combout  = ( \state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ( \address[45]~input_o  ) ) # ( !\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ( (!\state_r.MEM_TEST_SM_READ_MEM~q  & (\address[25]~input_o )) # (\state_r.MEM_TEST_SM_READ_MEM~q  & 
// ((\address[45]~input_o ))) ) )

	.dataa(!\address[25]~input_o ),
	.datab(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datac(!\address[45]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~48 .extended_lut = "off";
defparam \gen_address_r~48 .lut_mask = 64'h474747470F0F0F0F;
defparam \gen_address_r~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y32_N10
dffeas \gen_address_r[45] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[45]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[45] .is_wysiwyg = "true";
defparam \gen_address_r[45] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X44_Y0_N1
stratixv_io_ibuf \address[46]~input (
	.i(address[46]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[46]~input_o ));
// synopsys translate_off
defparam \address[46]~input .bus_hold = "false";
defparam \address[46]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X51_Y32_N54
stratixv_lcell_comb \gen_address_r~49 (
// Equation(s):
// \gen_address_r~49_combout  = (!\state_r.MEM_TEST_SM_READ_MEM~q  & ((!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ((\address[26]~input_o ))) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & (\address[46]~input_o )))) # (\state_r.MEM_TEST_SM_READ_MEM~q  & 
// (((\address[46]~input_o ))))

	.dataa(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datab(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datac(!\address[46]~input_o ),
	.datad(!\address[26]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~49 .extended_lut = "off";
defparam \gen_address_r~49 .lut_mask = 64'h078F078F078F078F;
defparam \gen_address_r~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y32_N55
dffeas \gen_address_r[46] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[46]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[46] .is_wysiwyg = "true";
defparam \gen_address_r[46] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N29
stratixv_io_ibuf \address[47]~input (
	.i(address[47]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[47]~input_o ));
// synopsys translate_off
defparam \address[47]~input .bus_hold = "false";
defparam \address[47]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X49_Y32_N54
stratixv_lcell_comb \gen_address_r~50 (
// Equation(s):
// \gen_address_r~50_combout  = ( \address[47]~input_o  & ( ((\address[27]~input_o ) # (\state_r.MEM_TEST_SM_READ_MEM~q )) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ) ) ) # ( !\address[47]~input_o  & ( (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & 
// (!\state_r.MEM_TEST_SM_READ_MEM~q  & \address[27]~input_o )) ) )

	.dataa(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datab(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datac(!\address[27]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address[47]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~50 .extended_lut = "off";
defparam \gen_address_r~50 .lut_mask = 64'h080808087F7F7F7F;
defparam \gen_address_r~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y32_N55
dffeas \gen_address_r[47] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[47]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[47] .is_wysiwyg = "true";
defparam \gen_address_r[47] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N45
stratixv_io_ibuf \address[48]~input (
	.i(address[48]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[48]~input_o ));
// synopsys translate_off
defparam \address[48]~input .bus_hold = "false";
defparam \address[48]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y32_N6
stratixv_lcell_comb \gen_address_r~51 (
// Equation(s):
// \gen_address_r~51_combout  = ( \state_r.MEM_TEST_SM_READ_MEM~q  & ( \address[48]~input_o  ) ) # ( !\state_r.MEM_TEST_SM_READ_MEM~q  & ( (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ((\address[28]~input_o ))) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & 
// (\address[48]~input_o )) ) )

	.dataa(gnd),
	.datab(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datac(!\address[48]~input_o ),
	.datad(!\address[28]~input_o ),
	.datae(gnd),
	.dataf(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~51 .extended_lut = "off";
defparam \gen_address_r~51 .lut_mask = 64'h03CF03CF0F0F0F0F;
defparam \gen_address_r~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y32_N8
dffeas \gen_address_r[48] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[48]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[48] .is_wysiwyg = "true";
defparam \gen_address_r[48] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N132
stratixv_io_ibuf \address[49]~input (
	.i(address[49]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[49]~input_o ));
// synopsys translate_off
defparam \address[49]~input .bus_hold = "false";
defparam \address[49]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X51_Y32_N24
stratixv_lcell_comb \gen_address_r~52 (
// Equation(s):
// \gen_address_r~52_combout  = ( \address[49]~input_o  & ( ((\address[29]~input_o ) # (\state_r.MEM_TEST_SM_READ_MEM~q )) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ) ) ) # ( !\address[49]~input_o  & ( (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & 
// (!\state_r.MEM_TEST_SM_READ_MEM~q  & \address[29]~input_o )) ) )

	.dataa(gnd),
	.datab(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datac(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datad(!\address[29]~input_o ),
	.datae(gnd),
	.dataf(!\address[49]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~52 .extended_lut = "off";
defparam \gen_address_r~52 .lut_mask = 64'h00C000C03FFF3FFF;
defparam \gen_address_r~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y32_N25
dffeas \gen_address_r[49] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[49]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[49] .is_wysiwyg = "true";
defparam \gen_address_r[49] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N48
stratixv_io_ibuf \address[50]~input (
	.i(address[50]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[50]~input_o ));
// synopsys translate_off
defparam \address[50]~input .bus_hold = "false";
defparam \address[50]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y32_N24
stratixv_lcell_comb \gen_address_r~53 (
// Equation(s):
// \gen_address_r~53_combout  = ( \address[30]~input_o  & ( ((!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & !\state_r.MEM_TEST_SM_READ_MEM~q )) # (\address[50]~input_o ) ) ) # ( !\address[30]~input_o  & ( (\address[50]~input_o  & 
// ((\state_r.MEM_TEST_SM_READ_MEM~q ) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ))) ) )

	.dataa(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datab(gnd),
	.datac(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datad(!\address[50]~input_o ),
	.datae(gnd),
	.dataf(!\address[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~53 .extended_lut = "off";
defparam \gen_address_r~53 .lut_mask = 64'h005F005FA0FFA0FF;
defparam \gen_address_r~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y32_N26
dffeas \gen_address_r[50] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[50]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[50] .is_wysiwyg = "true";
defparam \gen_address_r[50] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X39_Y129_N129
stratixv_io_ibuf \address[51]~input (
	.i(address[51]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[51]~input_o ));
// synopsys translate_off
defparam \address[51]~input .bus_hold = "false";
defparam \address[51]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X51_Y32_N36
stratixv_lcell_comb \gen_address_r~54 (
// Equation(s):
// \gen_address_r~54_combout  = ( \address[51]~input_o  & ( ((\address[31]~input_o ) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q )) # (\state_r.MEM_TEST_SM_READ_MEM~q ) ) ) # ( !\address[51]~input_o  & ( (!\state_r.MEM_TEST_SM_READ_MEM~q  & 
// (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & \address[31]~input_o )) ) )

	.dataa(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datab(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datac(!\address[31]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address[51]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~54 .extended_lut = "off";
defparam \gen_address_r~54 .lut_mask = 64'h080808087F7F7F7F;
defparam \gen_address_r~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y32_N37
dffeas \gen_address_r[51] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[51]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[51] .is_wysiwyg = "true";
defparam \gen_address_r[51] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N85
stratixv_io_ibuf \address[52]~input (
	.i(address[52]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[52]~input_o ));
// synopsys translate_off
defparam \address[52]~input .bus_hold = "false";
defparam \address[52]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X51_Y32_N39
stratixv_lcell_comb \gen_address_r~55 (
// Equation(s):
// \gen_address_r~55_combout  = (!\state_r.MEM_TEST_SM_READ_MEM~q  & ((!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & (\address[32]~input_o )) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ((\address[52]~input_o ))))) # (\state_r.MEM_TEST_SM_READ_MEM~q  & 
// (((\address[52]~input_o ))))

	.dataa(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datab(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datac(!\address[32]~input_o ),
	.datad(!\address[52]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~55 .extended_lut = "off";
defparam \gen_address_r~55 .lut_mask = 64'h087F087F087F087F;
defparam \gen_address_r~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y32_N40
dffeas \gen_address_r[52] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[52]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[52] .is_wysiwyg = "true";
defparam \gen_address_r[52] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X42_Y0_N129
stratixv_io_ibuf \address[53]~input (
	.i(address[53]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[53]~input_o ));
// synopsys translate_off
defparam \address[53]~input .bus_hold = "false";
defparam \address[53]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X49_Y32_N15
stratixv_lcell_comb \gen_address_r~56 (
// Equation(s):
// \gen_address_r~56_combout  = (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ((!\state_r.MEM_TEST_SM_READ_MEM~q  & (\address[33]~input_o )) # (\state_r.MEM_TEST_SM_READ_MEM~q  & ((\address[53]~input_o ))))) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & 
// (((\address[53]~input_o ))))

	.dataa(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datab(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datac(!\address[33]~input_o ),
	.datad(!\address[53]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~56 .extended_lut = "off";
defparam \gen_address_r~56 .lut_mask = 64'h087F087F087F087F;
defparam \gen_address_r~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y32_N16
dffeas \gen_address_r[53] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[53]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[53] .is_wysiwyg = "true";
defparam \gen_address_r[53] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X44_Y0_N85
stratixv_io_ibuf \address[54]~input (
	.i(address[54]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[54]~input_o ));
// synopsys translate_off
defparam \address[54]~input .bus_hold = "false";
defparam \address[54]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X51_Y32_N6
stratixv_lcell_comb \gen_address_r~57 (
// Equation(s):
// \gen_address_r~57_combout  = ( \address[54]~input_o  & ( ((\address[34]~input_o ) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q )) # (\state_r.MEM_TEST_SM_READ_MEM~q ) ) ) # ( !\address[54]~input_o  & ( (!\state_r.MEM_TEST_SM_READ_MEM~q  & 
// (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & \address[34]~input_o )) ) )

	.dataa(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datab(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datac(!\address[34]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address[54]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~57 .extended_lut = "off";
defparam \gen_address_r~57 .lut_mask = 64'h080808087F7F7F7F;
defparam \gen_address_r~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y32_N7
dffeas \gen_address_r[54] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[54]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[54] .is_wysiwyg = "true";
defparam \gen_address_r[54] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N73
stratixv_io_ibuf \address[55]~input (
	.i(address[55]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[55]~input_o ));
// synopsys translate_off
defparam \address[55]~input .bus_hold = "false";
defparam \address[55]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X51_Y32_N9
stratixv_lcell_comb \gen_address_r~58 (
// Equation(s):
// \gen_address_r~58_combout  = (!\state_r.MEM_TEST_SM_READ_MEM~q  & ((!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ((\address[35]~input_o ))) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & (\address[55]~input_o )))) # (\state_r.MEM_TEST_SM_READ_MEM~q  & 
// (((\address[55]~input_o ))))

	.dataa(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datab(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datac(!\address[55]~input_o ),
	.datad(!\address[35]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~58 .extended_lut = "off";
defparam \gen_address_r~58 .lut_mask = 64'h078F078F078F078F;
defparam \gen_address_r~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y32_N10
dffeas \gen_address_r[55] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[55]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[55] .is_wysiwyg = "true";
defparam \gen_address_r[55] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y129_N1
stratixv_io_ibuf \address[56]~input (
	.i(address[56]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[56]~input_o ));
// synopsys translate_off
defparam \address[56]~input .bus_hold = "false";
defparam \address[56]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X49_Y32_N45
stratixv_lcell_comb \gen_address_r~59 (
// Equation(s):
// \gen_address_r~59_combout  = ( \state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ( \address[56]~input_o  ) ) # ( !\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & ( (!\state_r.MEM_TEST_SM_READ_MEM~q  & ((\address[36]~input_o ))) # (\state_r.MEM_TEST_SM_READ_MEM~q  & 
// (\address[56]~input_o )) ) )

	.dataa(gnd),
	.datab(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datac(!\address[56]~input_o ),
	.datad(!\address[36]~input_o ),
	.datae(gnd),
	.dataf(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~59 .extended_lut = "off";
defparam \gen_address_r~59 .lut_mask = 64'h03CF03CF0F0F0F0F;
defparam \gen_address_r~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y32_N47
dffeas \gen_address_r[56] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[56]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[56] .is_wysiwyg = "true";
defparam \gen_address_r[56] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N1
stratixv_io_ibuf \address[57]~input (
	.i(address[57]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[57]~input_o ));
// synopsys translate_off
defparam \address[57]~input .bus_hold = "false";
defparam \address[57]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X51_Y32_N57
stratixv_lcell_comb \gen_address_r~60 (
// Equation(s):
// \gen_address_r~60_combout  = ( \address[37]~input_o  & ( ((!\state_r.MEM_TEST_SM_READ_MEM~q  & !\state_r.MEM_TEST_SM_INITIALIZE_MEM~q )) # (\address[57]~input_o ) ) ) # ( !\address[37]~input_o  & ( (\address[57]~input_o  & 
// ((\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ) # (\state_r.MEM_TEST_SM_READ_MEM~q ))) ) )

	.dataa(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datab(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datac(gnd),
	.datad(!\address[57]~input_o ),
	.datae(gnd),
	.dataf(!\address[37]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~60 .extended_lut = "off";
defparam \gen_address_r~60 .lut_mask = 64'h0077007788FF88FF;
defparam \gen_address_r~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y32_N58
dffeas \gen_address_r[57] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[57]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[57] .is_wysiwyg = "true";
defparam \gen_address_r[57] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N57
stratixv_io_ibuf \address[58]~input (
	.i(address[58]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[58]~input_o ));
// synopsys translate_off
defparam \address[58]~input .bus_hold = "false";
defparam \address[58]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X51_Y32_N15
stratixv_lcell_comb \gen_address_r~61 (
// Equation(s):
// \gen_address_r~61_combout  = ( \address[58]~input_o  & ( ((\address[38]~input_o ) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q )) # (\state_r.MEM_TEST_SM_READ_MEM~q ) ) ) # ( !\address[58]~input_o  & ( (!\state_r.MEM_TEST_SM_READ_MEM~q  & 
// (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & \address[38]~input_o )) ) )

	.dataa(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datab(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datac(!\address[38]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address[58]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~61 .extended_lut = "off";
defparam \gen_address_r~61 .lut_mask = 64'h080808087F7F7F7F;
defparam \gen_address_r~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y32_N16
dffeas \gen_address_r[58] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[58]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[58] .is_wysiwyg = "true";
defparam \gen_address_r[58] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N45
stratixv_io_ibuf \address[59]~input (
	.i(address[59]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[59]~input_o ));
// synopsys translate_off
defparam \address[59]~input .bus_hold = "false";
defparam \address[59]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X49_Y32_N21
stratixv_lcell_comb \gen_address_r~62 (
// Equation(s):
// \gen_address_r~62_combout  = ( \address[59]~input_o  & ( ((\address[39]~input_o ) # (\state_r.MEM_TEST_SM_READ_MEM~q )) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ) ) ) # ( !\address[59]~input_o  & ( (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & 
// (!\state_r.MEM_TEST_SM_READ_MEM~q  & \address[39]~input_o )) ) )

	.dataa(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datab(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datac(!\address[39]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address[59]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~62 .extended_lut = "off";
defparam \gen_address_r~62 .lut_mask = 64'h080808087F7F7F7F;
defparam \gen_address_r~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y32_N56
dffeas \gen_address_r[59] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\gen_address_r~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(vcc),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[59]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[59] .is_wysiwyg = "true";
defparam \gen_address_r[59] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N45
stratixv_io_ibuf \address[60]~input (
	.i(address[60]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[60]~input_o ));
// synopsys translate_off
defparam \address[60]~input .bus_hold = "false";
defparam \address[60]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y32_N48
stratixv_lcell_comb \gen_address_r~63 (
// Equation(s):
// \gen_address_r~63_combout  = ( \state_r.MEM_TEST_SM_READ_MEM~q  & ( \address[60]~input_o  ) ) # ( !\state_r.MEM_TEST_SM_READ_MEM~q  & ( (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & (\address[40]~input_o )) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & 
// ((\address[60]~input_o ))) ) )

	.dataa(gnd),
	.datab(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datac(!\address[40]~input_o ),
	.datad(!\address[60]~input_o ),
	.datae(gnd),
	.dataf(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~63 .extended_lut = "off";
defparam \gen_address_r~63 .lut_mask = 64'h0C3F0C3F00FF00FF;
defparam \gen_address_r~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y32_N49
dffeas \gen_address_r[60] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[60]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[60] .is_wysiwyg = "true";
defparam \gen_address_r[60] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N60
stratixv_io_ibuf \address[61]~input (
	.i(address[61]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[61]~input_o ));
// synopsys translate_off
defparam \address[61]~input .bus_hold = "false";
defparam \address[61]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X51_Y32_N42
stratixv_lcell_comb \gen_address_r~64 (
// Equation(s):
// \gen_address_r~64_combout  = ( \address[61]~input_o  & ( ((\address[41]~input_o ) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q )) # (\state_r.MEM_TEST_SM_READ_MEM~q ) ) ) # ( !\address[61]~input_o  & ( (!\state_r.MEM_TEST_SM_READ_MEM~q  & 
// (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & \address[41]~input_o )) ) )

	.dataa(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datab(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datac(gnd),
	.datad(!\address[41]~input_o ),
	.datae(gnd),
	.dataf(!\address[61]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~64 .extended_lut = "off";
defparam \gen_address_r~64 .lut_mask = 64'h0088008877FF77FF;
defparam \gen_address_r~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y32_N43
dffeas \gen_address_r[61] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[61]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[61] .is_wysiwyg = "true";
defparam \gen_address_r[61] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y129_N129
stratixv_io_ibuf \address[62]~input (
	.i(address[62]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[62]~input_o ));
// synopsys translate_off
defparam \address[62]~input .bus_hold = "false";
defparam \address[62]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X49_Y32_N57
stratixv_lcell_comb \gen_address_r~65 (
// Equation(s):
// \gen_address_r~65_combout  = ( \address[62]~input_o  & ( ((\address[42]~input_o ) # (\state_r.MEM_TEST_SM_READ_MEM~q )) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ) ) ) # ( !\address[62]~input_o  & ( (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & 
// (!\state_r.MEM_TEST_SM_READ_MEM~q  & \address[42]~input_o )) ) )

	.dataa(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datab(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datac(gnd),
	.datad(!\address[42]~input_o ),
	.datae(gnd),
	.dataf(!\address[62]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~65 .extended_lut = "off";
defparam \gen_address_r~65 .lut_mask = 64'h0088008877FF77FF;
defparam \gen_address_r~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y32_N58
dffeas \gen_address_r[62] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_address_r~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(gnd),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[62]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[62] .is_wysiwyg = "true";
defparam \gen_address_r[62] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N101
stratixv_io_ibuf \address[63]~input (
	.i(address[63]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[63]~input_o ));
// synopsys translate_off
defparam \address[63]~input .bus_hold = "false";
defparam \address[63]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X47_Y32_N48
stratixv_lcell_comb \gen_address_r~66 (
// Equation(s):
// \gen_address_r~66_combout  = ( \state_r.MEM_TEST_SM_READ_MEM~q  & ( \address[63]~input_o  ) ) # ( !\state_r.MEM_TEST_SM_READ_MEM~q  & ( (!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & (\address[43]~input_o )) # (\state_r.MEM_TEST_SM_INITIALIZE_MEM~q  & 
// ((\address[63]~input_o ))) ) )

	.dataa(!\address[43]~input_o ),
	.datab(!\address[63]~input_o ),
	.datac(!\state_r.MEM_TEST_SM_INITIALIZE_MEM~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_address_r~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_address_r~66 .extended_lut = "off";
defparam \gen_address_r~66 .lut_mask = 64'h5353535333333333;
defparam \gen_address_r~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y32_N53
dffeas \gen_address_r[63] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\gen_address_r~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~1_combout ),
	.sload(vcc),
	.ena(\gen_address_r[17]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(gen_address_r[63]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_address_r[63] .is_wysiwyg = "true";
defparam \gen_address_r[63] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X179_Y129_N101
stratixv_io_ibuf \pattern[0]~input (
	.i(pattern[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[0]~input_o ));
// synopsys translate_off
defparam \pattern[0]~input .bus_hold = "false";
defparam \pattern[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X210_Y122_N48
stratixv_io_ibuf \pattern[1]~input (
	.i(pattern[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[1]~input_o ));
// synopsys translate_off
defparam \pattern[1]~input .bus_hold = "false";
defparam \pattern[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X181_Y129_N57
stratixv_io_ibuf \pattern[2]~input (
	.i(pattern[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[2]~input_o ));
// synopsys translate_off
defparam \pattern[2]~input .bus_hold = "false";
defparam \pattern[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X177_Y129_N101
stratixv_io_ibuf \pattern[3]~input (
	.i(pattern[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[3]~input_o ));
// synopsys translate_off
defparam \pattern[3]~input .bus_hold = "false";
defparam \pattern[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X176_Y129_N57
stratixv_io_ibuf \pattern[4]~input (
	.i(pattern[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[4]~input_o ));
// synopsys translate_off
defparam \pattern[4]~input .bus_hold = "false";
defparam \pattern[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y121_N88
stratixv_io_ibuf \pattern[5]~input (
	.i(pattern[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[5]~input_o ));
// synopsys translate_off
defparam \pattern[5]~input .bus_hold = "false";
defparam \pattern[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X176_Y0_N57
stratixv_io_ibuf \pattern[6]~input (
	.i(pattern[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[6]~input_o ));
// synopsys translate_off
defparam \pattern[6]~input .bus_hold = "false";
defparam \pattern[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X169_Y129_N1
stratixv_io_ibuf \pattern[7]~input (
	.i(pattern[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[7]~input_o ));
// synopsys translate_off
defparam \pattern[7]~input .bus_hold = "false";
defparam \pattern[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X176_Y129_N29
stratixv_io_ibuf \pattern[8]~input (
	.i(pattern[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[8]~input_o ));
// synopsys translate_off
defparam \pattern[8]~input .bus_hold = "false";
defparam \pattern[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y126_N110
stratixv_io_ibuf \pattern[9]~input (
	.i(pattern[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[9]~input_o ));
// synopsys translate_off
defparam \pattern[9]~input .bus_hold = "false";
defparam \pattern[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X179_Y129_N45
stratixv_io_ibuf \pattern[10]~input (
	.i(pattern[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[10]~input_o ));
// synopsys translate_off
defparam \pattern[10]~input .bus_hold = "false";
defparam \pattern[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X174_Y129_N129
stratixv_io_ibuf \pattern[11]~input (
	.i(pattern[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[11]~input_o ));
// synopsys translate_off
defparam \pattern[11]~input .bus_hold = "false";
defparam \pattern[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y129_N73
stratixv_io_ibuf \pattern[12]~input (
	.i(pattern[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[12]~input_o ));
// synopsys translate_off
defparam \pattern[12]~input .bus_hold = "false";
defparam \pattern[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X184_Y129_N101
stratixv_io_ibuf \pattern[13]~input (
	.i(pattern[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[13]~input_o ));
// synopsys translate_off
defparam \pattern[13]~input .bus_hold = "false";
defparam \pattern[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X181_Y129_N29
stratixv_io_ibuf \pattern[14]~input (
	.i(pattern[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[14]~input_o ));
// synopsys translate_off
defparam \pattern[14]~input .bus_hold = "false";
defparam \pattern[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X174_Y0_N101
stratixv_io_ibuf \pattern[15]~input (
	.i(pattern[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[15]~input_o ));
// synopsys translate_off
defparam \pattern[15]~input .bus_hold = "false";
defparam \pattern[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y129_N129
stratixv_io_ibuf \pattern[16]~input (
	.i(pattern[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[16]~input_o ));
// synopsys translate_off
defparam \pattern[16]~input .bus_hold = "false";
defparam \pattern[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X177_Y129_N129
stratixv_io_ibuf \pattern[17]~input (
	.i(pattern[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[17]~input_o ));
// synopsys translate_off
defparam \pattern[17]~input .bus_hold = "false";
defparam \pattern[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X210_Y9_N104
stratixv_io_ibuf \pattern[18]~input (
	.i(pattern[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[18]~input_o ));
// synopsys translate_off
defparam \pattern[18]~input .bus_hold = "false";
defparam \pattern[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X187_Y129_N45
stratixv_io_ibuf \pattern[19]~input (
	.i(pattern[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[19]~input_o ));
// synopsys translate_off
defparam \pattern[19]~input .bus_hold = "false";
defparam \pattern[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y129_N73
stratixv_io_ibuf \pattern[20]~input (
	.i(pattern[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[20]~input_o ));
// synopsys translate_off
defparam \pattern[20]~input .bus_hold = "false";
defparam \pattern[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y122_N48
stratixv_io_ibuf \pattern[21]~input (
	.i(pattern[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[21]~input_o ));
// synopsys translate_off
defparam \pattern[21]~input .bus_hold = "false";
defparam \pattern[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y129_N129
stratixv_io_ibuf \pattern[22]~input (
	.i(pattern[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[22]~input_o ));
// synopsys translate_off
defparam \pattern[22]~input .bus_hold = "false";
defparam \pattern[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N132
stratixv_io_ibuf \pattern[23]~input (
	.i(pattern[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[23]~input_o ));
// synopsys translate_off
defparam \pattern[23]~input .bus_hold = "false";
defparam \pattern[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X174_Y129_N101
stratixv_io_ibuf \pattern[24]~input (
	.i(pattern[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[24]~input_o ));
// synopsys translate_off
defparam \pattern[24]~input .bus_hold = "false";
defparam \pattern[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X166_Y129_N45
stratixv_io_ibuf \pattern[25]~input (
	.i(pattern[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[25]~input_o ));
// synopsys translate_off
defparam \pattern[25]~input .bus_hold = "false";
defparam \pattern[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X170_Y129_N45
stratixv_io_ibuf \pattern[26]~input (
	.i(pattern[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[26]~input_o ));
// synopsys translate_off
defparam \pattern[26]~input .bus_hold = "false";
defparam \pattern[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X169_Y0_N1
stratixv_io_ibuf \pattern[27]~input (
	.i(pattern[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[27]~input_o ));
// synopsys translate_off
defparam \pattern[27]~input .bus_hold = "false";
defparam \pattern[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X169_Y129_N57
stratixv_io_ibuf \pattern[28]~input (
	.i(pattern[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[28]~input_o ));
// synopsys translate_off
defparam \pattern[28]~input .bus_hold = "false";
defparam \pattern[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X210_Y5_N32
stratixv_io_ibuf \pattern[29]~input (
	.i(pattern[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[29]~input_o ));
// synopsys translate_off
defparam \pattern[29]~input .bus_hold = "false";
defparam \pattern[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X210_Y126_N54
stratixv_io_ibuf \pattern[30]~input (
	.i(pattern[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[30]~input_o ));
// synopsys translate_off
defparam \pattern[30]~input .bus_hold = "false";
defparam \pattern[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X210_Y126_N82
stratixv_io_ibuf \pattern[31]~input (
	.i(pattern[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[31]~input_o ));
// synopsys translate_off
defparam \pattern[31]~input .bus_hold = "false";
defparam \pattern[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X201_Y129_N85
stratixv_io_ibuf \pattern[32]~input (
	.i(pattern[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[32]~input_o ));
// synopsys translate_off
defparam \pattern[32]~input .bus_hold = "false";
defparam \pattern[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N45
stratixv_io_ibuf \pattern[33]~input (
	.i(pattern[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[33]~input_o ));
// synopsys translate_off
defparam \pattern[33]~input .bus_hold = "false";
defparam \pattern[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X210_Y4_N76
stratixv_io_ibuf \pattern[34]~input (
	.i(pattern[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[34]~input_o ));
// synopsys translate_off
defparam \pattern[34]~input .bus_hold = "false";
defparam \pattern[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X197_Y0_N73
stratixv_io_ibuf \pattern[35]~input (
	.i(pattern[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[35]~input_o ));
// synopsys translate_off
defparam \pattern[35]~input .bus_hold = "false";
defparam \pattern[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X210_Y128_N76
stratixv_io_ibuf \pattern[36]~input (
	.i(pattern[36]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[36]~input_o ));
// synopsys translate_off
defparam \pattern[36]~input .bus_hold = "false";
defparam \pattern[36]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X206_Y0_N57
stratixv_io_ibuf \pattern[37]~input (
	.i(pattern[37]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[37]~input_o ));
// synopsys translate_off
defparam \pattern[37]~input .bus_hold = "false";
defparam \pattern[37]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X210_Y120_N76
stratixv_io_ibuf \pattern[38]~input (
	.i(pattern[38]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[38]~input_o ));
// synopsys translate_off
defparam \pattern[38]~input .bus_hold = "false";
defparam \pattern[38]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X204_Y0_N129
stratixv_io_ibuf \pattern[39]~input (
	.i(pattern[39]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[39]~input_o ));
// synopsys translate_off
defparam \pattern[39]~input .bus_hold = "false";
defparam \pattern[39]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X201_Y0_N57
stratixv_io_ibuf \pattern[40]~input (
	.i(pattern[40]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[40]~input_o ));
// synopsys translate_off
defparam \pattern[40]~input .bus_hold = "false";
defparam \pattern[40]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X177_Y0_N45
stratixv_io_ibuf \pattern[41]~input (
	.i(pattern[41]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[41]~input_o ));
// synopsys translate_off
defparam \pattern[41]~input .bus_hold = "false";
defparam \pattern[41]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X192_Y0_N101
stratixv_io_ibuf \pattern[42]~input (
	.i(pattern[42]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[42]~input_o ));
// synopsys translate_off
defparam \pattern[42]~input .bus_hold = "false";
defparam \pattern[42]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X210_Y124_N60
stratixv_io_ibuf \pattern[43]~input (
	.i(pattern[43]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[43]~input_o ));
// synopsys translate_off
defparam \pattern[43]~input .bus_hold = "false";
defparam \pattern[43]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y127_N34
stratixv_io_ibuf \pattern[44]~input (
	.i(pattern[44]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[44]~input_o ));
// synopsys translate_off
defparam \pattern[44]~input .bus_hold = "false";
defparam \pattern[44]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X210_Y125_N132
stratixv_io_ibuf \pattern[45]~input (
	.i(pattern[45]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[45]~input_o ));
// synopsys translate_off
defparam \pattern[45]~input .bus_hold = "false";
defparam \pattern[45]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X194_Y0_N129
stratixv_io_ibuf \pattern[46]~input (
	.i(pattern[46]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[46]~input_o ));
// synopsys translate_off
defparam \pattern[46]~input .bus_hold = "false";
defparam \pattern[46]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X210_Y2_N62
stratixv_io_ibuf \pattern[47]~input (
	.i(pattern[47]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[47]~input_o ));
// synopsys translate_off
defparam \pattern[47]~input .bus_hold = "false";
defparam \pattern[47]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X210_Y6_N132
stratixv_io_ibuf \pattern[48]~input (
	.i(pattern[48]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[48]~input_o ));
// synopsys translate_off
defparam \pattern[48]~input .bus_hold = "false";
defparam \pattern[48]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X196_Y129_N85
stratixv_io_ibuf \pattern[49]~input (
	.i(pattern[49]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[49]~input_o ));
// synopsys translate_off
defparam \pattern[49]~input .bus_hold = "false";
defparam \pattern[49]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
stratixv_io_ibuf \pattern[50]~input (
	.i(pattern[50]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[50]~input_o ));
// synopsys translate_off
defparam \pattern[50]~input .bus_hold = "false";
defparam \pattern[50]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X182_Y129_N101
stratixv_io_ibuf \pattern[51]~input (
	.i(pattern[51]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[51]~input_o ));
// synopsys translate_off
defparam \pattern[51]~input .bus_hold = "false";
defparam \pattern[51]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X204_Y129_N101
stratixv_io_ibuf \pattern[52]~input (
	.i(pattern[52]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[52]~input_o ));
// synopsys translate_off
defparam \pattern[52]~input .bus_hold = "false";
defparam \pattern[52]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X202_Y129_N73
stratixv_io_ibuf \pattern[53]~input (
	.i(pattern[53]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[53]~input_o ));
// synopsys translate_off
defparam \pattern[53]~input .bus_hold = "false";
defparam \pattern[53]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X210_Y123_N104
stratixv_io_ibuf \pattern[54]~input (
	.i(pattern[54]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[54]~input_o ));
// synopsys translate_off
defparam \pattern[54]~input .bus_hold = "false";
defparam \pattern[54]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X207_Y0_N101
stratixv_io_ibuf \pattern[55]~input (
	.i(pattern[55]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[55]~input_o ));
// synopsys translate_off
defparam \pattern[55]~input .bus_hold = "false";
defparam \pattern[55]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y2_N90
stratixv_io_ibuf \pattern[56]~input (
	.i(pattern[56]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[56]~input_o ));
// synopsys translate_off
defparam \pattern[56]~input .bus_hold = "false";
defparam \pattern[56]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X186_Y0_N85
stratixv_io_ibuf \pattern[57]~input (
	.i(pattern[57]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[57]~input_o ));
// synopsys translate_off
defparam \pattern[57]~input .bus_hold = "false";
defparam \pattern[57]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X210_Y125_N48
stratixv_io_ibuf \pattern[58]~input (
	.i(pattern[58]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[58]~input_o ));
// synopsys translate_off
defparam \pattern[58]~input .bus_hold = "false";
defparam \pattern[58]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y3_N82
stratixv_io_ibuf \pattern[59]~input (
	.i(pattern[59]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[59]~input_o ));
// synopsys translate_off
defparam \pattern[59]~input .bus_hold = "false";
defparam \pattern[59]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X182_Y0_N129
stratixv_io_ibuf \pattern[60]~input (
	.i(pattern[60]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[60]~input_o ));
// synopsys translate_off
defparam \pattern[60]~input .bus_hold = "false";
defparam \pattern[60]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N45
stratixv_io_ibuf \pattern[61]~input (
	.i(pattern[61]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[61]~input_o ));
// synopsys translate_off
defparam \pattern[61]~input .bus_hold = "false";
defparam \pattern[61]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X197_Y129_N129
stratixv_io_ibuf \pattern[62]~input (
	.i(pattern[62]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[62]~input_o ));
// synopsys translate_off
defparam \pattern[62]~input .bus_hold = "false";
defparam \pattern[62]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y1_N76
stratixv_io_ibuf \pattern[63]~input (
	.i(pattern[63]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern[63]~input_o ));
// synopsys translate_off
defparam \pattern[63]~input .bus_hold = "false";
defparam \pattern[63]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X54_Y32_N36
stratixv_lcell_comb WideOr5(
// Equation(s):
// \WideOr5~combout  = ( \state_r.0000~q  & ( (\state_r.MEM_TEST_SM_HAMMER_MEM~q ) # (\state_r.MEM_TEST_SM_TALLY_MEM~q ) ) ) # ( !\state_r.0000~q  )

	.dataa(gnd),
	.datab(!\state_r.MEM_TEST_SM_TALLY_MEM~q ),
	.datac(gnd),
	.datad(!\state_r.MEM_TEST_SM_HAMMER_MEM~q ),
	.datae(gnd),
	.dataf(!\state_r.0000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideOr5.extended_lut = "off";
defparam WideOr5.lut_mask = 64'hFFFFFFFF33FF33FF;
defparam WideOr5.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X54_Y32_N51
stratixv_lcell_comb \state~0 (
// Equation(s):
// \state~0_combout  = ( \state_r.MEM_TEST_SM_HAMMER_MEM~q  ) # ( !\state_r.MEM_TEST_SM_HAMMER_MEM~q  & ( \state_r.MEM_TEST_SM_READ_MEM~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datad(gnd),
	.datae(!\state_r.MEM_TEST_SM_HAMMER_MEM~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~0 .extended_lut = "off";
defparam \state~0 .lut_mask = 64'h0F0FFFFF0F0FFFFF;
defparam \state~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X54_Y57_N39
stratixv_lcell_comb \state_r~19 (
// Equation(s):
// \state_r~19_combout  = ( \state_r.MEM_TEST_SM_FINISH~q  & ( \LessThan0~2_combout  & ( !\reset~input_o  ) ) ) # ( !\state_r.MEM_TEST_SM_FINISH~q  & ( \LessThan0~2_combout  & ( (word_q_r[0] & (!\reset~input_o  & (word_q_r[1] & 
// \state_r.MEM_TEST_SM_TALLY_MEM~q ))) ) ) ) # ( \state_r.MEM_TEST_SM_FINISH~q  & ( !\LessThan0~2_combout  & ( !\reset~input_o  ) ) )

	.dataa(!word_q_r[0]),
	.datab(!\reset~input_o ),
	.datac(!word_q_r[1]),
	.datad(!\state_r.MEM_TEST_SM_TALLY_MEM~q ),
	.datae(!\state_r.MEM_TEST_SM_FINISH~q ),
	.dataf(!\LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_r~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_r~19 .extended_lut = "off";
defparam \state_r~19 .lut_mask = 64'h0000CCCC0004CCCC;
defparam \state_r~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y57_N41
dffeas \state_r.MEM_TEST_SM_FINISH (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state_r~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_r.MEM_TEST_SM_FINISH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_r.MEM_TEST_SM_FINISH .is_wysiwyg = "true";
defparam \state_r.MEM_TEST_SM_FINISH .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X55_Y61_N57
stratixv_lcell_comb \state~1 (
// Equation(s):
// \state~1_combout  = ( \state_r.MEM_TEST_SM_FINISH~q  ) # ( !\state_r.MEM_TEST_SM_FINISH~q  & ( \state_r.MEM_TEST_SM_TALLY_MEM~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\state_r.MEM_TEST_SM_TALLY_MEM~q ),
	.datae(gnd),
	.dataf(!\state_r.MEM_TEST_SM_FINISH~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~1 .extended_lut = "off";
defparam \state~1 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \state~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y64_N30
stratixv_lcell_comb \Add4~1 (
// Equation(s):
// \Add4~1_sumout  = SUM(( bit_flip_count_r[0] ) + ( VCC ) + ( !VCC ))
// \Add4~2  = CARRY(( bit_flip_count_r[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~1_sumout ),
	.cout(\Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \Add4~1 .extended_lut = "off";
defparam \Add4~1 .lut_mask = 64'h00000000000000FF;
defparam \Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X31_Y129_N129
stratixv_io_ibuf \pattern_rb[11]~input (
	.i(pattern_rb[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[11]~input_o ));
// synopsys translate_off
defparam \pattern_rb[11]~input .bus_hold = "false";
defparam \pattern_rb[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y129_N73
stratixv_io_ibuf \pattern_rb[15]~input (
	.i(pattern_rb[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[15]~input_o ));
// synopsys translate_off
defparam \pattern_rb[15]~input .bus_hold = "false";
defparam \pattern_rb[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y129_N85
stratixv_io_ibuf \pattern_rb[3]~input (
	.i(pattern_rb[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[3]~input_o ));
// synopsys translate_off
defparam \pattern_rb[3]~input .bus_hold = "false";
defparam \pattern_rb[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y129_N57
stratixv_io_ibuf \pattern_rb[7]~input (
	.i(pattern_rb[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[7]~input_o ));
// synopsys translate_off
defparam \pattern_rb[7]~input .bus_hold = "false";
defparam \pattern_rb[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X54_Y61_N30
stratixv_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = ( \pattern_rb[7]~input_o  & ( word_q_r[1] & ( (!word_q_r[0] & (\pattern_rb[11]~input_o )) # (word_q_r[0] & ((\pattern_rb[15]~input_o ))) ) ) ) # ( !\pattern_rb[7]~input_o  & ( word_q_r[1] & ( (!word_q_r[0] & (\pattern_rb[11]~input_o )) 
// # (word_q_r[0] & ((\pattern_rb[15]~input_o ))) ) ) ) # ( \pattern_rb[7]~input_o  & ( !word_q_r[1] & ( (\pattern_rb[3]~input_o ) # (word_q_r[0]) ) ) ) # ( !\pattern_rb[7]~input_o  & ( !word_q_r[1] & ( (!word_q_r[0] & \pattern_rb[3]~input_o ) ) ) )

	.dataa(!\pattern_rb[11]~input_o ),
	.datab(!\pattern_rb[15]~input_o ),
	.datac(!word_q_r[0]),
	.datad(!\pattern_rb[3]~input_o ),
	.datae(!\pattern_rb[7]~input_o ),
	.dataf(!word_q_r[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~0 .extended_lut = "off";
defparam \Mux7~0 .lut_mask = 64'h00F00FFF53535353;
defparam \Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X54_Y61_N24
stratixv_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = ( \pattern[3]~input_o  & ( word_q_r[1] & ( (!word_q_r[0] & (\pattern[11]~input_o )) # (word_q_r[0] & ((\pattern[15]~input_o ))) ) ) ) # ( !\pattern[3]~input_o  & ( word_q_r[1] & ( (!word_q_r[0] & (\pattern[11]~input_o )) # (word_q_r[0] 
// & ((\pattern[15]~input_o ))) ) ) ) # ( \pattern[3]~input_o  & ( !word_q_r[1] & ( (!word_q_r[0]) # (\pattern[7]~input_o ) ) ) ) # ( !\pattern[3]~input_o  & ( !word_q_r[1] & ( (word_q_r[0] & \pattern[7]~input_o ) ) ) )

	.dataa(!\pattern[11]~input_o ),
	.datab(!\pattern[15]~input_o ),
	.datac(!word_q_r[0]),
	.datad(!\pattern[7]~input_o ),
	.datae(!\pattern[3]~input_o ),
	.dataf(!word_q_r[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~0 .extended_lut = "off";
defparam \Mux6~0 .lut_mask = 64'h000FF0FF53535353;
defparam \Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X44_Y129_N85
stratixv_io_ibuf \pattern_rb[10]~input (
	.i(pattern_rb[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[10]~input_o ));
// synopsys translate_off
defparam \pattern_rb[10]~input .bus_hold = "false";
defparam \pattern_rb[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y129_N1
stratixv_io_ibuf \pattern_rb[6]~input (
	.i(pattern_rb[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[6]~input_o ));
// synopsys translate_off
defparam \pattern_rb[6]~input .bus_hold = "false";
defparam \pattern_rb[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y129_N73
stratixv_io_ibuf \pattern_rb[14]~input (
	.i(pattern_rb[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[14]~input_o ));
// synopsys translate_off
defparam \pattern_rb[14]~input .bus_hold = "false";
defparam \pattern_rb[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y127_N62
stratixv_io_ibuf \pattern_rb[2]~input (
	.i(pattern_rb[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[2]~input_o ));
// synopsys translate_off
defparam \pattern_rb[2]~input .bus_hold = "false";
defparam \pattern_rb[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X55_Y61_N30
stratixv_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = ( \pattern_rb[2]~input_o  & ( word_q_r[0] & ( (!word_q_r[1] & (\pattern_rb[6]~input_o )) # (word_q_r[1] & ((\pattern_rb[14]~input_o ))) ) ) ) # ( !\pattern_rb[2]~input_o  & ( word_q_r[0] & ( (!word_q_r[1] & (\pattern_rb[6]~input_o )) # 
// (word_q_r[1] & ((\pattern_rb[14]~input_o ))) ) ) ) # ( \pattern_rb[2]~input_o  & ( !word_q_r[0] & ( (!word_q_r[1]) # (\pattern_rb[10]~input_o ) ) ) ) # ( !\pattern_rb[2]~input_o  & ( !word_q_r[0] & ( (\pattern_rb[10]~input_o  & word_q_r[1]) ) ) )

	.dataa(!\pattern_rb[10]~input_o ),
	.datab(!\pattern_rb[6]~input_o ),
	.datac(!\pattern_rb[14]~input_o ),
	.datad(!word_q_r[1]),
	.datae(!\pattern_rb[2]~input_o ),
	.dataf(!word_q_r[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~0 .extended_lut = "off";
defparam \Mux5~0 .lut_mask = 64'h0055FF55330F330F;
defparam \Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X55_Y61_N0
stratixv_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = ( \pattern[10]~input_o  & ( word_q_r[0] & ( (!word_q_r[1] & ((\pattern[6]~input_o ))) # (word_q_r[1] & (\pattern[14]~input_o )) ) ) ) # ( !\pattern[10]~input_o  & ( word_q_r[0] & ( (!word_q_r[1] & ((\pattern[6]~input_o ))) # 
// (word_q_r[1] & (\pattern[14]~input_o )) ) ) ) # ( \pattern[10]~input_o  & ( !word_q_r[0] & ( (word_q_r[1]) # (\pattern[2]~input_o ) ) ) ) # ( !\pattern[10]~input_o  & ( !word_q_r[0] & ( (\pattern[2]~input_o  & !word_q_r[1]) ) ) )

	.dataa(!\pattern[14]~input_o ),
	.datab(!\pattern[6]~input_o ),
	.datac(!\pattern[2]~input_o ),
	.datad(!word_q_r[1]),
	.datae(!\pattern[10]~input_o ),
	.dataf(!word_q_r[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~0 .extended_lut = "off";
defparam \Mux4~0 .lut_mask = 64'h0F000FFF33553355;
defparam \Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X54_Y61_N42
stratixv_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = ( word_q_r[0] & ( word_q_r[1] & ( \pattern[20]~input_o  ) ) ) # ( !word_q_r[0] & ( word_q_r[1] & ( \pattern[16]~input_o  ) ) ) # ( word_q_r[0] & ( !word_q_r[1] & ( \pattern[12]~input_o  ) ) ) # ( !word_q_r[0] & ( !word_q_r[1] & ( 
// \pattern[8]~input_o  ) ) )

	.dataa(!\pattern[8]~input_o ),
	.datab(!\pattern[12]~input_o ),
	.datac(!\pattern[20]~input_o ),
	.datad(!\pattern[16]~input_o ),
	.datae(!word_q_r[0]),
	.dataf(!word_q_r[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~0 .extended_lut = "off";
defparam \Mux16~0 .lut_mask = 64'h5555333300FF0F0F;
defparam \Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X44_Y129_N29
stratixv_io_ibuf \pattern_rb[8]~input (
	.i(pattern_rb[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[8]~input_o ));
// synopsys translate_off
defparam \pattern_rb[8]~input .bus_hold = "false";
defparam \pattern_rb[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y129_N85
stratixv_io_ibuf \pattern_rb[16]~input (
	.i(pattern_rb[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[16]~input_o ));
// synopsys translate_off
defparam \pattern_rb[16]~input .bus_hold = "false";
defparam \pattern_rb[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y129_N85
stratixv_io_ibuf \pattern_rb[20]~input (
	.i(pattern_rb[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[20]~input_o ));
// synopsys translate_off
defparam \pattern_rb[20]~input .bus_hold = "false";
defparam \pattern_rb[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y129_N101
stratixv_io_ibuf \pattern_rb[12]~input (
	.i(pattern_rb[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[12]~input_o ));
// synopsys translate_off
defparam \pattern_rb[12]~input .bus_hold = "false";
defparam \pattern_rb[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X56_Y61_N42
stratixv_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = ( word_q_r[0] & ( word_q_r[1] & ( \pattern_rb[20]~input_o  ) ) ) # ( !word_q_r[0] & ( word_q_r[1] & ( \pattern_rb[16]~input_o  ) ) ) # ( word_q_r[0] & ( !word_q_r[1] & ( \pattern_rb[12]~input_o  ) ) ) # ( !word_q_r[0] & ( !word_q_r[1] 
// & ( \pattern_rb[8]~input_o  ) ) )

	.dataa(!\pattern_rb[8]~input_o ),
	.datab(!\pattern_rb[16]~input_o ),
	.datac(!\pattern_rb[20]~input_o ),
	.datad(!\pattern_rb[12]~input_o ),
	.datae(!word_q_r[0]),
	.dataf(!word_q_r[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~0 .extended_lut = "off";
defparam \Mux17~0 .lut_mask = 64'h555500FF33330F0F;
defparam \Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X55_Y61_N42
stratixv_lcell_comb \bit_flip_count_r[33]~3 (
// Equation(s):
// \bit_flip_count_r[33]~3_combout  = ( \Mux16~0_combout  & ( \Mux17~0_combout  & ( (!\Mux7~0_combout  & (!\Mux6~0_combout  & (!\Mux5~0_combout  $ (\Mux4~0_combout )))) # (\Mux7~0_combout  & (\Mux6~0_combout  & (!\Mux5~0_combout  $ (\Mux4~0_combout )))) ) ) 
// ) # ( !\Mux16~0_combout  & ( !\Mux17~0_combout  & ( (!\Mux7~0_combout  & (!\Mux6~0_combout  & (!\Mux5~0_combout  $ (\Mux4~0_combout )))) # (\Mux7~0_combout  & (\Mux6~0_combout  & (!\Mux5~0_combout  $ (\Mux4~0_combout )))) ) ) )

	.dataa(!\Mux7~0_combout ),
	.datab(!\Mux6~0_combout ),
	.datac(!\Mux5~0_combout ),
	.datad(!\Mux4~0_combout ),
	.datae(!\Mux16~0_combout ),
	.dataf(!\Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_flip_count_r[33]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_flip_count_r[33]~3 .extended_lut = "off";
defparam \bit_flip_count_r[33]~3 .lut_mask = 64'h9009000000009009;
defparam \bit_flip_count_r[33]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X55_Y61_N24
stratixv_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = ( word_q_r[1] & ( word_q_r[0] & ( \pattern[22]~input_o  ) ) ) # ( !word_q_r[1] & ( word_q_r[0] & ( \pattern[14]~input_o  ) ) ) # ( word_q_r[1] & ( !word_q_r[0] & ( \pattern[18]~input_o  ) ) ) # ( !word_q_r[1] & ( !word_q_r[0] & ( 
// \pattern[10]~input_o  ) ) )

	.dataa(!\pattern[10]~input_o ),
	.datab(!\pattern[18]~input_o ),
	.datac(!\pattern[14]~input_o ),
	.datad(!\pattern[22]~input_o ),
	.datae(!word_q_r[1]),
	.dataf(!word_q_r[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~0 .extended_lut = "off";
defparam \Mux20~0 .lut_mask = 64'h555533330F0F00FF;
defparam \Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X54_Y61_N0
stratixv_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = ( word_q_r[0] & ( word_q_r[1] & ( \pattern[23]~input_o  ) ) ) # ( !word_q_r[0] & ( word_q_r[1] & ( \pattern[19]~input_o  ) ) ) # ( word_q_r[0] & ( !word_q_r[1] & ( \pattern[15]~input_o  ) ) ) # ( !word_q_r[0] & ( !word_q_r[1] & ( 
// \pattern[11]~input_o  ) ) )

	.dataa(!\pattern[19]~input_o ),
	.datab(!\pattern[15]~input_o ),
	.datac(!\pattern[11]~input_o ),
	.datad(!\pattern[23]~input_o ),
	.datae(!word_q_r[0]),
	.dataf(!word_q_r[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~0 .extended_lut = "off";
defparam \Mux22~0 .lut_mask = 64'h0F0F3333555500FF;
defparam \Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y61_N42
stratixv_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = ( word_q_r[1] & ( word_q_r[0] & ( \pattern[21]~input_o  ) ) ) # ( !word_q_r[1] & ( word_q_r[0] & ( \pattern[13]~input_o  ) ) ) # ( word_q_r[1] & ( !word_q_r[0] & ( \pattern[17]~input_o  ) ) ) # ( !word_q_r[1] & ( !word_q_r[0] & ( 
// \pattern[9]~input_o  ) ) )

	.dataa(!\pattern[9]~input_o ),
	.datab(!\pattern[17]~input_o ),
	.datac(!\pattern[21]~input_o ),
	.datad(!\pattern[13]~input_o ),
	.datae(!word_q_r[1]),
	.dataf(!word_q_r[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~0 .extended_lut = "off";
defparam \Mux18~0 .lut_mask = 64'h5555333300FF0F0F;
defparam \Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X35_Y129_N73
stratixv_io_ibuf \pattern_rb[19]~input (
	.i(pattern_rb[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[19]~input_o ));
// synopsys translate_off
defparam \pattern_rb[19]~input .bus_hold = "false";
defparam \pattern_rb[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y129_N45
stratixv_io_ibuf \pattern_rb[23]~input (
	.i(pattern_rb[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[23]~input_o ));
// synopsys translate_off
defparam \pattern_rb[23]~input .bus_hold = "false";
defparam \pattern_rb[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X52_Y61_N12
stratixv_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = ( \pattern_rb[23]~input_o  & ( word_q_r[0] & ( (word_q_r[1]) # (\pattern_rb[15]~input_o ) ) ) ) # ( !\pattern_rb[23]~input_o  & ( word_q_r[0] & ( (\pattern_rb[15]~input_o  & !word_q_r[1]) ) ) ) # ( \pattern_rb[23]~input_o  & ( 
// !word_q_r[0] & ( (!word_q_r[1] & ((\pattern_rb[11]~input_o ))) # (word_q_r[1] & (\pattern_rb[19]~input_o )) ) ) ) # ( !\pattern_rb[23]~input_o  & ( !word_q_r[0] & ( (!word_q_r[1] & ((\pattern_rb[11]~input_o ))) # (word_q_r[1] & (\pattern_rb[19]~input_o )) 
// ) ) )

	.dataa(!\pattern_rb[15]~input_o ),
	.datab(!\pattern_rb[19]~input_o ),
	.datac(!word_q_r[1]),
	.datad(!\pattern_rb[11]~input_o ),
	.datae(!\pattern_rb[23]~input_o ),
	.dataf(!word_q_r[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~0 .extended_lut = "off";
defparam \Mux23~0 .lut_mask = 64'h03F303F350505F5F;
defparam \Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y129_N29
stratixv_io_ibuf \pattern_rb[13]~input (
	.i(pattern_rb[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[13]~input_o ));
// synopsys translate_off
defparam \pattern_rb[13]~input .bus_hold = "false";
defparam \pattern_rb[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y129_N57
stratixv_io_ibuf \pattern_rb[21]~input (
	.i(pattern_rb[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[21]~input_o ));
// synopsys translate_off
defparam \pattern_rb[21]~input .bus_hold = "false";
defparam \pattern_rb[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y129_N101
stratixv_io_ibuf \pattern_rb[9]~input (
	.i(pattern_rb[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[9]~input_o ));
// synopsys translate_off
defparam \pattern_rb[9]~input .bus_hold = "false";
defparam \pattern_rb[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y129_N73
stratixv_io_ibuf \pattern_rb[17]~input (
	.i(pattern_rb[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[17]~input_o ));
// synopsys translate_off
defparam \pattern_rb[17]~input .bus_hold = "false";
defparam \pattern_rb[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X55_Y61_N21
stratixv_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = ( word_q_r[1] & ( word_q_r[0] & ( \pattern_rb[21]~input_o  ) ) ) # ( !word_q_r[1] & ( word_q_r[0] & ( \pattern_rb[13]~input_o  ) ) ) # ( word_q_r[1] & ( !word_q_r[0] & ( \pattern_rb[17]~input_o  ) ) ) # ( !word_q_r[1] & ( !word_q_r[0] 
// & ( \pattern_rb[9]~input_o  ) ) )

	.dataa(!\pattern_rb[13]~input_o ),
	.datab(!\pattern_rb[21]~input_o ),
	.datac(!\pattern_rb[9]~input_o ),
	.datad(!\pattern_rb[17]~input_o ),
	.datae(!word_q_r[1]),
	.dataf(!word_q_r[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~0 .extended_lut = "off";
defparam \Mux19~0 .lut_mask = 64'h0F0F00FF55553333;
defparam \Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X46_Y129_N45
stratixv_io_ibuf \pattern_rb[22]~input (
	.i(pattern_rb[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[22]~input_o ));
// synopsys translate_off
defparam \pattern_rb[22]~input .bus_hold = "false";
defparam \pattern_rb[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y129_N57
stratixv_io_ibuf \pattern_rb[18]~input (
	.i(pattern_rb[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[18]~input_o ));
// synopsys translate_off
defparam \pattern_rb[18]~input .bus_hold = "false";
defparam \pattern_rb[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X55_Y61_N12
stratixv_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = ( word_q_r[1] & ( word_q_r[0] & ( \pattern_rb[22]~input_o  ) ) ) # ( !word_q_r[1] & ( word_q_r[0] & ( \pattern_rb[14]~input_o  ) ) ) # ( word_q_r[1] & ( !word_q_r[0] & ( \pattern_rb[18]~input_o  ) ) ) # ( !word_q_r[1] & ( !word_q_r[0] 
// & ( \pattern_rb[10]~input_o  ) ) )

	.dataa(!\pattern_rb[14]~input_o ),
	.datab(!\pattern_rb[22]~input_o ),
	.datac(!\pattern_rb[10]~input_o ),
	.datad(!\pattern_rb[18]~input_o ),
	.datae(!word_q_r[1]),
	.dataf(!word_q_r[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~0 .extended_lut = "off";
defparam \Mux21~0 .lut_mask = 64'h0F0F00FF55553333;
defparam \Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X55_Y61_N6
stratixv_lcell_comb \bit_flip_count_r[33]~2 (
// Equation(s):
// \bit_flip_count_r[33]~2_combout  = ( \Mux19~0_combout  & ( \Mux21~0_combout  & ( (\Mux20~0_combout  & (\Mux18~0_combout  & (!\Mux22~0_combout  $ (\Mux23~0_combout )))) ) ) ) # ( !\Mux19~0_combout  & ( \Mux21~0_combout  & ( (\Mux20~0_combout  & 
// (!\Mux18~0_combout  & (!\Mux22~0_combout  $ (\Mux23~0_combout )))) ) ) ) # ( \Mux19~0_combout  & ( !\Mux21~0_combout  & ( (!\Mux20~0_combout  & (\Mux18~0_combout  & (!\Mux22~0_combout  $ (\Mux23~0_combout )))) ) ) ) # ( !\Mux19~0_combout  & ( 
// !\Mux21~0_combout  & ( (!\Mux20~0_combout  & (!\Mux18~0_combout  & (!\Mux22~0_combout  $ (\Mux23~0_combout )))) ) ) )

	.dataa(!\Mux20~0_combout ),
	.datab(!\Mux22~0_combout ),
	.datac(!\Mux18~0_combout ),
	.datad(!\Mux23~0_combout ),
	.datae(!\Mux19~0_combout ),
	.dataf(!\Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_flip_count_r[33]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_flip_count_r[33]~2 .extended_lut = "off";
defparam \bit_flip_count_r[33]~2 .lut_mask = 64'h8020080240100401;
defparam \bit_flip_count_r[33]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X52_Y61_N30
stratixv_lcell_comb \Mux24~1 (
// Equation(s):
// \Mux24~1_combout  = ( \pattern[16]~input_o  & ( word_q_r[1] & ( (!word_q_r[0] & (\pattern[20]~input_o )) # (word_q_r[0] & ((\pattern[24]~input_o ))) ) ) ) # ( !\pattern[16]~input_o  & ( word_q_r[1] & ( (!word_q_r[0] & (\pattern[20]~input_o )) # 
// (word_q_r[0] & ((\pattern[24]~input_o ))) ) ) ) # ( \pattern[16]~input_o  & ( !word_q_r[1] & ( (word_q_r[0]) # (\pattern[28]~input_o ) ) ) ) # ( !\pattern[16]~input_o  & ( !word_q_r[1] & ( (\pattern[28]~input_o  & !word_q_r[0]) ) ) )

	.dataa(!\pattern[20]~input_o ),
	.datab(!\pattern[28]~input_o ),
	.datac(!\pattern[24]~input_o ),
	.datad(!word_q_r[0]),
	.datae(!\pattern[16]~input_o ),
	.dataf(!word_q_r[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~1 .extended_lut = "off";
defparam \Mux24~1 .lut_mask = 64'h330033FF550F550F;
defparam \Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y129_N1
stratixv_io_ibuf \pattern_rb[28]~input (
	.i(pattern_rb[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[28]~input_o ));
// synopsys translate_off
defparam \pattern_rb[28]~input .bus_hold = "false";
defparam \pattern_rb[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y129_N129
stratixv_io_ibuf \pattern_rb[24]~input (
	.i(pattern_rb[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[24]~input_o ));
// synopsys translate_off
defparam \pattern_rb[24]~input .bus_hold = "false";
defparam \pattern_rb[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X52_Y61_N24
stratixv_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = ( \pattern_rb[16]~input_o  & ( word_q_r[0] & ( (!word_q_r[1]) # (\pattern_rb[24]~input_o ) ) ) ) # ( !\pattern_rb[16]~input_o  & ( word_q_r[0] & ( (word_q_r[1] & \pattern_rb[24]~input_o ) ) ) ) # ( \pattern_rb[16]~input_o  & ( 
// !word_q_r[0] & ( (!word_q_r[1] & ((\pattern_rb[28]~input_o ))) # (word_q_r[1] & (\pattern_rb[20]~input_o )) ) ) ) # ( !\pattern_rb[16]~input_o  & ( !word_q_r[0] & ( (!word_q_r[1] & ((\pattern_rb[28]~input_o ))) # (word_q_r[1] & (\pattern_rb[20]~input_o )) 
// ) ) )

	.dataa(!\pattern_rb[20]~input_o ),
	.datab(!\pattern_rb[28]~input_o ),
	.datac(!word_q_r[1]),
	.datad(!\pattern_rb[24]~input_o ),
	.datae(!\pattern_rb[16]~input_o ),
	.dataf(!word_q_r[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~0 .extended_lut = "off";
defparam \Mux25~0 .lut_mask = 64'h35353535000FF0FF;
defparam \Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y61_N3
stratixv_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = ( \pattern[12]~input_o  & ( (!word_q_r[0]) # (\pattern[16]~input_o ) ) ) # ( !\pattern[12]~input_o  & ( (word_q_r[0] & \pattern[16]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!word_q_r[0]),
	.datad(!\pattern[16]~input_o ),
	.datae(gnd),
	.dataf(!\pattern[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~0 .extended_lut = "off";
defparam \Mux24~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y61_N6
stratixv_lcell_comb \always0~54 (
// Equation(s):
// \always0~54_combout  = ( !word_q_r[0] & ( (!word_q_r[1] & ((!\pattern_rb[12]~input_o  $ (((!\Mux24~0_combout )))))) # (word_q_r[1] & (!\Mux24~1_combout  $ ((((!\Mux25~0_combout )))))) ) ) # ( word_q_r[0] & ( (!word_q_r[1] & ((!\pattern_rb[16]~input_o  $ 
// (((!\Mux24~0_combout )))))) # (word_q_r[1] & (!\Mux24~1_combout  $ ((((!\Mux25~0_combout )))))) ) )

	.dataa(!\Mux24~1_combout ),
	.datab(!word_q_r[1]),
	.datac(!\pattern_rb[16]~input_o ),
	.datad(!\Mux25~0_combout ),
	.datae(!word_q_r[0]),
	.dataf(!\Mux24~0_combout ),
	.datag(!\pattern_rb[12]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~54 .extended_lut = "on";
defparam \always0~54 .lut_mask = 64'h1D2E1D2ED1E2D1E2;
defparam \always0~54 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y129_N101
stratixv_io_ibuf \pattern_rb[5]~input (
	.i(pattern_rb[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[5]~input_o ));
// synopsys translate_off
defparam \pattern_rb[5]~input .bus_hold = "false";
defparam \pattern_rb[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y129_N129
stratixv_io_ibuf \pattern_rb[1]~input (
	.i(pattern_rb[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[1]~input_o ));
// synopsys translate_off
defparam \pattern_rb[1]~input .bus_hold = "false";
defparam \pattern_rb[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X53_Y61_N30
stratixv_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = ( word_q_r[1] & ( word_q_r[0] & ( \pattern_rb[13]~input_o  ) ) ) # ( !word_q_r[1] & ( word_q_r[0] & ( \pattern_rb[5]~input_o  ) ) ) # ( word_q_r[1] & ( !word_q_r[0] & ( \pattern_rb[9]~input_o  ) ) ) # ( !word_q_r[1] & ( !word_q_r[0] & ( 
// \pattern_rb[1]~input_o  ) ) )

	.dataa(!\pattern_rb[9]~input_o ),
	.datab(!\pattern_rb[5]~input_o ),
	.datac(!\pattern_rb[13]~input_o ),
	.datad(!\pattern_rb[1]~input_o ),
	.datae(!word_q_r[1]),
	.dataf(!word_q_r[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~0 .extended_lut = "off";
defparam \Mux3~0 .lut_mask = 64'h00FF555533330F0F;
defparam \Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X54_Y61_N54
stratixv_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( \pattern[0]~input_o  & ( \pattern[8]~input_o  & ( (!word_q_r[0]) # ((!word_q_r[1] & (\pattern[4]~input_o )) # (word_q_r[1] & ((\pattern[12]~input_o )))) ) ) ) # ( !\pattern[0]~input_o  & ( \pattern[8]~input_o  & ( (!word_q_r[0] & 
// (((word_q_r[1])))) # (word_q_r[0] & ((!word_q_r[1] & (\pattern[4]~input_o )) # (word_q_r[1] & ((\pattern[12]~input_o ))))) ) ) ) # ( \pattern[0]~input_o  & ( !\pattern[8]~input_o  & ( (!word_q_r[0] & (((!word_q_r[1])))) # (word_q_r[0] & ((!word_q_r[1] & 
// (\pattern[4]~input_o )) # (word_q_r[1] & ((\pattern[12]~input_o ))))) ) ) ) # ( !\pattern[0]~input_o  & ( !\pattern[8]~input_o  & ( (word_q_r[0] & ((!word_q_r[1] & (\pattern[4]~input_o )) # (word_q_r[1] & ((\pattern[12]~input_o ))))) ) ) )

	.dataa(!\pattern[4]~input_o ),
	.datab(!\pattern[12]~input_o ),
	.datac(!word_q_r[0]),
	.datad(!word_q_r[1]),
	.datae(!\pattern[0]~input_o ),
	.dataf(!\pattern[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "off";
defparam \Mux0~0 .lut_mask = 64'h0503F50305F3F5F3;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X148_Y129_N73
stratixv_io_ibuf \pattern_rb[0]~input (
	.i(pattern_rb[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[0]~input_o ));
// synopsys translate_off
defparam \pattern_rb[0]~input .bus_hold = "false";
defparam \pattern_rb[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X148_Y129_N45
stratixv_io_ibuf \pattern_rb[4]~input (
	.i(pattern_rb[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[4]~input_o ));
// synopsys translate_off
defparam \pattern_rb[4]~input .bus_hold = "false";
defparam \pattern_rb[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X56_Y61_N48
stratixv_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( \pattern_rb[4]~input_o  & ( word_q_r[1] & ( (!word_q_r[0] & (\pattern_rb[8]~input_o )) # (word_q_r[0] & ((\pattern_rb[12]~input_o ))) ) ) ) # ( !\pattern_rb[4]~input_o  & ( word_q_r[1] & ( (!word_q_r[0] & (\pattern_rb[8]~input_o )) # 
// (word_q_r[0] & ((\pattern_rb[12]~input_o ))) ) ) ) # ( \pattern_rb[4]~input_o  & ( !word_q_r[1] & ( (word_q_r[0]) # (\pattern_rb[0]~input_o ) ) ) ) # ( !\pattern_rb[4]~input_o  & ( !word_q_r[1] & ( (\pattern_rb[0]~input_o  & !word_q_r[0]) ) ) )

	.dataa(!\pattern_rb[8]~input_o ),
	.datab(!\pattern_rb[12]~input_o ),
	.datac(!\pattern_rb[0]~input_o ),
	.datad(!word_q_r[0]),
	.datae(!\pattern_rb[4]~input_o ),
	.dataf(!word_q_r[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h0F000FFF55335533;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y61_N12
stratixv_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ( word_q_r[1] & ( word_q_r[0] & ( \pattern[13]~input_o  ) ) ) # ( !word_q_r[1] & ( word_q_r[0] & ( \pattern[5]~input_o  ) ) ) # ( word_q_r[1] & ( !word_q_r[0] & ( \pattern[9]~input_o  ) ) ) # ( !word_q_r[1] & ( !word_q_r[0] & ( 
// \pattern[1]~input_o  ) ) )

	.dataa(!\pattern[5]~input_o ),
	.datab(!\pattern[13]~input_o ),
	.datac(!\pattern[1]~input_o ),
	.datad(!\pattern[9]~input_o ),
	.datae(!word_q_r[1]),
	.dataf(!word_q_r[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'h0F0F00FF55553333;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X55_Y61_N48
stratixv_lcell_comb \bit_flip_count_r[33]~1 (
// Equation(s):
// \bit_flip_count_r[33]~1_combout  = ( \Mux2~0_combout  & ( (\state_r.MEM_TEST_SM_TALLY_MEM~q  & (\Mux3~0_combout  & (!\Mux0~0_combout  $ (\Mux1~0_combout )))) ) ) # ( !\Mux2~0_combout  & ( (\state_r.MEM_TEST_SM_TALLY_MEM~q  & (!\Mux3~0_combout  & 
// (!\Mux0~0_combout  $ (\Mux1~0_combout )))) ) )

	.dataa(!\state_r.MEM_TEST_SM_TALLY_MEM~q ),
	.datab(!\Mux3~0_combout ),
	.datac(!\Mux0~0_combout ),
	.datad(!\Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_flip_count_r[33]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_flip_count_r[33]~1 .extended_lut = "off";
defparam \bit_flip_count_r[33]~1 .lut_mask = 64'h4004400410011001;
defparam \bit_flip_count_r[33]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X55_Y61_N51
stratixv_lcell_comb \bit_flip_count_r[33]~0 (
// Equation(s):
// \bit_flip_count_r[33]~0_combout  = ( \state_r.MEM_TEST_SM_READ_MEM~q  & ( !\state_r.MEM_TEST_SM_TALLY_MEM~q  ) ) # ( !\state_r.MEM_TEST_SM_READ_MEM~q  & ( (\state_r.MEM_TEST_SM_FINISH~q  & !\state_r.MEM_TEST_SM_TALLY_MEM~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state_r.MEM_TEST_SM_FINISH~q ),
	.datad(!\state_r.MEM_TEST_SM_TALLY_MEM~q ),
	.datae(gnd),
	.dataf(!\state_r.MEM_TEST_SM_READ_MEM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_flip_count_r[33]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_flip_count_r[33]~0 .extended_lut = "off";
defparam \bit_flip_count_r[33]~0 .lut_mask = 64'h0F000F00FF00FF00;
defparam \bit_flip_count_r[33]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y61_N54
stratixv_lcell_comb \always0~20 (
// Equation(s):
// \always0~20_combout  = ( \pattern_rb[16]~input_o  & ( (!word_q_r[0] & (!\pattern[12]~input_o  $ (((!\pattern_rb[12]~input_o ))))) # (word_q_r[0] & (((!\pattern[16]~input_o )))) ) ) # ( !\pattern_rb[16]~input_o  & ( (!word_q_r[0] & (!\pattern[12]~input_o  
// $ (((!\pattern_rb[12]~input_o ))))) # (word_q_r[0] & (((\pattern[16]~input_o )))) ) )

	.dataa(!\pattern[12]~input_o ),
	.datab(!word_q_r[0]),
	.datac(!\pattern[16]~input_o ),
	.datad(!\pattern_rb[12]~input_o ),
	.datae(gnd),
	.dataf(!\pattern_rb[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~20 .extended_lut = "off";
defparam \always0~20 .lut_mask = 64'h478B478B74B874B8;
defparam \always0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y61_N54
stratixv_lcell_comb \always0~50 (
// Equation(s):
// \always0~50_combout  = ( !word_q_r[0] & ( ((!word_q_r[1] & (!\pattern[4]~input_o  $ ((!\pattern_rb[4]~input_o )))) # (word_q_r[1] & (((\always0~20_combout ))))) ) ) # ( word_q_r[0] & ( ((!word_q_r[1] & (!\pattern[8]~input_o  $ ((!\pattern_rb[8]~input_o 
// )))) # (word_q_r[1] & (((\always0~20_combout ))))) ) )

	.dataa(!\pattern[4]~input_o ),
	.datab(!\pattern[8]~input_o ),
	.datac(!\pattern_rb[8]~input_o ),
	.datad(!word_q_r[1]),
	.datae(!word_q_r[0]),
	.dataf(!\always0~20_combout ),
	.datag(!\pattern_rb[4]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~50 .extended_lut = "on";
defparam \always0~50 .lut_mask = 64'h5A003C005AFF3CFF;
defparam \always0~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X52_Y61_N6
stratixv_lcell_comb \always0~22 (
// Equation(s):
// \always0~22_combout  = ( word_q_r[0] & ( !\pattern[18]~input_o  $ (!\pattern_rb[18]~input_o ) ) ) # ( !word_q_r[0] & ( !\pattern_rb[14]~input_o  $ (!\pattern[14]~input_o ) ) )

	.dataa(!\pattern_rb[14]~input_o ),
	.datab(!\pattern[18]~input_o ),
	.datac(!\pattern[14]~input_o ),
	.datad(!\pattern_rb[18]~input_o ),
	.datae(gnd),
	.dataf(!word_q_r[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~22 .extended_lut = "off";
defparam \always0~22 .lut_mask = 64'h5A5A5A5A33CC33CC;
defparam \always0~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y61_N18
stratixv_lcell_comb \always0~42 (
// Equation(s):
// \always0~42_combout  = ( !word_q_r[0] & ( ((!word_q_r[1] & (!\pattern[6]~input_o  $ ((!\pattern_rb[6]~input_o )))) # (word_q_r[1] & (((\always0~22_combout ))))) ) ) # ( word_q_r[0] & ( ((!word_q_r[1] & (!\pattern[10]~input_o  $ ((!\pattern_rb[10]~input_o 
// )))) # (word_q_r[1] & (((\always0~22_combout ))))) ) )

	.dataa(!\pattern[10]~input_o ),
	.datab(!\pattern[6]~input_o ),
	.datac(!\pattern_rb[10]~input_o ),
	.datad(!word_q_r[1]),
	.datae(!word_q_r[0]),
	.dataf(!\always0~22_combout ),
	.datag(!\pattern_rb[6]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~42 .extended_lut = "on";
defparam \always0~42 .lut_mask = 64'h3C005A003CFF5AFF;
defparam \always0~42 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y129_N73
stratixv_io_ibuf \pattern_rb[26]~input (
	.i(pattern_rb[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[26]~input_o ));
// synopsys translate_off
defparam \pattern_rb[26]~input .bus_hold = "false";
defparam \pattern_rb[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X53_Y61_N0
stratixv_lcell_comb \always0~25 (
// Equation(s):
// \always0~25_combout  = ( word_q_r[0] & ( !\pattern[26]~input_o  $ (!\pattern_rb[26]~input_o ) ) ) # ( !word_q_r[0] & ( !\pattern[22]~input_o  $ (!\pattern_rb[22]~input_o ) ) )

	.dataa(!\pattern[26]~input_o ),
	.datab(!\pattern_rb[26]~input_o ),
	.datac(!\pattern[22]~input_o ),
	.datad(!\pattern_rb[22]~input_o ),
	.datae(gnd),
	.dataf(!word_q_r[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~25 .extended_lut = "off";
defparam \always0~25 .lut_mask = 64'h0FF00FF066666666;
defparam \always0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X54_Y61_N6
stratixv_lcell_comb \always0~30 (
// Equation(s):
// \always0~30_combout  = ( !word_q_r[0] & ( ((!word_q_r[1] & (!\pattern[14]~input_o  $ ((!\pattern_rb[14]~input_o )))) # (word_q_r[1] & (((\always0~25_combout ))))) ) ) # ( word_q_r[0] & ( ((!word_q_r[1] & (!\pattern[18]~input_o  $ 
// ((!\pattern_rb[18]~input_o )))) # (word_q_r[1] & (((\always0~25_combout ))))) ) )

	.dataa(!\pattern[18]~input_o ),
	.datab(!\pattern[14]~input_o ),
	.datac(!\pattern_rb[18]~input_o ),
	.datad(!\always0~25_combout ),
	.datae(!word_q_r[0]),
	.dataf(!word_q_r[1]),
	.datag(!\pattern_rb[14]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~30 .extended_lut = "on";
defparam \always0~30 .lut_mask = 64'h3C3C5A5A00FF00FF;
defparam \always0~30 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X42_Y129_N101
stratixv_io_ibuf \pattern_rb[27]~input (
	.i(pattern_rb[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[27]~input_o ));
// synopsys translate_off
defparam \pattern_rb[27]~input .bus_hold = "false";
defparam \pattern_rb[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X54_Y61_N36
stratixv_lcell_comb \always0~23 (
// Equation(s):
// \always0~23_combout  = ( word_q_r[0] & ( \pattern_rb[15]~input_o  & ( !\pattern[19]~input_o  $ (!\pattern_rb[19]~input_o ) ) ) ) # ( !word_q_r[0] & ( \pattern_rb[15]~input_o  & ( !\pattern[15]~input_o  ) ) ) # ( word_q_r[0] & ( !\pattern_rb[15]~input_o  & 
// ( !\pattern[19]~input_o  $ (!\pattern_rb[19]~input_o ) ) ) ) # ( !word_q_r[0] & ( !\pattern_rb[15]~input_o  & ( \pattern[15]~input_o  ) ) )

	.dataa(!\pattern[19]~input_o ),
	.datab(!\pattern[15]~input_o ),
	.datac(!\pattern_rb[19]~input_o ),
	.datad(gnd),
	.datae(!word_q_r[0]),
	.dataf(!\pattern_rb[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~23 .extended_lut = "off";
defparam \always0~23 .lut_mask = 64'h33335A5ACCCC5A5A;
defparam \always0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X54_Y61_N12
stratixv_lcell_comb \always0~26 (
// Equation(s):
// \always0~26_combout  = ( !word_q_r[0] & ( ((!word_q_r[1] & (((\always0~23_combout )))) # (word_q_r[1] & (!\pattern_rb[23]~input_o  $ ((!\pattern[23]~input_o ))))) ) ) # ( word_q_r[0] & ( ((!word_q_r[1] & (((\always0~23_combout )))) # (word_q_r[1] & 
// (!\pattern_rb[27]~input_o  $ ((!\pattern[27]~input_o ))))) ) )

	.dataa(!\pattern_rb[27]~input_o ),
	.datab(!\pattern_rb[23]~input_o ),
	.datac(!\pattern[27]~input_o ),
	.datad(!word_q_r[1]),
	.datae(!word_q_r[0]),
	.dataf(!\always0~23_combout ),
	.datag(!\pattern[23]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~26 .extended_lut = "on";
defparam \always0~26 .lut_mask = 64'h003C005AFF3CFF5A;
defparam \always0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X54_Y61_N48
stratixv_lcell_comb \always0~38 (
// Equation(s):
// \always0~38_combout  = ( !word_q_r[0] & ( ((!word_q_r[1] & (!\pattern_rb[7]~input_o  $ ((!\pattern[7]~input_o )))) # (word_q_r[1] & (((\always0~23_combout ))))) ) ) # ( word_q_r[0] & ( ((!word_q_r[1] & (!\pattern_rb[11]~input_o  $ ((!\pattern[11]~input_o 
// )))) # (word_q_r[1] & (((\always0~23_combout ))))) ) )

	.dataa(!\pattern_rb[11]~input_o ),
	.datab(!\pattern_rb[7]~input_o ),
	.datac(!\pattern[11]~input_o ),
	.datad(!word_q_r[1]),
	.datae(!word_q_r[0]),
	.dataf(!\always0~23_combout ),
	.datag(!\pattern[7]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~38 .extended_lut = "on";
defparam \always0~38 .lut_mask = 64'h3C005A003CFF5AFF;
defparam \always0~38 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X39_Y129_N45
stratixv_io_ibuf \pattern_rb[25]~input (
	.i(pattern_rb[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[25]~input_o ));
// synopsys translate_off
defparam \pattern_rb[25]~input .bus_hold = "false";
defparam \pattern_rb[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X52_Y61_N36
stratixv_lcell_comb \always0~24 (
// Equation(s):
// \always0~24_combout  = ( word_q_r[0] & ( !\pattern[25]~input_o  $ (!\pattern_rb[25]~input_o ) ) ) # ( !word_q_r[0] & ( !\pattern[21]~input_o  $ (!\pattern_rb[21]~input_o ) ) )

	.dataa(!\pattern[25]~input_o ),
	.datab(!\pattern_rb[25]~input_o ),
	.datac(!\pattern[21]~input_o ),
	.datad(!\pattern_rb[21]~input_o ),
	.datae(gnd),
	.dataf(!word_q_r[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~24 .extended_lut = "off";
defparam \always0~24 .lut_mask = 64'h0FF00FF066666666;
defparam \always0~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y61_N24
stratixv_lcell_comb \always0~34 (
// Equation(s):
// \always0~34_combout  = ( !word_q_r[0] & ( ((!word_q_r[1] & (!\pattern[13]~input_o  $ ((!\pattern_rb[13]~input_o )))) # (word_q_r[1] & (((\always0~24_combout ))))) ) ) # ( word_q_r[0] & ( ((!word_q_r[1] & (!\pattern[17]~input_o  $ 
// ((!\pattern_rb[17]~input_o )))) # (word_q_r[1] & (((\always0~24_combout ))))) ) )

	.dataa(!\pattern[17]~input_o ),
	.datab(!\pattern[13]~input_o ),
	.datac(!\pattern_rb[17]~input_o ),
	.datad(!word_q_r[1]),
	.datae(!word_q_r[0]),
	.dataf(!\always0~24_combout ),
	.datag(!\pattern_rb[13]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~34 .extended_lut = "on";
defparam \always0~34 .lut_mask = 64'h3C005A003CFF5AFF;
defparam \always0~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y61_N36
stratixv_lcell_comb \always0~21 (
// Equation(s):
// \always0~21_combout  = ( word_q_r[0] & ( !\pattern_rb[17]~input_o  $ (!\pattern[17]~input_o ) ) ) # ( !word_q_r[0] & ( !\pattern_rb[13]~input_o  $ (!\pattern[13]~input_o ) ) )

	.dataa(!\pattern_rb[17]~input_o ),
	.datab(!\pattern[17]~input_o ),
	.datac(!\pattern_rb[13]~input_o ),
	.datad(!\pattern[13]~input_o ),
	.datae(gnd),
	.dataf(!word_q_r[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~21 .extended_lut = "off";
defparam \always0~21 .lut_mask = 64'h0FF00FF066666666;
defparam \always0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y61_N48
stratixv_lcell_comb \always0~46 (
// Equation(s):
// \always0~46_combout  = ( !word_q_r[0] & ( ((!word_q_r[1] & (!\pattern[5]~input_o  $ ((!\pattern_rb[5]~input_o )))) # (word_q_r[1] & (((\always0~21_combout ))))) ) ) # ( word_q_r[0] & ( ((!word_q_r[1] & (!\pattern[9]~input_o  $ ((!\pattern_rb[9]~input_o 
// )))) # (word_q_r[1] & (((\always0~21_combout ))))) ) )

	.dataa(!\pattern[5]~input_o ),
	.datab(!\pattern[9]~input_o ),
	.datac(!\pattern_rb[9]~input_o ),
	.datad(!word_q_r[1]),
	.datae(!word_q_r[0]),
	.dataf(!\always0~21_combout ),
	.datag(!\pattern_rb[5]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~46 .extended_lut = "on";
defparam \always0~46 .lut_mask = 64'h5A003C005AFF3CFF;
defparam \always0~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X54_Y61_N18
stratixv_lcell_comb \bit_flip_count_r[33]~5 (
// Equation(s):
// \bit_flip_count_r[33]~5_combout  = ( !\always0~34_combout  & ( !\always0~46_combout  & ( (!\always0~42_combout  & (!\always0~30_combout  & (!\always0~26_combout  & !\always0~38_combout ))) ) ) )

	.dataa(!\always0~42_combout ),
	.datab(!\always0~30_combout ),
	.datac(!\always0~26_combout ),
	.datad(!\always0~38_combout ),
	.datae(!\always0~34_combout ),
	.dataf(!\always0~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_flip_count_r[33]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_flip_count_r[33]~5 .extended_lut = "off";
defparam \bit_flip_count_r[33]~5 .lut_mask = 64'h8000000000000000;
defparam \bit_flip_count_r[33]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X55_Y61_N54
stratixv_lcell_comb \bit_flip_count_r[33]~6 (
// Equation(s):
// \bit_flip_count_r[33]~6_combout  = ( \bit_flip_count_r[33]~0_combout  & ( !\reset~input_o  ) ) # ( !\bit_flip_count_r[33]~0_combout  & ( (!\reset~input_o  & (!\always0~50_combout  & \bit_flip_count_r[33]~5_combout )) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\always0~50_combout ),
	.datad(!\bit_flip_count_r[33]~5_combout ),
	.datae(gnd),
	.dataf(!\bit_flip_count_r[33]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_flip_count_r[33]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_flip_count_r[33]~6 .extended_lut = "off";
defparam \bit_flip_count_r[33]~6 .lut_mask = 64'h00C000C0CCCCCCCC;
defparam \bit_flip_count_r[33]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X55_Y61_N36
stratixv_lcell_comb \bit_flip_count_r[33]~4 (
// Equation(s):
// \bit_flip_count_r[33]~4_combout  = ( !\bit_flip_count_r[33]~0_combout  & ( \bit_flip_count_r[33]~6_combout  & ( (!\bit_flip_count_r[33]~3_combout ) # ((!\bit_flip_count_r[33]~2_combout ) # ((!\bit_flip_count_r[33]~1_combout ) # (\always0~54_combout ))) ) 
// ) ) # ( \bit_flip_count_r[33]~0_combout  & ( !\bit_flip_count_r[33]~6_combout  ) ) # ( !\bit_flip_count_r[33]~0_combout  & ( !\bit_flip_count_r[33]~6_combout  ) )

	.dataa(!\bit_flip_count_r[33]~3_combout ),
	.datab(!\bit_flip_count_r[33]~2_combout ),
	.datac(!\always0~54_combout ),
	.datad(!\bit_flip_count_r[33]~1_combout ),
	.datae(!\bit_flip_count_r[33]~0_combout ),
	.dataf(!\bit_flip_count_r[33]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bit_flip_count_r[33]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bit_flip_count_r[33]~4 .extended_lut = "off";
defparam \bit_flip_count_r[33]~4 .lut_mask = 64'hFFFFFFFFFFEF0000;
defparam \bit_flip_count_r[33]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y64_N31
dffeas \bit_flip_count_r[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[0]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[0] .is_wysiwyg = "true";
defparam \bit_flip_count_r[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y64_N33
stratixv_lcell_comb \Add4~5 (
// Equation(s):
// \Add4~5_sumout  = SUM(( bit_flip_count_r[1] ) + ( GND ) + ( \Add4~2  ))
// \Add4~6  = CARRY(( bit_flip_count_r[1] ) + ( GND ) + ( \Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~5_sumout ),
	.cout(\Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \Add4~5 .extended_lut = "off";
defparam \Add4~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y64_N34
dffeas \bit_flip_count_r[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[1]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[1] .is_wysiwyg = "true";
defparam \bit_flip_count_r[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y64_N36
stratixv_lcell_comb \Add4~9 (
// Equation(s):
// \Add4~9_sumout  = SUM(( bit_flip_count_r[2] ) + ( GND ) + ( \Add4~6  ))
// \Add4~10  = CARRY(( bit_flip_count_r[2] ) + ( GND ) + ( \Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~9_sumout ),
	.cout(\Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \Add4~9 .extended_lut = "off";
defparam \Add4~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y64_N37
dffeas \bit_flip_count_r[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[2]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[2] .is_wysiwyg = "true";
defparam \bit_flip_count_r[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y64_N39
stratixv_lcell_comb \Add4~13 (
// Equation(s):
// \Add4~13_sumout  = SUM(( bit_flip_count_r[3] ) + ( GND ) + ( \Add4~10  ))
// \Add4~14  = CARRY(( bit_flip_count_r[3] ) + ( GND ) + ( \Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~13_sumout ),
	.cout(\Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \Add4~13 .extended_lut = "off";
defparam \Add4~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y64_N40
dffeas \bit_flip_count_r[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[3]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[3] .is_wysiwyg = "true";
defparam \bit_flip_count_r[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y64_N42
stratixv_lcell_comb \Add4~17 (
// Equation(s):
// \Add4~17_sumout  = SUM(( bit_flip_count_r[4] ) + ( GND ) + ( \Add4~14  ))
// \Add4~18  = CARRY(( bit_flip_count_r[4] ) + ( GND ) + ( \Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~17_sumout ),
	.cout(\Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \Add4~17 .extended_lut = "off";
defparam \Add4~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y64_N43
dffeas \bit_flip_count_r[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[4]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[4] .is_wysiwyg = "true";
defparam \bit_flip_count_r[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y64_N45
stratixv_lcell_comb \Add4~21 (
// Equation(s):
// \Add4~21_sumout  = SUM(( bit_flip_count_r[5] ) + ( GND ) + ( \Add4~18  ))
// \Add4~22  = CARRY(( bit_flip_count_r[5] ) + ( GND ) + ( \Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~21_sumout ),
	.cout(\Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \Add4~21 .extended_lut = "off";
defparam \Add4~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y64_N46
dffeas \bit_flip_count_r[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[5]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[5] .is_wysiwyg = "true";
defparam \bit_flip_count_r[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y64_N48
stratixv_lcell_comb \Add4~25 (
// Equation(s):
// \Add4~25_sumout  = SUM(( bit_flip_count_r[6] ) + ( GND ) + ( \Add4~22  ))
// \Add4~26  = CARRY(( bit_flip_count_r[6] ) + ( GND ) + ( \Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~25_sumout ),
	.cout(\Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \Add4~25 .extended_lut = "off";
defparam \Add4~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y64_N49
dffeas \bit_flip_count_r[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[6]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[6] .is_wysiwyg = "true";
defparam \bit_flip_count_r[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y64_N51
stratixv_lcell_comb \Add4~29 (
// Equation(s):
// \Add4~29_sumout  = SUM(( bit_flip_count_r[7] ) + ( GND ) + ( \Add4~26  ))
// \Add4~30  = CARRY(( bit_flip_count_r[7] ) + ( GND ) + ( \Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~29_sumout ),
	.cout(\Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \Add4~29 .extended_lut = "off";
defparam \Add4~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y64_N52
dffeas \bit_flip_count_r[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[7]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[7] .is_wysiwyg = "true";
defparam \bit_flip_count_r[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y64_N54
stratixv_lcell_comb \Add4~33 (
// Equation(s):
// \Add4~33_sumout  = SUM(( bit_flip_count_r[8] ) + ( GND ) + ( \Add4~30  ))
// \Add4~34  = CARRY(( bit_flip_count_r[8] ) + ( GND ) + ( \Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~33_sumout ),
	.cout(\Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \Add4~33 .extended_lut = "off";
defparam \Add4~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y64_N55
dffeas \bit_flip_count_r[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[8]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[8] .is_wysiwyg = "true";
defparam \bit_flip_count_r[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y64_N57
stratixv_lcell_comb \Add4~37 (
// Equation(s):
// \Add4~37_sumout  = SUM(( bit_flip_count_r[9] ) + ( GND ) + ( \Add4~34  ))
// \Add4~38  = CARRY(( bit_flip_count_r[9] ) + ( GND ) + ( \Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~37_sumout ),
	.cout(\Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \Add4~37 .extended_lut = "off";
defparam \Add4~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y64_N58
dffeas \bit_flip_count_r[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[9]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[9] .is_wysiwyg = "true";
defparam \bit_flip_count_r[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y63_N0
stratixv_lcell_comb \Add4~41 (
// Equation(s):
// \Add4~41_sumout  = SUM(( bit_flip_count_r[10] ) + ( GND ) + ( \Add4~38  ))
// \Add4~42  = CARRY(( bit_flip_count_r[10] ) + ( GND ) + ( \Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~41_sumout ),
	.cout(\Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \Add4~41 .extended_lut = "off";
defparam \Add4~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y63_N1
dffeas \bit_flip_count_r[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[10]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[10] .is_wysiwyg = "true";
defparam \bit_flip_count_r[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y63_N3
stratixv_lcell_comb \Add4~45 (
// Equation(s):
// \Add4~45_sumout  = SUM(( bit_flip_count_r[11] ) + ( GND ) + ( \Add4~42  ))
// \Add4~46  = CARRY(( bit_flip_count_r[11] ) + ( GND ) + ( \Add4~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~45_sumout ),
	.cout(\Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \Add4~45 .extended_lut = "off";
defparam \Add4~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y63_N4
dffeas \bit_flip_count_r[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[11]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[11] .is_wysiwyg = "true";
defparam \bit_flip_count_r[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y63_N6
stratixv_lcell_comb \Add4~49 (
// Equation(s):
// \Add4~49_sumout  = SUM(( bit_flip_count_r[12] ) + ( GND ) + ( \Add4~46  ))
// \Add4~50  = CARRY(( bit_flip_count_r[12] ) + ( GND ) + ( \Add4~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~49_sumout ),
	.cout(\Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \Add4~49 .extended_lut = "off";
defparam \Add4~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y63_N7
dffeas \bit_flip_count_r[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[12]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[12] .is_wysiwyg = "true";
defparam \bit_flip_count_r[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y63_N9
stratixv_lcell_comb \Add4~53 (
// Equation(s):
// \Add4~53_sumout  = SUM(( bit_flip_count_r[13] ) + ( GND ) + ( \Add4~50  ))
// \Add4~54  = CARRY(( bit_flip_count_r[13] ) + ( GND ) + ( \Add4~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~53_sumout ),
	.cout(\Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \Add4~53 .extended_lut = "off";
defparam \Add4~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y63_N10
dffeas \bit_flip_count_r[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[13]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[13] .is_wysiwyg = "true";
defparam \bit_flip_count_r[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y63_N12
stratixv_lcell_comb \Add4~57 (
// Equation(s):
// \Add4~57_sumout  = SUM(( bit_flip_count_r[14] ) + ( GND ) + ( \Add4~54  ))
// \Add4~58  = CARRY(( bit_flip_count_r[14] ) + ( GND ) + ( \Add4~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~57_sumout ),
	.cout(\Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \Add4~57 .extended_lut = "off";
defparam \Add4~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y63_N13
dffeas \bit_flip_count_r[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[14]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[14] .is_wysiwyg = "true";
defparam \bit_flip_count_r[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y63_N15
stratixv_lcell_comb \Add4~61 (
// Equation(s):
// \Add4~61_sumout  = SUM(( bit_flip_count_r[15] ) + ( GND ) + ( \Add4~58  ))
// \Add4~62  = CARRY(( bit_flip_count_r[15] ) + ( GND ) + ( \Add4~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~61_sumout ),
	.cout(\Add4~62 ),
	.shareout());
// synopsys translate_off
defparam \Add4~61 .extended_lut = "off";
defparam \Add4~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y63_N16
dffeas \bit_flip_count_r[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[15]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[15] .is_wysiwyg = "true";
defparam \bit_flip_count_r[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y63_N18
stratixv_lcell_comb \Add4~65 (
// Equation(s):
// \Add4~65_sumout  = SUM(( bit_flip_count_r[16] ) + ( GND ) + ( \Add4~62  ))
// \Add4~66  = CARRY(( bit_flip_count_r[16] ) + ( GND ) + ( \Add4~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~65_sumout ),
	.cout(\Add4~66 ),
	.shareout());
// synopsys translate_off
defparam \Add4~65 .extended_lut = "off";
defparam \Add4~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y63_N19
dffeas \bit_flip_count_r[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[16]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[16] .is_wysiwyg = "true";
defparam \bit_flip_count_r[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y63_N21
stratixv_lcell_comb \Add4~69 (
// Equation(s):
// \Add4~69_sumout  = SUM(( bit_flip_count_r[17] ) + ( GND ) + ( \Add4~66  ))
// \Add4~70  = CARRY(( bit_flip_count_r[17] ) + ( GND ) + ( \Add4~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~69_sumout ),
	.cout(\Add4~70 ),
	.shareout());
// synopsys translate_off
defparam \Add4~69 .extended_lut = "off";
defparam \Add4~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y63_N22
dffeas \bit_flip_count_r[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[17]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[17] .is_wysiwyg = "true";
defparam \bit_flip_count_r[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y63_N24
stratixv_lcell_comb \Add4~73 (
// Equation(s):
// \Add4~73_sumout  = SUM(( bit_flip_count_r[18] ) + ( GND ) + ( \Add4~70  ))
// \Add4~74  = CARRY(( bit_flip_count_r[18] ) + ( GND ) + ( \Add4~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~73_sumout ),
	.cout(\Add4~74 ),
	.shareout());
// synopsys translate_off
defparam \Add4~73 .extended_lut = "off";
defparam \Add4~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y63_N25
dffeas \bit_flip_count_r[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[18]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[18] .is_wysiwyg = "true";
defparam \bit_flip_count_r[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y63_N27
stratixv_lcell_comb \Add4~77 (
// Equation(s):
// \Add4~77_sumout  = SUM(( bit_flip_count_r[19] ) + ( GND ) + ( \Add4~74  ))
// \Add4~78  = CARRY(( bit_flip_count_r[19] ) + ( GND ) + ( \Add4~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~77_sumout ),
	.cout(\Add4~78 ),
	.shareout());
// synopsys translate_off
defparam \Add4~77 .extended_lut = "off";
defparam \Add4~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y63_N28
dffeas \bit_flip_count_r[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[19]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[19] .is_wysiwyg = "true";
defparam \bit_flip_count_r[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y63_N30
stratixv_lcell_comb \Add4~81 (
// Equation(s):
// \Add4~81_sumout  = SUM(( bit_flip_count_r[20] ) + ( GND ) + ( \Add4~78  ))
// \Add4~82  = CARRY(( bit_flip_count_r[20] ) + ( GND ) + ( \Add4~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~81_sumout ),
	.cout(\Add4~82 ),
	.shareout());
// synopsys translate_off
defparam \Add4~81 .extended_lut = "off";
defparam \Add4~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y63_N31
dffeas \bit_flip_count_r[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[20]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[20] .is_wysiwyg = "true";
defparam \bit_flip_count_r[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y63_N33
stratixv_lcell_comb \Add4~85 (
// Equation(s):
// \Add4~85_sumout  = SUM(( bit_flip_count_r[21] ) + ( GND ) + ( \Add4~82  ))
// \Add4~86  = CARRY(( bit_flip_count_r[21] ) + ( GND ) + ( \Add4~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~85_sumout ),
	.cout(\Add4~86 ),
	.shareout());
// synopsys translate_off
defparam \Add4~85 .extended_lut = "off";
defparam \Add4~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y63_N34
dffeas \bit_flip_count_r[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[21]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[21] .is_wysiwyg = "true";
defparam \bit_flip_count_r[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y63_N36
stratixv_lcell_comb \Add4~89 (
// Equation(s):
// \Add4~89_sumout  = SUM(( bit_flip_count_r[22] ) + ( GND ) + ( \Add4~86  ))
// \Add4~90  = CARRY(( bit_flip_count_r[22] ) + ( GND ) + ( \Add4~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~89_sumout ),
	.cout(\Add4~90 ),
	.shareout());
// synopsys translate_off
defparam \Add4~89 .extended_lut = "off";
defparam \Add4~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y63_N37
dffeas \bit_flip_count_r[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[22]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[22] .is_wysiwyg = "true";
defparam \bit_flip_count_r[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y63_N39
stratixv_lcell_comb \Add4~93 (
// Equation(s):
// \Add4~93_sumout  = SUM(( bit_flip_count_r[23] ) + ( GND ) + ( \Add4~90  ))
// \Add4~94  = CARRY(( bit_flip_count_r[23] ) + ( GND ) + ( \Add4~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~93_sumout ),
	.cout(\Add4~94 ),
	.shareout());
// synopsys translate_off
defparam \Add4~93 .extended_lut = "off";
defparam \Add4~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y63_N40
dffeas \bit_flip_count_r[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[23]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[23] .is_wysiwyg = "true";
defparam \bit_flip_count_r[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y63_N42
stratixv_lcell_comb \Add4~97 (
// Equation(s):
// \Add4~97_sumout  = SUM(( bit_flip_count_r[24] ) + ( GND ) + ( \Add4~94  ))
// \Add4~98  = CARRY(( bit_flip_count_r[24] ) + ( GND ) + ( \Add4~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~97_sumout ),
	.cout(\Add4~98 ),
	.shareout());
// synopsys translate_off
defparam \Add4~97 .extended_lut = "off";
defparam \Add4~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y63_N43
dffeas \bit_flip_count_r[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[24]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[24] .is_wysiwyg = "true";
defparam \bit_flip_count_r[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y63_N45
stratixv_lcell_comb \Add4~101 (
// Equation(s):
// \Add4~101_sumout  = SUM(( bit_flip_count_r[25] ) + ( GND ) + ( \Add4~98  ))
// \Add4~102  = CARRY(( bit_flip_count_r[25] ) + ( GND ) + ( \Add4~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~101_sumout ),
	.cout(\Add4~102 ),
	.shareout());
// synopsys translate_off
defparam \Add4~101 .extended_lut = "off";
defparam \Add4~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y63_N46
dffeas \bit_flip_count_r[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[25]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[25] .is_wysiwyg = "true";
defparam \bit_flip_count_r[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y63_N48
stratixv_lcell_comb \Add4~105 (
// Equation(s):
// \Add4~105_sumout  = SUM(( bit_flip_count_r[26] ) + ( GND ) + ( \Add4~102  ))
// \Add4~106  = CARRY(( bit_flip_count_r[26] ) + ( GND ) + ( \Add4~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~105_sumout ),
	.cout(\Add4~106 ),
	.shareout());
// synopsys translate_off
defparam \Add4~105 .extended_lut = "off";
defparam \Add4~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y63_N49
dffeas \bit_flip_count_r[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[26]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[26] .is_wysiwyg = "true";
defparam \bit_flip_count_r[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y63_N51
stratixv_lcell_comb \Add4~109 (
// Equation(s):
// \Add4~109_sumout  = SUM(( bit_flip_count_r[27] ) + ( GND ) + ( \Add4~106  ))
// \Add4~110  = CARRY(( bit_flip_count_r[27] ) + ( GND ) + ( \Add4~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~109_sumout ),
	.cout(\Add4~110 ),
	.shareout());
// synopsys translate_off
defparam \Add4~109 .extended_lut = "off";
defparam \Add4~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y63_N53
dffeas \bit_flip_count_r[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[27]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[27] .is_wysiwyg = "true";
defparam \bit_flip_count_r[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y63_N54
stratixv_lcell_comb \Add4~113 (
// Equation(s):
// \Add4~113_sumout  = SUM(( bit_flip_count_r[28] ) + ( GND ) + ( \Add4~110  ))
// \Add4~114  = CARRY(( bit_flip_count_r[28] ) + ( GND ) + ( \Add4~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~113_sumout ),
	.cout(\Add4~114 ),
	.shareout());
// synopsys translate_off
defparam \Add4~113 .extended_lut = "off";
defparam \Add4~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y63_N55
dffeas \bit_flip_count_r[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[28]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[28] .is_wysiwyg = "true";
defparam \bit_flip_count_r[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y63_N57
stratixv_lcell_comb \Add4~117 (
// Equation(s):
// \Add4~117_sumout  = SUM(( bit_flip_count_r[29] ) + ( GND ) + ( \Add4~114  ))
// \Add4~118  = CARRY(( bit_flip_count_r[29] ) + ( GND ) + ( \Add4~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~117_sumout ),
	.cout(\Add4~118 ),
	.shareout());
// synopsys translate_off
defparam \Add4~117 .extended_lut = "off";
defparam \Add4~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y63_N58
dffeas \bit_flip_count_r[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[29]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[29] .is_wysiwyg = "true";
defparam \bit_flip_count_r[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y62_N0
stratixv_lcell_comb \Add4~121 (
// Equation(s):
// \Add4~121_sumout  = SUM(( bit_flip_count_r[30] ) + ( GND ) + ( \Add4~118  ))
// \Add4~122  = CARRY(( bit_flip_count_r[30] ) + ( GND ) + ( \Add4~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~121_sumout ),
	.cout(\Add4~122 ),
	.shareout());
// synopsys translate_off
defparam \Add4~121 .extended_lut = "off";
defparam \Add4~121 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y62_N1
dffeas \bit_flip_count_r[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[30]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[30] .is_wysiwyg = "true";
defparam \bit_flip_count_r[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y62_N3
stratixv_lcell_comb \Add4~125 (
// Equation(s):
// \Add4~125_sumout  = SUM(( bit_flip_count_r[31] ) + ( GND ) + ( \Add4~122  ))
// \Add4~126  = CARRY(( bit_flip_count_r[31] ) + ( GND ) + ( \Add4~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~125_sumout ),
	.cout(\Add4~126 ),
	.shareout());
// synopsys translate_off
defparam \Add4~125 .extended_lut = "off";
defparam \Add4~125 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y62_N4
dffeas \bit_flip_count_r[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[31]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[31] .is_wysiwyg = "true";
defparam \bit_flip_count_r[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y62_N6
stratixv_lcell_comb \Add4~129 (
// Equation(s):
// \Add4~129_sumout  = SUM(( bit_flip_count_r[32] ) + ( GND ) + ( \Add4~126  ))
// \Add4~130  = CARRY(( bit_flip_count_r[32] ) + ( GND ) + ( \Add4~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[32]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~129_sumout ),
	.cout(\Add4~130 ),
	.shareout());
// synopsys translate_off
defparam \Add4~129 .extended_lut = "off";
defparam \Add4~129 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~129 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y62_N7
dffeas \bit_flip_count_r[32] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~129_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[32]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[32] .is_wysiwyg = "true";
defparam \bit_flip_count_r[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y62_N9
stratixv_lcell_comb \Add4~133 (
// Equation(s):
// \Add4~133_sumout  = SUM(( bit_flip_count_r[33] ) + ( GND ) + ( \Add4~130  ))
// \Add4~134  = CARRY(( bit_flip_count_r[33] ) + ( GND ) + ( \Add4~130  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[33]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~133_sumout ),
	.cout(\Add4~134 ),
	.shareout());
// synopsys translate_off
defparam \Add4~133 .extended_lut = "off";
defparam \Add4~133 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~133 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y62_N10
dffeas \bit_flip_count_r[33] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~133_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[33]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[33] .is_wysiwyg = "true";
defparam \bit_flip_count_r[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y62_N12
stratixv_lcell_comb \Add4~137 (
// Equation(s):
// \Add4~137_sumout  = SUM(( bit_flip_count_r[34] ) + ( GND ) + ( \Add4~134  ))
// \Add4~138  = CARRY(( bit_flip_count_r[34] ) + ( GND ) + ( \Add4~134  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[34]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~134 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~137_sumout ),
	.cout(\Add4~138 ),
	.shareout());
// synopsys translate_off
defparam \Add4~137 .extended_lut = "off";
defparam \Add4~137 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~137 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y62_N13
dffeas \bit_flip_count_r[34] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~137_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[34]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[34] .is_wysiwyg = "true";
defparam \bit_flip_count_r[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y62_N15
stratixv_lcell_comb \Add4~141 (
// Equation(s):
// \Add4~141_sumout  = SUM(( bit_flip_count_r[35] ) + ( GND ) + ( \Add4~138  ))
// \Add4~142  = CARRY(( bit_flip_count_r[35] ) + ( GND ) + ( \Add4~138  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[35]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~138 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~141_sumout ),
	.cout(\Add4~142 ),
	.shareout());
// synopsys translate_off
defparam \Add4~141 .extended_lut = "off";
defparam \Add4~141 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~141 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y62_N16
dffeas \bit_flip_count_r[35] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~141_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[35]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[35] .is_wysiwyg = "true";
defparam \bit_flip_count_r[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y62_N18
stratixv_lcell_comb \Add4~145 (
// Equation(s):
// \Add4~145_sumout  = SUM(( bit_flip_count_r[36] ) + ( GND ) + ( \Add4~142  ))
// \Add4~146  = CARRY(( bit_flip_count_r[36] ) + ( GND ) + ( \Add4~142  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[36]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~142 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~145_sumout ),
	.cout(\Add4~146 ),
	.shareout());
// synopsys translate_off
defparam \Add4~145 .extended_lut = "off";
defparam \Add4~145 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~145 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y62_N19
dffeas \bit_flip_count_r[36] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~145_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[36]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[36] .is_wysiwyg = "true";
defparam \bit_flip_count_r[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y62_N21
stratixv_lcell_comb \Add4~149 (
// Equation(s):
// \Add4~149_sumout  = SUM(( bit_flip_count_r[37] ) + ( GND ) + ( \Add4~146  ))
// \Add4~150  = CARRY(( bit_flip_count_r[37] ) + ( GND ) + ( \Add4~146  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[37]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~146 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~149_sumout ),
	.cout(\Add4~150 ),
	.shareout());
// synopsys translate_off
defparam \Add4~149 .extended_lut = "off";
defparam \Add4~149 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~149 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y62_N22
dffeas \bit_flip_count_r[37] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~149_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[37]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[37] .is_wysiwyg = "true";
defparam \bit_flip_count_r[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y62_N24
stratixv_lcell_comb \Add4~153 (
// Equation(s):
// \Add4~153_sumout  = SUM(( bit_flip_count_r[38] ) + ( GND ) + ( \Add4~150  ))
// \Add4~154  = CARRY(( bit_flip_count_r[38] ) + ( GND ) + ( \Add4~150  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[38]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~150 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~153_sumout ),
	.cout(\Add4~154 ),
	.shareout());
// synopsys translate_off
defparam \Add4~153 .extended_lut = "off";
defparam \Add4~153 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~153 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y62_N25
dffeas \bit_flip_count_r[38] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~153_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[38]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[38] .is_wysiwyg = "true";
defparam \bit_flip_count_r[38] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y62_N27
stratixv_lcell_comb \Add4~157 (
// Equation(s):
// \Add4~157_sumout  = SUM(( bit_flip_count_r[39] ) + ( GND ) + ( \Add4~154  ))
// \Add4~158  = CARRY(( bit_flip_count_r[39] ) + ( GND ) + ( \Add4~154  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[39]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~154 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~157_sumout ),
	.cout(\Add4~158 ),
	.shareout());
// synopsys translate_off
defparam \Add4~157 .extended_lut = "off";
defparam \Add4~157 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~157 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y62_N28
dffeas \bit_flip_count_r[39] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~157_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[39]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[39] .is_wysiwyg = "true";
defparam \bit_flip_count_r[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y62_N30
stratixv_lcell_comb \Add4~161 (
// Equation(s):
// \Add4~161_sumout  = SUM(( bit_flip_count_r[40] ) + ( GND ) + ( \Add4~158  ))
// \Add4~162  = CARRY(( bit_flip_count_r[40] ) + ( GND ) + ( \Add4~158  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[40]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~158 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~161_sumout ),
	.cout(\Add4~162 ),
	.shareout());
// synopsys translate_off
defparam \Add4~161 .extended_lut = "off";
defparam \Add4~161 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~161 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y62_N31
dffeas \bit_flip_count_r[40] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~161_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[40]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[40] .is_wysiwyg = "true";
defparam \bit_flip_count_r[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y62_N33
stratixv_lcell_comb \Add4~165 (
// Equation(s):
// \Add4~165_sumout  = SUM(( bit_flip_count_r[41] ) + ( GND ) + ( \Add4~162  ))
// \Add4~166  = CARRY(( bit_flip_count_r[41] ) + ( GND ) + ( \Add4~162  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[41]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~162 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~165_sumout ),
	.cout(\Add4~166 ),
	.shareout());
// synopsys translate_off
defparam \Add4~165 .extended_lut = "off";
defparam \Add4~165 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~165 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y62_N34
dffeas \bit_flip_count_r[41] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~165_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[41]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[41] .is_wysiwyg = "true";
defparam \bit_flip_count_r[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y62_N36
stratixv_lcell_comb \Add4~169 (
// Equation(s):
// \Add4~169_sumout  = SUM(( bit_flip_count_r[42] ) + ( GND ) + ( \Add4~166  ))
// \Add4~170  = CARRY(( bit_flip_count_r[42] ) + ( GND ) + ( \Add4~166  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[42]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~166 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~169_sumout ),
	.cout(\Add4~170 ),
	.shareout());
// synopsys translate_off
defparam \Add4~169 .extended_lut = "off";
defparam \Add4~169 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~169 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y62_N37
dffeas \bit_flip_count_r[42] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~169_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[42]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[42] .is_wysiwyg = "true";
defparam \bit_flip_count_r[42] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y62_N39
stratixv_lcell_comb \Add4~173 (
// Equation(s):
// \Add4~173_sumout  = SUM(( bit_flip_count_r[43] ) + ( GND ) + ( \Add4~170  ))
// \Add4~174  = CARRY(( bit_flip_count_r[43] ) + ( GND ) + ( \Add4~170  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[43]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~170 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~173_sumout ),
	.cout(\Add4~174 ),
	.shareout());
// synopsys translate_off
defparam \Add4~173 .extended_lut = "off";
defparam \Add4~173 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~173 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y62_N40
dffeas \bit_flip_count_r[43] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~173_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[43]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[43] .is_wysiwyg = "true";
defparam \bit_flip_count_r[43] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y62_N42
stratixv_lcell_comb \Add4~177 (
// Equation(s):
// \Add4~177_sumout  = SUM(( bit_flip_count_r[44] ) + ( GND ) + ( \Add4~174  ))
// \Add4~178  = CARRY(( bit_flip_count_r[44] ) + ( GND ) + ( \Add4~174  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[44]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~174 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~177_sumout ),
	.cout(\Add4~178 ),
	.shareout());
// synopsys translate_off
defparam \Add4~177 .extended_lut = "off";
defparam \Add4~177 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~177 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y62_N43
dffeas \bit_flip_count_r[44] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~177_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[44]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[44] .is_wysiwyg = "true";
defparam \bit_flip_count_r[44] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y62_N45
stratixv_lcell_comb \Add4~181 (
// Equation(s):
// \Add4~181_sumout  = SUM(( bit_flip_count_r[45] ) + ( GND ) + ( \Add4~178  ))
// \Add4~182  = CARRY(( bit_flip_count_r[45] ) + ( GND ) + ( \Add4~178  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[45]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~178 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~181_sumout ),
	.cout(\Add4~182 ),
	.shareout());
// synopsys translate_off
defparam \Add4~181 .extended_lut = "off";
defparam \Add4~181 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~181 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y62_N46
dffeas \bit_flip_count_r[45] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~181_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[45]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[45] .is_wysiwyg = "true";
defparam \bit_flip_count_r[45] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y62_N48
stratixv_lcell_comb \Add4~185 (
// Equation(s):
// \Add4~185_sumout  = SUM(( bit_flip_count_r[46] ) + ( GND ) + ( \Add4~182  ))
// \Add4~186  = CARRY(( bit_flip_count_r[46] ) + ( GND ) + ( \Add4~182  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[46]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~182 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~185_sumout ),
	.cout(\Add4~186 ),
	.shareout());
// synopsys translate_off
defparam \Add4~185 .extended_lut = "off";
defparam \Add4~185 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~185 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y62_N49
dffeas \bit_flip_count_r[46] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~185_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[46]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[46] .is_wysiwyg = "true";
defparam \bit_flip_count_r[46] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y62_N51
stratixv_lcell_comb \Add4~189 (
// Equation(s):
// \Add4~189_sumout  = SUM(( bit_flip_count_r[47] ) + ( GND ) + ( \Add4~186  ))
// \Add4~190  = CARRY(( bit_flip_count_r[47] ) + ( GND ) + ( \Add4~186  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[47]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~186 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~189_sumout ),
	.cout(\Add4~190 ),
	.shareout());
// synopsys translate_off
defparam \Add4~189 .extended_lut = "off";
defparam \Add4~189 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~189 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y62_N52
dffeas \bit_flip_count_r[47] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~189_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[47]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[47] .is_wysiwyg = "true";
defparam \bit_flip_count_r[47] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y62_N54
stratixv_lcell_comb \Add4~193 (
// Equation(s):
// \Add4~193_sumout  = SUM(( bit_flip_count_r[48] ) + ( GND ) + ( \Add4~190  ))
// \Add4~194  = CARRY(( bit_flip_count_r[48] ) + ( GND ) + ( \Add4~190  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[48]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~190 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~193_sumout ),
	.cout(\Add4~194 ),
	.shareout());
// synopsys translate_off
defparam \Add4~193 .extended_lut = "off";
defparam \Add4~193 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~193 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y62_N55
dffeas \bit_flip_count_r[48] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~193_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[48]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[48] .is_wysiwyg = "true";
defparam \bit_flip_count_r[48] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y62_N57
stratixv_lcell_comb \Add4~197 (
// Equation(s):
// \Add4~197_sumout  = SUM(( bit_flip_count_r[49] ) + ( GND ) + ( \Add4~194  ))
// \Add4~198  = CARRY(( bit_flip_count_r[49] ) + ( GND ) + ( \Add4~194  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[49]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~194 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~197_sumout ),
	.cout(\Add4~198 ),
	.shareout());
// synopsys translate_off
defparam \Add4~197 .extended_lut = "off";
defparam \Add4~197 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~197 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y62_N58
dffeas \bit_flip_count_r[49] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~197_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[49]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[49] .is_wysiwyg = "true";
defparam \bit_flip_count_r[49] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y61_N0
stratixv_lcell_comb \Add4~201 (
// Equation(s):
// \Add4~201_sumout  = SUM(( bit_flip_count_r[50] ) + ( GND ) + ( \Add4~198  ))
// \Add4~202  = CARRY(( bit_flip_count_r[50] ) + ( GND ) + ( \Add4~198  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[50]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~198 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~201_sumout ),
	.cout(\Add4~202 ),
	.shareout());
// synopsys translate_off
defparam \Add4~201 .extended_lut = "off";
defparam \Add4~201 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~201 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y61_N1
dffeas \bit_flip_count_r[50] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~201_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[50]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[50] .is_wysiwyg = "true";
defparam \bit_flip_count_r[50] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y61_N3
stratixv_lcell_comb \Add4~205 (
// Equation(s):
// \Add4~205_sumout  = SUM(( bit_flip_count_r[51] ) + ( GND ) + ( \Add4~202  ))
// \Add4~206  = CARRY(( bit_flip_count_r[51] ) + ( GND ) + ( \Add4~202  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[51]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~202 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~205_sumout ),
	.cout(\Add4~206 ),
	.shareout());
// synopsys translate_off
defparam \Add4~205 .extended_lut = "off";
defparam \Add4~205 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~205 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y61_N4
dffeas \bit_flip_count_r[51] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~205_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[51]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[51] .is_wysiwyg = "true";
defparam \bit_flip_count_r[51] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y61_N6
stratixv_lcell_comb \Add4~209 (
// Equation(s):
// \Add4~209_sumout  = SUM(( bit_flip_count_r[52] ) + ( GND ) + ( \Add4~206  ))
// \Add4~210  = CARRY(( bit_flip_count_r[52] ) + ( GND ) + ( \Add4~206  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[52]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~206 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~209_sumout ),
	.cout(\Add4~210 ),
	.shareout());
// synopsys translate_off
defparam \Add4~209 .extended_lut = "off";
defparam \Add4~209 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~209 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y61_N7
dffeas \bit_flip_count_r[52] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~209_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[52]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[52] .is_wysiwyg = "true";
defparam \bit_flip_count_r[52] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y61_N9
stratixv_lcell_comb \Add4~213 (
// Equation(s):
// \Add4~213_sumout  = SUM(( bit_flip_count_r[53] ) + ( GND ) + ( \Add4~210  ))
// \Add4~214  = CARRY(( bit_flip_count_r[53] ) + ( GND ) + ( \Add4~210  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[53]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~210 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~213_sumout ),
	.cout(\Add4~214 ),
	.shareout());
// synopsys translate_off
defparam \Add4~213 .extended_lut = "off";
defparam \Add4~213 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~213 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y61_N10
dffeas \bit_flip_count_r[53] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~213_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[53]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[53] .is_wysiwyg = "true";
defparam \bit_flip_count_r[53] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y61_N12
stratixv_lcell_comb \Add4~217 (
// Equation(s):
// \Add4~217_sumout  = SUM(( bit_flip_count_r[54] ) + ( GND ) + ( \Add4~214  ))
// \Add4~218  = CARRY(( bit_flip_count_r[54] ) + ( GND ) + ( \Add4~214  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[54]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~214 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~217_sumout ),
	.cout(\Add4~218 ),
	.shareout());
// synopsys translate_off
defparam \Add4~217 .extended_lut = "off";
defparam \Add4~217 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~217 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y61_N13
dffeas \bit_flip_count_r[54] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~217_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[54]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[54] .is_wysiwyg = "true";
defparam \bit_flip_count_r[54] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y61_N15
stratixv_lcell_comb \Add4~221 (
// Equation(s):
// \Add4~221_sumout  = SUM(( bit_flip_count_r[55] ) + ( GND ) + ( \Add4~218  ))
// \Add4~222  = CARRY(( bit_flip_count_r[55] ) + ( GND ) + ( \Add4~218  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[55]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~218 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~221_sumout ),
	.cout(\Add4~222 ),
	.shareout());
// synopsys translate_off
defparam \Add4~221 .extended_lut = "off";
defparam \Add4~221 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~221 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y61_N16
dffeas \bit_flip_count_r[55] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~221_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[55]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[55] .is_wysiwyg = "true";
defparam \bit_flip_count_r[55] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y61_N18
stratixv_lcell_comb \Add4~225 (
// Equation(s):
// \Add4~225_sumout  = SUM(( bit_flip_count_r[56] ) + ( GND ) + ( \Add4~222  ))
// \Add4~226  = CARRY(( bit_flip_count_r[56] ) + ( GND ) + ( \Add4~222  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[56]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~222 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~225_sumout ),
	.cout(\Add4~226 ),
	.shareout());
// synopsys translate_off
defparam \Add4~225 .extended_lut = "off";
defparam \Add4~225 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~225 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y61_N19
dffeas \bit_flip_count_r[56] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~225_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[56]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[56] .is_wysiwyg = "true";
defparam \bit_flip_count_r[56] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y61_N21
stratixv_lcell_comb \Add4~229 (
// Equation(s):
// \Add4~229_sumout  = SUM(( bit_flip_count_r[57] ) + ( GND ) + ( \Add4~226  ))
// \Add4~230  = CARRY(( bit_flip_count_r[57] ) + ( GND ) + ( \Add4~226  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[57]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~226 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~229_sumout ),
	.cout(\Add4~230 ),
	.shareout());
// synopsys translate_off
defparam \Add4~229 .extended_lut = "off";
defparam \Add4~229 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~229 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y61_N22
dffeas \bit_flip_count_r[57] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~229_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[57]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[57] .is_wysiwyg = "true";
defparam \bit_flip_count_r[57] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y61_N24
stratixv_lcell_comb \Add4~233 (
// Equation(s):
// \Add4~233_sumout  = SUM(( bit_flip_count_r[58] ) + ( GND ) + ( \Add4~230  ))
// \Add4~234  = CARRY(( bit_flip_count_r[58] ) + ( GND ) + ( \Add4~230  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[58]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~230 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~233_sumout ),
	.cout(\Add4~234 ),
	.shareout());
// synopsys translate_off
defparam \Add4~233 .extended_lut = "off";
defparam \Add4~233 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~233 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y61_N25
dffeas \bit_flip_count_r[58] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~233_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[58]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[58] .is_wysiwyg = "true";
defparam \bit_flip_count_r[58] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y61_N27
stratixv_lcell_comb \Add4~237 (
// Equation(s):
// \Add4~237_sumout  = SUM(( bit_flip_count_r[59] ) + ( GND ) + ( \Add4~234  ))
// \Add4~238  = CARRY(( bit_flip_count_r[59] ) + ( GND ) + ( \Add4~234  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[59]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~234 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~237_sumout ),
	.cout(\Add4~238 ),
	.shareout());
// synopsys translate_off
defparam \Add4~237 .extended_lut = "off";
defparam \Add4~237 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~237 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y61_N28
dffeas \bit_flip_count_r[59] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~237_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[59]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[59] .is_wysiwyg = "true";
defparam \bit_flip_count_r[59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y61_N30
stratixv_lcell_comb \Add4~241 (
// Equation(s):
// \Add4~241_sumout  = SUM(( bit_flip_count_r[60] ) + ( GND ) + ( \Add4~238  ))
// \Add4~242  = CARRY(( bit_flip_count_r[60] ) + ( GND ) + ( \Add4~238  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[60]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~238 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~241_sumout ),
	.cout(\Add4~242 ),
	.shareout());
// synopsys translate_off
defparam \Add4~241 .extended_lut = "off";
defparam \Add4~241 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~241 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y61_N31
dffeas \bit_flip_count_r[60] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~241_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[60]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[60] .is_wysiwyg = "true";
defparam \bit_flip_count_r[60] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y61_N33
stratixv_lcell_comb \Add4~245 (
// Equation(s):
// \Add4~245_sumout  = SUM(( bit_flip_count_r[61] ) + ( GND ) + ( \Add4~242  ))
// \Add4~246  = CARRY(( bit_flip_count_r[61] ) + ( GND ) + ( \Add4~242  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[61]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~242 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~245_sumout ),
	.cout(\Add4~246 ),
	.shareout());
// synopsys translate_off
defparam \Add4~245 .extended_lut = "off";
defparam \Add4~245 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~245 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y61_N34
dffeas \bit_flip_count_r[61] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~245_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[61]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[61] .is_wysiwyg = "true";
defparam \bit_flip_count_r[61] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y61_N36
stratixv_lcell_comb \Add4~249 (
// Equation(s):
// \Add4~249_sumout  = SUM(( bit_flip_count_r[62] ) + ( GND ) + ( \Add4~246  ))
// \Add4~250  = CARRY(( bit_flip_count_r[62] ) + ( GND ) + ( \Add4~246  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[62]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~246 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~249_sumout ),
	.cout(\Add4~250 ),
	.shareout());
// synopsys translate_off
defparam \Add4~249 .extended_lut = "off";
defparam \Add4~249 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~249 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y61_N37
dffeas \bit_flip_count_r[62] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~249_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[62]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[62] .is_wysiwyg = "true";
defparam \bit_flip_count_r[62] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y61_N39
stratixv_lcell_comb \Add4~253 (
// Equation(s):
// \Add4~253_sumout  = SUM(( bit_flip_count_r[63] ) + ( GND ) + ( \Add4~250  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bit_flip_count_r[63]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~250 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~253_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add4~253 .extended_lut = "off";
defparam \Add4~253 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~253 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y61_N40
dffeas \bit_flip_count_r[63] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add4~253_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\gen_address_r[17]~2_combout ),
	.sload(gnd),
	.ena(\bit_flip_count_r[33]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_flip_count_r[63]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_flip_count_r[63] .is_wysiwyg = "true";
defparam \bit_flip_count_r[63] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X206_Y129_N57
stratixv_io_ibuf \pattern_rb[32]~input (
	.i(pattern_rb[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[32]~input_o ));
// synopsys translate_off
defparam \pattern_rb[32]~input .bus_hold = "false";
defparam \pattern_rb[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X194_Y0_N101
stratixv_io_ibuf \pattern_rb[33]~input (
	.i(pattern_rb[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[33]~input_o ));
// synopsys translate_off
defparam \pattern_rb[33]~input .bus_hold = "false";
defparam \pattern_rb[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X186_Y129_N1
stratixv_io_ibuf \pattern_rb[34]~input (
	.i(pattern_rb[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[34]~input_o ));
// synopsys translate_off
defparam \pattern_rb[34]~input .bus_hold = "false";
defparam \pattern_rb[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X199_Y129_N129
stratixv_io_ibuf \pattern_rb[35]~input (
	.i(pattern_rb[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[35]~input_o ));
// synopsys translate_off
defparam \pattern_rb[35]~input .bus_hold = "false";
defparam \pattern_rb[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X196_Y0_N29
stratixv_io_ibuf \pattern_rb[36]~input (
	.i(pattern_rb[36]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[36]~input_o ));
// synopsys translate_off
defparam \pattern_rb[36]~input .bus_hold = "false";
defparam \pattern_rb[36]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X210_Y2_N6
stratixv_io_ibuf \pattern_rb[37]~input (
	.i(pattern_rb[37]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[37]~input_o ));
// synopsys translate_off
defparam \pattern_rb[37]~input .bus_hold = "false";
defparam \pattern_rb[37]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X210_Y127_N62
stratixv_io_ibuf \pattern_rb[38]~input (
	.i(pattern_rb[38]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[38]~input_o ));
// synopsys translate_off
defparam \pattern_rb[38]~input .bus_hold = "false";
defparam \pattern_rb[38]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X210_Y3_N110
stratixv_io_ibuf \pattern_rb[39]~input (
	.i(pattern_rb[39]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[39]~input_o ));
// synopsys translate_off
defparam \pattern_rb[39]~input .bus_hold = "false";
defparam \pattern_rb[39]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X201_Y0_N1
stratixv_io_ibuf \pattern_rb[40]~input (
	.i(pattern_rb[40]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[40]~input_o ));
// synopsys translate_off
defparam \pattern_rb[40]~input .bus_hold = "false";
defparam \pattern_rb[40]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X202_Y0_N45
stratixv_io_ibuf \pattern_rb[41]~input (
	.i(pattern_rb[41]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[41]~input_o ));
// synopsys translate_off
defparam \pattern_rb[41]~input .bus_hold = "false";
defparam \pattern_rb[41]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X197_Y129_N101
stratixv_io_ibuf \pattern_rb[42]~input (
	.i(pattern_rb[42]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[42]~input_o ));
// synopsys translate_off
defparam \pattern_rb[42]~input .bus_hold = "false";
defparam \pattern_rb[42]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X201_Y129_N57
stratixv_io_ibuf \pattern_rb[43]~input (
	.i(pattern_rb[43]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[43]~input_o ));
// synopsys translate_off
defparam \pattern_rb[43]~input .bus_hold = "false";
defparam \pattern_rb[43]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X192_Y129_N73
stratixv_io_ibuf \pattern_rb[44]~input (
	.i(pattern_rb[44]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[44]~input_o ));
// synopsys translate_off
defparam \pattern_rb[44]~input .bus_hold = "false";
defparam \pattern_rb[44]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X184_Y0_N129
stratixv_io_ibuf \pattern_rb[45]~input (
	.i(pattern_rb[45]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[45]~input_o ));
// synopsys translate_off
defparam \pattern_rb[45]~input .bus_hold = "false";
defparam \pattern_rb[45]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X181_Y0_N85
stratixv_io_ibuf \pattern_rb[46]~input (
	.i(pattern_rb[46]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[46]~input_o ));
// synopsys translate_off
defparam \pattern_rb[46]~input .bus_hold = "false";
defparam \pattern_rb[46]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X210_Y121_N60
stratixv_io_ibuf \pattern_rb[47]~input (
	.i(pattern_rb[47]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[47]~input_o ));
// synopsys translate_off
defparam \pattern_rb[47]~input .bus_hold = "false";
defparam \pattern_rb[47]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X210_Y6_N76
stratixv_io_ibuf \pattern_rb[48]~input (
	.i(pattern_rb[48]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[48]~input_o ));
// synopsys translate_off
defparam \pattern_rb[48]~input .bus_hold = "false";
defparam \pattern_rb[48]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X196_Y129_N29
stratixv_io_ibuf \pattern_rb[49]~input (
	.i(pattern_rb[49]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[49]~input_o ));
// synopsys translate_off
defparam \pattern_rb[49]~input .bus_hold = "false";
defparam \pattern_rb[49]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X210_Y124_N4
stratixv_io_ibuf \pattern_rb[50]~input (
	.i(pattern_rb[50]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[50]~input_o ));
// synopsys translate_off
defparam \pattern_rb[50]~input .bus_hold = "false";
defparam \pattern_rb[50]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X199_Y0_N129
stratixv_io_ibuf \pattern_rb[51]~input (
	.i(pattern_rb[51]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[51]~input_o ));
// synopsys translate_off
defparam \pattern_rb[51]~input .bus_hold = "false";
defparam \pattern_rb[51]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X192_Y129_N101
stratixv_io_ibuf \pattern_rb[52]~input (
	.i(pattern_rb[52]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[52]~input_o ));
// synopsys translate_off
defparam \pattern_rb[52]~input .bus_hold = "false";
defparam \pattern_rb[52]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X186_Y129_N57
stratixv_io_ibuf \pattern_rb[53]~input (
	.i(pattern_rb[53]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[53]~input_o ));
// synopsys translate_off
defparam \pattern_rb[53]~input .bus_hold = "false";
defparam \pattern_rb[53]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X177_Y129_N73
stratixv_io_ibuf \pattern_rb[54]~input (
	.i(pattern_rb[54]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[54]~input_o ));
// synopsys translate_off
defparam \pattern_rb[54]~input .bus_hold = "false";
defparam \pattern_rb[54]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X187_Y129_N73
stratixv_io_ibuf \pattern_rb[55]~input (
	.i(pattern_rb[55]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[55]~input_o ));
// synopsys translate_off
defparam \pattern_rb[55]~input .bus_hold = "false";
defparam \pattern_rb[55]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X186_Y0_N29
stratixv_io_ibuf \pattern_rb[56]~input (
	.i(pattern_rb[56]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[56]~input_o ));
// synopsys translate_off
defparam \pattern_rb[56]~input .bus_hold = "false";
defparam \pattern_rb[56]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X187_Y0_N45
stratixv_io_ibuf \pattern_rb[57]~input (
	.i(pattern_rb[57]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[57]~input_o ));
// synopsys translate_off
defparam \pattern_rb[57]~input .bus_hold = "false";
defparam \pattern_rb[57]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X206_Y0_N85
stratixv_io_ibuf \pattern_rb[58]~input (
	.i(pattern_rb[58]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[58]~input_o ));
// synopsys translate_off
defparam \pattern_rb[58]~input .bus_hold = "false";
defparam \pattern_rb[58]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X210_Y4_N132
stratixv_io_ibuf \pattern_rb[59]~input (
	.i(pattern_rb[59]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[59]~input_o ));
// synopsys translate_off
defparam \pattern_rb[59]~input .bus_hold = "false";
defparam \pattern_rb[59]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y2_N34
stratixv_io_ibuf \pattern_rb[60]~input (
	.i(pattern_rb[60]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[60]~input_o ));
// synopsys translate_off
defparam \pattern_rb[60]~input .bus_hold = "false";
defparam \pattern_rb[60]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X210_Y127_N90
stratixv_io_ibuf \pattern_rb[61]~input (
	.i(pattern_rb[61]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[61]~input_o ));
// synopsys translate_off
defparam \pattern_rb[61]~input .bus_hold = "false";
defparam \pattern_rb[61]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X210_Y9_N132
stratixv_io_ibuf \pattern_rb[62]~input (
	.i(pattern_rb[62]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[62]~input_o ));
// synopsys translate_off
defparam \pattern_rb[62]~input .bus_hold = "false";
defparam \pattern_rb[62]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y1_N132
stratixv_io_ibuf \pattern_rb[63]~input (
	.i(pattern_rb[63]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[63]~input_o ));
// synopsys translate_off
defparam \pattern_rb[63]~input .bus_hold = "false";
defparam \pattern_rb[63]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X184_Y0_N73
stratixv_io_ibuf \pattern_rb[29]~input (
	.i(pattern_rb[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[29]~input_o ));
// synopsys translate_off
defparam \pattern_rb[29]~input .bus_hold = "false";
defparam \pattern_rb[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X199_Y129_N101
stratixv_io_ibuf \pattern_rb[30]~input (
	.i(pattern_rb[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[30]~input_o ));
// synopsys translate_off
defparam \pattern_rb[30]~input .bus_hold = "false";
defparam \pattern_rb[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X184_Y0_N101
stratixv_io_ibuf \pattern_rb[31]~input (
	.i(pattern_rb[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pattern_rb[31]~input_o ));
// synopsys translate_off
defparam \pattern_rb[31]~input .bus_hold = "false";
defparam \pattern_rb[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X107_Y91_N3
stratixv_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
