# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab1_parteF_BCD.srcs/sources_1/new/BCD_counter.vhd" \
"../../../../lab1_parteF_BCD.srcs/sim_1/new/testbench_parteF_BCD_counter.vhd" \

# Do not sort compile order
nosort
