# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../new-spi-demo.srcs/sources_1/ip/my_clk_generator" \
"../../../../new-spi-demo.srcs/sources_1/ip/my_clk_generator/my_clk_generator_clk_wiz.v" \
"../../../../new-spi-demo.srcs/sources_1/ip/my_clk_generator/my_clk_generator.v" \
"../../../../new-spi-demo.srcs/sources_1/imports/spi-xyh/spi-xyh.v" \
"../../../../new-spi-demo.srcs/sources_1/imports/spi-xyh/spi_state_machine.v" \
"../../../../new-spi-demo.srcs/sources_1/new/top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
