# HW 4: Timed Counter VHDL

## Overview
A timer was written in VHDL to get practice with generics and writing testbenches. The test bench is self checking and checks multiple cases for two different timer lengths.


## Deliverables
![Successful self-checking testbench transcript](/docs/assets/hw-04_transcript.jpg)
![Waveform testing a 100ns and 200ns timer](/docs/assets/hw-04_waveform.jpg)

