

================================================================
== Vitis HLS Report for 'axis2xfMat_24_9_2160_3840_1_s'
================================================================
* Date:           Sat Jun 18 18:21:40 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        resize
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        1|  8303041|  10.000 ns|  83.030 ms|    1|  8303041|       no|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |                                                                  |                                                       |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
        |                             Instance                             |                         Module                        |   min   |   max   |    min    |    max    | min |  max |   Type  |
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |grp_axis2xfMat_24_9_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_102  |axis2xfMat_24_9_2160_3840_1_Pipeline_loop_col_zxi2mat  |        2|     3842|  20.000 ns|  38.420 us|    2|  3842|       no|
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- loop_row_axi2mat  |        0|  8303040|  4 ~ 3844|          -|          -|  0 ~ 2160|        no|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     32|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      39|     90|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     74|    -|
|Register         |        -|    -|      17|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      56|    196|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+----+----+-----+
    |                             Instance                             |                         Module                        | BRAM_18K| DSP| FF | LUT| URAM|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+----+----+-----+
    |grp_axis2xfMat_24_9_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_102  |axis2xfMat_24_9_2160_3840_1_Pipeline_loop_col_zxi2mat  |        0|   0|  39|  90|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+----+----+-----+
    |Total                                                             |                                                       |        0|   0|  39|  90|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_5_fu_140_p2        |         +|   0|  0|  12|          12|           1|
    |icmp_ln45_fu_135_p2  |      icmp|   0|  0|  18|          32|          32|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  32|          45|          34|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |i_fu_70                  |   9|          2|   12|         24|
    |src_TREADY_int_regslice  |   9|          2|    1|          2|
    |src_mat_420_write        |   9|          2|    1|          2|
    |src_mat_cols_c_blk_n     |   9|          2|    1|          2|
    |src_mat_rows_c_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  74|         16|   18|         38|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                     | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                      |   3|   0|    3|          0|
    |ap_done_reg                                                                    |   1|   0|    1|          0|
    |grp_axis2xfMat_24_9_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_102_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_70                                                                        |  12|   0|   12|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                          |  17|   0|   17|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  axis2xfMat<24, 9, 2160, 3840, 1>|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  axis2xfMat<24, 9, 2160, 3840, 1>|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  axis2xfMat<24, 9, 2160, 3840, 1>|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  axis2xfMat<24, 9, 2160, 3840, 1>|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  axis2xfMat<24, 9, 2160, 3840, 1>|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  axis2xfMat<24, 9, 2160, 3840, 1>|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  axis2xfMat<24, 9, 2160, 3840, 1>|  return value|
|src_TDATA              |   in|   24|        axis|                      src_V_data_V|       pointer|
|src_TVALID             |   in|    1|        axis|                      src_V_dest_V|       pointer|
|src_TREADY             |  out|    1|        axis|                      src_V_dest_V|       pointer|
|src_TDEST              |   in|    1|        axis|                      src_V_dest_V|       pointer|
|src_TKEEP              |   in|    3|        axis|                      src_V_keep_V|       pointer|
|src_TSTRB              |   in|    3|        axis|                      src_V_strb_V|       pointer|
|src_TUSER              |   in|    1|        axis|                      src_V_user_V|       pointer|
|src_TLAST              |   in|    1|        axis|                      src_V_last_V|       pointer|
|src_TID                |   in|    1|        axis|                        src_V_id_V|       pointer|
|p_read                 |   in|   32|     ap_none|                            p_read|        scalar|
|p_read1                |   in|   32|     ap_none|                           p_read1|        scalar|
|src_mat_420_din        |  out|   24|     ap_fifo|                       src_mat_420|       pointer|
|src_mat_420_full_n     |   in|    1|     ap_fifo|                       src_mat_420|       pointer|
|src_mat_420_write      |  out|    1|     ap_fifo|                       src_mat_420|       pointer|
|src_mat_rows_c_din     |  out|   32|     ap_fifo|                    src_mat_rows_c|       pointer|
|src_mat_rows_c_full_n  |   in|    1|     ap_fifo|                    src_mat_rows_c|       pointer|
|src_mat_rows_c_write   |  out|    1|     ap_fifo|                    src_mat_rows_c|       pointer|
|src_mat_cols_c_din     |  out|   32|     ap_fifo|                    src_mat_cols_c|       pointer|
|src_mat_cols_c_full_n  |   in|    1|     ap_fifo|                    src_mat_cols_c|       pointer|
|src_mat_cols_c_write   |  out|    1|     ap_fifo|                    src_mat_cols_c|       pointer|
+-----------------------+-----+-----+------------+----------------------------------+--------------+

