[{"schematic":[["analog/pfet",[0,-32,0],{"W":"16"}],["analog/nfet",[0,0,0],{"W":"4"}],["vdd",[0,-32,0]],["ground",[0,32,0]],["gates/nand2",[-72,-24,0]],["gates/nor2",[-72,8,0]],["gates/inverter",[-96,56,0]],["port",[-96,-8,0],{"signal":"A"}],["wire",[-96,-8,0,24,0]],["wire",[-96,24,0,24,0]],["port",[-96,56,0],{"signal":"E"}],["wire",[-64,56,0,8,0],{"signal":"EN"}],["wire",[-72,-24,0,-8,0],{"signal":"E"}],["wire",[-72,8,0,-8,0],{"signal":"EN"}],["port",[0,0,4],{"signal":"Z"}],["wire",[-96,-8,0,0,32]]],"icon":[["terminal",[0,0,0],{"name":"A"}],["terminal",[32,0,4],{"name":"Z"}],["line",[8,-8,0,0,16]],["line",[8,8,0,16,-8]],["line",[24,0,0,-16,-8]],["property",[19,3,0],{"format":"{name}","align":"top-left"}],["terminal",[16,16,3],{"name":"E"}],["line",[16,8,0,0,-4]]],"test":[["test",".power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group inputs A E\n.group outputs Z\n\n.cycle assert inputs tran 9n sample outputs tran 1n\n00 -\n01 L\n10 -\n11 H\n\n\n.plot A E\n.plot Z\n"]]},{"name":{"label":"Name","type":"string","value":"","edit":"yes","choices":[""]}}]
