// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module AXI4Deinterleaver(
  input         clock,
                reset,
  output        auto_in_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_in_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]  auto_in_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [30:0] auto_in_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [7:0]  auto_in_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]  auto_in_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [1:0]  auto_in_aw_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_in_aw_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]  auto_in_aw_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]  auto_in_aw_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]  auto_in_aw_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_in_aw_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [4:0]  auto_in_aw_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_in_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_in_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [63:0] auto_in_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [7:0]  auto_in_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_in_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_in_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_in_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_in_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [1:0]  auto_in_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_in_b_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [4:0]  auto_in_b_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_in_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_in_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]  auto_in_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [30:0] auto_in_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [7:0]  auto_in_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]  auto_in_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [1:0]  auto_in_ar_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_in_ar_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]  auto_in_ar_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]  auto_in_ar_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]  auto_in_ar_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_in_ar_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [4:0]  auto_in_ar_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_in_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_in_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_in_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [63:0] auto_in_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [1:0]  auto_in_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_in_r_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [4:0]  auto_in_r_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_in_r_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_out_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_out_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_out_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [30:0] auto_out_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [7:0]  auto_out_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_out_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [1:0]  auto_out_aw_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_out_aw_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_out_aw_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_out_aw_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_out_aw_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_out_aw_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [4:0]  auto_out_aw_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_out_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_out_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [63:0] auto_out_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [7:0]  auto_out_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_out_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]  auto_out_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [1:0]  auto_out_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]  auto_out_b_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [4:0]  auto_out_b_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_out_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_out_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_out_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [30:0] auto_out_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [7:0]  auto_out_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_out_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [1:0]  auto_out_ar_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_out_ar_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_out_ar_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_out_ar_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_out_ar_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_out_ar_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [4:0]  auto_out_ar_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_out_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_out_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]  auto_out_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [63:0] auto_out_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [1:0]  auto_out_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]  auto_out_r_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [4:0]  auto_out_r_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_out_r_bits_last	// src/main/scala/diplomacy/LazyModule.scala:367:18
);

  wire              auto_in_aw_valid_0 = auto_in_aw_valid;
  wire [3:0]        auto_in_aw_bits_id_0 = auto_in_aw_bits_id;
  wire [30:0]       auto_in_aw_bits_addr_0 = auto_in_aw_bits_addr;
  wire [7:0]        auto_in_aw_bits_len_0 = auto_in_aw_bits_len;
  wire [2:0]        auto_in_aw_bits_size_0 = auto_in_aw_bits_size;
  wire [1:0]        auto_in_aw_bits_burst_0 = auto_in_aw_bits_burst;
  wire              auto_in_aw_bits_lock_0 = auto_in_aw_bits_lock;
  wire [3:0]        auto_in_aw_bits_cache_0 = auto_in_aw_bits_cache;
  wire [2:0]        auto_in_aw_bits_prot_0 = auto_in_aw_bits_prot;
  wire [3:0]        auto_in_aw_bits_qos_0 = auto_in_aw_bits_qos;
  wire [3:0]        auto_in_aw_bits_echo_tl_state_size_0 =
    auto_in_aw_bits_echo_tl_state_size;
  wire [4:0]        auto_in_aw_bits_echo_tl_state_source_0 =
    auto_in_aw_bits_echo_tl_state_source;
  wire              auto_in_w_valid_0 = auto_in_w_valid;
  wire [63:0]       auto_in_w_bits_data_0 = auto_in_w_bits_data;
  wire [7:0]        auto_in_w_bits_strb_0 = auto_in_w_bits_strb;
  wire              auto_in_w_bits_last_0 = auto_in_w_bits_last;
  wire              auto_in_b_ready_0 = auto_in_b_ready;
  wire              auto_in_ar_valid_0 = auto_in_ar_valid;
  wire [3:0]        auto_in_ar_bits_id_0 = auto_in_ar_bits_id;
  wire [30:0]       auto_in_ar_bits_addr_0 = auto_in_ar_bits_addr;
  wire [7:0]        auto_in_ar_bits_len_0 = auto_in_ar_bits_len;
  wire [2:0]        auto_in_ar_bits_size_0 = auto_in_ar_bits_size;
  wire [1:0]        auto_in_ar_bits_burst_0 = auto_in_ar_bits_burst;
  wire              auto_in_ar_bits_lock_0 = auto_in_ar_bits_lock;
  wire [3:0]        auto_in_ar_bits_cache_0 = auto_in_ar_bits_cache;
  wire [2:0]        auto_in_ar_bits_prot_0 = auto_in_ar_bits_prot;
  wire [3:0]        auto_in_ar_bits_qos_0 = auto_in_ar_bits_qos;
  wire [3:0]        auto_in_ar_bits_echo_tl_state_size_0 =
    auto_in_ar_bits_echo_tl_state_size;
  wire [4:0]        auto_in_ar_bits_echo_tl_state_source_0 =
    auto_in_ar_bits_echo_tl_state_source;
  wire              auto_in_r_ready_0 = auto_in_r_ready;
  wire              auto_out_aw_ready_0 = auto_out_aw_ready;
  wire              auto_out_w_ready_0 = auto_out_w_ready;
  wire              auto_out_b_valid_0 = auto_out_b_valid;
  wire [3:0]        auto_out_b_bits_id_0 = auto_out_b_bits_id;
  wire [1:0]        auto_out_b_bits_resp_0 = auto_out_b_bits_resp;
  wire [3:0]        auto_out_b_bits_echo_tl_state_size_0 =
    auto_out_b_bits_echo_tl_state_size;
  wire [4:0]        auto_out_b_bits_echo_tl_state_source_0 =
    auto_out_b_bits_echo_tl_state_source;
  wire              auto_out_ar_ready_0 = auto_out_ar_ready;
  wire              auto_out_r_valid_0 = auto_out_r_valid;
  wire [3:0]        auto_out_r_bits_id_0 = auto_out_r_bits_id;
  wire [63:0]       auto_out_r_bits_data_0 = auto_out_r_bits_data;
  wire [1:0]        auto_out_r_bits_resp_0 = auto_out_r_bits_resp;
  wire [3:0]        auto_out_r_bits_echo_tl_state_size_0 =
    auto_out_r_bits_echo_tl_state_size;
  wire [4:0]        auto_out_r_bits_echo_tl_state_source_0 =
    auto_out_r_bits_echo_tl_state_source;
  wire              auto_out_r_bits_last_0 = auto_out_r_bits_last;
  wire              queue_wire_5_enq_ready = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_5_deq_valid = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_5_deq_bits_last = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_6_enq_ready = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_6_deq_valid = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_6_deq_bits_last = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_7_enq_ready = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_7_deq_valid = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_7_deq_bits_last = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_8_enq_ready = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_8_deq_valid = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_8_deq_bits_last = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_9_enq_ready = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_9_deq_valid = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_9_deq_bits_last = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_10_enq_ready = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_10_deq_valid = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_10_deq_bits_last = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_11_enq_ready = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_11_deq_valid = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_11_deq_bits_last = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_12_enq_ready = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_12_deq_valid = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_12_deq_bits_last = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_13_enq_ready = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_13_deq_valid = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_13_deq_bits_last = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_14_enq_ready = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_14_deq_valid = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_14_deq_bits_last = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_15_enq_ready = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_15_deq_valid = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_15_deq_bits_last = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              deq_bits_5_last = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire              deq_bits_6_last = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire              deq_bits_7_last = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire              deq_bits_8_last = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire              deq_bits_9_last = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire              deq_bits_10_last = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire              deq_bits_11_last = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire              deq_bits_12_last = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire              deq_bits_13_last = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire              deq_bits_14_last = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire              deq_bits_15_last = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire              enq_readys_5 = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:126:33
  wire              enq_readys_6 = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:126:33
  wire              enq_readys_7 = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:126:33
  wire              enq_readys_8 = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:126:33
  wire              enq_readys_9 = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:126:33
  wire              enq_readys_10 = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:126:33
  wire              enq_readys_11 = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:126:33
  wire              enq_readys_12 = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:126:33
  wire              enq_readys_13 = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:126:33
  wire              enq_readys_14 = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:126:33
  wire              enq_readys_15 = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:126:33
  wire [4:0]        queue_wire_5_deq_bits_echo_tl_state_source = 5'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [4:0]        queue_wire_6_deq_bits_echo_tl_state_source = 5'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [4:0]        queue_wire_7_deq_bits_echo_tl_state_source = 5'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [4:0]        queue_wire_8_deq_bits_echo_tl_state_source = 5'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [4:0]        queue_wire_9_deq_bits_echo_tl_state_source = 5'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [4:0]        queue_wire_10_deq_bits_echo_tl_state_source = 5'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [4:0]        queue_wire_11_deq_bits_echo_tl_state_source = 5'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [4:0]        queue_wire_12_deq_bits_echo_tl_state_source = 5'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [4:0]        queue_wire_13_deq_bits_echo_tl_state_source = 5'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [4:0]        queue_wire_14_deq_bits_echo_tl_state_source = 5'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [4:0]        queue_wire_15_deq_bits_echo_tl_state_source = 5'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [4:0]        deq_bits_5_echo_tl_state_source = 5'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [4:0]        deq_bits_6_echo_tl_state_source = 5'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [4:0]        deq_bits_7_echo_tl_state_source = 5'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [4:0]        deq_bits_8_echo_tl_state_source = 5'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [4:0]        deq_bits_9_echo_tl_state_source = 5'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [4:0]        deq_bits_10_echo_tl_state_source = 5'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [4:0]        deq_bits_11_echo_tl_state_source = 5'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [4:0]        deq_bits_12_echo_tl_state_source = 5'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [4:0]        deq_bits_13_echo_tl_state_source = 5'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [4:0]        deq_bits_14_echo_tl_state_source = 5'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [4:0]        deq_bits_15_echo_tl_state_source = 5'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [3:0]        queue_wire_5_deq_bits_id = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        queue_wire_5_deq_bits_echo_tl_state_size = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        queue_wire_5_count = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        queue_wire_6_deq_bits_id = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        queue_wire_6_deq_bits_echo_tl_state_size = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        queue_wire_6_count = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        queue_wire_7_deq_bits_id = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        queue_wire_7_deq_bits_echo_tl_state_size = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        queue_wire_7_count = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        queue_wire_8_deq_bits_id = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        queue_wire_8_deq_bits_echo_tl_state_size = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        queue_wire_8_count = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        queue_wire_9_deq_bits_id = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        queue_wire_9_deq_bits_echo_tl_state_size = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        queue_wire_9_count = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        queue_wire_10_deq_bits_id = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        queue_wire_10_deq_bits_echo_tl_state_size = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        queue_wire_10_count = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        queue_wire_11_deq_bits_id = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        queue_wire_11_deq_bits_echo_tl_state_size = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        queue_wire_11_count = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        queue_wire_12_deq_bits_id = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        queue_wire_12_deq_bits_echo_tl_state_size = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        queue_wire_12_count = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        queue_wire_13_deq_bits_id = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        queue_wire_13_deq_bits_echo_tl_state_size = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        queue_wire_13_count = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        queue_wire_14_deq_bits_id = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        queue_wire_14_deq_bits_echo_tl_state_size = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        queue_wire_14_count = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        queue_wire_15_deq_bits_id = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        queue_wire_15_deq_bits_echo_tl_state_size = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        queue_wire_15_count = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        pending_hi_lo = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        pending_hi_hi = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        deq_bits_5_id = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        deq_bits_5_echo_tl_state_size = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        deq_bits_6_id = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        deq_bits_6_echo_tl_state_size = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        deq_bits_7_id = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        deq_bits_7_echo_tl_state_size = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        deq_bits_8_id = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        deq_bits_8_echo_tl_state_size = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        deq_bits_9_id = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        deq_bits_9_echo_tl_state_size = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        deq_bits_10_id = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        deq_bits_10_echo_tl_state_size = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        deq_bits_11_id = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        deq_bits_11_echo_tl_state_size = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        deq_bits_12_id = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        deq_bits_12_echo_tl_state_size = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        deq_bits_13_id = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        deq_bits_13_echo_tl_state_size = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        deq_bits_14_id = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        deq_bits_14_echo_tl_state_size = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        deq_bits_15_id = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [3:0]        deq_bits_15_echo_tl_state_size = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [1:0]        queue_wire_5_deq_bits_resp = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [1:0]        queue_wire_6_deq_bits_resp = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [1:0]        queue_wire_7_deq_bits_resp = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [1:0]        queue_wire_8_deq_bits_resp = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [1:0]        queue_wire_9_deq_bits_resp = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [1:0]        queue_wire_10_deq_bits_resp = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [1:0]        queue_wire_11_deq_bits_resp = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [1:0]        queue_wire_12_deq_bits_resp = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [1:0]        queue_wire_13_deq_bits_resp = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [1:0]        queue_wire_14_deq_bits_resp = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [1:0]        queue_wire_15_deq_bits_resp = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [1:0]        pending_lo_hi_hi = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [1:0]        pending_hi_lo_lo = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [1:0]        pending_hi_lo_hi = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [1:0]        pending_hi_hi_lo = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [1:0]        pending_hi_hi_hi = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [1:0]        deq_bits_5_resp = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [1:0]        deq_bits_6_resp = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [1:0]        deq_bits_7_resp = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [1:0]        deq_bits_8_resp = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [1:0]        deq_bits_9_resp = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [1:0]        deq_bits_10_resp = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [1:0]        deq_bits_11_resp = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [1:0]        deq_bits_12_resp = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [1:0]        deq_bits_13_resp = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [1:0]        deq_bits_14_resp = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [1:0]        deq_bits_15_resp = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [63:0]       queue_wire_5_deq_bits_data = 64'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [63:0]       queue_wire_6_deq_bits_data = 64'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [63:0]       queue_wire_7_deq_bits_data = 64'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [63:0]       queue_wire_8_deq_bits_data = 64'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [63:0]       queue_wire_9_deq_bits_data = 64'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [63:0]       queue_wire_10_deq_bits_data = 64'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [63:0]       queue_wire_11_deq_bits_data = 64'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [63:0]       queue_wire_12_deq_bits_data = 64'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [63:0]       queue_wire_13_deq_bits_data = 64'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [63:0]       queue_wire_14_deq_bits_data = 64'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [63:0]       queue_wire_15_deq_bits_data = 64'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [63:0]       deq_bits_5_data = 64'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [63:0]       deq_bits_6_data = 64'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [63:0]       deq_bits_7_data = 64'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [63:0]       deq_bits_8_data = 64'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [63:0]       deq_bits_9_data = 64'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [63:0]       deq_bits_10_data = 64'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [63:0]       deq_bits_11_data = 64'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [63:0]       deq_bits_12_data = 64'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [63:0]       deq_bits_13_data = 64'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [63:0]       deq_bits_14_data = 64'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [63:0]       deq_bits_15_data = 64'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31
  wire [7:0]        pending_hi = 8'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:90:26
  wire              nodeIn_aw_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire              nodeIn_aw_valid = auto_in_aw_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]        nodeIn_aw_bits_id = auto_in_aw_bits_id_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [30:0]       nodeIn_aw_bits_addr = auto_in_aw_bits_addr_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]        nodeIn_aw_bits_len = auto_in_aw_bits_len_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]        nodeIn_aw_bits_size = auto_in_aw_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]        nodeIn_aw_bits_burst = auto_in_aw_bits_burst_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire              nodeIn_aw_bits_lock = auto_in_aw_bits_lock_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]        nodeIn_aw_bits_cache = auto_in_aw_bits_cache_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]        nodeIn_aw_bits_prot = auto_in_aw_bits_prot_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]        nodeIn_aw_bits_qos = auto_in_aw_bits_qos_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]        nodeIn_aw_bits_echo_tl_state_size =
    auto_in_aw_bits_echo_tl_state_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]        nodeIn_aw_bits_echo_tl_state_source =
    auto_in_aw_bits_echo_tl_state_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire              nodeIn_w_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire              nodeIn_w_valid = auto_in_w_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]       nodeIn_w_bits_data = auto_in_w_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]        nodeIn_w_bits_strb = auto_in_w_bits_strb_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire              nodeIn_w_bits_last = auto_in_w_bits_last_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire              nodeIn_b_ready = auto_in_b_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire              nodeIn_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]        nodeIn_b_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]        nodeIn_b_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]        nodeIn_b_bits_echo_tl_state_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]        nodeIn_b_bits_echo_tl_state_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire              nodeIn_ar_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire              nodeIn_ar_valid = auto_in_ar_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]        nodeIn_ar_bits_id = auto_in_ar_bits_id_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [30:0]       nodeIn_ar_bits_addr = auto_in_ar_bits_addr_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]        nodeIn_ar_bits_len = auto_in_ar_bits_len_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]        nodeIn_ar_bits_size = auto_in_ar_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]        nodeIn_ar_bits_burst = auto_in_ar_bits_burst_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire              nodeIn_ar_bits_lock = auto_in_ar_bits_lock_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]        nodeIn_ar_bits_cache = auto_in_ar_bits_cache_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]        nodeIn_ar_bits_prot = auto_in_ar_bits_prot_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]        nodeIn_ar_bits_qos = auto_in_ar_bits_qos_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]        nodeIn_ar_bits_echo_tl_state_size =
    auto_in_ar_bits_echo_tl_state_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]        nodeIn_ar_bits_echo_tl_state_source =
    auto_in_ar_bits_echo_tl_state_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire              nodeIn_r_ready = auto_in_r_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire              nodeIn_r_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]        nodeIn_r_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]       nodeIn_r_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]        nodeIn_r_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]        nodeIn_r_bits_echo_tl_state_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]        nodeIn_r_bits_echo_tl_state_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire              nodeIn_r_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire              nodeOut_aw_ready = auto_out_aw_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_aw_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        nodeOut_aw_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [30:0]       nodeOut_aw_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]        nodeOut_aw_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]        nodeOut_aw_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]        nodeOut_aw_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_aw_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        nodeOut_aw_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]        nodeOut_aw_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        nodeOut_aw_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        nodeOut_aw_bits_echo_tl_state_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]        nodeOut_aw_bits_echo_tl_state_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_w_ready = auto_out_w_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_w_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]       nodeOut_w_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]        nodeOut_w_bits_strb;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_w_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_b_valid = auto_out_b_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        nodeOut_b_bits_id = auto_out_b_bits_id_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]        nodeOut_b_bits_resp = auto_out_b_bits_resp_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        nodeOut_b_bits_echo_tl_state_size =
    auto_out_b_bits_echo_tl_state_size_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]        nodeOut_b_bits_echo_tl_state_source =
    auto_out_b_bits_echo_tl_state_source_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_ar_ready = auto_out_ar_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_ar_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        nodeOut_ar_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [30:0]       nodeOut_ar_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]        nodeOut_ar_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]        nodeOut_ar_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]        nodeOut_ar_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_ar_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        nodeOut_ar_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]        nodeOut_ar_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        nodeOut_ar_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        nodeOut_ar_bits_echo_tl_state_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]        nodeOut_ar_bits_echo_tl_state_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_r_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_r_valid = auto_out_r_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        nodeOut_r_bits_id = auto_out_r_bits_id_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]       nodeOut_r_bits_data = auto_out_r_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]        nodeOut_r_bits_resp = auto_out_r_bits_resp_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        nodeOut_r_bits_echo_tl_state_size =
    auto_out_r_bits_echo_tl_state_size_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]        nodeOut_r_bits_echo_tl_state_source =
    auto_out_r_bits_echo_tl_state_source_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_r_bits_last = auto_out_r_bits_last_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              auto_in_aw_ready_0 = nodeIn_aw_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeOut_aw_valid = nodeIn_aw_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_aw_bits_id = nodeIn_aw_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_aw_bits_addr = nodeIn_aw_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_aw_bits_len = nodeIn_aw_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_aw_bits_size = nodeIn_aw_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_aw_bits_burst = nodeIn_aw_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_aw_bits_lock = nodeIn_aw_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_aw_bits_cache = nodeIn_aw_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_aw_bits_prot = nodeIn_aw_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_aw_bits_qos = nodeIn_aw_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_aw_bits_echo_tl_state_size = nodeIn_aw_bits_echo_tl_state_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_aw_bits_echo_tl_state_source = nodeIn_aw_bits_echo_tl_state_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire              auto_in_w_ready_0 = nodeIn_w_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeOut_w_valid = nodeIn_w_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_w_bits_data = nodeIn_w_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_w_bits_strb = nodeIn_w_bits_strb;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_w_bits_last = nodeIn_w_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_b_ready = nodeIn_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire              auto_in_b_valid_0 = nodeIn_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]        auto_in_b_bits_id_0 = nodeIn_b_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]        auto_in_b_bits_resp_0 = nodeIn_b_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]        auto_in_b_bits_echo_tl_state_size_0 =
    nodeIn_b_bits_echo_tl_state_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]        auto_in_b_bits_echo_tl_state_source_0 =
    nodeIn_b_bits_echo_tl_state_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire              auto_in_ar_ready_0 = nodeIn_ar_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeOut_ar_valid = nodeIn_ar_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_ar_bits_id = nodeIn_ar_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_ar_bits_addr = nodeIn_ar_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_ar_bits_len = nodeIn_ar_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_ar_bits_size = nodeIn_ar_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_ar_bits_burst = nodeIn_ar_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_ar_bits_lock = nodeIn_ar_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_ar_bits_cache = nodeIn_ar_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_ar_bits_prot = nodeIn_ar_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_ar_bits_qos = nodeIn_ar_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_ar_bits_echo_tl_state_size = nodeIn_ar_bits_echo_tl_state_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_ar_bits_echo_tl_state_source = nodeIn_ar_bits_echo_tl_state_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire              auto_in_r_valid_0 = nodeIn_r_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]        auto_in_r_bits_id_0 = nodeIn_r_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]       auto_in_r_bits_data_0 = nodeIn_r_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]        auto_in_r_bits_resp_0 = nodeIn_r_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]        auto_in_r_bits_echo_tl_state_size_0 =
    nodeIn_r_bits_echo_tl_state_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]        auto_in_r_bits_echo_tl_state_source_0 =
    nodeIn_r_bits_echo_tl_state_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire              auto_in_r_bits_last_0 = nodeIn_r_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeIn_aw_ready = nodeOut_aw_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire              auto_out_aw_valid_0 = nodeOut_aw_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        auto_out_aw_bits_id_0 = nodeOut_aw_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [30:0]       auto_out_aw_bits_addr_0 = nodeOut_aw_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]        auto_out_aw_bits_len_0 = nodeOut_aw_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]        auto_out_aw_bits_size_0 = nodeOut_aw_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]        auto_out_aw_bits_burst_0 = nodeOut_aw_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              auto_out_aw_bits_lock_0 = nodeOut_aw_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        auto_out_aw_bits_cache_0 = nodeOut_aw_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]        auto_out_aw_bits_prot_0 = nodeOut_aw_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        auto_out_aw_bits_qos_0 = nodeOut_aw_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        auto_out_aw_bits_echo_tl_state_size_0 =
    nodeOut_aw_bits_echo_tl_state_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]        auto_out_aw_bits_echo_tl_state_source_0 =
    nodeOut_aw_bits_echo_tl_state_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeIn_w_ready = nodeOut_w_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire              auto_out_w_valid_0 = nodeOut_w_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]       auto_out_w_bits_data_0 = nodeOut_w_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]        auto_out_w_bits_strb_0 = nodeOut_w_bits_strb;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              auto_out_w_bits_last_0 = nodeOut_w_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              auto_out_b_ready_0 = nodeOut_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeIn_b_valid = nodeOut_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeIn_b_bits_id = nodeOut_b_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeIn_b_bits_resp = nodeOut_b_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeIn_b_bits_echo_tl_state_size = nodeOut_b_bits_echo_tl_state_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeIn_b_bits_echo_tl_state_source = nodeOut_b_bits_echo_tl_state_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeIn_ar_ready = nodeOut_ar_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire              auto_out_ar_valid_0 = nodeOut_ar_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        auto_out_ar_bits_id_0 = nodeOut_ar_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [30:0]       auto_out_ar_bits_addr_0 = nodeOut_ar_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]        auto_out_ar_bits_len_0 = nodeOut_ar_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]        auto_out_ar_bits_size_0 = nodeOut_ar_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]        auto_out_ar_bits_burst_0 = nodeOut_ar_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              auto_out_ar_bits_lock_0 = nodeOut_ar_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        auto_out_ar_bits_cache_0 = nodeOut_ar_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]        auto_out_ar_bits_prot_0 = nodeOut_ar_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        auto_out_ar_bits_qos_0 = nodeOut_ar_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        auto_out_ar_bits_echo_tl_state_size_0 =
    nodeOut_ar_bits_echo_tl_state_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]        auto_out_ar_bits_echo_tl_state_source_0 =
    nodeOut_ar_bits_echo_tl_state_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              auto_out_r_ready_0 = nodeOut_r_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        queue_wire_5_enq_bits_id = nodeOut_r_bits_id;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        queue_wire_6_enq_bits_id = nodeOut_r_bits_id;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        queue_wire_7_enq_bits_id = nodeOut_r_bits_id;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        queue_wire_8_enq_bits_id = nodeOut_r_bits_id;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        queue_wire_9_enq_bits_id = nodeOut_r_bits_id;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        queue_wire_10_enq_bits_id = nodeOut_r_bits_id;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        queue_wire_11_enq_bits_id = nodeOut_r_bits_id;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        queue_wire_12_enq_bits_id = nodeOut_r_bits_id;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        queue_wire_13_enq_bits_id = nodeOut_r_bits_id;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        queue_wire_14_enq_bits_id = nodeOut_r_bits_id;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        queue_wire_15_enq_bits_id = nodeOut_r_bits_id;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        enq_OH_shiftAmount = nodeOut_r_bits_id;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]       queue_wire_5_enq_bits_data = nodeOut_r_bits_data;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]       queue_wire_6_enq_bits_data = nodeOut_r_bits_data;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]       queue_wire_7_enq_bits_data = nodeOut_r_bits_data;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]       queue_wire_8_enq_bits_data = nodeOut_r_bits_data;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]       queue_wire_9_enq_bits_data = nodeOut_r_bits_data;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]       queue_wire_10_enq_bits_data = nodeOut_r_bits_data;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]       queue_wire_11_enq_bits_data = nodeOut_r_bits_data;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]       queue_wire_12_enq_bits_data = nodeOut_r_bits_data;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]       queue_wire_13_enq_bits_data = nodeOut_r_bits_data;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]       queue_wire_14_enq_bits_data = nodeOut_r_bits_data;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]       queue_wire_15_enq_bits_data = nodeOut_r_bits_data;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]        queue_wire_5_enq_bits_resp = nodeOut_r_bits_resp;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]        queue_wire_6_enq_bits_resp = nodeOut_r_bits_resp;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]        queue_wire_7_enq_bits_resp = nodeOut_r_bits_resp;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]        queue_wire_8_enq_bits_resp = nodeOut_r_bits_resp;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]        queue_wire_9_enq_bits_resp = nodeOut_r_bits_resp;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]        queue_wire_10_enq_bits_resp = nodeOut_r_bits_resp;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]        queue_wire_11_enq_bits_resp = nodeOut_r_bits_resp;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]        queue_wire_12_enq_bits_resp = nodeOut_r_bits_resp;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]        queue_wire_13_enq_bits_resp = nodeOut_r_bits_resp;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]        queue_wire_14_enq_bits_resp = nodeOut_r_bits_resp;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]        queue_wire_15_enq_bits_resp = nodeOut_r_bits_resp;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        queue_wire_5_enq_bits_echo_tl_state_size =
    nodeOut_r_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        queue_wire_6_enq_bits_echo_tl_state_size =
    nodeOut_r_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        queue_wire_7_enq_bits_echo_tl_state_size =
    nodeOut_r_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        queue_wire_8_enq_bits_echo_tl_state_size =
    nodeOut_r_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        queue_wire_9_enq_bits_echo_tl_state_size =
    nodeOut_r_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        queue_wire_10_enq_bits_echo_tl_state_size =
    nodeOut_r_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        queue_wire_11_enq_bits_echo_tl_state_size =
    nodeOut_r_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        queue_wire_12_enq_bits_echo_tl_state_size =
    nodeOut_r_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        queue_wire_13_enq_bits_echo_tl_state_size =
    nodeOut_r_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        queue_wire_14_enq_bits_echo_tl_state_size =
    nodeOut_r_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        queue_wire_15_enq_bits_echo_tl_state_size =
    nodeOut_r_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]        queue_wire_5_enq_bits_echo_tl_state_source =
    nodeOut_r_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]        queue_wire_6_enq_bits_echo_tl_state_source =
    nodeOut_r_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]        queue_wire_7_enq_bits_echo_tl_state_source =
    nodeOut_r_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]        queue_wire_8_enq_bits_echo_tl_state_source =
    nodeOut_r_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]        queue_wire_9_enq_bits_echo_tl_state_source =
    nodeOut_r_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]        queue_wire_10_enq_bits_echo_tl_state_source =
    nodeOut_r_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]        queue_wire_11_enq_bits_echo_tl_state_source =
    nodeOut_r_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]        queue_wire_12_enq_bits_echo_tl_state_source =
    nodeOut_r_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]        queue_wire_13_enq_bits_echo_tl_state_source =
    nodeOut_r_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]        queue_wire_14_enq_bits_echo_tl_state_source =
    nodeOut_r_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]        queue_wire_15_enq_bits_echo_tl_state_source =
    nodeOut_r_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              queue_wire_5_enq_bits_last = nodeOut_r_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              queue_wire_6_enq_bits_last = nodeOut_r_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              queue_wire_7_enq_bits_last = nodeOut_r_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              queue_wire_8_enq_bits_last = nodeOut_r_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              queue_wire_9_enq_bits_last = nodeOut_r_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              queue_wire_10_enq_bits_last = nodeOut_r_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              queue_wire_11_enq_bits_last = nodeOut_r_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              queue_wire_12_enq_bits_last = nodeOut_r_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              queue_wire_13_enq_bits_last = nodeOut_r_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              queue_wire_14_enq_bits_last = nodeOut_r_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              queue_wire_15_enq_bits_last = nodeOut_r_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  reg               locked;	// src/main/scala/amba/axi4/Deinterleaver.scala:83:29
  assign nodeIn_r_valid = locked;	// src/main/scala/amba/axi4/Deinterleaver.scala:83:29, src/main/scala/diplomacy/Nodes.scala:1214:17
  reg  [3:0]        deq_id;	// src/main/scala/amba/axi4/Deinterleaver.scala:84:25
  wire [3:0]        deq_OH_shiftAmount = deq_id;	// src/main/scala/amba/axi4/Deinterleaver.scala:84:25, src/main/scala/chisel3/util/OneHot.scala:64:49
  wire [15:0]       deq_OH = 16'h1 << deq_OH_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:{12,27}
  wire [15:0]       enq_OH = 16'h1 << enq_OH_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:{12,27}
  reg  [3:0]        pending_count;	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32
  wire              enq_OH_bools_0 = enq_OH[0];	// src/main/scala/amba/axi4/Deinterleaver.scala:95:29, :123:35, src/main/scala/chisel3/util/OneHot.scala:65:27
  wire              _pending_inc_T_13 = nodeOut_r_ready & nodeOut_r_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              pending_inc =
    enq_OH_bools_0 & _pending_inc_T_13 & nodeOut_r_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:95:47, :123:35, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              deq_OH_bools_0 = deq_OH[0];	// src/main/scala/amba/axi4/Deinterleaver.scala:96:29, :117:35, src/main/scala/chisel3/util/OneHot.scala:65:27
  wire              _queue_wire_15_deq_ready_T = nodeIn_r_ready & nodeIn_r_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire              pending_dec =
    deq_OH_bools_0 & _queue_wire_15_deq_ready_T & nodeIn_r_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:96:46, :117:35, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]        pending_next =
    pending_count + {3'h0, pending_inc} - {3'h0, pending_dec};	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :94:28, :95:47, :96:46, :97:{27,40}
  reg  [3:0]        pending_count_1;	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32
  wire              enq_OH_bools_1 = enq_OH[1];	// src/main/scala/amba/axi4/Deinterleaver.scala:95:29, :123:35, src/main/scala/chisel3/util/OneHot.scala:65:27
  wire              pending_inc_1 =
    enq_OH_bools_1 & _pending_inc_T_13 & nodeOut_r_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:95:47, :123:35, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              deq_OH_bools_1 = deq_OH[1];	// src/main/scala/amba/axi4/Deinterleaver.scala:96:29, :117:35, src/main/scala/chisel3/util/OneHot.scala:65:27
  wire              pending_dec_1 =
    deq_OH_bools_1 & _queue_wire_15_deq_ready_T & nodeIn_r_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:96:46, :117:35, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]        pending_next_1 =
    pending_count_1 + {3'h0, pending_inc_1} - {3'h0, pending_dec_1};	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :94:28, :95:47, :96:46, :97:{27,40}
  reg  [3:0]        pending_count_2;	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32
  wire              enq_OH_bools_2 = enq_OH[2];	// src/main/scala/amba/axi4/Deinterleaver.scala:95:29, :123:35, src/main/scala/chisel3/util/OneHot.scala:65:27
  wire              pending_inc_2 =
    enq_OH_bools_2 & _pending_inc_T_13 & nodeOut_r_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:95:47, :123:35, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              deq_OH_bools_2 = deq_OH[2];	// src/main/scala/amba/axi4/Deinterleaver.scala:96:29, :117:35, src/main/scala/chisel3/util/OneHot.scala:65:27
  wire              pending_dec_2 =
    deq_OH_bools_2 & _queue_wire_15_deq_ready_T & nodeIn_r_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:96:46, :117:35, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]        pending_next_2 =
    pending_count_2 + {3'h0, pending_inc_2} - {3'h0, pending_dec_2};	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :94:28, :95:47, :96:46, :97:{27,40}
  reg  [3:0]        pending_count_3;	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32
  wire              enq_OH_bools_3 = enq_OH[3];	// src/main/scala/amba/axi4/Deinterleaver.scala:95:29, :123:35, src/main/scala/chisel3/util/OneHot.scala:65:27
  wire              pending_inc_3 =
    enq_OH_bools_3 & _pending_inc_T_13 & nodeOut_r_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:95:47, :123:35, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              deq_OH_bools_3 = deq_OH[3];	// src/main/scala/amba/axi4/Deinterleaver.scala:96:29, :117:35, src/main/scala/chisel3/util/OneHot.scala:65:27
  wire              pending_dec_3 =
    deq_OH_bools_3 & _queue_wire_15_deq_ready_T & nodeIn_r_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:96:46, :117:35, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]        pending_next_3 =
    pending_count_3 + {3'h0, pending_inc_3} - {3'h0, pending_dec_3};	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :94:28, :95:47, :96:46, :97:{27,40}
  reg  [3:0]        pending_count_4;	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32
  wire              enq_OH_bools_4 = enq_OH[4];	// src/main/scala/amba/axi4/Deinterleaver.scala:95:29, :123:35, src/main/scala/chisel3/util/OneHot.scala:65:27
  wire              pending_inc_4 =
    enq_OH_bools_4 & _pending_inc_T_13 & nodeOut_r_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:95:47, :123:35, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              deq_OH_bools_4 = deq_OH[4];	// src/main/scala/amba/axi4/Deinterleaver.scala:96:29, :117:35, src/main/scala/chisel3/util/OneHot.scala:65:27
  wire              pending_dec_4 =
    deq_OH_bools_4 & _queue_wire_15_deq_ready_T & nodeIn_r_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:96:46, :117:35, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire              queue_wire_5_enq_valid;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_6_enq_valid;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_7_enq_valid;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_8_enq_valid;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_9_enq_valid;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_10_enq_valid;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_11_enq_valid;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_12_enq_valid;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_13_enq_valid;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_14_enq_valid;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire              queue_wire_15_enq_valid;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25
  wire [3:0]        pending_next_4 =
    pending_count_4 + {3'h0, pending_inc_4} - {3'h0, pending_dec_4};	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :94:28, :95:47, :96:46, :97:{27,40}
  `ifndef SYNTHESIS	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
    always @(posedge clock) begin	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
      if (~reset & queue_wire_5_enq_valid) begin	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :76:19
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
          $error("Assertion failed: ID 5 should not be used\n    at Deinterleaver.scala:76 assert(!q.enq.valid, s\"ID ${i} should not be used\")\n");	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
        if (`STOP_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
          $fatal;	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
      end
      if (~reset & queue_wire_6_enq_valid) begin	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :76:19
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
          $error("Assertion failed: ID 6 should not be used\n    at Deinterleaver.scala:76 assert(!q.enq.valid, s\"ID ${i} should not be used\")\n");	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
        if (`STOP_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
          $fatal;	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
      end
      if (~reset & queue_wire_7_enq_valid) begin	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :76:19
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
          $error("Assertion failed: ID 7 should not be used\n    at Deinterleaver.scala:76 assert(!q.enq.valid, s\"ID ${i} should not be used\")\n");	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
        if (`STOP_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
          $fatal;	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
      end
      if (~reset & queue_wire_8_enq_valid) begin	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :76:19
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
          $error("Assertion failed: ID 8 should not be used\n    at Deinterleaver.scala:76 assert(!q.enq.valid, s\"ID ${i} should not be used\")\n");	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
        if (`STOP_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
          $fatal;	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
      end
      if (~reset & queue_wire_9_enq_valid) begin	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :76:19
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
          $error("Assertion failed: ID 9 should not be used\n    at Deinterleaver.scala:76 assert(!q.enq.valid, s\"ID ${i} should not be used\")\n");	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
        if (`STOP_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
          $fatal;	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
      end
      if (~reset & queue_wire_10_enq_valid) begin	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :76:19
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
          $error("Assertion failed: ID 10 should not be used\n    at Deinterleaver.scala:76 assert(!q.enq.valid, s\"ID ${i} should not be used\")\n");	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
        if (`STOP_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
          $fatal;	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
      end
      if (~reset & queue_wire_11_enq_valid) begin	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :76:19
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
          $error("Assertion failed: ID 11 should not be used\n    at Deinterleaver.scala:76 assert(!q.enq.valid, s\"ID ${i} should not be used\")\n");	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
        if (`STOP_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
          $fatal;	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
      end
      if (~reset & queue_wire_12_enq_valid) begin	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :76:19
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
          $error("Assertion failed: ID 12 should not be used\n    at Deinterleaver.scala:76 assert(!q.enq.valid, s\"ID ${i} should not be used\")\n");	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
        if (`STOP_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
          $fatal;	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
      end
      if (~reset & queue_wire_13_enq_valid) begin	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :76:19
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
          $error("Assertion failed: ID 13 should not be used\n    at Deinterleaver.scala:76 assert(!q.enq.valid, s\"ID ${i} should not be used\")\n");	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
        if (`STOP_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
          $fatal;	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
      end
      if (~reset & queue_wire_14_enq_valid) begin	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :76:19
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
          $error("Assertion failed: ID 14 should not be used\n    at Deinterleaver.scala:76 assert(!q.enq.valid, s\"ID ${i} should not be used\")\n");	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
        if (`STOP_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
          $fatal;	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
      end
      if (~reset & queue_wire_15_enq_valid) begin	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :76:19
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
          $error("Assertion failed: ID 15 should not be used\n    at Deinterleaver.scala:76 assert(!q.enq.valid, s\"ID ${i} should not be used\")\n");	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
        if (`STOP_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
          $fatal;	// src/main/scala/amba/axi4/Deinterleaver.scala:76:19
      end
      if (~reset & ~(~pending_dec | (|pending_count))) begin	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :96:46, :100:{20,21,26,35}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:100:20
          $error("Assertion failed\n    at Deinterleaver.scala:100 assert (!dec || count =/= 0.U)\n");	// src/main/scala/amba/axi4/Deinterleaver.scala:100:20
        if (`STOP_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:100:20
          $fatal;	// src/main/scala/amba/axi4/Deinterleaver.scala:100:20
      end
      if (~reset & ~(~pending_inc | pending_count != 4'h8)) begin	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:47, :101:{20,21,26,35}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:101:20
          $error("Assertion failed\n    at Deinterleaver.scala:101 assert (!inc || count =/= beats.U)\n");	// src/main/scala/amba/axi4/Deinterleaver.scala:101:20
        if (`STOP_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:101:20
          $fatal;	// src/main/scala/amba/axi4/Deinterleaver.scala:101:20
      end
      if (~reset & ~(~pending_dec_1 | (|pending_count_1))) begin	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :96:46, :100:{20,21,26,35}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:100:20
          $error("Assertion failed\n    at Deinterleaver.scala:100 assert (!dec || count =/= 0.U)\n");	// src/main/scala/amba/axi4/Deinterleaver.scala:100:20
        if (`STOP_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:100:20
          $fatal;	// src/main/scala/amba/axi4/Deinterleaver.scala:100:20
      end
      if (~reset & ~(~pending_inc_1 | pending_count_1 != 4'h8)) begin	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:47, :101:{20,21,26,35}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:101:20
          $error("Assertion failed\n    at Deinterleaver.scala:101 assert (!inc || count =/= beats.U)\n");	// src/main/scala/amba/axi4/Deinterleaver.scala:101:20
        if (`STOP_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:101:20
          $fatal;	// src/main/scala/amba/axi4/Deinterleaver.scala:101:20
      end
      if (~reset & ~(~pending_dec_2 | (|pending_count_2))) begin	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :96:46, :100:{20,21,26,35}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:100:20
          $error("Assertion failed\n    at Deinterleaver.scala:100 assert (!dec || count =/= 0.U)\n");	// src/main/scala/amba/axi4/Deinterleaver.scala:100:20
        if (`STOP_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:100:20
          $fatal;	// src/main/scala/amba/axi4/Deinterleaver.scala:100:20
      end
      if (~reset & ~(~pending_inc_2 | pending_count_2 != 4'h8)) begin	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:47, :101:{20,21,26,35}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:101:20
          $error("Assertion failed\n    at Deinterleaver.scala:101 assert (!inc || count =/= beats.U)\n");	// src/main/scala/amba/axi4/Deinterleaver.scala:101:20
        if (`STOP_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:101:20
          $fatal;	// src/main/scala/amba/axi4/Deinterleaver.scala:101:20
      end
      if (~reset & ~(~pending_dec_3 | (|pending_count_3))) begin	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :96:46, :100:{20,21,26,35}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:100:20
          $error("Assertion failed\n    at Deinterleaver.scala:100 assert (!dec || count =/= 0.U)\n");	// src/main/scala/amba/axi4/Deinterleaver.scala:100:20
        if (`STOP_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:100:20
          $fatal;	// src/main/scala/amba/axi4/Deinterleaver.scala:100:20
      end
      if (~reset & ~(~pending_inc_3 | pending_count_3 != 4'h8)) begin	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:47, :101:{20,21,26,35}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:101:20
          $error("Assertion failed\n    at Deinterleaver.scala:101 assert (!inc || count =/= beats.U)\n");	// src/main/scala/amba/axi4/Deinterleaver.scala:101:20
        if (`STOP_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:101:20
          $fatal;	// src/main/scala/amba/axi4/Deinterleaver.scala:101:20
      end
      if (~reset & ~(~pending_dec_4 | (|pending_count_4))) begin	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :96:46, :100:{20,21,26,35}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:100:20
          $error("Assertion failed\n    at Deinterleaver.scala:100 assert (!dec || count =/= 0.U)\n");	// src/main/scala/amba/axi4/Deinterleaver.scala:100:20
        if (`STOP_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:100:20
          $fatal;	// src/main/scala/amba/axi4/Deinterleaver.scala:100:20
      end
      if (~reset & ~(~pending_inc_4 | pending_count_4 != 4'h8)) begin	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:47, :101:{20,21,26,35}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:101:20
          $error("Assertion failed\n    at Deinterleaver.scala:101 assert (!inc || count =/= beats.U)\n");	// src/main/scala/amba/axi4/Deinterleaver.scala:101:20
        if (`STOP_COND_)	// src/main/scala/amba/axi4/Deinterleaver.scala:101:20
          $fatal;	// src/main/scala/amba/axi4/Deinterleaver.scala:101:20
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [1:0]        pending_lo_lo_lo = {|pending_next_1, |pending_next};	// src/main/scala/amba/axi4/Deinterleaver.scala:90:26, :94:28, :102:18
  wire [1:0]        pending_lo_lo_hi = {|pending_next_3, |pending_next_2};	// src/main/scala/amba/axi4/Deinterleaver.scala:90:26, :94:28, :102:18
  wire [3:0]        pending_lo_lo = {pending_lo_lo_hi, pending_lo_lo_lo};	// src/main/scala/amba/axi4/Deinterleaver.scala:90:26
  wire [1:0]        pending_lo_hi_lo = {1'h0, |pending_next_4};	// src/main/scala/amba/axi4/Deinterleaver.scala:90:26, :94:28, :102:18
  wire [3:0]        pending_lo_hi = {2'h0, pending_lo_hi_lo};	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31
  wire [7:0]        pending_lo = {pending_lo_hi, pending_lo_lo};	// src/main/scala/amba/axi4/Deinterleaver.scala:90:26
  wire [15:0]       pending = {8'h0, pending_lo};	// src/main/scala/amba/axi4/Deinterleaver.scala:90:26
  wire [14:0]       _winner_T_2 = pending[14:0] | {pending[13:0], 1'h0};	// src/main/scala/amba/axi4/Deinterleaver.scala:90:26, src/main/scala/util/package.scala:245:{43,53}
  wire [14:0]       _winner_T_5 = _winner_T_2 | {_winner_T_2[12:0], 2'h0};	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31, src/main/scala/util/package.scala:245:{43,53}
  wire [14:0]       _winner_T_8 = _winner_T_5 | {_winner_T_5[10:0], 4'h0};	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31, src/main/scala/util/package.scala:245:{43,53}
  wire [16:0]       winner =
    {1'h0, {~(_winner_T_8 | {_winner_T_8[6:0], 8'h0}), 1'h1} & pending};	// src/main/scala/amba/axi4/Deinterleaver.scala:90:26, :107:{31,33}, src/main/scala/util/package.scala:245:{43,53}
  wire              deq_id_hi = winner[16];	// src/main/scala/amba/axi4/Deinterleaver.scala:107:31, src/main/scala/chisel3/util/OneHot.scala:30:18
  wire [15:0]       deq_id_lo = winner[15:0];	// src/main/scala/amba/axi4/Deinterleaver.scala:107:31, src/main/scala/chisel3/util/OneHot.scala:31:18
  wire [15:0]       _deq_id_T_1 = {15'h0, deq_id_hi} | deq_id_lo;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28, :65:12
  wire [7:0]        deq_id_hi_1 = _deq_id_T_1[15:8];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [7:0]        deq_id_lo_1 = _deq_id_T_1[7:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire [7:0]        _deq_id_T_3 = deq_id_hi_1 | deq_id_lo_1;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [3:0]        deq_id_hi_2 = _deq_id_T_3[7:4];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [3:0]        deq_id_lo_2 = _deq_id_T_3[3:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire [3:0]        _deq_id_T_5 = deq_id_hi_2 | deq_id_lo_2;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [1:0]        deq_id_hi_3 = _deq_id_T_5[3:2];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [1:0]        deq_id_lo_3 = _deq_id_T_5[1:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire [3:0]        deq_bits_0_id;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire [3:0]        deq_bits_1_id;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire [3:0]        deq_bits_2_id;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire [3:0]        deq_bits_3_id;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire [3:0]        deq_bits_4_id;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire [15:0][3:0]  _GEN =
    {{4'h0},
     {4'h0},
     {4'h0},
     {4'h0},
     {4'h0},
     {4'h0},
     {4'h0},
     {4'h0},
     {4'h0},
     {4'h0},
     {4'h0},
     {deq_bits_4_id},
     {deq_bits_3_id},
     {deq_bits_2_id},
     {deq_bits_1_id},
     {deq_bits_0_id}};	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31, :116:20
  assign nodeIn_r_bits_id = _GEN[deq_id];	// src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :116:20, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]       deq_bits_0_data;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire [63:0]       deq_bits_1_data;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire [63:0]       deq_bits_2_data;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire [63:0]       deq_bits_3_data;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire [63:0]       deq_bits_4_data;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire [15:0][63:0] _GEN_0 =
    {{64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {64'h0},
     {deq_bits_4_data},
     {deq_bits_3_data},
     {deq_bits_2_data},
     {deq_bits_1_data},
     {deq_bits_0_data}};	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31, :116:20
  assign nodeIn_r_bits_data = _GEN_0[deq_id];	// src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :116:20, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]        deq_bits_0_resp;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire [1:0]        deq_bits_1_resp;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire [1:0]        deq_bits_2_resp;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire [1:0]        deq_bits_3_resp;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire [1:0]        deq_bits_4_resp;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire [15:0][1:0]  _GEN_1 =
    {{2'h0},
     {2'h0},
     {2'h0},
     {2'h0},
     {2'h0},
     {2'h0},
     {2'h0},
     {2'h0},
     {2'h0},
     {2'h0},
     {2'h0},
     {deq_bits_4_resp},
     {deq_bits_3_resp},
     {deq_bits_2_resp},
     {deq_bits_1_resp},
     {deq_bits_0_resp}};	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31, :116:20
  assign nodeIn_r_bits_resp = _GEN_1[deq_id];	// src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :116:20, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]        deq_bits_0_echo_tl_state_size;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire [3:0]        deq_bits_1_echo_tl_state_size;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire [3:0]        deq_bits_2_echo_tl_state_size;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire [3:0]        deq_bits_3_echo_tl_state_size;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire [3:0]        deq_bits_4_echo_tl_state_size;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire [15:0][3:0]  _GEN_2 =
    {{4'h0},
     {4'h0},
     {4'h0},
     {4'h0},
     {4'h0},
     {4'h0},
     {4'h0},
     {4'h0},
     {4'h0},
     {4'h0},
     {4'h0},
     {deq_bits_4_echo_tl_state_size},
     {deq_bits_3_echo_tl_state_size},
     {deq_bits_2_echo_tl_state_size},
     {deq_bits_1_echo_tl_state_size},
     {deq_bits_0_echo_tl_state_size}};	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :115:31, :116:20
  assign nodeIn_r_bits_echo_tl_state_size = _GEN_2[deq_id];	// src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :116:20, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]        deq_bits_0_echo_tl_state_source;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire [4:0]        deq_bits_1_echo_tl_state_source;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire [4:0]        deq_bits_2_echo_tl_state_source;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire [4:0]        deq_bits_3_echo_tl_state_source;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire [4:0]        deq_bits_4_echo_tl_state_source;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire [15:0][4:0]  _GEN_3 =
    {{5'h0},
     {5'h0},
     {5'h0},
     {5'h0},
     {5'h0},
     {5'h0},
     {5'h0},
     {5'h0},
     {5'h0},
     {5'h0},
     {5'h0},
     {deq_bits_4_echo_tl_state_source},
     {deq_bits_3_echo_tl_state_source},
     {deq_bits_2_echo_tl_state_source},
     {deq_bits_1_echo_tl_state_source},
     {deq_bits_0_echo_tl_state_source}};	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :115:31, :116:20
  assign nodeIn_r_bits_echo_tl_state_source = _GEN_3[deq_id];	// src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :116:20, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire              deq_bits_0_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire              deq_bits_1_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire              deq_bits_2_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire              deq_bits_3_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire              deq_bits_4_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31
  wire [15:0]       _GEN_4 =
    {{1'h0},
     {1'h0},
     {1'h0},
     {1'h0},
     {1'h0},
     {1'h0},
     {1'h0},
     {1'h0},
     {1'h0},
     {1'h0},
     {1'h0},
     {deq_bits_4_last},
     {deq_bits_3_last},
     {deq_bits_2_last},
     {deq_bits_1_last},
     {deq_bits_0_last}};	// src/main/scala/amba/axi4/Deinterleaver.scala:115:31, :116:20
  assign nodeIn_r_bits_last = _GEN_4[deq_id];	// src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :116:20, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire              deq_OH_bools_5 = deq_OH[5];	// src/main/scala/amba/axi4/Deinterleaver.scala:117:35, src/main/scala/chisel3/util/OneHot.scala:65:27
  wire              deq_OH_bools_6 = deq_OH[6];	// src/main/scala/amba/axi4/Deinterleaver.scala:117:35, src/main/scala/chisel3/util/OneHot.scala:65:27
  wire              deq_OH_bools_7 = deq_OH[7];	// src/main/scala/amba/axi4/Deinterleaver.scala:117:35, src/main/scala/chisel3/util/OneHot.scala:65:27
  wire              deq_OH_bools_8 = deq_OH[8];	// src/main/scala/amba/axi4/Deinterleaver.scala:117:35, src/main/scala/chisel3/util/OneHot.scala:65:27
  wire              deq_OH_bools_9 = deq_OH[9];	// src/main/scala/amba/axi4/Deinterleaver.scala:117:35, src/main/scala/chisel3/util/OneHot.scala:65:27
  wire              deq_OH_bools_10 = deq_OH[10];	// src/main/scala/amba/axi4/Deinterleaver.scala:117:35, src/main/scala/chisel3/util/OneHot.scala:65:27
  wire              deq_OH_bools_11 = deq_OH[11];	// src/main/scala/amba/axi4/Deinterleaver.scala:117:35, src/main/scala/chisel3/util/OneHot.scala:65:27
  wire              deq_OH_bools_12 = deq_OH[12];	// src/main/scala/amba/axi4/Deinterleaver.scala:117:35, src/main/scala/chisel3/util/OneHot.scala:65:27
  wire              deq_OH_bools_13 = deq_OH[13];	// src/main/scala/amba/axi4/Deinterleaver.scala:117:35, src/main/scala/chisel3/util/OneHot.scala:65:27
  wire              deq_OH_bools_14 = deq_OH[14];	// src/main/scala/amba/axi4/Deinterleaver.scala:117:35, src/main/scala/chisel3/util/OneHot.scala:65:27
  wire              deq_OH_bools_15 = deq_OH[15];	// src/main/scala/amba/axi4/Deinterleaver.scala:117:35, src/main/scala/chisel3/util/OneHot.scala:65:27
  wire              queue_wire_5_deq_ready = deq_OH_bools_5 & _queue_wire_15_deq_ready_T;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :117:35, :120:28, src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire              queue_wire_6_deq_ready = deq_OH_bools_6 & _queue_wire_15_deq_ready_T;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :117:35, :120:28, src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire              queue_wire_7_deq_ready = deq_OH_bools_7 & _queue_wire_15_deq_ready_T;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :117:35, :120:28, src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire              queue_wire_8_deq_ready = deq_OH_bools_8 & _queue_wire_15_deq_ready_T;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :117:35, :120:28, src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire              queue_wire_9_deq_ready = deq_OH_bools_9 & _queue_wire_15_deq_ready_T;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :117:35, :120:28, src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire              queue_wire_10_deq_ready =
    deq_OH_bools_10 & _queue_wire_15_deq_ready_T;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :117:35, :120:28, src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire              queue_wire_11_deq_ready =
    deq_OH_bools_11 & _queue_wire_15_deq_ready_T;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :117:35, :120:28, src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire              queue_wire_12_deq_ready =
    deq_OH_bools_12 & _queue_wire_15_deq_ready_T;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :117:35, :120:28, src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire              queue_wire_13_deq_ready =
    deq_OH_bools_13 & _queue_wire_15_deq_ready_T;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :117:35, :120:28, src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire              queue_wire_14_deq_ready =
    deq_OH_bools_14 & _queue_wire_15_deq_ready_T;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :117:35, :120:28, src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire              queue_wire_15_deq_ready =
    deq_OH_bools_15 & _queue_wire_15_deq_ready_T;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :117:35, :120:28, src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire              enq_OH_bools_5 = enq_OH[5];	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35, src/main/scala/chisel3/util/OneHot.scala:65:27
  wire              enq_OH_bools_6 = enq_OH[6];	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35, src/main/scala/chisel3/util/OneHot.scala:65:27
  wire              enq_OH_bools_7 = enq_OH[7];	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35, src/main/scala/chisel3/util/OneHot.scala:65:27
  wire              enq_OH_bools_8 = enq_OH[8];	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35, src/main/scala/chisel3/util/OneHot.scala:65:27
  wire              enq_OH_bools_9 = enq_OH[9];	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35, src/main/scala/chisel3/util/OneHot.scala:65:27
  wire              enq_OH_bools_10 = enq_OH[10];	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35, src/main/scala/chisel3/util/OneHot.scala:65:27
  wire              enq_OH_bools_11 = enq_OH[11];	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35, src/main/scala/chisel3/util/OneHot.scala:65:27
  wire              enq_OH_bools_12 = enq_OH[12];	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35, src/main/scala/chisel3/util/OneHot.scala:65:27
  wire              enq_OH_bools_13 = enq_OH[13];	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35, src/main/scala/chisel3/util/OneHot.scala:65:27
  wire              enq_OH_bools_14 = enq_OH[14];	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35, src/main/scala/chisel3/util/OneHot.scala:65:27
  wire              enq_OH_bools_15 = enq_OH[15];	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35, src/main/scala/chisel3/util/OneHot.scala:65:27
  wire              enq_readys_0;	// src/main/scala/amba/axi4/Deinterleaver.scala:126:33
  wire              enq_readys_1;	// src/main/scala/amba/axi4/Deinterleaver.scala:126:33
  wire              enq_readys_2;	// src/main/scala/amba/axi4/Deinterleaver.scala:126:33
  wire              enq_readys_3;	// src/main/scala/amba/axi4/Deinterleaver.scala:126:33
  wire              enq_readys_4;	// src/main/scala/amba/axi4/Deinterleaver.scala:126:33
  wire [15:0]       _GEN_5 =
    {{1'h0},
     {1'h0},
     {1'h0},
     {1'h0},
     {1'h0},
     {1'h0},
     {1'h0},
     {1'h0},
     {1'h0},
     {1'h0},
     {1'h0},
     {enq_readys_4},
     {enq_readys_3},
     {enq_readys_2},
     {enq_readys_1},
     {enq_readys_0}};	// src/main/scala/amba/axi4/Deinterleaver.scala:126:33, :127:21
  assign nodeOut_r_ready = _GEN_5[nodeOut_r_bits_id];	// src/main/scala/amba/axi4/Deinterleaver.scala:127:21, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign queue_wire_5_enq_valid = enq_OH_bools_5 & nodeOut_r_valid;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :123:35, :129:28, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign queue_wire_6_enq_valid = enq_OH_bools_6 & nodeOut_r_valid;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :123:35, :129:28, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign queue_wire_7_enq_valid = enq_OH_bools_7 & nodeOut_r_valid;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :123:35, :129:28, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign queue_wire_8_enq_valid = enq_OH_bools_8 & nodeOut_r_valid;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :123:35, :129:28, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign queue_wire_9_enq_valid = enq_OH_bools_9 & nodeOut_r_valid;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :123:35, :129:28, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign queue_wire_10_enq_valid = enq_OH_bools_10 & nodeOut_r_valid;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :123:35, :129:28, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign queue_wire_11_enq_valid = enq_OH_bools_11 & nodeOut_r_valid;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :123:35, :129:28, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign queue_wire_12_enq_valid = enq_OH_bools_12 & nodeOut_r_valid;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :123:35, :129:28, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign queue_wire_13_enq_valid = enq_OH_bools_13 & nodeOut_r_valid;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :123:35, :129:28, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign queue_wire_14_enq_valid = enq_OH_bools_14 & nodeOut_r_valid;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :123:35, :129:28, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign queue_wire_15_enq_valid = enq_OH_bools_15 & nodeOut_r_valid;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :123:35, :129:28, src/main/scala/diplomacy/Nodes.scala:1205:17
  always @(posedge clock) begin
    automatic logic _GEN_6;	// src/main/scala/amba/axi4/Deinterleaver.scala:108:23
    _GEN_6 = ~locked | _queue_wire_15_deq_ready_T & nodeIn_r_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:83:29, :108:{15,23,37}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
    if (reset) begin
      locked <= 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:83:29
      pending_count <= 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :93:32, :115:31
      pending_count_1 <= 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :93:32, :115:31
      pending_count_2 <= 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :93:32, :115:31
      pending_count_3 <= 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :93:32, :115:31
      pending_count_4 <= 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:74:25, :90:26, :93:32, :115:31
    end
    else begin
      if (_GEN_6)	// src/main/scala/amba/axi4/Deinterleaver.scala:108:23
        locked <= |pending;	// src/main/scala/amba/axi4/Deinterleaver.scala:83:29, :90:26, :109:29
      pending_count <= pending_next;	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :94:28
      pending_count_1 <= pending_next_1;	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :94:28
      pending_count_2 <= pending_next_2;	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :94:28
      pending_count_3 <= pending_next_3;	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :94:28
      pending_count_4 <= pending_next_4;	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :94:28
    end
    if (_GEN_6)	// src/main/scala/amba/axi4/Deinterleaver.scala:108:23
      deq_id <=
        {|deq_id_hi_1, |deq_id_hi_2, |deq_id_hi_3, deq_id_hi_3[1] | deq_id_lo_3[1]};	// src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :110:18, src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{14,28}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:0];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        locked = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/amba/axi4/Deinterleaver.scala:83:29
        deq_id = _RANDOM[/*Zero width*/ 1'b0][4:1];	// src/main/scala/amba/axi4/Deinterleaver.scala:83:29, :84:25
        pending_count = _RANDOM[/*Zero width*/ 1'b0][8:5];	// src/main/scala/amba/axi4/Deinterleaver.scala:83:29, :93:32
        pending_count_1 = _RANDOM[/*Zero width*/ 1'b0][12:9];	// src/main/scala/amba/axi4/Deinterleaver.scala:83:29, :93:32
        pending_count_2 = _RANDOM[/*Zero width*/ 1'b0][16:13];	// src/main/scala/amba/axi4/Deinterleaver.scala:83:29, :93:32
        pending_count_3 = _RANDOM[/*Zero width*/ 1'b0][20:17];	// src/main/scala/amba/axi4/Deinterleaver.scala:83:29, :93:32
        pending_count_4 = _RANDOM[/*Zero width*/ 1'b0][24:21];	// src/main/scala/amba/axi4/Deinterleaver.scala:83:29, :93:32
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue_15 qs_queue_0 (	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_ready                     (enq_readys_0),
    .io_enq_valid                     (enq_OH_bools_0 & nodeOut_r_valid),	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35, :129:28, src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_id                   (nodeOut_r_bits_id),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_data                 (nodeOut_r_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_resp                 (nodeOut_r_bits_resp),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_echo_tl_state_size   (nodeOut_r_bits_echo_tl_state_size),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_echo_tl_state_source (nodeOut_r_bits_echo_tl_state_source),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_last                 (nodeOut_r_bits_last),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_deq_ready                     (deq_OH_bools_0 & _queue_wire_15_deq_ready_T),	// src/main/scala/amba/axi4/Deinterleaver.scala:117:35, :120:28, src/main/scala/chisel3/util/Decoupled.scala:52:35
    .io_deq_bits_id                   (deq_bits_0_id),
    .io_deq_bits_data                 (deq_bits_0_data),
    .io_deq_bits_resp                 (deq_bits_0_resp),
    .io_deq_bits_echo_tl_state_size   (deq_bits_0_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (deq_bits_0_echo_tl_state_source),
    .io_deq_bits_last                 (deq_bits_0_last)
  );
  Queue_15 qs_queue_1 (	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_ready                     (enq_readys_1),
    .io_enq_valid                     (enq_OH_bools_1 & nodeOut_r_valid),	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35, :129:28, src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_id                   (nodeOut_r_bits_id),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_data                 (nodeOut_r_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_resp                 (nodeOut_r_bits_resp),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_echo_tl_state_size   (nodeOut_r_bits_echo_tl_state_size),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_echo_tl_state_source (nodeOut_r_bits_echo_tl_state_source),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_last                 (nodeOut_r_bits_last),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_deq_ready                     (deq_OH_bools_1 & _queue_wire_15_deq_ready_T),	// src/main/scala/amba/axi4/Deinterleaver.scala:117:35, :120:28, src/main/scala/chisel3/util/Decoupled.scala:52:35
    .io_deq_bits_id                   (deq_bits_1_id),
    .io_deq_bits_data                 (deq_bits_1_data),
    .io_deq_bits_resp                 (deq_bits_1_resp),
    .io_deq_bits_echo_tl_state_size   (deq_bits_1_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (deq_bits_1_echo_tl_state_source),
    .io_deq_bits_last                 (deq_bits_1_last)
  );
  Queue_15 qs_queue_2 (	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_ready                     (enq_readys_2),
    .io_enq_valid                     (enq_OH_bools_2 & nodeOut_r_valid),	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35, :129:28, src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_id                   (nodeOut_r_bits_id),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_data                 (nodeOut_r_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_resp                 (nodeOut_r_bits_resp),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_echo_tl_state_size   (nodeOut_r_bits_echo_tl_state_size),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_echo_tl_state_source (nodeOut_r_bits_echo_tl_state_source),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_last                 (nodeOut_r_bits_last),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_deq_ready                     (deq_OH_bools_2 & _queue_wire_15_deq_ready_T),	// src/main/scala/amba/axi4/Deinterleaver.scala:117:35, :120:28, src/main/scala/chisel3/util/Decoupled.scala:52:35
    .io_deq_bits_id                   (deq_bits_2_id),
    .io_deq_bits_data                 (deq_bits_2_data),
    .io_deq_bits_resp                 (deq_bits_2_resp),
    .io_deq_bits_echo_tl_state_size   (deq_bits_2_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (deq_bits_2_echo_tl_state_source),
    .io_deq_bits_last                 (deq_bits_2_last)
  );
  Queue_15 qs_queue_3 (	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_ready                     (enq_readys_3),
    .io_enq_valid                     (enq_OH_bools_3 & nodeOut_r_valid),	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35, :129:28, src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_id                   (nodeOut_r_bits_id),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_data                 (nodeOut_r_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_resp                 (nodeOut_r_bits_resp),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_echo_tl_state_size   (nodeOut_r_bits_echo_tl_state_size),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_echo_tl_state_source (nodeOut_r_bits_echo_tl_state_source),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_last                 (nodeOut_r_bits_last),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_deq_ready                     (deq_OH_bools_3 & _queue_wire_15_deq_ready_T),	// src/main/scala/amba/axi4/Deinterleaver.scala:117:35, :120:28, src/main/scala/chisel3/util/Decoupled.scala:52:35
    .io_deq_bits_id                   (deq_bits_3_id),
    .io_deq_bits_data                 (deq_bits_3_data),
    .io_deq_bits_resp                 (deq_bits_3_resp),
    .io_deq_bits_echo_tl_state_size   (deq_bits_3_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (deq_bits_3_echo_tl_state_source),
    .io_deq_bits_last                 (deq_bits_3_last)
  );
  Queue_15 qs_queue_4 (	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_ready                     (enq_readys_4),
    .io_enq_valid                     (enq_OH_bools_4 & nodeOut_r_valid),	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35, :129:28, src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_id                   (nodeOut_r_bits_id),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_data                 (nodeOut_r_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_resp                 (nodeOut_r_bits_resp),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_echo_tl_state_size   (nodeOut_r_bits_echo_tl_state_size),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_echo_tl_state_source (nodeOut_r_bits_echo_tl_state_source),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_last                 (nodeOut_r_bits_last),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_deq_ready                     (deq_OH_bools_4 & _queue_wire_15_deq_ready_T),	// src/main/scala/amba/axi4/Deinterleaver.scala:117:35, :120:28, src/main/scala/chisel3/util/Decoupled.scala:52:35
    .io_deq_bits_id                   (deq_bits_4_id),
    .io_deq_bits_data                 (deq_bits_4_data),
    .io_deq_bits_resp                 (deq_bits_4_resp),
    .io_deq_bits_echo_tl_state_size   (deq_bits_4_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (deq_bits_4_echo_tl_state_source),
    .io_deq_bits_last                 (deq_bits_4_last)
  );
  assign auto_in_aw_ready = auto_in_aw_ready_0;
  assign auto_in_w_ready = auto_in_w_ready_0;
  assign auto_in_b_valid = auto_in_b_valid_0;
  assign auto_in_b_bits_id = auto_in_b_bits_id_0;
  assign auto_in_b_bits_resp = auto_in_b_bits_resp_0;
  assign auto_in_b_bits_echo_tl_state_size = auto_in_b_bits_echo_tl_state_size_0;
  assign auto_in_b_bits_echo_tl_state_source = auto_in_b_bits_echo_tl_state_source_0;
  assign auto_in_ar_ready = auto_in_ar_ready_0;
  assign auto_in_r_valid = auto_in_r_valid_0;
  assign auto_in_r_bits_id = auto_in_r_bits_id_0;
  assign auto_in_r_bits_data = auto_in_r_bits_data_0;
  assign auto_in_r_bits_resp = auto_in_r_bits_resp_0;
  assign auto_in_r_bits_echo_tl_state_size = auto_in_r_bits_echo_tl_state_size_0;
  assign auto_in_r_bits_echo_tl_state_source = auto_in_r_bits_echo_tl_state_source_0;
  assign auto_in_r_bits_last = auto_in_r_bits_last_0;
  assign auto_out_aw_valid = auto_out_aw_valid_0;
  assign auto_out_aw_bits_id = auto_out_aw_bits_id_0;
  assign auto_out_aw_bits_addr = auto_out_aw_bits_addr_0;
  assign auto_out_aw_bits_len = auto_out_aw_bits_len_0;
  assign auto_out_aw_bits_size = auto_out_aw_bits_size_0;
  assign auto_out_aw_bits_burst = auto_out_aw_bits_burst_0;
  assign auto_out_aw_bits_lock = auto_out_aw_bits_lock_0;
  assign auto_out_aw_bits_cache = auto_out_aw_bits_cache_0;
  assign auto_out_aw_bits_prot = auto_out_aw_bits_prot_0;
  assign auto_out_aw_bits_qos = auto_out_aw_bits_qos_0;
  assign auto_out_aw_bits_echo_tl_state_size = auto_out_aw_bits_echo_tl_state_size_0;
  assign auto_out_aw_bits_echo_tl_state_source = auto_out_aw_bits_echo_tl_state_source_0;
  assign auto_out_w_valid = auto_out_w_valid_0;
  assign auto_out_w_bits_data = auto_out_w_bits_data_0;
  assign auto_out_w_bits_strb = auto_out_w_bits_strb_0;
  assign auto_out_w_bits_last = auto_out_w_bits_last_0;
  assign auto_out_b_ready = auto_out_b_ready_0;
  assign auto_out_ar_valid = auto_out_ar_valid_0;
  assign auto_out_ar_bits_id = auto_out_ar_bits_id_0;
  assign auto_out_ar_bits_addr = auto_out_ar_bits_addr_0;
  assign auto_out_ar_bits_len = auto_out_ar_bits_len_0;
  assign auto_out_ar_bits_size = auto_out_ar_bits_size_0;
  assign auto_out_ar_bits_burst = auto_out_ar_bits_burst_0;
  assign auto_out_ar_bits_lock = auto_out_ar_bits_lock_0;
  assign auto_out_ar_bits_cache = auto_out_ar_bits_cache_0;
  assign auto_out_ar_bits_prot = auto_out_ar_bits_prot_0;
  assign auto_out_ar_bits_qos = auto_out_ar_bits_qos_0;
  assign auto_out_ar_bits_echo_tl_state_size = auto_out_ar_bits_echo_tl_state_size_0;
  assign auto_out_ar_bits_echo_tl_state_source = auto_out_ar_bits_echo_tl_state_source_0;
  assign auto_out_r_ready = auto_out_r_ready_0;
endmodule

