{"Bob Blainey": [0, ["Business meets supercomputing: keynote talk", ["Bob Blainey"], "https://doi.org/10.1145/2464996.2465446", "ics", 2013]], "Andrew Stone": [0, ["Abstractions to separate concerns in semi-regular grids", ["Andrew Stone", "Michelle Mills Strout"], "https://doi.org/10.1145/2464996.2467267", "ics", 2013]], "Michelle Mills Strout": [0, ["Abstractions to separate concerns in semi-regular grids", ["Andrew Stone", "Michelle Mills Strout"], "https://doi.org/10.1145/2464996.2467267", "ics", 2013]], "Thomas Henretty": [0, ["A stencil compiler for short-vector SIMD architectures", ["Thomas Henretty", "Richard Veras", "Franz Franchetti", "Louis-Noel Pouchet", "J. Ramanujam", "P. Sadayappan"], "https://doi.org/10.1145/2464996.2467268", "ics", 2013]], "Richard Veras": [0, ["A stencil compiler for short-vector SIMD architectures", ["Thomas Henretty", "Richard Veras", "Franz Franchetti", "Louis-Noel Pouchet", "J. Ramanujam", "P. Sadayappan"], "https://doi.org/10.1145/2464996.2467268", "ics", 2013]], "Franz Franchetti": [0, ["A stencil compiler for short-vector SIMD architectures", ["Thomas Henretty", "Richard Veras", "Franz Franchetti", "Louis-Noel Pouchet", "J. Ramanujam", "P. Sadayappan"], "https://doi.org/10.1145/2464996.2467268", "ics", 2013]], "Louis-Noel Pouchet": [0, ["A stencil compiler for short-vector SIMD architectures", ["Thomas Henretty", "Richard Veras", "Franz Franchetti", "Louis-Noel Pouchet", "J. Ramanujam", "P. Sadayappan"], "https://doi.org/10.1145/2464996.2467268", "ics", 2013]], "J. Ramanujam": [0, ["A stencil compiler for short-vector SIMD architectures", ["Thomas Henretty", "Richard Veras", "Franz Franchetti", "Louis-Noel Pouchet", "J. Ramanujam", "P. Sadayappan"], "https://doi.org/10.1145/2464996.2467268", "ics", 2013]], "P. Sadayappan": [0, ["A stencil compiler for short-vector SIMD architectures", ["Thomas Henretty", "Richard Veras", "Franz Franchetti", "Louis-Noel Pouchet", "J. Ramanujam", "P. Sadayappan"], "https://doi.org/10.1145/2464996.2467268", "ics", 2013]], "Chenyang Liu": [0, ["Exploiting domain knowledge to optimize parallel computational mechanics codes", ["Chenyang Liu", "Muhammad Hasan Jamal", "Milind Kulkarni", "Arun Prakash", "Vijay S. Pai"], "https://doi.org/10.1145/2464996.2464998", "ics", 2013]], "Muhammad Hasan Jamal": [0, ["Exploiting domain knowledge to optimize parallel computational mechanics codes", ["Chenyang Liu", "Muhammad Hasan Jamal", "Milind Kulkarni", "Arun Prakash", "Vijay S. Pai"], "https://doi.org/10.1145/2464996.2464998", "ics", 2013]], "Milind Kulkarni": [0, ["Exploiting domain knowledge to optimize parallel computational mechanics codes", ["Chenyang Liu", "Muhammad Hasan Jamal", "Milind Kulkarni", "Arun Prakash", "Vijay S. Pai"], "https://doi.org/10.1145/2464996.2464998", "ics", 2013], ["SemCache: semantics-aware caching for efficient GPU offloading", ["Nabeel AlSaber", "Milind Kulkarni"], "https://doi.org/10.1145/2464996.2465021", "ics", 2013]], "Arun Prakash": [0, ["Exploiting domain knowledge to optimize parallel computational mechanics codes", ["Chenyang Liu", "Muhammad Hasan Jamal", "Milind Kulkarni", "Arun Prakash", "Vijay S. Pai"], "https://doi.org/10.1145/2464996.2464998", "ics", 2013]], "Vijay S. Pai": [1.3959646771866119e-08, ["Exploiting domain knowledge to optimize parallel computational mechanics codes", ["Chenyang Liu", "Muhammad Hasan Jamal", "Milind Kulkarni", "Arun Prakash", "Vijay S. Pai"], "https://doi.org/10.1145/2464996.2464998", "ics", 2013]], "Jose-Maria Arnau": [0, ["TEAPOT: a toolset for evaluating performance, power and image quality on mobile graphics systems", ["Jose-Maria Arnau", "Joan-Manuel Parcerisa", "Polychronis Xekalakis"], "https://doi.org/10.1145/2464996.2464999", "ics", 2013]], "Joan-Manuel Parcerisa": [0, ["TEAPOT: a toolset for evaluating performance, power and image quality on mobile graphics systems", ["Jose-Maria Arnau", "Joan-Manuel Parcerisa", "Polychronis Xekalakis"], "https://doi.org/10.1145/2464996.2464999", "ics", 2013]], "Polychronis Xekalakis": [0, ["TEAPOT: a toolset for evaluating performance, power and image quality on mobile graphics systems", ["Jose-Maria Arnau", "Joan-Manuel Parcerisa", "Polychronis Xekalakis"], "https://doi.org/10.1145/2464996.2464999", "ics", 2013]], "Chang-Seo Park": [0.9992828220129013, ["Scaling data race detection for partitioned global address space programs", ["Chang-Seo Park", "Koushik Sen", "Costin Iancu"], "https://doi.org/10.1145/2464996.2465000", "ics", 2013]], "Koushik Sen": [0, ["Scaling data race detection for partitioned global address space programs", ["Chang-Seo Park", "Koushik Sen", "Costin Iancu"], "https://doi.org/10.1145/2464996.2465000", "ics", 2013]], "Costin Iancu": [0, ["Scaling data race detection for partitioned global address space programs", ["Chang-Seo Park", "Koushik Sen", "Costin Iancu"], "https://doi.org/10.1145/2464996.2465000", "ics", 2013]], "Xing Wu": [0.00019236969819758087, ["Elastic and scalable tracing and accurate replay of non-deterministic events", ["Xing Wu", "Frank Mueller"], "https://doi.org/10.1145/2464996.2465001", "ics", 2013]], "Frank Mueller": [0, ["Elastic and scalable tracing and accurate replay of non-deterministic events", ["Xing Wu", "Frank Mueller"], "https://doi.org/10.1145/2464996.2465001", "ics", 2013]], "Xu Liu": [0, ["A new approach for performance analysis of openMP programs", ["Xu Liu", "John M. Mellor-Crummey", "Michael W. Fagan"], "https://doi.org/10.1145/2464996.2465433", "ics", 2013]], "John M. Mellor-Crummey": [0, ["A new approach for performance analysis of openMP programs", ["Xu Liu", "John M. Mellor-Crummey", "Michael W. Fagan"], "https://doi.org/10.1145/2464996.2465433", "ics", 2013]], "Michael W. Fagan": [0, ["A new approach for performance analysis of openMP programs", ["Xu Liu", "John M. Mellor-Crummey", "Michael W. Fagan"], "https://doi.org/10.1145/2464996.2465433", "ics", 2013]], "Kun Fang": [0, ["Conservative row activation to improve memory power efficiency", ["Kun Fang", "Zhichun Zhu"], "https://doi.org/10.1145/2464996.2465002", "ics", 2013]], "Zhichun Zhu": [0, ["Conservative row activation to improve memory power efficiency", ["Kun Fang", "Zhichun Zhu"], "https://doi.org/10.1145/2464996.2465002", "ics", 2013]], "Sangyeun Cho": [0.9954122602939606, ["Active disk meets flash: a case for intelligent SSDs", ["Sangyeun Cho", "Chanik Park", "Hyunok Oh", "Sungchan Kim", "Youngmin Yi", "Gregory R. Ganger"], "https://doi.org/10.1145/2464996.2465003", "ics", 2013], ["Memorage: emerging persistent RAM based malleable main memory and storage architecture", ["Ju-Young Jung", "Sangyeun Cho"], "https://doi.org/10.1145/2464996.2465005", "ics", 2013]], "Chanik Park": [1, ["Active disk meets flash: a case for intelligent SSDs", ["Sangyeun Cho", "Chanik Park", "Hyunok Oh", "Sungchan Kim", "Youngmin Yi", "Gregory R. Ganger"], "https://doi.org/10.1145/2464996.2465003", "ics", 2013]], "Hyunok Oh": [0.9975543171167374, ["Active disk meets flash: a case for intelligent SSDs", ["Sangyeun Cho", "Chanik Park", "Hyunok Oh", "Sungchan Kim", "Youngmin Yi", "Gregory R. Ganger"], "https://doi.org/10.1145/2464996.2465003", "ics", 2013]], "Sungchan Kim": [0.9540325701236725, ["Active disk meets flash: a case for intelligent SSDs", ["Sangyeun Cho", "Chanik Park", "Hyunok Oh", "Sungchan Kim", "Youngmin Yi", "Gregory R. Ganger"], "https://doi.org/10.1145/2464996.2465003", "ics", 2013]], "Youngmin Yi": [0.9552858769893646, ["Active disk meets flash: a case for intelligent SSDs", ["Sangyeun Cho", "Chanik Park", "Hyunok Oh", "Sungchan Kim", "Youngmin Yi", "Gregory R. Ganger"], "https://doi.org/10.1145/2464996.2465003", "ics", 2013]], "Gregory R. Ganger": [0, ["Active disk meets flash: a case for intelligent SSDs", ["Sangyeun Cho", "Chanik Park", "Hyunok Oh", "Sungchan Kim", "Youngmin Yi", "Gregory R. Ganger"], "https://doi.org/10.1145/2464996.2465003", "ics", 2013]], "Myoungsoo Jung": [0.9999299943447113, ["Design of a large-scale storage-class RRAM system", ["Myoungsoo Jung", "John Shalf", "Mahmut T. Kandemir"], "https://doi.org/10.1145/2464996.2465004", "ics", 2013]], "John Shalf": [0, ["Design of a large-scale storage-class RRAM system", ["Myoungsoo Jung", "John Shalf", "Mahmut T. Kandemir"], "https://doi.org/10.1145/2464996.2465004", "ics", 2013]], "Mahmut T. Kandemir": [0, ["Design of a large-scale storage-class RRAM system", ["Myoungsoo Jung", "John Shalf", "Mahmut T. Kandemir"], "https://doi.org/10.1145/2464996.2465004", "ics", 2013]], "Ju-Young Jung": [0.9756520241498947, ["Memorage: emerging persistent RAM based malleable main memory and storage architecture", ["Ju-Young Jung", "Sangyeun Cho"], "https://doi.org/10.1145/2464996.2465005", "ics", 2013]], "Steven L. Teig": [0, ["Function, latency, bandwidth, power: towards a better computer", ["Steven L. Teig"], "https://doi.org/10.1145/2464996.2465447", "ics", 2013]], "Michail Alvanos": [0, ["Improving communication in PGAS environments: static and dynamic coalescing in UPC", ["Michail Alvanos", "Montse Farreras", "Ettore Tiotto", "Jose Nelson Amaral", "Xavier Martorell"], "https://doi.org/10.1145/2464996.2465006", "ics", 2013], ["Improving performance of all-to-all communication through loop scheduling in PGAS environments", ["Michail Alvanos", "Gabriel Tanase", "Montse Farreras", "Ettore Tiotto", "Jose Nelson Amaral", "Xavier Martorell"], "https://doi.org/10.1145/2464996.2467277", "ics", 2013]], "Montse Farreras": [0, ["Improving communication in PGAS environments: static and dynamic coalescing in UPC", ["Michail Alvanos", "Montse Farreras", "Ettore Tiotto", "Jose Nelson Amaral", "Xavier Martorell"], "https://doi.org/10.1145/2464996.2465006", "ics", 2013], ["Improving performance of all-to-all communication through loop scheduling in PGAS environments", ["Michail Alvanos", "Gabriel Tanase", "Montse Farreras", "Ettore Tiotto", "Jose Nelson Amaral", "Xavier Martorell"], "https://doi.org/10.1145/2464996.2467277", "ics", 2013]], "Ettore Tiotto": [0, ["Improving communication in PGAS environments: static and dynamic coalescing in UPC", ["Michail Alvanos", "Montse Farreras", "Ettore Tiotto", "Jose Nelson Amaral", "Xavier Martorell"], "https://doi.org/10.1145/2464996.2465006", "ics", 2013], ["Improving performance of all-to-all communication through loop scheduling in PGAS environments", ["Michail Alvanos", "Gabriel Tanase", "Montse Farreras", "Ettore Tiotto", "Jose Nelson Amaral", "Xavier Martorell"], "https://doi.org/10.1145/2464996.2467277", "ics", 2013]], "Jose Nelson Amaral": [0, ["Improving communication in PGAS environments: static and dynamic coalescing in UPC", ["Michail Alvanos", "Montse Farreras", "Ettore Tiotto", "Jose Nelson Amaral", "Xavier Martorell"], "https://doi.org/10.1145/2464996.2465006", "ics", 2013], ["Improving performance of all-to-all communication through loop scheduling in PGAS environments", ["Michail Alvanos", "Gabriel Tanase", "Montse Farreras", "Ettore Tiotto", "Jose Nelson Amaral", "Xavier Martorell"], "https://doi.org/10.1145/2464996.2467277", "ics", 2013]], "Xavier Martorell": [0, ["Improving communication in PGAS environments: static and dynamic coalescing in UPC", ["Michail Alvanos", "Montse Farreras", "Ettore Tiotto", "Jose Nelson Amaral", "Xavier Martorell"], "https://doi.org/10.1145/2464996.2465006", "ics", 2013], ["Implementing OmpSs support for regions of data in architectures with multiple address spaces", ["Javier Bueno", "Xavier Martorell", "Rosa M. Badia", "Eduard Ayguade", "Jesus Labarta"], "https://doi.org/10.1145/2464996.2465017", "ics", 2013], ["Improving performance of all-to-all communication through loop scheduling in PGAS environments", ["Michail Alvanos", "Gabriel Tanase", "Montse Farreras", "Ettore Tiotto", "Jose Nelson Amaral", "Xavier Martorell"], "https://doi.org/10.1145/2464996.2467277", "ics", 2013]], "Bogdan Prisacari": [0, ["Bandwidth-optimal all-to-all exchanges in fat tree networks", ["Bogdan Prisacari", "German Rodriguez", "Cyriel Minkenberg", "Torsten Hoefler"], "https://doi.org/10.1145/2464996.2465434", "ics", 2013]], "German Rodriguez": [0, ["Bandwidth-optimal all-to-all exchanges in fat tree networks", ["Bogdan Prisacari", "German Rodriguez", "Cyriel Minkenberg", "Torsten Hoefler"], "https://doi.org/10.1145/2464996.2465434", "ics", 2013]], "Cyriel Minkenberg": [0, ["Bandwidth-optimal all-to-all exchanges in fat tree networks", ["Bogdan Prisacari", "German Rodriguez", "Cyriel Minkenberg", "Torsten Hoefler"], "https://doi.org/10.1145/2464996.2465434", "ics", 2013]], "Torsten Hoefler": [0, ["Bandwidth-optimal all-to-all exchanges in fat tree networks", ["Bogdan Prisacari", "German Rodriguez", "Cyriel Minkenberg", "Torsten Hoefler"], "https://doi.org/10.1145/2464996.2465434", "ics", 2013]], "Klaus Kofler": [0, ["An automatic input-sensitive approach for heterogeneous task partitioning", ["Klaus Kofler", "Ivan Grasso", "Biagio Cosenza", "Thomas Fahringer"], "https://doi.org/10.1145/2464996.2465007", "ics", 2013]], "Ivan Grasso": [0, ["An automatic input-sensitive approach for heterogeneous task partitioning", ["Klaus Kofler", "Ivan Grasso", "Biagio Cosenza", "Thomas Fahringer"], "https://doi.org/10.1145/2464996.2465007", "ics", 2013], ["LibWater: heterogeneous distributed computing made easy", ["Ivan Grasso", "Simone Pellegrini", "Biagio Cosenza", "Thomas Fahringer"], "https://doi.org/10.1145/2464996.2465008", "ics", 2013]], "Biagio Cosenza": [0, ["An automatic input-sensitive approach for heterogeneous task partitioning", ["Klaus Kofler", "Ivan Grasso", "Biagio Cosenza", "Thomas Fahringer"], "https://doi.org/10.1145/2464996.2465007", "ics", 2013], ["LibWater: heterogeneous distributed computing made easy", ["Ivan Grasso", "Simone Pellegrini", "Biagio Cosenza", "Thomas Fahringer"], "https://doi.org/10.1145/2464996.2465008", "ics", 2013]], "Thomas Fahringer": [0, ["An automatic input-sensitive approach for heterogeneous task partitioning", ["Klaus Kofler", "Ivan Grasso", "Biagio Cosenza", "Thomas Fahringer"], "https://doi.org/10.1145/2464996.2465007", "ics", 2013], ["LibWater: heterogeneous distributed computing made easy", ["Ivan Grasso", "Simone Pellegrini", "Biagio Cosenza", "Thomas Fahringer"], "https://doi.org/10.1145/2464996.2465008", "ics", 2013]], "Simone Pellegrini": [0, ["LibWater: heterogeneous distributed computing made easy", ["Ivan Grasso", "Simone Pellegrini", "Biagio Cosenza", "Thomas Fahringer"], "https://doi.org/10.1145/2464996.2465008", "ics", 2013]], "Tapasya Patki": [0, ["Exploring hardware overprovisioning in power-constrained, high performance computing", ["Tapasya Patki", "David K. Lowenthal", "Barry Rountree", "Martin Schulz", "Bronis R. de Supinski"], "https://doi.org/10.1145/2464996.2465009", "ics", 2013]], "David K. Lowenthal": [0, ["Exploring hardware overprovisioning in power-constrained, high performance computing", ["Tapasya Patki", "David K. Lowenthal", "Barry Rountree", "Martin Schulz", "Bronis R. de Supinski"], "https://doi.org/10.1145/2464996.2465009", "ics", 2013]], "Barry Rountree": [0, ["Exploring hardware overprovisioning in power-constrained, high performance computing", ["Tapasya Patki", "David K. Lowenthal", "Barry Rountree", "Martin Schulz", "Bronis R. de Supinski"], "https://doi.org/10.1145/2464996.2465009", "ics", 2013]], "Martin Schulz": [0, ["Exploring hardware overprovisioning in power-constrained, high performance computing", ["Tapasya Patki", "David K. Lowenthal", "Barry Rountree", "Martin Schulz", "Bronis R. de Supinski"], "https://doi.org/10.1145/2464996.2465009", "ics", 2013]], "Bronis R. de Supinski": [0, ["Exploring hardware overprovisioning in power-constrained, high performance computing", ["Tapasya Patki", "David K. Lowenthal", "Barry Rountree", "Martin Schulz", "Bronis R. de Supinski"], "https://doi.org/10.1145/2464996.2465009", "ics", 2013], ["Automatically adapting programs for mixed-precision floating-point computation", ["Michael O. Lam", "Jeffrey K. Hollingsworth", "Bronis R. de Supinski", "Matthew P. LeGendre"], "https://doi.org/10.1145/2464996.2465018", "ics", 2013], ["Massively parallel loading", ["Wolfgang Frings", "Dong H. Ahn", "Matthew P. LeGendre", "Todd Gamblin", "Bronis R. de Supinski", "Felix Wolf"], "https://doi.org/10.1145/2464996.2465020", "ics", 2013]], "Ramakrishnan Rajamony": [0, ["The power 775 architecture at scale", ["Ramakrishnan Rajamony", "Mark W. Stephenson", "William Evan Speight"], "https://doi.org/10.1145/2464996.2465435", "ics", 2013]], "Mark W. Stephenson": [0, ["The power 775 architecture at scale", ["Ramakrishnan Rajamony", "Mark W. Stephenson", "William Evan Speight"], "https://doi.org/10.1145/2464996.2465435", "ics", 2013]], "William Evan Speight": [0, ["The power 775 architecture at scale", ["Ramakrishnan Rajamony", "Mark W. Stephenson", "William Evan Speight"], "https://doi.org/10.1145/2464996.2465435", "ics", 2013]], "Ruisheng Wang": [3.729527886520145e-08, ["Bubble coloring: avoiding routing- and protocol-induced deadlocks with minimal virtual channel requirement", ["Ruisheng Wang", "Lizhong Chen", "Timothy Mark Pinkston"], "https://doi.org/10.1145/2464996.2465436", "ics", 2013]], "Lizhong Chen": [0, ["Bubble coloring: avoiding routing- and protocol-induced deadlocks with minimal virtual channel requirement", ["Ruisheng Wang", "Lizhong Chen", "Timothy Mark Pinkston"], "https://doi.org/10.1145/2464996.2465436", "ics", 2013]], "Timothy Mark Pinkston": [0, ["Bubble coloring: avoiding routing- and protocol-induced deadlocks with minimal virtual channel requirement", ["Ruisheng Wang", "Lizhong Chen", "Timothy Mark Pinkston"], "https://doi.org/10.1145/2464996.2465436", "ics", 2013]], "Keith D. Underwood": [0, ["Evaluating on-die interconnects for a 4 TB/s router", ["Keith D. Underwood", "Eric Borch", "John Sizer", "Timothy Stremcha", "Michael Strom"], "https://doi.org/10.1145/2464996.2465437", "ics", 2013]], "Eric Borch": [0, ["Evaluating on-die interconnects for a 4 TB/s router", ["Keith D. Underwood", "Eric Borch", "John Sizer", "Timothy Stremcha", "Michael Strom"], "https://doi.org/10.1145/2464996.2465437", "ics", 2013]], "John Sizer": [0, ["Evaluating on-die interconnects for a 4 TB/s router", ["Keith D. Underwood", "Eric Borch", "John Sizer", "Timothy Stremcha", "Michael Strom"], "https://doi.org/10.1145/2464996.2465437", "ics", 2013]], "Timothy Stremcha": [0, ["Evaluating on-die interconnects for a 4 TB/s router", ["Keith D. Underwood", "Eric Borch", "John Sizer", "Timothy Stremcha", "Michael Strom"], "https://doi.org/10.1145/2464996.2465437", "ics", 2013]], "Michael Strom": [0, ["Evaluating on-die interconnects for a 4 TB/s router", ["Keith D. Underwood", "Eric Borch", "John Sizer", "Timothy Stremcha", "Michael Strom"], "https://doi.org/10.1145/2464996.2465437", "ics", 2013]], "Matthew Badin": [0, ["Improving numerical accuracy for non-negative matrix multiplication on GPUs using recursive algorithms", ["Matthew Badin", "Paolo DAlberto", "Lubomir Bic", "Michael B. Dillencourt", "Alexandru Nicolau"], "https://doi.org/10.1145/2464996.2465010", "ics", 2013]], "Paolo DAlberto": [0, ["Improving numerical accuracy for non-negative matrix multiplication on GPUs using recursive algorithms", ["Matthew Badin", "Paolo DAlberto", "Lubomir Bic", "Michael B. Dillencourt", "Alexandru Nicolau"], "https://doi.org/10.1145/2464996.2465010", "ics", 2013]], "Lubomir Bic": [0, ["Improving numerical accuracy for non-negative matrix multiplication on GPUs using recursive algorithms", ["Matthew Badin", "Paolo DAlberto", "Lubomir Bic", "Michael B. Dillencourt", "Alexandru Nicolau"], "https://doi.org/10.1145/2464996.2465010", "ics", 2013]], "Michael B. Dillencourt": [0, ["Improving numerical accuracy for non-negative matrix multiplication on GPUs using recursive algorithms", ["Matthew Badin", "Paolo DAlberto", "Lubomir Bic", "Michael B. Dillencourt", "Alexandru Nicolau"], "https://doi.org/10.1145/2464996.2465010", "ics", 2013]], "Alexandru Nicolau": [0, ["Improving numerical accuracy for non-negative matrix multiplication on GPUs using recursive algorithms", ["Matthew Badin", "Paolo DAlberto", "Lubomir Bic", "Michael B. Dillencourt", "Alexandru Nicolau"], "https://doi.org/10.1145/2464996.2465010", "ics", 2013]], "Azzam Haidar": [0, ["Toward a scalable multi-GPU eigensolver via compute-intensive kernels and efficient communication", ["Azzam Haidar", "Mark Gates", "Stanimire Tomov", "Jack J. Dongarra"], "https://doi.org/10.1145/2464996.2465438", "ics", 2013]], "Mark Gates": [0, ["Toward a scalable multi-GPU eigensolver via compute-intensive kernels and efficient communication", ["Azzam Haidar", "Mark Gates", "Stanimire Tomov", "Jack J. Dongarra"], "https://doi.org/10.1145/2464996.2465438", "ics", 2013]], "Stanimire Tomov": [0, ["Toward a scalable multi-GPU eigensolver via compute-intensive kernels and efficient communication", ["Azzam Haidar", "Mark Gates", "Stanimire Tomov", "Jack J. Dongarra"], "https://doi.org/10.1145/2464996.2465438", "ics", 2013]], "Jack J. Dongarra": [0, ["Toward a scalable multi-GPU eigensolver via compute-intensive kernels and efficient communication", ["Azzam Haidar", "Mark Gates", "Stanimire Tomov", "Jack J. Dongarra"], "https://doi.org/10.1145/2464996.2465438", "ics", 2013]], "Panagiotis A. Foteinos": [0, ["High quality real-time image-to-mesh conversion for finite element simulations", ["Panagiotis A. Foteinos", "Nikos Chrisochoides"], "https://doi.org/10.1145/2464996.2465439", "ics", 2013], ["Multi-layered unstructured mesh generation", ["Panagiotis A. Foteinos", "Daming Feng", "Andrey N. Chernikov", "Nikos Chrisochoides"], "https://doi.org/10.1145/2464996.2467281", "ics", 2013]], "Nikos Chrisochoides": [0, ["High quality real-time image-to-mesh conversion for finite element simulations", ["Panagiotis A. Foteinos", "Nikos Chrisochoides"], "https://doi.org/10.1145/2464996.2465439", "ics", 2013], ["Multi-layered unstructured mesh generation", ["Panagiotis A. Foteinos", "Daming Feng", "Andrey N. Chernikov", "Nikos Chrisochoides"], "https://doi.org/10.1145/2464996.2467281", "ics", 2013]], "Komal Jothi": [0, ["Tuning the continual flow pipeline architecture", ["Komal Jothi", "Haitham Akkary"], "https://doi.org/10.1145/2464996.2465011", "ics", 2013]], "Haitham Akkary": [0, ["Tuning the continual flow pipeline architecture", ["Komal Jothi", "Haitham Akkary"], "https://doi.org/10.1145/2464996.2465011", "ics", 2013]], "Konstantinos Koukos": [0, ["Towards more efficient execution: a decoupled access-execute approach", ["Konstantinos Koukos", "David Black-Schaffer", "Vasileios Spiliopoulos", "Stefanos Kaxiras"], "https://doi.org/10.1145/2464996.2465012", "ics", 2013]], "David Black-Schaffer": [0, ["Towards more efficient execution: a decoupled access-execute approach", ["Konstantinos Koukos", "David Black-Schaffer", "Vasileios Spiliopoulos", "Stefanos Kaxiras"], "https://doi.org/10.1145/2464996.2465012", "ics", 2013]], "Vasileios Spiliopoulos": [0, ["Towards more efficient execution: a decoupled access-execute approach", ["Konstantinos Koukos", "David Black-Schaffer", "Vasileios Spiliopoulos", "Stefanos Kaxiras"], "https://doi.org/10.1145/2464996.2465012", "ics", 2013]], "Stefanos Kaxiras": [0, ["Towards more efficient execution: a decoupled access-execute approach", ["Konstantinos Koukos", "David Black-Schaffer", "Vasileios Spiliopoulos", "Stefanos Kaxiras"], "https://doi.org/10.1145/2464996.2465012", "ics", 2013]], "Souad Koliai": [0, ["Quantifying performance bottleneck cost through differential analysis", ["Souad Koliai", "Zakaria Bendifallah", "Mathieu Tribalat", "Cedric Valensi", "Jean-Thomas Acquaviva", "William Jalby"], "https://doi.org/10.1145/2464996.2465440", "ics", 2013]], "Zakaria Bendifallah": [0, ["Quantifying performance bottleneck cost through differential analysis", ["Souad Koliai", "Zakaria Bendifallah", "Mathieu Tribalat", "Cedric Valensi", "Jean-Thomas Acquaviva", "William Jalby"], "https://doi.org/10.1145/2464996.2465440", "ics", 2013]], "Mathieu Tribalat": [0, ["Quantifying performance bottleneck cost through differential analysis", ["Souad Koliai", "Zakaria Bendifallah", "Mathieu Tribalat", "Cedric Valensi", "Jean-Thomas Acquaviva", "William Jalby"], "https://doi.org/10.1145/2464996.2465440", "ics", 2013]], "Cedric Valensi": [0, ["Quantifying performance bottleneck cost through differential analysis", ["Souad Koliai", "Zakaria Bendifallah", "Mathieu Tribalat", "Cedric Valensi", "Jean-Thomas Acquaviva", "William Jalby"], "https://doi.org/10.1145/2464996.2465440", "ics", 2013]], "Jean-Thomas Acquaviva": [0, ["Quantifying performance bottleneck cost through differential analysis", ["Souad Koliai", "Zakaria Bendifallah", "Mathieu Tribalat", "Cedric Valensi", "Jean-Thomas Acquaviva", "William Jalby"], "https://doi.org/10.1145/2464996.2465440", "ics", 2013]], "William Jalby": [0, ["Quantifying performance bottleneck cost through differential analysis", ["Souad Koliai", "Zakaria Bendifallah", "Mathieu Tribalat", "Cedric Valensi", "Jean-Thomas Acquaviva", "William Jalby"], "https://doi.org/10.1145/2464996.2465440", "ics", 2013]], "Xing Liu": [0, ["Efficient sparse matrix-vector multiplication on x86-based many-core processors", ["Xing Liu", "Mikhail Smelyanskiy", "Edmond Chow", "Pradeep Dubey"], "https://doi.org/10.1145/2464996.2465013", "ics", 2013]], "Mikhail Smelyanskiy": [0, ["Efficient sparse matrix-vector multiplication on x86-based many-core processors", ["Xing Liu", "Mikhail Smelyanskiy", "Edmond Chow", "Pradeep Dubey"], "https://doi.org/10.1145/2464996.2465013", "ics", 2013]], "Edmond Chow": [0, ["Efficient sparse matrix-vector multiplication on x86-based many-core processors", ["Xing Liu", "Mikhail Smelyanskiy", "Edmond Chow", "Pradeep Dubey"], "https://doi.org/10.1145/2464996.2465013", "ics", 2013]], "Pradeep Dubey": [0, ["Efficient sparse matrix-vector multiplication on x86-based many-core processors", ["Xing Liu", "Mikhail Smelyanskiy", "Edmond Chow", "Pradeep Dubey"], "https://doi.org/10.1145/2464996.2465013", "ics", 2013]], "Nicholas Gerard Edmonds": [0, ["Expressing graph algorithms using generalized active messages", ["Nicholas Gerard Edmonds", "Jeremiah Willcock", "Andrew Lumsdaine"], "https://doi.org/10.1145/2464996.2465441", "ics", 2013]], "Jeremiah Willcock": [0, ["Expressing graph algorithms using generalized active messages", ["Nicholas Gerard Edmonds", "Jeremiah Willcock", "Andrew Lumsdaine"], "https://doi.org/10.1145/2464996.2465441", "ics", 2013]], "Andrew Lumsdaine": [0, ["Expressing graph algorithms using generalized active messages", ["Nicholas Gerard Edmonds", "Jeremiah Willcock", "Andrew Lumsdaine"], "https://doi.org/10.1145/2464996.2465441", "ics", 2013]], "Hari Sundar": [0, ["HykSort: a new variant of hypercube quicksort on distributed memory architectures", ["Hari Sundar", "Dhairya Malhotra", "George Biros"], "https://doi.org/10.1145/2464996.2465442", "ics", 2013]], "Dhairya Malhotra": [0, ["HykSort: a new variant of hypercube quicksort on distributed memory architectures", ["Hari Sundar", "Dhairya Malhotra", "George Biros"], "https://doi.org/10.1145/2464996.2465442", "ics", 2013]], "George Biros": [0, ["HykSort: a new variant of hypercube quicksort on distributed memory architectures", ["Hari Sundar", "Dhairya Malhotra", "George Biros"], "https://doi.org/10.1145/2464996.2465442", "ics", 2013]], "Gabriel Marin": [0, ["Diagnosis and optimization of application prefetching performance", ["Gabriel Marin", "Collin McCurdy", "Jeffrey S. Vetter"], "https://doi.org/10.1145/2464996.2465014", "ics", 2013]], "Collin McCurdy": [0, ["Diagnosis and optimization of application prefetching performance", ["Gabriel Marin", "Collin McCurdy", "Jeffrey S. Vetter"], "https://doi.org/10.1145/2464996.2465014", "ics", 2013]], "Jeffrey S. Vetter": [0, ["Diagnosis and optimization of application prefetching performance", ["Gabriel Marin", "Collin McCurdy", "Jeffrey S. Vetter"], "https://doi.org/10.1145/2464996.2465014", "ics", 2013]], "Changhui Lin": [0, ["Address-aware fences", ["Changhui Lin", "Vijay Nagarajan", "Rajiv Gupta"], "https://doi.org/10.1145/2464996.2465015", "ics", 2013]], "Vijay Nagarajan": [0, ["Address-aware fences", ["Changhui Lin", "Vijay Nagarajan", "Rajiv Gupta"], "https://doi.org/10.1145/2464996.2465015", "ics", 2013]], "Rajiv Gupta": [0, ["Address-aware fences", ["Changhui Lin", "Vijay Nagarajan", "Rajiv Gupta"], "https://doi.org/10.1145/2464996.2465015", "ics", 2013]], "Vassilis Papaefstathiou": [0, ["Prefetching and cache management using task lifetimes", ["Vassilis Papaefstathiou", "Manolis Katevenis", "Dimitrios S. Nikolopoulos", "Dionisios N. Pnevmatikatos"], "https://doi.org/10.1145/2464996.2465443", "ics", 2013]], "Manolis Katevenis": [0, ["Prefetching and cache management using task lifetimes", ["Vassilis Papaefstathiou", "Manolis Katevenis", "Dimitrios S. Nikolopoulos", "Dionisios N. Pnevmatikatos"], "https://doi.org/10.1145/2464996.2465443", "ics", 2013]], "Dimitrios S. Nikolopoulos": [0, ["Prefetching and cache management using task lifetimes", ["Vassilis Papaefstathiou", "Manolis Katevenis", "Dimitrios S. Nikolopoulos", "Dionisios N. Pnevmatikatos"], "https://doi.org/10.1145/2464996.2465443", "ics", 2013]], "Dionisios N. Pnevmatikatos": [0, ["Prefetching and cache management using task lifetimes", ["Vassilis Papaefstathiou", "Manolis Katevenis", "Dimitrios S. Nikolopoulos", "Dionisios N. Pnevmatikatos"], "https://doi.org/10.1145/2464996.2465443", "ics", 2013], ["FASTER run-time reconfiguration management", ["Catalin Bogdan Ciobanu", "Dionisios N. Pnevmatikatos", "Kyprianos D. Papadimitriou", "Georgi Nedeltchev Gaydadjiev"], "https://doi.org/10.1145/2464996.2467283", "ics", 2013]], "James E. Smith": [0, ["The role of computer designers in reverse-engineering the brain", ["James E. Smith"], "https://doi.org/10.1145/2464996.2464997", "ics", 2013]], "Srinath Sridharan": [0, ["Holistic run-time parallelism management for time and energy efficiency", ["Srinath Sridharan", "Gagan Gupta", "Gurindar S. Sohi"], "https://doi.org/10.1145/2464996.2465016", "ics", 2013]], "Gagan Gupta": [0, ["Holistic run-time parallelism management for time and energy efficiency", ["Srinath Sridharan", "Gagan Gupta", "Gurindar S. Sohi"], "https://doi.org/10.1145/2464996.2465016", "ics", 2013]], "Gurindar S. Sohi": [0, ["Holistic run-time parallelism management for time and energy efficiency", ["Srinath Sridharan", "Gagan Gupta", "Gurindar S. Sohi"], "https://doi.org/10.1145/2464996.2465016", "ics", 2013]], "R. Vasudevan": [0, ["G-Charm: an adaptive runtime system for message-driven parallel applications on hybrid systems", ["R. Vasudevan", "Sathish S. Vadhiyar", "Laxmikant V. Kale"], "https://doi.org/10.1145/2464996.2465444", "ics", 2013]], "Sathish S. Vadhiyar": [0, ["G-Charm: an adaptive runtime system for message-driven parallel applications on hybrid systems", ["R. Vasudevan", "Sathish S. Vadhiyar", "Laxmikant V. Kale"], "https://doi.org/10.1145/2464996.2465444", "ics", 2013]], "Laxmikant V. Kale": [0, ["G-Charm: an adaptive runtime system for message-driven parallel applications on hybrid systems", ["R. Vasudevan", "Sathish S. Vadhiyar", "Laxmikant V. Kale"], "https://doi.org/10.1145/2464996.2465444", "ics", 2013]], "Javier Bueno": [0, ["Implementing OmpSs support for regions of data in architectures with multiple address spaces", ["Javier Bueno", "Xavier Martorell", "Rosa M. Badia", "Eduard Ayguade", "Jesus Labarta"], "https://doi.org/10.1145/2464996.2465017", "ics", 2013]], "Rosa M. Badia": [0, ["Implementing OmpSs support for regions of data in architectures with multiple address spaces", ["Javier Bueno", "Xavier Martorell", "Rosa M. Badia", "Eduard Ayguade", "Jesus Labarta"], "https://doi.org/10.1145/2464996.2465017", "ics", 2013]], "Eduard Ayguade": [0, ["Implementing OmpSs support for regions of data in architectures with multiple address spaces", ["Javier Bueno", "Xavier Martorell", "Rosa M. Badia", "Eduard Ayguade", "Jesus Labarta"], "https://doi.org/10.1145/2464996.2465017", "ics", 2013]], "Jesus Labarta": [0, ["Implementing OmpSs support for regions of data in architectures with multiple address spaces", ["Javier Bueno", "Xavier Martorell", "Rosa M. Badia", "Eduard Ayguade", "Jesus Labarta"], "https://doi.org/10.1145/2464996.2465017", "ics", 2013]], "Michael O. Lam": [0, ["Automatically adapting programs for mixed-precision floating-point computation", ["Michael O. Lam", "Jeffrey K. Hollingsworth", "Bronis R. de Supinski", "Matthew P. LeGendre"], "https://doi.org/10.1145/2464996.2465018", "ics", 2013]], "Jeffrey K. Hollingsworth": [0, ["Automatically adapting programs for mixed-precision floating-point computation", ["Michael O. Lam", "Jeffrey K. Hollingsworth", "Bronis R. de Supinski", "Matthew P. LeGendre"], "https://doi.org/10.1145/2464996.2465018", "ics", 2013]], "Matthew P. LeGendre": [0, ["Automatically adapting programs for mixed-precision floating-point computation", ["Michael O. Lam", "Jeffrey K. Hollingsworth", "Bronis R. de Supinski", "Matthew P. LeGendre"], "https://doi.org/10.1145/2464996.2465018", "ics", 2013], ["Massively parallel loading", ["Wolfgang Frings", "Dong H. Ahn", "Matthew P. LeGendre", "Todd Gamblin", "Bronis R. de Supinski", "Felix Wolf"], "https://doi.org/10.1145/2464996.2465020", "ics", 2013]], "Pablo Prieto": [0, ["CMP off-chip bandwidth scheduling guided by instruction criticality", ["Pablo Prieto", "Valentin Puente", "Jose-Angel Gregorio"], "https://doi.org/10.1145/2464996.2465019", "ics", 2013]], "Valentin Puente": [0, ["CMP off-chip bandwidth scheduling guided by instruction criticality", ["Pablo Prieto", "Valentin Puente", "Jose-Angel Gregorio"], "https://doi.org/10.1145/2464996.2465019", "ics", 2013]], "Jose-Angel Gregorio": [0, ["CMP off-chip bandwidth scheduling guided by instruction criticality", ["Pablo Prieto", "Valentin Puente", "Jose-Angel Gregorio"], "https://doi.org/10.1145/2464996.2465019", "ics", 2013]], "Wolfgang Frings": [0, ["Massively parallel loading", ["Wolfgang Frings", "Dong H. Ahn", "Matthew P. LeGendre", "Todd Gamblin", "Bronis R. de Supinski", "Felix Wolf"], "https://doi.org/10.1145/2464996.2465020", "ics", 2013]], "Dong H. Ahn": [0.19732904434204102, ["Massively parallel loading", ["Wolfgang Frings", "Dong H. Ahn", "Matthew P. LeGendre", "Todd Gamblin", "Bronis R. de Supinski", "Felix Wolf"], "https://doi.org/10.1145/2464996.2465020", "ics", 2013]], "Todd Gamblin": [0, ["Massively parallel loading", ["Wolfgang Frings", "Dong H. Ahn", "Matthew P. LeGendre", "Todd Gamblin", "Bronis R. de Supinski", "Felix Wolf"], "https://doi.org/10.1145/2464996.2465020", "ics", 2013]], "Felix Wolf": [0, ["Massively parallel loading", ["Wolfgang Frings", "Dong H. Ahn", "Matthew P. LeGendre", "Todd Gamblin", "Bronis R. de Supinski", "Felix Wolf"], "https://doi.org/10.1145/2464996.2465020", "ics", 2013]], "Khaled Hamidouche": [0, ["MIC-RO: enabling efficient remote offload on heterogeneous many integrated core (MIC) clusters with InfiniBand", ["Khaled Hamidouche", "Sreeram Potluri", "Hari Subramoni", "Krishna Chaitanya Kandalla", "Dhabaleswar K. Panda"], "https://doi.org/10.1145/2464996.2465445", "ics", 2013]], "Sreeram Potluri": [0, ["MIC-RO: enabling efficient remote offload on heterogeneous many integrated core (MIC) clusters with InfiniBand", ["Khaled Hamidouche", "Sreeram Potluri", "Hari Subramoni", "Krishna Chaitanya Kandalla", "Dhabaleswar K. Panda"], "https://doi.org/10.1145/2464996.2465445", "ics", 2013]], "Hari Subramoni": [0, ["MIC-RO: enabling efficient remote offload on heterogeneous many integrated core (MIC) clusters with InfiniBand", ["Khaled Hamidouche", "Sreeram Potluri", "Hari Subramoni", "Krishna Chaitanya Kandalla", "Dhabaleswar K. Panda"], "https://doi.org/10.1145/2464996.2465445", "ics", 2013]], "Krishna Chaitanya Kandalla": [0, ["MIC-RO: enabling efficient remote offload on heterogeneous many integrated core (MIC) clusters with InfiniBand", ["Khaled Hamidouche", "Sreeram Potluri", "Hari Subramoni", "Krishna Chaitanya Kandalla", "Dhabaleswar K. Panda"], "https://doi.org/10.1145/2464996.2465445", "ics", 2013]], "Dhabaleswar K. Panda": [0, ["MIC-RO: enabling efficient remote offload on heterogeneous many integrated core (MIC) clusters with InfiniBand", ["Khaled Hamidouche", "Sreeram Potluri", "Hari Subramoni", "Krishna Chaitanya Kandalla", "Dhabaleswar K. Panda"], "https://doi.org/10.1145/2464996.2465445", "ics", 2013]], "Xin Huo": [0, ["Efficient scheduling of recursive control flow on GPUs", ["Xin Huo", "Sriram Krishnamoorthy", "Gagan Agrawal"], "https://doi.org/10.1145/2464996.2479870", "ics", 2013]], "Sriram Krishnamoorthy": [0, ["Efficient scheduling of recursive control flow on GPUs", ["Xin Huo", "Sriram Krishnamoorthy", "Gagan Agrawal"], "https://doi.org/10.1145/2464996.2479870", "ics", 2013]], "Gagan Agrawal": [0, ["Efficient scheduling of recursive control flow on GPUs", ["Xin Huo", "Sriram Krishnamoorthy", "Gagan Agrawal"], "https://doi.org/10.1145/2464996.2479870", "ics", 2013]], "Nabeel AlSaber": [0, ["SemCache: semantics-aware caching for efficient GPU offloading", ["Nabeel AlSaber", "Milind Kulkarni"], "https://doi.org/10.1145/2464996.2465021", "ics", 2013]], "Ping Xiang": [0, ["Exploiting uniform vector instructions for GPGPU performance, energy efficiency, and opportunistic reliability enhancement", ["Ping Xiang", "Yi Yang", "Mike Mantor", "Norm Rubin", "Lisa R. Hsu", "Huiyang Zhou"], "https://doi.org/10.1145/2464996.2465022", "ics", 2013]], "Yi Yang": [0.00034603855601744726, ["Exploiting uniform vector instructions for GPGPU performance, energy efficiency, and opportunistic reliability enhancement", ["Ping Xiang", "Yi Yang", "Mike Mantor", "Norm Rubin", "Lisa R. Hsu", "Huiyang Zhou"], "https://doi.org/10.1145/2464996.2465022", "ics", 2013]], "Mike Mantor": [0, ["Exploiting uniform vector instructions for GPGPU performance, energy efficiency, and opportunistic reliability enhancement", ["Ping Xiang", "Yi Yang", "Mike Mantor", "Norm Rubin", "Lisa R. Hsu", "Huiyang Zhou"], "https://doi.org/10.1145/2464996.2465022", "ics", 2013]], "Norm Rubin": [0, ["Exploiting uniform vector instructions for GPGPU performance, energy efficiency, and opportunistic reliability enhancement", ["Ping Xiang", "Yi Yang", "Mike Mantor", "Norm Rubin", "Lisa R. Hsu", "Huiyang Zhou"], "https://doi.org/10.1145/2464996.2465022", "ics", 2013]], "Lisa R. Hsu": [0, ["Exploiting uniform vector instructions for GPGPU performance, energy efficiency, and opportunistic reliability enhancement", ["Ping Xiang", "Yi Yang", "Mike Mantor", "Norm Rubin", "Lisa R. Hsu", "Huiyang Zhou"], "https://doi.org/10.1145/2464996.2465022", "ics", 2013]], "Huiyang Zhou": [0, ["Exploiting uniform vector instructions for GPGPU performance, energy efficiency, and opportunistic reliability enhancement", ["Ping Xiang", "Yi Yang", "Mike Mantor", "Norm Rubin", "Lisa R. Hsu", "Huiyang Zhou"], "https://doi.org/10.1145/2464996.2465022", "ics", 2013]], "Amit Sabne": [0, ["Scaling large-data computations on multi-GPU accelerators", ["Amit Sabne", "Putt Sakdhnagool", "Rudolf Eigenmann"], "https://doi.org/10.1145/2464996.2465023", "ics", 2013]], "Putt Sakdhnagool": [0, ["Scaling large-data computations on multi-GPU accelerators", ["Amit Sabne", "Putt Sakdhnagool", "Rudolf Eigenmann"], "https://doi.org/10.1145/2464996.2465023", "ics", 2013]], "Rudolf Eigenmann": [0, ["Scaling large-data computations on multi-GPU accelerators", ["Amit Sabne", "Putt Sakdhnagool", "Rudolf Eigenmann"], "https://doi.org/10.1145/2464996.2465023", "ics", 2013]], "Sriram Aananthakrishnan": [0, ["Hybrid approach for data-flow analysis of MPI programs", ["Sriram Aananthakrishnan", "Greg Bronevetsky", "Ganesh Gopalakrishnan"], "https://doi.org/10.1145/2464996.2467286", "ics", 2013]], "Greg Bronevetsky": [0, ["Hybrid approach for data-flow analysis of MPI programs", ["Sriram Aananthakrishnan", "Greg Bronevetsky", "Ganesh Gopalakrishnan"], "https://doi.org/10.1145/2464996.2467286", "ics", 2013]], "Ganesh Gopalakrishnan": [0, ["Hybrid approach for data-flow analysis of MPI programs", ["Sriram Aananthakrishnan", "Greg Bronevetsky", "Ganesh Gopalakrishnan"], "https://doi.org/10.1145/2464996.2467286", "ics", 2013], ["Towards shared memory consistency models for GPUs", ["Tyler Sorensen", "Ganesh Gopalakrishnan", "Vinod Grover"], "https://doi.org/10.1145/2464996.2467280", "ics", 2013]], "Gabriel Tanase": [0, ["Improving performance of all-to-all communication through loop scheduling in PGAS environments", ["Michail Alvanos", "Gabriel Tanase", "Montse Farreras", "Ettore Tiotto", "Jose Nelson Amaral", "Xavier Martorell"], "https://doi.org/10.1145/2464996.2467277", "ics", 2013]], "Madhur Amilkanthwar": [0, ["CUPL: a compile-time uncoalesced memory access pattern locator for CUDA", ["Madhur Amilkanthwar", "Shankar Balachandran"], "https://doi.org/10.1145/2464996.2467288", "ics", 2013]], "Shankar Balachandran": [0, ["CUPL: a compile-time uncoalesced memory access pattern locator for CUDA", ["Madhur Amilkanthwar", "Shankar Balachandran"], "https://doi.org/10.1145/2464996.2467288", "ics", 2013]], "Weiwei Chen": [0, ["Imbalance optimization in scientific workflows", ["Weiwei Chen", "Ewa Deelman", "Rizos Sakellariou"], "https://doi.org/10.1145/2464996.2467270", "ics", 2013]], "Ewa Deelman": [0, ["Imbalance optimization in scientific workflows", ["Weiwei Chen", "Ewa Deelman", "Rizos Sakellariou"], "https://doi.org/10.1145/2464996.2467270", "ics", 2013]], "Rizos Sakellariou": [0, ["Imbalance optimization in scientific workflows", ["Weiwei Chen", "Ewa Deelman", "Rizos Sakellariou"], "https://doi.org/10.1145/2464996.2467270", "ics", 2013]], "Catalin Bogdan Ciobanu": [0, ["FASTER run-time reconfiguration management", ["Catalin Bogdan Ciobanu", "Dionisios N. Pnevmatikatos", "Kyprianos D. Papadimitriou", "Georgi Nedeltchev Gaydadjiev"], "https://doi.org/10.1145/2464996.2467283", "ics", 2013]], "Kyprianos D. Papadimitriou": [0, ["FASTER run-time reconfiguration management", ["Catalin Bogdan Ciobanu", "Dionisios N. Pnevmatikatos", "Kyprianos D. Papadimitriou", "Georgi Nedeltchev Gaydadjiev"], "https://doi.org/10.1145/2464996.2467283", "ics", 2013]], "Georgi Nedeltchev Gaydadjiev": [0, ["FASTER run-time reconfiguration management", ["Catalin Bogdan Ciobanu", "Dionisios N. Pnevmatikatos", "Kyprianos D. Papadimitriou", "Georgi Nedeltchev Gaydadjiev"], "https://doi.org/10.1145/2464996.2467283", "ics", 2013]], "Hadrien A. Clarke": [0, ["MAD7: a memory architecture simulator targeted at design space exploration", ["Hadrien A. Clarke", "Antoine Trouve", "Kazuaki Murakami"], "https://doi.org/10.1145/2464996.2467272", "ics", 2013]], "Antoine Trouve": [0, ["MAD7: a memory architecture simulator targeted at design space exploration", ["Hadrien A. Clarke", "Antoine Trouve", "Kazuaki Murakami"], "https://doi.org/10.1145/2464996.2467272", "ics", 2013]], "Kazuaki Murakami": [0, ["MAD7: a memory architecture simulator targeted at design space exploration", ["Hadrien A. Clarke", "Antoine Trouve", "Kazuaki Murakami"], "https://doi.org/10.1145/2464996.2467272", "ics", 2013]], "Truong Vinh Truong Duy": [0, ["A decomposition method with minimal communication volume for parallelization of multi-dimensional FFTs", ["Truong Vinh Truong Duy", "Taisuke Ozaki"], "https://doi.org/10.1145/2464996.2467276", "ics", 2013], ["A massively parallel domain decomposition method for large-scale DFT electronic structure calculations", ["Truong Vinh Truong Duy", "Taisuke Ozaki"], "https://doi.org/10.1145/2464996.2467273", "ics", 2013]], "Taisuke Ozaki": [0, ["A decomposition method with minimal communication volume for parallelization of multi-dimensional FFTs", ["Truong Vinh Truong Duy", "Taisuke Ozaki"], "https://doi.org/10.1145/2464996.2467276", "ics", 2013], ["A massively parallel domain decomposition method for large-scale DFT electronic structure calculations", ["Truong Vinh Truong Duy", "Taisuke Ozaki"], "https://doi.org/10.1145/2464996.2467273", "ics", 2013]], "Daming Feng": [0, ["Multi-layered unstructured mesh generation", ["Panagiotis A. Foteinos", "Daming Feng", "Andrey N. Chernikov", "Nikos Chrisochoides"], "https://doi.org/10.1145/2464996.2467281", "ics", 2013]], "Andrey N. Chernikov": [0, ["Multi-layered unstructured mesh generation", ["Panagiotis A. Foteinos", "Daming Feng", "Andrey N. Chernikov", "Nikos Chrisochoides"], "https://doi.org/10.1145/2464996.2467281", "ics", 2013]], "Justin A. Hogan": [0, ["Network-on-chip for a partially reconfigurable FPGA system", ["Justin A. Hogan", "Raymond J. Weber", "Brock J. LaMeres", "Todd Kaiser"], "https://doi.org/10.1145/2464996.2467285", "ics", 2013], ["Power efficiency in a partially reconfigurable multiprocessor system", ["Raymond J. Weber", "Justin A. Hogan", "Brock J. LaMeres", "Todd Kaiser"], "https://doi.org/10.1145/2464996.2467284", "ics", 2013]], "Raymond J. Weber": [0, ["Network-on-chip for a partially reconfigurable FPGA system", ["Justin A. Hogan", "Raymond J. Weber", "Brock J. LaMeres", "Todd Kaiser"], "https://doi.org/10.1145/2464996.2467285", "ics", 2013], ["Power efficiency in a partially reconfigurable multiprocessor system", ["Raymond J. Weber", "Justin A. Hogan", "Brock J. LaMeres", "Todd Kaiser"], "https://doi.org/10.1145/2464996.2467284", "ics", 2013]], "Brock J. LaMeres": [0, ["Network-on-chip for a partially reconfigurable FPGA system", ["Justin A. Hogan", "Raymond J. Weber", "Brock J. LaMeres", "Todd Kaiser"], "https://doi.org/10.1145/2464996.2467285", "ics", 2013], ["Power efficiency in a partially reconfigurable multiprocessor system", ["Raymond J. Weber", "Justin A. Hogan", "Brock J. LaMeres", "Todd Kaiser"], "https://doi.org/10.1145/2464996.2467284", "ics", 2013]], "Todd Kaiser": [0, ["Network-on-chip for a partially reconfigurable FPGA system", ["Justin A. Hogan", "Raymond J. Weber", "Brock J. LaMeres", "Todd Kaiser"], "https://doi.org/10.1145/2464996.2467285", "ics", 2013], ["Power efficiency in a partially reconfigurable multiprocessor system", ["Raymond J. Weber", "Justin A. Hogan", "Brock J. LaMeres", "Todd Kaiser"], "https://doi.org/10.1145/2464996.2467284", "ics", 2013]], "Saurabh Jha": [0, ["Exploiting data parallelism in the yConvex hypergraph algorithm for image representation using GPGPUs", ["Saurabh Jha", "Tejaswi Agarwal", "B. Rajesh Kanna"], "https://doi.org/10.1145/2464996.2467269", "ics", 2013]], "Tejaswi Agarwal": [0, ["Exploiting data parallelism in the yConvex hypergraph algorithm for image representation using GPGPUs", ["Saurabh Jha", "Tejaswi Agarwal", "B. Rajesh Kanna"], "https://doi.org/10.1145/2464996.2467269", "ics", 2013]], "B. Rajesh Kanna": [0, ["Exploiting data parallelism in the yConvex hypergraph algorithm for image representation using GPGPUs", ["Saurabh Jha", "Tejaswi Agarwal", "B. Rajesh Kanna"], "https://doi.org/10.1145/2464996.2467269", "ics", 2013]], "Tao Jiang": [0, ["The ARMv8 simulator", ["Tao Jiang", "Lele Zhang", "Rui Hou", "Yi Zhang", "Qianlong Zhang", "Lin Chai", "Jing Han", "Wuxiong Zhang", "Cong Wang", "Lixin Zhang"], "https://doi.org/10.1145/2464996.2467287", "ics", 2013], ["V-OpenCL: a method to use remote GPGPU", ["Cong Wang", "Tao Jiang", "Rui Hou"], "https://doi.org/10.1145/2464996.2467289", "ics", 2013]], "Lele Zhang": [0, ["The ARMv8 simulator", ["Tao Jiang", "Lele Zhang", "Rui Hou", "Yi Zhang", "Qianlong Zhang", "Lin Chai", "Jing Han", "Wuxiong Zhang", "Cong Wang", "Lixin Zhang"], "https://doi.org/10.1145/2464996.2467287", "ics", 2013]], "Rui Hou": [0, ["The ARMv8 simulator", ["Tao Jiang", "Lele Zhang", "Rui Hou", "Yi Zhang", "Qianlong Zhang", "Lin Chai", "Jing Han", "Wuxiong Zhang", "Cong Wang", "Lixin Zhang"], "https://doi.org/10.1145/2464996.2467287", "ics", 2013], ["V-OpenCL: a method to use remote GPGPU", ["Cong Wang", "Tao Jiang", "Rui Hou"], "https://doi.org/10.1145/2464996.2467289", "ics", 2013]], "Yi Zhang": [0, ["The ARMv8 simulator", ["Tao Jiang", "Lele Zhang", "Rui Hou", "Yi Zhang", "Qianlong Zhang", "Lin Chai", "Jing Han", "Wuxiong Zhang", "Cong Wang", "Lixin Zhang"], "https://doi.org/10.1145/2464996.2467287", "ics", 2013]], "Qianlong Zhang": [0, ["The ARMv8 simulator", ["Tao Jiang", "Lele Zhang", "Rui Hou", "Yi Zhang", "Qianlong Zhang", "Lin Chai", "Jing Han", "Wuxiong Zhang", "Cong Wang", "Lixin Zhang"], "https://doi.org/10.1145/2464996.2467287", "ics", 2013]], "Lin Chai": [0, ["The ARMv8 simulator", ["Tao Jiang", "Lele Zhang", "Rui Hou", "Yi Zhang", "Qianlong Zhang", "Lin Chai", "Jing Han", "Wuxiong Zhang", "Cong Wang", "Lixin Zhang"], "https://doi.org/10.1145/2464996.2467287", "ics", 2013]], "Jing Han": [0.06778808869421482, ["The ARMv8 simulator", ["Tao Jiang", "Lele Zhang", "Rui Hou", "Yi Zhang", "Qianlong Zhang", "Lin Chai", "Jing Han", "Wuxiong Zhang", "Cong Wang", "Lixin Zhang"], "https://doi.org/10.1145/2464996.2467287", "ics", 2013]], "Wuxiong Zhang": [0, ["The ARMv8 simulator", ["Tao Jiang", "Lele Zhang", "Rui Hou", "Yi Zhang", "Qianlong Zhang", "Lin Chai", "Jing Han", "Wuxiong Zhang", "Cong Wang", "Lixin Zhang"], "https://doi.org/10.1145/2464996.2467287", "ics", 2013]], "Cong Wang": [0.001916630077175796, ["The ARMv8 simulator", ["Tao Jiang", "Lele Zhang", "Rui Hou", "Yi Zhang", "Qianlong Zhang", "Lin Chai", "Jing Han", "Wuxiong Zhang", "Cong Wang", "Lixin Zhang"], "https://doi.org/10.1145/2464996.2467287", "ics", 2013], ["V-OpenCL: a method to use remote GPGPU", ["Cong Wang", "Tao Jiang", "Rui Hou"], "https://doi.org/10.1145/2464996.2467289", "ics", 2013]], "Lixin Zhang": [0, ["The ARMv8 simulator", ["Tao Jiang", "Lele Zhang", "Rui Hou", "Yi Zhang", "Qianlong Zhang", "Lin Chai", "Jing Han", "Wuxiong Zhang", "Cong Wang", "Lixin Zhang"], "https://doi.org/10.1145/2464996.2467287", "ics", 2013]], "Erik Keever": [0, ["Imogen: a parallel 3D fluid and MHD code for GPUs", ["Erik Keever", "James N. Imamura"], "https://doi.org/10.1145/2464996.2467275", "ics", 2013]], "James N. Imamura": [0, ["Imogen: a parallel 3D fluid and MHD code for GPUs", ["Erik Keever", "James N. Imamura"], "https://doi.org/10.1145/2464996.2467275", "ics", 2013]], "Min Li": [0, ["SMIO: I/O similarity aware virtual machine management invirtual desktop environments", ["Min Li", "Sushil Mantri", "Pin Zhou", "Ali Raza Butt"], "https://doi.org/10.1145/2464996.2467274", "ics", 2013]], "Sushil Mantri": [0, ["SMIO: I/O similarity aware virtual machine management invirtual desktop environments", ["Min Li", "Sushil Mantri", "Pin Zhou", "Ali Raza Butt"], "https://doi.org/10.1145/2464996.2467274", "ics", 2013]], "Pin Zhou": [0, ["SMIO: I/O similarity aware virtual machine management invirtual desktop environments", ["Min Li", "Sushil Mantri", "Pin Zhou", "Ali Raza Butt"], "https://doi.org/10.1145/2464996.2467274", "ics", 2013]], "Ali Raza Butt": [0, ["SMIO: I/O similarity aware virtual machine management invirtual desktop environments", ["Min Li", "Sushil Mantri", "Pin Zhou", "Ali Raza Butt"], "https://doi.org/10.1145/2464996.2467274", "ics", 2013]], "David Ozog": [0, ["Inspector/executor load balancing algorithms for block-sparse tensor contractions", ["David Ozog", "Sameer Shende", "Allen D. Malony", "Jeff R. Hammond", "James Dinan", "Pavan Balaji"], "https://doi.org/10.1145/2464996.2467282", "ics", 2013]], "Sameer Shende": [0, ["Inspector/executor load balancing algorithms for block-sparse tensor contractions", ["David Ozog", "Sameer Shende", "Allen D. Malony", "Jeff R. Hammond", "James Dinan", "Pavan Balaji"], "https://doi.org/10.1145/2464996.2467282", "ics", 2013]], "Allen D. Malony": [0, ["Inspector/executor load balancing algorithms for block-sparse tensor contractions", ["David Ozog", "Sameer Shende", "Allen D. Malony", "Jeff R. Hammond", "James Dinan", "Pavan Balaji"], "https://doi.org/10.1145/2464996.2467282", "ics", 2013]], "Jeff R. Hammond": [0, ["Inspector/executor load balancing algorithms for block-sparse tensor contractions", ["David Ozog", "Sameer Shende", "Allen D. Malony", "Jeff R. Hammond", "James Dinan", "Pavan Balaji"], "https://doi.org/10.1145/2464996.2467282", "ics", 2013]], "James Dinan": [0, ["Inspector/executor load balancing algorithms for block-sparse tensor contractions", ["David Ozog", "Sameer Shende", "Allen D. Malony", "Jeff R. Hammond", "James Dinan", "Pavan Balaji"], "https://doi.org/10.1145/2464996.2467282", "ics", 2013]], "Pavan Balaji": [0, ["Inspector/executor load balancing algorithms for block-sparse tensor contractions", ["David Ozog", "Sameer Shende", "Allen D. Malony", "Jeff R. Hammond", "James Dinan", "Pavan Balaji"], "https://doi.org/10.1145/2464996.2467282", "ics", 2013]], "Swaroop Pophale": [0, ["Improving performance of openSHMEM reference library by portable PE mapping technique", ["Swaroop Pophale", "Tony Curtis", "Barbara M. Chapman"], "https://doi.org/10.1145/2464996.2467279", "ics", 2013]], "Tony Curtis": [0, ["Improving performance of openSHMEM reference library by portable PE mapping technique", ["Swaroop Pophale", "Tony Curtis", "Barbara M. Chapman"], "https://doi.org/10.1145/2464996.2467279", "ics", 2013]], "Barbara M. Chapman": [0, ["Improving performance of openSHMEM reference library by portable PE mapping technique", ["Swaroop Pophale", "Tony Curtis", "Barbara M. Chapman"], "https://doi.org/10.1145/2464996.2467279", "ics", 2013]], "Sonish Shrestha": [0, ["Using platform-independent data locality analysis to predict cache performance on abstract hardware platforms", ["Sonish Shrestha"], "https://doi.org/10.1145/2464996.2467271", "ics", 2013]], "Tyler Sorensen": [0, ["Towards shared memory consistency models for GPUs", ["Tyler Sorensen", "Ganesh Gopalakrishnan", "Vinod Grover"], "https://doi.org/10.1145/2464996.2467280", "ics", 2013]], "Vinod Grover": [0, ["Towards shared memory consistency models for GPUs", ["Tyler Sorensen", "Ganesh Gopalakrishnan", "Vinod Grover"], "https://doi.org/10.1145/2464996.2467280", "ics", 2013]], "Alejandro Valero": [0, ["Exploiting reuse information to reduce refresh energy in on-chip eDRAM caches", ["Alejandro Valero", "Julio Sahuquillo", "Salvador Petit", "Jose Duato"], "https://doi.org/10.1145/2464996.2467278", "ics", 2013]], "Julio Sahuquillo": [0, ["Exploiting reuse information to reduce refresh energy in on-chip eDRAM caches", ["Alejandro Valero", "Julio Sahuquillo", "Salvador Petit", "Jose Duato"], "https://doi.org/10.1145/2464996.2467278", "ics", 2013]], "Salvador Petit": [0, ["Exploiting reuse information to reduce refresh energy in on-chip eDRAM caches", ["Alejandro Valero", "Julio Sahuquillo", "Salvador Petit", "Jose Duato"], "https://doi.org/10.1145/2464996.2467278", "ics", 2013]], "Jose Duato": [0, ["Exploiting reuse information to reduce refresh energy in on-chip eDRAM caches", ["Alejandro Valero", "Julio Sahuquillo", "Salvador Petit", "Jose Duato"], "https://doi.org/10.1145/2464996.2467278", "ics", 2013]]}