
AVRASM ver. 2.2.7  C:\Users\GuCa\Desktop\Snake\Snake\main.asm Sun May 26 21:09:45 2019

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.209\avrasm\inc\m328pdef.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.209\avrasm\inc\m328pdef.inc'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; Snake.asm
                                 ;
                                 ; Created: 2019-04-25 13:47:41
                                 ; Author : Jonna, Mike, Erik & Simon
                                 ;
                                 /* 
                                 	Fixa:
                                 	-Ormen ska inte kunna vnda 180 grader
                                 	-Kroppen
                                 	-Mat
                                 	-Kollision
                                 
                                 	Beware: rr inte temp register1 mellan rrelse av huvud/kropp
                                 
                                 */
                                 
                                 .DEF end = r16
                                 .DEF temp1 = r17
                                 .DEF temp2 = r18
                                 .DEF temp3 = r19
                                 .DEF temp4 = r20
                                 .DEF updateGame = r21
                                 .DEF loopcounter = r22
                                 .DEF food = r23
                                 .DEF length = r24
                                 .DEF direction = r25
                                 
                                 .DSEG
000100                           snakebody:		.BYTE 16
000110                           matrix:			.BYTE 8
                                 
                                 .CSEG
                                 .ORG 0x0000
000000 940c 0023                 	jmp init
000002 0000                      	nop
                                 .ORG 0x0020
000020 940c 0424                 	jmp gameUpdateTimer
000022 0000                      	nop
                                 
                                 init:
                                 	// Enable DDR registers
000023 e10f                          ldi r16, 0b00011111
000024 b907                          out DDRC, r16
000025 ef0c                          ldi r16, 0b11111100
000026 b90a                          out DDRD, r16
000027 e30f                          ldi r16, 0b00111111
000028 b904                          out DDRB, r16
                                 
                                 	// Pointers to matrix (snake)
000029 e0f1                      	ldi ZH, HIGH(snakebody)
00002a e0e0                      	ldi ZL, LOW(snakebody)
00002b e0d1                      	ldi YH, HIGH(matrix)
00002c e1c0                      	ldi YL, LOW(matrix)
00002d e084                      	ldi length, 4
00002e e070                      	ldi food, 0
00002f e060                      	ldi loopcounter, 0
000030 e091                      	ldi direction, 0b00000001
                                 	
                                 	// Snake head
000031 e414                      	ldi temp1, 0b01000100
000032 8310                      	st Z, temp1
000033 e413                      	ldi temp1, 0b01000011
000034 8311                      	std Z+1, temp1
000035 e412                      	ldi temp1, 0b01000010
000036 8312                      	std Z+2, temp1	
000037 e411                      	ldi temp1, 0b01000001
000038 8313                      	std Z+3, temp1
                                 
                                 	// Matrix
000039 8218                      	st Y, r1
00003a 8219                      	std Y+1, r1
00003b 821a                      	std Y+2, r1
00003c 821b                      	std Y+3, r1
00003d 821c                      	std Y+4, r1
00003e 821d                      	std Y+5, r1
00003f 821e                      	std Y+6, r1
000040 821f                      	std Y+7, r1
                                 	
                                 	// Enable Joystick
000041 e610                      	ldi		temp1, 0b01100000
000042 9310 007c                 	sts		ADMUX, temp1
000044 e817                         	ldi		temp1, 0b10000111
000045 9310 007a                    	sts		ADCSRA, temp1
                                 
                                 	// Set stack pointer
000047 e018                      	ldi		temp1, HIGH(RAMEND)
000048 bf1e                          out		SPH, temp1
000049 ef1f                          ldi		temp1, LOW(RAMEND)
00004a bf1d                          out		SPL, temp1
                                 
                                 	// Timer
00004b 9478                      	sei
00004c 9110 0025                 	lds		temp1, TCCR0B
00004e 6016                      	ori		temp1, 0b00000110
00004f 9310 0045                 	sts		0x45, temp1
                                 
000051 e011                          ldi		temp1, (1<<TOIE0)
000052 9120 006e                     lds		temp2, TIMSK0
000054 2b12                          or		temp1, temp2
000055 9310 006e                     sts		TIMSK0, temp1
                                 
                                 resetAndDraw:
000057 e010                      	ldi temp1, 0
000058 e020                      	ldi temp2, 0
000059 e030                      	ldi temp3, 0
00005a e040                      	ldi temp4, 0
00005b e000                      	ldi end, 0
00005c e050                      	ldi updateGame, 0
00005d e060                      	ldi loopcounter, 0
00005e 940c 0120                 	jmp drawMatrix
000060 0000                      	nop
                                 main:
000061 940e 0067                 	call updatesnake
000063 0000                      	nop
000064 940c 0057                 	jmp resetAndDraw			// Draws matrix, jumps back to main. *Do this last*
000066 0000                      	nop
                                 updatesnake:
000067 3051                      	cpi updateGame, 1			// Check if it's time to update (controlled by interrupts)
000068 f469                      	brne returntomain
000069 940e 0412                 	call resetMatrix
00006b 0000                      	nop	
00006c 940e 035e                 	call joystickinput			// Listen to input. This modifies values in Z
00006e 0000                      	nop
00006f 940e 007c                 	call moveBody
000071 0000                      	nop
000072 940e 008d                 	call translatePositions		// Translates coordinates (Z) to matrix (Y)
000074 0000                      	nop
000075 e050                      	ldi updateGame, 0			// Reset flag to update game
                                 returntomain:
000076 9508                      	ret
000077 0000                      	nop
                                 makeSureNothingFuckedUp: //troubleshooting
000078 8378                      	st Y, food
000079 9573                      	inc food
00007a 9508                      	ret
00007b 0000                      	nop
                                 moveBody:						// Update body relative to previous head position
                                 	;Skip head and place pointer on body
00007c 9111                      	ld temp1, Z+
                                 	;Decrement length since we're skipping head (restoring on exit to main)
00007d 938f                      	push length
00007e 958a                      	dec length
                                 	bodyLoop:	
00007f 1786                      	cp length, loopcounter
000080 f039                      	breq exitupdate
000081 8110                      	ld temp1, Z
000082 9331                      	st Z+, temp3
000083 2f31                      	mov temp3, temp1
000084 9563                      	inc loopcounter	
000085 940c 007f                 	jmp bodyLoop
000087 0000                      	nop
                                 	exitupdate:
000088 e060                      	ldi loopcounter, 0
000089 918f                      	pop length
00008a e0e0                      	ldi ZL, LOW(snakebody)
00008b 9508                      	ret
00008c 0000                      	nop
                                 translatePositions:				// Iterates through Z (positions) to translate into matrix
00008d 1786                      	cp length, loopcounter
00008e f121                      	breq exit2
00008f 0000                      	nop
000090 9111                      	ld temp1, Z+				// Load position from Z and post increment pointer
000091 2f21                      	mov temp2, temp1
000092 7f20                      	andi temp2, 0b11110000		// Mask out X-value (first 4 bits)
000093 9526                      	lsr temp2					// Shift 4 steps right to make compares easier
000094 9526                      	lsr temp2
000095 9526                      	lsr temp2
000096 9526                      	lsr temp2
000097 3020                      	cpi temp2, 0
000098 f0e9                      	breq X_0
000099 0000                      	nop
00009a 3021                      	cpi temp2, 1
00009b f0f1                      	breq X_1
00009c 0000                      	nop
00009d 3022                      	cpi temp2, 2
00009e f0f9                      	breq X_2
00009f 0000                      	nop
0000a0 3023                      	cpi temp2, 3
0000a1 f101                      	breq X_3
0000a2 0000                      	nop
0000a3 3024                      	cpi temp2, 4
0000a4 f109                      	breq X_4
0000a5 0000                      	nop
0000a6 3025                      	cpi temp2, 5
0000a7 f111                      	breq X_5
0000a8 0000                      	nop
0000a9 3026                      	cpi temp2, 6
0000aa f119                      	breq X_6
0000ab 0000                      	nop
0000ac 3027                      	cpi temp2, 7
0000ad f121                      	breq X_7
0000ae 0000                      	nop
                                 	exit1:
0000af 5f6f                      	subi loopcounter, -1	// increment i
0000b0 940c 008d                 	jmp translatePositions
0000b2 0000                      	nop
                                 	exit2:
0000b3 e0e0                      	ldi ZL, LOW(snakebody)	// reset pointer before returning to main
0000b4 9508                      	ret
0000b5 0000                      	nop
                                 	X_0:
0000b6 e031                      	ldi temp3, 0b00000001
0000b7 940c 00d6                 	jmp calcYPos
0000b9 0000                      	nop
                                 	X_1:
0000ba e032                      	ldi temp3, 0b00000010
0000bb 940c 00d6                 	jmp calcYPos
0000bd 0000                      	nop	
                                 	X_2:
0000be e034                      	ldi temp3, 0b00000100
0000bf 940c 00d6                 	jmp calcYPos
0000c1 0000                      	nop
                                 	X_3:
0000c2 e038                      	ldi temp3, 0b00001000
0000c3 940c 00d6                 	jmp calcYPos
0000c5 0000                      	nop
                                 	X_4:
0000c6 e130                      	ldi temp3, 0b00010000
0000c7 940c 00d6                 	jmp calcYPos
0000c9 0000                      	nop
                                 	X_5:
0000ca e230                      	ldi temp3, 0b00100000
0000cb 940c 00d6                 	jmp calcYPos
0000cd 0000                      	nop
                                 	X_6:
0000ce e430                      	ldi temp3, 0b01000000
0000cf 940c 00d6                 	jmp calcYPos
0000d1 0000                      	nop
                                 	X_7:
0000d2 e830                      	ldi temp3, 0b10000000
0000d3 940c 00d6                 	jmp calcYPos
0000d5 0000                      	nop
                                 	calcYPos:					// Calculate which Y position in matrix to draw to
0000d6 2f41                      	mov temp4, temp1
0000d7 704f                      	andi temp4, 0b00001111
0000d8 3040                      	cpi temp4, 0
0000d9 f0b1                      	breq Y_0
0000da 0000                      	nop
0000db 3041                      	cpi temp4, 1
0000dc f0c9                      	breq Y_1
0000dd 0000                      	nop
0000de 3042                      	cpi temp4, 2
0000df f0e1                      	breq Y_2
0000e0 0000                      	nop
0000e1 3043                      	cpi temp4, 3
0000e2 f0f9                      	breq Y_3
0000e3 0000                      	nop
0000e4 3044                      	cpi temp4, 4
0000e5 f111                      	breq Y_4
0000e6 0000                      	nop
0000e7 3045                      	cpi temp4, 5
0000e8 f129                      	breq Y_5
0000e9 0000                      	nop
0000ea 3046                      	cpi temp4, 6
0000eb f141                      	breq Y_6
0000ec 0000                      	nop
0000ed 3047                      	cpi temp4, 7
0000ee f159                      	breq Y_7
0000ef 0000                      	nop 
                                 	Y_0:						// Save previous value of matrix row and insert new
0000f0 8148                      	ld temp4, Y
0000f1 2b34                      	or temp3, temp4
0000f2 8338                      	st Y, temp3
0000f3 940c 00af                 	jmp exit1
0000f5 0000                      	nop
                                 	Y_1:
0000f6 8149                      	ldd temp4, Y+1
0000f7 2b34                      	or temp3, temp4
0000f8 8339                      	std Y+1, temp3
0000f9 940c 00af                 	jmp exit1
0000fb 0000                      	nop
                                 	Y_2:
0000fc 814a                      	ldd temp4, Y+2
0000fd 2b34                      	or temp3, temp4
0000fe 833a                      	std Y+2, temp3
0000ff 940c 00af                 	jmp exit1
000101 0000                      	nop
                                 	Y_3:
000102 814b                      	ldd temp4, Y+3
000103 2b34                      	or temp3, temp4
000104 833b                      	std Y+3, temp3
000105 940c 00af                 	jmp exit1
000107 0000                      	nop
                                 	Y_4:
000108 814c                      	ldd temp4, Y+4
000109 2b34                      	or temp3, temp4
00010a 833c                      	std Y+4, temp3
00010b 940c 00af                 	jmp exit1
00010d 0000                      	nop
                                 	Y_5:
00010e 814d                      	ldd temp4, Y+5
00010f 2b34                      	or temp3, temp4
000110 833d                      	std Y+5, temp3
000111 940c 00af                 	jmp exit1
000113 0000                      	nop
                                 	Y_6:
000114 814e                      	ldd temp4, Y+6
000115 2b34                      	or temp3, temp4
000116 833e                      	std Y+6, temp3
000117 940c 00af                 	jmp exit1
000119 0000                      	nop
                                 	Y_7:
00011a 814f                      	ldd temp4, Y+7
00011b 2b34                      	or temp3, temp4
00011c 833f                      	std Y+7, temp3
00011d 940c 00af                 	jmp exit1
00011f 0000                      	nop
                                 drawMatrix:
                                 /*Begin drawing one row at a time. Load in value from matrix and make compares.
                                 Depending on value of row, the bits will translate correctly and be saved in register "end"
                                 Finally, each row outputs "end" to corresponding port*/
                                 calcrow_0:			
000120 8118                      	ld temp1, Y
000121 e000                      	ldi end, 0b00000000
000122 3810                      	cpi temp1, 0b10000000
000123 f028                      	brlo calc64_0
000124 0000                      	nop
000125 e4a0                      	ldi r26, 0b01000000
000126 95a1                      	neg r26
000127 1b0a                      	sub end, r26
000128 5810                      	subi temp1, 0b10000000
                                 calc64_0:
000129 3410                      	cpi temp1, 0b01000000
00012a f028                      	brlo calc32_0
00012b 0000                      	nop
00012c e8a0                      	ldi r26, 0b10000000
00012d 95a1                      	neg r26
00012e 1b0a                      	sub end, r26
00012f 5410                      	subi temp1, 0b01000000
                                 calc32_0:
000130 3210                      	cpi temp1, 0b00100000
000131 f028                      	brlo calc16_0
000132 0000                      	nop
000133 e0a1                      	ldi r26, 0b00000001
000134 95a1                      	neg r26
000135 1b0a                      	sub end, r26
000136 5210                      	subi temp1, 0b00100000
                                 calc16_0:
000137 3110                      	cpi temp1, 0b00010000
000138 f028                      	brlo calc8_0
000139 0000                      	nop
00013a e0a2                      	ldi r26, 0b00000010
00013b 95a1                      	neg r26
00013c 1b0a                      	sub end, r26
00013d 5110                      	subi temp1, 0b00010000
                                 calc8_0:
00013e 3018                      	cpi temp1, 0b00001000
00013f f028                      	brlo calc4_0
000140 0000                      	nop
000141 e0a4                      	ldi r26, 0b00000100
000142 95a1                      	neg r26
000143 1b0a                      	sub end, r26
000144 5018                      	subi temp1, 0b00001000
                                 calc4_0:
000145 3014                      	cpi temp1, 0b00000100
000146 f028                      	brlo calc2_0
000147 0000                      	nop
000148 e0a8                      	ldi r26, 0b00001000
000149 95a1                      	neg r26
00014a 1b0a                      	sub end, r26
00014b 5014                      	subi temp1, 0b00000100
                                 calc2_0:
00014c 3012                      	cpi temp1, 0b00000010
00014d f028                      	brlo calc1_0
00014e 0000                      	nop
00014f e1a0                      	ldi r26, 0b00010000
000150 95a1                      	neg r26
000151 1b0a                      	sub end, r26
000152 5012                      	subi temp1, 0b00000010
                                 calc1_0:
000153 3011                      	cpi temp1, 0b00000001
000154 f028                      	brlo outputrow_0
000155 0000                      	nop
000156 e2a0                      	ldi r26, 0b00100000
000157 95a1                      	neg r26
000158 1b0a                      	sub end, r26
000159 5011                      	subi temp1, 0b00000001
                                 outputrow_0:
00015a e011                      	ldi temp1, 0b00000001
00015b b918                      	out PORTC, temp1
00015c 2f10                      	mov temp1, end
00015d 7c10                      	ANDI temp1, 0b11000000
00015e b91b                      	out PORTD, temp1
00015f 2f10                      	mov temp1, end
000160 731f                      	ANDI temp1, 0b00111111
000161 b915                      	out PORTB, temp1
000162 940e 041c                 	call delay1
000164 0000                      	nop
000165 e330                      	ldi temp3, 0b00110000
000166 b938                      	out PORTC, temp3
000167 b81b                      	out PORTD, r1
000168 b815                      	out PORTB, r1
                                 calcrow_1:
000169 8119                      	ldd temp1, Y+1
00016a e000                      	ldi end, 0b00000000
00016b 3810                      	cpi temp1, 0b10000000
00016c f028                      	brlo calc64_1
00016d 0000                      	nop
00016e e4a0                      	ldi r26, 0b01000000
00016f 95a1                      	neg r26
000170 1b0a                      	sub end, r26
000171 5810                      	subi temp1, 0b10000000
                                 calc64_1:
000172 3410                      	cpi temp1, 0b01000000
000173 f028                      	brlo calc32_1
000174 0000                      	nop
000175 e8a0                      	ldi r26, 0b10000000
000176 95a1                      	neg r26
000177 1b0a                      	sub end, r26
000178 5410                      	subi temp1, 0b01000000
                                 calc32_1:
000179 3210                      	cpi temp1, 0b00100000
00017a f028                      	brlo calc16_1
00017b 0000                      	nop
00017c e0a1                      	ldi r26, 0b00000001
00017d 95a1                      	neg r26
00017e 1b0a                      	sub end, r26
00017f 5210                      	subi temp1, 0b00100000
                                 calc16_1:
000180 3110                      	cpi temp1, 0b00010000
000181 f028                      	brlo calc8_1
000182 0000                      	nop
000183 e0a2                      	ldi r26, 0b00000010
000184 95a1                      	neg r26
000185 1b0a                      	sub end, r26
000186 5110                      	subi temp1, 0b00010000
                                 calc8_1:
000187 3018                      	cpi temp1, 0b00001000
000188 f028                      	brlo calc4_1
000189 0000                      	nop
00018a e0a4                      	ldi r26, 0b00000100
00018b 95a1                      	neg r26
00018c 1b0a                      	sub end, r26
00018d 5018                      	subi temp1, 0b00001000
                                 calc4_1:
00018e 3014                      	cpi temp1, 0b00000100
00018f f028                      	brlo calc2_1
000190 0000                      	nop
000191 e0a8                      	ldi r26, 0b00001000
000192 95a1                      	neg r26
000193 1b0a                      	sub end, r26
000194 5014                      	subi temp1, 0b00000100
                                 calc2_1:
000195 3012                      	cpi temp1, 0b00000010
000196 f028                      	brlo calc1_1
000197 0000                      	nop
000198 e1a0                      	ldi r26, 0b00010000
000199 95a1                      	neg r26
00019a 1b0a                      	sub end, r26
00019b 5012                      	subi temp1, 0b00000010
                                 calc1_1:
00019c 3011                      	cpi temp1, 0b00000001
00019d f028                      	brlo outputrow_1
00019e 0000                      	nop
00019f e2a0                      	ldi r26, 0b00100000
0001a0 95a1                      	neg r26
0001a1 1b0a                      	sub end, r26
0001a2 5011                      	subi temp1, 0b00000001
                                 outputrow_1:
0001a3 e012                      	ldi temp1, 0b00000010
0001a4 b918                      	out PORTC, temp1
0001a5 2f10                      	mov temp1, end
0001a6 7c10                      	ANDI temp1, 0b11000000
0001a7 b91b                      	out PORTD, temp1
0001a8 2f10                      	mov temp1, end
0001a9 731f                      	ANDI temp1, 0b00111111
0001aa b915                      	out PORTB, temp1
0001ab 940e 041c                 	call delay1
0001ad 0000                      	nop
0001ae b938                      	out PORTC, temp3
0001af b81b                      	out PORTD, r1
0001b0 b815                      	out PORTB, r1
                                 calcrow_2:
0001b1 811a                      	ldd temp1, Y+2
0001b2 e000                      	ldi end, 0b00000000
0001b3 3810                      	cpi temp1, 0b10000000
0001b4 f028                      	brlo calc64_2
0001b5 0000                      	nop
0001b6 e4a0                      	ldi r26, 0b01000000
0001b7 95a1                      	neg r26
0001b8 1b0a                      	sub end, r26
0001b9 5810                      	subi temp1, 0b10000000
                                 calc64_2:
0001ba 3410                      	cpi temp1, 0b01000000
0001bb f028                      	brlo calc32_2
0001bc 0000                      	nop
0001bd e8a0                      	ldi r26, 0b10000000
0001be 95a1                      	neg r26
0001bf 1b0a                      	sub end, r26
0001c0 5410                      	subi temp1, 0b01000000
                                 calc32_2:
0001c1 3210                      	cpi temp1, 0b00100000
0001c2 f028                      	brlo calc16_2
0001c3 0000                      	nop
0001c4 e0a1                      	ldi r26, 0b00000001
0001c5 95a1                      	neg r26
0001c6 1b0a                      	sub end, r26
0001c7 5210                      	subi temp1, 0b00100000
                                 calc16_2:
0001c8 3110                      	cpi temp1, 0b00010000
0001c9 f028                      	brlo calc8_2
0001ca 0000                      	nop
0001cb e0a2                      	ldi r26, 0b00000010
0001cc 95a1                      	neg r26
0001cd 1b0a                      	sub end, r26
0001ce 5110                      	subi temp1, 0b00010000
                                 calc8_2:
0001cf 3018                      	cpi temp1, 0b00001000
0001d0 f028                      	brlo calc4_2
0001d1 0000                      	nop
0001d2 e0a4                      	ldi r26, 0b00000100
0001d3 95a1                      	neg r26
0001d4 1b0a                      	sub end, r26
0001d5 5018                      	subi temp1, 0b00001000
                                 calc4_2:
0001d6 3014                      	cpi temp1, 0b00000100
0001d7 f028                      	brlo calc2_2
0001d8 0000                      	nop
0001d9 e0a8                      	ldi r26, 0b00001000
0001da 95a1                      	neg r26
0001db 1b0a                      	sub end, r26
0001dc 5014                      	subi temp1, 0b00000100
                                 calc2_2:
0001dd 3012                      	cpi temp1, 0b00000010
0001de f028                      	brlo calc1_2
0001df 0000                      	nop
0001e0 e1a0                      	ldi r26, 0b00010000
0001e1 95a1                      	neg r26
0001e2 1b0a                      	sub end, r26
0001e3 5012                      	subi temp1, 0b00000010
                                 calc1_2:
0001e4 3011                      	cpi temp1, 0b00000001
0001e5 f028                      	brlo outputrow_2
0001e6 0000                      	nop
0001e7 e2a0                      	ldi r26, 0b00100000
0001e8 95a1                      	neg r26
0001e9 1b0a                      	sub end, r26
0001ea 5011                      	subi temp1, 0b00000001
                                 outputrow_2:
0001eb e014                      	ldi temp1, 0b00000100
0001ec b918                      	out PORTC, temp1
0001ed 2f10                      	mov temp1, end
0001ee 7c10                      	ANDI temp1, 0b11000000
0001ef b91b                      	out PORTD, temp1
0001f0 2f10                      	mov temp1, end
0001f1 731f                      	ANDI temp1, 0b00111111
0001f2 b915                      	out PORTB, temp1
0001f3 940e 041c                 	call delay1
0001f5 0000                      	nop
0001f6 b938                      	out PORTC, temp3
0001f7 b81b                      	out PORTD, r1
0001f8 b815                      	out PORTB, r1
                                 calcrow_3:
0001f9 811b                      	ldd temp1, Y+3
0001fa e000                      	ldi end, 0b00000000
0001fb 3810                      	cpi temp1, 0b10000000
0001fc f028                      	brlo calc64_3
0001fd 0000                      	nop
0001fe e4a0                      	ldi r26, 0b01000000
0001ff 95a1                      	neg r26
000200 1b0a                      	sub end, r26
000201 5810                      	subi temp1, 0b10000000
                                 calc64_3:
000202 3410                      	cpi temp1, 0b01000000
000203 f028                      	brlo calc32_3
000204 0000                      	nop
000205 e8a0                      	ldi r26, 0b10000000
000206 95a1                      	neg r26
000207 1b0a                      	sub end, r26
000208 5410                      	subi temp1, 0b01000000
                                 calc32_3:
000209 3210                      	cpi temp1, 0b00100000
00020a f028                      	brlo calc16_3
00020b 0000                      	nop
00020c e0a1                      	ldi r26, 0b00000001
00020d 95a1                      	neg r26
00020e 1b0a                      	sub end, r26
00020f 5210                      	subi temp1, 0b00100000
                                 calc16_3:
000210 3110                      	cpi temp1, 0b00010000
000211 f028                      	brlo calc8_3
000212 0000                      	nop
000213 e0a2                      	ldi r26, 0b00000010
000214 95a1                      	neg r26
000215 1b0a                      	sub end, r26
000216 5110                      	subi temp1, 0b00010000
                                 calc8_3:
000217 3018                      	cpi temp1, 0b00001000
000218 f028                      	brlo calc4_3
000219 0000                      	nop
00021a e0a4                      	ldi r26, 0b00000100
00021b 95a1                      	neg r26
00021c 1b0a                      	sub end, r26
00021d 5018                      	subi temp1, 0b00001000
                                 calc4_3:
00021e 3014                      	cpi temp1, 0b00000100
00021f f028                      	brlo calc2_3
000220 0000                      	nop
000221 e0a8                      	ldi r26, 0b00001000
000222 95a1                      	neg r26
000223 1b0a                      	sub end, r26
000224 5014                      	subi temp1, 0b00000100
                                 calc2_3:
000225 3012                      	cpi temp1, 0b00000010
000226 f028                      	brlo calc1_3
000227 0000                      	nop
000228 e1a0                      	ldi r26, 0b00010000
000229 95a1                      	neg r26
00022a 1b0a                      	sub end, r26
00022b 5012                      	subi temp1, 0b00000010
                                 calc1_3:
00022c 3011                      	cpi temp1, 0b00000001
00022d f028                      	brlo outputrow_3
00022e 0000                      	nop
00022f e2a0                      	ldi r26, 0b00100000
000230 95a1                      	neg r26
000231 1b0a                      	sub end, r26
000232 5011                      	subi temp1, 0b00000001
                                 outputrow_3:
000233 e018                      	ldi temp1, 0b00001000
000234 b918                      	out PORTC, temp1
000235 2f10                      	mov temp1, end
000236 7c10                      	ANDI temp1, 0b11000000
000237 b91b                      	out PORTD, temp1
000238 2f10                      	mov temp1, end
000239 731f                      	ANDI temp1, 0b00111111
00023a b915                      	out PORTB, temp1
00023b 940e 041c                 	call delay1
00023d 0000                      	nop
                                 calcrow_4:
00023e 811c                      	ldd temp1, Y+4
00023f e000                      	ldi end, 0b00000000
000240 3810                      	cpi temp1, 0b10000000
000241 f028                      	brlo calc64_4
000242 0000                      	nop
000243 e4a0                      	ldi r26, 0b01000000
000244 95a1                      	neg r26
000245 1b0a                      	sub end, r26
000246 5810                      	subi temp1, 0b10000000
                                 calc64_4:
000247 3410                      	cpi temp1, 0b01000000
000248 f028                      	brlo calc32_4
000249 0000                      	nop
00024a e8a0                      	ldi r26, 0b10000000
00024b 95a1                      	neg r26
00024c 1b0a                      	sub end, r26
00024d 5410                      	subi temp1, 0b01000000
                                 calc32_4:
00024e 3210                      	cpi temp1, 0b00100000
00024f f028                      	brlo calc16_4
000250 0000                      	nop
000251 e0a1                      	ldi r26, 0b00000001
000252 95a1                      	neg r26
000253 1b0a                      	sub end, r26
000254 5210                      	subi temp1, 0b00100000
                                 calc16_4:
000255 3110                      	cpi temp1, 0b00010000
000256 f028                      	brlo calc8_4
000257 0000                      	nop
000258 e0a2                      	ldi r26, 0b00000010
000259 95a1                      	neg r26
00025a 1b0a                      	sub end, r26
00025b 5110                      	subi temp1, 0b00010000
                                 calc8_4:
00025c 3018                      	cpi temp1, 0b00001000
00025d f028                      	brlo calc4_4
00025e 0000                      	nop
00025f e0a4                      	ldi r26, 0b00000100
000260 95a1                      	neg r26
000261 1b0a                      	sub end, r26
000262 5018                      	subi temp1, 0b00001000
                                 calc4_4:
000263 3014                      	cpi temp1, 0b00000100
000264 f028                      	brlo calc2_4
000265 0000                      	nop
000266 e0a8                      	ldi r26, 0b00001000
000267 95a1                      	neg r26
000268 1b0a                      	sub end, r26
000269 5014                      	subi temp1, 0b00000100
                                 calc2_4:
00026a 3012                      	cpi temp1, 0b00000010
00026b f028                      	brlo calc1_4
00026c 0000                      	nop
00026d e1a0                      	ldi r26, 0b00010000
00026e 95a1                      	neg r26
00026f 1b0a                      	sub end, r26
000270 5012                      	subi temp1, 0b00000010
                                 calc1_4:
000271 3011                      	cpi temp1, 0b00000001
000272 f028                      	brlo outputrow_4
000273 0000                      	nop
000274 e2a0                      	ldi r26, 0b00100000
000275 95a1                      	neg r26
000276 1b0a                      	sub end, r26
000277 5011                      	subi temp1, 0b00000001
                                 outputrow_4:
000278 b818                      	out PORTC, r1
000279 2f10                      	mov temp1, end
00027a 7c10                      	ANDI temp1, 0b11000000
00027b 6014                      	ORI temp1, 0b00000100
00027c b91b                      	out PORTD, temp1
00027d 2f10                      	mov temp1, end
00027e 731f                      	ANDI temp1, 0b00111111
00027f b915                      	out PORTB, temp1
000280 940e 041c                 	call delay1
000282 0000                      	nop
000283 b938                      	out PORTC, temp3
000284 b81b                      	out PORTD, r1
000285 b815                      	out PORTB, r1
                                 calcrow_5:
000286 811d                      	ldd temp1, Y+5
000287 e000                      	ldi end, 0b00000000
000288 3810                      	cpi temp1, 0b10000000
000289 f028                      	brlo calc64_5
00028a 0000                      	nop
00028b e4a0                      	ldi r26, 0b01000000
00028c 95a1                      	neg r26
00028d 1b0a                      	sub end, r26
00028e 5810                      	subi temp1, 0b10000000
                                 calc64_5:
00028f 3410                      	cpi temp1, 0b01000000
000290 f028                      	brlo calc32_5
000291 0000                      	nop
000292 e8a0                      	ldi r26, 0b10000000
000293 95a1                      	neg r26
000294 1b0a                      	sub end, r26
000295 5410                      	subi temp1, 0b01000000
                                 calc32_5:
000296 3210                      	cpi temp1, 0b00100000
000297 f028                      	brlo calc16_5
000298 0000                      	nop
000299 e0a1                      	ldi r26, 0b00000001
00029a 95a1                      	neg r26
00029b 1b0a                      	sub end, r26
00029c 5210                      	subi temp1, 0b00100000
                                 calc16_5:
00029d 3110                      	cpi temp1, 0b00010000
00029e f028                      	brlo calc8_5
00029f 0000                      	nop
0002a0 e0a2                      	ldi r26, 0b00000010
0002a1 95a1                      	neg r26
0002a2 1b0a                      	sub end, r26
0002a3 5110                      	subi temp1, 0b00010000
                                 calc8_5:
0002a4 3018                      	cpi temp1, 0b00001000
0002a5 f028                      	brlo calc4_5
0002a6 0000                      	nop
0002a7 e0a4                      	ldi r26, 0b00000100
0002a8 95a1                      	neg r26
0002a9 1b0a                      	sub end, r26
0002aa 5018                      	subi temp1, 0b00001000
                                 calc4_5:
0002ab 3014                      	cpi temp1, 0b00000100
0002ac f028                      	brlo calc2_5
0002ad 0000                      	nop
0002ae e0a8                      	ldi r26, 0b00001000
0002af 95a1                      	neg r26
0002b0 1b0a                      	sub end, r26
0002b1 5014                      	subi temp1, 0b00000100
                                 calc2_5:
0002b2 3012                      	cpi temp1, 0b00000010
0002b3 f028                      	brlo calc1_5
0002b4 0000                      	nop
0002b5 e1a0                      	ldi r26, 0b00010000
0002b6 95a1                      	neg r26
0002b7 1b0a                      	sub end, r26
0002b8 5012                      	subi temp1, 0b00000010
                                 calc1_5:
0002b9 3011                      	cpi temp1, 0b00000001
0002ba f028                      	brlo outputrow_5
0002bb 0000                      	nop
0002bc e2a0                      	ldi r26, 0b00100000
0002bd 95a1                      	neg r26
0002be 1b0a                      	sub end, r26
0002bf 5011                      	subi temp1, 0b00000001
                                 outputrow_5:
0002c0 2f10                      	mov temp1, end
0002c1 7c10                      	ANDI temp1, 0b11000000
0002c2 6018                      	ORI temp1, 0b00001000
0002c3 b91b                      	out PORTD, temp1
0002c4 2f10                      	mov temp1, end
0002c5 731f                      	ANDI temp1, 0b00111111
0002c6 b915                      	out PORTB, temp1
0002c7 940e 041c                 	call delay1
0002c9 0000                      	nop
0002ca b938                      	out PORTC, temp3
0002cb b81b                      	out PORTD, r1
0002cc b815                      	out PORTB, r1
                                 calcrow_6:
0002cd 811e                      	ldd temp1, Y+6
0002ce e000                      	ldi end, 0b00000000
0002cf 3810                      	cpi temp1, 0b10000000
0002d0 f028                      	brlo calc64_6
0002d1 0000                      	nop
0002d2 e4a0                      	ldi r26, 0b01000000
0002d3 95a1                      	neg r26
0002d4 1b0a                      	sub end, r26
0002d5 5810                      	subi temp1, 0b10000000
                                 calc64_6:
0002d6 3410                      	cpi temp1, 0b01000000
0002d7 f028                      	brlo calc32_6
0002d8 0000                      	nop
0002d9 e8a0                      	ldi r26, 0b10000000
0002da 95a1                      	neg r26
0002db 1b0a                      	sub end, r26
0002dc 5410                      	subi temp1, 0b01000000
                                 calc32_6:
0002dd 3210                      	cpi temp1, 0b00100000
0002de f028                      	brlo calc16_6
0002df 0000                      	nop
0002e0 e0a1                      	ldi r26, 0b00000001
0002e1 95a1                      	neg r26
0002e2 1b0a                      	sub end, r26
0002e3 5210                      	subi temp1, 0b00100000
                                 calc16_6:
0002e4 3110                      	cpi temp1, 0b00010000
0002e5 f028                      	brlo calc8_6
0002e6 0000                      	nop
0002e7 e0a2                      	ldi r26, 0b00000010
0002e8 95a1                      	neg r26
0002e9 1b0a                      	sub end, r26
0002ea 5110                      	subi temp1, 0b00010000
                                 calc8_6:
0002eb 3018                      	cpi temp1, 0b00001000
0002ec f028                      	brlo calc4_6
0002ed 0000                      	nop
0002ee e0a4                      	ldi r26, 0b00000100
0002ef 95a1                      	neg r26
0002f0 1b0a                      	sub end, r26
0002f1 5018                      	subi temp1, 0b00001000
                                 calc4_6:
0002f2 3014                      	cpi temp1, 0b00000100
0002f3 f028                      	brlo calc2_6
0002f4 0000                      	nop
0002f5 e0a8                      	ldi r26, 0b00001000
0002f6 95a1                      	neg r26
0002f7 1b0a                      	sub end, r26
0002f8 5014                      	subi temp1, 0b00000100
                                 calc2_6:
0002f9 3012                      	cpi temp1, 0b00000010
0002fa f028                      	brlo calc1_6
0002fb 0000                      	nop
0002fc e1a0                      	ldi r26, 0b00010000
0002fd 95a1                      	neg r26
0002fe 1b0a                      	sub end, r26
0002ff 5012                      	subi temp1, 0b00000010
                                 calc1_6:
000300 3011                      	cpi temp1, 0b00000001
000301 f028                      	brlo outputrow_6
000302 0000                      	nop
000303 e2a0                      	ldi r26, 0b00100000
000304 95a1                      	neg r26
000305 1b0a                      	sub end, r26
000306 5011                      	subi temp1, 0b00000001
                                 outputrow_6:
000307 2f10                      	mov temp1, end
000308 7c10                      	ANDI temp1, 0b11000000
000309 6110                      	ORI temp1, 0b00010000
00030a b91b                      	out PORTD, temp1
00030b 2f10                      	mov temp1, end
00030c 731f                      	ANDI temp1, 0b00111111
00030d b915                      	out PORTB, temp1
00030e 940e 041c                 	call delay1
000310 0000                      	nop
000311 b938                      	out PORTC, temp3
000312 b81b                      	out PORTD, r1
000313 b815                      	out PORTB, r1
                                 calcrow_7:
000314 811f                      	ldd temp1, Y+7
000315 e000                      	ldi end, 0b00000000
000316 3810                      	cpi temp1, 0b10000000
000317 f028                      	brlo calc64_7
000318 0000                      	nop
000319 e4a0                      	ldi r26, 0b01000000
00031a 95a1                      	neg r26
00031b 1b0a                      	sub end, r26
00031c 5810                      	subi temp1, 0b10000000
                                 calc64_7:
00031d 3410                      	cpi temp1, 0b01000000
00031e f028                      	brlo calc32_7
00031f 0000                      	nop
000320 e8a0                      	ldi r26, 0b10000000
000321 95a1                      	neg r26
000322 1b0a                      	sub end, r26
000323 5410                      	subi temp1, 0b01000000
                                 calc32_7:
000324 3210                      	cpi temp1, 0b00100000
000325 f028                      	brlo calc16_7
000326 0000                      	nop
000327 e0a1                      	ldi r26, 0b00000001
000328 95a1                      	neg r26
000329 1b0a                      	sub end, r26
00032a 5210                      	subi temp1, 0b00100000
                                 calc16_7:
00032b 3110                      	cpi temp1, 0b00010000
00032c f028                      	brlo calc8_7
00032d 0000                      	nop
00032e e0a2                      	ldi r26, 0b00000010
00032f 95a1                      	neg r26
000330 1b0a                      	sub end, r26
000331 5110                      	subi temp1, 0b00010000
                                 calc8_7:
000332 3018                      	cpi temp1, 0b00001000
000333 f028                      	brlo calc4_7
000334 0000                      	nop
000335 e0a4                      	ldi r26, 0b00000100
000336 95a1                      	neg r26
000337 1b0a                      	sub end, r26
000338 5018                      	subi temp1, 0b00001000
                                 calc4_7:
000339 3014                      	cpi temp1, 0b00000100
00033a f028                      	brlo calc2_7
00033b 0000                      	nop
00033c e0a8                      	ldi r26, 0b00001000
00033d 95a1                      	neg r26
00033e 1b0a                      	sub end, r26
00033f 5014                      	subi temp1, 0b00000100
                                 calc2_7:
000340 3012                      	cpi temp1, 0b00000010
000341 f028                      	brlo calc1_7
000342 0000                      	nop
000343 e1a0                      	ldi r26, 0b00010000
000344 95a1                      	neg r26
000345 1b0a                      	sub end, r26
000346 5012                      	subi temp1, 0b00000010
                                 calc1_7:
000347 3011                      	cpi temp1, 0b00000001
000348 f028                      	brlo outputrow_7
000349 0000                      	nop
00034a e2a0                      	ldi r26, 0b00100000
00034b 95a1                      	neg r26
00034c 1b0a                      	sub end, r26
00034d 5011                      	subi temp1, 0b00000001
                                 outputrow_7:
00034e 2f10                      	mov temp1, end
00034f 7c10                      	ANDI temp1, 0b11000000
000350 6210                      	ORI temp1, 0b00100000
000351 b91b                      	out PORTD, temp1
000352 2f10                      	mov temp1, end
000353 731f                      	ANDI temp1, 0b00111111
000354 b915                      	out PORTB, temp1
000355 940e 041c                 	call delay1
000357 0000                      	nop
000358 b938                      	out PORTC, temp3
000359 b81b                      	out PORTD, r1
00035a b815                      	out PORTB, r1
00035b 940c 0061                 	jmp main
00035d 0000                      	nop
                                 	;Draw matrix ends
                                 joystickinput:		//Listen to joystick (X-axis first)
00035e e015                      	ldi		temp1, 0b00000101		
00035f 9120 007c                 	lds		temp2, ADMUX
000361 7f28                      	andi	temp2, 0b11111000
000362 2b21                      	or		temp2, temp1
000363 9320 007c                 	sts		ADMUX, temp2
                                 
000365 e410                      	ldi		temp1, (1<<ADSC)
000366 9120 007a                 	lds		temp2, ADCSRA
000368 2b21                      	or		temp2, temp1
000369 9320 007a                 	sts		ADCSRA, temp2
                                 wait1:
                                 	;Wait until "read" is finished (bit 6 = 0)
00036b 9120 007a                 	lds temp2, ADCSRA
00036d fd26                      	sbrc temp2, ADSC
00036e 940c 036b                 	jmp wait1
000370 0000                      	nop
000371 9130 0079                 	lds temp3, ADCH
000373 940c 0376                 	jmp joyinputY
000375 0000                      	nop
                                 
                                 joyinputY:				//Listen to joystick (Y-axis)
000376 e014                      	ldi		temp1, 0b00000100			
000377 9120 007c                 	lds		temp2, ADMUX
000379 7f28                      	andi	temp2, 0b11111000
00037a 2b21                      	or		temp2, temp1
00037b 9320 007c                 	sts		ADMUX, temp2
                                 
00037d e410                      	ldi		temp1, (1<<ADSC)
00037e 9120 007a                 	lds		temp2, ADCSRA
000380 2b21                      	or		temp2, temp1
000381 9320 007a                 	sts		ADCSRA, temp2	
                                 wait2:
                                 	;Same as wait1 but with up/down motion
000383 9120 007a                 	lds temp2, ADCSRA
000385 fd26                      	sbrc temp2, ADSC
000386 940c 0383                 	jmp wait2
000388 0000                      	nop
000389 9140 0079                 	lds temp4, ADCH	
00038b 940c 038e                 	jmp compareinput
00038d 0000                      	nop
                                 compareinput:	;Compare input and branch accordingly. Set direction
00038e 383c                      	cpi temp3, 140
00038f f510                      	brsh east
000390 0000                      	nop
000391 3035                      	cpi temp3, 5
000392 f0c0                      	brlo west
000393 0000                      	nop	
000394 3248                      	cpi temp4, 40
000395 f438                      	brsh north
000396 0000                      	nop
000397 3041                      	cpi temp4, 1
000398 f058                      	brlo south 
000399 0000                      	nop
00039a 940c 03b9                 	jmp exitinput			;Exit if no input 
00039c 0000                      	nop
                                 north:
00039d 3094                      	cpi direction, 0b00000100
00039e f0d1                      	breq exitinput
00039f 0000                      	nop	
0003a0 e098                      	ldi direction, 0b00001000
0003a1 940c 03bc                 	jmp calcDirection
0003a3 0000                      	nop
                                 south:
0003a4 3098                      	cpi direction, 0b00001000
0003a5 f099                      	breq exitinput
0003a6 0000                      	nop
0003a7 e094                      	ldi direction, 0b00000100
0003a8 940c 03bc                 	jmp calcDirection
0003aa 0000                      	nop
                                 west:
0003ab 3091                      	cpi direction, 0b00000001
0003ac f061                      	breq exitinput
0003ad 0000                      	nop
0003ae e092                      	ldi direction, 0b00000010
0003af 940c 03bc                 	jmp calcDirection 
0003b1 0000                      	nop
                                 east:
0003b2 3092                      	cpi direction, 0b00000010
0003b3 f029                      	breq exitinput
0003b4 0000                      	nop
0003b5 e091                      	ldi direction, 0b00000001
0003b6 940c 03bc                 	jmp calcDirection
0003b8 0000                      	nop
                                 exitinput:					;Reset input and go back to main after moving
0003b9 9210 0079                 	sts ADCH, r1
0003bb 9508                      	ret
                                 calcDirection:				;Checks value of "direction" and moves snake's head accordingly
0003bc fd90                      	sbrc direction, 0
0003bd 940c 03cf                 	jmp moveWest
0003bf 0000                      	nop
0003c0 fd91                      	sbrc direction, 1
0003c1 940c 03de                 	jmp moveEast
0003c3 0000                      	nop
0003c4 fd92                      	sbrc direction, 2
0003c5 940c 0400                 	jmp moveSouth
0003c7 0000                      	nop
0003c8 fd93                      	sbrc direction, 3
0003c9 940c 03ed                 	jmp moveNorth
0003cb 0000                      	nop
0003cc 940c 03b9                 	jmp exitinput
0003ce 0000                      	nop
                                 moveWest:					;Move sideways = read old position of head,
0003cf 8110                      	ld temp1, Z				;subtract/add LSB of X position (bit value 16), 
0003d0 2f31                      	mov temp3, temp1		;then insert new value back to Z
0003d1 3710                      	cpi temp1, 112			
0003d2 f430                      	brsh wrapAroundWest
0003d3 0000                      	nop
0003d4 5f10                      	subi temp1, -16			
0003d5 8310                      	st Z, temp1
0003d6 940c 03b9                 	jmp exitinput
0003d8 0000                      	nop
                                 wrapAroundWest:
0003d9 701f                      	andi temp1, 0b00001111
0003da 8310                      	st Z, temp1
0003db 940c 03b9                 	jmp exitinput
0003dd 0000                      	nop
                                 moveEast:					
0003de 8110                      	ld temp1, Z
0003df 2f31                      	mov temp3, temp1
0003e0 3110                      	cpi temp1, 16
0003e1 f030                      	brlo wrapAroundEast
0003e2 0000                      	nop
0003e3 5110                      	subi temp1, 16
0003e4 8310                      	st Z, temp1
0003e5 940c 03b9                 	jmp exitinput
0003e7 0000                      	nop
                                 wrapAroundEast:
0003e8 6710                      	ori temp1, 0b01110000
0003e9 8310                      	st Z, temp1
0003ea 940c 03b9                 	jmp exitinput
0003ec 0000                      	nop
                                 moveNorth:					;Move upwards/downwards = read old position,
0003ed 8110                      	ld temp1, Z				;subtract/add LSB of Y position (bit value 1),
0003ee 2f31                      	mov temp3, temp1
0003ef 2f21                      	mov temp2, temp1		;then insert new value back to Z
0003f0 702f                      	andi temp2, 0b00001111
0003f1 3020                      	cpi temp2, 0
0003f2 f031                      	breq wrapAroundNorth
0003f3 0000                      	nop	
0003f4 5011                      	subi temp1, 1
0003f5 8310                      	st Z, temp1
0003f6 940c 03b9                 	jmp exitinput
0003f8 0000                      	nop
                                 wrapAroundNorth:
0003f9 e027                      	ldi temp2, 0b00000111
0003fa 7710                      	andi temp1, 0b01110000
0003fb 2b12                      	or temp1, temp2
0003fc 8310                      	st Z, temp1
0003fd 940c 03b9                 	jmp exitinput
0003ff 0000                      	nop
                                 moveSouth:
000400 8110                      	ld temp1, Z
000401 2f31                      	mov temp3, temp1
000402 2f21                      	mov temp2, temp1
000403 702f                      	andi temp2, 0b00001111
000404 3027                      	cpi temp2, 7
000405 f031                      	breq wrapAroundSouth
000406 0000                      	nop
000407 5f1f                      	subi temp1, -1
000408 8310                      	st Z, temp1
000409 940c 03b9                 	jmp exitinput
00040b 0000                      	nop
                                 wrapAroundSouth:
00040c 7710                      	andi temp1, 0b01110000
00040d 2911                      	or temp1, r1
00040e 8310                      	st Z, temp1
00040f 940c 03b9                 	jmp exitinput
000411 0000                      	nop
                                 resetMatrix:				;Troubleshooting, reset matrix
000412 8218                      	st Y, r1
000413 8219                          std Y+1, r1
000414 821a                          std Y+2, r1
000415 821b                          std Y+3, r1
000416 821c                          std Y+4, r1
000417 821d                          std Y+5, r1
000418 821e                          std Y+6, r1
000419 821f                          std Y+7, r1
00041a 9508                      	ret
00041b 0000                      	nop
                                 delay1:						;Delay called after each output
00041c e03d                          ldi  temp3, 13
00041d ef4c                          ldi  temp4, 252
00041e 954a                      	L1:	dec  temp4
00041f f7f1                      		brne L1
000420 953a                      		dec  temp3
000421 f7e1                      		brne L1
000422 9508                      		ret
000423 0000                      		nop
                                 
                                 gameUpdateTimer:
000424 e051                      	ldi updateGame, 0b00000001
000425 9518                      	reti


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :  41 z  :  20 r0 :   0 r1 :  33 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16:  95 r17: 263 r18:  43 r19:  44 r20:  32 
r21:   4 r22:   7 r23:   3 r24:   6 r25:  13 r26: 192 r27:   0 r28:   1 
r29:   1 r30:   3 r31:   1 
Registers used: 18 out of 35 (51.4%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   0 adiw  :   0 and   :   0 
andi  :  25 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  24 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :  67 brlt  :   0 brmi  :   0 
brne  :   3 brpl  :   0 brsh  :   3 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  13 cbi   :   0 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   0 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   2 cpc   :   0 
cpi   :  93 cpse  :   0 dec   :   3 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   0 inc   :   2 jmp   :  45 
ld    :   9 ldd   :  14 ldi   : 128 lds   :  10 lpm   :   0 lsl   :   0 
lsr   :   4 mov   :  25 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :  64 nop   : 158 or    :  15 ori   :   6 out   :  47 pop   :   1 
push  :   1 rcall :   0 ret   :   7 reti  :   1 rjmp  :   0 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   0 sbic  :   0 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :   6 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :  14 std   :  24 sts   :   9 
sub   :  64 subi  :  69 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 33 out of 113 (29.2%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00084e   2068      0   2068   32768   6.3%
[.dseg] 0x000100 0x000118      0     24     24    2048   1.2%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
