Running: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/CONNECT_testbench_sample_peek_isim_beh.exe -prj /root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/CONNECT_testbench_sample_peek_beh.prj work.CONNECT_testbench_sample_peek work.glbl 
ISim P.15xf (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/Mesh2x2/module_gen_grant_carry.v" into library work
Analyzing Verilog file "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/Mesh2x2/RegFile_1port.v" into library work
Analyzing Verilog file "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/Mesh2x2/mkRouterOutputArbitersRoundRobin.v" into library work
Analyzing Verilog file "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/Mesh2x2/mkRouterInputArbitersRoundRobin.v" into library work
Analyzing Verilog file "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/src/aurora_8b10b_v5_3_tx_ll_datapath.v" into library work
Analyzing Verilog file "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/src/aurora_8b10b_v5_3_tx_ll_control.v" into library work
Analyzing Verilog file "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/src/aurora_8b10b_v5_3_sym_gen.v" into library work
Analyzing Verilog file "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/src/aurora_8b10b_v5_3_sym_dec.v" into library work
Analyzing Verilog file "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/src/aurora_8b10b_v5_3_rx_ll_pdu_datapath.v" into library work
Analyzing Verilog file "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/src/aurora_8b10b_v5_3_lane_init_sm.v" into library work
Analyzing Verilog file "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/src/aurora_8b10b_v5_3_idle_and_ver_gen.v" into library work
Analyzing Verilog file "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/src/aurora_8b10b_v5_3_err_detect.v" into library work
Analyzing Verilog file "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/src/aurora_8b10b_v5_3_chbond_count_dec.v" into library work
Analyzing Verilog file "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/src/aurora_8b10b_v5_3_channel_init_sm.v" into library work
Analyzing Verilog file "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/src/aurora_8b10b_v5_3_channel_err_detect.v" into library work
Analyzing Verilog file "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/Mesh2x2/module_outport_encoder.v" into library work
Analyzing Verilog file "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/Mesh2x2/mkSepRouterAllocator.v" into library work
Analyzing Verilog file "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/Mesh2x2/mkOutPortFIFO.v" into library work
Analyzing Verilog file "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/Mesh2x2/mkInputQueue.v" into library work
Analyzing Verilog file "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/example_design/gt/aurora_8b10b_v5_3_tile.v" into library work
Analyzing Verilog file "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/src/aurora_8b10b_v5_3_tx_ll.v" into library work
Analyzing Verilog file "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/src/aurora_8b10b_v5_3_rx_ll.v" into library work
Analyzing Verilog file "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/src/aurora_8b10b_v5_3_global_logic.v" into library work
Analyzing Verilog file "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/src/aurora_8b10b_v5_3_aurora_lane.v" into library work
Analyzing Verilog file "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/Mesh2x2/RegFileLoadSyn.v" into library work
Analyzing Verilog file "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/Mesh2x2/mkIQRouterCoreSimple.v" into library work
Analyzing Verilog file "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/example_design/gt/aurora_8b10b_v5_3_transceiver_wrapper.v" into library work
Analyzing Verilog file "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/mkNetworkSimple_1.v" into library work
Analyzing Verilog file "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/mkNetworkSimple_0.v" into library work
Analyzing Verilog file "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/example_design/clock_module/aurora_8b10b_v5_3_clock_module.v" into library work
Analyzing Verilog file "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/example_design/cc_manager/aurora_8b10b_v5_3_standard_cc_module.v" into library work
Analyzing Verilog file "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/example_design/aurora_8b10b_v5_3_reset_logic.v" into library work
Analyzing Verilog file "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/aurora_8b10b_v5_3.v" into library work
Analyzing Verilog file "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/aurora_network_3Router.v" into library work
Analyzing Verilog file "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/aurora_network_1Router.v" into library work
Analyzing Verilog file "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/myNetworkAurora.v" into library work
Analyzing Verilog file "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/CONNECT_testbench_sample_peek.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:188 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 23216: Actual bit length 32 differs from formal bit length 1
WARNING:HDLCompiler:188 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 23220: Actual bit length 32 differs from formal bit length 1
WARNING:HDLCompiler:1016 - "/root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/Codes/CONNECT_testbench_sample_peek.v" Line 212: Port recv_ports_info_0_getRecvPortID is not connected to this instance
WARNING:HDLCompiler:329 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28659: Target <(null)> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top_shell.v" Line 500: Size mismatch in connection of port <clock_drp>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top_shell.v" Line 501: Size mismatch in connection of port <reset_tap_bp>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top_shell.v" Line 502: Size mismatch in connection of port <td_noscanp>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top_shell.v" Line 503: Size mismatch in connection of port <VREFMGT>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top_shell.v" Line 504: Size mismatch in connection of port <AVSS>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top_shell.v" Line 505: Size mismatch in connection of port <AVTTRXC>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top_shell.v" Line 506: Size mismatch in connection of port <CLKINNORTHP>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top_shell.v" Line 507: Size mismatch in connection of port <CLKP>. Formal port size is 1-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top_shell.v" Line 508: Size mismatch in connection of port <RXP0>. Formal port size is 1-bit while actual signal size is 24-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top_shell.v" Line 509: Size mismatch in connection of port <acmode>. Formal port size is 1-bit while actual signal size is 24-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top_shell.v" Line 510: Size mismatch in connection of port <clock_dr>. Formal port size is 1-bit while actual signal size is 24-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top_shell.v" Line 511: Size mismatch in connection of port <ghigh_b>. Formal port size is 1-bit while actual signal size is 24-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top_shell.v" Line 512: Size mismatch in connection of port <grestore>. Formal port size is 1-bit while actual signal size is 24-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top_shell.v" Line 513: Size mismatch in connection of port <init_memory>. Formal port size is 1-bit while actual signal size is 24-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top_shell.v" Line 514: Size mismatch in connection of port <misr_jtag_load>. Formal port size is 1-bit while actual signal size is 24-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top_shell.v" Line 515: Size mismatch in connection of port <reset_tap_b>. Formal port size is 1-bit while actual signal size is 24-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top_shell.v" Line 516: Size mismatch in connection of port <td2>. Formal port size is 1-bit while actual signal size is 24-bit.
WARNING:HDLCompiler:329 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28195: Target <(null)> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28554: Size mismatch in connection of port <RXPRBSERR0_b>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28555: Size mismatch in connection of port <RXPRBSERR1_b>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28559: Size mismatch in connection of port <TXOUTCLK1_b>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28560: Size mismatch in connection of port <TXP1>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28561: Size mismatch in connection of port <ac_testp>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28562: Size mismatch in connection of port <init_memoryp>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28564: Size mismatch in connection of port <td2p>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28565: Size mismatch in connection of port <td_noscanp>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28567: Size mismatch in connection of port <VREFMGT>. Formal port size is 1-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28572: Size mismatch in connection of port <AVCC>. Formal port size is 1-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28577: Size mismatch in connection of port <AVCCPLL>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28578: Size mismatch in connection of port <AVSS>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28579: Size mismatch in connection of port <AVTTRXC>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28580: Size mismatch in connection of port <AVTTTX>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28581: Size mismatch in connection of port <CLKINNORTHN>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28584: Size mismatch in connection of port <DWE>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28585: Size mismatch in connection of port <GREFCLK_b>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28586: Size mismatch in connection of port <INTDATAWIDTH>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28588: Size mismatch in connection of port <PRBSCNTRESET1>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28589: Size mismatch in connection of port <REFCLKPWRDN>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28590: Size mismatch in connection of port <RESETOVRD>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28592: Size mismatch in connection of port <RXDATAWIDTH1>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28593: Size mismatch in connection of port <RXDEC8B10BUSE0>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28594: Size mismatch in connection of port <RXENCHANSYNC1>. Formal port size is 1-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28595: Size mismatch in connection of port <RXENMCOMMAALIGN0>. Formal port size is 1-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28596: Size mismatch in connection of port <RXP1>. Formal port size is 1-bit while actual signal size is 640-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28598: Size mismatch in connection of port <RXPMASETPHASE0>. Formal port size is 1-bit while actual signal size is 640-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28600: Size mismatch in connection of port <RXPMASETPHASE1>. Formal port size is 1-bit while actual signal size is 640-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28602: Size mismatch in connection of port <RXPOLARITY0>. Formal port size is 1-bit while actual signal size is 640-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28606: Size mismatch in connection of port <TSTPWRDNOVRD1>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28607: Size mismatch in connection of port <TXCOMSTART0>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28612: Size mismatch in connection of port <TXUSRCLK20_b>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28613: Size mismatch in connection of port <ac_test>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28614: Size mismatch in connection of port <clock_dr>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28615: Size mismatch in connection of port <extest>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28617: Size mismatch in connection of port <mc_cfg_pwrup1>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28618: Size mismatch in connection of port <misr_jtag_load>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:329 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 22760: Target <(null)> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28070: Size mismatch in connection of port <DCLKp>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28071: Size mismatch in connection of port <GREFCLKp>. Formal port size is 1-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28072: Size mismatch in connection of port <PLLLKDET_b>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28073: Size mismatch in connection of port <RESETOVRDp>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28074: Size mismatch in connection of port <RXBUFRESET0p>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28076: Size mismatch in connection of port <RXCHANREALIGN1_b>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28079: Size mismatch in connection of port <RXELECIDLE1_b>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28080: Size mismatch in connection of port <RXENCHANSYNC1p>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28081: Size mismatch in connection of port <RXENMCOMMAALIGN1p>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28082: Size mismatch in connection of port <RXENSAMPLEALIGN1p>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28083: Size mismatch in connection of port <RXPOLARITY1p>. Formal port size is 1-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28084: Size mismatch in connection of port <RXPRBSERR0_b>. Formal port size is 1-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28085: Size mismatch in connection of port <RXRESET1p>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28087: Size mismatch in connection of port <SCANOUT_b>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28088: Size mismatch in connection of port <TXCOMSTART1p>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28089: Size mismatch in connection of port <TXDATAWIDTH1p>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28090: Size mismatch in connection of port <TXELECIDLE0p>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28091: Size mismatch in connection of port <TXOUTCLK0_b>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28093: Size mismatch in connection of port <TXUSRCLK1p>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28094: Size mismatch in connection of port <DEN>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28096: Size mismatch in connection of port <PRBSCNTRESET0>. Formal port size is 1-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28097: Size mismatch in connection of port <RESETDONE0>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28098: Size mismatch in connection of port <RXBUFRESET0>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28099: Size mismatch in connection of port <RXBYTEREALIGN0>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28100: Size mismatch in connection of port <RXCHANISALIGNED0>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28101: Size mismatch in connection of port <RXCOMMADET0>. Formal port size is 1-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28102: Size mismatch in connection of port <RXDEC8B10BUSE0>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28103: Size mismatch in connection of port <RXENEQ0>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28104: Size mismatch in connection of port <RXENPCOMMAALIGN1>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28105: Size mismatch in connection of port <RXPMASETPHASE1>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28106: Size mismatch in connection of port <RXRECCLK1>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28107: Size mismatch in connection of port <RXRESET1>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28108: Size mismatch in connection of port <RXUSRCLK21_b>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28109: Size mismatch in connection of port <TXCOMSTART1>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28110: Size mismatch in connection of port <TXCOMTYPE1>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28111: Size mismatch in connection of port <TXENC8B10BUSE0>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28112: Size mismatch in connection of port <TXENPMAPHASEALIGN>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28114: Size mismatch in connection of port <TXUSRCLK0_b>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:329 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 27727: Target <(null)> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28150: Size mismatch in connection of port <DRDY>. Formal port size is 1-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28151: Size mismatch in connection of port <RXBYTEISALIGNED1>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28153: Size mismatch in connection of port <RXELECIDLE1>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28154: Size mismatch in connection of port <RXOVERSAMPLEERR1>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28155: Size mismatch in connection of port <RXRECCLK1>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28156: Size mismatch in connection of port <TXN1>. Formal port size is 1-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28157: Size mismatch in connection of port <ac_testp>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28158: Size mismatch in connection of port <AVCC>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28159: Size mismatch in connection of port <AVCCPLL>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28160: Size mismatch in connection of port <CLKINNORTHN>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28161: Size mismatch in connection of port <GTPRESET>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28162: Size mismatch in connection of port <INTDATAWIDTH>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28163: Size mismatch in connection of port <PRBSCNTRESET1>. Formal port size is 1-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28164: Size mismatch in connection of port <RXBUFRESET0>. Formal port size is 1-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28165: Size mismatch in connection of port <RXDEC8B10BUSE0>. Formal port size is 1-bit while actual signal size is 640-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28166: Size mismatch in connection of port <RXENCHANSYNC1>. Formal port size is 1-bit while actual signal size is 640-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28168: Size mismatch in connection of port <RXPMASETPHASE1>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28169: Size mismatch in connection of port <RXUSRCLK1>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28170: Size mismatch in connection of port <SCANEN>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28172: Size mismatch in connection of port <TXELECIDLE0>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28174: Size mismatch in connection of port <ac_test>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28175: Size mismatch in connection of port <clock_dr>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28176: Size mismatch in connection of port <ghigh_b>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 28177: Size mismatch in connection of port <por_b>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:329 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 26565: Target <(null)> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 27387: Size mismatch in connection of port <daddr_st_4_b>. Formal port size is 1-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 27388: Size mismatch in connection of port <dwe_st>. Formal port size is 1-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/build/xfndry/isimco/hipsBuilds/P_hips_v05.0/rst/hips/gtp_dual_fast_postlava/RTL/gtp5f_gtpdual_top.v" Line 27389: Size mismatch in connection of port <dwe>. Formal port size is 1-bit while actual signal size is 3-bit.
Completed static elaboration
Fuse Memory Usage: 118784 KB
Fuse CPU Usage: 21650 ms
Compiling module IBUFDS
Compiling module BUFG
Compiling module PLL_ADV(CLKFBOUT_MULT=2,CLKFBOUT...
Compiling module aurora_8b10b_v5_3_CLOCK_MODULE
Compiling module aurora_8b10b_v5_3_STANDARD_CC_MO...
Compiling module IBUFG
Compiling module aurora_8b10b_v5_3_RESET_LOGIC
Compiling module FDR
Compiling module aurora_8b10b_v5_3_LANE_INIT_SM
Compiling module aurora_8b10b_v5_3_CHBOND_COUNT_D...
Compiling module aurora_8b10b_v5_3_SYM_GEN
Compiling module aurora_8b10b_v5_3_SYM_DEC
Compiling module aurora_8b10b_v5_3_ERR_DETECT
Compiling module aurora_8b10b_v5_3_AURORA_LANE
Compiling module gtp5f_300809
Compiling module gtp5f_684132
Compiling module gtp5f_237111
Compiling module gtp5f_473895
Compiling module gtp5f_572780
Compiling module gtp5f_150652
Compiling module gtp5f_076443
Compiling module gtp5f_076910
Compiling module gtp5f_517119
Compiling module gtp5f_899162
Compiling module gtp5f_169847
Compiling module gtp5f_315212
Compiling module gtp5f_595277
Compiling module gtp5f_115237
Compiling module gtp5f_786967
Compiling module gtp5f_729412
Compiling module gtp5f_710037
Compiling module gtp5f_429992
Compiling module gtp5f_852641
Compiling module gtp5f_550295
Compiling module gtp5f_504762
Compiling module gtp5f_264655
Compiling module gtp5f_051432
Compiling module gtp5f_299398
Compiling module gtp5f_209627
Compiling module gtp5f_514654
Compiling module gtp5f_154455
Compiling module gtp5f_430388
Compiling module gtp5f_075949
Compiling module gtp5f_350552
Compiling module gtp5f_294578
Compiling module gtp5f_032466
Compiling module gtp5f_204987
Compiling module gtp5f_449925
Compiling module gtp5f_486074
Compiling module gtp5f_771141
Compiling module gtp5f_305124
Compiling module gtp5f_825385
Compiling module gtp5f_752167
Compiling module gtp5f_356617
Compiling module gtp5f_399342
Compiling module gtp5f_438605
Compiling module gtp5f_749202
Compiling module gtp5f_252610
Compiling module gtp5f_617848
Compiling module gtp5f_584147
Compiling module gtp5f_987683
Compiling module gtp5f_685015
Compiling module gtp5f_658863
Compiling module gtp5f_632991
Compiling module gtp5f_504229
Compiling module gtp5f_268873
Compiling module gtp5f_256830
Compiling module gtp5f_589214
Compiling module gtp5f_297677
Compiling module gtp5f_495823
Compiling module gtp5f_687944
Compiling module gtp5f_023271
Compiling module gtp5f_098295
Compiling module gtp5f_863813
Compiling module gtp5f_236112
Compiling module gtp5f_406159
Compiling module gtp5f_667413
Compiling module gtp5f_276866
Compiling module gtp5f_085250
Compiling module gtp5f_727368
Compiling module gtp5f_569507
Compiling module gtp5f_602401
Compiling module gtp5f_258118
Compiling module gtp5f_966192
Compiling module gtp5f_798672
Compiling module gtp5f_594881
Compiling module gtp5f_893192
Compiling module gtp5f_044939
Compiling module gtp5f_891015
Compiling module gtp5f_677038
Compiling module gtp5f_914193
Compiling module gtp5f_816782
Compiling module gtp5f_029154
Compiling module gtp5f_086579
Compiling module gtp5f_267452
Compiling module gtp5f_120994
Compiling module gtp5f_188271
Compiling module gtp5f_194005
Compiling module gtp5f_381394
Compiling module gtp5f_493097
Compiling module gtp5f_151919
Compiling module gtp5f_911696
Compiling module gtp5f_997918
Compiling module gtp5f_560794
Compiling module gtp5f_464648
Compiling module gtp5f_031275
Compiling module gtp5f_847200
Compiling module gtp5f_741864
Compiling module gtp5f_920226
Compiling module gtp5f_947403
Compiling module gtp5f_268825
Compiling module gtp5f_690161
Compiling module gtp5f_523939
Compiling module gtp5f_693511
Compiling module gtp5f_516342
Compiling module gtp5f_262109
Compiling module gtp5f_115625
Compiling module gtp5f_511944
Compiling module gtp5f_523943
Compiling module gtp5f_552098
Compiling module gtp5f_046346
Compiling module gtp5f_950271
Compiling module gtp5f_789101
Compiling module gtp5f_111213(DPWB=1,TX_PMA_LATEN...
Compiling module gtp5f_123456(TX_PMA_LATENCY=8,RX...
Compiling module gtp5f_588665
Compiling module gtp5f_976092
Compiling module gtp5f_746837
Compiling module gtp5f_784565
Compiling module gtp5f_751665
Compiling module GTP_DUAL_FAST
Compiling module GTP_DUAL(CHAN_BOND_MODE_0="OFF",...
Compiling module AURORA_8B10B_V5_3_TILE(TILE_SIM_...
Compiling module aurora_8b10b_v5_3_GTP_WRAPPER(SI...
Compiling module FD(INIT=1'b1)
Compiling module aurora_8b10b_v5_3_CHANNEL_INIT_S...
Compiling module SRL16
Compiling module aurora_8b10b_v5_3_IDLE_AND_VER_G...
Compiling module aurora_8b10b_v5_3_CHANNEL_ERR_DE...
Compiling module aurora_8b10b_v5_3_GLOBAL_LOGIC
Compiling module aurora_8b10b_v5_3_TX_LL_DATAPATH
Compiling module aurora_8b10b_v5_3_TX_LL_CONTROL
Compiling module aurora_8b10b_v5_3_TX_LL
Compiling module aurora_8b10b_v5_3_RX_LL_PDU_DATA...
Compiling module aurora_8b10b_v5_3_RX_LL
Compiling module aurora_8b10b_v5_3(SIM_GTPRESET_S...
Compiling module RegFileLoadSyn(file="mesh_4RTs_2...
Compiling module RegFile_1port(data_width=32'b010...
Compiling module mkInputQueue
Compiling module mkOutPortFIFO
Compiling module module_gen_grant_carry
Compiling module mkRouterInputArbitersRoundRobin
Compiling module mkRouterOutputArbitersRoundRobin
Compiling module mkSepRouterAllocator
Compiling module module_outport_encoder
Compiling module mkIQRouterCoreSimple
Compiling module mkNetworkSimple_1
Compiling module aurora_network_1Router
Compiling module RegFileLoadSyn(file="mesh_4RTs_2...
Compiling module RegFileLoadSyn(file="mesh_4RTs_2...
Compiling module RegFileLoadSyn(file="mesh_4RTs_2...
Compiling module mkNetworkSimple_0
Compiling module aurora_network_3Router
Compiling module myNetworkAurora
Compiling module CONNECT_testbench_sample_peek
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 10 sub-compilation(s) to finish...
Compiled 167 Verilog Units
Built simulation executable /root/Desktop/MTP/Testings/Saurabh_Aurora_connect_setup/CONNECT_testbench_sample_peek_isim_beh.exe
Fuse Memory Usage: 1233448 KB
Fuse CPU Usage: 25650 ms
GCC CPU Usage: 92420 ms
