ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f3x0_crc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.crc_deinit,"ax",%progbits
  18              		.align	1
  19              		.global	crc_deinit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	crc_deinit:
  25              	.LFB116:
  26              		.file 1 "lib/GD32F3x0/Source/gd32f3x0_crc.c"
   1:lib/GD32F3x0/Source/gd32f3x0_crc.c **** /*!
   2:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \file    gd32f3x0_crc.c
   3:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \brief   CRC driver
   4:lib/GD32F3x0/Source/gd32f3x0_crc.c **** 
   5:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \version 2017-06-06, V1.0.0, firmware for GD32F3x0
   6:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \version 2019-06-01, V2.0.0, firmware for GD32F3x0
   7:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F3x0
   8:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \version 2022-01-06, V2.2.0, firmware for GD32F3x0
   9:lib/GD32F3x0/Source/gd32f3x0_crc.c **** */
  10:lib/GD32F3x0/Source/gd32f3x0_crc.c **** 
  11:lib/GD32F3x0/Source/gd32f3x0_crc.c **** /*
  12:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:lib/GD32F3x0/Source/gd32f3x0_crc.c **** 
  14:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:lib/GD32F3x0/Source/gd32f3x0_crc.c **** are permitted provided that the following conditions are met:
  16:lib/GD32F3x0/Source/gd32f3x0_crc.c **** 
  17:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:lib/GD32F3x0/Source/gd32f3x0_crc.c ****        list of conditions and the following disclaimer.
  19:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:lib/GD32F3x0/Source/gd32f3x0_crc.c ****        this list of conditions and the following disclaimer in the documentation
  21:lib/GD32F3x0/Source/gd32f3x0_crc.c ****        and/or other materials provided with the distribution.
  22:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:lib/GD32F3x0/Source/gd32f3x0_crc.c ****        may be used to endorse or promote products derived from this software without
  24:lib/GD32F3x0/Source/gd32f3x0_crc.c ****        specific prior written permission.
  25:lib/GD32F3x0/Source/gd32f3x0_crc.c **** 
  26:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:lib/GD32F3x0/Source/gd32f3x0_crc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:lib/GD32F3x0/Source/gd32f3x0_crc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:lib/GD32F3x0/Source/gd32f3x0_crc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:lib/GD32F3x0/Source/gd32f3x0_crc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  31:lib/GD32F3x0/Source/gd32f3x0_crc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  32:lib/GD32F3x0/Source/gd32f3x0_crc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s 			page 2


  33:lib/GD32F3x0/Source/gd32f3x0_crc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:lib/GD32F3x0/Source/gd32f3x0_crc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:lib/GD32F3x0/Source/gd32f3x0_crc.c **** OF SUCH DAMAGE.
  36:lib/GD32F3x0/Source/gd32f3x0_crc.c **** */
  37:lib/GD32F3x0/Source/gd32f3x0_crc.c **** 
  38:lib/GD32F3x0/Source/gd32f3x0_crc.c **** #include "gd32f3x0_crc.h"
  39:lib/GD32F3x0/Source/gd32f3x0_crc.c **** 
  40:lib/GD32F3x0/Source/gd32f3x0_crc.c **** /*!
  41:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \brief      deinit CRC calculation unit
  42:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \param[in]  none
  43:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \param[out] none
  44:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \retval     none
  45:lib/GD32F3x0/Source/gd32f3x0_crc.c **** */
  46:lib/GD32F3x0/Source/gd32f3x0_crc.c **** void crc_deinit(void)
  47:lib/GD32F3x0/Source/gd32f3x0_crc.c **** {
  27              		.loc 1 47 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  48:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     CRC_IDATA = (uint32_t)0xFFFFFFFFU;
  32              		.loc 1 48 5 view .LVU1
  33              		.loc 1 48 15 is_stmt 0 view .LVU2
  34 0000 054B     		ldr	r3, .L2
  35 0002 4FF0FF32 		mov	r2, #-1
  36 0006 1A61     		str	r2, [r3, #16]
  49:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     CRC_DATA  = (uint32_t)0xFFFFFFFFU;
  37              		.loc 1 49 5 is_stmt 1 view .LVU3
  38              		.loc 1 49 15 is_stmt 0 view .LVU4
  39 0008 1A60     		str	r2, [r3]
  50:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     CRC_FDATA = (uint32_t)0x00000000U;
  40              		.loc 1 50 5 is_stmt 1 view .LVU5
  41              		.loc 1 50 15 is_stmt 0 view .LVU6
  42 000a 0022     		movs	r2, #0
  43 000c 5A60     		str	r2, [r3, #4]
  51:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     CRC_POLY  = (uint32_t)0x04C11DB7U;
  44              		.loc 1 51 5 is_stmt 1 view .LVU7
  45              		.loc 1 51 15 is_stmt 0 view .LVU8
  46 000e 034A     		ldr	r2, .L2+4
  47 0010 5A61     		str	r2, [r3, #20]
  52:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     CRC_CTL   = CRC_CTL_RST;
  48              		.loc 1 52 5 is_stmt 1 view .LVU9
  49              		.loc 1 52 15 is_stmt 0 view .LVU10
  50 0012 0122     		movs	r2, #1
  51 0014 9A60     		str	r2, [r3, #8]
  53:lib/GD32F3x0/Source/gd32f3x0_crc.c **** }
  52              		.loc 1 53 1 view .LVU11
  53 0016 7047     		bx	lr
  54              	.L3:
  55              		.align	2
  56              	.L2:
  57 0018 00300240 		.word	1073885184
  58 001c B71DC104 		.word	79764919
  59              		.cfi_endproc
  60              	.LFE116:
  62              		.section	.text.crc_reverse_output_data_enable,"ax",%progbits
  63              		.align	1
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s 			page 3


  64              		.global	crc_reverse_output_data_enable
  65              		.syntax unified
  66              		.thumb
  67              		.thumb_func
  69              	crc_reverse_output_data_enable:
  70              	.LFB117:
  54:lib/GD32F3x0/Source/gd32f3x0_crc.c **** 
  55:lib/GD32F3x0/Source/gd32f3x0_crc.c **** /*!
  56:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \brief      enable the reverse operation of output data
  57:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \param[in]  none
  58:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \param[out] none
  59:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \retval     none
  60:lib/GD32F3x0/Source/gd32f3x0_crc.c **** */
  61:lib/GD32F3x0/Source/gd32f3x0_crc.c **** void crc_reverse_output_data_enable(void)
  62:lib/GD32F3x0/Source/gd32f3x0_crc.c **** {
  71              		.loc 1 62 1 is_stmt 1 view -0
  72              		.cfi_startproc
  73              		@ args = 0, pretend = 0, frame = 0
  74              		@ frame_needed = 0, uses_anonymous_args = 0
  75              		@ link register save eliminated.
  63:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     CRC_CTL &= (uint32_t)(~ CRC_CTL_REV_O);
  76              		.loc 1 63 5 view .LVU13
  77              		.loc 1 63 13 is_stmt 0 view .LVU14
  78 0000 044B     		ldr	r3, .L5
  79 0002 9A68     		ldr	r2, [r3, #8]
  80 0004 22F08002 		bic	r2, r2, #128
  81 0008 9A60     		str	r2, [r3, #8]
  64:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     CRC_CTL |= (uint32_t)CRC_CTL_REV_O;
  82              		.loc 1 64 5 is_stmt 1 view .LVU15
  83              		.loc 1 64 13 is_stmt 0 view .LVU16
  84 000a 9A68     		ldr	r2, [r3, #8]
  85 000c 42F08002 		orr	r2, r2, #128
  86 0010 9A60     		str	r2, [r3, #8]
  65:lib/GD32F3x0/Source/gd32f3x0_crc.c **** }
  87              		.loc 1 65 1 view .LVU17
  88 0012 7047     		bx	lr
  89              	.L6:
  90              		.align	2
  91              	.L5:
  92 0014 00300240 		.word	1073885184
  93              		.cfi_endproc
  94              	.LFE117:
  96              		.section	.text.crc_reverse_output_data_disable,"ax",%progbits
  97              		.align	1
  98              		.global	crc_reverse_output_data_disable
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 103              	crc_reverse_output_data_disable:
 104              	.LFB118:
  66:lib/GD32F3x0/Source/gd32f3x0_crc.c **** 
  67:lib/GD32F3x0/Source/gd32f3x0_crc.c **** /*!
  68:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \brief      disable the reverse operation of output data
  69:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \param[in]  none
  70:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \param[out] none
  71:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \retval     none
  72:lib/GD32F3x0/Source/gd32f3x0_crc.c **** */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s 			page 4


  73:lib/GD32F3x0/Source/gd32f3x0_crc.c **** void crc_reverse_output_data_disable(void)
  74:lib/GD32F3x0/Source/gd32f3x0_crc.c **** {
 105              		.loc 1 74 1 is_stmt 1 view -0
 106              		.cfi_startproc
 107              		@ args = 0, pretend = 0, frame = 0
 108              		@ frame_needed = 0, uses_anonymous_args = 0
 109              		@ link register save eliminated.
  75:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     CRC_CTL &= (uint32_t)(~ CRC_CTL_REV_O);
 110              		.loc 1 75 5 view .LVU19
 111              		.loc 1 75 13 is_stmt 0 view .LVU20
 112 0000 024A     		ldr	r2, .L8
 113 0002 9368     		ldr	r3, [r2, #8]
 114 0004 23F08003 		bic	r3, r3, #128
 115 0008 9360     		str	r3, [r2, #8]
  76:lib/GD32F3x0/Source/gd32f3x0_crc.c **** }
 116              		.loc 1 76 1 view .LVU21
 117 000a 7047     		bx	lr
 118              	.L9:
 119              		.align	2
 120              	.L8:
 121 000c 00300240 		.word	1073885184
 122              		.cfi_endproc
 123              	.LFE118:
 125              		.section	.text.crc_data_register_reset,"ax",%progbits
 126              		.align	1
 127              		.global	crc_data_register_reset
 128              		.syntax unified
 129              		.thumb
 130              		.thumb_func
 132              	crc_data_register_reset:
 133              	.LFB119:
  77:lib/GD32F3x0/Source/gd32f3x0_crc.c **** 
  78:lib/GD32F3x0/Source/gd32f3x0_crc.c **** /*!
  79:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \brief      reset data register to the value of initializaiton data register
  80:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \param[in]  none
  81:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \param[out] none
  82:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \retval     none
  83:lib/GD32F3x0/Source/gd32f3x0_crc.c **** */
  84:lib/GD32F3x0/Source/gd32f3x0_crc.c **** void crc_data_register_reset(void)
  85:lib/GD32F3x0/Source/gd32f3x0_crc.c **** {
 134              		.loc 1 85 1 is_stmt 1 view -0
 135              		.cfi_startproc
 136              		@ args = 0, pretend = 0, frame = 0
 137              		@ frame_needed = 0, uses_anonymous_args = 0
 138              		@ link register save eliminated.
  86:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     CRC_CTL |= (uint32_t)CRC_CTL_RST;
 139              		.loc 1 86 5 view .LVU23
 140              		.loc 1 86 13 is_stmt 0 view .LVU24
 141 0000 024A     		ldr	r2, .L11
 142 0002 9368     		ldr	r3, [r2, #8]
 143 0004 43F00103 		orr	r3, r3, #1
 144 0008 9360     		str	r3, [r2, #8]
  87:lib/GD32F3x0/Source/gd32f3x0_crc.c **** }
 145              		.loc 1 87 1 view .LVU25
 146 000a 7047     		bx	lr
 147              	.L12:
 148              		.align	2
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s 			page 5


 149              	.L11:
 150 000c 00300240 		.word	1073885184
 151              		.cfi_endproc
 152              	.LFE119:
 154              		.section	.text.crc_data_register_read,"ax",%progbits
 155              		.align	1
 156              		.global	crc_data_register_read
 157              		.syntax unified
 158              		.thumb
 159              		.thumb_func
 161              	crc_data_register_read:
 162              	.LFB120:
  88:lib/GD32F3x0/Source/gd32f3x0_crc.c **** 
  89:lib/GD32F3x0/Source/gd32f3x0_crc.c **** /*!
  90:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \brief      read the data register
  91:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \param[in]  none
  92:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \param[out] none
  93:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \retval     32-bit value of the data register
  94:lib/GD32F3x0/Source/gd32f3x0_crc.c **** */
  95:lib/GD32F3x0/Source/gd32f3x0_crc.c **** uint32_t crc_data_register_read(void)
  96:lib/GD32F3x0/Source/gd32f3x0_crc.c **** {
 163              		.loc 1 96 1 is_stmt 1 view -0
 164              		.cfi_startproc
 165              		@ args = 0, pretend = 0, frame = 0
 166              		@ frame_needed = 0, uses_anonymous_args = 0
 167              		@ link register save eliminated.
  97:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     uint32_t data;
 168              		.loc 1 97 5 view .LVU27
  98:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     data = CRC_DATA;
 169              		.loc 1 98 5 view .LVU28
 170              		.loc 1 98 10 is_stmt 0 view .LVU29
 171 0000 014B     		ldr	r3, .L14
 172 0002 1868     		ldr	r0, [r3]
 173              	.LVL0:
  99:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     return (data);
 174              		.loc 1 99 5 is_stmt 1 view .LVU30
 100:lib/GD32F3x0/Source/gd32f3x0_crc.c **** }
 175              		.loc 1 100 1 is_stmt 0 view .LVU31
 176 0004 7047     		bx	lr
 177              	.L15:
 178 0006 00BF     		.align	2
 179              	.L14:
 180 0008 00300240 		.word	1073885184
 181              		.cfi_endproc
 182              	.LFE120:
 184              		.section	.text.crc_free_data_register_read,"ax",%progbits
 185              		.align	1
 186              		.global	crc_free_data_register_read
 187              		.syntax unified
 188              		.thumb
 189              		.thumb_func
 191              	crc_free_data_register_read:
 192              	.LFB121:
 101:lib/GD32F3x0/Source/gd32f3x0_crc.c **** 
 102:lib/GD32F3x0/Source/gd32f3x0_crc.c **** /*!
 103:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \brief      read the free data register
 104:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \param[in]  none
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s 			page 6


 105:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \param[out] none
 106:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \retval     8-bit value of the free data register
 107:lib/GD32F3x0/Source/gd32f3x0_crc.c **** */
 108:lib/GD32F3x0/Source/gd32f3x0_crc.c **** uint8_t crc_free_data_register_read(void)
 109:lib/GD32F3x0/Source/gd32f3x0_crc.c **** {
 193              		.loc 1 109 1 is_stmt 1 view -0
 194              		.cfi_startproc
 195              		@ args = 0, pretend = 0, frame = 0
 196              		@ frame_needed = 0, uses_anonymous_args = 0
 197              		@ link register save eliminated.
 110:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     uint8_t fdata;
 198              		.loc 1 110 5 view .LVU33
 111:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     fdata = (uint8_t)CRC_FDATA;
 199              		.loc 1 111 5 view .LVU34
 200              		.loc 1 111 22 is_stmt 0 view .LVU35
 201 0000 014B     		ldr	r3, .L17
 202 0002 5868     		ldr	r0, [r3, #4]
 203              	.LVL1:
 112:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     return (fdata);
 204              		.loc 1 112 5 is_stmt 1 view .LVU36
 113:lib/GD32F3x0/Source/gd32f3x0_crc.c **** }
 205              		.loc 1 113 1 is_stmt 0 view .LVU37
 206 0004 C0B2     		uxtb	r0, r0
 207              		.loc 1 113 1 view .LVU38
 208 0006 7047     		bx	lr
 209              	.L18:
 210              		.align	2
 211              	.L17:
 212 0008 00300240 		.word	1073885184
 213              		.cfi_endproc
 214              	.LFE121:
 216              		.section	.text.crc_free_data_register_write,"ax",%progbits
 217              		.align	1
 218              		.global	crc_free_data_register_write
 219              		.syntax unified
 220              		.thumb
 221              		.thumb_func
 223              	crc_free_data_register_write:
 224              	.LVL2:
 225              	.LFB122:
 114:lib/GD32F3x0/Source/gd32f3x0_crc.c **** 
 115:lib/GD32F3x0/Source/gd32f3x0_crc.c **** /*!
 116:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \brief      write the free data register
 117:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \param[in]  free_data: specify 8-bit data
 118:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \param[out] none
 119:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \retval     none
 120:lib/GD32F3x0/Source/gd32f3x0_crc.c **** */
 121:lib/GD32F3x0/Source/gd32f3x0_crc.c **** void crc_free_data_register_write(uint8_t free_data)
 122:lib/GD32F3x0/Source/gd32f3x0_crc.c **** {
 226              		.loc 1 122 1 is_stmt 1 view -0
 227              		.cfi_startproc
 228              		@ args = 0, pretend = 0, frame = 0
 229              		@ frame_needed = 0, uses_anonymous_args = 0
 230              		@ link register save eliminated.
 123:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     CRC_FDATA = (uint32_t)free_data;
 231              		.loc 1 123 5 view .LVU40
 232              		.loc 1 123 15 is_stmt 0 view .LVU41
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s 			page 7


 233 0000 014B     		ldr	r3, .L20
 234 0002 5860     		str	r0, [r3, #4]
 124:lib/GD32F3x0/Source/gd32f3x0_crc.c **** }
 235              		.loc 1 124 1 view .LVU42
 236 0004 7047     		bx	lr
 237              	.L21:
 238 0006 00BF     		.align	2
 239              	.L20:
 240 0008 00300240 		.word	1073885184
 241              		.cfi_endproc
 242              	.LFE122:
 244              		.section	.text.crc_init_data_register_write,"ax",%progbits
 245              		.align	1
 246              		.global	crc_init_data_register_write
 247              		.syntax unified
 248              		.thumb
 249              		.thumb_func
 251              	crc_init_data_register_write:
 252              	.LVL3:
 253              	.LFB123:
 125:lib/GD32F3x0/Source/gd32f3x0_crc.c **** 
 126:lib/GD32F3x0/Source/gd32f3x0_crc.c **** /*!
 127:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \brief      write the initializaiton data register
 128:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \param[in]  init_data:specify 32-bit data
 129:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \param[out] none
 130:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \retval     none
 131:lib/GD32F3x0/Source/gd32f3x0_crc.c **** */
 132:lib/GD32F3x0/Source/gd32f3x0_crc.c **** void crc_init_data_register_write(uint32_t init_data)
 133:lib/GD32F3x0/Source/gd32f3x0_crc.c **** {
 254              		.loc 1 133 1 is_stmt 1 view -0
 255              		.cfi_startproc
 256              		@ args = 0, pretend = 0, frame = 0
 257              		@ frame_needed = 0, uses_anonymous_args = 0
 258              		@ link register save eliminated.
 134:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     CRC_IDATA = (uint32_t)init_data;
 259              		.loc 1 134 5 view .LVU44
 260              		.loc 1 134 15 is_stmt 0 view .LVU45
 261 0000 014B     		ldr	r3, .L23
 262 0002 1861     		str	r0, [r3, #16]
 135:lib/GD32F3x0/Source/gd32f3x0_crc.c **** }
 263              		.loc 1 135 1 view .LVU46
 264 0004 7047     		bx	lr
 265              	.L24:
 266 0006 00BF     		.align	2
 267              	.L23:
 268 0008 00300240 		.word	1073885184
 269              		.cfi_endproc
 270              	.LFE123:
 272              		.section	.text.crc_input_data_reverse_config,"ax",%progbits
 273              		.align	1
 274              		.global	crc_input_data_reverse_config
 275              		.syntax unified
 276              		.thumb
 277              		.thumb_func
 279              	crc_input_data_reverse_config:
 280              	.LVL4:
 281              	.LFB124:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s 			page 8


 136:lib/GD32F3x0/Source/gd32f3x0_crc.c **** 
 137:lib/GD32F3x0/Source/gd32f3x0_crc.c **** /*!
 138:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \brief      configure the CRC input data function
 139:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \param[in]  data_reverse: specify input data reverse function
 140:lib/GD32F3x0/Source/gd32f3x0_crc.c ****                 only one parameter can be selected which is shown as below:
 141:lib/GD32F3x0/Source/gd32f3x0_crc.c ****       \arg        CRC_INPUT_DATA_NOT: input data is not reversed
 142:lib/GD32F3x0/Source/gd32f3x0_crc.c ****       \arg        CRC_INPUT_DATA_BYTE: input data is reversed on 8 bits
 143:lib/GD32F3x0/Source/gd32f3x0_crc.c ****       \arg        CRC_INPUT_DATA_HALFWORD: input data is reversed on 16 bits
 144:lib/GD32F3x0/Source/gd32f3x0_crc.c ****       \arg        CRC_INPUT_DATA_WORD: input data is reversed on 32 bits
 145:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \param[out] none
 146:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \retval     none
 147:lib/GD32F3x0/Source/gd32f3x0_crc.c **** */
 148:lib/GD32F3x0/Source/gd32f3x0_crc.c **** void crc_input_data_reverse_config(uint32_t data_reverse)
 149:lib/GD32F3x0/Source/gd32f3x0_crc.c **** {
 282              		.loc 1 149 1 is_stmt 1 view -0
 283              		.cfi_startproc
 284              		@ args = 0, pretend = 0, frame = 0
 285              		@ frame_needed = 0, uses_anonymous_args = 0
 286              		@ link register save eliminated.
 150:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     CRC_CTL &= (uint32_t)(~CRC_CTL_REV_I);
 287              		.loc 1 150 5 view .LVU48
 288              		.loc 1 150 13 is_stmt 0 view .LVU49
 289 0000 044B     		ldr	r3, .L26
 290 0002 9968     		ldr	r1, [r3, #8]
 291 0004 21F06001 		bic	r1, r1, #96
 292 0008 9960     		str	r1, [r3, #8]
 151:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     CRC_CTL |= (uint32_t)data_reverse;
 293              		.loc 1 151 5 is_stmt 1 view .LVU50
 294              		.loc 1 151 13 is_stmt 0 view .LVU51
 295 000a 9A68     		ldr	r2, [r3, #8]
 296 000c 0243     		orrs	r2, r2, r0
 297 000e 9A60     		str	r2, [r3, #8]
 152:lib/GD32F3x0/Source/gd32f3x0_crc.c **** }
 298              		.loc 1 152 1 view .LVU52
 299 0010 7047     		bx	lr
 300              	.L27:
 301 0012 00BF     		.align	2
 302              	.L26:
 303 0014 00300240 		.word	1073885184
 304              		.cfi_endproc
 305              	.LFE124:
 307              		.section	.text.crc_polynomial_size_set,"ax",%progbits
 308              		.align	1
 309              		.global	crc_polynomial_size_set
 310              		.syntax unified
 311              		.thumb
 312              		.thumb_func
 314              	crc_polynomial_size_set:
 315              	.LVL5:
 316              	.LFB125:
 153:lib/GD32F3x0/Source/gd32f3x0_crc.c **** 
 154:lib/GD32F3x0/Source/gd32f3x0_crc.c **** /*!
 155:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \brief      configure the CRC size of polynomial function
 156:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \param[in]  poly_size: size of polynomial
 157:lib/GD32F3x0/Source/gd32f3x0_crc.c ****                 only one parameter can be selected which is shown as below:
 158:lib/GD32F3x0/Source/gd32f3x0_crc.c ****       \arg        CRC_CTL_PS_32: 32-bit polynomial for CRC calculation
 159:lib/GD32F3x0/Source/gd32f3x0_crc.c ****       \arg        CRC_CTL_PS_16: 16-bit polynomial for CRC calculation
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s 			page 9


 160:lib/GD32F3x0/Source/gd32f3x0_crc.c ****       \arg        CRC_CTL_PS_8: 8-bit polynomial for CRC calculation
 161:lib/GD32F3x0/Source/gd32f3x0_crc.c ****       \arg        CRC_CTL_PS_7: 7-bit polynomial for CRC calculation
 162:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \param[out] none
 163:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \retval     none
 164:lib/GD32F3x0/Source/gd32f3x0_crc.c **** */
 165:lib/GD32F3x0/Source/gd32f3x0_crc.c **** void crc_polynomial_size_set(uint32_t poly_size)
 166:lib/GD32F3x0/Source/gd32f3x0_crc.c **** {
 317              		.loc 1 166 1 is_stmt 1 view -0
 318              		.cfi_startproc
 319              		@ args = 0, pretend = 0, frame = 0
 320              		@ frame_needed = 0, uses_anonymous_args = 0
 321              		@ link register save eliminated.
 167:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     CRC_CTL &= (uint32_t)(~(CRC_CTL_PS));
 322              		.loc 1 167 5 view .LVU54
 323              		.loc 1 167 13 is_stmt 0 view .LVU55
 324 0000 044B     		ldr	r3, .L29
 325 0002 9968     		ldr	r1, [r3, #8]
 326 0004 21F01801 		bic	r1, r1, #24
 327 0008 9960     		str	r1, [r3, #8]
 168:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     CRC_CTL |= (uint32_t)poly_size;
 328              		.loc 1 168 5 is_stmt 1 view .LVU56
 329              		.loc 1 168 13 is_stmt 0 view .LVU57
 330 000a 9A68     		ldr	r2, [r3, #8]
 331 000c 0243     		orrs	r2, r2, r0
 332 000e 9A60     		str	r2, [r3, #8]
 169:lib/GD32F3x0/Source/gd32f3x0_crc.c **** }
 333              		.loc 1 169 1 view .LVU58
 334 0010 7047     		bx	lr
 335              	.L30:
 336 0012 00BF     		.align	2
 337              	.L29:
 338 0014 00300240 		.word	1073885184
 339              		.cfi_endproc
 340              	.LFE125:
 342              		.section	.text.crc_polynomial_set,"ax",%progbits
 343              		.align	1
 344              		.global	crc_polynomial_set
 345              		.syntax unified
 346              		.thumb
 347              		.thumb_func
 349              	crc_polynomial_set:
 350              	.LVL6:
 351              	.LFB126:
 170:lib/GD32F3x0/Source/gd32f3x0_crc.c **** 
 171:lib/GD32F3x0/Source/gd32f3x0_crc.c **** /*!
 172:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \brief      configure the CRC polynomial value function
 173:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \param[in]  poly: configurable polynomial value
 174:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \param[out] none
 175:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \retval     none
 176:lib/GD32F3x0/Source/gd32f3x0_crc.c **** */
 177:lib/GD32F3x0/Source/gd32f3x0_crc.c **** void crc_polynomial_set(uint32_t poly)
 178:lib/GD32F3x0/Source/gd32f3x0_crc.c **** {
 352              		.loc 1 178 1 is_stmt 1 view -0
 353              		.cfi_startproc
 354              		@ args = 0, pretend = 0, frame = 0
 355              		@ frame_needed = 0, uses_anonymous_args = 0
 356              		@ link register save eliminated.
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s 			page 10


 179:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     CRC_POLY &= (uint32_t)(~CRC_POLY_POLY);
 357              		.loc 1 179 5 view .LVU60
 358              		.loc 1 179 14 is_stmt 0 view .LVU61
 359 0000 024B     		ldr	r3, .L32
 360 0002 5A69     		ldr	r2, [r3, #20]
 361 0004 0022     		movs	r2, #0
 362 0006 5A61     		str	r2, [r3, #20]
 180:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     CRC_POLY = poly;
 363              		.loc 1 180 5 is_stmt 1 view .LVU62
 364              		.loc 1 180 14 is_stmt 0 view .LVU63
 365 0008 5861     		str	r0, [r3, #20]
 181:lib/GD32F3x0/Source/gd32f3x0_crc.c **** }
 366              		.loc 1 181 1 view .LVU64
 367 000a 7047     		bx	lr
 368              	.L33:
 369              		.align	2
 370              	.L32:
 371 000c 00300240 		.word	1073885184
 372              		.cfi_endproc
 373              	.LFE126:
 375              		.section	.text.crc_single_data_calculate,"ax",%progbits
 376              		.align	1
 377              		.global	crc_single_data_calculate
 378              		.syntax unified
 379              		.thumb
 380              		.thumb_func
 382              	crc_single_data_calculate:
 383              	.LVL7:
 384              	.LFB127:
 182:lib/GD32F3x0/Source/gd32f3x0_crc.c **** 
 183:lib/GD32F3x0/Source/gd32f3x0_crc.c **** /*!
 184:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \brief      CRC calculate single data
 185:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \param[in]  sdata: specify input data data
 186:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \param[in]  data_format: input data format
 187:lib/GD32F3x0/Source/gd32f3x0_crc.c ****                 only one parameter can be selected which is shown as below:
 188:lib/GD32F3x0/Source/gd32f3x0_crc.c ****       \arg        INPUT_FORMAT_WORD: input data in word format
 189:lib/GD32F3x0/Source/gd32f3x0_crc.c ****       \arg        INPUT_FORMAT_HALFWORD: input data in half-word format
 190:lib/GD32F3x0/Source/gd32f3x0_crc.c ****       \arg        INPUT_FORMAT_BYTE: input data in byte format
 191:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \param[out] none
 192:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \retval     CRC calculate value
 193:lib/GD32F3x0/Source/gd32f3x0_crc.c **** */
 194:lib/GD32F3x0/Source/gd32f3x0_crc.c **** uint32_t crc_single_data_calculate(uint32_t sdata, uint8_t data_format)
 195:lib/GD32F3x0/Source/gd32f3x0_crc.c **** {
 385              		.loc 1 195 1 is_stmt 1 view -0
 386              		.cfi_startproc
 387              		@ args = 0, pretend = 0, frame = 0
 388              		@ frame_needed = 0, uses_anonymous_args = 0
 389              		@ link register save eliminated.
 196:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     if(INPUT_FORMAT_WORD == data_format) {
 390              		.loc 1 196 5 view .LVU66
 391              		.loc 1 196 7 is_stmt 0 view .LVU67
 392 0000 21B9     		cbnz	r1, .L35
 197:lib/GD32F3x0/Source/gd32f3x0_crc.c ****         REG32(CRC) = sdata;
 393              		.loc 1 197 9 is_stmt 1 view .LVU68
 394              		.loc 1 197 20 is_stmt 0 view .LVU69
 395 0002 074B     		ldr	r3, .L39
 396 0004 1860     		str	r0, [r3]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s 			page 11


 397              	.LVL8:
 398              	.L36:
 198:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     } else if(INPUT_FORMAT_HALFWORD == data_format) {
 199:lib/GD32F3x0/Source/gd32f3x0_crc.c ****         REG16(CRC) = (uint16_t)sdata;
 200:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     } else {
 201:lib/GD32F3x0/Source/gd32f3x0_crc.c ****         REG8(CRC) = (uint8_t)sdata;
 202:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     }
 203:lib/GD32F3x0/Source/gd32f3x0_crc.c **** 
 204:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     return(CRC_DATA);
 399              		.loc 1 204 5 is_stmt 1 view .LVU70
 400              		.loc 1 204 12 is_stmt 0 view .LVU71
 401 0006 064B     		ldr	r3, .L39
 402 0008 1868     		ldr	r0, [r3]
 205:lib/GD32F3x0/Source/gd32f3x0_crc.c **** }
 403              		.loc 1 205 1 view .LVU72
 404 000a 7047     		bx	lr
 405              	.LVL9:
 406              	.L35:
 198:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     } else if(INPUT_FORMAT_HALFWORD == data_format) {
 407              		.loc 1 198 12 is_stmt 1 view .LVU73
 198:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     } else if(INPUT_FORMAT_HALFWORD == data_format) {
 408              		.loc 1 198 14 is_stmt 0 view .LVU74
 409 000c 0129     		cmp	r1, #1
 410 000e 03D0     		beq	.L38
 201:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     }
 411              		.loc 1 201 9 is_stmt 1 view .LVU75
 201:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     }
 412              		.loc 1 201 21 is_stmt 0 view .LVU76
 413 0010 C0B2     		uxtb	r0, r0
 414              	.LVL10:
 201:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     }
 415              		.loc 1 201 19 view .LVU77
 416 0012 034B     		ldr	r3, .L39
 417 0014 1870     		strb	r0, [r3]
 418 0016 F6E7     		b	.L36
 419              	.LVL11:
 420              	.L38:
 199:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     } else {
 421              		.loc 1 199 9 is_stmt 1 view .LVU78
 199:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     } else {
 422              		.loc 1 199 22 is_stmt 0 view .LVU79
 423 0018 80B2     		uxth	r0, r0
 424              	.LVL12:
 199:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     } else {
 425              		.loc 1 199 20 view .LVU80
 426 001a 014B     		ldr	r3, .L39
 427 001c 1880     		strh	r0, [r3]	@ movhi
 428 001e F2E7     		b	.L36
 429              	.L40:
 430              		.align	2
 431              	.L39:
 432 0020 00300240 		.word	1073885184
 433              		.cfi_endproc
 434              	.LFE127:
 436              		.section	.text.crc_block_data_calculate,"ax",%progbits
 437              		.align	1
 438              		.global	crc_block_data_calculate
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s 			page 12


 439              		.syntax unified
 440              		.thumb
 441              		.thumb_func
 443              	crc_block_data_calculate:
 444              	.LVL13:
 445              	.LFB128:
 206:lib/GD32F3x0/Source/gd32f3x0_crc.c **** 
 207:lib/GD32F3x0/Source/gd32f3x0_crc.c **** /*!
 208:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \brief      CRC calculate a data array
 209:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \param[in]  array: pointer to the input data array
 210:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \param[in]  size: size of the array
 211:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \param[in]  data_format: input data format
 212:lib/GD32F3x0/Source/gd32f3x0_crc.c ****                 only one parameter can be selected which is shown as below:
 213:lib/GD32F3x0/Source/gd32f3x0_crc.c ****       \arg        INPUT_FORMAT_WORD: input data in word format
 214:lib/GD32F3x0/Source/gd32f3x0_crc.c ****       \arg        INPUT_FORMAT_HALFWORD: input data in half-word format
 215:lib/GD32F3x0/Source/gd32f3x0_crc.c ****       \arg        INPUT_FORMAT_BYTE: input data in byte format
 216:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \param[out] none
 217:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     \retval     CRC calculate value
 218:lib/GD32F3x0/Source/gd32f3x0_crc.c **** */
 219:lib/GD32F3x0/Source/gd32f3x0_crc.c **** uint32_t crc_block_data_calculate(void *array, uint32_t size, uint8_t data_format)
 220:lib/GD32F3x0/Source/gd32f3x0_crc.c **** {
 446              		.loc 1 220 1 is_stmt 1 view -0
 447              		.cfi_startproc
 448              		@ args = 0, pretend = 0, frame = 0
 449              		@ frame_needed = 0, uses_anonymous_args = 0
 450              		@ link register save eliminated.
 221:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     uint8_t *data8;
 451              		.loc 1 221 5 view .LVU82
 222:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     uint16_t *data16;
 452              		.loc 1 222 5 view .LVU83
 223:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     uint32_t *data32;
 453              		.loc 1 223 5 view .LVU84
 224:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     uint32_t index;
 454              		.loc 1 224 5 view .LVU85
 225:lib/GD32F3x0/Source/gd32f3x0_crc.c **** 
 226:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     if(INPUT_FORMAT_WORD == data_format) {
 455              		.loc 1 226 5 view .LVU86
 456              		.loc 1 226 7 is_stmt 0 view .LVU87
 457 0000 72B1     		cbz	r2, .L50
 227:lib/GD32F3x0/Source/gd32f3x0_crc.c ****         data32 = (uint32_t *)array;
 228:lib/GD32F3x0/Source/gd32f3x0_crc.c ****         for(index = 0U; index < size; index++) {
 229:lib/GD32F3x0/Source/gd32f3x0_crc.c ****             REG32(CRC) = data32[index];
 230:lib/GD32F3x0/Source/gd32f3x0_crc.c ****         }
 231:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     } else if(INPUT_FORMAT_HALFWORD == data_format) {
 458              		.loc 1 231 12 is_stmt 1 view .LVU88
 459              		.loc 1 231 14 is_stmt 0 view .LVU89
 460 0002 012A     		cmp	r2, #1
 461 0004 17D0     		beq	.L51
 232:lib/GD32F3x0/Source/gd32f3x0_crc.c ****         data16 = (uint16_t *)array;
 233:lib/GD32F3x0/Source/gd32f3x0_crc.c ****         for(index = 0U; index < size; index++) {
 234:lib/GD32F3x0/Source/gd32f3x0_crc.c ****             REG16(CRC) = data16[index];
 235:lib/GD32F3x0/Source/gd32f3x0_crc.c ****         }
 236:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     } else {
 237:lib/GD32F3x0/Source/gd32f3x0_crc.c ****         data8 = (uint8_t *)array;
 238:lib/GD32F3x0/Source/gd32f3x0_crc.c ****         for(index = 0U; index < size; index++) {
 462              		.loc 1 238 19 view .LVU90
 463 0006 0023     		movs	r3, #0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s 			page 13


 464 0008 1DE0     		b	.L47
 465              	.LVL14:
 466              	.L44:
 229:lib/GD32F3x0/Source/gd32f3x0_crc.c ****         }
 467              		.loc 1 229 13 is_stmt 1 discriminator 3 view .LVU91
 229:lib/GD32F3x0/Source/gd32f3x0_crc.c ****         }
 468              		.loc 1 229 24 is_stmt 0 discriminator 3 view .LVU92
 469 000a 104A     		ldr	r2, .L53
 470 000c 50F823C0 		ldr	ip, [r0, r3, lsl #2]
 471 0010 C2F800C0 		str	ip, [r2]
 228:lib/GD32F3x0/Source/gd32f3x0_crc.c ****             REG32(CRC) = data32[index];
 472              		.loc 1 228 39 is_stmt 1 discriminator 3 view .LVU93
 228:lib/GD32F3x0/Source/gd32f3x0_crc.c ****             REG32(CRC) = data32[index];
 473              		.loc 1 228 44 is_stmt 0 discriminator 3 view .LVU94
 474 0014 0133     		adds	r3, r3, #1
 475              	.LVL15:
 476              	.L42:
 228:lib/GD32F3x0/Source/gd32f3x0_crc.c ****             REG32(CRC) = data32[index];
 477              		.loc 1 228 25 is_stmt 1 discriminator 1 view .LVU95
 228:lib/GD32F3x0/Source/gd32f3x0_crc.c ****             REG32(CRC) = data32[index];
 478              		.loc 1 228 9 is_stmt 0 discriminator 1 view .LVU96
 479 0016 8B42     		cmp	r3, r1
 480 0018 F7D3     		bcc	.L44
 481              	.L45:
 239:lib/GD32F3x0/Source/gd32f3x0_crc.c ****             REG8(CRC) =  data8[index];
 240:lib/GD32F3x0/Source/gd32f3x0_crc.c ****         }
 241:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     }
 242:lib/GD32F3x0/Source/gd32f3x0_crc.c **** 
 243:lib/GD32F3x0/Source/gd32f3x0_crc.c ****     return (CRC_DATA);
 482              		.loc 1 243 5 is_stmt 1 view .LVU97
 483              		.loc 1 243 13 is_stmt 0 view .LVU98
 484 001a 0C4B     		ldr	r3, .L53
 485              	.LVL16:
 486              		.loc 1 243 13 view .LVU99
 487 001c 1868     		ldr	r0, [r3]
 488              	.LVL17:
 244:lib/GD32F3x0/Source/gd32f3x0_crc.c **** }
 489              		.loc 1 244 1 view .LVU100
 490 001e 7047     		bx	lr
 491              	.LVL18:
 492              	.L50:
 228:lib/GD32F3x0/Source/gd32f3x0_crc.c ****             REG32(CRC) = data32[index];
 493              		.loc 1 228 19 view .LVU101
 494 0020 0023     		movs	r3, #0
 495 0022 F8E7     		b	.L42
 496              	.LVL19:
 497              	.L48:
 234:lib/GD32F3x0/Source/gd32f3x0_crc.c ****         }
 498              		.loc 1 234 13 is_stmt 1 discriminator 3 view .LVU102
 234:lib/GD32F3x0/Source/gd32f3x0_crc.c ****         }
 499              		.loc 1 234 32 is_stmt 0 discriminator 3 view .LVU103
 500 0024 30F813C0 		ldrh	ip, [r0, r3, lsl #1]
 234:lib/GD32F3x0/Source/gd32f3x0_crc.c ****         }
 501              		.loc 1 234 24 discriminator 3 view .LVU104
 502 0028 084A     		ldr	r2, .L53
 503 002a A2F800C0 		strh	ip, [r2]	@ movhi
 233:lib/GD32F3x0/Source/gd32f3x0_crc.c ****             REG16(CRC) = data16[index];
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s 			page 14


 504              		.loc 1 233 39 is_stmt 1 discriminator 3 view .LVU105
 233:lib/GD32F3x0/Source/gd32f3x0_crc.c ****             REG16(CRC) = data16[index];
 505              		.loc 1 233 44 is_stmt 0 discriminator 3 view .LVU106
 506 002e 0133     		adds	r3, r3, #1
 507              	.LVL20:
 508              	.L46:
 233:lib/GD32F3x0/Source/gd32f3x0_crc.c ****             REG16(CRC) = data16[index];
 509              		.loc 1 233 25 is_stmt 1 discriminator 1 view .LVU107
 233:lib/GD32F3x0/Source/gd32f3x0_crc.c ****             REG16(CRC) = data16[index];
 510              		.loc 1 233 9 is_stmt 0 discriminator 1 view .LVU108
 511 0030 8B42     		cmp	r3, r1
 512 0032 F7D3     		bcc	.L48
 513 0034 F1E7     		b	.L45
 514              	.LVL21:
 515              	.L51:
 233:lib/GD32F3x0/Source/gd32f3x0_crc.c ****             REG16(CRC) = data16[index];
 516              		.loc 1 233 19 view .LVU109
 517 0036 0023     		movs	r3, #0
 518 0038 FAE7     		b	.L46
 519              	.LVL22:
 520              	.L49:
 239:lib/GD32F3x0/Source/gd32f3x0_crc.c ****         }
 521              		.loc 1 239 13 is_stmt 1 discriminator 3 view .LVU110
 239:lib/GD32F3x0/Source/gd32f3x0_crc.c ****         }
 522              		.loc 1 239 31 is_stmt 0 discriminator 3 view .LVU111
 523 003a 10F803C0 		ldrb	ip, [r0, r3]	@ zero_extendqisi2
 239:lib/GD32F3x0/Source/gd32f3x0_crc.c ****         }
 524              		.loc 1 239 23 discriminator 3 view .LVU112
 525 003e 034A     		ldr	r2, .L53
 526 0040 82F800C0 		strb	ip, [r2]
 238:lib/GD32F3x0/Source/gd32f3x0_crc.c ****             REG8(CRC) =  data8[index];
 527              		.loc 1 238 39 is_stmt 1 discriminator 3 view .LVU113
 238:lib/GD32F3x0/Source/gd32f3x0_crc.c ****             REG8(CRC) =  data8[index];
 528              		.loc 1 238 44 is_stmt 0 discriminator 3 view .LVU114
 529 0044 0133     		adds	r3, r3, #1
 530              	.LVL23:
 531              	.L47:
 238:lib/GD32F3x0/Source/gd32f3x0_crc.c ****             REG8(CRC) =  data8[index];
 532              		.loc 1 238 25 is_stmt 1 discriminator 1 view .LVU115
 238:lib/GD32F3x0/Source/gd32f3x0_crc.c ****             REG8(CRC) =  data8[index];
 533              		.loc 1 238 9 is_stmt 0 discriminator 1 view .LVU116
 534 0046 8B42     		cmp	r3, r1
 535 0048 F7D3     		bcc	.L49
 536 004a E6E7     		b	.L45
 537              	.L54:
 538              		.align	2
 539              	.L53:
 540 004c 00300240 		.word	1073885184
 541              		.cfi_endproc
 542              	.LFE128:
 544              		.text
 545              	.Letext0:
 546              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 547              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s 			page 15


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f3x0_crc.c
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:18     .text.crc_deinit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:24     .text.crc_deinit:0000000000000000 crc_deinit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:57     .text.crc_deinit:0000000000000018 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:63     .text.crc_reverse_output_data_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:69     .text.crc_reverse_output_data_enable:0000000000000000 crc_reverse_output_data_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:92     .text.crc_reverse_output_data_enable:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:97     .text.crc_reverse_output_data_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:103    .text.crc_reverse_output_data_disable:0000000000000000 crc_reverse_output_data_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:121    .text.crc_reverse_output_data_disable:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:126    .text.crc_data_register_reset:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:132    .text.crc_data_register_reset:0000000000000000 crc_data_register_reset
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:150    .text.crc_data_register_reset:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:155    .text.crc_data_register_read:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:161    .text.crc_data_register_read:0000000000000000 crc_data_register_read
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:180    .text.crc_data_register_read:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:185    .text.crc_free_data_register_read:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:191    .text.crc_free_data_register_read:0000000000000000 crc_free_data_register_read
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:212    .text.crc_free_data_register_read:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:217    .text.crc_free_data_register_write:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:223    .text.crc_free_data_register_write:0000000000000000 crc_free_data_register_write
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:240    .text.crc_free_data_register_write:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:245    .text.crc_init_data_register_write:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:251    .text.crc_init_data_register_write:0000000000000000 crc_init_data_register_write
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:268    .text.crc_init_data_register_write:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:273    .text.crc_input_data_reverse_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:279    .text.crc_input_data_reverse_config:0000000000000000 crc_input_data_reverse_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:303    .text.crc_input_data_reverse_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:308    .text.crc_polynomial_size_set:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:314    .text.crc_polynomial_size_set:0000000000000000 crc_polynomial_size_set
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:338    .text.crc_polynomial_size_set:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:343    .text.crc_polynomial_set:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:349    .text.crc_polynomial_set:0000000000000000 crc_polynomial_set
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:371    .text.crc_polynomial_set:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:376    .text.crc_single_data_calculate:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:382    .text.crc_single_data_calculate:0000000000000000 crc_single_data_calculate
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:432    .text.crc_single_data_calculate:0000000000000020 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:437    .text.crc_block_data_calculate:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:443    .text.crc_block_data_calculate:0000000000000000 crc_block_data_calculate
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccE38XlO.s:540    .text.crc_block_data_calculate:000000000000004c $d

NO UNDEFINED SYMBOLS
