Port
io_BMC_I2C9_PAL_M_SDA1_R;3
io_BMC_I2C9_PAL_M_SDA_R;3
io_PAL_BP1_PWR_ON_R;3
io_PAL_BP2_PWR_ON_R;3
o_BIOS0_RST_N_R;2
o_BIOS1_RST_N_R;2
o_CK440_SS_EN_R;2
o_CPLD_M_S_EXCHANGE_S1_R;2
o_CPLD_M_S_EXCHANGE_S3_R;2
o_CPLD_M_S_EXCHANGE_S4_R;2
o_CPLD_M_S_EXCHANGE_S5_R;2
o_CPLD_M_S_SGPIO1_CLK_R;2
o_CPLD_M_S_SGPIO1_LD_N_R;2
o_CPLD_M_S_SGPIO1_MOSI_R;2
o_CPLD_M_S_SGPIO_CLK_R;2
o_CPLD_M_S_SGPIO_LD_N_R;2
o_CPLD_M_S_SGPIO_MOSI_R;2
o_CPU0_D0_SE_RECOVERY_R;2
o_CPU0_D0_SOFT_SHUTDOWN_INT_N;2
o_CPU0_D1_SE_RECOVERY_R;2
o_CPU0_D1_SPIO_MOSI;2
o_CPU0_D0123_SOCKET_ID_R;2
o_CPU0_I2C_TRAN_EN_R;2
o_CPU0_PE2_RST_N_R;2
o_CPU0_PE3_RST_N_R;2
o_CPU0_POR_N_R;2
o_CPU0_SB_EN_R;2
o_CPU1_D0_SE_RECOVERY_R;2
o_CPU1_D0_SOFT_SHUTDOWN_INT_N;2
o_CPU1_D1_SE_RECOVERY_R;2
o_CPU1_D0123_SOCKET_ID_R;2
o_CPU1_I2C_TRAN_EN_R;2
o_CPU1_PE1_RST_N_R;2
o_CPU1_PE2_RST_N_R;2
o_CPU1_POR_N_R;2
o_CPU1_SB_EN_R;2
o_FAN_P12V_DISCHARGE_R;2
o_FT_CPU0_SCP_BOOT_FROM_FLASH_R;2
o_FT_CPU1_SCP_BOOT_FROM_FLASH_R;2
o_P1V8_STBY_CPLD_EN_R;2
o_P5V_USB_MB_DOWN_EN_R;2
o_P5V_USB_MB_UP_EN_R;2
o_PAL_88SE9230_RST_N_R;2
o_PAL_BMC_PERST_N_R;2
o_PAL_BMC_PREST_N_R;2
o_PAL_BMC_SRST_R;2
o_PAL_CK440_PWRDN_N_R;2
o_PAL_CPU0_D0_VPH_1V8_EN;2
o_PAL_CPU0_D0_VP_0V9_EN;2
o_PAL_CPU0_D1_VPH_1V8_EN;2
o_PAL_CPU0_D1_VP_0V9_EN;2
o_PAL_CPU0_DDR_VDD_EN_R;2
o_PAL_CPU0_NVME_ALERT_N_R;2
o_PAL_CPU0_P1V8_EN_R;2
o_PAL_CPU0_PLL_P1V8_EN_R;2
o_PAL_CPU0_VDDQ_EN_R;2
o_PAL_CPU0_VDD_CORE_EN_R;2
o_PAL_CPU0_VR8_RESET_R;2
o_PAL_CPU0_VR_SELECT_N_R;2
o_PAL_CPU1_D0_VPH_1V8_EN;2
o_PAL_CPU1_D0_VP_0V9_EN;2
o_PAL_CPU1_D1_VPH_1V8_EN;2
o_PAL_CPU1_D1_VP_0V9_EN;2
o_PAL_CPU1_DDR_VDD_EN_R;2
o_PAL_CPU1_NVME_ALERT_N_R;2
o_PAL_CPU1_P1V8_EN_R;2
o_PAL_CPU1_PLL_P1V8_EN_R;2
o_PAL_CPU1_VDDQ_EN_R;2
o_PAL_CPU1_VDD_CORE_EN_R;2
o_PAL_CPU1_VR8_RESET_R;2
o_PAL_CPU1_VR_SELECT_N_R;2
o_PAL_DPLL_GPIO0_R;2
o_PAL_DPLL_GPIO1_R;2
o_PAL_DPLL_INIT_R;2
o_PAL_DPLL_RESET_R;2
o_PAL_FAN0_PWM_R;2
o_PAL_FAN1_PWM_R;2
o_PAL_FAN2_PWM_R;2
o_PAL_FAN3_PWM_R;2
o_PAL_FAN_FAIL_LED0_R;2
o_PAL_FAN_FAIL_LED1_R;2
o_PAL_FAN_FAIL_LED2_R;2
o_PAL_FAN_FAIL_LED3_R;2
o_PAL_FAN_NRML_LED0_R;2
o_PAL_FAN_NRML_LED1_R;2
o_PAL_FAN_NRML_LED2_R;2
o_PAL_FAN_NRML_LED3_R;2
o_PAL_P3V3_STBY_RST_R;2
o_PAL_P5V_BD_EN_R;2
o_PAL_P5V_STBY_EN_R;2
o_PAL_P12V_CPU0_VIN_EN_R;2
o_PAL_P12V_CPU1_VIN_EN_R;2
o_PAL_P12V_DISCHARGE_R;2
o_PAL_P12V_FAN0_EN_R;2
o_PAL_P12V_FAN1_EN_R;2
o_PAL_P12V_FAN2_EN_R;2
o_PAL_P12V_FAN3_EN_R;2
o_PAL_P12V_RISER1_VIN_EN_R;2
o_PAL_P12V_RISER2_VIN_EN_R;2
o_PAL_PS1_P12V_ON_R;2
o_PAL_PS2_P12V_ON_R;2
o_PAL_PVCC_HPMOS_CPU_EN_R;2
o_PAL_PWR_LOM_EN_R;2
o_PAL_REAT_BP_EFUSE_EN_R;2
o_PAL_RISER1_PWR_EN_R;2
o_PAL_RISER2_PWR_EN_R;2
o_PAL_RISER2_SWITCH_EN;2
o_PAL_RST_CPU0_VPP_N_R;2
o_PAL_RST_CPU1_VPP_N_R;2
o_PAL_RTC_SELECT_N;2
o_PAL_SYS_EEPROM_BYPASS_N_R;2
o_PAL_TDO;2
o_PAL_UPD_VCC_3V3_EN_R;2
o_PAL_VCC_1V1_EN_R;2
o_PAL_WX1860_NRST_R;2
o_PAL_WX1860_PERST_R;2
o_PWR_88SE9230_P1V0_EN_R;2
o_PWR_88SE9230_P1V8_EN_R;2
i_BMC_I2C9_PAL_M_SCL1_R;1
i_BMC_I2C9_PAL_M_SCL_R;1
i_BMC_JTAGM_NTRST_R;1
i_BMC_RESERVE_0;1
i_BMC_RESERVE_1;1
i_BMC_RESERVE_2;1
i_BMC_RESERVE_3;1
i_BMC_RESERVE_4;1
i_BMC_RESERVE_5;1
i_BMC_RESERVE_6;1
i_BMC_RESERVE_7;1
i_BMC_RESERVE_8;1
i_BMC_RESERVE_9;1
i_BMC_RESERVE_10;1
i_BMC_RESERVE_11;1
i_BMC_RESERVE_12;1
i_BMC_RESERVE_13;1
i_BMC_RESERVE_14;1
i_BMC_RESERVE_15;1
i_BMC_RESERVE_16;1
i_BMC_RESERVE_17;1
i_BMC_RESERVE_18;1
i_BMC_RESERVE_19;1
i_CLK_PAL_IN_25M;1
i_CPLD_M_S_EXCHANGE_S2_R;1
i_CPLD_M_S_SGPIO1_MISO;1
i_CPLD_M_S_SGPIO_MISO;1
i_CPU0_BOARD_TEMP_OVER_R;1
i_CPU0_D0_BIOS_OVER;1
i_CPU0_D0_CRU_RST_OK;1
i_CPU0_D0_DOWN_GPIO8_RST_N;1
i_CPU0_D0_GPIO_PORT0_R;1
i_CPU0_D0_GPIO_PORT1_R;1
i_CPU0_D0_GPIO_PORT2_R;1
i_CPU0_D0_GPIO_PORT3_R;1
i_CPU0_D0_GPIO_PORT4_R;1
i_CPU0_D0_GPIO_PORT5_R;1
i_CPU0_D0_GPIO_PORT6_R;1
i_CPU0_D0_GPIO_PORT7_R;1
i_CPU0_D0_GPIO_PORT9_R;1
i_CPU0_D0_GPIO_PORT10_R;1
i_CPU0_D0_MEMORY_POWER_INT_N;1
i_CPU0_D0_PCIE_RST;1
i_CPU0_D0_PEU_PREST_0_N_R;1
i_CPU0_D0_PEU_PREST_1_N_R;1
i_CPU0_D0_PEU_PREST_2_N_R;1
i_CPU0_D0_PEU_PREST_3_N_R;1
i_CPU0_D0_PWR_CTR0_R;1
i_CPU0_D0_PWR_CTR1_R;1
i_CPU0_D1_CRU_RST_OK;1
i_CPU0_D1_PCIE_RST;1
i_CPU0_D1_PEU_PREST_0_N_R;1
i_CPU0_D1_PEU_PREST_1_N_R;1
i_CPU0_D1_PEU_PREST_2_N_R;1
i_CPU0_D1_PEU_PREST_3_N_R;1
i_CPU0_D1_PWR_CTR0_R;1
i_CPU0_D1_PWR_CTR1_R;1
i_CPU0_D1_SPIO_CS;1
i_CPU0_D1_SPIO_MISO_R;1
i_CPU0_D1_SPIO_SCK;1
i_CPU0_RST_VPP_I2C_N;1
i_CPU0_VR8_CAT_FLT;1
i_CPU0_VR_ALERT_N_R;1
i_CPU1_BOARD_TEMP_OVER_R;1
i_CPU1_D0_BIOS_OVER;1
i_CPU1_D0_CRU_RST_OK;1
i_CPU1_D0_DOWN_GPIO8_RST_N;1
i_CPU1_D0_GPIO_PORT4_R;1
i_CPU1_D0_MEMORY_POWER_INT_N;1
i_CPU1_D0_PCIE_RST;1
i_CPU1_D0_PEU_PREST_0_N_R;1
i_CPU1_D0_PEU_PREST_1_N_R;1
i_CPU1_D0_PEU_PREST_2_N_R;1
i_CPU1_D0_PEU_PREST_3_N_R;1
i_CPU1_D0_PWR_CTR0_R;1
i_CPU1_D0_PWR_CTR1_R;1
i_CPU1_D1_CRU_RST_OK;1
i_CPU1_D1_PCIE_RST;1
i_CPU1_D1_PEU_PREST_0_N_R;1
i_CPU1_D1_PEU_PREST_1_N_R;1
i_CPU1_D1_PEU_PREST_2_N_R;1
i_CPU1_D1_PEU_PREST_3_N_R;1
i_CPU1_D1_PWR_CTR0_R;1
i_CPU1_D1_PWR_CTR1_R;1
i_CPU1_RST_VPP_I2C_N;1
i_CPU1_VR8_CAT_FLT;1
i_CPU1_VR_ALERT_N_R;1
i_CPU01_TIMER_FORCE_START;1
i_FAN0_PRSNT_N;1
i_FAN1_PRSNT_N;1
i_FAN2_PRSNT_N;1
i_FAN3_PRSNT_N;1
i_FAN_TACH_0_D;1
i_FAN_TACH_1_D;1
i_FAN_TACH_2_D;1
i_FAN_TACH_3_D;1
i_FAN_TACH_4_D;1
i_FAN_TACH_5_D;1
i_FAN_TACH_6_D;1
i_FAN_TACH_7_D;1
i_FRONT_PAL_INTRUDER;1
i_INTRUDER_CABLE_INST_N;1
i_MNG_GPIO_0_PCIE_R;1
i_P1V8_STBY_CPLD_PG;1
i_PAL_88SE9230_WAKE_N;1
i_PAL_BMCUID_BUTTON_R;1
i_PAL_BMC_CARD_PRSNT_N;1
i_PAL_BMC_INT_N;1
i_PAL_BP1_AUX_PG;1
i_PAL_BP1_CPU_1P2P;1
i_PAL_BP1_PRSNT_N;1
i_PAL_BP2_AUX_PG;1
i_PAL_BP2_CPU_1P2P;1
i_PAL_BP2_PRSNT_N;1
i_PAL_CPU0_D0_VPH_1V8_PG;1
i_PAL_CPU0_D0_VP_0V9_PG;1
i_PAL_CPU0_D1_VPH_1V8_PG;1
i_PAL_CPU0_D1_VP_0V9_PG;1
i_PAL_CPU0_DDR_VDD_PG;1
i_PAL_CPU0_DIMM_PWRGD_F;1
i_PAL_CPU0_P1V8_PG;1
i_PAL_CPU0_PLL_P1V8_PG;1
i_PAL_CPU0_TMP_ALERT_N;1
i_PAL_CPU0_VDDQ_P1V1_PG;1
i_PAL_CPU0_VDD_VCORE_P0V8_PG;1
i_PAL_CPU0_VR_PMALT_R;1
i_PAL_CPU1_D0_VPH_1V8_PG;1
i_PAL_CPU1_D0_VP_0V9_PG;1
i_PAL_CPU1_D1_VPH_1V8_PG;1
i_PAL_CPU1_D1_VP_0V9_PG;1
i_PAL_CPU1_DDR_VDD_PG;1
i_PAL_CPU1_DIMM_PWRGD_F;1
i_PAL_CPU1_P1V8_PG;1
i_PAL_CPU1_PLL_P1V8_PG;1
i_PAL_CPU1_TMP_ALERT_N;1
i_PAL_CPU1_VDDQ_P1V1_PG;1
i_PAL_CPU1_VDD_VCORE_P0V8_PG;1
i_PAL_CPU1_VR_PMALT_R;1
i_PAL_DB_GPIO0_R;1
i_PAL_DB_GPIO1_R;1
i_PAL_DB_GPIO2_R;1
i_PAL_DB_GPIO3_R;1
i_PAL_DB_GPIO4_R;1
i_PAL_DB_GPIO5_R;1
i_PAL_DB_INT_N_R;1
i_PAL_DB_ON_N_R;1
i_PAL_DB_PRSNT_N_R;1
i_PAL_DPLL_GPIO2_R;1
i_PAL_DPLL_GPIO3_R;1
i_PAL_DPLL_GPIO4_R;1
i_PAL_DPLL_GPIO5_R;1
i_PAL_DPLL_RRSNT_R;1
i_PAL_MAIN_PWR_OK;1
i_PAL_M_DONE;1
i_PAL_M_INITN;1
i_PAL_M_JTAGEN;1
i_PAL_M_PROGRAM_N;1
i_PAL_M_SN;1
i_PAL_P3V3_STBY_PGD;1
i_PAL_P5V_STBY_PGD;1
i_PAL_P12V_CPU0_VIN_FLTB;1
i_PAL_P12V_CPU0_VIN_PG;1
i_PAL_P12V_CPU1_VIN_FLTB;1
i_PAL_P12V_CPU1_VIN_PG;1
i_PAL_P12V_FAN0_FLTB;1
i_PAL_P12V_FAN0_PG;1
i_PAL_P12V_FAN1_FLTB;1
i_PAL_P12V_FAN1_PG;1
i_PAL_P12V_FAN2_FLTB;1
i_PAL_P12V_FAN2_PG;1
i_PAL_P12V_FAN3_FLTB;1
i_PAL_P12V_FAN3_PG;1
i_PAL_PGD_88SE9230_P1V8;1
i_PAL_PGD_88SE9230_VDD1V0;1
i_PAL_PGD_P12V_DROOP;1
i_PAL_PGD_P12V_STBY_DROOP;1
i_PAL_PS1_ACFAIL;1
i_PAL_PS1_DCOK;1
i_PAL_PS1_PRSNT;1
i_PAL_PS1_SMB_ALERT_TO_FPGA;1
i_PAL_PS2_ACFAIL;1
i_PAL_PS2_DCOK;1
i_PAL_PS2_PRSNT;1
i_PAL_PS2_SMB_ALERT_TO_FPGA;1
i_PAL_REAT_BP_EFUSE_OC;1
i_PAL_REAT_BP_EFUSE_PG;1
i_PAL_RTC_INTB;1
i_PAL_TCK;1
i_PAL_TDI;1
i_PAL_TMP1_ALERT_N;1
i_PAL_TMP2_ALERT_N;1
i_PAL_TMP3_ALERT_N;1
i_PAL_TMS;1
i_PAL_UPD72020_VCC_ALART;1
i_PAL_USB_UPD1_OCI1B;1
i_PAL_USB_UPD1_OCI2B;1
i_PAL_USB_UPD2_OCI1B;1
i_PAL_USB_UPD2_OCI2B;1
i_PAL_VCC_1V1_PG;1
i_SMB_PEHP_CPU0_3V3_ALERT_N;1
i_SMB_PEHP_CPU1_3V3_ALERT_N;1
i_TPM_MODULE_PRSNT_N;1

Inst
Edge_Detect_u3/r_signal_c/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
Edge_Detect_u3/r_signal_d/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
GND_0;gopGND
Pin
Z;2

Inst
GND_1;gopGND
Pin
Z;2

Inst
GND_2;gopGND
Pin
Z;2

Inst
GND_3;gopGND
Pin
Z;2

Inst
GND_4;gopGND
Pin
Z;2

Inst
GND_5;gopGND
Pin
Z;2

Inst
GND_6;gopGND
Pin
Z;2

Inst
GND_7;gopGND
Pin
Z;2

Inst
GND_8;gopGND
Pin
Z;2

Inst
GND_9;gopGND
Pin
Z;2

Inst
GND_10;gopGND
Pin
Z;2

Inst
GND_11;gopGND
Pin
Z;2

Inst
GND_12;gopGND
Pin
Z;2

Inst
GND_13;gopGND
Pin
Z;2

Inst
GND_14;gopGND
Pin
Z;2

Inst
GND_15;gopGND
Pin
Z;2

Inst
GND_16;gopGND
Pin
Z;2

Inst
GND_17;gopGND
Pin
Z;2

Inst
GND_18;gopGND
Pin
Z;2

Inst
GND_19;gopGND
Pin
Z;2

Inst
GND_20;gopGND
Pin
Z;2

Inst
GND_21;gopGND
Pin
Z;2

Inst
GND_22;gopGND
Pin
Z;2

Inst
GND_23;gopGND
Pin
Z;2

Inst
GND_24;gopGND
Pin
Z;2

Inst
GND_25;gopGND
Pin
Z;2

Inst
GND_26;gopGND
Pin
Z;2

Inst
GND_27;gopGND
Pin
Z;2

Inst
GND_28;gopGND
Pin
Z;2

Inst
GND_29;gopGND
Pin
Z;2

Inst
GND_30;gopGND
Pin
Z;2

Inst
GND_31;gopGND
Pin
Z;2

Inst
GND_32;gopGND
Pin
Z;2

Inst
GND_33;gopGND
Pin
Z;2

Inst
GND_34;gopGND
Pin
Z;2

Inst
GND_35;gopGND
Pin
Z;2

Inst
GND_36;gopGND
Pin
Z;2

Inst
GND_37;gopGND
Pin
Z;2

Inst
GND_38;gopGND
Pin
Z;2

Inst
GND_39;gopGND
Pin
Z;2

Inst
GND_40;gopGND
Pin
Z;2

Inst
GND_41;gopGND
Pin
Z;2

Inst
GND_42;gopGND
Pin
Z;2

Inst
GND_43;gopGND
Pin
Z;2

Inst
GND_44;gopGND
Pin
Z;2

Inst
GND_45;gopGND
Pin
Z;2

Inst
GND_46;gopGND
Pin
Z;2

Inst
GND_47;gopGND
Pin
Z;2

Inst
GND_48;gopGND
Pin
Z;2

Inst
GND_49;gopGND
Pin
Z;2

Inst
GND_50;gopGND
Pin
Z;2

Inst
GND_51;gopGND
Pin
Z;2

Inst
GND_52;gopGND
Pin
Z;2

Inst
GND_53;gopGND
Pin
Z;2

Inst
GND_54;gopGND
Pin
Z;2

Inst
GND_55;gopGND
Pin
Z;2

Inst
GND_56;gopGND
Pin
Z;2

Inst
GND_57;gopGND
Pin
Z;2

Inst
GND_58;gopGND
Pin
Z;2

Inst
GND_59;gopGND
Pin
Z;2

Inst
GND_60;gopGND
Pin
Z;2

Inst
GND_61;gopGND
Pin
Z;2

Inst
GND_62;gopGND
Pin
Z;2

Inst
GND_63;gopGND
Pin
Z;2

Inst
GND_64;gopGND
Pin
Z;2

Inst
GND_65;gopGND
Pin
Z;2

Inst
GND_66;gopGND
Pin
Z;2

Inst
GND_67;gopGND
Pin
Z;2

Inst
GND_68;gopGND
Pin
Z;2

Inst
GND_69;gopGND
Pin
Z;2

Inst
GND_70;gopGND
Pin
Z;2

Inst
GND_71;gopGND
Pin
Z;2

Inst
GND_72;gopGND
Pin
Z;2

Inst
GND_73;gopGND
Pin
Z;2

Inst
GND_74;gopGND
Pin
Z;2

Inst
GND_75;gopGND
Pin
Z;2

Inst
GND_76;gopGND
Pin
Z;2

Inst
GND_77;gopGND
Pin
Z;2

Inst
GND_78;gopGND
Pin
Z;2

Inst
GND_79;gopGND
Pin
Z;2

Inst
GND_80;gopGND
Pin
Z;2

Inst
GND_81;gopGND
Pin
Z;2

Inst
GND_82;gopGND
Pin
Z;2

Inst
GND_83;gopGND
Pin
Z;2

Inst
GND_84;gopGND
Pin
Z;2

Inst
GND_85;gopGND
Pin
Z;2

Inst
GND_86;gopGND
Pin
Z;2

Inst
GND_87;gopGND
Pin
Z;2

Inst
GND_88;gopGND
Pin
Z;2

Inst
GND_89;gopGND
Pin
Z;2

Inst
GND_90;gopGND
Pin
Z;2

Inst
GND_91;gopGND
Pin
Z;2

Inst
GND_92;gopGND
Pin
Z;2

Inst
GND_93;gopGND
Pin
Z;2

Inst
GND_94;gopGND
Pin
Z;2

Inst
GND_95;gopGND
Pin
Z;2

Inst
GND_96;gopGND
Pin
Z;2

Inst
GND_97;gopGND
Pin
Z;2

Inst
GND_98;gopGND
Pin
Z;2

Inst
GND_99;gopGND
Pin
Z;2

Inst
GND_100;gopGND
Pin
Z;2

Inst
GND_101;gopGND
Pin
Z;2

Inst
GND_102;gopGND
Pin
Z;2

Inst
GND_103;gopGND
Pin
Z;2

Inst
GND_104;gopGND
Pin
Z;2

Inst
GND_105;gopGND
Pin
Z;2

Inst
GND_106;gopGND
Pin
Z;2

Inst
GND_107;gopGND
Pin
Z;2

Inst
GND_108;gopGND
Pin
Z;2

Inst
GND_109;gopGND
Pin
Z;2

Inst
GND_110;gopGND
Pin
Z;2

Inst
GND_111;gopGND
Pin
Z;2

Inst
GND_112;gopGND
Pin
Z;2

Inst
GND_113;gopGND
Pin
Z;2

Inst
GND_114;gopGND
Pin
Z;2

Inst
GND_115;gopGND
Pin
Z;2

Inst
GND_116;gopGND
Pin
Z;2

Inst
GND_117;gopGND
Pin
Z;2

Inst
GND_118;gopGND
Pin
Z;2

Inst
GND_119;gopGND
Pin
Z;2

Inst
GND_120;gopGND
Pin
Z;2

Inst
GND_121;gopGND
Pin
Z;2

Inst
GND_122;gopGND
Pin
Z;2

Inst
GND_123;gopGND
Pin
Z;2

Inst
GND_124;gopGND
Pin
Z;2

Inst
GND_125;gopGND
Pin
Z;2

Inst
GND_126;gopGND
Pin
Z;2

Inst
GND_127;gopGND
Pin
Z;2

Inst
GND_128;gopGND
Pin
Z;2

Inst
GND_129;gopGND
Pin
Z;2

Inst
GND_130;gopGND
Pin
Z;2

Inst
GND_131;gopGND
Pin
Z;2

Inst
GND_132;gopGND
Pin
Z;2

Inst
GND_133;gopGND
Pin
Z;2

Inst
GND_134;gopGND
Pin
Z;2

Inst
GND_135;gopGND
Pin
Z;2

Inst
GND_136;gopGND
Pin
Z;2

Inst
GND_137;gopGND
Pin
Z;2

Inst
GND_138;gopGND
Pin
Z;2

Inst
GND_139;gopGND
Pin
Z;2

Inst
GND_140;gopGND
Pin
Z;2

Inst
GND_141;gopGND
Pin
Z;2

Inst
GND_142;gopGND
Pin
Z;2

Inst
GND_143;gopGND
Pin
Z;2

Inst
GND_144;gopGND
Pin
Z;2

Inst
GND_145;gopGND
Pin
Z;2

Inst
GND_146;gopGND
Pin
Z;2

Inst
GND_147;gopGND
Pin
Z;2

Inst
GND_148;gopGND
Pin
Z;2

Inst
GND_149;gopGND
Pin
Z;2

Inst
GND_150;gopGND
Pin
Z;2

Inst
GND_151;gopGND
Pin
Z;2

Inst
GND_152;gopGND
Pin
Z;2

Inst
GND_153;gopGND
Pin
Z;2

Inst
GND_154;gopGND
Pin
Z;2

Inst
GND_155;gopGND
Pin
Z;2

Inst
GND_156;gopGND
Pin
Z;2

Inst
GND_157;gopGND
Pin
Z;2

Inst
GND_158;gopGND
Pin
Z;2

Inst
GND_159;gopGND
Pin
Z;2

Inst
GND_160;gopGND
Pin
Z;2

Inst
GND_161;gopGND
Pin
Z;2

Inst
GND_162;gopGND
Pin
Z;2

Inst
GND_163;gopGND
Pin
Z;2

Inst
GND_164;gopGND
Pin
Z;2

Inst
GND_165;gopGND
Pin
Z;2

Inst
GND_166;gopGND
Pin
Z;2

Inst
GND_167;gopGND
Pin
Z;2

Inst
GND_168;gopGND
Pin
Z;2

Inst
GND_169;gopGND
Pin
Z;2

Inst
GND_170;gopGND
Pin
Z;2

Inst
GND_171;gopGND
Pin
Z;2

Inst
GND_172;gopGND
Pin
Z;2

Inst
GND_173;gopGND
Pin
Z;2

Inst
GND_174;gopGND
Pin
Z;2

Inst
GND_175;gopGND
Pin
Z;2

Inst
GND_176;gopGND
Pin
Z;2

Inst
GND_177;gopGND
Pin
Z;2

Inst
GND_178;gopGND
Pin
Z;2

Inst
GND_179;gopGND
Pin
Z;2

Inst
GND_180;gopGND
Pin
Z;2

Inst
GND_181;gopGND
Pin
Z;2

Inst
GND_182;gopGND
Pin
Z;2

Inst
GND_183;gopGND
Pin
Z;2

Inst
GND_184;gopGND
Pin
Z;2

Inst
GND_185;gopGND
Pin
Z;2

Inst
GND_186;gopGND
Pin
Z;2

Inst
GND_187;gopGND
Pin
Z;2

Inst
GND_188;gopGND
Pin
Z;2

Inst
GND_189;gopGND
Pin
Z;2

Inst
GND_190;gopGND
Pin
Z;2

Inst
GND_191;gopGND
Pin
Z;2

Inst
GND_192;gopGND
Pin
Z;2

Inst
GND_193;gopGND
Pin
Z;2

Inst
GND_194;gopGND
Pin
Z;2

Inst
GND_195;gopGND
Pin
Z;2

Inst
GND_196;gopGND
Pin
Z;2

Inst
GND_197;gopGND
Pin
Z;2

Inst
GND_198;gopGND
Pin
Z;2

Inst
GND_199;gopGND
Pin
Z;2

Inst
GND_200;gopGND
Pin
Z;2

Inst
GND_201;gopGND
Pin
Z;2

Inst
GND_202;gopGND
Pin
Z;2

Inst
GND_203;gopGND
Pin
Z;2

Inst
GND_204;gopGND
Pin
Z;2

Inst
GND_205;gopGND
Pin
Z;2

Inst
GND_206;gopGND
Pin
Z;2

Inst
GND_207;gopGND
Pin
Z;2

Inst
GND_208;gopGND
Pin
Z;2

Inst
GND_209;gopGND
Pin
Z;2

Inst
GND_210;gopGND
Pin
Z;2

Inst
GND_211;gopGND
Pin
Z;2

Inst
GND_212;gopGND
Pin
Z;2

Inst
GND_213;gopGND
Pin
Z;2

Inst
GND_214;gopGND
Pin
Z;2

Inst
GND_215;gopGND
Pin
Z;2

Inst
GND_216;gopGND
Pin
Z;2

Inst
GND_217;gopGND
Pin
Z;2

Inst
GND_218;gopGND
Pin
Z;2

Inst
GND_219;gopGND
Pin
Z;2

Inst
GND_220;gopGND
Pin
Z;2

Inst
GND_221;gopGND
Pin
Z;2

Inst
GRS_INST/grs_ccs;gopCCS
Pin
CAPTUREDR;2
CLOCKDR1;2
CLOCKDR2;2
FLG_USER1;2
FLG_USER2;2
GOUTEN;2
GRS_N;2
GWEN;2
I2C0_SCL_O;2
I2C0_SDA_O;2
I2C1_SCL_O;2
I2C1_SDA_O;2
IRQ;2
IRQ_CCS;2
IRQ_I2C0;2
IRQ_I2C1;2
IRQ_SPI;2
IRQ_TIMER;2
JRST;2
JRTI;2
PCTLR_BG_OFF;2
PCTLR_POR_OFF;2
PCTLR_STDBY;2
PCTLR_STDBY_FLG;2
PCTLR_STOP;2
PRDATA[0];2
PRDATA[1];2
PRDATA[2];2
PRDATA[3];2
PRDATA[4];2
PRDATA[5];2
PRDATA[6];2
PRDATA[7];2
PREADY;2
RBCRC_ERR;2
RBCRC_SEC_OVER;2
RBCRC_VALID;2
SHIFTDR;2
SPI_MISO_O;2
SPI_MISO_OE_N;2
SPI_MOSI_O;2
SPI_MOSI_OE_N;2
SPI_SCK_O;2
SPI_SCK_OE_N;2
SPI_SS_O_N[0];2
SPI_SS_O_N[1];2
SPI_SS_O_N[2];2
SPI_SS_O_N[3];2
SPI_SS_O_N[4];2
SPI_SS_O_N[5];2
SPI_SS_O_N[6];2
SPI_SS_O_N[7];2
TCK1;2
TDI1;2
TIMER_PWM;2
TMS1;2
UID_DOUT;2
UPDATEDR;2
WAKEUP_OVER_N;2
GOUTEN_I;1
GRS_N_I;1
GWEN_I;1
I2C0_SCL_I;1
I2C0_SDA_I;1
I2C1_SCL_I;1
I2C1_SDA_I;1
OSC_OFF;1
PADDR[0];1
PADDR[1];1
PADDR[2];1
PADDR[3];1
PADDR[4];1
PCLK;1
PCTLR_BG_STABLE;1
PCTLR_CLK;1
PCTLR_CLR_N;1
PCTLR_STDBY_EN_N;1
PCTLR_TIMER_EN_N;1
PENABLE;1
PLL0_PRDATA[0];1
PLL0_PRDATA[1];1
PLL0_PRDATA[2];1
PLL0_PRDATA[3];1
PLL0_PRDATA[4];1
PLL0_PRDATA[5];1
PLL0_PRDATA[6];1
PLL0_PRDATA[7];1
PLL0_PREADY;1
PLL1_PRDATA[0];1
PLL1_PRDATA[1];1
PLL1_PRDATA[2];1
PLL1_PRDATA[3];1
PLL1_PRDATA[4];1
PLL1_PRDATA[5];1
PLL1_PRDATA[6];1
PLL1_PRDATA[7];1
PLL1_PREADY;1
PRESETN;1
PSEL_CCS;1
PSEL_I2C0;1
PSEL_I2C1;1
PSEL_PLL0;1
PSEL_PLL1;1
PSEL_SPI;1
PSEL_TIMER;1
PWDATA[0];1
PWDATA[1];1
PWDATA[2];1
PWDATA[3];1
PWDATA[4];1
PWDATA[5];1
PWDATA[6];1
PWDATA[7];1
PWRITE;1
RBCRC_RST;1
RBCRC_SEC_START;1
RBCRC_START;1
SPI_MISO_I;1
SPI_MOSI_I;1
SPI_SCK_I;1
SPI_SS_I_N;1
TDO_USER1;1
TDO_USER2;1
TIMER_CLK;1
TIMER_RSTN;1
TIMER_STAMP;1
UCLK;1
UID_CLK;1
UID_DIN;1
UID_LOAD;1
UID_SE;1

Inst
N594_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N594_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N716/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N723_mux5_1/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
N723_mux5_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N723_mux5_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N723_mux26_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N723_mux26_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N723_mux26_23/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N725_mux2_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N725_mux11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N725_mux14_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N725_mux22/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N725_mux22_3_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N726_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N726_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N726_14/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N726_17/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N731_mux4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N731_mux7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N731_mux11_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N731_mux22/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N733_mux25/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N734_1_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N760_mux5_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N760_mux27_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N760_mux27_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N760_mux27_14/gateop;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N760_mux27_15/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N760_mux27_17/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N760_mux27_20/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N762_mux2_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N762_mux9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N762_mux13_2_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N762_mux19/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N762_mux22_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N762_mux23/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N762_mux27_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N768_mux4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N768_mux8_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N768_mux13_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N768_mux16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N768_mux20/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N770_mux15/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N770_mux15_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N771_2_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N794/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N801_mux28_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N801_mux28_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N801_mux28_15/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N801_mux28_16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N801_mux28_17/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N801_mux28_20/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N803_mux7_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N803_mux7_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N803_mux8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N803_mux12_1/gateop;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N803_mux16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N803_mux19/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N803_mux24/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N803_mux24_2_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N803_mux28_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N809_mux4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N809_mux7_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N809_mux11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N809_mux15/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N809_mux19/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N812_2_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1075_5/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
N1075_18_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
N1103_1_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1180/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1210_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1210_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1210_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1210_16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1241_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1241_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1241_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1241_16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1241_21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1241_25/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1241_29/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1241_31/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1291_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1293/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1312/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1330/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1334_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1346_mux7_2_2_lutcollapse/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1346_mux7_2_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1346_mux8_lutcollapse/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1346_mux13_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1355_mux3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1355_mux9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1355_mux13_2_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1360_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1499/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1499_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1499_8_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1499_10_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1500_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1500_3_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1506/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1506_3_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1508_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1508_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1512_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1513_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1513_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1523_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1523_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1524_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1525_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1525_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1526/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1529/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1538/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1582[4]_0/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
N1628/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1700_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1703_0_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N1804/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
UID_Function_u0/Edge_Detect_U0/r_signal_a/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
UID_Function_u0/Edge_Detect_U0/r_signal_b/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
UID_Function_u0/Edge_Detect_U2/r_signal_a/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
UID_Function_u0/Edge_Detect_U2/r_signal_b/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
UID_Function_u0/N8_mux3_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
UID_Function_u0/N8_mux7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
UID_Function_u0/N186_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
UID_Function_u0/N186_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
UID_Function_u0/N186_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
UID_Function_u0/N186_1_7/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
UID_Function_u0/N213_mux7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
UID_Function_u0/N216_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
UID_Function_u0/N221_mux7_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
UID_Function_u0/N221_mux8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
UID_Function_u0/N226_2_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
UID_Function_u0/N226_2_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
UID_Function_u0/N226_2_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
UID_Function_u0/N226_2_7/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
UID_Function_u0/N234_mux4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
UID_Function_u0/N257_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
UID_Function_u0/N257_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
UID_Function_u0/N265_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
UID_Function_u0/N433_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
UID_Function_u0/N443/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
UID_Function_u0/N451_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
UID_Function_u0/N451_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
UID_Function_u0/lowpass_filter_U0/r_data[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
UID_Function_u0/lowpass_filter_U0/r_data[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
UID_Function_u0/lowpass_filter_U0/r_data[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
UID_Function_u0/lowpass_filter_U0/r_data[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
UID_Function_u0/lowpass_filter_U0/r_data_out/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
UID_Function_u0/r_BMC_EXTRST_CPLD_OUT_N/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
UID_Function_u0/r_cnt_100ms[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
UID_Function_u0/r_cnt_100ms[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
UID_Function_u0/r_cnt_100ms[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
UID_Function_u0/r_cnt_100ms[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
UID_Function_u0/r_cnt_100ms[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
UID_Function_u0/r_cnt_100ms[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
UID_Function_u0/r_cnt_100ms[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
UID_Function_u0/r_cnt_100ms[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
UID_Function_u0/r_cnt_time[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
UID_Function_u0/r_cnt_time[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
UID_Function_u0/r_cnt_time[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
UID_Function_u0/r_cnt_time[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
UID_Function_u0/r_cnt_time[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
UID_Function_u0/r_cnt_time[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
UID_Function_u0/r_cnt_time[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
UID_Function_u0/r_cnt_time[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
UID_Function_u0/r_cnt_time[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
UID_Function_u0/r_uid_button[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
UID_Function_u0/r_uid_button[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
UID_Function_u0/r_uid_long_flag/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
VCC_0;gopVCC
Pin
Z;2

Inst
VCC_1;gopVCC
Pin
Z;2

Inst
VCC_2;gopVCC
Pin
Z;2

Inst
VCC_3;gopVCC
Pin
Z;2

Inst
VCC_4;gopVCC
Pin
Z;2

Inst
VCC_5;gopVCC
Pin
Z;2

Inst
VCC_6;gopVCC
Pin
Z;2

Inst
VCC_7;gopVCC
Pin
Z;2

Inst
VCC_8;gopVCC
Pin
Z;2

Inst
VCC_9;gopVCC
Pin
Z;2

Inst
VCC_10;gopVCC
Pin
Z;2

Inst
VCC_11;gopVCC
Pin
Z;2

Inst
VCC_12;gopVCC
Pin
Z;2

Inst
VCC_13;gopVCC
Pin
Z;2

Inst
VCC_14;gopVCC
Pin
Z;2

Inst
VCC_15;gopVCC
Pin
Z;2

Inst
VCC_16;gopVCC
Pin
Z;2

Inst
VCC_17;gopVCC
Pin
Z;2

Inst
VCC_18;gopVCC
Pin
Z;2

Inst
VCC_19;gopVCC
Pin
Z;2

Inst
VCC_20;gopVCC
Pin
Z;2

Inst
VCC_21;gopVCC
Pin
Z;2

Inst
VCC_22;gopVCC
Pin
Z;2

Inst
VCC_23;gopVCC
Pin
Z;2

Inst
VCC_24;gopVCC
Pin
Z;2

Inst
VCC_25;gopVCC
Pin
Z;2

Inst
VCC_26;gopVCC
Pin
Z;2

Inst
VCC_27;gopVCC
Pin
Z;2

Inst
VCC_28;gopVCC
Pin
Z;2

Inst
VCC_29;gopVCC
Pin
Z;2

Inst
VCC_30;gopVCC
Pin
Z;2

Inst
VCC_31;gopVCC
Pin
Z;2

Inst
VCC_32;gopVCC
Pin
Z;2

Inst
VCC_33;gopVCC
Pin
Z;2

Inst
VCC_34;gopVCC
Pin
Z;2

Inst
VCC_35;gopVCC
Pin
Z;2

Inst
VCC_36;gopVCC
Pin
Z;2

Inst
VCC_37;gopVCC
Pin
Z;2

Inst
VCC_38;gopVCC
Pin
Z;2

Inst
VCC_39;gopVCC
Pin
Z;2

Inst
VCC_40;gopVCC
Pin
Z;2

Inst
VCC_41;gopVCC
Pin
Z;2

Inst
VCC_42;gopVCC
Pin
Z;2

Inst
VCC_43;gopVCC
Pin
Z;2

Inst
VCC_44;gopVCC
Pin
Z;2

Inst
VCC_45;gopVCC
Pin
Z;2

Inst
VCC_46;gopVCC
Pin
Z;2

Inst
VCC_47;gopVCC
Pin
Z;2

Inst
VCC_48;gopVCC
Pin
Z;2

Inst
VCC_49;gopVCC
Pin
Z;2

Inst
VCC_50;gopVCC
Pin
Z;2

Inst
VCC_51;gopVCC
Pin
Z;2

Inst
VCC_52;gopVCC
Pin
Z;2

Inst
VCC_53;gopVCC
Pin
Z;2

Inst
VCC_54;gopVCC
Pin
Z;2

Inst
VCC_55;gopVCC
Pin
Z;2

Inst
VCC_56;gopVCC
Pin
Z;2

Inst
VCC_57;gopVCC
Pin
Z;2

Inst
VCC_58;gopVCC
Pin
Z;2

Inst
VCC_59;gopVCC
Pin
Z;2

Inst
VCC_60;gopVCC
Pin
Z;2

Inst
VCC_61;gopVCC
Pin
Z;2

Inst
VCC_62;gopVCC
Pin
Z;2

Inst
VCC_63;gopVCC
Pin
Z;2

Inst
VCC_64;gopVCC
Pin
Z;2

Inst
VCC_65;gopVCC
Pin
Z;2

Inst
VCC_66;gopVCC
Pin
Z;2

Inst
VCC_67;gopVCC
Pin
Z;2

Inst
VCC_68;gopVCC
Pin
Z;2

Inst
VCC_69;gopVCC
Pin
Z;2

Inst
VCC_70;gopVCC
Pin
Z;2

Inst
VCC_71;gopVCC
Pin
Z;2

Inst
VCC_72;gopVCC
Pin
Z;2

Inst
VCC_73;gopVCC
Pin
Z;2

Inst
VCC_74;gopVCC
Pin
Z;2

Inst
VCC_75;gopVCC
Pin
Z;2

Inst
VCC_76;gopVCC
Pin
Z;2

Inst
VCC_77;gopVCC
Pin
Z;2

Inst
VCC_78;gopVCC
Pin
Z;2

Inst
VCC_79;gopVCC
Pin
Z;2

Inst
VCC_80;gopVCC
Pin
Z;2

Inst
VCC_81;gopVCC
Pin
Z;2

Inst
VCC_82;gopVCC
Pin
Z;2

Inst
VCC_83;gopVCC
Pin
Z;2

Inst
VCC_84;gopVCC
Pin
Z;2

Inst
VCC_85;gopVCC
Pin
Z;2

Inst
VCC_86;gopVCC
Pin
Z;2

Inst
VCC_87;gopVCC
Pin
Z;2

Inst
VCC_88;gopVCC
Pin
Z;2

Inst
VCC_89;gopVCC
Pin
Z;2

Inst
VCC_90;gopVCC
Pin
Z;2

Inst
VCC_91;gopVCC
Pin
Z;2

Inst
VCC_92;gopVCC
Pin
Z;2

Inst
VCC_93;gopVCC
Pin
Z;2

Inst
VCC_94;gopVCC
Pin
Z;2

Inst
VCC_95;gopVCC
Pin
Z;2

Inst
VCC_96;gopVCC
Pin
Z;2

Inst
VCC_97;gopVCC
Pin
Z;2

Inst
VCC_98;gopVCC
Pin
Z;2

Inst
VCC_99;gopVCC
Pin
Z;2

Inst
VCC_100;gopVCC
Pin
Z;2

Inst
VCC_101;gopVCC
Pin
Z;2

Inst
VCC_102;gopVCC
Pin
Z;2

Inst
VCC_103;gopVCC
Pin
Z;2

Inst
VCC_104;gopVCC
Pin
Z;2

Inst
VCC_105;gopVCC
Pin
Z;2

Inst
VCC_106;gopVCC
Pin
Z;2

Inst
VCC_107;gopVCC
Pin
Z;2

Inst
VCC_108;gopVCC
Pin
Z;2

Inst
VCC_109;gopVCC
Pin
Z;2

Inst
VCC_110;gopVCC
Pin
Z;2

Inst
VCC_111;gopVCC
Pin
Z;2

Inst
VCC_112;gopVCC
Pin
Z;2

Inst
VCC_113;gopVCC
Pin
Z;2

Inst
VCC_114;gopVCC
Pin
Z;2

Inst
VCC_115;gopVCC
Pin
Z;2

Inst
VCC_116;gopVCC
Pin
Z;2

Inst
VCC_117;gopVCC
Pin
Z;2

Inst
VCC_118;gopVCC
Pin
Z;2

Inst
VCC_119;gopVCC
Pin
Z;2

Inst
VCC_120;gopVCC
Pin
Z;2

Inst
VCC_121;gopVCC
Pin
Z;2

Inst
VCC_122;gopVCC
Pin
Z;2

Inst
VCC_123;gopVCC
Pin
Z;2

Inst
VCC_124;gopVCC
Pin
Z;2

Inst
VCC_125;gopVCC
Pin
Z;2

Inst
VCC_126;gopVCC
Pin
Z;2

Inst
VCC_127;gopVCC
Pin
Z;2

Inst
VCC_128;gopVCC
Pin
Z;2

Inst
VCC_129;gopVCC
Pin
Z;2

Inst
VCC_130;gopVCC
Pin
Z;2

Inst
VCC_131;gopVCC
Pin
Z;2

Inst
VCC_132;gopVCC
Pin
Z;2

Inst
VCC_133;gopVCC
Pin
Z;2

Inst
VCC_134;gopVCC
Pin
Z;2

Inst
VCC_135;gopVCC
Pin
Z;2

Inst
VCC_136;gopVCC
Pin
Z;2

Inst
VCC_137;gopVCC
Pin
Z;2

Inst
VCC_138;gopVCC
Pin
Z;2

Inst
VCC_139;gopVCC
Pin
Z;2

Inst
VCC_140;gopVCC
Pin
Z;2

Inst
VCC_141;gopVCC
Pin
Z;2

Inst
VCC_142;gopVCC
Pin
Z;2

Inst
VCC_143;gopVCC
Pin
Z;2

Inst
VCC_144;gopVCC
Pin
Z;2

Inst
VCC_145;gopVCC
Pin
Z;2

Inst
VCC_146;gopVCC
Pin
Z;2

Inst
VCC_147;gopVCC
Pin
Z;2

Inst
VCC_148;gopVCC
Pin
Z;2

Inst
VCC_149;gopVCC
Pin
Z;2

Inst
VCC_150;gopVCC
Pin
Z;2

Inst
VCC_151;gopVCC
Pin
Z;2

Inst
VCC_152;gopVCC
Pin
Z;2

Inst
VCC_153;gopVCC
Pin
Z;2

Inst
VCC_154;gopVCC
Pin
Z;2

Inst
VCC_155;gopVCC
Pin
Z;2

Inst
VCC_156;gopVCC
Pin
Z;2

Inst
VCC_157;gopVCC
Pin
Z;2

Inst
VCC_158;gopVCC
Pin
Z;2

Inst
VCC_159;gopVCC
Pin
Z;2

Inst
VCC_160;gopVCC
Pin
Z;2

Inst
VCC_161;gopVCC
Pin
Z;2

Inst
VCC_162;gopVCC
Pin
Z;2

Inst
VCC_163;gopVCC
Pin
Z;2

Inst
VCC_164;gopVCC
Pin
Z;2

Inst
VCC_165;gopVCC
Pin
Z;2

Inst
VCC_166;gopVCC
Pin
Z;2

Inst
VCC_167;gopVCC
Pin
Z;2

Inst
VCC_168;gopVCC
Pin
Z;2

Inst
VCC_169;gopVCC
Pin
Z;2

Inst
VCC_170;gopVCC
Pin
Z;2

Inst
VCC_171;gopVCC
Pin
Z;2

Inst
VCC_172;gopVCC
Pin
Z;2

Inst
VCC_173;gopVCC
Pin
Z;2

Inst
VCC_174;gopVCC
Pin
Z;2

Inst
VCC_175;gopVCC
Pin
Z;2

Inst
VCC_176;gopVCC
Pin
Z;2

Inst
VCC_177;gopVCC
Pin
Z;2

Inst
VCC_178;gopVCC
Pin
Z;2

Inst
VCC_179;gopVCC
Pin
Z;2

Inst
VCC_180;gopVCC
Pin
Z;2

Inst
VCC_181;gopVCC
Pin
Z;2

Inst
VCC_182;gopVCC
Pin
Z;2

Inst
VCC_183;gopVCC
Pin
Z;2

Inst
VCC_184;gopVCC
Pin
Z;2

Inst
VCC_185;gopVCC
Pin
Z;2

Inst
VCC_186;gopVCC
Pin
Z;2

Inst
VCC_187;gopVCC
Pin
Z;2

Inst
VCC_188;gopVCC
Pin
Z;2

Inst
VCC_189;gopVCC
Pin
Z;2

Inst
VCC_190;gopVCC
Pin
Z;2

Inst
VCC_191;gopVCC
Pin
Z;2

Inst
VCC_192;gopVCC
Pin
Z;2

Inst
VCC_193;gopVCC
Pin
Z;2

Inst
VCC_194;gopVCC
Pin
Z;2

Inst
VCC_195;gopVCC
Pin
Z;2

Inst
VCC_196;gopVCC
Pin
Z;2

Inst
VCC_197;gopVCC
Pin
Z;2

Inst
VCC_198;gopVCC
Pin
Z;2

Inst
VCC_199;gopVCC
Pin
Z;2

Inst
VCC_200;gopVCC
Pin
Z;2

Inst
VCC_201;gopVCC
Pin
Z;2

Inst
VCC_202;gopVCC
Pin
Z;2

Inst
VCC_203;gopVCC
Pin
Z;2

Inst
VCC_204;gopVCC
Pin
Z;2

Inst
VCC_205;gopVCC
Pin
Z;2

Inst
VCC_206;gopVCC
Pin
Z;2

Inst
VCC_207;gopVCC
Pin
Z;2

Inst
VCC_208;gopVCC
Pin
Z;2

Inst
VCC_209;gopVCC
Pin
Z;2

Inst
VCC_210;gopVCC
Pin
Z;2

Inst
VCC_211;gopVCC
Pin
Z;2

Inst
VCC_212;gopVCC
Pin
Z;2

Inst
VCC_213;gopVCC
Pin
Z;2

Inst
VCC_214;gopVCC
Pin
Z;2

Inst
VCC_215;gopVCC
Pin
Z;2

Inst
VCC_216;gopVCC
Pin
Z;2

Inst
VCC_217;gopVCC
Pin
Z;2

Inst
VCC_218;gopVCC
Pin
Z;2

Inst
VCC_219;gopVCC
Pin
Z;2

Inst
VCC_220;gopVCC
Pin
Z;2

Inst
VCC_221;gopVCC
Pin
Z;2

Inst
bmc_cpld_i2c_ram_u0.i2c_slave_bmc_u0.i2c_slave_basic0_u0.io_sda_tri/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
bmc_cpld_i2c_ram_u0.i2c_slave_bmc_u0.i2c_slave_basic0_u0.io_sda_tri/opit_1;gopIOBUFIOL
Pin
DIN_ISERDES;2
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
OUT;2
T;2
TQ_CAS_OUT;2
CE_TSREG;1
CLK;1
DIN_MIPI;1
DQ_DLY_IN;1
I;1
IN;1
IN_HS;1
MI;1
SR;1
TD1;1
TS;1

Inst
bmc_cpld_i2c_ram_u0/N459_9[4]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_9[6]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_9[7]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_10[0]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
bmc_cpld_i2c_ram_u0/N459_10[1]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
bmc_cpld_i2c_ram_u0/N459_10[2]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
bmc_cpld_i2c_ram_u0/N459_10[3]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
bmc_cpld_i2c_ram_u0/N459_10[4]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_10[5]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
bmc_cpld_i2c_ram_u0/N459_10[6]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_10[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_17[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_18[2]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_18[3]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_18[4]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_21[0]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_21[1]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_21[6]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_21[7]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_28[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_29[0]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_29[1]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_29[2]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_29[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_29[4]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_32[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_34[0]_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_34[1]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_34[2]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_34[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_34[6]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_34[7]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_35[5]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
bmc_cpld_i2c_ram_u0/N459_44[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_44[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_46[0]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
bmc_cpld_i2c_ram_u0/N459_46[1]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
bmc_cpld_i2c_ram_u0/N459_46[2]_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
bmc_cpld_i2c_ram_u0/N459_46[3]_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
bmc_cpld_i2c_ram_u0/N459_46[4]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_46[5]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_46[6]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_46[7]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_58[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_58[4]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_58[6]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_58[7]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_61[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_61[4]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_61[6]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_61[7]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_62[0]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
bmc_cpld_i2c_ram_u0/N459_62[1]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
bmc_cpld_i2c_ram_u0/N459_62[2]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
bmc_cpld_i2c_ram_u0/N459_62[5]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
bmc_cpld_i2c_ram_u0/N459_64[5]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_69[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_69[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_69[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_69[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_69[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_69[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_69[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_71[5]_1/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_76[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_76[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_76[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_76[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_76[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_85[0]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
bmc_cpld_i2c_ram_u0/N459_85[1]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
bmc_cpld_i2c_ram_u0/N459_85[2]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
bmc_cpld_i2c_ram_u0/N459_85[3]_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
bmc_cpld_i2c_ram_u0/N459_85[4]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
bmc_cpld_i2c_ram_u0/N459_85[5]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_85[6]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
bmc_cpld_i2c_ram_u0/N459_85[7]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
bmc_cpld_i2c_ram_u0/N459_92[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_92[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_98[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_98[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_99[0]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
bmc_cpld_i2c_ram_u0/N459_99[1]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
bmc_cpld_i2c_ram_u0/N459_99[2]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_99[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_99[4]_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
bmc_cpld_i2c_ram_u0/N459_99[5]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_99[6]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_99[7]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_101[6]_10_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_101[6]_10_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_101[6]_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_101[6]_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_101[6]_14/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_101[6]_15/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_101[6]_17/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_101[6]_19/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_101[6]_22/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_101[6]_24_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_101[6]_25/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_101[6]_27/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_101[6]_28/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_101[6]_30_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_101[6]_33/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_101[6]_35/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_101[6]_52_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_101[6]_52_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_101[6]_52_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_101[6]_52_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_101[6]_59/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_101[6]_60_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_101[6]_61_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_101[6]_65_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_101[6]_67/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_112[2]_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
bmc_cpld_i2c_ram_u0/N459_112[3]_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
bmc_cpld_i2c_ram_u0/N459_112[4]_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
bmc_cpld_i2c_ram_u0/N459_112[5]_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
bmc_cpld_i2c_ram_u0/N459_112[6]_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
bmc_cpld_i2c_ram_u0/N459_112[7]_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
bmc_cpld_i2c_ram_u0/N459_118[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_118[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_119[2]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_119[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_119[4]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_119[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_119[6]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_119[7]_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_120[0]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
bmc_cpld_i2c_ram_u0/N459_120[1]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
bmc_cpld_i2c_ram_u0/N459_121[0]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_121[1]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_122[5]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/N459_124[0]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
bmc_cpld_i2c_ram_u0/N459_124[1]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
bmc_cpld_i2c_ram_u0/N459_124[2]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
bmc_cpld_i2c_ram_u0/N459_124[3]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
bmc_cpld_i2c_ram_u0/N459_124[4]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
bmc_cpld_i2c_ram_u0/N459_124[5]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
bmc_cpld_i2c_ram_u0/N459_124[6]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
bmc_cpld_i2c_ram_u0/N459_124[7]_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
bmc_cpld_i2c_ram_u0/N459_138_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_139/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_143/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N459_152_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N467_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N476/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N494/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N503/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N512/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N521/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N530/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N543/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N552/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N561/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N579_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N588/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N597/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N606/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N615_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N624/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N633/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N642/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N651/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N660/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N669/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N678/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N687/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N696/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N705/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N714/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N723/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N732_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N1410_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N1424_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N1430/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N1436_1_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N1452_2_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N1452_2_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/N1461/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/fan_wdt_cnt[0]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/fan_wdt_cnt[1]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/fan_wdt_cnt[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/fan_wdt_cnt[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/fan_wdt_en/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/fan_wdt_feed_r[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/fan_wdt_feed_r[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/fan_wdt_feed_r[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/fan_wdt_timeout/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/fan_wdt_timeout_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/fan_wdt_timeout_cnt[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/fan_wdt_timeout_cnt[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/fan_wdt_timeout_cnt[5]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/fan_wdt_timeout_r[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/fan_wdt_timeout_r[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N0_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N7_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N30/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N48_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N59_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N59_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N59_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N59_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N59_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N59_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N59_13/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N59_15/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N116/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N119_4[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N119_4[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N119_4[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N119_4[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N119_4[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N119_4[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N119_4[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N119_4[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N119_4[8]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N119_4[9]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N119_4[10]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N119_4[11]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N119_4[12]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N119_4[13]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N119_4[14]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N119_4[15]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N119_5_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N119_5_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N119_5_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N119_5_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N119_5_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N119_5_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N119_5_12/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N119_5_14/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N119_5_16/gateop_perm;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N134_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N134_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N134_7_lutcollapse/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N134_16_lutcollapse/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N0_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N263_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N293_2_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N304_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N305/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N310_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N311/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N323/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N468_1_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N471/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N471_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N500_2_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N500_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N500_5_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N500_8_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N500_10_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N500_13_3/gateop;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N500_13_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N503_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N551_5/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N551_10_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N591_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N685_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N719/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N1132/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_data_out[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_data_out[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_data_out[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_data_out[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_data_out[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_data_out[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_data_out[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_data_out[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_data_vld/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_1ms_clk_0/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_1ms_clk_1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_RW/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg[12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg[13]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg[14]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg[15]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg[16]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg[17]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg[18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg[19]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2c_address[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2c_address[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2c_address[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2c_address[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2c_address[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2c_address[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2c_address[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_data_in[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_data_in[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_data_in[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_data_in[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_data_in[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_data_in[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_data_in[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_data_in[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_data_in_lock/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_glitchlessSignal_scl_q/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_glitchlessSignal_sda_q/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly[13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly[14]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly[15]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sampledData_scl_q_ce/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sampledData_scl_q_ce_1/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sampledData_scl_q_ce_2/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sampledData_scl_q_cp/opit_0;gopLATCH
Pin
Q;2
ASC;1
D;1
EN;1
G;1
L0;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sampledData_scl_q_sel/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sampledData_sda_q_ce/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sampledData_sda_q_ce_1/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sampledData_sda_q_ce_2/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sampledData_sda_q_cp/opit_0;gopLATCH
Pin
Q;2
ASC;1
D;1
EN;1
G;1
L0;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sampledData_sda_q_sel/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_scl_0/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sda_0/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sda_1/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sda_data/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sda_en_inv_1/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_start/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_stop/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_timeout_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_timeout_cnt[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_timeout_cnt[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_timeout_cnt[5]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_timeout_rst_n/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_addr_hit/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_data_vld1/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_data_vld2/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command[4]/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command[13]/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command[14]/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command[15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command_temp[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command_temp[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command_temp[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command_temp[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command_temp[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command_temp[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command_temp[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command_temp[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command_temp[8]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command_temp[9]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command_temp[10]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command_temp[11]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command_temp[12]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command_temp[13]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command_temp[14]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command_temp[15]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_data_in[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_data_in[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_data_in[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_data_in[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_data_in[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_data_in[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_data_in[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_data_in[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_read_byte_cnt[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_read_byte_cnt[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_read_byte_cnt[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_read_byte_cnt[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_read_byte_cnt[8]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_read_byte_cnt[10]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_read_byte_cnt[12]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_read_byte_cnt[14]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_read_byte_cnt[15]/opit_0_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_write_byte_cnt[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_write_byte_cnt[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_write_byte_cnt[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_write_byte_cnt[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_write_byte_cnt[8]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_write_byte_cnt[10]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_write_byte_cnt[12]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_write_byte_cnt[14]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_write_byte_cnt[15]/opit_0_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_command[0]/opit_0;gopLATCH
Pin
Q;2
ASC;1
D;1
EN;1
G;1
L0;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_command[1]/opit_0;gopLATCH
Pin
Q;2
ASC;1
D;1
EN;1
G;1
L0;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_command[2]/opit_0;gopLATCH
Pin
Q;2
ASC;1
D;1
EN;1
G;1
L0;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_command[3]/opit_0;gopLATCH
Pin
Q;2
ASC;1
D;1
EN;1
G;1
L0;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_command[4]/opit_0;gopLATCH
Pin
Q;2
ASC;1
D;1
EN;1
G;1
L0;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_command[5]/opit_0;gopLATCH
Pin
Q;2
ASC;1
D;1
EN;1
G;1
L0;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_command[6]/opit_0;gopLATCH
Pin
Q;2
ASC;1
D;1
EN;1
G;1
L0;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_command[7]/opit_0;gopLATCH
Pin
Q;2
ASC;1
D;1
EN;1
G;1
L0;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_command[8]/opit_0;gopLATCH
Pin
Q;2
ASC;1
D;1
EN;1
G;1
L0;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_command[9]/opit_0;gopLATCH
Pin
Q;2
ASC;1
D;1
EN;1
G;1
L0;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_command[10]/opit_0;gopLATCH
Pin
Q;2
ASC;1
D;1
EN;1
G;1
L0;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_command[11]/opit_0;gopLATCH
Pin
Q;2
ASC;1
D;1
EN;1
G;1
L0;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_command[12]/opit_0;gopLATCH
Pin
Q;2
ASC;1
D;1
EN;1
G;1
L0;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_command[13]/opit_0;gopLATCH
Pin
Q;2
ASC;1
D;1
EN;1
G;1
L0;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_command[14]/opit_0;gopLATCH
Pin
Q;2
ASC;1
D;1
EN;1
G;1
L0;1

Inst
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_command[15]/opit_0;gopLATCH
Pin
Q;2
ASC;1
D;1
EN;1
G;1
L0;1

Inst
bmc_cpld_i2c_ram_u0/r_i2c_data_in[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_i2c_data_in[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_i2c_data_in[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_i2c_data_in[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_i2c_data_in[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_i2c_data_in[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_i2c_data_in[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_i2c_data_in[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_000A[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_000A[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_000B[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_000B[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_000B[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_000B[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_000B[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_000B[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_000B[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_000B[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_001A[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_001A[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_001A[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_001A[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_001A[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_001A[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_001A[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_001A[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_001B[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_001B[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_001B[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_001B[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_001B[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_001B[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_001B[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_001B[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_001D[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0003[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0003[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0003[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0003[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0004[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0004[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0004[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0004[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0004[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0005[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0006[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0006[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0006[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0007[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0007[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0007[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0007[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0007[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0007[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0008[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0008[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0009[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0009[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0009[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0009[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0009[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0009[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0009[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0009[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0010[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0010[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0011[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0011[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0011[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0011[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0011[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0011[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0011[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0011[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0013[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0016[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0016[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0019[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0019[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0019[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0019[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0019[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0019[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0019[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0019[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0040[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0040[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0040[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0040[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0040[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0040[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0040[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0040[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0041[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0041[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0041[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0041[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0041[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0041[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0041[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0041[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0042[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0042[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0042[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0042[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0042[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0042[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0042[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0042[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0043[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0043[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0043[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0043[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0043[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0043[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0043[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0043[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0044[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0044[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0044[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0044[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0044[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0044[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0044[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0044[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0045[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0045[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0045[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0045[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0045[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0045[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0045[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0045[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0046[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0046[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0046[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0046[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0046[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0046[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0046[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0046[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0047[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0047[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0047[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0047[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0047[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0047[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0047[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_0047[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1050[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1050[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1050[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1050[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1050[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1050[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1050[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1050[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1051[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1051[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1051[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1051[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1051[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1051[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1051[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1051[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1052[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1052[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1052[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1052[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1052[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1052[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1052[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1052[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1053[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1053[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1053[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1053[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1053[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1053[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1053[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1053[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1054[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1054[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1054[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1054[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1054[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1054[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1054[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_cpld_i2c_ram_u0/r_reg_1054[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
bmc_i2c_rst2[3]_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
bmc_i2c_rst2[4]_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
clkbufg_0/gopclkbufg;gopUSCMDC
Pin
CLKOUT;2
CLKIN;1
SEL;1

Inst
clkbufg_1/gopclkbufg;gopUSCMDC
Pin
CLKOUT;2
CLKIN;1
SEL;1

Inst
count[0]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
count[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
count[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
count[6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
count[8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
count[10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
count[12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
count[14]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
count[16]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
count[18]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
count[20]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
count[22]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
count[24]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
count[26]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
count[28]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
countp[0]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
countp[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
countp[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
countp[6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
countp[8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
countp[10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
countp[12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
countp[14]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
countp[16]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
countp[18]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
countp[20]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
countp[22]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
countp[24]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
countp[26]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
countp[28]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
countp[29]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
counts[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
counts[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
counts[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
counts[6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
counts[8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
counts[10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
counts[12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
counts[14]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
counts[16]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
counts[18]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
counts[20]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
counts[22]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
counts[24]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
counts[26]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
counts[27]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
cpu_power_off/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
cpu_reboot/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
cpu_reboot_S/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
cpu_reboot_x/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_alert_inst1/N76_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_alert_inst1/N85_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_alert_inst1/cnt[0][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_alert_inst1/cnt[0][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_alert_inst1/cnt[1][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_alert_inst1/cnt[1][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_alert_inst1/mInst[0].nxt[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_alert_inst1/mInst[0].nxt_s1[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_alert_inst1/mInst[0].out_i[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_alert_inst1/mInst[1].nxt[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_alert_inst1/mInst[1].nxt_s1[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_alert_inst1/mInst[1].out_i[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_button/N367_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_button/N433_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_button/N677_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_button/N697/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_button/N707_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_button/N727/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_button/cnt[11][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_button/cnt[11][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_button/cnt[13][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_button/cnt[13][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_button/mInst[11].nxt[11]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_button/mInst[11].nxt_s1[11]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_button/mInst[11].out_i[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_button/mInst[13].nxt[13]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_button/mInst[13].nxt_s1[13]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_button/mInst[13].out_i[13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/N4_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N235_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N268_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N301_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N334_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N367_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N400_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N532_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N565_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N598_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N631_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N664_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N697_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N895_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N928_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N961_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N994_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N1027_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N1060_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N1126_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N1357_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N1390_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N1423_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N1456_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N1489_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N1522_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N1555_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N1588_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N1621_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N1654_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N1742_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N1841_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N1856_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N1871_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N1886_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N1901_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N1916_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N1976_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N1991_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N2006_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N2021_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N2036_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N2051_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N2141_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N2156_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N2171_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N2186_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N2201_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N2216_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N2246_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N2351_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N2366_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N2381_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N2396_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N2411_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N2426_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N2441_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N2456_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N2471_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/N2486_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_cpu_rail/cnt[0][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[0][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[0][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[7][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[7][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[7][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[8][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[8][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[8][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[9][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[9][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[9][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[10][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[10][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[10][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[11][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[11][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[11][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[12][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[12][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[12][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[16][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[16][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[16][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[17][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[17][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[17][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[18][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[18][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[18][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[19][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[19][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[19][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[20][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[20][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[20][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[21][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[21][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[21][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[27][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[27][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[27][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[28][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[28][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[28][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[29][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[29][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[29][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[30][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[30][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[30][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[31][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[31][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[31][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[32][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[32][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[32][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[34][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[34][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[34][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[41][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[41][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[41][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[42][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[42][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[42][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[43][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[43][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[43][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[44][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[44][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[44][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[45][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[45][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[45][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[46][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[46][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[46][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[47][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[47][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[47][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[48][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[48][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[48][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[49][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[49][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[49][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[50][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[50][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/cnt[50][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/mInst[0].nxt[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[0].nxt_s1[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[5].out_i[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/mInst[7].nxt[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[7].nxt_s1[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/mInst[7].out_i[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/mInst[8].nxt[8]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[8].nxt_s1[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/mInst[8].out_i[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/mInst[9].nxt[9]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[9].nxt_s1[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/mInst[9].out_i[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/mInst[10].nxt[10]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[10].nxt_s1[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/mInst[10].out_i[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/mInst[11].nxt[11]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[11].nxt_s1[11]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[11].out_i[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/mInst[12].nxt[12]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[12].nxt_s1[12]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[12].out_i[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/mInst[16].nxt[16]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[16].nxt_s1[16]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[16].out_i[16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/mInst[17].nxt[17]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[17].nxt_s1[17]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[17].out_i[17]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/mInst[18].nxt[18]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[18].nxt_s1[18]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[18].out_i[18]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/mInst[19].nxt[19]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[19].nxt_s1[19]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[19].out_i[19]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/mInst[20].nxt[20]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[20].nxt_s1[20]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[20].out_i[20]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/mInst[21].nxt[21]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[21].nxt_s1[21]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[21].out_i[21]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/mInst[27].nxt[27]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[27].nxt_s1[27]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[27].out_i[27]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/mInst[28].nxt[28]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[28].nxt_s1[28]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[28].out_i[28]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/mInst[29].nxt[29]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[29].nxt_s1[29]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[29].out_i[29]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/mInst[30].nxt[30]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[30].nxt_s1[30]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[30].out_i[30]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/mInst[31].nxt[31]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[31].nxt_s1[31]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[31].out_i[31]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/mInst[32].nxt[32]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[32].nxt_s1[32]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[32].out_i[32]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/mInst[34].nxt[34]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[34].nxt_s1[34]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[34].out_i[34]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/mInst[41].nxt[41]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[41].nxt_s1[41]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[41].out_i[41]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/mInst[42].nxt[42]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[42].nxt_s1[42]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[42].out_i[42]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/mInst[43].nxt[43]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[43].nxt_s1[43]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[43].out_i[43]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/mInst[44].nxt[44]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[44].nxt_s1[44]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[44].out_i[44]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/mInst[45].nxt[45]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[45].nxt_s1[45]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[45].out_i[45]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/mInst[46].nxt[46]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[46].nxt_s1[46]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[46].out_i[46]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/mInst[47].nxt[47]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[47].nxt_s1[47]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[47].out_i[47]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/mInst[48].nxt[48]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[48].nxt_s1[48]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[48].out_i[48]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/mInst[49].nxt[49]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[49].nxt_s1[49]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[49].out_i[49]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_cpu_rail/mInst[50].nxt[50]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[50].nxt_s1[50]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_cpu_rail/mInst[50].out_i[50]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/N3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N136_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N235_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N268_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N301_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N334_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N367_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N400_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N1225_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N1258_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N1291_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N1324_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N1357_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N1390_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N1423_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N1456_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N1489_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N1522_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N1620/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N1660_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N1680/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N1705_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N1720_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N1725/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N1735_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N1740/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N1750_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N1755/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N1765_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N1770/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N1780_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N1785/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N1800/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N2155_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N2170_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N2175/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N2185_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N2190/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N2200_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N2205/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N2215_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N2220/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N2230_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N2235/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N2245_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N2250/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N2260_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N2265/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N2275_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N2280/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N2290_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N2295/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/N2301/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_prsnt/cnt[0][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/cnt[0][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/cnt[4][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/cnt[4][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/cnt[7][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/cnt[7][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/cnt[8][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/cnt[8][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/cnt[9][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/cnt[9][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/cnt[10][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/cnt[10][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/cnt[11][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/cnt[11][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/cnt[12][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/cnt[12][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/cnt[37][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/cnt[37][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/cnt[38][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/cnt[38][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/cnt[39][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/cnt[39][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/cnt[40][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/cnt[40][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/cnt[41][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/cnt[41][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/cnt[42][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/cnt[42][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/cnt[43][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/cnt[43][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/cnt[44][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/cnt[44][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/cnt[45][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/cnt[45][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/cnt[46][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/cnt[46][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/mInst[0].nxt[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_prsnt/mInst[0].nxt_s1[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_prsnt/mInst[0].out_i[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/mInst[4].nxt[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_prsnt/mInst[4].nxt_s1[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_prsnt/mInst[4].out_i[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/mInst[7].nxt[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_prsnt/mInst[7].nxt_s1[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_prsnt/mInst[7].out_i[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/mInst[8].nxt[8]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_prsnt/mInst[8].nxt_s1[8]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_prsnt/mInst[8].out_i[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/mInst[9].nxt[9]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_prsnt/mInst[9].nxt_s1[9]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_prsnt/mInst[9].out_i[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/mInst[10].nxt[10]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_prsnt/mInst[10].nxt_s1[10]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_prsnt/mInst[10].out_i[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/mInst[11].nxt[11]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_prsnt/mInst[11].nxt_s1[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/mInst[11].out_i[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/mInst[12].nxt[12]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_prsnt/mInst[12].nxt_s1[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/mInst[12].out_i[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/mInst[37].nxt[37]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_prsnt/mInst[37].nxt_s1[37]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/mInst[37].out_i[37]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/mInst[38].nxt[38]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_prsnt/mInst[38].nxt_s1[38]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/mInst[38].out_i[38]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/mInst[39].nxt[39]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_prsnt/mInst[39].nxt_s1[39]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_prsnt/mInst[39].out_i[39]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/mInst[40].nxt[40]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_prsnt/mInst[40].nxt_s1[40]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_prsnt/mInst[40].out_i[40]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/mInst[41].nxt[41]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_prsnt/mInst[41].nxt_s1[41]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_prsnt/mInst[41].out_i[41]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/mInst[42].nxt[42]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_prsnt/mInst[42].nxt_s1[42]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_prsnt/mInst[42].out_i[42]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/mInst[43].nxt[43]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_prsnt/mInst[43].nxt_s1[43]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_prsnt/mInst[43].out_i[43]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/mInst[44].nxt[44]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_prsnt/mInst[44].nxt_s1[44]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_prsnt/mInst[44].out_i[44]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/mInst[45].nxt[45]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_prsnt/mInst[45].nxt_s1[45]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_prsnt/mInst[45].out_i[45]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_prsnt/mInst[46].nxt[46]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_prsnt/mInst[46].nxt_s1[46]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_prsnt/mInst[46].out_i[46]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_psu/N4_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_psu/N37_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_psu/N76_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_psu/N85_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_psu/N90/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_psu/N96/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_psu/cnt[0][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_psu/cnt[0][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_psu/cnt[1][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_psu/cnt[1][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_psu/mInst[0].nxt[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_psu/mInst[0].nxt_s1[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_psu/mInst[0].out_i[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_psu/mInst[1].nxt[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_psu/mInst[1].nxt_s1[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_psu/mInst[1].out_i[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_intruder/N4_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_intruder/N33/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_intruder/N44/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_intruder/mInst[0].cnt[0][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_intruder/mInst[0].cnt[0][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_intruder/mInst[0].cnt[0][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_intruder/mInst[0].nxt[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_intruder/mInst[0].nxt_s1[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_intruder/mInst[0].out_i[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
edge_delay_cpu_gpio_ok/N5_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
edge_delay_cpu_gpio_ok/N21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
edge_delay_cpu_gpio_ok/delay_output/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
edge_delay_cpu_gpio_ok/timer_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
edge_delay_cpu_gpio_ok/timer_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
edge_delay_cpu_gpio_ok/timer_cnt[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
edge_delay_cpu_gpio_ok/timer_cnt[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
force_reb_in/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
force_reb_in_count[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
force_reb_in_count[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
genblk1[0].fan_pwm_tach_m/Edge_Detect_u0/r_signal_a/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
genblk1[0].fan_pwm_tach_m/Edge_Detect_u0/r_signal_b/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
genblk1[0].fan_pwm_tach_m/N11_mux3_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
genblk1[0].fan_pwm_tach_m/N15_mux7_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
genblk1[0].fan_pwm_tach_m/fan_pwm_cnt_u0/N16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
genblk1[0].fan_pwm_tach_m/fan_pwm_cnt_u0/r_cnt_result[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
genblk1[0].fan_pwm_tach_m/fan_pwm_cnt_u0/r_cnt_result[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
genblk1[0].fan_pwm_tach_m/fan_pwm_cnt_u0/r_cnt_result[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
genblk1[0].fan_pwm_tach_m/fan_pwm_cnt_u0/r_cnt_result[6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
genblk1[0].fan_pwm_tach_m/fan_pwm_cnt_u0/r_cnt_result[7]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
genblk1[0].fan_pwm_tach_m/r_clr_pwm_cnt/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
genblk1[1].fan_pwm_tach_m/N11_mux3_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
genblk1[1].fan_pwm_tach_m/N15_mux7_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
genblk1[1].fan_pwm_tach_m/fan_pwm_cnt_u0/N16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
genblk1[1].fan_pwm_tach_m/fan_pwm_cnt_u0/r_cnt_result[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
genblk1[1].fan_pwm_tach_m/fan_pwm_cnt_u0/r_cnt_result[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
genblk1[1].fan_pwm_tach_m/fan_pwm_cnt_u0/r_cnt_result[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
genblk1[1].fan_pwm_tach_m/fan_pwm_cnt_u0/r_cnt_result[6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
genblk1[1].fan_pwm_tach_m/fan_pwm_cnt_u0/r_cnt_result[7]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
genblk1[1].fan_pwm_tach_m/r_clr_pwm_cnt/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/par_data_out[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u2/read_flag/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/reg_par_data_out[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/reg_par_data_out[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/reg_par_data_out[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/reg_par_data_out[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/reg_par_data_out[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/reg_par_data_out[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/reg_par_data_out[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/reg_par_data_out[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/reg_par_data_out[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/reg_par_data_out[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/reg_par_data_out[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/reg_par_data_out[19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/reg_par_data_out[20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/reg_par_data_out[21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/ser_data_out/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
uart_master_u2/ser_data_out_tri_enable/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/ser_data_tri_en_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/wait_time[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/wait_time[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
gopIOLDLYS_2;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_3;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_4;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_5;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_6;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_7;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_8;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_9;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_10;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_11;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_12;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_13;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_14;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_15;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_16;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_17;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_18;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_19;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_20;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_21;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_22;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_23;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_24;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_25;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_26;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_27;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_28;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_29;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_30;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_31;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_32;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_33;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_34;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_35;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_36;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_37;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_38;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_39;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_40;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_41;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_42;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_43;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_44;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_45;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_46;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_47;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_48;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_49;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_50;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_51;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_52;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_53;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_54;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_55;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopSFBRoute_9_12;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_11_41;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_11_53;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_11_59;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_11_65;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_11_89;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_11_95;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_11_125;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_11_149;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_11_161;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_11_185;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_11_191;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_11_215;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_23_6;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_35_6;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_41_6;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_47_6;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_59_6;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_65_240;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_71_6;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_95_6;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_101_240;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_155_53;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_155_83;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_155_113;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_155_191;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_155_203;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_155_209;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
i_BMC_I2C9_PAL_M_SCL1_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_BMC_I2C9_PAL_M_SCL1_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CLK_PAL_IN_25M_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CLK_PAL_IN_25M_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPLD_M_S_SGPIO_MISO_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPLD_M_S_SGPIO_MISO_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU0_D0_BIOS_OVER_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU0_D0_BIOS_OVER_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU0_D0_PWR_CTR0_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU0_D0_PWR_CTR0_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU0_D0_PWR_CTR1_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU0_D0_PWR_CTR1_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU0_VR8_CAT_FLT_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU0_VR8_CAT_FLT_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU0_VR_ALERT_N_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU0_VR_ALERT_N_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU1_VR8_CAT_FLT_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU1_VR8_CAT_FLT_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU1_VR_ALERT_N_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU1_VR_ALERT_N_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_FRONT_PAL_INTRUDER_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_FRONT_PAL_INTRUDER_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_INTRUDER_CABLE_INST_N_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_INTRUDER_CABLE_INST_N_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_BMCUID_BUTTON_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_BMCUID_BUTTON_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_CPU0_D0_VPH_1V8_PG_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_CPU0_D0_VPH_1V8_PG_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_CPU0_D0_VP_0V9_PG_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_CPU0_D0_VP_0V9_PG_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_CPU0_D1_VPH_1V8_PG_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_CPU0_D1_VPH_1V8_PG_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_CPU0_D1_VP_0V9_PG_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_CPU0_D1_VP_0V9_PG_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_CPU0_DDR_VDD_PG_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_CPU0_DDR_VDD_PG_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_CPU0_P1V8_PG_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_CPU0_P1V8_PG_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_CPU0_PLL_P1V8_PG_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_CPU0_PLL_P1V8_PG_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_CPU0_VDDQ_P1V1_PG_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_CPU0_VDDQ_P1V1_PG_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_CPU0_VDD_VCORE_P0V8_PG_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_CPU0_VDD_VCORE_P0V8_PG_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_CPU1_D0_VPH_1V8_PG_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_CPU1_D0_VPH_1V8_PG_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_CPU1_D0_VP_0V9_PG_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_CPU1_D0_VP_0V9_PG_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_CPU1_D1_VPH_1V8_PG_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_CPU1_D1_VPH_1V8_PG_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_CPU1_D1_VP_0V9_PG_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_CPU1_D1_VP_0V9_PG_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_CPU1_DDR_VDD_PG_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_CPU1_DDR_VDD_PG_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_CPU1_P1V8_PG_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_CPU1_P1V8_PG_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_CPU1_PLL_P1V8_PG_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_CPU1_PLL_P1V8_PG_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_CPU1_VDDQ_P1V1_PG_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_CPU1_VDDQ_P1V1_PG_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_CPU1_VDD_VCORE_P0V8_PG_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_CPU1_VDD_VCORE_P0V8_PG_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_P3V3_STBY_PGD_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_P3V3_STBY_PGD_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_P3V3_STBY_PGD_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
i_PAL_P5V_STBY_PGD_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_P5V_STBY_PGD_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_P12V_CPU0_VIN_PG_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_P12V_CPU0_VIN_PG_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_P12V_CPU1_VIN_PG_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_P12V_CPU1_VIN_PG_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_PGD_P12V_DROOP_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_PGD_P12V_DROOP_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_PGD_P12V_STBY_DROOP_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_PGD_P12V_STBY_DROOP_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_PS1_ACFAIL_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_PS1_ACFAIL_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_PS1_DCOK_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_PS1_DCOK_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_PS1_PRSNT_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_PS1_PRSNT_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_PS1_SMB_ALERT_TO_FPGA_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_PS1_SMB_ALERT_TO_FPGA_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_PS2_ACFAIL_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_PS2_ACFAIL_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_PS2_DCOK_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_PS2_DCOK_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_PS2_PRSNT_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_PS2_PRSNT_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_PS2_SMB_ALERT_TO_FPGA_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_PS2_SMB_ALERT_TO_FPGA_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_REAT_BP_EFUSE_PG_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_REAT_BP_EFUSE_PG_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_RTC_INTB_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_RTC_INTB_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_VCC_1V1_PG_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_VCC_1V1_PG_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_SMB_PEHP_CPU0_3V3_ALERT_N_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_SMB_PEHP_CPU0_3V3_ALERT_N_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_SMB_PEHP_CPU1_3V3_ALERT_N_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_SMB_PEHP_CPU1_3V3_ALERT_N_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
inst_mcpld_to_scpld_p2s/N42_41/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_mcpld_to_scpld_p2s/N42_48/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_mcpld_to_scpld_p2s/N42_52/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_mcpld_to_scpld_p2s/N42_56/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_p2s/N42_67/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_mcpld_to_scpld_p2s/N42_71_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
inst_mcpld_to_scpld_p2s/N42_73/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_mcpld_to_scpld_p2s/N42_75/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_p2s/N42_89_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
inst_mcpld_to_scpld_p2s/N42_101/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_mcpld_to_scpld_p2s/N42_105_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
inst_mcpld_to_scpld_p2s/N42_121_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
inst_mcpld_to_scpld_p2s/N42_124/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_p2s/N42_128/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_mcpld_to_scpld_p2s/N42_146_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
inst_mcpld_to_scpld_p2s/N42_154_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
inst_mcpld_to_scpld_p2s/N42_158/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_mcpld_to_scpld_p2s/N42_161/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_p2s/N42_165/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_mcpld_to_scpld_p2s/N42_167/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_mcpld_to_scpld_p2s/N42_170_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
inst_mcpld_to_scpld_p2s/N42_348/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_mcpld_to_scpld_p2s/N42_357/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_p2s/N42_1000/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_p2s/N52_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_p2s/N569/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_p2s/N575/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_p2s/cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_p2s/cnt[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
inst_mcpld_to_scpld_p2s/cnt[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
inst_mcpld_to_scpld_p2s/cnt[6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
inst_mcpld_to_scpld_p2s/cnt[8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
inst_mcpld_to_scpld_p2s/sclk_r[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_p2s/sclk_r[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_p2s/sclk_r[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_p2s/sclk_r[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_p2s/sclk_r[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_p2s/sclk_r[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_p2s/sclk_r[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_p2s/sclk_r[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_p2s/sclk_r[8]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_p2s/sld_n_r[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_p2s/sld_n_r[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_p2s/so/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
inst_scpld_to_mcpld_s2p/N56_2_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/N56_2_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/N80_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/N83/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/N84/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/N1115_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_25/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_26/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_27/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_28/gateop;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_29/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_30/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_31/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_32/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_33/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_34/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_35/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_36/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_37/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_38/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_39/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_41/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_42/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_43/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_44/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_45/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_50/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_51/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_52/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_55/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_56/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_57/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_58/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_59/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_60/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_61/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_62/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_63/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_64/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_65/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_66/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_69/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_70/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/ND6[76]_71/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_s2p/cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/cnt[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/cnt[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/cnt[6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/cnt[8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/cnt[9]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[8]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[9]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[10]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[11]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[12]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[13]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[14]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[15]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[16]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[17]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[18]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[19]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[20]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[21]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[22]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[23]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[24]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[25]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[26]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[27]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[28]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[29]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[30]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[31]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[32]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[33]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[34]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[35]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[36]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[37]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[38]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[39]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[40]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[41]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[42]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[43]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[49]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[51]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[52]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[55]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[56]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[57]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[58]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[59]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[62]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[63]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[64]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[65]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[66]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[67]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[68]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[69]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[70]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[71]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[72]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[73]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[74]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[75]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[76]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[77]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[78]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[79]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[83]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[84]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[93]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[94]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[95]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[96]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[97]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[98]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[99]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[100]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[101]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[102]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[103]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[104]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[105]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[106]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[107]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[108]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[112]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[113]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[114]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[305]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[306]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[307]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[308]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[309]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[310]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[311]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[312]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[320]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[321]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[322]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[323]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[324]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[325]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[326]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[327]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[328]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[329]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[330]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[331]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[332]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[333]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[334]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[335]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[336]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[337]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[338]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[339]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[340]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[341]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[342]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[343]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[344]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[352]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[353]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[354]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[355]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[356]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[357]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[358]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[359]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[360]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[361]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[362]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[363]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[364]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[365]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[366]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[367]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[368]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[369]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[370]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[371]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[372]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[373]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[374]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[375]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[376]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[377]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[384]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[385]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[386]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[387]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[388]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[389]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[390]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[391]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[392]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[393]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[394]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[395]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[396]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[397]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[398]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[399]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[400]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[401]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[402]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[403]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[404]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[405]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[406]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[407]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[408]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[409]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[410]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[411]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[412]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[413]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[414]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[415]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[416]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[419]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[420]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[423]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[424]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[425]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[426]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[427]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[428]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[429]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[430]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[508]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[509]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[510]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po[511]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[17]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[18]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[19]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[20]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[21]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[22]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[23]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[24]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[25]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[26]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[27]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[28]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[29]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[30]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[31]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[32]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[33]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[34]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[35]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[36]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[37]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[38]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[39]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[40]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[41]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[42]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[43]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[49]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[51]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[52]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[55]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[56]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[57]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[58]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[59]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[62]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[63]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[64]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[65]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[66]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[67]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[68]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[69]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[70]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[71]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[72]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[73]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[74]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[75]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[76]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[77]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[78]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[79]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[83]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[84]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[93]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[94]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[95]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[96]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[97]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[98]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[99]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[100]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[101]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[102]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[103]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[104]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[105]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[106]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[107]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[108]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[112]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[113]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[114]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[305]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[306]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[307]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[308]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[309]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[310]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[311]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[312]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[320]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[321]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[322]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[323]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[324]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[325]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[326]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[327]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[328]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[329]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[330]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[331]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[332]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[333]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[334]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[335]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[336]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[337]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[338]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[339]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[340]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[341]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[342]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[343]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[344]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[352]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[353]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[354]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[355]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[356]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[357]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[358]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[359]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[360]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[361]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[362]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[363]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[364]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[365]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[366]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[367]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[368]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[369]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[370]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[371]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[372]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[373]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[374]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[375]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[376]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[377]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[384]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[385]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[386]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[387]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[388]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[389]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[390]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[391]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[392]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[393]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[394]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[395]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[396]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[397]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[398]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[399]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[400]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[401]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[402]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[403]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[404]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[405]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[406]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[407]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[408]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[409]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[410]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[411]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[412]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[413]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[414]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[415]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[416]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[419]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[420]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[423]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[424]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[425]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[426]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[427]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[428]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[429]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[430]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[508]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[509]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[510]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/po_r[511]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/sclk/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/sclk_pp_r/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/sclk_r/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/si_r[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/si_r[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/sld_n/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/tick_r[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/tick_r[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_s2p/tick_r[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
io_BMC_I2C9_PAL_M_SDA_R_iobuf/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
io_BMC_I2C9_PAL_M_SDA_R_iobuf/opit_1;gopIOBUFIOL
Pin
DIN_ISERDES;2
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
OUT;2
T;2
TQ_CAS_OUT;2
CE_TSREG;1
CLK;1
DIN_MIPI;1
DQ_DLY_IN;1
I;1
IN;1
IN_HS;1
MI;1
SR;1
TD1;1
TS;1

Inst
it_36/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_37_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_38_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_39/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_40_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_41_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_42_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_42_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_42_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_43_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_44_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_44_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_44_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_45_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_45_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_45_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_46_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_46_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
o_BIOS0_RST_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_BIOS0_RST_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_BIOS1_RST_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_BIOS1_RST_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_CK440_SS_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CK440_SS_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_CPLD_M_S_EXCHANGE_S1_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPLD_M_S_EXCHANGE_S1_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_CPLD_M_S_EXCHANGE_S3_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPLD_M_S_EXCHANGE_S3_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_CPLD_M_S_EXCHANGE_S4_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPLD_M_S_EXCHANGE_S4_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_CPLD_M_S_EXCHANGE_S5_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPLD_M_S_EXCHANGE_S5_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_CPLD_M_S_SGPIO1_CLK_R/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPLD_M_S_SGPIO1_CLK_R/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_CPLD_M_S_SGPIO1_LD_N_R/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPLD_M_S_SGPIO1_LD_N_R/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_CPLD_M_S_SGPIO1_MOSI_R/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPLD_M_S_SGPIO1_MOSI_R/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_CPLD_M_S_SGPIO_CLK_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPLD_M_S_SGPIO_CLK_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_CPLD_M_S_SGPIO_LD_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPLD_M_S_SGPIO_LD_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_CPLD_M_S_SGPIO_MOSI_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPLD_M_S_SGPIO_MOSI_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_CPU0_D0_SE_RECOVERY_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPU0_D0_SE_RECOVERY_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_CPU0_D0_SOFT_SHUTDOWN_INT_N_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPU0_D0_SOFT_SHUTDOWN_INT_N_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_CPU0_D1_SE_RECOVERY_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPU0_D1_SE_RECOVERY_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_CPU0_D1_SPIO_MOSI/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPU0_D1_SPIO_MOSI/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_CPU0_D0123_SOCKET_ID_R/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPU0_D0123_SOCKET_ID_R/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_CPU0_I2C_TRAN_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPU0_I2C_TRAN_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_CPU0_PE2_RST_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPU0_PE2_RST_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_CPU0_PE3_RST_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPU0_PE3_RST_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_CPU0_POR_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPU0_POR_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_CPU0_SB_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPU0_SB_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_CPU1_D0_SE_RECOVERY_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPU1_D0_SE_RECOVERY_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_CPU1_D0_SOFT_SHUTDOWN_INT_N_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPU1_D0_SOFT_SHUTDOWN_INT_N_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_CPU1_D1_SE_RECOVERY_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPU1_D1_SE_RECOVERY_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_CPU1_D0123_SOCKET_ID_R/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPU1_D0123_SOCKET_ID_R/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_CPU1_I2C_TRAN_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPU1_I2C_TRAN_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_CPU1_PE1_RST_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPU1_PE1_RST_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_CPU1_PE2_RST_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPU1_PE2_RST_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_CPU1_POR_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPU1_POR_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_CPU1_SB_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPU1_SB_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_FAN_P12V_DISCHARGE_R/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_FAN_P12V_DISCHARGE_R/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_FT_CPU0_SCP_BOOT_FROM_FLASH_R/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_FT_CPU0_SCP_BOOT_FROM_FLASH_R/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_FT_CPU1_SCP_BOOT_FROM_FLASH_R/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_FT_CPU1_SCP_BOOT_FROM_FLASH_R/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_P1V8_STBY_CPLD_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_P1V8_STBY_CPLD_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_P5V_USB_MB_DOWN_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_P5V_USB_MB_DOWN_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_P5V_USB_MB_UP_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_P5V_USB_MB_UP_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_88SE9230_RST_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_88SE9230_RST_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_BMC_PERST_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_BMC_PERST_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_BMC_PREST_N_R/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_BMC_PREST_N_R/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_PAL_BMC_SRST_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_BMC_SRST_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_CK440_PWRDN_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_CK440_PWRDN_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_CPU0_D0_VPH_1V8_EN_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_CPU0_D0_VPH_1V8_EN_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_CPU0_D0_VP_0V9_EN_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_CPU0_D0_VP_0V9_EN_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_CPU0_D1_VPH_1V8_EN_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_CPU0_D1_VPH_1V8_EN_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_CPU0_D1_VP_0V9_EN_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_CPU0_D1_VP_0V9_EN_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_CPU0_DDR_VDD_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_CPU0_DDR_VDD_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_CPU0_NVME_ALERT_N_R_tri/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_CPU0_NVME_ALERT_N_R_tri/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_PAL_CPU0_P1V8_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_CPU0_P1V8_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_CPU0_PLL_P1V8_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_CPU0_PLL_P1V8_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_CPU0_VDDQ_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_CPU0_VDDQ_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_CPU0_VDD_CORE_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_CPU0_VDD_CORE_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_CPU0_VR8_RESET_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_CPU0_VR8_RESET_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_CPU0_VR_SELECT_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_CPU0_VR_SELECT_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_CPU1_D0_VPH_1V8_EN_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_CPU1_D0_VPH_1V8_EN_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_CPU1_D0_VP_0V9_EN_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_CPU1_D0_VP_0V9_EN_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_CPU1_D1_VPH_1V8_EN_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_CPU1_D1_VPH_1V8_EN_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_CPU1_D1_VP_0V9_EN_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_CPU1_D1_VP_0V9_EN_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_CPU1_DDR_VDD_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_CPU1_DDR_VDD_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_CPU1_NVME_ALERT_N_R_tri/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_CPU1_NVME_ALERT_N_R_tri/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_PAL_CPU1_P1V8_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_CPU1_P1V8_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_CPU1_PLL_P1V8_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_CPU1_PLL_P1V8_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_CPU1_VDDQ_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_CPU1_VDDQ_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_CPU1_VDD_CORE_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_CPU1_VDD_CORE_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_CPU1_VR8_RESET_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_CPU1_VR8_RESET_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_CPU1_VR_SELECT_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_CPU1_VR_SELECT_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_DPLL_GPIO0_R/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_DPLL_GPIO0_R/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_PAL_DPLL_GPIO1_R/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_DPLL_GPIO1_R/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_PAL_DPLL_INIT_R/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_DPLL_INIT_R/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_PAL_DPLL_RESET_R/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_DPLL_RESET_R/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_PAL_FAN0_PWM_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_FAN0_PWM_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_FAN1_PWM_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_FAN1_PWM_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_FAN2_PWM_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_FAN2_PWM_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_FAN3_PWM_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_FAN3_PWM_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_FAN_FAIL_LED0_R_tri/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_FAN_FAIL_LED0_R_tri/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_PAL_FAN_FAIL_LED1_R_tri/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_FAN_FAIL_LED1_R_tri/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_PAL_FAN_FAIL_LED2_R_tri/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_FAN_FAIL_LED2_R_tri/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_PAL_FAN_FAIL_LED3_R_tri/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_FAN_FAIL_LED3_R_tri/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_PAL_FAN_NRML_LED0_R_tri/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_FAN_NRML_LED0_R_tri/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_PAL_FAN_NRML_LED1_R_tri/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_FAN_NRML_LED1_R_tri/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_PAL_FAN_NRML_LED2_R_tri/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_FAN_NRML_LED2_R_tri/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_PAL_FAN_NRML_LED3_R_tri/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_FAN_NRML_LED3_R_tri/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_PAL_P3V3_STBY_RST_R_tri/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_P3V3_STBY_RST_R_tri/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_PAL_P5V_BD_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_P5V_BD_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_P5V_STBY_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_P5V_STBY_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_P12V_CPU0_VIN_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_P12V_CPU0_VIN_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_P12V_CPU1_VIN_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_P12V_CPU1_VIN_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_P12V_DISCHARGE_R_tri/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_P12V_DISCHARGE_R_tri/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_PAL_P12V_FAN0_EN_R_tri/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_P12V_FAN0_EN_R_tri/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_PAL_P12V_FAN1_EN_R_tri/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_P12V_FAN1_EN_R_tri/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_PAL_P12V_FAN2_EN_R_tri/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_P12V_FAN2_EN_R_tri/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_PAL_P12V_FAN3_EN_R_tri/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_P12V_FAN3_EN_R_tri/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_PAL_P12V_RISER1_VIN_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_P12V_RISER1_VIN_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_P12V_RISER2_VIN_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_P12V_RISER2_VIN_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_PS1_P12V_ON_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_PS1_P12V_ON_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_PS2_P12V_ON_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_PS2_P12V_ON_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_PVCC_HPMOS_CPU_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_PVCC_HPMOS_CPU_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_PWR_LOM_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_PWR_LOM_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_REAT_BP_EFUSE_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_REAT_BP_EFUSE_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_RISER1_PWR_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_RISER1_PWR_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_RISER2_PWR_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_RISER2_PWR_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_RISER2_SWITCH_EN/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_RISER2_SWITCH_EN/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_PAL_RST_CPU0_VPP_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_RST_CPU0_VPP_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_RST_CPU1_VPP_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_RST_CPU1_VPP_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_RTC_SELECT_N_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_RTC_SELECT_N_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_SYS_EEPROM_BYPASS_N_R/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_SYS_EEPROM_BYPASS_N_R/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_PAL_TDO/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_TDO/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_PAL_UPD_VCC_3V3_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_UPD_VCC_3V3_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_VCC_1V1_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_VCC_1V1_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_WX1860_NRST_R/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_WX1860_NRST_R/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_PAL_WX1860_PERST_R/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_WX1860_PERST_R/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_PWR_88SE9230_P1V0_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PWR_88SE9230_P1V0_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PWR_88SE9230_P1V8_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PWR_88SE9230_P1V8_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
pch_pwrbtn_s/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pll_inst/u_pll_e2/goppll;gopPLL
Pin
CLKOUT;2
CLKOUT0;2
CLKOUT1;2
CLKOUT2;2
CLKOUT3;2
LOCK;2
PHASE_SOURCE;2
APB_ADDR[0];1
APB_ADDR[1];1
APB_ADDR[2];1
APB_ADDR[3];1
APB_ADDR[4];1
APB_CLK;1
APB_EN;1
APB_RST_N;1
APB_SEL;1
APB_WDATA[0];1
APB_WDATA[1];1
APB_WDATA[2];1
APB_WDATA[3];1
APB_WDATA[4];1
APB_WDATA[5];1
APB_WDATA[6];1
APB_WDATA[7];1
APB_WRITE;1
CLKFB;1
CLKI;1
CLKOUT0_SYN;1
CLKOUT1_SYN;1
CLKOUT2_SYN;1
CLKOUT3_SYN;1
CPHASE_STEP_N;1
LOAD_PHASE;1
PFDEN;1
PHASE_DIR;1
PHASE_SEL[0];1
PHASE_SEL[1];1
PHASE_STEP_N;1
PLL_PWD;1
RST;1
RSTODIV;1
RSTODIV2;1
RSTODIV3;1
STDBY;1

Inst
pll_inst/u_pll_e2/goppllinmuxd;gopPLLINMUXD
Pin
CLK_OUT;2
CLK_IN[0];1
CLK_IN[1];1
DYNSEL_CLKIN;1

Inst
pme_filter_inst/all_pme_delayed[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pme_filter_inst/all_pme_delayed[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pme_filter_inst/pme_delayed_reg1_n/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pon_reset_inst/N0_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pon_reset_inst/pgd_aux_system_reg/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pon_reset_inst/pgd_aux_system_sasd/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pon_reset_inst/pon_reset_db_n/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pon_reset_inst/reset1_reg[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pon_reset_inst/reset1_reg[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pon_reset_inst/reset1_reg[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
power_button_inst/N41/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
power_button_inst/force_off/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
power_button_inst/force_off_count[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
power_button_inst/force_off_count[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
power_button_inst/pch_pwrbtn/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
power_button_inst/pch_thrmtrip/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
power_button_inst/shutdown_events[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
power_button_inst/shutdown_events[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
power_on_off/opit_0;gopLATCH
Pin
Q;2
ASC;1
D;1
EN;1
G;1
L0;1

Inst
pwrseq_master_inst/N15/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/N31/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/N36.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
pwrseq_master_inst/N36.eq_2/gateop_perm;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
pwrseq_master_inst/N115_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/N115_15/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/N115_17/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/N115_19/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/N115_21_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/N115_23/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/N190_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/N211_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/N221/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/N221_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/N237_4_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/N247_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/N247_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/N247_9_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/N247_15_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/N247_19_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/N247_20/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/N247_29/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/N247_30/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/N368_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/N375/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/N602_3/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
pwrseq_master_inst/N688_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/N697_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/N697_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/N718/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/N723_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/N747_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/N755_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/N792_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/N819_3_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/N819_3_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/N819_3_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/N874_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/N960_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/N1054_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/assert_button_clr_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/assert_physical_button/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/assert_power_button/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/dc_on_wait_complete/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/disable_3v3_timeout/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/dsw_pwrok_timeout/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/edge_detect_button_ne_inst/signal_in_reg[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/edge_detect_ne_inst/signal_in_reg[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pwrseq_master_inst/edge_detect_ne_inst/signal_in_reg[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/efuse_critical_fail_en/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/efuse_watchdog_timeout/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/fault_clear/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/force_pwrbtn_n/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/lim_recov_retry_count[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/lim_recov_retry_count[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/pch_critical_fail_en/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/pch_state_trans_en/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/pch_watchdog_timeout/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/pchdsw_critical_fail_en/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/pchdsw_state_trans_en/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/pdn_watchdog_timeout/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
pwrseq_master_inst/pf_on_wait_complete/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/po_failure_detected/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/po_failure_detected_set_2_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/po_failure_detected_set_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/po_failure_detected_set_8/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
pwrseq_master_inst/po_failure_detected_set_10/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
pwrseq_master_inst/po_on_wait_complete/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/pon_65ms_watchdog_timeout/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/power_fault/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/power_seq_sm_last[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/power_seq_sm_last[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/power_seq_sm_last[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/power_seq_sm_last[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/power_seq_sm_last[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/psu_critical_fail_en/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/psu_watchdog_timeout/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/r_Pwrbtn_long/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/r_Pwrbtn_long_flag/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/r_pwrbtn_1s_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/r_pwrbtn_1s_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/r_pwrbtn_1s_cnt[2]/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/ready_for_recov/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/rt_critical_fail_store/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/rt_failure_detected/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/sb_thermtrip_delay_inst/N21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/sb_thermtrip_delay_inst/delay_output/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/sb_thermtrip_delay_inst/timer_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/sb_thermtrip_delay_inst/timer_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/state_fsm[5:0]_30/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/state_fsm[5:0]_35/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/state_fsm[5:0]_43/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/state_fsm[5:0]_50/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/state_fsm[5:0]_64/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/state_fsm[5:0]_93/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/state_fsm[5:0]_98/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/state_fsm[5:0]_177_3/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
pwrseq_master_inst/state_fsm[5:0]_180/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/state_fsm[5:0]_269_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/state_fsm[5:0]_269_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/state_fsm[5:0]_269_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_master_inst/state_reg[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pwrseq_master_inst/state_reg[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/state_reg[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/state_reg[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/state_reg[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/state_reg[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/state_reg[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/state_reg[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/state_reg[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/state_reg[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/state_reg[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/state_reg[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/state_reg[13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/state_reg[14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/state_reg[15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/state_reg[16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/state_reg[17]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/state_reg[18]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/state_reg[19]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/state_reg[20]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/state_reg[21]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/state_reg[22]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/state_reg[23]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/state_reg[24]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/state_reg[25]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/state_reg[26]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/state_reg[27]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/state_reg[28]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/state_reg[29]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/state_reg[30]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/state_reg[31]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/stby_failure_detected/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/turn_system_on/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pwrseq_master_inst/wait_steady_pwrok_fail_en/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/wdt_counter[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_master_inst/wdt_counter[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
pwrseq_master_inst/wdt_counter[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
pwrseq_master_inst/wdt_counter[6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
pwrseq_master_inst/wdt_counter[8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
pwrseq_master_inst/wdt_counter[9]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
pwrseq_slave_inst/N174/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/N178/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/N184/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/N186/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/N188/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/N190/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/N192/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/N194/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/N196/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/N198/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/N200/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/N202/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/N204/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/N214/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/N216/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/N218/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/N220/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/N222/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/N224/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/N226/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/N228/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/N663_23/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/N663_27/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/N663_31/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/N663_32/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/N665_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/N1090/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/N1183/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/N1556/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/N1649/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/N3880/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/N4153/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/N4171/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/_CPU_THERMTRIP_DETECT_BLOCK_[0].inst_cpu_thermtrip_fault_det/_fault_detect_[0].chklive_en[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/_CPU_THERMTRIP_DETECT_BLOCK_[0].inst_cpu_thermtrip_fault_det/_fault_detect_[0].vrm_fault[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/_CPU_THERMTRIP_DETECT_BLOCK_[0].inst_cpu_thermtrip_fault_det/any_vrm_fault/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/_CPU_THERMTRIP_DETECT_BLOCK_[1].inst_cpu_thermtrip_fault_det/_fault_detect_[0].vrm_fault[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/_CPU_THERMTRIP_DETECT_BLOCK_[1].inst_cpu_thermtrip_fault_det/any_vrm_fault/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/_P12V_FAULT_DETECT_.p12_fault_detect_inst/N14_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/_P12V_FAULT_DETECT_.p12_fault_detect_inst/N32_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/_P12V_FAULT_DETECT_.p12_fault_detect_inst/_fault_detect_[0].chklive_en[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pwrseq_slave_inst/_P12V_FAULT_DETECT_.p12_fault_detect_inst/_fault_detect_[0].vrm_fault[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/_P12V_FAULT_DETECT_.p12_fault_detect_inst/_fault_detect_[1].chklive_en[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/_P12V_FAULT_DETECT_.p12_fault_detect_inst/_fault_detect_[1].vrm_fault[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/_P12V_FAULT_DETECT_.p12_fault_detect_inst/any_vrm_fault/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/any_lim_recov_fault/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/any_pwr_fault_det/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_d0_vp_p0v9_en_r_inst/N21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/cpu0_d0_vp_p0v9_en_r_inst/delay_output/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_d0_vp_p0v9_en_r_inst/timer_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_d0_vp_p0v9_en_r_inst/timer_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_d0_vp_p0v9_fault_detect_inst/N14_4_lutcollapse/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/cpu0_d0_vp_p0v9_fault_detect_inst/_fault_detect_[0].chklive_en[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pwrseq_slave_inst/cpu0_d0_vp_p0v9_fault_detect_inst/_fault_detect_[0].vrm_fault[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_d0_vp_p0v9_fault_detect_inst/any_vrm_fault/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_d0_vph_p1v8_en_r_inst/N21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/cpu0_d0_vph_p1v8_en_r_inst/delay_output/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_d0_vph_p1v8_en_r_inst/timer_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_d0_vph_p1v8_en_r_inst/timer_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_d0_vph_p1v8_fault_detect_inst/N14_4_lutcollapse/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/cpu0_d0_vph_p1v8_fault_detect_inst/_fault_detect_[0].chklive_en[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pwrseq_slave_inst/cpu0_d0_vph_p1v8_fault_detect_inst/_fault_detect_[0].vrm_fault[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_d0_vph_p1v8_fault_detect_inst/any_vrm_fault/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_d1_vp_p0v9_en_r_inst/N21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/cpu0_d1_vp_p0v9_en_r_inst/delay_output/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_d1_vp_p0v9_en_r_inst/timer_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_d1_vp_p0v9_en_r_inst/timer_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_d1_vp_p0v9_fault_detect_inst/N14_4_lutcollapse/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/cpu0_d1_vp_p0v9_fault_detect_inst/_fault_detect_[0].chklive_en[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pwrseq_slave_inst/cpu0_d1_vp_p0v9_fault_detect_inst/_fault_detect_[0].vrm_fault[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_d1_vp_p0v9_fault_detect_inst/any_vrm_fault/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_d1_vph_p1v8_en_r_inst/N21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/cpu0_d1_vph_p1v8_en_r_inst/delay_output/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_d1_vph_p1v8_en_r_inst/timer_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_d1_vph_p1v8_en_r_inst/timer_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_d1_vph_p1v8_fault_detect_inst/N14_4_lutcollapse/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/cpu0_d1_vph_p1v8_fault_detect_inst/_fault_detect_[0].chklive_en[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pwrseq_slave_inst/cpu0_d1_vph_p1v8_fault_detect_inst/_fault_detect_[0].vrm_fault[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_d1_vph_p1v8_fault_detect_inst/any_vrm_fault/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_ddr_vdd_en_r_check_inst/N21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/cpu0_ddr_vdd_en_r_check_inst/delay_output/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_ddr_vdd_en_r_check_inst/timer_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_ddr_vdd_en_r_check_inst/timer_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_ddr_vdd_fault_det_inst/N14_4_lutcollapse/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/cpu0_ddr_vdd_fault_det_inst/_fault_detect_[0].chklive_en[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pwrseq_slave_inst/cpu0_ddr_vdd_fault_det_inst/_fault_detect_[0].vrm_fault[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_ddr_vdd_fault_det_inst/any_vrm_fault/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_p1v8_en_r_check_inst/N21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/cpu0_p1v8_en_r_check_inst/delay_output/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_p1v8_en_r_check_inst/timer_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_p1v8_en_r_check_inst/timer_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_p1v8_fault_det_inst/N14_4_lutcollapse/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/cpu0_p1v8_fault_det_inst/_fault_detect_[0].chklive_en[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pwrseq_slave_inst/cpu0_p1v8_fault_det_inst/_fault_detect_[0].vrm_fault[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_p1v8_fault_det_inst/any_vrm_fault/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_pll_p1v8_en_r_check_inst/N21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/cpu0_pll_p1v8_en_r_check_inst/delay_output/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_pll_p1v8_en_r_check_inst/timer_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_pll_p1v8_en_r_check_inst/timer_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_pll_p1v8_fault_det_inst/N14_4_lutcollapse/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/cpu0_pll_p1v8_fault_det_inst/_fault_detect_[0].chklive_en[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pwrseq_slave_inst/cpu0_pll_p1v8_fault_det_inst/_fault_detect_[0].vrm_fault[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_pll_p1v8_fault_det_inst/any_vrm_fault/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_vdd_core_en_r_check_inst/N21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/cpu0_vdd_core_en_r_check_inst/delay_output/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_vdd_core_en_r_check_inst/timer_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_vdd_core_en_r_check_inst/timer_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_vdd_core_fault_det_inst/N14_4_lutcollapse/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/cpu0_vdd_core_fault_det_inst/_fault_detect_[0].chklive_en[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pwrseq_slave_inst/cpu0_vdd_core_fault_det_inst/_fault_detect_[0].vrm_fault[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_vdd_core_fault_det_inst/any_vrm_fault/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_vddq_en_r_check_inst/N21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/cpu0_vddq_en_r_check_inst/delay_output/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_vddq_en_r_check_inst/timer_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_vddq_en_r_check_inst/timer_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_vddq_fault_det_inst/N14_4_lutcollapse/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/cpu0_vddq_fault_det_inst/_fault_detect_[0].chklive_en[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pwrseq_slave_inst/cpu0_vddq_fault_det_inst/_fault_detect_[0].vrm_fault[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu0_vddq_fault_det_inst/any_vrm_fault/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_d0_vp_p0v9_en_r_inst/N21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/cpu1_d0_vp_p0v9_en_r_inst/delay_output/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_d0_vp_p0v9_en_r_inst/timer_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_d0_vp_p0v9_en_r_inst/timer_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_d0_vp_p0v9_fault_detect_inst/N14_4_lutcollapse/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/cpu1_d0_vp_p0v9_fault_detect_inst/_fault_detect_[0].chklive_en[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pwrseq_slave_inst/cpu1_d0_vp_p0v9_fault_detect_inst/_fault_detect_[0].vrm_fault[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_d0_vp_p0v9_fault_detect_inst/any_vrm_fault/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_d0_vph_p1v8_en_r_inst/N21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/cpu1_d0_vph_p1v8_en_r_inst/delay_output/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_d0_vph_p1v8_en_r_inst/timer_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_d0_vph_p1v8_en_r_inst/timer_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_d0_vph_p1v8_fault_detect_inst/N14_4_lutcollapse/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/cpu1_d0_vph_p1v8_fault_detect_inst/_fault_detect_[0].chklive_en[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pwrseq_slave_inst/cpu1_d0_vph_p1v8_fault_detect_inst/_fault_detect_[0].vrm_fault[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_d0_vph_p1v8_fault_detect_inst/any_vrm_fault/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_d1_vp_p0v9_en_r_inst/N21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/cpu1_d1_vp_p0v9_en_r_inst/delay_output/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_d1_vp_p0v9_en_r_inst/timer_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_d1_vp_p0v9_en_r_inst/timer_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_d1_vp_p0v9_fault_detect_inst/N14_4_lutcollapse/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/cpu1_d1_vp_p0v9_fault_detect_inst/_fault_detect_[0].chklive_en[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pwrseq_slave_inst/cpu1_d1_vp_p0v9_fault_detect_inst/_fault_detect_[0].vrm_fault[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_d1_vp_p0v9_fault_detect_inst/any_vrm_fault/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_d1_vph_p1v8_en_r_inst/N21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/cpu1_d1_vph_p1v8_en_r_inst/delay_output/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_d1_vph_p1v8_en_r_inst/timer_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_d1_vph_p1v8_en_r_inst/timer_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_d1_vph_p1v8_fault_detect_inst/N14_4_lutcollapse/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/cpu1_d1_vph_p1v8_fault_detect_inst/_fault_detect_[0].chklive_en[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pwrseq_slave_inst/cpu1_d1_vph_p1v8_fault_detect_inst/_fault_detect_[0].vrm_fault[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_d1_vph_p1v8_fault_detect_inst/any_vrm_fault/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_ddr_vdd_en_r_check_inst/N21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/cpu1_ddr_vdd_en_r_check_inst/delay_output/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_ddr_vdd_en_r_check_inst/timer_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_ddr_vdd_en_r_check_inst/timer_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_ddr_vdd_fault_det_inst/N14_4_lutcollapse/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/cpu1_ddr_vdd_fault_det_inst/_fault_detect_[0].chklive_en[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pwrseq_slave_inst/cpu1_ddr_vdd_fault_det_inst/_fault_detect_[0].vrm_fault[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_ddr_vdd_fault_det_inst/any_vrm_fault/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_p1v8_en_r_check_inst/N21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/cpu1_p1v8_en_r_check_inst/delay_output/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_p1v8_en_r_check_inst/timer_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_p1v8_en_r_check_inst/timer_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_p1v8_fault_det_inst/N14_4_lutcollapse/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/cpu1_p1v8_fault_det_inst/_fault_detect_[0].chklive_en[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pwrseq_slave_inst/cpu1_p1v8_fault_det_inst/_fault_detect_[0].vrm_fault[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_p1v8_fault_det_inst/any_vrm_fault/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_pll_p1v8_en_r_check_inst/N21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/cpu1_pll_p1v8_en_r_check_inst/delay_output/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_pll_p1v8_en_r_check_inst/timer_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_pll_p1v8_en_r_check_inst/timer_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_pll_p1v8_fault_det_inst/N14_4_lutcollapse/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/cpu1_pll_p1v8_fault_det_inst/_fault_detect_[0].chklive_en[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pwrseq_slave_inst/cpu1_pll_p1v8_fault_det_inst/_fault_detect_[0].vrm_fault[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_pll_p1v8_fault_det_inst/any_vrm_fault/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_vdd_core_en_r_check_inst/N21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/cpu1_vdd_core_en_r_check_inst/delay_output/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_vdd_core_en_r_check_inst/timer_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_vdd_core_en_r_check_inst/timer_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_vdd_core_fault_det_inst/N14_4_lutcollapse/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/cpu1_vdd_core_fault_det_inst/_fault_detect_[0].chklive_en[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pwrseq_slave_inst/cpu1_vdd_core_fault_det_inst/_fault_detect_[0].vrm_fault[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_vdd_core_fault_det_inst/any_vrm_fault/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_vddq_en_r_check_inst/N21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/cpu1_vddq_en_r_check_inst/delay_output/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_vddq_en_r_check_inst/timer_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_vddq_en_r_check_inst/timer_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_vddq_fault_det_inst/N14_4_lutcollapse/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/cpu1_vddq_fault_det_inst/_fault_detect_[0].chklive_en[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pwrseq_slave_inst/cpu1_vddq_fault_det_inst/_fault_detect_[0].vrm_fault[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpu1_vddq_fault_det_inst/any_vrm_fault/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpupwrok_en_check_inst/N19/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/cpupwrok_en_check_inst/delay_output/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpupwrok_en_check_inst/timer_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/cpupwrok_en_check_inst/timer_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/fault_save_en/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/ocp_aux_en/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/ocp_main_en/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pwrseq_slave_inst/p1v1_en_r_check_inst/N21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/p1v1_en_r_check_inst/delay_output/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/p1v1_en_r_check_inst/timer_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/p1v1_en_r_check_inst/timer_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/p1v1_fault_det_inst/N14_5_lutcollapse/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/p1v1_fault_det_inst/_fault_detect_[0].chklive_en[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pwrseq_slave_inst/p1v1_fault_det_inst/_fault_detect_[0].vrm_fault[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/p1v1_fault_det_inst/any_vrm_fault/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/p3v3_stby_bp_fault_detect_inst/N14_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/p3v3_stby_bp_fault_detect_inst/_fault_detect_[0].vrm_fault[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/p3v3_stby_bp_fault_detect_inst/any_vrm_fault/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/p5v_stby_en_r_check_inst/N21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/p5v_stby_en_r_check_inst/delay_output/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/p5v_stby_en_r_check_inst/timer_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/p5v_stby_en_r_check_inst/timer_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/p5v_stby_fault_detect_inst/N14_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/p5v_stby_fault_detect_inst/N14_4_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/p5v_stby_fault_detect_inst/N14_11_lutcollapse/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/p5v_stby_fault_detect_inst/_fault_detect_[0].chklive_en[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pwrseq_slave_inst/p5v_stby_fault_detect_inst/_fault_detect_[0].vrm_fault[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/p5v_stby_fault_detect_inst/any_vrm_fault/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/p12v_bp_rear_en_check_inst/N21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/p12v_bp_rear_en_check_inst/delay_output/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/p12v_bp_rear_en_check_inst/timer_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/p12v_bp_rear_en_check_inst/timer_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/p12v_cpu0_vin_fault_fault_detect_inst/_fault_detect_[0].chklive_en[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pwrseq_slave_inst/p12v_cpu0_vin_fault_fault_detect_inst/_fault_detect_[0].vrm_fault[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/p12v_cpu0_vin_fault_fault_detect_inst/any_vrm_fault/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/p12v_cpu1_vin_fault_detect_inst/_fault_detect_[0].vrm_fault[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/p12v_cpu1_vin_fault_detect_inst/any_vrm_fault/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/p12v_reat_bp_efuse_fault_detect_inst/N14_4_lutcollapse/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/p12v_reat_bp_efuse_fault_detect_inst/_fault_detect_[0].chklive_en[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pwrseq_slave_inst/p12v_reat_bp_efuse_fault_detect_inst/_fault_detect_[0].vrm_fault[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/p12v_reat_bp_efuse_fault_detect_inst/any_vrm_fault/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/power_supply_on_check_inst/N21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pwrseq_slave_inst/power_supply_on_check_inst/delay_output/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/power_supply_on_check_inst/timer_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/power_supply_on_check_inst/timer_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/pwrseq_sm_fault_det[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/pwrseq_sm_fault_det[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/pwrseq_sm_fault_det[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/pwrseq_sm_fault_det[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/pwrseq_sm_fault_det[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/reached_sm_wait_powerok/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/reg_cpu0_d0_vp_p0v9_en_r/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/reg_cpu0_p1v8_en_r/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/reg_cpu0_vdd_core_en_r/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/reg_cpu_por_n/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pwrseq_slave_inst/reg_main_efuse_en/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/reg_p1v1_en_r/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/reg_p3v3_en_r/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pwrseq_slave_inst/reg_p5v_en_r/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pwrseq_slave_inst/reg_p5v_stby_en_r/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/reg_pex_reset_r_n/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pwrseq_slave_inst/reg_pvcc_hpmos_cpu_en_r/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
r_BMC_UID_CPLD_N/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
r_pal_led_hel_gr_r/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
r_pal_led_hel_red_r/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
r_pwm_D_fan_limit_use[0][4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
r_pwm_D_fan_pre_limit[0][4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
r_uid_led_ctl[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
r_uid_led_ctl[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
r_uid_led_ctl[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
r_uid_led_ctl[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
r_uid_led_ctl[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
r_uid_led_ctl[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
r_uid_led_ctl[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
r_uid_led_ctl[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
rom_bios_bk_rst_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
rom_bios_ma_rst_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
scpld_to_mcpld_data_filter[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[8]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[9]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[10]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[11]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[12]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[13]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[14]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[15]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[16]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[17]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[18]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[19]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[20]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[21]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[22]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[23]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[24]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[25]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[26]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[27]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[28]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[29]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[30]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[31]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[32]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[33]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[34]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[35]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[36]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[37]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[38]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[39]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[45]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[47]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[48]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[51]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[52]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[53]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[54]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[55]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[58]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[59]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[60]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[61]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[62]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[63]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[64]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[65]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[66]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[67]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[68]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[69]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[70]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[71]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[72]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[73]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[74]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[75]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[79]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[80]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[89]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[90]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[91]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[92]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[93]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[94]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[95]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[96]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[97]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[98]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[99]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[100]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[101]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[102]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[103]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[104]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[108]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[109]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[110]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[301]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[302]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[303]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[304]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[305]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[306]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[307]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[308]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[316]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[317]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[318]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[319]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[320]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[321]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[322]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[323]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[324]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[325]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[326]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[327]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[328]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[329]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[330]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[331]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[332]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[333]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[334]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[335]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[336]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[337]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[338]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[339]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[340]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[348]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[349]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[350]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[351]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[352]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[353]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[354]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[355]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[356]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[357]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[358]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[359]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[360]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[361]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[362]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[363]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[364]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[365]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[366]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[367]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[368]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[369]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[370]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[371]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[372]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[373]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[380]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[381]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[382]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[383]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[384]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[385]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[386]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[387]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[388]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[389]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[390]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[391]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[392]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[393]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[394]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[395]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[396]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[397]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[398]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[399]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[400]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[401]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[402]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[403]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[404]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[405]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[406]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[407]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[408]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[409]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[410]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[411]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[412]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[415]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[416]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[419]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[420]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[421]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[422]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[423]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[424]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[425]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
scpld_to_mcpld_data_filter[426]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
singal_p0/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
singal_p1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
singal_s0/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
singal_s1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
soft_shutdown/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
state/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
sync_data_high1/dout[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
sync_data_high1/dout[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
sync_data_high1/ff_s1[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
sync_data_high1/ff_s1[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
sync_data_low/dout[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
sync_data_low/dout[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
sync_data_low/dout[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
sync_data_low/ff_s1[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
sync_data_low/ff_s1[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
sync_data_low/ff_s1[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
system_reset_inst/pal_sys_reset/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
time_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
time_cnt[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
time_cnt[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
time_cnt[6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
time_cnt[8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
time_cnt[10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
time_cnt[12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
time_cnt[14]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
time_cnt[16]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
time_cnt[18]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
time_cnt[20]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
timer_gen_inst/N34_ac3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
timer_gen_inst/N58_5_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
timer_gen_inst/N58_5_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
timer_gen_inst/clk_0p5hz/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/clk_1hz/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/clk_4hz/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/clk_6m25/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/cnt20ns[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/cnt20ns[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/nsec_tmr[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/nsec_tmr[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/nsec_tmr[2]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
timer_gen_inst/nsec_tmr[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
timer_gen_inst/nsec_tmr[5]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
timer_gen_inst/sec_tmr[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/sec_tmr[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
timer_gen_inst/sec_tmr[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
timer_gen_inst/sec_tmr[6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
timer_gen_inst/sec_tmr[8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
timer_gen_inst/sec_tmr[10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
timer_gen_inst/sec_tmr[12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
timer_gen_inst/sec_tmr[14]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
timer_gen_inst/t1ms/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/t1s/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/t1us/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/t2ms/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/t16us/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/t32ms/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/t32us_e/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/t64ms/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/t80ns/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/t128ms/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/t256ms/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/t512ms/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/t512us/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/usec_tmr[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/usec_tmr[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/usec_tmr[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/usec_tmr[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/usec_tmr[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1.ser_data_tri/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
uart_master_u1.ser_data_tri/opit_1;gopIOBUFIOL
Pin
DIN_ISERDES;2
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
OUT;2
T;2
TQ_CAS_OUT;2
CE_TSREG;1
CLK;1
DIN_MIPI;1
DQ_DLY_IN;1
I;1
IN;1
IN_HS;1
MI;1
SR;1
TD1;1
TS;1

Inst
uart_master_u1/N61/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N75_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N177.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
uart_master_u1/N210_ac2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N272_1_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N272_1_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N276/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N276_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N276_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N276_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N276_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N276_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N276_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N353/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N359/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N371_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N371_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N393_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N397_10_1_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N421_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N423/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N445_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N457_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N457_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/bps_count_bit[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/bps_count_bit[1]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_master_u1/bps_count_bit[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_master_u1/bps_count_bit[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_master_u1/curr_state_fsm[2:0]_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/curr_state_fsm[2:0]_12_1_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/curr_state_fsm[2:0]_25/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/curr_state_fsm[2:0]_63/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/curr_state_reg[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/curr_state_reg[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/curr_state_reg[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/curr_state_reg[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/curr_state_reg[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/curr_state_reg[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/curr_state_reg[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/curr_state_reg[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/data_count[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/data_count[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/data_count[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/data_count[3]/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/data_count[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/det_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/det_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/det_pluse_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/det_pluse_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/det_pluse_cnt[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/det_pluse_reg[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u1/det_pluse_reg[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u1/det_timeout/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/last_state[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/last_state[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/last_state[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/par_data_out[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u1/par_data_out[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u1/par_data_out[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u1/par_data_out[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u1/par_data_out[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u1/par_data_out[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u1/par_data_out[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u1/par_data_out[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u1/read_flag/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/reg_par_data_out[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/reg_par_data_out[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/reg_par_data_out[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/reg_par_data_out[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/reg_par_data_out[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/reg_par_data_out[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/reg_par_data_out[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/reg_par_data_out[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/reg_par_data_out[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/reg_par_data_out[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/reg_par_data_out[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/reg_par_data_out[19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/reg_par_data_out[20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/reg_par_data_out[21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/ser_data_out/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
uart_master_u1/ser_data_out_tri_enable/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/ser_data_tri_en_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/wait_time[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/wait_time[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2.ser_data_tri/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
uart_master_u2.ser_data_tri/opit_1;gopIOBUFIOL
Pin
DIN_ISERDES;2
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
OUT;2
T;2
TQ_CAS_OUT;2
CE_TSREG;1
CLK;1
DIN_MIPI;1
DQ_DLY_IN;1
I;1
IN;1
IN_HS;1
MI;1
SR;1
TD1;1
TS;1

Inst
uart_master_u2/N75_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N177.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
uart_master_u2/N210_ac2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N272_1_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N272_1_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N276/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N276_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N276_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N276_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N276_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N276_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N276_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N353/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N359/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N371_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N371_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N393_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N397_10_1_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N421_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N423/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N445_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N457_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N457_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/bps_count_bit[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/bps_count_bit[1]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_master_u2/bps_count_bit[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_master_u2/bps_count_bit[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_master_u2/curr_state_fsm[2:0]_3/gateop;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/curr_state_fsm[2:0]_12_1_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/curr_state_fsm[2:0]_25/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/curr_state_reg[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/curr_state_reg[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/curr_state_reg[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/curr_state_reg[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/curr_state_reg[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/curr_state_reg[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/curr_state_reg[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/data_count[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/data_count[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/data_count[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/data_count[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/data_count[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/det_pluse_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/det_pluse_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/det_pluse_cnt[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/det_pluse_reg[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u2/det_pluse_reg[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u2/last_state[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/last_state[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/last_state[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/par_data_out[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u2/par_data_out[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u2/par_data_out[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u2/par_data_out[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u2/par_data_out[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u2/par_data_out[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u2/par_data_out[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
gopCLKROUTE_A_CD_69_168;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
gopCLKROUTE_A_CD_87_156;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
gopCLKROUTE_A_AB_63_120;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
gopCLKROUTE_A_CD_57_168;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
gopCLKROUTE_S_CD_87_163;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
gopCLKROUTE_A_CD_57_174;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
gopCLKROUTE_S_AB_51_145;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
gopCLKROUTE_A_CD_57_60;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
gopCLKROUTE_S_AB_111_67;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
gopCLKROUTE_S_CD_99_103;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
gopCLKROUTE_S_AB_39_151;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
gopCLKROUTE_S_CD_39_151;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
gopCLKROUTE_A_CD_39_150;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
gopCLKROUTE_S_CD_51_162;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
gopCLKROUTE_S_CD_105_156;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
gopCLKROUTE_A_CD_93_144;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
gopCLKROUTE_A_CD_69_96;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
gopCLKROUTE_S_AB_105_43;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
gopCLKROUTE_S_AB_105_49;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
gopCLKROUTE_S_AB_105_61;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
gopCLKROUTE_S_AB_105_67;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Net
Edge_Detect_u3/r_signal_c;
Edge_Detect_u3/r_signal_d;
N68;
N594;
N726_4;
N1075;
N1075_13;
N1103;
N1210;
N1312;
N1334_inv;
N1499;
N1506;
N1508;
N1513;
N1523;
N1524;
N1526;
N1529;
N1538;
N1628;
N1700_0;
N1703;
N1804;
UID_Function_u0/Edge_Detect_U0/r_signal_a;
UID_Function_u0/Edge_Detect_U0/r_signal_b;
UID_Function_u0/Edge_Detect_U2/r_signal_a;
UID_Function_u0/Edge_Detect_U2/r_signal_b;
UID_Function_u0/N8;
UID_Function_u0/N216;
UID_Function_u0/N221;
UID_Function_u0/N265;
UID_Function_u0/N433;
UID_Function_u0/N443;
UID_Function_u0/N451;
UID_Function_u0/N455;
UID_Function_u0/_N856;
UID_Function_u0/_N880;
UID_Function_u0/_N910;
UID_Function_u0/_N1809;
UID_Function_u0/_N1811;
UID_Function_u0/_N1813;
UID_Function_u0/_N1817;
UID_Function_u0/_N1819;
UID_Function_u0/_N1821;
UID_Function_u0/_N10032;
UID_Function_u0/_N10037;
UID_Function_u0/_N11647;
UID_Function_u0/_N12167;
UID_Function_u0/_N12188;
UID_Function_u0/r_uid_long_flag;
UID_Function_u0/w_UID_BTN_RP_CPLD_N;
_GND0;
_GND1;
_GND2;
_GND3;
_GND4;
_GND5;
_GND6;
_GND7;
_GND8;
_GND9;
_GND10;
_GND11;
_GND12;
_GND13;
_GND14;
_GND15;
_GND16;
_GND17;
_GND18;
_GND19;
_GND20;
_GND21;
_GND22;
_GND23;
_GND24;
_GND25;
_GND26;
_GND27;
_GND28;
_GND29;
_GND30;
_GND31;
_GND32;
_GND33;
_GND34;
_GND35;
_GND36;
_GND37;
_GND38;
_GND39;
_GND40;
_GND41;
_GND42;
_GND43;
_GND44;
_GND45;
_GND46;
_GND47;
_GND48;
_GND49;
_GND50;
_GND51;
_GND52;
_GND53;
_GND54;
_GND55;
_GND56;
_GND57;
_GND58;
_GND59;
_GND60;
_GND61;
_GND62;
_GND63;
_GND64;
_GND65;
_GND66;
_GND67;
_GND68;
_GND69;
_GND70;
_GND71;
_GND72;
_GND73;
_GND74;
_GND75;
_GND76;
_GND77;
_GND78;
_GND79;
_GND80;
_GND81;
_GND82;
_GND83;
_GND84;
_GND85;
_GND86;
_GND87;
_GND88;
_GND89;
_GND90;
_GND91;
_GND92;
_GND93;
_GND94;
_GND95;
_GND96;
_GND97;
_GND98;
_GND99;
_GND100;
_GND101;
_GND102;
_GND103;
_GND104;
_GND105;
_GND106;
_GND107;
_GND108;
_GND109;
_GND110;
_GND111;
_GND112;
_GND113;
_GND114;
_GND115;
_GND116;
_GND117;
_GND118;
_GND119;
_GND120;
_GND121;
_GND122;
_GND123;
_GND124;
_GND125;
_GND126;
_GND127;
_GND128;
_GND129;
_GND130;
_GND131;
_GND132;
_GND133;
_GND134;
_GND135;
_GND136;
_GND137;
_GND138;
_GND139;
_GND140;
_GND141;
_GND142;
_GND143;
_GND144;
_GND145;
_GND146;
_GND147;
_GND148;
_GND149;
_GND150;
_GND151;
_GND152;
_GND153;
_GND154;
_GND155;
_GND156;
_GND157;
_GND158;
_GND159;
_GND160;
_GND161;
_GND162;
_GND163;
_GND164;
_GND165;
_GND166;
_GND167;
_GND168;
_GND169;
_GND170;
_GND171;
_GND172;
_GND173;
_GND174;
_GND175;
_GND176;
_GND177;
_GND178;
_GND179;
_GND180;
_GND181;
_GND182;
_GND183;
_GND184;
_GND185;
_GND186;
_GND187;
_GND188;
_GND189;
_GND190;
_GND191;
_GND192;
_GND193;
_GND194;
_GND195;
_GND196;
_GND197;
_GND198;
_GND199;
_GND200;
_GND201;
_GND202;
_GND203;
_GND204;
_GND205;
_GND206;
_GND207;
_GND208;
_GND209;
_GND210;
_GND211;
_GND212;
_GND213;
_GND214;
_GND215;
_GND216;
_GND217;
_GND218;
_GND219;
_GND220;
_GND221;
_N0;
_N53;
_N54;
_N55;
_N130;
_N148;
_N170;
_N192;
_N198;
_N206;
_N228;
_N292;
_N310;
_N354;
_N378;
_N398;
_N406;
_N414;
_N428;
_N436;
_N452;
_N460;
_N510;
_N596;
_N616;
_N624;
_N632;
_N638;
_N648;
_N656;
_N668;
_N674;
_N682;
_N690;
_N698;
_N800;
_N818;
_N830;
_N1722;
_N1724;
_N1726;
_N1728;
_N1730;
_N1732;
_N1734;
_N1736;
_N1738;
_N1740;
_N1742;
_N1744;
_N1746;
_N1748;
_N1752;
_N1754;
_N1756;
_N1758;
_N1760;
_N1762;
_N1764;
_N1766;
_N1768;
_N1770;
_N1772;
_N1774;
_N1776;
_N1780;
_N1782;
_N1784;
_N1786;
_N1788;
_N1790;
_N1792;
_N1794;
_N1796;
_N1798;
_N1800;
_N1802;
_N1804;
_N1960;
_N1962;
_N1964;
_N1966;
_N1968;
_N1970;
_N1972;
_N1974;
_N1976;
_N2097;
_N2128;
_N2129;
_N2130;
_N2131;
_N2132;
_N2133;
_N2134;
_N2136;
_N2137;
_N9862;
_N9867;
_N9874;
_N9878;
_N9955;
_N9967;
_N9971;
_N9989;
_N9990;
_N9992;
_N10003;
_N10038;
_N10089;
_N10119;
_N10161;
_N10162;
_N10169;
_N10170;
_N10171;
_N10172;
_N10175;
_N10179;
_N10181;
_N10182;
_N11158;
_N11431;
_N11465;
_N11469;
_N11473;
_N11480;
_N11484;
_N11488;
_N11491;
_N11496;
_N11500;
_N11504;
_N11506;
_N11519;
_N11525;
_N11550;
_N11551;
_N11598;
_N11629;
_N11757;
_N11759;
_N11769;
_N11831;
_N11832;
_N11867;
_N11953;
_N11954;
_N11956;
_N11957;
_N11958;
_N11976;
_N11986;
_N11988;
_N12010;
_N12044;
_N12045;
_N12047;
_N12048;
_N12050;
_N12087;
_N12092;
_N12093;
_N12110;
_N12111;
_N12146;
_N12150;
_N12152;
_N12179;
_N12181;
_N12229;
_N12286;
_N12298;
_N12299;
_N12306;
_VCC0;
_VCC1;
_VCC2;
_VCC3;
_VCC4;
_VCC5;
_VCC6;
_VCC7;
_VCC8;
_VCC9;
_VCC10;
_VCC11;
_VCC12;
_VCC13;
_VCC14;
_VCC15;
_VCC16;
_VCC17;
_VCC18;
_VCC19;
_VCC20;
_VCC21;
_VCC22;
_VCC23;
_VCC24;
_VCC25;
_VCC26;
_VCC27;
_VCC28;
_VCC29;
_VCC30;
_VCC31;
_VCC32;
_VCC33;
_VCC34;
_VCC35;
_VCC36;
_VCC37;
_VCC38;
_VCC39;
_VCC40;
_VCC41;
_VCC42;
_VCC43;
_VCC44;
_VCC45;
_VCC46;
_VCC47;
_VCC48;
_VCC49;
_VCC50;
_VCC51;
_VCC52;
_VCC53;
_VCC54;
_VCC55;
_VCC56;
_VCC57;
_VCC58;
_VCC59;
_VCC60;
_VCC61;
_VCC62;
_VCC63;
_VCC64;
_VCC65;
_VCC66;
_VCC67;
_VCC68;
_VCC69;
_VCC70;
_VCC71;
_VCC72;
_VCC73;
_VCC74;
_VCC75;
_VCC76;
_VCC77;
_VCC78;
_VCC79;
_VCC80;
_VCC81;
_VCC82;
_VCC83;
_VCC84;
_VCC85;
_VCC86;
_VCC87;
_VCC88;
_VCC89;
_VCC90;
_VCC91;
_VCC92;
_VCC93;
_VCC94;
_VCC95;
_VCC96;
_VCC97;
_VCC98;
_VCC99;
_VCC100;
_VCC101;
_VCC102;
_VCC103;
_VCC104;
_VCC105;
_VCC106;
_VCC107;
_VCC108;
_VCC109;
_VCC110;
_VCC111;
_VCC112;
_VCC113;
_VCC114;
_VCC115;
_VCC116;
_VCC117;
_VCC118;
_VCC119;
_VCC120;
_VCC121;
_VCC122;
_VCC123;
_VCC124;
_VCC125;
_VCC126;
_VCC127;
_VCC128;
_VCC129;
_VCC130;
_VCC131;
_VCC132;
_VCC133;
_VCC134;
_VCC135;
_VCC136;
_VCC137;
_VCC138;
_VCC139;
_VCC140;
_VCC141;
_VCC142;
_VCC143;
_VCC144;
_VCC145;
_VCC146;
_VCC147;
_VCC148;
_VCC149;
_VCC150;
_VCC151;
_VCC152;
_VCC153;
_VCC154;
_VCC155;
_VCC156;
_VCC157;
_VCC158;
_VCC159;
_VCC160;
_VCC161;
_VCC162;
_VCC163;
_VCC164;
_VCC165;
_VCC166;
_VCC167;
_VCC168;
_VCC169;
_VCC170;
_VCC171;
_VCC172;
_VCC173;
_VCC174;
_VCC175;
_VCC176;
_VCC177;
_VCC178;
_VCC179;
_VCC180;
_VCC181;
_VCC182;
_VCC183;
_VCC184;
_VCC185;
_VCC186;
_VCC187;
_VCC188;
_VCC189;
_VCC190;
_VCC191;
_VCC192;
_VCC193;
_VCC194;
_VCC195;
_VCC196;
_VCC197;
_VCC198;
_VCC199;
_VCC200;
_VCC201;
_VCC202;
_VCC203;
_VCC204;
_VCC205;
_VCC206;
_VCC207;
_VCC208;
_VCC209;
_VCC210;
_VCC211;
_VCC212;
_VCC213;
_VCC214;
_VCC215;
_VCC216;
_VCC217;
_VCC218;
_VCC219;
_VCC220;
_VCC221;
any_lim_recov_fault;
any_pwr_fault_det;
aux_pcycle;
bmc_cpld_i2c_ram_u0.i2c_slave_bmc_u0.i2c_slave_basic0_u0.io_sda_tri/ntI;
bmc_cpld_i2c_ram_u0.i2c_slave_bmc_u0.i2c_slave_basic0_u0.io_sda_tri/ntO;
bmc_cpld_i2c_ram_u0.i2c_slave_bmc_u0.i2c_slave_basic0_u0.io_sda_tri/ntT;
bmc_cpld_i2c_ram_u0/N467;
bmc_cpld_i2c_ram_u0/N476;
bmc_cpld_i2c_ram_u0/N494;
bmc_cpld_i2c_ram_u0/N503;
bmc_cpld_i2c_ram_u0/N512;
bmc_cpld_i2c_ram_u0/N521;
bmc_cpld_i2c_ram_u0/N530;
bmc_cpld_i2c_ram_u0/N543;
bmc_cpld_i2c_ram_u0/N552;
bmc_cpld_i2c_ram_u0/N561;
bmc_cpld_i2c_ram_u0/N579;
bmc_cpld_i2c_ram_u0/N588;
bmc_cpld_i2c_ram_u0/N597;
bmc_cpld_i2c_ram_u0/N606;
bmc_cpld_i2c_ram_u0/N624;
bmc_cpld_i2c_ram_u0/N633;
bmc_cpld_i2c_ram_u0/N642;
bmc_cpld_i2c_ram_u0/N651;
bmc_cpld_i2c_ram_u0/N660;
bmc_cpld_i2c_ram_u0/N669;
bmc_cpld_i2c_ram_u0/N678;
bmc_cpld_i2c_ram_u0/N687;
bmc_cpld_i2c_ram_u0/N696;
bmc_cpld_i2c_ram_u0/N705;
bmc_cpld_i2c_ram_u0/N714;
bmc_cpld_i2c_ram_u0/N723;
bmc_cpld_i2c_ram_u0/N732;
bmc_cpld_i2c_ram_u0/N1430;
bmc_cpld_i2c_ram_u0/N1436;
bmc_cpld_i2c_ram_u0/N1461;
bmc_cpld_i2c_ram_u0/N1472_1_inv;
bmc_cpld_i2c_ram_u0/_N1825;
bmc_cpld_i2c_ram_u0/_N1827;
bmc_cpld_i2c_ram_u0/_N1981;
bmc_cpld_i2c_ram_u0/_N1983;
bmc_cpld_i2c_ram_u0/_N2209;
bmc_cpld_i2c_ram_u0/_N2211;
bmc_cpld_i2c_ram_u0/_N2212;
bmc_cpld_i2c_ram_u0/_N2213;
bmc_cpld_i2c_ram_u0/_N2214;
bmc_cpld_i2c_ram_u0/_N2215;
bmc_cpld_i2c_ram_u0/_N2216;
bmc_cpld_i2c_ram_u0/_N2217;
bmc_cpld_i2c_ram_u0/_N2218;
bmc_cpld_i2c_ram_u0/_N2219;
bmc_cpld_i2c_ram_u0/_N2220;
bmc_cpld_i2c_ram_u0/_N2274;
bmc_cpld_i2c_ram_u0/_N2279;
bmc_cpld_i2c_ram_u0/_N2280;
bmc_cpld_i2c_ram_u0/_N2281;
bmc_cpld_i2c_ram_u0/_N2301;
bmc_cpld_i2c_ram_u0/_N2302;
bmc_cpld_i2c_ram_u0/_N2307;
bmc_cpld_i2c_ram_u0/_N2308;
bmc_cpld_i2c_ram_u0/_N2361;
bmc_cpld_i2c_ram_u0/_N2365;
bmc_cpld_i2c_ram_u0/_N2366;
bmc_cpld_i2c_ram_u0/_N2367;
bmc_cpld_i2c_ram_u0/_N2368;
bmc_cpld_i2c_ram_u0/_N2369;
bmc_cpld_i2c_ram_u0/_N2393;
bmc_cpld_i2c_ram_u0/_N2405;
bmc_cpld_i2c_ram_u0/_N2406;
bmc_cpld_i2c_ram_u0/_N2407;
bmc_cpld_i2c_ram_u0/_N2408;
bmc_cpld_i2c_ram_u0/_N2411;
bmc_cpld_i2c_ram_u0/_N2412;
bmc_cpld_i2c_ram_u0/_N2418;
bmc_cpld_i2c_ram_u0/_N2485;
bmc_cpld_i2c_ram_u0/_N2486;
bmc_cpld_i2c_ram_u0/_N2501;
bmc_cpld_i2c_ram_u0/_N2502;
bmc_cpld_i2c_ram_u0/_N2503;
bmc_cpld_i2c_ram_u0/_N2504;
bmc_cpld_i2c_ram_u0/_N2505;
bmc_cpld_i2c_ram_u0/_N2506;
bmc_cpld_i2c_ram_u0/_N2507;
bmc_cpld_i2c_ram_u0/_N2508;
bmc_cpld_i2c_ram_u0/_N2600;
bmc_cpld_i2c_ram_u0/_N2601;
bmc_cpld_i2c_ram_u0/_N2603;
bmc_cpld_i2c_ram_u0/_N2604;
bmc_cpld_i2c_ram_u0/_N2624;
bmc_cpld_i2c_ram_u0/_N2625;
bmc_cpld_i2c_ram_u0/_N2627;
bmc_cpld_i2c_ram_u0/_N2628;
bmc_cpld_i2c_ram_u0/_N2629;
bmc_cpld_i2c_ram_u0/_N2630;
bmc_cpld_i2c_ram_u0/_N2631;
bmc_cpld_i2c_ram_u0/_N2634;
bmc_cpld_i2c_ram_u0/_N2650;
bmc_cpld_i2c_ram_u0/_N2685;
bmc_cpld_i2c_ram_u0/_N2686;
bmc_cpld_i2c_ram_u0/_N2687;
bmc_cpld_i2c_ram_u0/_N2688;
bmc_cpld_i2c_ram_u0/_N2689;
bmc_cpld_i2c_ram_u0/_N2691;
bmc_cpld_i2c_ram_u0/_N2692;
bmc_cpld_i2c_ram_u0/_N2706;
bmc_cpld_i2c_ram_u0/_N2744;
bmc_cpld_i2c_ram_u0/_N2745;
bmc_cpld_i2c_ram_u0/_N2746;
bmc_cpld_i2c_ram_u0/_N2747;
bmc_cpld_i2c_ram_u0/_N2748;
bmc_cpld_i2c_ram_u0/_N2813;
bmc_cpld_i2c_ram_u0/_N2814;
bmc_cpld_i2c_ram_u0/_N2815;
bmc_cpld_i2c_ram_u0/_N2816;
bmc_cpld_i2c_ram_u0/_N2817;
bmc_cpld_i2c_ram_u0/_N2818;
bmc_cpld_i2c_ram_u0/_N2819;
bmc_cpld_i2c_ram_u0/_N2820;
bmc_cpld_i2c_ram_u0/_N2869;
bmc_cpld_i2c_ram_u0/_N2870;
bmc_cpld_i2c_ram_u0/_N2919;
bmc_cpld_i2c_ram_u0/_N2923;
bmc_cpld_i2c_ram_u0/_N2925;
bmc_cpld_i2c_ram_u0/_N2926;
bmc_cpld_i2c_ram_u0/_N2927;
bmc_cpld_i2c_ram_u0/_N2928;
bmc_cpld_i2c_ram_u0/_N2929;
bmc_cpld_i2c_ram_u0/_N2930;
bmc_cpld_i2c_ram_u0/_N2931;
bmc_cpld_i2c_ram_u0/_N2932;
bmc_cpld_i2c_ram_u0/_N3031;
bmc_cpld_i2c_ram_u0/_N3032;
bmc_cpld_i2c_ram_u0/_N3033;
bmc_cpld_i2c_ram_u0/_N3034;
bmc_cpld_i2c_ram_u0/_N3035;
bmc_cpld_i2c_ram_u0/_N3036;
bmc_cpld_i2c_ram_u0/_N3079;
bmc_cpld_i2c_ram_u0/_N3083;
bmc_cpld_i2c_ram_u0/_N3087;
bmc_cpld_i2c_ram_u0/_N3088;
bmc_cpld_i2c_ram_u0/_N3089;
bmc_cpld_i2c_ram_u0/_N3090;
bmc_cpld_i2c_ram_u0/_N3091;
bmc_cpld_i2c_ram_u0/_N3092;
bmc_cpld_i2c_ram_u0/_N3093;
bmc_cpld_i2c_ram_u0/_N3094;
bmc_cpld_i2c_ram_u0/_N3101;
bmc_cpld_i2c_ram_u0/_N3102;
bmc_cpld_i2c_ram_u0/_N3114;
bmc_cpld_i2c_ram_u0/_N3125;
bmc_cpld_i2c_ram_u0/_N3126;
bmc_cpld_i2c_ram_u0/_N3127;
bmc_cpld_i2c_ram_u0/_N3128;
bmc_cpld_i2c_ram_u0/_N3129;
bmc_cpld_i2c_ram_u0/_N3130;
bmc_cpld_i2c_ram_u0/_N3131;
bmc_cpld_i2c_ram_u0/_N3132;
bmc_cpld_i2c_ram_u0/_N9577;
bmc_cpld_i2c_ram_u0/_N9813;
bmc_cpld_i2c_ram_u0/_N9815;
bmc_cpld_i2c_ram_u0/_N9816;
bmc_cpld_i2c_ram_u0/_N9819;
bmc_cpld_i2c_ram_u0/_N9821;
bmc_cpld_i2c_ram_u0/_N9824;
bmc_cpld_i2c_ram_u0/_N9826;
bmc_cpld_i2c_ram_u0/_N9827;
bmc_cpld_i2c_ram_u0/_N9829;
bmc_cpld_i2c_ram_u0/_N9830;
bmc_cpld_i2c_ram_u0/_N9835;
bmc_cpld_i2c_ram_u0/_N9837;
bmc_cpld_i2c_ram_u0/_N9854;
bmc_cpld_i2c_ram_u0/_N9861;
bmc_cpld_i2c_ram_u0/_N9863;
bmc_cpld_i2c_ram_u0/_N10959;
bmc_cpld_i2c_ram_u0/_N11444;
bmc_cpld_i2c_ram_u0/_N11776;
bmc_cpld_i2c_ram_u0/_N11778;
bmc_cpld_i2c_ram_u0/_N11780;
bmc_cpld_i2c_ram_u0/_N11860;
bmc_cpld_i2c_ram_u0/_N12065;
bmc_cpld_i2c_ram_u0/_N12066;
bmc_cpld_i2c_ram_u0/_N12282;
bmc_cpld_i2c_ram_u0/bios_eeprom_wp;
bmc_cpld_i2c_ram_u0/bmc_read_flag;
bmc_cpld_i2c_ram_u0/bmc_uid_update;
bmc_cpld_i2c_ram_u0/fan_wdt_en;
bmc_cpld_i2c_ram_u0/fan_wdt_timeout;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N7;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N16;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N30;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N48;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N116;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N134_inv;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/_N1832;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/_N1834;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/_N1836;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/_N1838;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/_N1840;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/_N1842;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/_N1844;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/_N1854;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/_N1856;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/_N1858;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/_N1860;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/_N1862;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/_N1864;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/_N1866;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/_N1870;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/_N1872;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/_N1874;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/_N1876;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/_N1878;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/_N1880;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/_N1882;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/_N1884;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/_N1987;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/_N1989;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/_N1991;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/_N1993;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/_N1995;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/_N1997;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/_N1999;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/_N11663;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/_N11664;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/_N11665;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/_N11681;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N263_inv;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N304;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N305;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N310;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N311;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N323;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N471;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N500;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N502;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N503;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N719;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/_N3;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/_N1848;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/_N1850;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/_N2148;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/_N2157;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/_N10047;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/_N10064;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/_N10070;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/_N10072;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/_N10075;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/_N11216;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/_N11217;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/_N11218;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/_N11221;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/_N11224;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/_N11225;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/_N11226;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/_N11227;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/_N11230;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/_N11233;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/_N11612;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/_N12099;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/_N12159;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/_N12171;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/_N12175;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_1ms_clk_0;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_1ms_clk_1;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg[9]_;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_data_in_lock;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_scl_0;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sda_0;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sda_1;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sda_data;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sda_en_inv;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_timeout_rst_n;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/w_rst;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/w_scl_in;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/w_scl_neg;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/w_sda_in;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_addr_hit;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_data_vld1;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_data_vld2;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_write_byte_cnt[1]_;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_write_byte_cnt[2]_;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_write_byte_cnt[3]_;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_write_byte_cnt[4]_;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_write_byte_cnt[5]_;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_write_byte_cnt[6]_;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_write_byte_cnt[7]_;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_write_byte_cnt[8]_;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_write_byte_cnt[9]_;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_write_byte_cnt[10]_;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_write_byte_cnt[11]_;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_write_byte_cnt[12]_;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_write_byte_cnt[13]_;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_write_byte_cnt[14]_;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_write_byte_cnt[15]_;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_data_vld;
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_stop;
bmc_cpld_i2c_ram_u0/physical_pwrbtn_mask;
bmc_cpld_i2c_ram_u0/pwrbtn_bl_mask;
bmc_cpld_i2c_ram_u0/vwire_pwrbtn_bl;
bmc_cpld_i2c_ram_u0/w_WR;
bmc_cpld_i2c_ram_u0/w_i2c_command_1_;
bmc_cpld_i2c_ram_u0/w_i2c_command_1__1;
bmc_cpld_i2c_ram_u0/w_i2c_command_3_;
bmc_cpld_i2c_ram_u0/w_i2c_command_6__3;
bmc_cpld_i2c_ram_u0/w_i2c_start;
bmc_ctrl_shutdown;
bmc_security_bypass;
bmcctl_front_nic_led;
clk_25m;
clk_50m;
cpu0_ddr_vdd_fault_det;
cpu0_p1v8_fault_det;
cpu0_pll_p1v8_fault_det;
cpu0_vdd_core_fault_det;
cpu0_vddq_fault_det;
cpu1_ddr_vdd_fault_det;
cpu1_p1v8_fault_det;
cpu1_pll_p1v8_fault_det;
cpu1_vdd_core_fault_det;
cpu1_vddq_fault_det;
cpu_gpio_ok;
cpu_power_off;
cpu_reboot;
cpu_reboot_S;
cpu_reboot_x;
db_alert_inst1/N90;
db_alert_inst1/N96;
db_i_dsd_uart_prsnt_n;
db_i_front_pal_intruder;
db_i_intruder_cable_inst_n;
db_i_pal_cpu0_d0_vp_0v9_pg;
db_i_pal_cpu0_d0_vph_1v8_pg;
db_i_pal_cpu0_d1_vp_0v9_pg;
db_i_pal_cpu0_d1_vph_1v8_pg;
db_i_pal_cpu0_ddr_vdd_pg;
db_i_pal_cpu0_p1v8_pg;
db_i_pal_cpu0_pll_p1v8_pg;
db_i_pal_cpu0_vdd_core_pg;
db_i_pal_cpu0_vddq_pg;
db_i_pal_cpu1_d0_vp_0v9_pg;
db_i_pal_cpu1_d0_vph_1v8_pg;
db_i_pal_cpu1_d1_vp_0v9_pg;
db_i_pal_cpu1_d1_vph_1v8_pg;
db_i_pal_cpu1_ddr_vdd_pg;
db_i_pal_cpu1_p1v8_pg;
db_i_pal_cpu1_pll_p1v8_pg;
db_i_pal_cpu1_vdd_core_pg;
db_i_pal_cpu1_vddq_pg;
db_i_pal_ocp1_fan_foo;
db_i_pal_p3v3_stby_bp_pgd;
db_i_pal_p5v_stby_pgd;
db_i_pal_p12v_cpu0_vin_pg;
db_i_pal_p12v_cpu1_vin_pg;
db_i_pal_pgd_p12v_droop;
db_i_pal_pgd_p12v_stby_droop;
db_i_pal_reat_bp_efuse_pg;
db_i_pal_vcc_1v1_pg;
db_i_ps1_dc_ok;
db_i_ps1_smb_alert;
db_i_ps2_dc_ok;
db_i_ps2_smb_alert;
db_inst_button/N697;
db_inst_button/N727;
db_inst_button/_N12131;
db_inst_button/_N12133;
db_inst_cpu_rail/N1756;
db_inst_cpu_rail/N1861;
db_inst_cpu_rail/N1876;
db_inst_cpu_rail/N1891;
db_inst_cpu_rail/N1906;
db_inst_cpu_rail/N1921;
db_inst_cpu_rail/N1936;
db_inst_cpu_rail/N1996;
db_inst_cpu_rail/N2011;
db_inst_cpu_rail/N2026;
db_inst_cpu_rail/N2041;
db_inst_cpu_rail/N2056;
db_inst_cpu_rail/N2071;
db_inst_cpu_rail/N2161;
db_inst_cpu_rail/N2176;
db_inst_cpu_rail/N2191;
db_inst_cpu_rail/N2206;
db_inst_cpu_rail/N2221;
db_inst_cpu_rail/N2236;
db_inst_cpu_rail/N2266;
db_inst_cpu_rail/N2371;
db_inst_cpu_rail/N2386;
db_inst_cpu_rail/N2401;
db_inst_cpu_rail/N2416;
db_inst_cpu_rail/N2431;
db_inst_cpu_rail/N2446;
db_inst_cpu_rail/N2461;
db_inst_cpu_rail/N2476;
db_inst_cpu_rail/N2491;
db_inst_cpu_rail/N2497;
db_inst_prsnt/N3;
db_inst_prsnt/N367_1;
db_inst_prsnt/N400_1;
db_inst_prsnt/N1620;
db_inst_prsnt/N1680;
db_inst_prsnt/N1725;
db_inst_prsnt/N1740;
db_inst_prsnt/N1755;
db_inst_prsnt/N1770;
db_inst_prsnt/N1785;
db_inst_prsnt/N1800;
db_inst_prsnt/N2175;
db_inst_prsnt/N2190;
db_inst_prsnt/N2205;
db_inst_prsnt/N2220;
db_inst_prsnt/N2235;
db_inst_prsnt/N2250;
db_inst_prsnt/N2265;
db_inst_prsnt/N2280;
db_inst_prsnt/N2295;
db_inst_prsnt/N2301;
db_inst_prsnt/_N11928;
db_inst_prsnt/_N11930;
db_inst_prsnt/_N11991;
db_inst_prsnt/_N11995;
db_inst_prsnt/_N11999;
db_inst_prsnt/_N12003;
db_inst_prsnt/_N12007;
db_inst_prsnt/_N12013;
db_inst_prsnt/_N12017;
db_inst_prsnt/_N12029;
db_inst_prsnt/_N12031;
db_inst_prsnt/_N12082;
db_inst_prsnt/_N12127;
db_inst_prsnt/_N12135;
db_inst_prsnt/_N12139;
db_inst_prsnt/_N12141;
db_inst_prsnt/_N12183;
db_inst_psu/N90;
db_inst_psu/N96;
db_inst_psu/_N11936;
db_inst_psu/_N12058;
db_intruder/N33;
db_intruder/N44;
db_ocp1_prsnt_n;
db_ocp2_prsnt_n;
db_ocp2_pvt_fan_on_aux;
db_ocp_pvt_fan_on_aux;
db_pal_riser1_prsnt_n;
db_pal_riser2_prsnt_n;
db_tpm_prsnt_n;
edge_delay_cpu_gpio_ok/N5;
edge_delay_cpu_gpio_ok/N21;
fault_clear;
force_reb_in;
genblk1[0].fan_pwm_tach_m/Edge_Detect_u0/r_signal_a;
genblk1[0].fan_pwm_tach_m/Edge_Detect_u0/r_signal_b;
genblk1[0].fan_pwm_tach_m/N11;
genblk1[0].fan_pwm_tach_m/N15_inv;
genblk1[0].fan_pwm_tach_m/_N11564;
genblk1[0].fan_pwm_tach_m/fan_pwm_cnt_u0/N16;
genblk1[0].fan_pwm_tach_m/fan_pwm_cnt_u0/_N1910;
genblk1[0].fan_pwm_tach_m/fan_pwm_cnt_u0/_N1912;
genblk1[0].fan_pwm_tach_m/fan_pwm_cnt_u0/_N1914;
genblk1[0].fan_pwm_tach_m/r_clr_pwm_cnt;
genblk1[1].fan_pwm_tach_m/N11;
genblk1[1].fan_pwm_tach_m/N15_inv;
genblk1[1].fan_pwm_tach_m/_N11655;
genblk1[1].fan_pwm_tach_m/fan_pwm_cnt_u0/N16;
genblk1[1].fan_pwm_tach_m/fan_pwm_cnt_u0/_N1918;
genblk1[1].fan_pwm_tach_m/fan_pwm_cnt_u0/_N1920;
genblk1[1].fan_pwm_tach_m/fan_pwm_cnt_u0/_N1922;
genblk1[1].fan_pwm_tach_m/r_clr_pwm_cnt;
i_BMC_I2C9_PAL_M_SCL1_R;
i_BMC_I2C9_PAL_M_SCL1_R_ibuf/ntD;
i_CLK_PAL_IN_25M;
i_CLK_PAL_IN_25M_ibuf/ntD;
i_CPLD_M_S_SGPIO_MISO;
i_CPLD_M_S_SGPIO_MISO_ibuf/ntD;
i_CPU0_D0_BIOS_OVER;
i_CPU0_D0_BIOS_OVER_ibuf/ntD;
i_CPU0_D0_PWR_CTR0_R;
i_CPU0_D0_PWR_CTR0_R_ibuf/ntD;
i_CPU0_D0_PWR_CTR1_R;
i_CPU0_D0_PWR_CTR1_R_ibuf/ntD;
i_CPU0_VR8_CAT_FLT;
i_CPU0_VR8_CAT_FLT_ibuf/ntD;
i_CPU0_VR_ALERT_N_R;
i_CPU0_VR_ALERT_N_R_ibuf/ntD;
i_CPU1_VR8_CAT_FLT;
i_CPU1_VR8_CAT_FLT_ibuf/ntD;
i_CPU1_VR_ALERT_N_R;
i_CPU1_VR_ALERT_N_R_ibuf/ntD;
i_FRONT_PAL_INTRUDER;
i_FRONT_PAL_INTRUDER_ibuf/ntD;
i_INTRUDER_CABLE_INST_N;
i_INTRUDER_CABLE_INST_N_ibuf/ntD;
i_PAL_BMCUID_BUTTON_R;
i_PAL_BMCUID_BUTTON_R_ibuf/ntD;
i_PAL_CPU0_D0_VPH_1V8_PG;
i_PAL_CPU0_D0_VPH_1V8_PG_ibuf/ntD;
i_PAL_CPU0_D0_VP_0V9_PG;
i_PAL_CPU0_D0_VP_0V9_PG_ibuf/ntD;
i_PAL_CPU0_D1_VPH_1V8_PG;
i_PAL_CPU0_D1_VPH_1V8_PG_ibuf/ntD;
i_PAL_CPU0_D1_VP_0V9_PG;
i_PAL_CPU0_D1_VP_0V9_PG_ibuf/ntD;
i_PAL_CPU0_DDR_VDD_PG;
i_PAL_CPU0_DDR_VDD_PG_ibuf/ntD;
i_PAL_CPU0_P1V8_PG;
i_PAL_CPU0_P1V8_PG_ibuf/ntD;
i_PAL_CPU0_PLL_P1V8_PG;
i_PAL_CPU0_PLL_P1V8_PG_ibuf/ntD;
i_PAL_CPU0_VDDQ_P1V1_PG;
i_PAL_CPU0_VDDQ_P1V1_PG_ibuf/ntD;
i_PAL_CPU0_VDD_VCORE_P0V8_PG;
i_PAL_CPU0_VDD_VCORE_P0V8_PG_ibuf/ntD;
i_PAL_CPU1_D0_VPH_1V8_PG;
i_PAL_CPU1_D0_VPH_1V8_PG_ibuf/ntD;
i_PAL_CPU1_D0_VP_0V9_PG;
i_PAL_CPU1_D0_VP_0V9_PG_ibuf/ntD;
i_PAL_CPU1_D1_VPH_1V8_PG;
i_PAL_CPU1_D1_VPH_1V8_PG_ibuf/ntD;
i_PAL_CPU1_D1_VP_0V9_PG;
i_PAL_CPU1_D1_VP_0V9_PG_ibuf/ntD;
i_PAL_CPU1_DDR_VDD_PG;
i_PAL_CPU1_DDR_VDD_PG_ibuf/ntD;
i_PAL_CPU1_P1V8_PG;
i_PAL_CPU1_P1V8_PG_ibuf/ntD;
i_PAL_CPU1_PLL_P1V8_PG;
i_PAL_CPU1_PLL_P1V8_PG_ibuf/ntD;
i_PAL_CPU1_VDDQ_P1V1_PG;
i_PAL_CPU1_VDDQ_P1V1_PG_ibuf/ntD;
i_PAL_CPU1_VDD_VCORE_P0V8_PG;
i_PAL_CPU1_VDD_VCORE_P0V8_PG_ibuf/ntD;
i_PAL_P3V3_STBY_PGD;
i_PAL_P3V3_STBY_PGD_ibuf/ntD;
i_PAL_P3V3_STBY_PGD_inv;
i_PAL_P5V_STBY_PGD;
i_PAL_P5V_STBY_PGD_ibuf/ntD;
i_PAL_P12V_CPU0_VIN_PG;
i_PAL_P12V_CPU0_VIN_PG_ibuf/ntD;
i_PAL_P12V_CPU1_VIN_PG;
i_PAL_P12V_CPU1_VIN_PG_ibuf/ntD;
i_PAL_PGD_P12V_DROOP;
i_PAL_PGD_P12V_DROOP_ibuf/ntD;
i_PAL_PGD_P12V_STBY_DROOP;
i_PAL_PGD_P12V_STBY_DROOP_ibuf/ntD;
i_PAL_PS1_ACFAIL;
i_PAL_PS1_ACFAIL_ibuf/ntD;
i_PAL_PS1_DCOK;
i_PAL_PS1_DCOK_ibuf/ntD;
i_PAL_PS1_PRSNT;
i_PAL_PS1_PRSNT_ibuf/ntD;
i_PAL_PS1_SMB_ALERT_TO_FPGA;
i_PAL_PS1_SMB_ALERT_TO_FPGA_ibuf/ntD;
i_PAL_PS2_ACFAIL;
i_PAL_PS2_ACFAIL_ibuf/ntD;
i_PAL_PS2_DCOK;
i_PAL_PS2_DCOK_ibuf/ntD;
i_PAL_PS2_PRSNT;
i_PAL_PS2_PRSNT_ibuf/ntD;
i_PAL_PS2_SMB_ALERT_TO_FPGA;
i_PAL_PS2_SMB_ALERT_TO_FPGA_ibuf/ntD;
i_PAL_REAT_BP_EFUSE_PG;
i_PAL_REAT_BP_EFUSE_PG_ibuf/ntD;
i_PAL_RTC_INTB;
i_PAL_RTC_INTB_ibuf/ntD;
i_PAL_VCC_1V1_PG;
i_PAL_VCC_1V1_PG_ibuf/ntD;
i_SMB_PEHP_CPU0_3V3_ALERT_N;
i_SMB_PEHP_CPU0_3V3_ALERT_N_ibuf/ntD;
i_SMB_PEHP_CPU1_3V3_ALERT_N;
i_SMB_PEHP_CPU1_3V3_ALERT_N_ibuf/ntD;
inst_mcpld_to_scpld_p2s/N42_349;
inst_mcpld_to_scpld_p2s/N42_350;
inst_mcpld_to_scpld_p2s/N569;
inst_mcpld_to_scpld_p2s/N575;
inst_mcpld_to_scpld_p2s/_N2003;
inst_mcpld_to_scpld_p2s/_N2005;
inst_mcpld_to_scpld_p2s/_N2007;
inst_mcpld_to_scpld_p2s/_N3207;
inst_mcpld_to_scpld_p2s/_N3211;
inst_mcpld_to_scpld_p2s/_N3218;
inst_mcpld_to_scpld_p2s/_N3222;
inst_mcpld_to_scpld_p2s/_N3226;
inst_mcpld_to_scpld_p2s/_N3237;
inst_mcpld_to_scpld_p2s/_N3241;
inst_mcpld_to_scpld_p2s/_N3243;
inst_mcpld_to_scpld_p2s/_N3245;
inst_mcpld_to_scpld_p2s/_N3259;
inst_mcpld_to_scpld_p2s/_N3271;
inst_mcpld_to_scpld_p2s/_N3275;
inst_mcpld_to_scpld_p2s/_N3291;
inst_mcpld_to_scpld_p2s/_N3294;
inst_mcpld_to_scpld_p2s/_N3298;
inst_mcpld_to_scpld_p2s/_N3316;
inst_mcpld_to_scpld_p2s/_N3324;
inst_mcpld_to_scpld_p2s/_N3328;
inst_mcpld_to_scpld_p2s/_N3331;
inst_mcpld_to_scpld_p2s/_N3335;
inst_mcpld_to_scpld_p2s/_N3337;
inst_mcpld_to_scpld_p2s/_N3340;
inst_mcpld_to_scpld_p2s/_N11752;
inst_scpld_to_mcpld_s2p/N80;
inst_scpld_to_mcpld_s2p/N1115_inv;
inst_scpld_to_mcpld_s2p/_N1926;
inst_scpld_to_mcpld_s2p/_N1928;
inst_scpld_to_mcpld_s2p/_N1930;
inst_scpld_to_mcpld_s2p/_N1932;
inst_scpld_to_mcpld_s2p/_N9904;
inst_scpld_to_mcpld_s2p/_N9905;
inst_scpld_to_mcpld_s2p/_N9906;
inst_scpld_to_mcpld_s2p/_N9907;
inst_scpld_to_mcpld_s2p/_N9908;
inst_scpld_to_mcpld_s2p/_N9909;
inst_scpld_to_mcpld_s2p/_N9910;
inst_scpld_to_mcpld_s2p/_N9911;
inst_scpld_to_mcpld_s2p/_N9912;
inst_scpld_to_mcpld_s2p/_N9913;
inst_scpld_to_mcpld_s2p/_N9914;
inst_scpld_to_mcpld_s2p/_N9915;
inst_scpld_to_mcpld_s2p/_N9916;
inst_scpld_to_mcpld_s2p/_N9917;
inst_scpld_to_mcpld_s2p/_N9918;
inst_scpld_to_mcpld_s2p/_N9920;
inst_scpld_to_mcpld_s2p/_N9921;
inst_scpld_to_mcpld_s2p/_N9922;
inst_scpld_to_mcpld_s2p/_N9923;
inst_scpld_to_mcpld_s2p/_N9924;
inst_scpld_to_mcpld_s2p/_N9929;
inst_scpld_to_mcpld_s2p/_N9930;
inst_scpld_to_mcpld_s2p/_N9931;
inst_scpld_to_mcpld_s2p/_N9934;
inst_scpld_to_mcpld_s2p/_N9935;
inst_scpld_to_mcpld_s2p/_N9936;
inst_scpld_to_mcpld_s2p/_N9937;
inst_scpld_to_mcpld_s2p/_N9938;
inst_scpld_to_mcpld_s2p/_N9939;
inst_scpld_to_mcpld_s2p/_N9940;
inst_scpld_to_mcpld_s2p/_N9941;
inst_scpld_to_mcpld_s2p/_N9942;
inst_scpld_to_mcpld_s2p/_N9943;
inst_scpld_to_mcpld_s2p/_N9944;
inst_scpld_to_mcpld_s2p/_N9945;
inst_scpld_to_mcpld_s2p/_N9948;
inst_scpld_to_mcpld_s2p/_N9949;
inst_scpld_to_mcpld_s2p/_N9950;
inst_scpld_to_mcpld_s2p/_N10517;
inst_scpld_to_mcpld_s2p/_N10518;
inst_scpld_to_mcpld_s2p/sclk_pp;
inst_scpld_to_mcpld_s2p/sclk_pp_r;
inst_scpld_to_mcpld_s2p/sclk_r;
inst_scpld_to_mcpld_s2p/tick_pp;
io_BMC_I2C9_PAL_M_SDA_R_iobuf/ntI;
io_BMC_I2C9_PAL_M_SDA_R_iobuf/ntO;
io_BMC_I2C9_PAL_M_SDA_R_iobuf/ntT;
ntR0;
ntR1;
ntR2;
ntR3;
ntR4;
ntR5;
ntR6;
ntR7;
ntR8;
ntR9;
ntR10;
ntR11;
ntR12;
ntR13;
ntR14;
ntR15;
ntR16;
ntR17;
ntR18;
ntR19;
ntR20;
ntR21;
ntR22;
ntR23;
ntR24;
ntR25;
ntR26;
ntR27;
ntR28;
ntR29;
ntR30;
ntR31;
ntR32;
ntR33;
ntR34;
ntR35;
ntR36;
ntR37;
ntR38;
ntR39;
ntR40;
ntR41;
ntR42;
ntR43;
ntR44;
ntR45;
ntR46;
ntR47;
ntR48;
ntR49;
ntR50;
ntR51;
ntR52;
ntR53;
ntR54;
ntR55;
ntR56;
ntR57;
ntR58;
ntR59;
ntR60;
ntR61;
ntR62;
ntR63;
ntR64;
ntR65;
ntR66;
ntR67;
ntR68;
ntR69;
ntR70;
ntR71;
ntR72;
ntR73;
ntR74;
ntR75;
ntR76;
ntR77;
ntR78;
ntR79;
ntR80;
ntR81;
ntR82;
ntR83;
ntR84;
ntR85;
ntR86;
ntR87;
ntR88;
ntR89;
ntR90;
ntR91;
ntR92;
ntR93;
ntR94;
ntR95;
ntR96;
ntR97;
ntR98;
ntR99;
ntR100;
ntR101;
ntR102;
ntR103;
ntR104;
ntR105;
ntR106;
ntR107;
ntR108;
ntR109;
ntR110;
ntR111;
ntR112;
ntR113;
ntR114;
ntR115;
ntR116;
ntR117;
ntR118;
ntR119;
ntR120;
ntR121;
ntR122;
ntR123;
ntR124;
ntR125;
ntR126;
ntR127;
ntR128;
ntR129;
ntR130;
ntR131;
ntR132;
ntR133;
ntR134;
ntR135;
ntR136;
ntR137;
ntR138;
ntR139;
ntR140;
ntR141;
ntR142;
ntR143;
ntR144;
ntR145;
ntR146;
ntR147;
ntR148;
ntR149;
ntR150;
ntR151;
ntR152;
ntR153;
ntR154;
ntR155;
ntR156;
ntR157;
ntR158;
ntR159;
ntR160;
ntR161;
ntR162;
ntR163;
ntR164;
ntR165;
ntR166;
ntR167;
ntR168;
ntR169;
ntR170;
ntR171;
ntR172;
ntR173;
ntR174;
ntR175;
ntR176;
ntR177;
ntR178;
ntR179;
ntR180;
ntR181;
ntR182;
ntR183;
ntR184;
ntR185;
ntR186;
ntR187;
ntR188;
ntR189;
ntR190;
ntR191;
ntR192;
ntR193;
ntR194;
ntR195;
ntR196;
ntR197;
ntR198;
ntR199;
ntR200;
ntR201;
ntR202;
ntR203;
ntR204;
ntR205;
ntR206;
ntR207;
ntR208;
ntR209;
ntR210;
ntR211;
ntR212;
ntR213;
ntR214;
ntR215;
ntR216;
ntR217;
ntR218;
ntR219;
ntR220;
ntR221;
ntR222;
ntR223;
ntR224;
ntR225;
ntR226;
ntR227;
ntR228;
ntR229;
ntR230;
ntR231;
ntR232;
ntR233;
ntR234;
ntR235;
ntR236;
ntR237;
ntR238;
ntR239;
ntR240;
ntR241;
ntR242;
ntR243;
ntR244;
ntR245;
ntR246;
ntR247;
ntR248;
ntR249;
ntR250;
ntR251;
ntR252;
ntR253;
ntR254;
ntR255;
ntR256;
ntR257;
ntR258;
ntR259;
ntR260;
ntR261;
ntR262;
ntR263;
ntR264;
ntR265;
ntR266;
ntR267;
ntR268;
ntR269;
ntR270;
ntR271;
ntR272;
ntR273;
ntR274;
ntR275;
ntR276;
ntR277;
ntR278;
ntR279;
ntR280;
ntR281;
ntR282;
ntR283;
ntR284;
ntR285;
ntR286;
ntR287;
ntR288;
ntR289;
ntR290;
ntR291;
ntR292;
ntR293;
ntR294;
ntR295;
ntR296;
ntR297;
ntR298;
ntR299;
ntR300;
ntR301;
ntR302;
ntR303;
ntR304;
ntR305;
ntR306;
ntR307;
ntR308;
ntR309;
ntR310;
ntR311;
ntR312;
ntR313;
ntR314;
ntR315;
ntR316;
ntR317;
ntR318;
ntR319;
ntR320;
ntR321;
ntR322;
ntR323;
ntR324;
ntR325;
ntR326;
ntR327;
ntR328;
ntR329;
ntR330;
ntR331;
ntR332;
ntR333;
ntR334;
ntR335;
ntR336;
ntR337;
ntR338;
ntR339;
ntR340;
ntR341;
ntR342;
ntR343;
ntR344;
ntR345;
ntR346;
ntR347;
ntR348;
ntR349;
ntR350;
ntR351;
ntR352;
ntR353;
ntR354;
ntR355;
ntR356;
ntR357;
ntR358;
ntR359;
ntR360;
ntR361;
ntR362;
ntR363;
ntR364;
ntR365;
ntR366;
ntR367;
ntR368;
ntR369;
ntR370;
ntR371;
ntR372;
ntR373;
ntR374;
nt_hard_wire_0;
nt_hard_wire_1;
nt_hard_wire_2;
nt_hard_wire_3;
nt_hard_wire_4;
nt_hard_wire_5;
nt_hard_wire_6;
nt_hard_wire_7;
nt_hard_wire_8;
nt_hard_wire_9;
nt_hard_wire_10;
nt_hard_wire_11;
nt_hard_wire_12;
nt_hard_wire_13;
nt_hard_wire_14;
nt_hard_wire_15;
nt_hard_wire_16;
nt_hard_wire_17;
nt_hard_wire_18;
nt_hard_wire_19;
nt_hard_wire_20;
nt_hard_wire_21;
nt_hard_wire_22;
nt_hard_wire_23;
nt_hard_wire_24;
nt_hard_wire_25;
nt_hard_wire_26;
nt_hard_wire_27;
nt_hard_wire_28;
nt_hard_wire_29;
nt_hard_wire_30;
nt_hard_wire_31;
nt_hard_wire_32;
nt_hard_wire_33;
nt_hard_wire_34;
nt_hard_wire_35;
nt_hard_wire_36;
nt_hard_wire_37;
nt_hard_wire_38;
nt_hard_wire_39;
nt_hard_wire_40;
nt_hard_wire_41;
nt_hard_wire_42;
nt_hard_wire_43;
nt_hard_wire_44;
nt_hard_wire_45;
nt_hard_wire_46;
nt_hard_wire_47;
nt_hard_wire_48;
nt_hard_wire_49;
nt_hard_wire_50;
nt_hard_wire_51;
nt_hard_wire_52;
nt_hard_wire_53;
nt_hard_wire_54;
nt_hard_wire_55;
nt_hard_wire_56;
nt_hard_wire_57;
nt_hard_wire_58;
nt_hard_wire_59;
nt_hard_wire_60;
nt_hard_wire_61;
nt_hard_wire_62;
nt_hard_wire_63;
nt_hard_wire_64;
nt_hard_wire_65;
nt_hard_wire_66;
nt_hard_wire_67;
nt_hard_wire_68;
nt_hard_wire_69;
nt_hard_wire_70;
nt_hard_wire_71;
nt_hard_wire_72;
nt_hard_wire_73;
nt_hard_wire_74;
nt_hard_wire_75;
nt_hard_wire_76;
nt_hard_wire_77;
nt_hard_wire_78;
nt_hard_wire_79;
nt_hard_wire_80;
nt_hard_wire_81;
nt_hard_wire_82;
nt_hard_wire_83;
nt_hard_wire_84;
nt_hard_wire_85;
nt_hard_wire_86;
nt_hard_wire_87;
nt_hard_wire_88;
nt_hard_wire_89;
nt_hard_wire_90;
nt_hard_wire_91;
nt_hard_wire_92;
nt_hard_wire_93;
nt_hard_wire_94;
nt_hard_wire_95;
nt_hard_wire_96;
nt_hard_wire_97;
nt_hard_wire_98;
nt_hard_wire_99;
nt_hard_wire_100;
nt_hard_wire_101;
nt_hard_wire_102;
nt_hard_wire_103;
nt_hard_wire_104;
nt_hard_wire_105;
nt_hard_wire_106;
nt_hard_wire_107;
nt_hard_wire_108;
nt_hard_wire_109;
nt_hard_wire_110;
nt_hard_wire_111;
nt_hard_wire_112;
nt_hard_wire_113;
nt_hard_wire_114;
nt_hard_wire_115;
nt_hard_wire_116;
nt_hard_wire_117;
nt_hard_wire_118;
nt_hard_wire_119;
nt_hard_wire_120;
nt_hard_wire_121;
nt_hard_wire_122;
nt_hard_wire_123;
nt_hard_wire_124;
nt_hard_wire_125;
nt_hard_wire_126;
nt_hard_wire_127;
nt_hard_wire_128;
nt_i_BMC_I2C9_PAL_M_SCL1_R;
nt_i_CPLD_M_S_SGPIO_MISO;
nt_i_CPU0_D0_BIOS_OVER;
nt_i_CPU0_D0_PWR_CTR0_R;
nt_i_CPU0_D0_PWR_CTR1_R;
nt_i_CPU0_VR8_CAT_FLT;
nt_i_CPU0_VR_ALERT_N_R;
nt_i_CPU1_VR8_CAT_FLT;
nt_i_CPU1_VR_ALERT_N_R;
nt_i_FRONT_PAL_INTRUDER;
nt_i_INTRUDER_CABLE_INST_N;
nt_i_PAL_BMCUID_BUTTON_R;
nt_i_PAL_CPU0_D0_VPH_1V8_PG;
nt_i_PAL_CPU0_D0_VP_0V9_PG;
nt_i_PAL_CPU0_D1_VPH_1V8_PG;
nt_i_PAL_CPU0_D1_VP_0V9_PG;
nt_i_PAL_CPU0_DDR_VDD_PG;
nt_i_PAL_CPU0_P1V8_PG;
nt_i_PAL_CPU0_PLL_P1V8_PG;
nt_i_PAL_CPU0_VDDQ_P1V1_PG;
nt_i_PAL_CPU0_VDD_VCORE_P0V8_PG;
nt_i_PAL_CPU1_D0_VPH_1V8_PG;
nt_i_PAL_CPU1_D0_VP_0V9_PG;
nt_i_PAL_CPU1_D1_VPH_1V8_PG;
nt_i_PAL_CPU1_D1_VP_0V9_PG;
nt_i_PAL_CPU1_DDR_VDD_PG;
nt_i_PAL_CPU1_P1V8_PG;
nt_i_PAL_CPU1_PLL_P1V8_PG;
nt_i_PAL_CPU1_VDDQ_P1V1_PG;
nt_i_PAL_CPU1_VDD_VCORE_P0V8_PG;
nt_i_PAL_P3V3_STBY_PGD;
nt_i_PAL_P5V_STBY_PGD;
nt_i_PAL_P12V_CPU0_VIN_PG;
nt_i_PAL_P12V_CPU1_VIN_PG;
nt_i_PAL_PGD_P12V_DROOP;
nt_i_PAL_PGD_P12V_STBY_DROOP;
nt_i_PAL_PS1_ACFAIL;
nt_i_PAL_PS1_DCOK;
nt_i_PAL_PS1_PRSNT;
nt_i_PAL_PS1_SMB_ALERT_TO_FPGA;
nt_i_PAL_PS2_ACFAIL;
nt_i_PAL_PS2_DCOK;
nt_i_PAL_PS2_PRSNT;
nt_i_PAL_PS2_SMB_ALERT_TO_FPGA;
nt_i_PAL_REAT_BP_EFUSE_PG;
nt_i_PAL_RTC_INTB;
nt_i_PAL_VCC_1V1_PG;
nt_i_SMB_PEHP_CPU0_3V3_ALERT_N;
nt_i_SMB_PEHP_CPU1_3V3_ALERT_N;
nt_io_BMC_I2C9_PAL_M_SDA1_R;
nt_io_BMC_I2C9_PAL_M_SDA_R;
nt_io_PAL_BP1_PWR_ON_R;
nt_io_PAL_BP2_PWR_ON_R;
nt_o_BIOS0_RST_N_R;
nt_o_BIOS1_RST_N_R;
nt_o_CPLD_M_S_SGPIO1_CLK_R;
nt_o_CPLD_M_S_SGPIO1_LD_N_R;
nt_o_CPLD_M_S_SGPIO1_MOSI_R;
nt_o_CPLD_M_S_SGPIO_CLK_R;
nt_o_CPLD_M_S_SGPIO_LD_N_R;
nt_o_CPLD_M_S_SGPIO_MOSI_R;
nt_o_CPU0_D1_SPIO_MOSI;
nt_o_CPU0_D0123_SOCKET_ID_R;
nt_o_CPU0_I2C_TRAN_EN_R;
nt_o_CPU1_D0_SOFT_SHUTDOWN_INT_N;
nt_o_CPU1_D0123_SOCKET_ID_R;
nt_o_CPU1_I2C_TRAN_EN_R;
nt_o_CPU1_POR_N_R;
nt_o_FAN_P12V_DISCHARGE_R;
nt_o_FT_CPU0_SCP_BOOT_FROM_FLASH_R;
nt_o_FT_CPU1_SCP_BOOT_FROM_FLASH_R;
nt_o_PAL_BMC_PERST_N_R;
nt_o_PAL_BMC_PREST_N_R;
nt_o_PAL_BMC_SRST_R;
nt_o_PAL_CPU0_D0_VPH_1V8_EN;
nt_o_PAL_CPU0_D0_VP_0V9_EN;
nt_o_PAL_CPU0_D1_VPH_1V8_EN;
nt_o_PAL_CPU0_D1_VP_0V9_EN;
nt_o_PAL_CPU0_DDR_VDD_EN_R;
nt_o_PAL_CPU0_NVME_ALERT_N_R;
nt_o_PAL_CPU0_P1V8_EN_R;
nt_o_PAL_CPU0_PLL_P1V8_EN_R;
nt_o_PAL_CPU0_VDD_CORE_EN_R;
nt_o_PAL_CPU1_D0_VPH_1V8_EN;
nt_o_PAL_CPU1_D0_VP_0V9_EN;
nt_o_PAL_CPU1_D1_VPH_1V8_EN;
nt_o_PAL_CPU1_D1_VP_0V9_EN;
nt_o_PAL_CPU1_DDR_VDD_EN_R;
nt_o_PAL_CPU1_NVME_ALERT_N_R;
nt_o_PAL_CPU1_P1V8_EN_R;
nt_o_PAL_CPU1_PLL_P1V8_EN_R;
nt_o_PAL_CPU1_VDD_CORE_EN_R;
nt_o_PAL_CPU1_VR8_RESET_R;
nt_o_PAL_CPU1_VR_SELECT_N_R;
nt_o_PAL_DPLL_GPIO0_R;
nt_o_PAL_DPLL_GPIO1_R;
nt_o_PAL_DPLL_INIT_R;
nt_o_PAL_DPLL_RESET_R;
nt_o_PAL_FAN_FAIL_LED0_R;
nt_o_PAL_FAN_FAIL_LED1_R;
nt_o_PAL_FAN_FAIL_LED2_R;
nt_o_PAL_FAN_FAIL_LED3_R;
nt_o_PAL_FAN_NRML_LED0_R;
nt_o_PAL_FAN_NRML_LED1_R;
nt_o_PAL_FAN_NRML_LED2_R;
nt_o_PAL_FAN_NRML_LED3_R;
nt_o_PAL_P3V3_STBY_RST_R;
nt_o_PAL_P5V_STBY_EN_R;
nt_o_PAL_P12V_DISCHARGE_R;
nt_o_PAL_P12V_FAN0_EN_R;
nt_o_PAL_P12V_FAN1_EN_R;
nt_o_PAL_P12V_FAN2_EN_R;
nt_o_PAL_P12V_FAN3_EN_R;
nt_o_PAL_PVCC_HPMOS_CPU_EN_R;
nt_o_PAL_REAT_BP_EFUSE_EN_R;
nt_o_PAL_RISER2_SWITCH_EN;
nt_o_PAL_RST_CPU0_VPP_N_R;
nt_o_PAL_RST_CPU1_VPP_N_R;
nt_o_PAL_RTC_SELECT_N;
nt_o_PAL_SYS_EEPROM_BYPASS_N_R;
nt_o_PAL_TDO;
nt_o_PAL_VCC_1V1_EN_R;
nt_o_PAL_WX1860_NRST_R;
nt_o_PAL_WX1860_PERST_R;
ntclkbufg_0;
ntclkbufg_1;
ntioldly_0;
ntioldly_1;
ntioldly_2;
ntioldly_3;
ntioldly_4;
ntioldly_5;
ntioldly_6;
ntioldly_7;
ntioldly_8;
ntioldly_9;
ntioldly_10;
ntioldly_11;
ntioldly_12;
ntioldly_13;
ntioldly_14;
ntioldly_15;
ntioldly_16;
ntioldly_17;
ntioldly_18;
ntioldly_19;
ntioldly_20;
ntioldly_21;
ntioldly_22;
ntioldly_23;
ntioldly_24;
ntioldly_25;
ntioldly_26;
ntioldly_27;
ntioldly_28;
ntioldly_29;
ntioldly_30;
ntioldly_31;
ntioldly_32;
ntioldly_33;
ntioldly_34;
ntioldly_35;
ntioldly_36;
ntioldly_37;
ntioldly_38;
ntioldly_39;
ntioldly_40;
ntioldly_41;
ntioldly_42;
ntioldly_43;
ntioldly_44;
ntioldly_45;
ntioldly_46;
ntioldly_47;
ntioldly_48;
ntioldly_49;
ntioldly_50;
ntioldly_51;
ntioldly_52;
ntioldly_53;
o_BIOS0_RST_N_R;
o_BIOS0_RST_N_R_obuf/ntO;
o_BIOS1_RST_N_R;
o_BIOS1_RST_N_R_obuf/ntO;
o_CK440_SS_EN_R;
o_CK440_SS_EN_R_obuf/ntO;
o_CPLD_M_S_EXCHANGE_S1_R;
o_CPLD_M_S_EXCHANGE_S1_R_obuf/ntO;
o_CPLD_M_S_EXCHANGE_S3_R;
o_CPLD_M_S_EXCHANGE_S3_R_obuf/ntO;
o_CPLD_M_S_EXCHANGE_S4_R;
o_CPLD_M_S_EXCHANGE_S4_R_obuf/ntO;
o_CPLD_M_S_EXCHANGE_S5_R;
o_CPLD_M_S_EXCHANGE_S5_R_obuf/ntO;
o_CPLD_M_S_SGPIO1_CLK_R/ntO;
o_CPLD_M_S_SGPIO1_CLK_R/ntT;
o_CPLD_M_S_SGPIO1_LD_N_R/ntO;
o_CPLD_M_S_SGPIO1_LD_N_R/ntT;
o_CPLD_M_S_SGPIO1_MOSI_R/ntO;
o_CPLD_M_S_SGPIO1_MOSI_R/ntT;
o_CPLD_M_S_SGPIO_CLK_R;
o_CPLD_M_S_SGPIO_CLK_R_obuf/ntO;
o_CPLD_M_S_SGPIO_LD_N_R;
o_CPLD_M_S_SGPIO_LD_N_R_obuf/ntO;
o_CPLD_M_S_SGPIO_MOSI_R;
o_CPLD_M_S_SGPIO_MOSI_R_obuf/ntO;
o_CPU0_D0_SE_RECOVERY_R;
o_CPU0_D0_SE_RECOVERY_R_obuf/ntO;
o_CPU0_D0_SOFT_SHUTDOWN_INT_N;
o_CPU0_D0_SOFT_SHUTDOWN_INT_N_obuf/ntO;
o_CPU0_D1_SE_RECOVERY_R;
o_CPU0_D1_SE_RECOVERY_R_obuf/ntO;
o_CPU0_D1_SPIO_MOSI/ntO;
o_CPU0_D1_SPIO_MOSI/ntT;
o_CPU0_D0123_SOCKET_ID_R/ntO;
o_CPU0_D0123_SOCKET_ID_R/ntT;
o_CPU0_I2C_TRAN_EN_R;
o_CPU0_I2C_TRAN_EN_R_obuf/ntO;
o_CPU0_PE2_RST_N_R;
o_CPU0_PE2_RST_N_R_obuf/ntO;
o_CPU0_PE3_RST_N_R;
o_CPU0_PE3_RST_N_R_obuf/ntO;
o_CPU0_POR_N_R;
o_CPU0_POR_N_R_obuf/ntO;
o_CPU0_SB_EN_R;
o_CPU0_SB_EN_R_obuf/ntO;
o_CPU1_D0_SE_RECOVERY_R;
o_CPU1_D0_SE_RECOVERY_R_obuf/ntO;
o_CPU1_D0_SOFT_SHUTDOWN_INT_N;
o_CPU1_D0_SOFT_SHUTDOWN_INT_N_obuf/ntO;
o_CPU1_D1_SE_RECOVERY_R;
o_CPU1_D1_SE_RECOVERY_R_obuf/ntO;
o_CPU1_D0123_SOCKET_ID_R/ntO;
o_CPU1_D0123_SOCKET_ID_R/ntT;
o_CPU1_I2C_TRAN_EN_R;
o_CPU1_I2C_TRAN_EN_R_obuf/ntO;
o_CPU1_PE1_RST_N_R;
o_CPU1_PE1_RST_N_R_obuf/ntO;
o_CPU1_PE2_RST_N_R;
o_CPU1_PE2_RST_N_R_obuf/ntO;
o_CPU1_POR_N_R;
o_CPU1_POR_N_R_obuf/ntO;
o_CPU1_SB_EN_R;
o_CPU1_SB_EN_R_obuf/ntO;
o_FAN_P12V_DISCHARGE_R/ntO;
o_FAN_P12V_DISCHARGE_R/ntT;
o_FT_CPU0_SCP_BOOT_FROM_FLASH_R/ntO;
o_FT_CPU0_SCP_BOOT_FROM_FLASH_R/ntT;
o_FT_CPU1_SCP_BOOT_FROM_FLASH_R/ntO;
o_FT_CPU1_SCP_BOOT_FROM_FLASH_R/ntT;
o_P1V8_STBY_CPLD_EN_R;
o_P1V8_STBY_CPLD_EN_R_obuf/ntO;
o_P5V_USB_MB_DOWN_EN_R;
o_P5V_USB_MB_DOWN_EN_R_obuf/ntO;
o_P5V_USB_MB_UP_EN_R;
o_P5V_USB_MB_UP_EN_R_obuf/ntO;
o_PAL_88SE9230_RST_N_R;
o_PAL_88SE9230_RST_N_R_obuf/ntO;
o_PAL_BMC_PERST_N_R;
o_PAL_BMC_PERST_N_R_obuf/ntO;
o_PAL_BMC_PREST_N_R/ntO;
o_PAL_BMC_PREST_N_R/ntT;
o_PAL_BMC_SRST_R;
o_PAL_BMC_SRST_R_obuf/ntO;
o_PAL_CK440_PWRDN_N_R;
o_PAL_CK440_PWRDN_N_R_obuf/ntO;
o_PAL_CPU0_D0_VPH_1V8_EN;
o_PAL_CPU0_D0_VPH_1V8_EN_obuf/ntO;
o_PAL_CPU0_D0_VP_0V9_EN;
o_PAL_CPU0_D0_VP_0V9_EN_obuf/ntO;
o_PAL_CPU0_D1_VPH_1V8_EN;
o_PAL_CPU0_D1_VPH_1V8_EN_obuf/ntO;
o_PAL_CPU0_D1_VP_0V9_EN;
o_PAL_CPU0_D1_VP_0V9_EN_obuf/ntO;
o_PAL_CPU0_DDR_VDD_EN_R;
o_PAL_CPU0_DDR_VDD_EN_R_obuf/ntO;
o_PAL_CPU0_NVME_ALERT_N_R_tri/ntO;
o_PAL_CPU0_NVME_ALERT_N_R_tri/ntT;
o_PAL_CPU0_P1V8_EN_R;
o_PAL_CPU0_P1V8_EN_R_obuf/ntO;
o_PAL_CPU0_PLL_P1V8_EN_R;
o_PAL_CPU0_PLL_P1V8_EN_R_obuf/ntO;
o_PAL_CPU0_VDDQ_EN_R;
o_PAL_CPU0_VDDQ_EN_R_obuf/ntO;
o_PAL_CPU0_VDD_CORE_EN_R;
o_PAL_CPU0_VDD_CORE_EN_R_obuf/ntO;
o_PAL_CPU0_VR8_RESET_R;
o_PAL_CPU0_VR8_RESET_R_obuf/ntO;
o_PAL_CPU0_VR_SELECT_N_R;
o_PAL_CPU0_VR_SELECT_N_R_obuf/ntO;
o_PAL_CPU1_D0_VPH_1V8_EN;
o_PAL_CPU1_D0_VPH_1V8_EN_obuf/ntO;
o_PAL_CPU1_D0_VP_0V9_EN;
o_PAL_CPU1_D0_VP_0V9_EN_obuf/ntO;
o_PAL_CPU1_D1_VPH_1V8_EN;
o_PAL_CPU1_D1_VPH_1V8_EN_obuf/ntO;
o_PAL_CPU1_D1_VP_0V9_EN;
o_PAL_CPU1_D1_VP_0V9_EN_obuf/ntO;
o_PAL_CPU1_DDR_VDD_EN_R;
o_PAL_CPU1_DDR_VDD_EN_R_obuf/ntO;
o_PAL_CPU1_NVME_ALERT_N_R_tri/ntO;
o_PAL_CPU1_NVME_ALERT_N_R_tri/ntT;
o_PAL_CPU1_P1V8_EN_R;
o_PAL_CPU1_P1V8_EN_R_obuf/ntO;
o_PAL_CPU1_PLL_P1V8_EN_R;
o_PAL_CPU1_PLL_P1V8_EN_R_obuf/ntO;
o_PAL_CPU1_VDDQ_EN_R;
o_PAL_CPU1_VDDQ_EN_R_obuf/ntO;
o_PAL_CPU1_VDD_CORE_EN_R;
o_PAL_CPU1_VDD_CORE_EN_R_obuf/ntO;
o_PAL_CPU1_VR8_RESET_R;
o_PAL_CPU1_VR8_RESET_R_obuf/ntO;
o_PAL_CPU1_VR_SELECT_N_R;
o_PAL_CPU1_VR_SELECT_N_R_obuf/ntO;
o_PAL_DPLL_GPIO0_R/ntO;
o_PAL_DPLL_GPIO0_R/ntT;
o_PAL_DPLL_GPIO1_R/ntO;
o_PAL_DPLL_GPIO1_R/ntT;
o_PAL_DPLL_INIT_R/ntO;
o_PAL_DPLL_INIT_R/ntT;
o_PAL_DPLL_RESET_R/ntO;
o_PAL_DPLL_RESET_R/ntT;
o_PAL_FAN0_PWM_R;
o_PAL_FAN0_PWM_R_obuf/ntO;
o_PAL_FAN1_PWM_R;
o_PAL_FAN1_PWM_R_obuf/ntO;
o_PAL_FAN2_PWM_R;
o_PAL_FAN2_PWM_R_obuf/ntO;
o_PAL_FAN3_PWM_R;
o_PAL_FAN3_PWM_R_obuf/ntO;
o_PAL_FAN_FAIL_LED0_R_tri/ntO;
o_PAL_FAN_FAIL_LED0_R_tri/ntT;
o_PAL_FAN_FAIL_LED1_R_tri/ntO;
o_PAL_FAN_FAIL_LED1_R_tri/ntT;
o_PAL_FAN_FAIL_LED2_R_tri/ntO;
o_PAL_FAN_FAIL_LED2_R_tri/ntT;
o_PAL_FAN_FAIL_LED3_R_tri/ntO;
o_PAL_FAN_FAIL_LED3_R_tri/ntT;
o_PAL_FAN_NRML_LED0_R_tri/ntO;
o_PAL_FAN_NRML_LED0_R_tri/ntT;
o_PAL_FAN_NRML_LED1_R_tri/ntO;
o_PAL_FAN_NRML_LED1_R_tri/ntT;
o_PAL_FAN_NRML_LED2_R_tri/ntO;
o_PAL_FAN_NRML_LED2_R_tri/ntT;
o_PAL_FAN_NRML_LED3_R_tri/ntO;
o_PAL_FAN_NRML_LED3_R_tri/ntT;
o_PAL_P3V3_STBY_RST_R_tri/ntO;
o_PAL_P3V3_STBY_RST_R_tri/ntT;
o_PAL_P5V_BD_EN_R;
o_PAL_P5V_BD_EN_R_obuf/ntO;
o_PAL_P5V_STBY_EN_R;
o_PAL_P5V_STBY_EN_R_obuf/ntO;
o_PAL_P12V_CPU0_VIN_EN_R;
o_PAL_P12V_CPU0_VIN_EN_R_obuf/ntO;
o_PAL_P12V_CPU1_VIN_EN_R;
o_PAL_P12V_CPU1_VIN_EN_R_obuf/ntO;
o_PAL_P12V_DISCHARGE_R_tri/ntO;
o_PAL_P12V_DISCHARGE_R_tri/ntT;
o_PAL_P12V_FAN0_EN_R_tri/ntO;
o_PAL_P12V_FAN0_EN_R_tri/ntT;
o_PAL_P12V_FAN1_EN_R_tri/ntO;
o_PAL_P12V_FAN1_EN_R_tri/ntT;
o_PAL_P12V_FAN2_EN_R_tri/ntO;
o_PAL_P12V_FAN2_EN_R_tri/ntT;
o_PAL_P12V_FAN3_EN_R_tri/ntO;
o_PAL_P12V_FAN3_EN_R_tri/ntT;
o_PAL_P12V_RISER1_VIN_EN_R;
o_PAL_P12V_RISER1_VIN_EN_R_obuf/ntO;
o_PAL_P12V_RISER2_VIN_EN_R;
o_PAL_P12V_RISER2_VIN_EN_R_obuf/ntO;
o_PAL_PS1_P12V_ON_R;
o_PAL_PS1_P12V_ON_R_obuf/ntO;
o_PAL_PS2_P12V_ON_R;
o_PAL_PS2_P12V_ON_R_obuf/ntO;
o_PAL_PVCC_HPMOS_CPU_EN_R;
o_PAL_PVCC_HPMOS_CPU_EN_R_obuf/ntO;
o_PAL_PWR_LOM_EN_R;
o_PAL_PWR_LOM_EN_R_obuf/ntO;
o_PAL_REAT_BP_EFUSE_EN_R;
o_PAL_REAT_BP_EFUSE_EN_R_obuf/ntO;
o_PAL_RISER1_PWR_EN_R;
o_PAL_RISER1_PWR_EN_R_obuf/ntO;
o_PAL_RISER2_PWR_EN_R;
o_PAL_RISER2_PWR_EN_R_obuf/ntO;
o_PAL_RISER2_SWITCH_EN/ntO;
o_PAL_RISER2_SWITCH_EN/ntT;
o_PAL_RST_CPU0_VPP_N_R;
o_PAL_RST_CPU0_VPP_N_R_obuf/ntO;
o_PAL_RST_CPU1_VPP_N_R;
o_PAL_RST_CPU1_VPP_N_R_obuf/ntO;
o_PAL_RTC_SELECT_N;
o_PAL_RTC_SELECT_N_obuf/ntO;
o_PAL_SYS_EEPROM_BYPASS_N_R/ntO;
o_PAL_SYS_EEPROM_BYPASS_N_R/ntT;
o_PAL_TDO/ntO;
o_PAL_TDO/ntT;
o_PAL_UPD_VCC_3V3_EN_R;
o_PAL_UPD_VCC_3V3_EN_R_obuf/ntO;
o_PAL_VCC_1V1_EN_R;
o_PAL_VCC_1V1_EN_R_obuf/ntO;
o_PAL_WX1860_NRST_R/ntO;
o_PAL_WX1860_NRST_R/ntT;
o_PAL_WX1860_PERST_R/ntO;
o_PAL_WX1860_PERST_R/ntT;
o_PWR_88SE9230_P1V0_EN_R;
o_PWR_88SE9230_P1V0_EN_R_obuf/ntO;
o_PWR_88SE9230_P1V8_EN_R;
o_PWR_88SE9230_P1V8_EN_R_obuf/ntO;
ocp1_prsnt_n;
ocp2_prsnt_n;
p3v3_stby_bp_fault_det;
p5v_stby_fault_det;
p12v_cpu0_vin_fault_det;
p12v_cpu1_vin_fault_det;
p12v_reat_bp_efuse_fault_det;
pch_pwrbtn;
pch_pwrbtn_s;
pch_sys_reset;
pch_thrmtrip;
pfr_vpp_alert;
pgd_aux_system_sasd;
pll_inst/u_pll_e2/ntpllinmuxd_c;
pll_lock;
pme_filter_inst/pme_delayed_reg1_n;
pon_reset_db_n;
pon_reset_inst/master_reset_n_inv;
pon_reset_inst/pgd_aux_system_reg;
pon_reset_n;
power_button_inst/N41;
power_button_inst/force_off;
power_fault;
power_on_off;
power_wake_r_n;
pwrseq_master_inst/N15;
pwrseq_master_inst/N196;
pwrseq_master_inst/N221;
pwrseq_master_inst/N688;
pwrseq_master_inst/N697;
pwrseq_master_inst/N718;
pwrseq_master_inst/N874;
pwrseq_master_inst/N909_4;
pwrseq_master_inst/N960;
pwrseq_master_inst/_N29;
pwrseq_master_inst/_N34;
pwrseq_master_inst/_N42;
pwrseq_master_inst/_N49;
pwrseq_master_inst/_N63;
pwrseq_master_inst/_N92;
pwrseq_master_inst/_N97;
pwrseq_master_inst/_N157;
pwrseq_master_inst/_N1888;
pwrseq_master_inst/_N1890;
pwrseq_master_inst/_N1892;
pwrseq_master_inst/_N1894;
pwrseq_master_inst/_N2143;
pwrseq_master_inst/_N2145;
pwrseq_master_inst/_N9596;
pwrseq_master_inst/_N9621;
pwrseq_master_inst/_N10002;
pwrseq_master_inst/_N10051;
pwrseq_master_inst/_N10053;
pwrseq_master_inst/_N10055;
pwrseq_master_inst/_N10057;
pwrseq_master_inst/_N10059;
pwrseq_master_inst/_N10083;
pwrseq_master_inst/_N10139;
pwrseq_master_inst/_N10368;
pwrseq_master_inst/_N11439;
pwrseq_master_inst/_N11593;
pwrseq_master_inst/_N11710;
pwrseq_master_inst/_N11914;
pwrseq_master_inst/_N11917;
pwrseq_master_inst/_N11918;
pwrseq_master_inst/_N12177;
pwrseq_master_inst/_N12209;
pwrseq_master_inst/_N12211;
pwrseq_master_inst/_N12212;
pwrseq_master_inst/_N12218;
pwrseq_master_inst/_N12248;
pwrseq_master_inst/_N12259;
pwrseq_master_inst/_N12263;
pwrseq_master_inst/_N12265;
pwrseq_master_inst/assert_button_clr;
pwrseq_master_inst/assert_physical_button;
pwrseq_master_inst/assert_power_button;
pwrseq_master_inst/dc_on_wait_complete;
pwrseq_master_inst/disable_3v3_timeout;
pwrseq_master_inst/dsw_pwrok_timeout;
pwrseq_master_inst/edge_detect_button_ne_inst/signal_in_reg[1]_;
pwrseq_master_inst/edge_detect_ne_inst/signal_in_reg[0]_;
pwrseq_master_inst/edge_detect_ne_inst/signal_in_reg[1]_;
pwrseq_master_inst/efuse_critical_fail_en;
pwrseq_master_inst/efuse_watchdog_timeout;
pwrseq_master_inst/force_pwrbtn_n;
pwrseq_master_inst/off_state;
pwrseq_master_inst/pch_critical_fail_en;
pwrseq_master_inst/pch_state_trans_en;
pwrseq_master_inst/pch_thermtrip_n_delay;
pwrseq_master_inst/pch_watchdog_timeout;
pwrseq_master_inst/pchdsw_critical_fail_en;
pwrseq_master_inst/pchdsw_state_trans_en;
pwrseq_master_inst/pdn_watchdog_timeout;
pwrseq_master_inst/pf_on_wait_complete;
pwrseq_master_inst/po_failure_detected;
pwrseq_master_inst/po_failure_detected_set;
pwrseq_master_inst/po_on_wait_complete;
pwrseq_master_inst/pon_65ms_watchdog_timeout;
pwrseq_master_inst/psu_critical_fail_en;
pwrseq_master_inst/psu_watchdog_timeout;
pwrseq_master_inst/r_Pwrbtn_long;
pwrseq_master_inst/r_Pwrbtn_long_flag;
pwrseq_master_inst/ready_for_recov;
pwrseq_master_inst/rt_critical_fail_store;
pwrseq_master_inst/rt_failure_detected;
pwrseq_master_inst/sb_thermtrip_delay_inst/N21;
pwrseq_master_inst/st_critical_fail;
pwrseq_master_inst/st_halt_power_cycle;
pwrseq_master_inst/st_off_standby;
pwrseq_master_inst/st_ps_on;
pwrseq_master_inst/st_steady_pwrok;
pwrseq_master_inst/stby_failure_detected;
pwrseq_master_inst/turn_system_on;
pwrseq_master_inst/wait_steady_pwrok_fail_en;
pwrseq_master_inst/wdt_tick;
pwrseq_slave_inst/N1090;
pwrseq_slave_inst/N1183;
pwrseq_slave_inst/N1556;
pwrseq_slave_inst/N1649;
pwrseq_slave_inst/N3880;
pwrseq_slave_inst/N4153;
pwrseq_slave_inst/N4171;
pwrseq_slave_inst/_CPU_THERMTRIP_DETECT_BLOCK_[0].inst_cpu_thermtrip_fault_det/any_vrm_fault;
pwrseq_slave_inst/_CPU_THERMTRIP_DETECT_BLOCK_[0].inst_cpu_thermtrip_fault_det/chklive_en[0]_;
pwrseq_slave_inst/_CPU_THERMTRIP_DETECT_BLOCK_[1].inst_cpu_thermtrip_fault_det/any_vrm_fault;
pwrseq_slave_inst/_N10094;
pwrseq_slave_inst/_N10095;
pwrseq_slave_inst/_N11692;
pwrseq_slave_inst/_N11696;
pwrseq_slave_inst/_N11700;
pwrseq_slave_inst/_N11701;
pwrseq_slave_inst/_N11875;
pwrseq_slave_inst/_P12V_FAULT_DETECT_.p12_fault_detect_inst/_N11842;
pwrseq_slave_inst/_P12V_FAULT_DETECT_.p12_fault_detect_inst/_N11863;
pwrseq_slave_inst/_P12V_FAULT_DETECT_.p12_fault_detect_inst/any_vrm_fault;
pwrseq_slave_inst/_P12V_FAULT_DETECT_.p12_fault_detect_inst/chklive_en[0]_;
pwrseq_slave_inst/any_lim_recov_fault_c;
pwrseq_slave_inst/cpu0_d0_vp_p0v9_en_r_check;
pwrseq_slave_inst/cpu0_d0_vp_p0v9_en_r_inst/N21;
pwrseq_slave_inst/cpu0_d0_vp_p0v9_fault_det;
pwrseq_slave_inst/cpu0_d0_vp_p0v9_fault_detect_inst/_N11882;
pwrseq_slave_inst/cpu0_d0_vp_p0v9_fault_detect_inst/any_vrm_fault;
pwrseq_slave_inst/cpu0_d0_vph_p1v8_en_r_check;
pwrseq_slave_inst/cpu0_d0_vph_p1v8_en_r_inst/N21;
pwrseq_slave_inst/cpu0_d0_vph_p1v8_fault_det;
pwrseq_slave_inst/cpu0_d0_vph_p1v8_fault_detect_inst/_N11838;
pwrseq_slave_inst/cpu0_d0_vph_p1v8_fault_detect_inst/any_vrm_fault;
pwrseq_slave_inst/cpu0_d1_vp_p0v9_en_r_check;
pwrseq_slave_inst/cpu0_d1_vp_p0v9_en_r_inst/N21;
pwrseq_slave_inst/cpu0_d1_vp_p0v9_fault_det;
pwrseq_slave_inst/cpu0_d1_vp_p0v9_fault_detect_inst/_N11727;
pwrseq_slave_inst/cpu0_d1_vp_p0v9_fault_detect_inst/any_vrm_fault;
pwrseq_slave_inst/cpu0_d1_vph_p1v8_en_r_check;
pwrseq_slave_inst/cpu0_d1_vph_p1v8_en_r_inst/N21;
pwrseq_slave_inst/cpu0_d1_vph_p1v8_fault_det;
pwrseq_slave_inst/cpu0_d1_vph_p1v8_fault_detect_inst/_N11745;
pwrseq_slave_inst/cpu0_d1_vph_p1v8_fault_detect_inst/any_vrm_fault;
pwrseq_slave_inst/cpu0_ddr_vdd_en_r_check;
pwrseq_slave_inst/cpu0_ddr_vdd_en_r_check_inst/N21;
pwrseq_slave_inst/cpu0_ddr_vdd_fault_det_inst/_N11892;
pwrseq_slave_inst/cpu0_ddr_vdd_fault_det_inst/any_vrm_fault;
pwrseq_slave_inst/cpu0_p1v8_en_r_check;
pwrseq_slave_inst/cpu0_p1v8_en_r_check_inst/N21;
pwrseq_slave_inst/cpu0_p1v8_fault_det_inst/_N11887;
pwrseq_slave_inst/cpu0_p1v8_fault_det_inst/any_vrm_fault;
pwrseq_slave_inst/cpu0_pll_p1v8_en_r_check;
pwrseq_slave_inst/cpu0_pll_p1v8_en_r_check_inst/N21;
pwrseq_slave_inst/cpu0_pll_p1v8_fault_det_inst/_N11818;
pwrseq_slave_inst/cpu0_pll_p1v8_fault_det_inst/any_vrm_fault;
pwrseq_slave_inst/cpu0_vdd_core_en_r_check;
pwrseq_slave_inst/cpu0_vdd_core_en_r_check_inst/N21;
pwrseq_slave_inst/cpu0_vdd_core_fault_det_inst/_N11813;
pwrseq_slave_inst/cpu0_vdd_core_fault_det_inst/any_vrm_fault;
pwrseq_slave_inst/cpu0_vddq_en_r_check;
pwrseq_slave_inst/cpu0_vddq_en_r_check_inst/N21;
pwrseq_slave_inst/cpu0_vddq_fault_det_inst/_N11798;
pwrseq_slave_inst/cpu0_vddq_fault_det_inst/any_vrm_fault;
pwrseq_slave_inst/cpu1_d0_vp_p0v9_en_r_check;
pwrseq_slave_inst/cpu1_d0_vp_p0v9_en_r_inst/N21;
pwrseq_slave_inst/cpu1_d0_vp_p0v9_fault_det;
pwrseq_slave_inst/cpu1_d0_vp_p0v9_fault_detect_inst/_N11851;
pwrseq_slave_inst/cpu1_d0_vp_p0v9_fault_detect_inst/any_vrm_fault;
pwrseq_slave_inst/cpu1_d0_vph_p1v8_en_r_check;
pwrseq_slave_inst/cpu1_d0_vph_p1v8_en_r_inst/N21;
pwrseq_slave_inst/cpu1_d0_vph_p1v8_fault_det;
pwrseq_slave_inst/cpu1_d0_vph_p1v8_fault_detect_inst/_N11722;
pwrseq_slave_inst/cpu1_d0_vph_p1v8_fault_detect_inst/any_vrm_fault;
pwrseq_slave_inst/cpu1_d1_vp_p0v9_en_r_check;
pwrseq_slave_inst/cpu1_d1_vp_p0v9_en_r_inst/N21;
pwrseq_slave_inst/cpu1_d1_vp_p0v9_fault_det;
pwrseq_slave_inst/cpu1_d1_vp_p0v9_fault_detect_inst/_N11846;
pwrseq_slave_inst/cpu1_d1_vp_p0v9_fault_detect_inst/any_vrm_fault;
pwrseq_slave_inst/cpu1_d1_vph_p1v8_en_r_check;
pwrseq_slave_inst/cpu1_d1_vph_p1v8_en_r_inst/N21;
pwrseq_slave_inst/cpu1_d1_vph_p1v8_fault_det;
pwrseq_slave_inst/cpu1_d1_vph_p1v8_fault_detect_inst/_N11784;
pwrseq_slave_inst/cpu1_d1_vph_p1v8_fault_detect_inst/any_vrm_fault;
pwrseq_slave_inst/cpu1_ddr_vdd_en_r_check;
pwrseq_slave_inst/cpu1_ddr_vdd_en_r_check_inst/N21;
pwrseq_slave_inst/cpu1_ddr_vdd_fault_det_inst/_N11825;
pwrseq_slave_inst/cpu1_ddr_vdd_fault_det_inst/any_vrm_fault;
pwrseq_slave_inst/cpu1_p1v8_en_r_check;
pwrseq_slave_inst/cpu1_p1v8_en_r_check_inst/N21;
pwrseq_slave_inst/cpu1_p1v8_fault_det_inst/_N11808;
pwrseq_slave_inst/cpu1_p1v8_fault_det_inst/any_vrm_fault;
pwrseq_slave_inst/cpu1_pll_p1v8_en_r_check;
pwrseq_slave_inst/cpu1_pll_p1v8_en_r_check_inst/N21;
pwrseq_slave_inst/cpu1_pll_p1v8_fault_det_inst/_N11803;
pwrseq_slave_inst/cpu1_pll_p1v8_fault_det_inst/any_vrm_fault;
pwrseq_slave_inst/cpu1_vdd_core_en_r_check;
pwrseq_slave_inst/cpu1_vdd_core_en_r_check_inst/N21;
pwrseq_slave_inst/cpu1_vdd_core_fault_det_inst/_N11735;
pwrseq_slave_inst/cpu1_vdd_core_fault_det_inst/any_vrm_fault;
pwrseq_slave_inst/cpu1_vddq_en_r_check;
pwrseq_slave_inst/cpu1_vddq_en_r_check_inst/N21;
pwrseq_slave_inst/cpu1_vddq_fault_det_inst/_N11763;
pwrseq_slave_inst/cpu1_vddq_fault_det_inst/any_vrm_fault;
pwrseq_slave_inst/cpupwrok_en_check;
pwrseq_slave_inst/cpupwrok_en_check_inst/N19;
pwrseq_slave_inst/fault_save_en;
pwrseq_slave_inst/p1v1_en_r_check;
pwrseq_slave_inst/p1v1_en_r_check_inst/N21;
pwrseq_slave_inst/p1v1_fault_det_inst/_N11790;
pwrseq_slave_inst/p1v1_fault_det_inst/any_vrm_fault;
pwrseq_slave_inst/p3v3_stby_bp_fault_detect_inst/_N11909;
pwrseq_slave_inst/p3v3_stby_bp_fault_detect_inst/any_vrm_fault;
pwrseq_slave_inst/p5v_stby_en_r_check;
pwrseq_slave_inst/p5v_stby_en_r_check_inst/N21;
pwrseq_slave_inst/p5v_stby_fault_detect_inst/_N11900;
pwrseq_slave_inst/p5v_stby_fault_detect_inst/any_vrm_fault;
pwrseq_slave_inst/p12v_bp_rear_en_check;
pwrseq_slave_inst/p12v_bp_rear_en_check_inst/N21;
pwrseq_slave_inst/p12v_cpu0_vin_fault_fault_detect_inst/any_vrm_fault;
pwrseq_slave_inst/p12v_cpu0_vin_fault_fault_detect_inst/chklive_en[0]_;
pwrseq_slave_inst/p12v_cpu1_vin_fault_detect_inst/any_vrm_fault;
pwrseq_slave_inst/p12v_fault_det;
pwrseq_slave_inst/p12v_reat_bp_efuse_fault_detect_inst/_N11905;
pwrseq_slave_inst/p12v_reat_bp_efuse_fault_detect_inst/any_vrm_fault;
pwrseq_slave_inst/p12v_stby_droop_fault_det;
pwrseq_slave_inst/power_supply_on_check;
pwrseq_slave_inst/power_supply_on_check_inst/N21;
pwrseq_slave_inst/reg_cpu0_d0_vp_p0v9_en_r;
pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r;
pwrseq_slave_inst/reg_cpu0_p1v8_en_r;
pwrseq_slave_inst/reg_cpu0_vdd_core_en_r;
pwrseq_slave_inst/reg_main_efuse_en;
pwrseq_slave_inst/reg_p1v1_en_r;
pwrseq_slave_inst/reg_p3v3_en_r;
pwrseq_slave_inst/reg_p5v_en_r;
pwrseq_slave_inst/reg_p5v_stby_en_r;
pwrseq_slave_inst/st_disable_main_efuse;
pwrseq_slave_inst/st_en_5v;
pwrseq_slave_inst/st_reset_state;
pwrseq_slave_inst/st_reset_state_inv;
pwrseq_slave_inst/vcc_1v1_fault_det;
rom_bios_bk_rst;
rom_bios_ma_rst;
rst_btn_mask;
rtc_select_n;
s_bmc_shutdown;
s_bmc_sysrst_n;
s_bmc_wakeup_n;
singal_n;
singal_p;
singal_p0;
singal_p1;
singal_s0;
singal_s1;
state;
t0p5hz_clk;
t1hz_clk;
t1ms_tick;
t1s_tick;
t1us_tick;
t2ms_tick;
t6m25_clk;
t16us_tick;
t32ms_tick;
t64ms_tick;
t128ms_tick;
t256ms_tick;
t512us_tick;
timer_gen_inst/N62;
timer_gen_inst/N66;
timer_gen_inst/N70;
timer_gen_inst/N121;
timer_gen_inst/_N1718;
timer_gen_inst/_N1936;
timer_gen_inst/_N1938;
timer_gen_inst/_N1942;
timer_gen_inst/_N1944;
timer_gen_inst/_N1946;
timer_gen_inst/_N1948;
timer_gen_inst/_N1950;
timer_gen_inst/_N1952;
timer_gen_inst/_N9983;
timer_gen_inst/_N11558;
timer_gen_inst/t32us_e;
timer_gen_inst/t64ms_tick;
timer_gen_inst/t80ns;
timer_gen_inst/t512ms;
uart_master_u1.ser_data_tri/ntI;
uart_master_u1.ser_data_tri/ntO;
uart_master_u1.ser_data_tri/ntT;
uart_master_u1/N61;
uart_master_u1/N75;
uart_master_u1/N177;
uart_master_u1/N353;
uart_master_u1/N359;
uart_master_u1/N393;
uart_master_u1/N394;
uart_master_u1/N421_inv;
uart_master_u1/N423;
uart_master_u1/N445;
uart_master_u1/N457;
uart_master_u1/N493;
uart_master_u1/_N0_inv;
uart_master_u1/_N3;
uart_master_u1/_N25;
uart_master_u1/_N1544;
uart_master_u1/_N1903;
uart_master_u1/_N1905;
uart_master_u1/_N9695;
uart_master_u1/_N10030;
uart_master_u1/_N10153;
uart_master_u1/_N10154;
uart_master_u1/_N10155;
uart_master_u1/_N10156;
uart_master_u1/_N10157;
uart_master_u1/_N10158;
uart_master_u1/_N11616;
uart_master_u1/_N12235;
uart_master_u1/_N12273;
uart_master_u1/det_timeout;
uart_master_u1/read_flag;
uart_master_u1/ser_data_out_tri_enable;
uart_master_u2.ser_data_tri/ntI;
uart_master_u2.ser_data_tri/ntO;
uart_master_u2.ser_data_tri/ntT;
uart_master_u2/N75;
uart_master_u2/N177;
uart_master_u2/N353;
uart_master_u2/N359;
uart_master_u2/N393;
uart_master_u2/N394;
uart_master_u2/N421_inv;
uart_master_u2/N423;
uart_master_u2/N445;
uart_master_u2/N457;
uart_master_u2/N493;
uart_master_u2/_N0_inv;
uart_master_u2/_N3;
uart_master_u2/_N25;
uart_master_u2/_N1293;
uart_master_u2/_N1897;
uart_master_u2/_N1899;
uart_master_u2/_N9612;
uart_master_u2/_N10133;
uart_master_u2/_N10134;
uart_master_u2/_N10135;
uart_master_u2/_N10136;
uart_master_u2/_N10137;
uart_master_u2/_N10138;
uart_master_u2/_N10142;
uart_master_u2/_N11602;
uart_master_u2/_N12223;
uart_master_u2/_N12271;
uart_master_u2/read_flag;
uart_master_u2/ser_data_out_tri_enable;
uid_button_long_evt;
uid_button_short_evt;
vwire_bmc_shutdown;
vwire_bmc_sysrst;
vwire_bmc_wakeup;
w_sys_healthy_grn;
w_sys_healthy_red;
w_uid_btn_evt_wc;
w_uid_rstbmc_evt_wc;
wol_en;
UID_Function_u0/N186 [1];
UID_Function_u0/N186 [2];
UID_Function_u0/N186 [3];
UID_Function_u0/N186 [4];
UID_Function_u0/N186 [5];
UID_Function_u0/N186 [6];
UID_Function_u0/N186 [7];
UID_Function_u0/N226 [1];
UID_Function_u0/N226 [2];
UID_Function_u0/N226 [3];
UID_Function_u0/N226 [4];
UID_Function_u0/N226 [5];
UID_Function_u0/N226 [6];
UID_Function_u0/N226 [7];
UID_Function_u0/lowpass_filter_U0/r_data [0];
UID_Function_u0/lowpass_filter_U0/r_data [1];
UID_Function_u0/lowpass_filter_U0/r_data [2];
UID_Function_u0/lowpass_filter_U0/r_data [3];
UID_Function_u0/r_cnt_100ms [0];
UID_Function_u0/r_cnt_100ms [1];
UID_Function_u0/r_cnt_100ms [2];
UID_Function_u0/r_cnt_100ms [3];
UID_Function_u0/r_cnt_100ms [4];
UID_Function_u0/r_cnt_100ms [5];
UID_Function_u0/r_cnt_100ms [6];
UID_Function_u0/r_cnt_100ms [7];
UID_Function_u0/r_cnt_time [0];
UID_Function_u0/r_cnt_time [1];
UID_Function_u0/r_cnt_time [2];
UID_Function_u0/r_cnt_time [3];
UID_Function_u0/r_cnt_time [4];
UID_Function_u0/r_cnt_time [5];
UID_Function_u0/r_cnt_time [6];
UID_Function_u0/r_cnt_time [7];
UID_Function_u0/r_cnt_time [8];
bmc_cpld_i2c_ram_u0/bmc_i2c_rst3 [0];
bmc_cpld_i2c_ram_u0/bmc_i2c_rst3 [1];
bmc_cpld_i2c_ram_u0/bmc_i2c_rst3 [2];
bmc_cpld_i2c_ram_u0/bmc_i2c_rst3 [3];
bmc_cpld_i2c_ram_u0/bmc_i2c_rst3 [4];
bmc_cpld_i2c_ram_u0/bmc_i2c_rst3 [5];
bmc_cpld_i2c_ram_u0/bmc_i2c_rst3 [6];
bmc_cpld_i2c_ram_u0/bmc_i2c_rst3 [7];
bmc_cpld_i2c_ram_u0/fan_wdt_cnt [0];
bmc_cpld_i2c_ram_u0/fan_wdt_cnt [1];
bmc_cpld_i2c_ram_u0/fan_wdt_cnt [2];
bmc_cpld_i2c_ram_u0/fan_wdt_cnt [3];
bmc_cpld_i2c_ram_u0/fan_wdt_cnt [4];
bmc_cpld_i2c_ram_u0/fan_wdt_cnt [5];
bmc_cpld_i2c_ram_u0/fan_wdt_feed_r [0];
bmc_cpld_i2c_ram_u0/fan_wdt_feed_r [1];
bmc_cpld_i2c_ram_u0/fan_wdt_feed_r [2];
bmc_cpld_i2c_ram_u0/fan_wdt_timeout_cnt [0];
bmc_cpld_i2c_ram_u0/fan_wdt_timeout_cnt [1];
bmc_cpld_i2c_ram_u0/fan_wdt_timeout_cnt [2];
bmc_cpld_i2c_ram_u0/fan_wdt_timeout_cnt [3];
bmc_cpld_i2c_ram_u0/fan_wdt_timeout_cnt [4];
bmc_cpld_i2c_ram_u0/fan_wdt_timeout_cnt [5];
bmc_cpld_i2c_ram_u0/fan_wdt_timeout_r [0];
bmc_cpld_i2c_ram_u0/fan_wdt_timeout_r [1];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N139 [0];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N139 [1];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N139 [2];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N139 [3];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N139 [4];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N139 [5];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N139 [6];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N139 [7];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N139 [8];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N139 [9];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N139 [10];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N139 [11];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N139 [12];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N139 [13];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N139 [14];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/N139 [15];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N1139 [3];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg [0];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg [1];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg [2];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg [3];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg [4];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg [5];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg [6];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg [7];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg [8];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg [10];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg [11];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg [12];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg [13];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg [14];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg [15];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg [16];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg [17];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg [18];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2C_state_reg [19];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2c_address [0];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2c_address [1];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2c_address [2];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2c_address [3];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2c_address [4];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2c_address [5];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_I2c_address [6];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_data_in [0];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_data_in [1];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_data_in [2];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_data_in [3];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_data_in [4];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_data_in [5];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_data_in [6];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_data_in [7];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly [0];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly [1];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly [2];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly [3];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly [4];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly [5];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly [6];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly [7];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly [8];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly [9];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly [10];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly [11];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly [12];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly [13];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly [14];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly [15];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_timeout_cnt [0];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_timeout_cnt [1];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_timeout_cnt [2];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_timeout_cnt [3];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_timeout_cnt [4];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_timeout_cnt [5];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/nb0 [0];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/nb0 [1];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/nb0 [2];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/nb0 [3];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/nb0 [4];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/nb0 [5];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/nb0 [6];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/nb0 [7];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/nb0 [8];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/nb0 [9];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/nb0 [10];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/nb0 [11];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/nb0 [12];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/nb0 [13];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/nb0 [14];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/nb0 [15];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/nb1 [0];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/nb1 [1];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/nb1 [2];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/nb1 [3];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/nb1 [4];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/nb1 [5];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/nb1 [6];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/nb1 [7];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/nb1 [8];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/nb1 [9];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/nb1 [10];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/nb1 [11];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/nb1 [12];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/nb1 [13];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/nb1 [14];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/nb1 [15];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command_temp [0];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command_temp [1];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command_temp [2];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command_temp [3];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command_temp [4];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command_temp [5];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command_temp [6];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command_temp [7];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command_temp [8];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command_temp [9];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command_temp [10];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command_temp [11];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command_temp [12];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command_temp [13];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command_temp [14];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_command_temp [15];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_data_in [0];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_data_in [1];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_data_in [2];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_data_in [3];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_data_in [4];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_data_in [5];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_data_in [6];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_i2c_data_in [7];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_read_byte_cnt [0];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_read_byte_cnt [1];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_read_byte_cnt [2];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_read_byte_cnt [3];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_read_byte_cnt [4];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_read_byte_cnt [5];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_read_byte_cnt [6];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_read_byte_cnt [7];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_read_byte_cnt [8];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_read_byte_cnt [9];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_read_byte_cnt [10];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_read_byte_cnt [11];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_read_byte_cnt [12];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_read_byte_cnt [13];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_read_byte_cnt [14];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_read_byte_cnt [15];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/r_write_byte_cnt [0];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_addr_out [0];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_addr_out [1];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_addr_out [2];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_addr_out [3];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_addr_out [4];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_addr_out [5];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_addr_out [6];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_command [0];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_command [1];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_command [2];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_command [3];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_command [4];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_command [5];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_command [6];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_command [7];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_command [8];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_command [9];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_command [10];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_command [11];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_command [12];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_command [13];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_command [14];
bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/w_i2c_command [15];
bmc_cpld_i2c_ram_u0/r_i2c_data_in [0];
bmc_cpld_i2c_ram_u0/r_i2c_data_in [1];
bmc_cpld_i2c_ram_u0/r_i2c_data_in [2];
bmc_cpld_i2c_ram_u0/r_i2c_data_in [3];
bmc_cpld_i2c_ram_u0/r_i2c_data_in [4];
bmc_cpld_i2c_ram_u0/r_i2c_data_in [5];
bmc_cpld_i2c_ram_u0/r_i2c_data_in [6];
bmc_cpld_i2c_ram_u0/r_i2c_data_in [7];
bmc_cpld_i2c_ram_u0/r_reg_000B [3];
bmc_cpld_i2c_ram_u0/r_reg_000B [4];
bmc_cpld_i2c_ram_u0/r_reg_000B [5];
bmc_cpld_i2c_ram_u0/r_reg_000B [6];
bmc_cpld_i2c_ram_u0/r_reg_000B [7];
bmc_cpld_i2c_ram_u0/r_reg_0011 [0];
bmc_cpld_i2c_ram_u0/r_reg_0011 [1];
bmc_cpld_i2c_ram_u0/r_reg_0011 [2];
bmc_cpld_i2c_ram_u0/r_reg_0011 [3];
bmc_cpld_i2c_ram_u0/r_reg_0011 [4];
bmc_cpld_i2c_ram_u0/r_reg_0011 [5];
bmc_cpld_i2c_ram_u0/r_reg_0011 [6];
bmc_cpld_i2c_ram_u0/r_reg_0011 [7];
bmc_cpld_i2c_ram_u0/r_reg_0040 [0];
bmc_cpld_i2c_ram_u0/r_reg_0040 [1];
bmc_cpld_i2c_ram_u0/r_reg_0040 [2];
bmc_cpld_i2c_ram_u0/r_reg_0040 [3];
bmc_cpld_i2c_ram_u0/r_reg_0040 [4];
bmc_cpld_i2c_ram_u0/r_reg_0040 [5];
bmc_cpld_i2c_ram_u0/r_reg_0040 [6];
bmc_cpld_i2c_ram_u0/r_reg_0040 [7];
bmc_cpld_i2c_ram_u0/r_reg_0041 [0];
bmc_cpld_i2c_ram_u0/r_reg_0041 [1];
bmc_cpld_i2c_ram_u0/r_reg_0041 [2];
bmc_cpld_i2c_ram_u0/r_reg_0041 [3];
bmc_cpld_i2c_ram_u0/r_reg_0041 [4];
bmc_cpld_i2c_ram_u0/r_reg_0041 [5];
bmc_cpld_i2c_ram_u0/r_reg_0041 [6];
bmc_cpld_i2c_ram_u0/r_reg_0041 [7];
bmc_cpld_i2c_ram_u0/r_reg_0042 [0];
bmc_cpld_i2c_ram_u0/r_reg_0042 [1];
bmc_cpld_i2c_ram_u0/r_reg_0042 [2];
bmc_cpld_i2c_ram_u0/r_reg_0042 [3];
bmc_cpld_i2c_ram_u0/r_reg_0042 [4];
bmc_cpld_i2c_ram_u0/r_reg_0042 [5];
bmc_cpld_i2c_ram_u0/r_reg_0042 [6];
bmc_cpld_i2c_ram_u0/r_reg_0042 [7];
bmc_cpld_i2c_ram_u0/r_reg_0043 [0];
bmc_cpld_i2c_ram_u0/r_reg_0043 [1];
bmc_cpld_i2c_ram_u0/r_reg_0043 [2];
bmc_cpld_i2c_ram_u0/r_reg_0043 [3];
bmc_cpld_i2c_ram_u0/r_reg_0043 [4];
bmc_cpld_i2c_ram_u0/r_reg_0043 [5];
bmc_cpld_i2c_ram_u0/r_reg_0043 [6];
bmc_cpld_i2c_ram_u0/r_reg_0043 [7];
bmc_cpld_i2c_ram_u0/r_reg_0044 [0];
bmc_cpld_i2c_ram_u0/r_reg_0044 [1];
bmc_cpld_i2c_ram_u0/r_reg_0044 [2];
bmc_cpld_i2c_ram_u0/r_reg_0044 [3];
bmc_cpld_i2c_ram_u0/r_reg_0044 [4];
bmc_cpld_i2c_ram_u0/r_reg_0044 [5];
bmc_cpld_i2c_ram_u0/r_reg_0044 [6];
bmc_cpld_i2c_ram_u0/r_reg_0044 [7];
bmc_cpld_i2c_ram_u0/r_reg_0045 [0];
bmc_cpld_i2c_ram_u0/r_reg_0045 [1];
bmc_cpld_i2c_ram_u0/r_reg_0045 [2];
bmc_cpld_i2c_ram_u0/r_reg_0045 [3];
bmc_cpld_i2c_ram_u0/r_reg_0045 [4];
bmc_cpld_i2c_ram_u0/r_reg_0045 [5];
bmc_cpld_i2c_ram_u0/r_reg_0045 [6];
bmc_cpld_i2c_ram_u0/r_reg_0045 [7];
bmc_cpld_i2c_ram_u0/r_reg_0046 [0];
bmc_cpld_i2c_ram_u0/r_reg_0046 [1];
bmc_cpld_i2c_ram_u0/r_reg_0046 [2];
bmc_cpld_i2c_ram_u0/r_reg_0046 [3];
bmc_cpld_i2c_ram_u0/r_reg_0046 [4];
bmc_cpld_i2c_ram_u0/r_reg_0046 [5];
bmc_cpld_i2c_ram_u0/r_reg_0046 [6];
bmc_cpld_i2c_ram_u0/r_reg_0046 [7];
bmc_cpld_i2c_ram_u0/r_reg_0047 [0];
bmc_cpld_i2c_ram_u0/r_reg_0047 [1];
bmc_cpld_i2c_ram_u0/r_reg_0047 [2];
bmc_cpld_i2c_ram_u0/r_reg_0047 [3];
bmc_cpld_i2c_ram_u0/r_reg_0047 [4];
bmc_cpld_i2c_ram_u0/r_reg_0047 [5];
bmc_cpld_i2c_ram_u0/r_reg_0047 [6];
bmc_cpld_i2c_ram_u0/r_reg_0047 [7];
bmc_cpld_i2c_ram_u0/w_i2c_command [0];
bmc_cpld_i2c_ram_u0/w_i2c_command [1];
bmc_cpld_i2c_ram_u0/w_i2c_command [2];
bmc_cpld_i2c_ram_u0/w_i2c_command [3];
bmc_cpld_i2c_ram_u0/w_i2c_command [4];
bmc_cpld_i2c_ram_u0/w_i2c_command [5];
bmc_cpld_i2c_ram_u0/w_i2c_command [6];
bmc_cpld_i2c_ram_u0/w_i2c_command [7];
bmc_cpld_i2c_ram_u0/w_i2c_command [8];
bmc_cpld_i2c_ram_u0/w_i2c_command [9];
bmc_cpld_i2c_ram_u0/w_i2c_command [10];
bmc_cpld_i2c_ram_u0/w_i2c_command [11];
bmc_cpld_i2c_ram_u0/w_i2c_command [12];
bmc_cpld_i2c_ram_u0/w_i2c_command [13];
bmc_cpld_i2c_ram_u0/w_i2c_command [14];
bmc_cpld_i2c_ram_u0/w_i2c_command [15];
bmc_cpld_i2c_ram_u0/w_i2c_data_out [0];
bmc_cpld_i2c_ram_u0/w_i2c_data_out [1];
bmc_cpld_i2c_ram_u0/w_i2c_data_out [2];
bmc_cpld_i2c_ram_u0/w_i2c_data_out [3];
bmc_cpld_i2c_ram_u0/w_i2c_data_out [4];
bmc_cpld_i2c_ram_u0/w_i2c_data_out [5];
bmc_cpld_i2c_ram_u0/w_i2c_data_out [6];
bmc_cpld_i2c_ram_u0/w_i2c_data_out [7];
bmc_i2c_rst[0];
bmc_i2c_rst[1];
bmc_i2c_rst[2];
bmc_i2c_rst[3];
bmc_i2c_rst[4];
bmc_i2c_rst[5];
bmc_i2c_rst[6];
bmc_i2c_rst[7];
bmc_i2c_rst2[0];
bmc_i2c_rst2[1];
bmc_i2c_rst2[2];
bmc_i2c_rst2[3];
bmc_i2c_rst2[4];
bmc_i2c_rst2[5];
bmc_i2c_rst2[6];
bmc_i2c_rst2[7];
count[0];
count[1];
count[2];
count[3];
count[4];
count[5];
count[6];
count[7];
count[8];
count[9];
count[10];
count[11];
count[12];
count[13];
count[14];
count[15];
count[16];
count[17];
count[18];
count[19];
count[20];
count[21];
count[22];
count[23];
count[24];
count[25];
count[26];
count[27];
count[28];
countp[0];
countp[1];
countp[2];
countp[3];
countp[4];
countp[5];
countp[6];
countp[7];
countp[8];
countp[9];
countp[10];
countp[11];
countp[12];
countp[13];
countp[14];
countp[15];
countp[16];
countp[17];
countp[18];
countp[19];
countp[20];
countp[21];
countp[22];
countp[23];
countp[24];
countp[25];
countp[26];
countp[27];
countp[28];
countp[29];
counts[0];
counts[1];
counts[2];
counts[3];
counts[4];
counts[5];
counts[6];
counts[7];
counts[8];
counts[9];
counts[10];
counts[11];
counts[12];
counts[13];
counts[14];
counts[15];
counts[16];
counts[17];
counts[18];
counts[19];
counts[20];
counts[21];
counts[22];
counts[23];
counts[24];
counts[25];
counts[26];
counts[27];
cpu_thermtrip_fault_det[0];
cpu_thermtrip_fault_det[1];
db_alert_inst1/cnt[0] [0];
db_alert_inst1/cnt[0] [1];
db_alert_inst1/cnt[1] [0];
db_alert_inst1/cnt[1] [1];
db_alert_inst1/nxt [0];
db_alert_inst1/nxt [1];
db_alert_inst1/nxt_s1 [0];
db_alert_inst1/nxt_s1 [1];
db_debug_sw[5];
db_fan_prsnt_n[0];
db_fan_prsnt_n[1];
db_fan_prsnt_n[2];
db_fan_prsnt_n[3];
db_fan_prsnt_n[4];
db_fan_prsnt_n[5];
db_fan_prsnt_n[6];
db_fan_prsnt_n[7];
db_inst_button/cnt[11] [0];
db_inst_button/cnt[11] [1];
db_inst_button/cnt[13] [0];
db_inst_button/cnt[13] [1];
db_inst_button/equal [11];
db_inst_button/equal [13];
db_inst_button/nxt [11];
db_inst_button/nxt [13];
db_inst_button/nxt_s1 [11];
db_inst_button/nxt_s1 [13];
db_inst_cpu_rail/cnt[0] [0];
db_inst_cpu_rail/cnt[0] [1];
db_inst_cpu_rail/cnt[0] [2];
db_inst_cpu_rail/cnt[7] [0];
db_inst_cpu_rail/cnt[7] [1];
db_inst_cpu_rail/cnt[7] [2];
db_inst_cpu_rail/cnt[8] [0];
db_inst_cpu_rail/cnt[8] [1];
db_inst_cpu_rail/cnt[8] [2];
db_inst_cpu_rail/cnt[9] [0];
db_inst_cpu_rail/cnt[9] [1];
db_inst_cpu_rail/cnt[9] [2];
db_inst_cpu_rail/cnt[10] [0];
db_inst_cpu_rail/cnt[10] [1];
db_inst_cpu_rail/cnt[10] [2];
db_inst_cpu_rail/cnt[11] [0];
db_inst_cpu_rail/cnt[11] [1];
db_inst_cpu_rail/cnt[11] [2];
db_inst_cpu_rail/cnt[12] [0];
db_inst_cpu_rail/cnt[12] [1];
db_inst_cpu_rail/cnt[12] [2];
db_inst_cpu_rail/cnt[16] [0];
db_inst_cpu_rail/cnt[16] [1];
db_inst_cpu_rail/cnt[16] [2];
db_inst_cpu_rail/cnt[17] [0];
db_inst_cpu_rail/cnt[17] [1];
db_inst_cpu_rail/cnt[17] [2];
db_inst_cpu_rail/cnt[18] [0];
db_inst_cpu_rail/cnt[18] [1];
db_inst_cpu_rail/cnt[18] [2];
db_inst_cpu_rail/cnt[19] [0];
db_inst_cpu_rail/cnt[19] [1];
db_inst_cpu_rail/cnt[19] [2];
db_inst_cpu_rail/cnt[20] [0];
db_inst_cpu_rail/cnt[20] [1];
db_inst_cpu_rail/cnt[20] [2];
db_inst_cpu_rail/cnt[21] [0];
db_inst_cpu_rail/cnt[21] [1];
db_inst_cpu_rail/cnt[21] [2];
db_inst_cpu_rail/cnt[27] [0];
db_inst_cpu_rail/cnt[27] [1];
db_inst_cpu_rail/cnt[27] [2];
db_inst_cpu_rail/cnt[28] [0];
db_inst_cpu_rail/cnt[28] [1];
db_inst_cpu_rail/cnt[28] [2];
db_inst_cpu_rail/cnt[29] [0];
db_inst_cpu_rail/cnt[29] [1];
db_inst_cpu_rail/cnt[29] [2];
db_inst_cpu_rail/cnt[30] [0];
db_inst_cpu_rail/cnt[30] [1];
db_inst_cpu_rail/cnt[30] [2];
db_inst_cpu_rail/cnt[31] [0];
db_inst_cpu_rail/cnt[31] [1];
db_inst_cpu_rail/cnt[31] [2];
db_inst_cpu_rail/cnt[32] [0];
db_inst_cpu_rail/cnt[32] [1];
db_inst_cpu_rail/cnt[32] [2];
db_inst_cpu_rail/cnt[34] [0];
db_inst_cpu_rail/cnt[34] [1];
db_inst_cpu_rail/cnt[34] [2];
db_inst_cpu_rail/cnt[41] [0];
db_inst_cpu_rail/cnt[41] [1];
db_inst_cpu_rail/cnt[41] [2];
db_inst_cpu_rail/cnt[42] [0];
db_inst_cpu_rail/cnt[42] [1];
db_inst_cpu_rail/cnt[42] [2];
db_inst_cpu_rail/cnt[43] [0];
db_inst_cpu_rail/cnt[43] [1];
db_inst_cpu_rail/cnt[43] [2];
db_inst_cpu_rail/cnt[44] [0];
db_inst_cpu_rail/cnt[44] [1];
db_inst_cpu_rail/cnt[44] [2];
db_inst_cpu_rail/cnt[45] [0];
db_inst_cpu_rail/cnt[45] [1];
db_inst_cpu_rail/cnt[45] [2];
db_inst_cpu_rail/cnt[46] [0];
db_inst_cpu_rail/cnt[46] [1];
db_inst_cpu_rail/cnt[46] [2];
db_inst_cpu_rail/cnt[47] [0];
db_inst_cpu_rail/cnt[47] [1];
db_inst_cpu_rail/cnt[47] [2];
db_inst_cpu_rail/cnt[48] [0];
db_inst_cpu_rail/cnt[48] [1];
db_inst_cpu_rail/cnt[48] [2];
db_inst_cpu_rail/cnt[49] [0];
db_inst_cpu_rail/cnt[49] [1];
db_inst_cpu_rail/cnt[49] [2];
db_inst_cpu_rail/cnt[50] [0];
db_inst_cpu_rail/cnt[50] [1];
db_inst_cpu_rail/cnt[50] [2];
db_inst_cpu_rail/equal [0];
db_inst_cpu_rail/equal [7];
db_inst_cpu_rail/equal [8];
db_inst_cpu_rail/equal [9];
db_inst_cpu_rail/equal [10];
db_inst_cpu_rail/equal [11];
db_inst_cpu_rail/equal [12];
db_inst_cpu_rail/equal [16];
db_inst_cpu_rail/equal [17];
db_inst_cpu_rail/equal [18];
db_inst_cpu_rail/equal [19];
db_inst_cpu_rail/equal [20];
db_inst_cpu_rail/equal [21];
db_inst_cpu_rail/equal [27];
db_inst_cpu_rail/equal [28];
db_inst_cpu_rail/equal [29];
db_inst_cpu_rail/equal [30];
db_inst_cpu_rail/equal [31];
db_inst_cpu_rail/equal [32];
db_inst_cpu_rail/equal [34];
db_inst_cpu_rail/equal [41];
db_inst_cpu_rail/equal [42];
db_inst_cpu_rail/equal [43];
db_inst_cpu_rail/equal [44];
db_inst_cpu_rail/equal [45];
db_inst_cpu_rail/equal [46];
db_inst_cpu_rail/equal [47];
db_inst_cpu_rail/equal [48];
db_inst_cpu_rail/equal [49];
db_inst_cpu_rail/equal [50];
db_inst_cpu_rail/nxt [0];
db_inst_cpu_rail/nxt [7];
db_inst_cpu_rail/nxt [8];
db_inst_cpu_rail/nxt [9];
db_inst_cpu_rail/nxt [10];
db_inst_cpu_rail/nxt [11];
db_inst_cpu_rail/nxt [12];
db_inst_cpu_rail/nxt [16];
db_inst_cpu_rail/nxt [17];
db_inst_cpu_rail/nxt [18];
db_inst_cpu_rail/nxt [19];
db_inst_cpu_rail/nxt [20];
db_inst_cpu_rail/nxt [21];
db_inst_cpu_rail/nxt [27];
db_inst_cpu_rail/nxt [28];
db_inst_cpu_rail/nxt [29];
db_inst_cpu_rail/nxt [30];
db_inst_cpu_rail/nxt [31];
db_inst_cpu_rail/nxt [32];
db_inst_cpu_rail/nxt [34];
db_inst_cpu_rail/nxt [41];
db_inst_cpu_rail/nxt [42];
db_inst_cpu_rail/nxt [43];
db_inst_cpu_rail/nxt [44];
db_inst_cpu_rail/nxt [45];
db_inst_cpu_rail/nxt [46];
db_inst_cpu_rail/nxt [47];
db_inst_cpu_rail/nxt [48];
db_inst_cpu_rail/nxt [49];
db_inst_cpu_rail/nxt [50];
db_inst_cpu_rail/nxt_s1 [0];
db_inst_cpu_rail/nxt_s1 [7];
db_inst_cpu_rail/nxt_s1 [8];
db_inst_cpu_rail/nxt_s1 [9];
db_inst_cpu_rail/nxt_s1 [10];
db_inst_cpu_rail/nxt_s1 [11];
db_inst_cpu_rail/nxt_s1 [12];
db_inst_cpu_rail/nxt_s1 [16];
db_inst_cpu_rail/nxt_s1 [17];
db_inst_cpu_rail/nxt_s1 [18];
db_inst_cpu_rail/nxt_s1 [19];
db_inst_cpu_rail/nxt_s1 [20];
db_inst_cpu_rail/nxt_s1 [21];
db_inst_cpu_rail/nxt_s1 [27];
db_inst_cpu_rail/nxt_s1 [28];
db_inst_cpu_rail/nxt_s1 [29];
db_inst_cpu_rail/nxt_s1 [30];
db_inst_cpu_rail/nxt_s1 [31];
db_inst_cpu_rail/nxt_s1 [32];
db_inst_cpu_rail/nxt_s1 [34];
db_inst_cpu_rail/nxt_s1 [41];
db_inst_cpu_rail/nxt_s1 [42];
db_inst_cpu_rail/nxt_s1 [43];
db_inst_cpu_rail/nxt_s1 [44];
db_inst_cpu_rail/nxt_s1 [45];
db_inst_cpu_rail/nxt_s1 [46];
db_inst_cpu_rail/nxt_s1 [47];
db_inst_cpu_rail/nxt_s1 [48];
db_inst_cpu_rail/nxt_s1 [49];
db_inst_cpu_rail/nxt_s1 [50];
db_inst_prsnt/cnt[0] [0];
db_inst_prsnt/cnt[0] [1];
db_inst_prsnt/cnt[4] [0];
db_inst_prsnt/cnt[4] [1];
db_inst_prsnt/cnt[7] [0];
db_inst_prsnt/cnt[7] [1];
db_inst_prsnt/cnt[8] [0];
db_inst_prsnt/cnt[8] [1];
db_inst_prsnt/cnt[9] [0];
db_inst_prsnt/cnt[9] [1];
db_inst_prsnt/cnt[10] [0];
db_inst_prsnt/cnt[10] [1];
db_inst_prsnt/cnt[11] [0];
db_inst_prsnt/cnt[11] [1];
db_inst_prsnt/cnt[12] [0];
db_inst_prsnt/cnt[12] [1];
db_inst_prsnt/cnt[37] [0];
db_inst_prsnt/cnt[37] [1];
db_inst_prsnt/cnt[38] [0];
db_inst_prsnt/cnt[38] [1];
db_inst_prsnt/cnt[39] [0];
db_inst_prsnt/cnt[39] [1];
db_inst_prsnt/cnt[40] [0];
db_inst_prsnt/cnt[40] [1];
db_inst_prsnt/cnt[41] [0];
db_inst_prsnt/cnt[41] [1];
db_inst_prsnt/cnt[42] [0];
db_inst_prsnt/cnt[42] [1];
db_inst_prsnt/cnt[43] [0];
db_inst_prsnt/cnt[43] [1];
db_inst_prsnt/cnt[44] [0];
db_inst_prsnt/cnt[44] [1];
db_inst_prsnt/cnt[45] [0];
db_inst_prsnt/cnt[45] [1];
db_inst_prsnt/cnt[46] [0];
db_inst_prsnt/cnt[46] [1];
db_inst_prsnt/equal [4];
db_inst_prsnt/equal [7];
db_inst_prsnt/equal [8];
db_inst_prsnt/equal [9];
db_inst_prsnt/equal [10];
db_inst_prsnt/equal [37];
db_inst_prsnt/equal [38];
db_inst_prsnt/equal [39];
db_inst_prsnt/equal [40];
db_inst_prsnt/equal [41];
db_inst_prsnt/equal [42];
db_inst_prsnt/equal [43];
db_inst_prsnt/equal [44];
db_inst_prsnt/equal [45];
db_inst_prsnt/equal [46];
db_inst_prsnt/nxt [0];
db_inst_prsnt/nxt [4];
db_inst_prsnt/nxt [7];
db_inst_prsnt/nxt [8];
db_inst_prsnt/nxt [9];
db_inst_prsnt/nxt [10];
db_inst_prsnt/nxt [11];
db_inst_prsnt/nxt [12];
db_inst_prsnt/nxt [37];
db_inst_prsnt/nxt [38];
db_inst_prsnt/nxt [39];
db_inst_prsnt/nxt [40];
db_inst_prsnt/nxt [41];
db_inst_prsnt/nxt [42];
db_inst_prsnt/nxt [43];
db_inst_prsnt/nxt [44];
db_inst_prsnt/nxt [45];
db_inst_prsnt/nxt [46];
db_inst_prsnt/nxt_s1 [0];
db_inst_prsnt/nxt_s1 [4];
db_inst_prsnt/nxt_s1 [7];
db_inst_prsnt/nxt_s1 [8];
db_inst_prsnt/nxt_s1 [9];
db_inst_prsnt/nxt_s1 [10];
db_inst_prsnt/nxt_s1 [11];
db_inst_prsnt/nxt_s1 [12];
db_inst_prsnt/nxt_s1 [37];
db_inst_prsnt/nxt_s1 [38];
db_inst_prsnt/nxt_s1 [39];
db_inst_prsnt/nxt_s1 [40];
db_inst_prsnt/nxt_s1 [41];
db_inst_prsnt/nxt_s1 [42];
db_inst_prsnt/nxt_s1 [43];
db_inst_prsnt/nxt_s1 [44];
db_inst_prsnt/nxt_s1 [45];
db_inst_prsnt/nxt_s1 [46];
db_inst_psu/cnt[0] [0];
db_inst_psu/cnt[0] [1];
db_inst_psu/cnt[1] [0];
db_inst_psu/cnt[1] [1];
db_inst_psu/equal [0];
db_inst_psu/equal [1];
db_inst_psu/nxt [0];
db_inst_psu/nxt [1];
db_inst_psu/nxt_s1 [0];
db_inst_psu/nxt_s1 [1];
db_intruder/cnt[0] [0];
db_intruder/cnt[0] [1];
db_intruder/cnt[0] [2];
db_intruder/equal [0];
db_intruder/nxt [0];
db_intruder/nxt_s1 [0];
db_ps_acok[0];
db_ps_acok[1];
db_ps_dcok[0];
db_ps_dcok[1];
db_ps_prsnt_n[0];
db_ps_prsnt_n[1];
edge_delay_cpu_gpio_ok/timer_cnt [0];
edge_delay_cpu_gpio_ok/timer_cnt [1];
edge_delay_cpu_gpio_ok/timer_cnt [2];
edge_delay_cpu_gpio_ok/timer_cnt [3];
force_reb_in_count[0];
force_reb_in_count[1];
genblk1[0].fan_pwm_tach_m/w_cnt_pwm [0];
genblk1[0].fan_pwm_tach_m/w_cnt_pwm [1];
genblk1[0].fan_pwm_tach_m/w_cnt_pwm [2];
genblk1[0].fan_pwm_tach_m/w_cnt_pwm [3];
genblk1[0].fan_pwm_tach_m/w_cnt_pwm [4];
genblk1[0].fan_pwm_tach_m/w_cnt_pwm [5];
genblk1[0].fan_pwm_tach_m/w_cnt_pwm [6];
genblk1[0].fan_pwm_tach_m/w_cnt_pwm [7];
genblk1[1].fan_pwm_tach_m/w_cnt_pwm [0];
genblk1[1].fan_pwm_tach_m/w_cnt_pwm [1];
genblk1[1].fan_pwm_tach_m/w_cnt_pwm [2];
genblk1[1].fan_pwm_tach_m/w_cnt_pwm [3];
genblk1[1].fan_pwm_tach_m/w_cnt_pwm [4];
genblk1[1].fan_pwm_tach_m/w_cnt_pwm [5];
genblk1[1].fan_pwm_tach_m/w_cnt_pwm [6];
genblk1[1].fan_pwm_tach_m/w_cnt_pwm [7];
inst_mcpld_to_scpld_p2s/cnt [0];
inst_mcpld_to_scpld_p2s/cnt [1];
inst_mcpld_to_scpld_p2s/cnt [2];
inst_mcpld_to_scpld_p2s/cnt [3];
inst_mcpld_to_scpld_p2s/cnt [4];
inst_mcpld_to_scpld_p2s/cnt [5];
inst_mcpld_to_scpld_p2s/cnt [6];
inst_mcpld_to_scpld_p2s/cnt [7];
inst_mcpld_to_scpld_p2s/cnt [8];
inst_mcpld_to_scpld_p2s/sclk_r [0];
inst_mcpld_to_scpld_p2s/sclk_r [1];
inst_mcpld_to_scpld_p2s/sclk_r [2];
inst_mcpld_to_scpld_p2s/sclk_r [3];
inst_mcpld_to_scpld_p2s/sclk_r [4];
inst_mcpld_to_scpld_p2s/sclk_r [5];
inst_mcpld_to_scpld_p2s/sclk_r [6];
inst_mcpld_to_scpld_p2s/sclk_r [7];
inst_mcpld_to_scpld_p2s/sclk_r [8];
inst_mcpld_to_scpld_p2s/sld_n_r [0];
inst_mcpld_to_scpld_p2s/sld_n_r [1];
inst_scpld_to_mcpld_s2p/cnt [0];
inst_scpld_to_mcpld_s2p/cnt [1];
inst_scpld_to_mcpld_s2p/cnt [2];
inst_scpld_to_mcpld_s2p/cnt [3];
inst_scpld_to_mcpld_s2p/cnt [4];
inst_scpld_to_mcpld_s2p/cnt [5];
inst_scpld_to_mcpld_s2p/cnt [6];
inst_scpld_to_mcpld_s2p/cnt [7];
inst_scpld_to_mcpld_s2p/cnt [8];
inst_scpld_to_mcpld_s2p/cnt [9];
inst_scpld_to_mcpld_s2p/po_r [0];
inst_scpld_to_mcpld_s2p/po_r [1];
inst_scpld_to_mcpld_s2p/po_r [2];
inst_scpld_to_mcpld_s2p/po_r [3];
inst_scpld_to_mcpld_s2p/po_r [4];
inst_scpld_to_mcpld_s2p/po_r [5];
inst_scpld_to_mcpld_s2p/po_r [6];
inst_scpld_to_mcpld_s2p/po_r [7];
inst_scpld_to_mcpld_s2p/po_r [8];
inst_scpld_to_mcpld_s2p/po_r [9];
inst_scpld_to_mcpld_s2p/po_r [10];
inst_scpld_to_mcpld_s2p/po_r [11];
inst_scpld_to_mcpld_s2p/po_r [12];
inst_scpld_to_mcpld_s2p/po_r [13];
inst_scpld_to_mcpld_s2p/po_r [14];
inst_scpld_to_mcpld_s2p/po_r [15];
inst_scpld_to_mcpld_s2p/po_r [16];
inst_scpld_to_mcpld_s2p/po_r [17];
inst_scpld_to_mcpld_s2p/po_r [18];
inst_scpld_to_mcpld_s2p/po_r [19];
inst_scpld_to_mcpld_s2p/po_r [20];
inst_scpld_to_mcpld_s2p/po_r [21];
inst_scpld_to_mcpld_s2p/po_r [22];
inst_scpld_to_mcpld_s2p/po_r [23];
inst_scpld_to_mcpld_s2p/po_r [24];
inst_scpld_to_mcpld_s2p/po_r [25];
inst_scpld_to_mcpld_s2p/po_r [26];
inst_scpld_to_mcpld_s2p/po_r [27];
inst_scpld_to_mcpld_s2p/po_r [28];
inst_scpld_to_mcpld_s2p/po_r [29];
inst_scpld_to_mcpld_s2p/po_r [30];
inst_scpld_to_mcpld_s2p/po_r [31];
inst_scpld_to_mcpld_s2p/po_r [32];
inst_scpld_to_mcpld_s2p/po_r [33];
inst_scpld_to_mcpld_s2p/po_r [34];
inst_scpld_to_mcpld_s2p/po_r [35];
inst_scpld_to_mcpld_s2p/po_r [36];
inst_scpld_to_mcpld_s2p/po_r [37];
inst_scpld_to_mcpld_s2p/po_r [38];
inst_scpld_to_mcpld_s2p/po_r [39];
inst_scpld_to_mcpld_s2p/po_r [40];
inst_scpld_to_mcpld_s2p/po_r [41];
inst_scpld_to_mcpld_s2p/po_r [42];
inst_scpld_to_mcpld_s2p/po_r [43];
inst_scpld_to_mcpld_s2p/po_r [49];
inst_scpld_to_mcpld_s2p/po_r [51];
inst_scpld_to_mcpld_s2p/po_r [52];
inst_scpld_to_mcpld_s2p/po_r [55];
inst_scpld_to_mcpld_s2p/po_r [56];
inst_scpld_to_mcpld_s2p/po_r [57];
inst_scpld_to_mcpld_s2p/po_r [58];
inst_scpld_to_mcpld_s2p/po_r [59];
inst_scpld_to_mcpld_s2p/po_r [62];
inst_scpld_to_mcpld_s2p/po_r [63];
inst_scpld_to_mcpld_s2p/po_r [64];
inst_scpld_to_mcpld_s2p/po_r [65];
inst_scpld_to_mcpld_s2p/po_r [66];
inst_scpld_to_mcpld_s2p/po_r [67];
inst_scpld_to_mcpld_s2p/po_r [68];
inst_scpld_to_mcpld_s2p/po_r [69];
inst_scpld_to_mcpld_s2p/po_r [70];
inst_scpld_to_mcpld_s2p/po_r [71];
inst_scpld_to_mcpld_s2p/po_r [72];
inst_scpld_to_mcpld_s2p/po_r [73];
inst_scpld_to_mcpld_s2p/po_r [74];
inst_scpld_to_mcpld_s2p/po_r [75];
inst_scpld_to_mcpld_s2p/po_r [76];
inst_scpld_to_mcpld_s2p/po_r [77];
inst_scpld_to_mcpld_s2p/po_r [78];
inst_scpld_to_mcpld_s2p/po_r [79];
inst_scpld_to_mcpld_s2p/po_r [83];
inst_scpld_to_mcpld_s2p/po_r [84];
inst_scpld_to_mcpld_s2p/po_r [93];
inst_scpld_to_mcpld_s2p/po_r [94];
inst_scpld_to_mcpld_s2p/po_r [95];
inst_scpld_to_mcpld_s2p/po_r [96];
inst_scpld_to_mcpld_s2p/po_r [97];
inst_scpld_to_mcpld_s2p/po_r [98];
inst_scpld_to_mcpld_s2p/po_r [99];
inst_scpld_to_mcpld_s2p/po_r [100];
inst_scpld_to_mcpld_s2p/po_r [101];
inst_scpld_to_mcpld_s2p/po_r [102];
inst_scpld_to_mcpld_s2p/po_r [103];
inst_scpld_to_mcpld_s2p/po_r [104];
inst_scpld_to_mcpld_s2p/po_r [105];
inst_scpld_to_mcpld_s2p/po_r [106];
inst_scpld_to_mcpld_s2p/po_r [107];
inst_scpld_to_mcpld_s2p/po_r [108];
inst_scpld_to_mcpld_s2p/po_r [112];
inst_scpld_to_mcpld_s2p/po_r [113];
inst_scpld_to_mcpld_s2p/po_r [114];
inst_scpld_to_mcpld_s2p/po_r [305];
inst_scpld_to_mcpld_s2p/po_r [306];
inst_scpld_to_mcpld_s2p/po_r [307];
inst_scpld_to_mcpld_s2p/po_r [308];
inst_scpld_to_mcpld_s2p/po_r [309];
inst_scpld_to_mcpld_s2p/po_r [310];
inst_scpld_to_mcpld_s2p/po_r [311];
inst_scpld_to_mcpld_s2p/po_r [312];
inst_scpld_to_mcpld_s2p/po_r [320];
inst_scpld_to_mcpld_s2p/po_r [321];
inst_scpld_to_mcpld_s2p/po_r [322];
inst_scpld_to_mcpld_s2p/po_r [323];
inst_scpld_to_mcpld_s2p/po_r [324];
inst_scpld_to_mcpld_s2p/po_r [325];
inst_scpld_to_mcpld_s2p/po_r [326];
inst_scpld_to_mcpld_s2p/po_r [327];
inst_scpld_to_mcpld_s2p/po_r [328];
inst_scpld_to_mcpld_s2p/po_r [329];
inst_scpld_to_mcpld_s2p/po_r [330];
inst_scpld_to_mcpld_s2p/po_r [331];
inst_scpld_to_mcpld_s2p/po_r [332];
inst_scpld_to_mcpld_s2p/po_r [333];
inst_scpld_to_mcpld_s2p/po_r [334];
inst_scpld_to_mcpld_s2p/po_r [335];
inst_scpld_to_mcpld_s2p/po_r [336];
inst_scpld_to_mcpld_s2p/po_r [337];
inst_scpld_to_mcpld_s2p/po_r [338];
inst_scpld_to_mcpld_s2p/po_r [339];
inst_scpld_to_mcpld_s2p/po_r [340];
inst_scpld_to_mcpld_s2p/po_r [341];
inst_scpld_to_mcpld_s2p/po_r [342];
inst_scpld_to_mcpld_s2p/po_r [343];
inst_scpld_to_mcpld_s2p/po_r [344];
inst_scpld_to_mcpld_s2p/po_r [352];
inst_scpld_to_mcpld_s2p/po_r [353];
inst_scpld_to_mcpld_s2p/po_r [354];
inst_scpld_to_mcpld_s2p/po_r [355];
inst_scpld_to_mcpld_s2p/po_r [356];
inst_scpld_to_mcpld_s2p/po_r [357];
inst_scpld_to_mcpld_s2p/po_r [358];
inst_scpld_to_mcpld_s2p/po_r [359];
inst_scpld_to_mcpld_s2p/po_r [360];
inst_scpld_to_mcpld_s2p/po_r [361];
inst_scpld_to_mcpld_s2p/po_r [362];
inst_scpld_to_mcpld_s2p/po_r [363];
inst_scpld_to_mcpld_s2p/po_r [364];
inst_scpld_to_mcpld_s2p/po_r [365];
inst_scpld_to_mcpld_s2p/po_r [366];
inst_scpld_to_mcpld_s2p/po_r [367];
inst_scpld_to_mcpld_s2p/po_r [368];
inst_scpld_to_mcpld_s2p/po_r [369];
inst_scpld_to_mcpld_s2p/po_r [370];
inst_scpld_to_mcpld_s2p/po_r [371];
inst_scpld_to_mcpld_s2p/po_r [372];
inst_scpld_to_mcpld_s2p/po_r [373];
inst_scpld_to_mcpld_s2p/po_r [374];
inst_scpld_to_mcpld_s2p/po_r [375];
inst_scpld_to_mcpld_s2p/po_r [376];
inst_scpld_to_mcpld_s2p/po_r [377];
inst_scpld_to_mcpld_s2p/po_r [384];
inst_scpld_to_mcpld_s2p/po_r [385];
inst_scpld_to_mcpld_s2p/po_r [386];
inst_scpld_to_mcpld_s2p/po_r [387];
inst_scpld_to_mcpld_s2p/po_r [388];
inst_scpld_to_mcpld_s2p/po_r [389];
inst_scpld_to_mcpld_s2p/po_r [390];
inst_scpld_to_mcpld_s2p/po_r [391];
inst_scpld_to_mcpld_s2p/po_r [392];
inst_scpld_to_mcpld_s2p/po_r [393];
inst_scpld_to_mcpld_s2p/po_r [394];
inst_scpld_to_mcpld_s2p/po_r [395];
inst_scpld_to_mcpld_s2p/po_r [396];
inst_scpld_to_mcpld_s2p/po_r [397];
inst_scpld_to_mcpld_s2p/po_r [398];
inst_scpld_to_mcpld_s2p/po_r [399];
inst_scpld_to_mcpld_s2p/po_r [400];
inst_scpld_to_mcpld_s2p/po_r [401];
inst_scpld_to_mcpld_s2p/po_r [402];
inst_scpld_to_mcpld_s2p/po_r [403];
inst_scpld_to_mcpld_s2p/po_r [404];
inst_scpld_to_mcpld_s2p/po_r [405];
inst_scpld_to_mcpld_s2p/po_r [406];
inst_scpld_to_mcpld_s2p/po_r [407];
inst_scpld_to_mcpld_s2p/po_r [408];
inst_scpld_to_mcpld_s2p/po_r [409];
inst_scpld_to_mcpld_s2p/po_r [410];
inst_scpld_to_mcpld_s2p/po_r [411];
inst_scpld_to_mcpld_s2p/po_r [412];
inst_scpld_to_mcpld_s2p/po_r [413];
inst_scpld_to_mcpld_s2p/po_r [414];
inst_scpld_to_mcpld_s2p/po_r [415];
inst_scpld_to_mcpld_s2p/po_r [416];
inst_scpld_to_mcpld_s2p/po_r [419];
inst_scpld_to_mcpld_s2p/po_r [420];
inst_scpld_to_mcpld_s2p/po_r [423];
inst_scpld_to_mcpld_s2p/po_r [424];
inst_scpld_to_mcpld_s2p/po_r [425];
inst_scpld_to_mcpld_s2p/po_r [426];
inst_scpld_to_mcpld_s2p/po_r [427];
inst_scpld_to_mcpld_s2p/po_r [428];
inst_scpld_to_mcpld_s2p/po_r [429];
inst_scpld_to_mcpld_s2p/po_r [430];
inst_scpld_to_mcpld_s2p/po_r [508];
inst_scpld_to_mcpld_s2p/po_r [509];
inst_scpld_to_mcpld_s2p/po_r [510];
inst_scpld_to_mcpld_s2p/po_r [511];
inst_scpld_to_mcpld_s2p/si_r [0];
inst_scpld_to_mcpld_s2p/si_r [1];
inst_scpld_to_mcpld_s2p/tick_r [0];
inst_scpld_to_mcpld_s2p/tick_r [1];
inst_scpld_to_mcpld_s2p/tick_r [2];
mcpld_to_scpld_p2s_data[4];
mcpld_to_scpld_p2s_data[5];
mcpld_to_scpld_p2s_data[6];
mcpld_to_scpld_p2s_data[7];
mcpld_to_scpld_p2s_data[8];
mcpld_to_scpld_p2s_data[10];
mcpld_to_scpld_p2s_data[13];
mcpld_to_scpld_p2s_data[14];
mcpld_to_scpld_p2s_data[15];
mcpld_to_scpld_p2s_data[17];
mcpld_to_scpld_p2s_data[18];
mcpld_to_scpld_p2s_data[19];
mcpld_to_scpld_p2s_data[31];
mcpld_to_scpld_p2s_data[34];
mcpld_to_scpld_p2s_data[35];
mcpld_to_scpld_p2s_data[36];
mcpld_to_scpld_p2s_data[37];
mcpld_to_scpld_p2s_data[38];
mcpld_to_scpld_p2s_data[215];
mcpld_to_scpld_p2s_data[267];
mcpld_to_scpld_p2s_data[275];
mcpld_to_scpld_p2s_data[276];
mcpld_to_scpld_p2s_data[277];
mcpld_to_scpld_p2s_data[278];
mcpld_to_scpld_p2s_data[279];
mcpld_to_scpld_p2s_data[280];
mcpld_to_scpld_p2s_data[281];
mcpld_to_scpld_p2s_data[282];
mcpld_to_scpld_p2s_data[283];
mcpld_to_scpld_p2s_data[284];
mcpld_to_scpld_p2s_data[285];
mcpld_to_scpld_p2s_data[286];
mcpld_to_scpld_p2s_data[287];
mcpld_to_scpld_p2s_data[288];
mcpld_to_scpld_p2s_data[289];
mcpld_to_scpld_p2s_data[290];
mcpld_to_scpld_p2s_data[291];
mcpld_to_scpld_p2s_data[292];
mcpld_to_scpld_p2s_data[293];
mcpld_to_scpld_p2s_data[294];
mcpld_to_scpld_p2s_data[295];
mcpld_to_scpld_p2s_data[296];
mcpld_to_scpld_p2s_data[297];
mcpld_to_scpld_p2s_data[298];
mcpld_to_scpld_p2s_data[299];
mcpld_to_scpld_p2s_data[300];
mcpld_to_scpld_p2s_data[301];
mcpld_to_scpld_p2s_data[302];
mcpld_to_scpld_p2s_data[303];
mcpld_to_scpld_p2s_data[304];
mcpld_to_scpld_p2s_data[305];
mcpld_to_scpld_p2s_data[306];
mcpld_to_scpld_p2s_data[307];
mcpld_to_scpld_p2s_data[308];
mcpld_to_scpld_p2s_data[309];
mcpld_to_scpld_p2s_data[310];
mcpld_to_scpld_p2s_data[311];
mcpld_to_scpld_p2s_data[312];
mcpld_to_scpld_p2s_data[313];
mcpld_to_scpld_p2s_data[314];
mcpld_to_scpld_p2s_data[349];
pme_filter_inst/all_pme_delayed [0];
pme_filter_inst/all_pme_delayed [1];
pon_reset_inst/reset1_reg [0];
pon_reset_inst/reset1_reg [1];
power_button_inst/force_off_count [0];
power_button_inst/force_off_count [1];
power_button_inst/shutdown_events [0];
power_button_inst/shutdown_events [1];
pwrseq_master_inst/N36.co [2];
pwrseq_master_inst/N1066 [13];
pwrseq_master_inst/N1066 [18];
pwrseq_master_inst/lim_recov_retry_count [0];
pwrseq_master_inst/lim_recov_retry_count [1];
pwrseq_master_inst/power_seq_sm_last [0];
pwrseq_master_inst/power_seq_sm_last [1];
pwrseq_master_inst/power_seq_sm_last [2];
pwrseq_master_inst/power_seq_sm_last [3];
pwrseq_master_inst/power_seq_sm_last [4];
pwrseq_master_inst/r_pwrbtn_1s_cnt [0];
pwrseq_master_inst/r_pwrbtn_1s_cnt [1];
pwrseq_master_inst/r_pwrbtn_1s_cnt [2];
pwrseq_master_inst/sb_thermtrip_delay_inst/timer_cnt [0];
pwrseq_master_inst/sb_thermtrip_delay_inst/timer_cnt [1];
pwrseq_master_inst/state_reg [1];
pwrseq_master_inst/state_reg [5];
pwrseq_master_inst/state_reg [6];
pwrseq_master_inst/state_reg [7];
pwrseq_master_inst/state_reg [9];
pwrseq_master_inst/state_reg [10];
pwrseq_master_inst/state_reg [11];
pwrseq_master_inst/state_reg [12];
pwrseq_master_inst/state_reg [13];
pwrseq_master_inst/state_reg [14];
pwrseq_master_inst/state_reg [15];
pwrseq_master_inst/state_reg [16];
pwrseq_master_inst/state_reg [17];
pwrseq_master_inst/state_reg [20];
pwrseq_master_inst/state_reg [21];
pwrseq_master_inst/state_reg [22];
pwrseq_master_inst/state_reg [23];
pwrseq_master_inst/state_reg [24];
pwrseq_master_inst/state_reg [25];
pwrseq_master_inst/state_reg [26];
pwrseq_master_inst/state_reg [28];
pwrseq_master_inst/state_reg [29];
pwrseq_master_inst/state_reg [31];
pwrseq_master_inst/wdt_counter [0];
pwrseq_master_inst/wdt_counter [1];
pwrseq_master_inst/wdt_counter [2];
pwrseq_master_inst/wdt_counter [3];
pwrseq_master_inst/wdt_counter [4];
pwrseq_master_inst/wdt_counter [5];
pwrseq_master_inst/wdt_counter [6];
pwrseq_master_inst/wdt_counter [7];
pwrseq_master_inst/wdt_counter [8];
pwrseq_master_inst/wdt_counter [9];
pwrseq_slave_inst/_P12V_FAULT_DETECT_.p12_fault_detect_inst/chklive_en [1];
pwrseq_slave_inst/cpu0_d0_vp_p0v9_en_r_inst/timer_cnt [0];
pwrseq_slave_inst/cpu0_d0_vp_p0v9_en_r_inst/timer_cnt [1];
pwrseq_slave_inst/cpu0_d0_vp_p0v9_fault_detect_inst/chklive_en [0];
pwrseq_slave_inst/cpu0_d0_vph_p1v8_en_r_inst/timer_cnt [0];
pwrseq_slave_inst/cpu0_d0_vph_p1v8_en_r_inst/timer_cnt [1];
pwrseq_slave_inst/cpu0_d0_vph_p1v8_fault_detect_inst/chklive_en [0];
pwrseq_slave_inst/cpu0_d1_vp_p0v9_en_r_inst/timer_cnt [0];
pwrseq_slave_inst/cpu0_d1_vp_p0v9_en_r_inst/timer_cnt [1];
pwrseq_slave_inst/cpu0_d1_vp_p0v9_fault_detect_inst/chklive_en [0];
pwrseq_slave_inst/cpu0_d1_vph_p1v8_en_r_inst/timer_cnt [0];
pwrseq_slave_inst/cpu0_d1_vph_p1v8_en_r_inst/timer_cnt [1];
pwrseq_slave_inst/cpu0_d1_vph_p1v8_fault_detect_inst/chklive_en [0];
pwrseq_slave_inst/cpu0_ddr_vdd_en_r_check_inst/timer_cnt [0];
pwrseq_slave_inst/cpu0_ddr_vdd_en_r_check_inst/timer_cnt [1];
pwrseq_slave_inst/cpu0_ddr_vdd_fault_det_inst/chklive_en [0];
pwrseq_slave_inst/cpu0_p1v8_en_r_check_inst/timer_cnt [0];
pwrseq_slave_inst/cpu0_p1v8_en_r_check_inst/timer_cnt [1];
pwrseq_slave_inst/cpu0_p1v8_fault_det_inst/chklive_en [0];
pwrseq_slave_inst/cpu0_pll_p1v8_en_r_check_inst/timer_cnt [0];
pwrseq_slave_inst/cpu0_pll_p1v8_en_r_check_inst/timer_cnt [1];
pwrseq_slave_inst/cpu0_pll_p1v8_fault_det_inst/chklive_en [0];
pwrseq_slave_inst/cpu0_vdd_core_en_r_check_inst/timer_cnt [0];
pwrseq_slave_inst/cpu0_vdd_core_en_r_check_inst/timer_cnt [1];
pwrseq_slave_inst/cpu0_vdd_core_fault_det_inst/chklive_en [0];
pwrseq_slave_inst/cpu0_vddq_en_r_check_inst/timer_cnt [0];
pwrseq_slave_inst/cpu0_vddq_en_r_check_inst/timer_cnt [1];
pwrseq_slave_inst/cpu0_vddq_fault_det_inst/chklive_en [0];
pwrseq_slave_inst/cpu1_d0_vp_p0v9_en_r_inst/timer_cnt [0];
pwrseq_slave_inst/cpu1_d0_vp_p0v9_en_r_inst/timer_cnt [1];
pwrseq_slave_inst/cpu1_d0_vp_p0v9_fault_detect_inst/chklive_en [0];
pwrseq_slave_inst/cpu1_d0_vph_p1v8_en_r_inst/timer_cnt [0];
pwrseq_slave_inst/cpu1_d0_vph_p1v8_en_r_inst/timer_cnt [1];
pwrseq_slave_inst/cpu1_d0_vph_p1v8_fault_detect_inst/chklive_en [0];
pwrseq_slave_inst/cpu1_d1_vp_p0v9_en_r_inst/timer_cnt [0];
pwrseq_slave_inst/cpu1_d1_vp_p0v9_en_r_inst/timer_cnt [1];
pwrseq_slave_inst/cpu1_d1_vp_p0v9_fault_detect_inst/chklive_en [0];
pwrseq_slave_inst/cpu1_d1_vph_p1v8_en_r_inst/timer_cnt [0];
pwrseq_slave_inst/cpu1_d1_vph_p1v8_en_r_inst/timer_cnt [1];
pwrseq_slave_inst/cpu1_d1_vph_p1v8_fault_detect_inst/chklive_en [0];
pwrseq_slave_inst/cpu1_ddr_vdd_en_r_check_inst/timer_cnt [0];
pwrseq_slave_inst/cpu1_ddr_vdd_en_r_check_inst/timer_cnt [1];
pwrseq_slave_inst/cpu1_ddr_vdd_fault_det_inst/chklive_en [0];
pwrseq_slave_inst/cpu1_p1v8_en_r_check_inst/timer_cnt [0];
pwrseq_slave_inst/cpu1_p1v8_en_r_check_inst/timer_cnt [1];
pwrseq_slave_inst/cpu1_p1v8_fault_det_inst/chklive_en [0];
pwrseq_slave_inst/cpu1_pll_p1v8_en_r_check_inst/timer_cnt [0];
pwrseq_slave_inst/cpu1_pll_p1v8_en_r_check_inst/timer_cnt [1];
pwrseq_slave_inst/cpu1_pll_p1v8_fault_det_inst/chklive_en [0];
pwrseq_slave_inst/cpu1_vdd_core_en_r_check_inst/timer_cnt [0];
pwrseq_slave_inst/cpu1_vdd_core_en_r_check_inst/timer_cnt [1];
pwrseq_slave_inst/cpu1_vdd_core_fault_det_inst/chklive_en [0];
pwrseq_slave_inst/cpu1_vddq_en_r_check_inst/timer_cnt [0];
pwrseq_slave_inst/cpu1_vddq_en_r_check_inst/timer_cnt [1];
pwrseq_slave_inst/cpu1_vddq_fault_det_inst/chklive_en [0];
pwrseq_slave_inst/cpupwrok_en_check_inst/timer_cnt [0];
pwrseq_slave_inst/cpupwrok_en_check_inst/timer_cnt [1];
pwrseq_slave_inst/p1v1_en_r_check_inst/timer_cnt [0];
pwrseq_slave_inst/p1v1_en_r_check_inst/timer_cnt [1];
pwrseq_slave_inst/p1v1_fault_det_inst/chklive_en [0];
pwrseq_slave_inst/p5v_stby_en_r_check_inst/timer_cnt [0];
pwrseq_slave_inst/p5v_stby_en_r_check_inst/timer_cnt [1];
pwrseq_slave_inst/p5v_stby_fault_detect_inst/chklive_en [0];
pwrseq_slave_inst/p12v_bp_rear_en_check_inst/timer_cnt [0];
pwrseq_slave_inst/p12v_bp_rear_en_check_inst/timer_cnt [1];
pwrseq_slave_inst/p12v_reat_bp_efuse_fault_detect_inst/chklive_en [0];
pwrseq_slave_inst/power_supply_on_check_inst/timer_cnt [0];
pwrseq_slave_inst/power_supply_on_check_inst/timer_cnt [1];
pwrseq_sm_fault_det[0];
pwrseq_sm_fault_det[1];
pwrseq_sm_fault_det[2];
pwrseq_sm_fault_det[3];
pwrseq_sm_fault_det[4];
r_pwm_D_fan_limit_use[0] [4];
r_pwm_D_fan_pre_limit[0] [4];
r_uid_led_ctl[0];
r_uid_led_ctl[1];
r_uid_led_ctl[2];
r_uid_led_ctl[3];
r_uid_led_ctl[4];
r_uid_led_ctl[5];
r_uid_led_ctl[6];
r_uid_led_ctl[7];
scpld_to_mcpld_data_filter[0];
scpld_to_mcpld_data_filter[1];
scpld_to_mcpld_data_filter[2];
scpld_to_mcpld_data_filter[3];
scpld_to_mcpld_data_filter[4];
scpld_to_mcpld_data_filter[5];
scpld_to_mcpld_data_filter[6];
scpld_to_mcpld_data_filter[7];
scpld_to_mcpld_data_filter[8];
scpld_to_mcpld_data_filter[9];
scpld_to_mcpld_data_filter[10];
scpld_to_mcpld_data_filter[11];
scpld_to_mcpld_data_filter[12];
scpld_to_mcpld_data_filter[13];
scpld_to_mcpld_data_filter[14];
scpld_to_mcpld_data_filter[15];
scpld_to_mcpld_data_filter[16];
scpld_to_mcpld_data_filter[17];
scpld_to_mcpld_data_filter[18];
scpld_to_mcpld_data_filter[19];
scpld_to_mcpld_data_filter[20];
scpld_to_mcpld_data_filter[21];
scpld_to_mcpld_data_filter[22];
scpld_to_mcpld_data_filter[23];
scpld_to_mcpld_data_filter[24];
scpld_to_mcpld_data_filter[25];
scpld_to_mcpld_data_filter[26];
scpld_to_mcpld_data_filter[27];
scpld_to_mcpld_data_filter[28];
scpld_to_mcpld_data_filter[29];
scpld_to_mcpld_data_filter[30];
scpld_to_mcpld_data_filter[31];
scpld_to_mcpld_data_filter[32];
scpld_to_mcpld_data_filter[33];
scpld_to_mcpld_data_filter[34];
scpld_to_mcpld_data_filter[35];
scpld_to_mcpld_data_filter[36];
scpld_to_mcpld_data_filter[37];
scpld_to_mcpld_data_filter[38];
scpld_to_mcpld_data_filter[39];
scpld_to_mcpld_data_filter[45];
scpld_to_mcpld_data_filter[47];
scpld_to_mcpld_data_filter[48];
scpld_to_mcpld_data_filter[51];
scpld_to_mcpld_data_filter[52];
scpld_to_mcpld_data_filter[53];
scpld_to_mcpld_data_filter[54];
scpld_to_mcpld_data_filter[55];
scpld_to_mcpld_data_filter[58];
scpld_to_mcpld_data_filter[59];
scpld_to_mcpld_data_filter[60];
scpld_to_mcpld_data_filter[61];
scpld_to_mcpld_data_filter[62];
scpld_to_mcpld_data_filter[63];
scpld_to_mcpld_data_filter[64];
scpld_to_mcpld_data_filter[65];
scpld_to_mcpld_data_filter[66];
scpld_to_mcpld_data_filter[67];
scpld_to_mcpld_data_filter[68];
scpld_to_mcpld_data_filter[69];
scpld_to_mcpld_data_filter[70];
scpld_to_mcpld_data_filter[71];
scpld_to_mcpld_data_filter[72];
scpld_to_mcpld_data_filter[73];
scpld_to_mcpld_data_filter[74];
scpld_to_mcpld_data_filter[75];
scpld_to_mcpld_data_filter[79];
scpld_to_mcpld_data_filter[80];
scpld_to_mcpld_data_filter[89];
scpld_to_mcpld_data_filter[90];
scpld_to_mcpld_data_filter[91];
scpld_to_mcpld_data_filter[92];
scpld_to_mcpld_data_filter[93];
scpld_to_mcpld_data_filter[94];
scpld_to_mcpld_data_filter[95];
scpld_to_mcpld_data_filter[96];
scpld_to_mcpld_data_filter[97];
scpld_to_mcpld_data_filter[98];
scpld_to_mcpld_data_filter[99];
scpld_to_mcpld_data_filter[100];
scpld_to_mcpld_data_filter[101];
scpld_to_mcpld_data_filter[102];
scpld_to_mcpld_data_filter[103];
scpld_to_mcpld_data_filter[104];
scpld_to_mcpld_data_filter[108];
scpld_to_mcpld_data_filter[109];
scpld_to_mcpld_data_filter[110];
scpld_to_mcpld_data_filter[301];
scpld_to_mcpld_data_filter[302];
scpld_to_mcpld_data_filter[303];
scpld_to_mcpld_data_filter[304];
scpld_to_mcpld_data_filter[305];
scpld_to_mcpld_data_filter[306];
scpld_to_mcpld_data_filter[307];
scpld_to_mcpld_data_filter[308];
scpld_to_mcpld_data_filter[316];
scpld_to_mcpld_data_filter[317];
scpld_to_mcpld_data_filter[318];
scpld_to_mcpld_data_filter[319];
scpld_to_mcpld_data_filter[320];
scpld_to_mcpld_data_filter[321];
scpld_to_mcpld_data_filter[322];
scpld_to_mcpld_data_filter[323];
scpld_to_mcpld_data_filter[324];
scpld_to_mcpld_data_filter[325];
scpld_to_mcpld_data_filter[326];
scpld_to_mcpld_data_filter[327];
scpld_to_mcpld_data_filter[328];
scpld_to_mcpld_data_filter[329];
scpld_to_mcpld_data_filter[330];
scpld_to_mcpld_data_filter[331];
scpld_to_mcpld_data_filter[332];
scpld_to_mcpld_data_filter[333];
scpld_to_mcpld_data_filter[334];
scpld_to_mcpld_data_filter[335];
scpld_to_mcpld_data_filter[336];
scpld_to_mcpld_data_filter[337];
scpld_to_mcpld_data_filter[338];
scpld_to_mcpld_data_filter[339];
scpld_to_mcpld_data_filter[340];
scpld_to_mcpld_data_filter[348];
scpld_to_mcpld_data_filter[349];
scpld_to_mcpld_data_filter[350];
scpld_to_mcpld_data_filter[351];
scpld_to_mcpld_data_filter[352];
scpld_to_mcpld_data_filter[353];
scpld_to_mcpld_data_filter[354];
scpld_to_mcpld_data_filter[355];
scpld_to_mcpld_data_filter[356];
scpld_to_mcpld_data_filter[357];
scpld_to_mcpld_data_filter[358];
scpld_to_mcpld_data_filter[359];
scpld_to_mcpld_data_filter[360];
scpld_to_mcpld_data_filter[361];
scpld_to_mcpld_data_filter[362];
scpld_to_mcpld_data_filter[363];
scpld_to_mcpld_data_filter[364];
scpld_to_mcpld_data_filter[365];
scpld_to_mcpld_data_filter[366];
scpld_to_mcpld_data_filter[367];
scpld_to_mcpld_data_filter[368];
scpld_to_mcpld_data_filter[369];
scpld_to_mcpld_data_filter[370];
scpld_to_mcpld_data_filter[371];
scpld_to_mcpld_data_filter[372];
scpld_to_mcpld_data_filter[373];
scpld_to_mcpld_data_filter[380];
scpld_to_mcpld_data_filter[381];
scpld_to_mcpld_data_filter[382];
scpld_to_mcpld_data_filter[383];
scpld_to_mcpld_data_filter[384];
scpld_to_mcpld_data_filter[385];
scpld_to_mcpld_data_filter[386];
scpld_to_mcpld_data_filter[387];
scpld_to_mcpld_data_filter[388];
scpld_to_mcpld_data_filter[389];
scpld_to_mcpld_data_filter[390];
scpld_to_mcpld_data_filter[391];
scpld_to_mcpld_data_filter[392];
scpld_to_mcpld_data_filter[393];
scpld_to_mcpld_data_filter[394];
scpld_to_mcpld_data_filter[395];
scpld_to_mcpld_data_filter[396];
scpld_to_mcpld_data_filter[397];
scpld_to_mcpld_data_filter[398];
scpld_to_mcpld_data_filter[399];
scpld_to_mcpld_data_filter[400];
scpld_to_mcpld_data_filter[401];
scpld_to_mcpld_data_filter[402];
scpld_to_mcpld_data_filter[403];
scpld_to_mcpld_data_filter[404];
scpld_to_mcpld_data_filter[405];
scpld_to_mcpld_data_filter[406];
scpld_to_mcpld_data_filter[407];
scpld_to_mcpld_data_filter[408];
scpld_to_mcpld_data_filter[409];
scpld_to_mcpld_data_filter[410];
scpld_to_mcpld_data_filter[411];
scpld_to_mcpld_data_filter[412];
scpld_to_mcpld_data_filter[415];
scpld_to_mcpld_data_filter[416];
scpld_to_mcpld_data_filter[419];
scpld_to_mcpld_data_filter[420];
scpld_to_mcpld_data_filter[421];
scpld_to_mcpld_data_filter[422];
scpld_to_mcpld_data_filter[423];
scpld_to_mcpld_data_filter[424];
scpld_to_mcpld_data_filter[425];
scpld_to_mcpld_data_filter[426];
scpld_to_mcpld_s2p_data[0];
scpld_to_mcpld_s2p_data[1];
scpld_to_mcpld_s2p_data[2];
scpld_to_mcpld_s2p_data[3];
scpld_to_mcpld_s2p_data[4];
scpld_to_mcpld_s2p_data[5];
scpld_to_mcpld_s2p_data[6];
scpld_to_mcpld_s2p_data[7];
scpld_to_mcpld_s2p_data[8];
scpld_to_mcpld_s2p_data[9];
scpld_to_mcpld_s2p_data[10];
scpld_to_mcpld_s2p_data[11];
scpld_to_mcpld_s2p_data[12];
scpld_to_mcpld_s2p_data[13];
scpld_to_mcpld_s2p_data[14];
scpld_to_mcpld_s2p_data[15];
scpld_to_mcpld_s2p_data[16];
scpld_to_mcpld_s2p_data[17];
scpld_to_mcpld_s2p_data[18];
scpld_to_mcpld_s2p_data[19];
scpld_to_mcpld_s2p_data[20];
scpld_to_mcpld_s2p_data[21];
scpld_to_mcpld_s2p_data[22];
scpld_to_mcpld_s2p_data[23];
scpld_to_mcpld_s2p_data[24];
scpld_to_mcpld_s2p_data[25];
scpld_to_mcpld_s2p_data[26];
scpld_to_mcpld_s2p_data[27];
scpld_to_mcpld_s2p_data[28];
scpld_to_mcpld_s2p_data[29];
scpld_to_mcpld_s2p_data[30];
scpld_to_mcpld_s2p_data[31];
scpld_to_mcpld_s2p_data[32];
scpld_to_mcpld_s2p_data[33];
scpld_to_mcpld_s2p_data[34];
scpld_to_mcpld_s2p_data[35];
scpld_to_mcpld_s2p_data[36];
scpld_to_mcpld_s2p_data[37];
scpld_to_mcpld_s2p_data[38];
scpld_to_mcpld_s2p_data[39];
scpld_to_mcpld_s2p_data[40];
scpld_to_mcpld_s2p_data[41];
scpld_to_mcpld_s2p_data[42];
scpld_to_mcpld_s2p_data[43];
scpld_to_mcpld_s2p_data[49];
scpld_to_mcpld_s2p_data[51];
scpld_to_mcpld_s2p_data[52];
scpld_to_mcpld_s2p_data[55];
scpld_to_mcpld_s2p_data[56];
scpld_to_mcpld_s2p_data[57];
scpld_to_mcpld_s2p_data[58];
scpld_to_mcpld_s2p_data[59];
scpld_to_mcpld_s2p_data[62];
scpld_to_mcpld_s2p_data[63];
scpld_to_mcpld_s2p_data[64];
scpld_to_mcpld_s2p_data[65];
scpld_to_mcpld_s2p_data[66];
scpld_to_mcpld_s2p_data[67];
scpld_to_mcpld_s2p_data[68];
scpld_to_mcpld_s2p_data[69];
scpld_to_mcpld_s2p_data[70];
scpld_to_mcpld_s2p_data[71];
scpld_to_mcpld_s2p_data[72];
scpld_to_mcpld_s2p_data[73];
scpld_to_mcpld_s2p_data[74];
scpld_to_mcpld_s2p_data[75];
scpld_to_mcpld_s2p_data[76];
scpld_to_mcpld_s2p_data[77];
scpld_to_mcpld_s2p_data[78];
scpld_to_mcpld_s2p_data[79];
scpld_to_mcpld_s2p_data[83];
scpld_to_mcpld_s2p_data[84];
scpld_to_mcpld_s2p_data[93];
scpld_to_mcpld_s2p_data[94];
scpld_to_mcpld_s2p_data[95];
scpld_to_mcpld_s2p_data[96];
scpld_to_mcpld_s2p_data[97];
scpld_to_mcpld_s2p_data[98];
scpld_to_mcpld_s2p_data[99];
scpld_to_mcpld_s2p_data[100];
scpld_to_mcpld_s2p_data[101];
scpld_to_mcpld_s2p_data[102];
scpld_to_mcpld_s2p_data[103];
scpld_to_mcpld_s2p_data[104];
scpld_to_mcpld_s2p_data[105];
scpld_to_mcpld_s2p_data[106];
scpld_to_mcpld_s2p_data[107];
scpld_to_mcpld_s2p_data[108];
scpld_to_mcpld_s2p_data[112];
scpld_to_mcpld_s2p_data[113];
scpld_to_mcpld_s2p_data[114];
scpld_to_mcpld_s2p_data[305];
scpld_to_mcpld_s2p_data[306];
scpld_to_mcpld_s2p_data[307];
scpld_to_mcpld_s2p_data[308];
scpld_to_mcpld_s2p_data[309];
scpld_to_mcpld_s2p_data[310];
scpld_to_mcpld_s2p_data[311];
scpld_to_mcpld_s2p_data[312];
scpld_to_mcpld_s2p_data[320];
scpld_to_mcpld_s2p_data[321];
scpld_to_mcpld_s2p_data[322];
scpld_to_mcpld_s2p_data[323];
scpld_to_mcpld_s2p_data[324];
scpld_to_mcpld_s2p_data[325];
scpld_to_mcpld_s2p_data[326];
scpld_to_mcpld_s2p_data[327];
scpld_to_mcpld_s2p_data[328];
scpld_to_mcpld_s2p_data[329];
scpld_to_mcpld_s2p_data[330];
scpld_to_mcpld_s2p_data[331];
scpld_to_mcpld_s2p_data[332];
scpld_to_mcpld_s2p_data[333];
scpld_to_mcpld_s2p_data[334];
scpld_to_mcpld_s2p_data[335];
scpld_to_mcpld_s2p_data[336];
scpld_to_mcpld_s2p_data[337];
scpld_to_mcpld_s2p_data[338];
scpld_to_mcpld_s2p_data[339];
scpld_to_mcpld_s2p_data[340];
scpld_to_mcpld_s2p_data[341];
scpld_to_mcpld_s2p_data[342];
scpld_to_mcpld_s2p_data[343];
scpld_to_mcpld_s2p_data[344];
scpld_to_mcpld_s2p_data[352];
scpld_to_mcpld_s2p_data[353];
scpld_to_mcpld_s2p_data[354];
scpld_to_mcpld_s2p_data[355];
scpld_to_mcpld_s2p_data[356];
scpld_to_mcpld_s2p_data[357];
scpld_to_mcpld_s2p_data[358];
scpld_to_mcpld_s2p_data[359];
scpld_to_mcpld_s2p_data[360];
scpld_to_mcpld_s2p_data[361];
scpld_to_mcpld_s2p_data[362];
scpld_to_mcpld_s2p_data[363];
scpld_to_mcpld_s2p_data[364];
scpld_to_mcpld_s2p_data[365];
scpld_to_mcpld_s2p_data[366];
scpld_to_mcpld_s2p_data[367];
scpld_to_mcpld_s2p_data[368];
scpld_to_mcpld_s2p_data[369];
scpld_to_mcpld_s2p_data[370];
scpld_to_mcpld_s2p_data[371];
scpld_to_mcpld_s2p_data[372];
scpld_to_mcpld_s2p_data[373];
scpld_to_mcpld_s2p_data[374];
scpld_to_mcpld_s2p_data[375];
scpld_to_mcpld_s2p_data[376];
scpld_to_mcpld_s2p_data[377];
scpld_to_mcpld_s2p_data[384];
scpld_to_mcpld_s2p_data[385];
scpld_to_mcpld_s2p_data[386];
scpld_to_mcpld_s2p_data[387];
scpld_to_mcpld_s2p_data[388];
scpld_to_mcpld_s2p_data[389];
scpld_to_mcpld_s2p_data[390];
scpld_to_mcpld_s2p_data[391];
scpld_to_mcpld_s2p_data[392];
scpld_to_mcpld_s2p_data[393];
scpld_to_mcpld_s2p_data[394];
scpld_to_mcpld_s2p_data[395];
scpld_to_mcpld_s2p_data[396];
scpld_to_mcpld_s2p_data[397];
scpld_to_mcpld_s2p_data[398];
scpld_to_mcpld_s2p_data[399];
scpld_to_mcpld_s2p_data[400];
scpld_to_mcpld_s2p_data[401];
scpld_to_mcpld_s2p_data[402];
scpld_to_mcpld_s2p_data[403];
scpld_to_mcpld_s2p_data[404];
scpld_to_mcpld_s2p_data[405];
scpld_to_mcpld_s2p_data[406];
scpld_to_mcpld_s2p_data[407];
scpld_to_mcpld_s2p_data[408];
scpld_to_mcpld_s2p_data[409];
scpld_to_mcpld_s2p_data[410];
scpld_to_mcpld_s2p_data[411];
scpld_to_mcpld_s2p_data[412];
scpld_to_mcpld_s2p_data[413];
scpld_to_mcpld_s2p_data[414];
scpld_to_mcpld_s2p_data[415];
scpld_to_mcpld_s2p_data[416];
scpld_to_mcpld_s2p_data[419];
scpld_to_mcpld_s2p_data[420];
scpld_to_mcpld_s2p_data[423];
scpld_to_mcpld_s2p_data[424];
scpld_to_mcpld_s2p_data[425];
scpld_to_mcpld_s2p_data[426];
scpld_to_mcpld_s2p_data[427];
scpld_to_mcpld_s2p_data[428];
scpld_to_mcpld_s2p_data[429];
scpld_to_mcpld_s2p_data[430];
scpld_to_mcpld_s2p_data[508];
scpld_to_mcpld_s2p_data[509];
scpld_to_mcpld_s2p_data[510];
scpld_to_mcpld_s2p_data[511];
sideband_sel[0];
sideband_sel[1];
sync_data_high1/ff_s1 [3];
sync_data_high1/ff_s1 [4];
sync_data_low/ff_s1 [0];
sync_data_low/ff_s1 [1];
sync_data_low/ff_s1 [2];
time_cnt[0];
time_cnt[1];
time_cnt[2];
time_cnt[3];
time_cnt[4];
time_cnt[5];
time_cnt[6];
time_cnt[7];
time_cnt[8];
time_cnt[9];
time_cnt[10];
time_cnt[11];
time_cnt[12];
time_cnt[13];
time_cnt[14];
time_cnt[15];
time_cnt[16];
time_cnt[17];
time_cnt[18];
time_cnt[19];
time_cnt[20];
timer_gen_inst/N27 [1];
timer_gen_inst/cnt20ns [0];
timer_gen_inst/cnt20ns [1];
timer_gen_inst/nsec_tmr [0];
timer_gen_inst/nsec_tmr [1];
timer_gen_inst/nsec_tmr [2];
timer_gen_inst/nsec_tmr [3];
timer_gen_inst/nsec_tmr [4];
timer_gen_inst/nsec_tmr [5];
timer_gen_inst/sec_tmr [0];
timer_gen_inst/sec_tmr [1];
timer_gen_inst/sec_tmr [2];
timer_gen_inst/sec_tmr [3];
timer_gen_inst/sec_tmr [4];
timer_gen_inst/sec_tmr [5];
timer_gen_inst/sec_tmr [6];
timer_gen_inst/sec_tmr [7];
timer_gen_inst/sec_tmr [8];
timer_gen_inst/sec_tmr [9];
timer_gen_inst/sec_tmr [10];
timer_gen_inst/sec_tmr [11];
timer_gen_inst/sec_tmr [12];
timer_gen_inst/sec_tmr [13];
timer_gen_inst/sec_tmr [14];
timer_gen_inst/usec_tmr [0];
timer_gen_inst/usec_tmr [1];
timer_gen_inst/usec_tmr [2];
timer_gen_inst/usec_tmr [3];
timer_gen_inst/usec_tmr [4];
uart_master_u1/N504 [2];
uart_master_u1/N504 [4];
uart_master_u1/bps_count_bit [0];
uart_master_u1/bps_count_bit [1];
uart_master_u1/bps_count_bit [2];
uart_master_u1/bps_count_bit [3];
uart_master_u1/bps_count_bit [4];
uart_master_u1/bps_count_bit [5];
uart_master_u1/curr_state_reg [0];
uart_master_u1/curr_state_reg [1];
uart_master_u1/curr_state_reg [2];
uart_master_u1/curr_state_reg [3];
uart_master_u1/curr_state_reg [4];
uart_master_u1/curr_state_reg [5];
uart_master_u1/curr_state_reg [6];
uart_master_u1/curr_state_reg [7];
uart_master_u1/data_count [0];
uart_master_u1/data_count [1];
uart_master_u1/data_count [2];
uart_master_u1/data_count [3];
uart_master_u1/data_count [4];
uart_master_u1/det_cnt [0];
uart_master_u1/det_cnt [1];
uart_master_u1/det_pluse_cnt [0];
uart_master_u1/det_pluse_cnt [1];
uart_master_u1/det_pluse_cnt [2];
uart_master_u1/det_pluse_reg [0];
uart_master_u1/det_pluse_reg [1];
uart_master_u1/last_state [0];
uart_master_u1/last_state [1];
uart_master_u1/last_state [2];
uart_master_u1/reg_par_data_out [0];
uart_master_u1/reg_par_data_out [1];
uart_master_u1/reg_par_data_out [2];
uart_master_u1/reg_par_data_out [3];
uart_master_u1/reg_par_data_out [4];
uart_master_u1/reg_par_data_out [5];
uart_master_u1/reg_par_data_out [6];
uart_master_u1/reg_par_data_out [7];
uart_master_u1/reg_par_data_out [8];
uart_master_u1/reg_par_data_out [9];
uart_master_u1/reg_par_data_out [10];
uart_master_u1/reg_par_data_out [19];
uart_master_u1/reg_par_data_out [20];
uart_master_u1/reg_par_data_out [21];
uart_master_u1/wait_time [0];
uart_master_u1/wait_time [1];
uart_master_u2/N504 [2];
uart_master_u2/N504 [4];
uart_master_u2/bps_count_bit [0];
uart_master_u2/bps_count_bit [1];
uart_master_u2/bps_count_bit [2];
uart_master_u2/bps_count_bit [3];
uart_master_u2/bps_count_bit [4];
uart_master_u2/bps_count_bit [5];
uart_master_u2/curr_state_reg [1];
uart_master_u2/curr_state_reg [2];
uart_master_u2/curr_state_reg [3];
uart_master_u2/curr_state_reg [4];
uart_master_u2/curr_state_reg [5];
uart_master_u2/curr_state_reg [6];
uart_master_u2/curr_state_reg_alias [7];
uart_master_u2/data_count [0];
uart_master_u2/data_count [1];
uart_master_u2/data_count [2];
uart_master_u2/data_count [3];
uart_master_u2/data_count [4];
uart_master_u2/det_pluse_cnt [0];
uart_master_u2/det_pluse_cnt [1];
uart_master_u2/det_pluse_cnt [2];
uart_master_u2/det_pluse_reg [0];
uart_master_u2/det_pluse_reg [1];
uart_master_u2/last_state [0];
uart_master_u2/last_state [1];
uart_master_u2/last_state [2];
uart_master_u2/reg_par_data_out [0];
uart_master_u2/reg_par_data_out [1];
uart_master_u2/reg_par_data_out [2];
uart_master_u2/reg_par_data_out [3];
uart_master_u2/reg_par_data_out [4];
uart_master_u2/reg_par_data_out [5];
uart_master_u2/reg_par_data_out [6];
uart_master_u2/reg_par_data_out [7];
uart_master_u2/reg_par_data_out [8];
uart_master_u2/reg_par_data_out [9];
uart_master_u2/reg_par_data_out [10];
uart_master_u2/reg_par_data_out [19];
uart_master_u2/reg_par_data_out [20];
uart_master_u2/reg_par_data_out [21];
uart_master_u2/wait_time [0];
uart_master_u2/wait_time [1];
w_bp_to_mb_aux1_data[0];
w_bp_to_mb_aux1_data[1];
w_bp_to_mb_aux1_data[2];
w_bp_to_mb_aux1_data[3];
w_bp_to_mb_aux1_data[4];
w_bp_to_mb_aux1_data[5];
w_bp_to_mb_aux1_data[6];
w_bp_to_mb_aux1_data[7];
w_bp_to_mb_aux2_data[0];
w_bp_to_mb_aux2_data[1];
w_bp_to_mb_aux2_data[2];
w_bp_to_mb_aux2_data[3];
w_bp_to_mb_aux2_data[4];
w_bp_to_mb_aux2_data[5];
w_bp_to_mb_aux2_data[6];
w_bp_to_mb_aux2_data[7];
w_uid_led_ctl[0];
w_uid_led_ctl[1];
w_uid_led_ctl[2];
w_uid_led_ctl[3];
w_uid_led_ctl[4];
w_uid_led_ctl[5];
w_uid_led_ctl[6];
w_uid_led_ctl[7];

Clock
Tieta_Feiteng_1001_top|i_CLK_PAL_IN_25M;1000
pll_i25M_o50M_o25M|pll_inst/u_pll_e2/CLKOUT1;1002
pll_i25M_o50M_o25M|pll_inst/u_pll_e2/CLKOUT0;1004


