/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  reg [5:0] _01_;
  reg [16:0] _02_;
  wire [2:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire [9:0] celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [20:0] celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [10:0] celloutsig_0_32z;
  wire [10:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [7:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire celloutsig_0_75z;
  wire [6:0] celloutsig_0_76z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = celloutsig_0_9z | ~(celloutsig_0_4z);
  assign celloutsig_0_4z = celloutsig_0_3z | ~(celloutsig_0_2z);
  assign celloutsig_1_0z = in_data[147] | ~(in_data[138]);
  assign celloutsig_1_5z = celloutsig_1_4z | ~(celloutsig_1_2z);
  assign celloutsig_1_10z = celloutsig_1_1z[11] | ~(celloutsig_1_2z);
  assign celloutsig_0_20z = celloutsig_0_18z | ~(celloutsig_0_19z[4]);
  assign celloutsig_1_3z = in_data[130] | celloutsig_1_0z;
  assign celloutsig_0_23z = celloutsig_0_20z | celloutsig_0_13z;
  assign celloutsig_0_30z = celloutsig_0_22z[3] ^ celloutsig_0_23z;
  assign celloutsig_0_6z[12:2] = { celloutsig_0_0z[1:0], celloutsig_0_2z, celloutsig_0_0z, 1'h0, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z } + { in_data[78:71], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z[2] };
  assign celloutsig_0_10z = { in_data[12:10], celloutsig_0_9z } + in_data[19:16];
  assign celloutsig_0_32z = { celloutsig_0_22z[6:2], celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_9z } + { celloutsig_0_24z[12:3], celloutsig_0_9z };
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 9'h000;
    else _00_ <= { celloutsig_0_11z, celloutsig_0_27z, celloutsig_0_5z, celloutsig_0_37z, celloutsig_0_34z, celloutsig_0_43z, celloutsig_0_41z };
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 6'h00;
    else _01_ <= { celloutsig_0_6z[6:2], celloutsig_0_7z };
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 17'h00000;
    else _02_ <= { celloutsig_0_24z[18:7], celloutsig_0_19z };
  assign celloutsig_0_34z = { celloutsig_0_33z[9:7], celloutsig_0_31z, celloutsig_0_27z, celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_33z } == { in_data[54:38], celloutsig_0_15z };
  assign celloutsig_0_75z = { celloutsig_0_22z[4:2], celloutsig_0_39z } == { celloutsig_0_18z, celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_9z[5:2], celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_4z } == { celloutsig_1_6z[5:0], celloutsig_1_10z };
  assign celloutsig_0_3z = { in_data[59:41], celloutsig_0_2z, celloutsig_0_0z } <= { in_data[63:46], celloutsig_0_0z, celloutsig_0_2z, 1'h0 };
  assign celloutsig_0_5z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, 1'h0, celloutsig_0_4z } <= { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_14z = celloutsig_0_11z <= { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_12z };
  assign celloutsig_0_15z = { celloutsig_0_10z[1], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_11z } <= { in_data[71:69], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_14z };
  assign celloutsig_0_41z = { celloutsig_0_6z[12:11], celloutsig_0_2z } < { celloutsig_0_21z[3:2], celloutsig_0_9z };
  assign celloutsig_1_4z = celloutsig_1_1z[8] & ~(celloutsig_1_3z);
  assign celloutsig_1_11z = in_data[101] & ~(in_data[180]);
  assign celloutsig_0_27z = celloutsig_0_4z & ~(_02_[5]);
  assign celloutsig_0_28z = { celloutsig_0_0z[1], celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_20z } % { 1'h1, _02_[7:5] };
  assign celloutsig_1_6z = { in_data[126:120], celloutsig_1_4z } % { 1'h1, in_data[132:127], celloutsig_1_2z };
  assign celloutsig_0_22z = { in_data[93:89], celloutsig_0_14z, celloutsig_0_7z } % { 1'h1, _01_[4:0], 1'h0 };
  assign celloutsig_1_13z = celloutsig_1_6z != { celloutsig_1_1z[7:1], celloutsig_1_11z };
  assign celloutsig_0_17z = { in_data[49:32], celloutsig_0_12z } != { celloutsig_0_10z[1:0], celloutsig_0_13z, _01_, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_3z, 1'h0, celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_0_2z = { in_data[63:50], 1'h0 } != in_data[58:44];
  assign celloutsig_0_31z = { celloutsig_0_21z[7:1], celloutsig_0_17z } != { in_data[78:73], celloutsig_0_15z, celloutsig_0_14z };
  assign celloutsig_0_37z = ~^ celloutsig_0_32z[3:0];
  assign celloutsig_0_43z = ~^ { celloutsig_0_36z[4:2], celloutsig_0_41z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_30z, celloutsig_0_13z, celloutsig_0_37z, celloutsig_0_20z, celloutsig_0_0z, _01_ };
  assign celloutsig_1_19z = ~^ { celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_17z };
  assign celloutsig_0_13z = ~^ { celloutsig_0_10z[2:0], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_18z = ~^ _01_[3:1];
  assign celloutsig_1_17z = ^ { in_data[118:107], celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_9z };
  assign celloutsig_0_9z = ^ celloutsig_0_6z[6:2];
  assign celloutsig_0_12z = ^ { in_data[75:54], celloutsig_0_7z };
  assign celloutsig_0_29z = ^ _02_[14:7];
  assign celloutsig_1_12z = celloutsig_1_6z[7:3] >> celloutsig_1_1z[11:7];
  assign celloutsig_0_21z = { celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_19z } >> { celloutsig_0_6z[6:2], celloutsig_0_0z[1], 1'h0, celloutsig_0_11z };
  assign celloutsig_0_33z = { celloutsig_0_16z[3:0], celloutsig_0_16z } << { celloutsig_0_16z[6:2], celloutsig_0_3z, celloutsig_0_28z, celloutsig_0_29z };
  assign celloutsig_0_36z = { celloutsig_0_21z[1:0], celloutsig_0_31z, celloutsig_0_19z } << { celloutsig_0_0z[1:0], _01_ };
  assign celloutsig_0_0z = in_data[23:21] <<< in_data[60:58];
  assign celloutsig_0_76z = _00_[8:2] <<< celloutsig_0_32z[9:3];
  assign celloutsig_1_1z = in_data[171:158] <<< { in_data[112:100], celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_6z[6:1], celloutsig_1_3z, celloutsig_1_2z } <<< { celloutsig_1_1z[6:2], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_11z = { celloutsig_0_3z, 1'h0, celloutsig_0_7z } <<< celloutsig_0_6z[12:10];
  assign celloutsig_0_19z = { in_data[94:93], celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_3z } <<< { in_data[55:53], 2'h0 };
  assign celloutsig_0_24z = { celloutsig_0_22z[5:1], celloutsig_0_6z[12:2], celloutsig_0_0z[1:0], celloutsig_0_7z, celloutsig_0_9z, 1'h0 } <<< { celloutsig_0_6z[6:2], celloutsig_0_21z, celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_10z };
  assign celloutsig_0_16z = { _01_[3:1], celloutsig_0_11z, celloutsig_0_5z } - { celloutsig_0_6z[7:2], celloutsig_0_0z[1] };
  assign celloutsig_0_7z = ~((celloutsig_0_2z & celloutsig_0_5z) | (in_data[36] & 1'h0));
  assign celloutsig_1_2z = ~((in_data[185] & in_data[116]) | (celloutsig_1_0z & in_data[147]));
  assign celloutsig_1_14z = ~((celloutsig_1_13z & celloutsig_1_12z[3]) | (celloutsig_1_12z[1] & celloutsig_1_2z));
  assign celloutsig_0_6z[1:0] = celloutsig_0_0z[1:0];
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_75z, celloutsig_0_76z };
endmodule
