{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 220,
    "design__inferred_latch__count": 0,
    "design__instance__count": 2436,
    "design__instance__area": 27351.2,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__die__bbox": "0.0 0.0 205.0 225.0",
    "design__core__bbox": "5.52 10.88 199.18 212.16",
    "design__io": 510,
    "design__die__area": 46125,
    "design__core__area": 38979.9,
    "design__instance__count__stdcell": 2968,
    "design__instance__area__stdcell": 28016.9,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__count__padcells": 0,
    "design__instance__area__padcells": 0,
    "design__instance__count__cover": 0,
    "design__instance__area__cover": 0,
    "design__instance__utilization": 0.718752,
    "design__instance__utilization__stdcell": 0.718752,
    "design__rows": 74,
    "design__rows:unithd": 74,
    "design__sites": 31154,
    "design__sites:unithd": 31154,
    "design__instance__count__class:buffer": 224,
    "design__instance__area__class:buffer": 1077.28,
    "design__instance__count__class:inverter": 61,
    "design__instance__area__class:inverter": 233.974,
    "design__instance__count__class:sequential_cell": 624,
    "design__instance__area__class:sequential_cell": 9409.02,
    "design__instance__count__class:multi_input_combinational_cell": 727,
    "design__instance__area__class:multi_input_combinational_cell": 11651.2,
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "design__power_grid_violation__count__net:VPWR": 0,
    "design__power_grid_violation__count__net:VGND": 0,
    "design__power_grid_violation__count": 0,
    "design__instance__count__class:timing_repair_buffer": 635,
    "design__instance__area__class:timing_repair_buffer": 4430.5,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 142667,
    "design__violations": 0,
    "design__instance__count__class:clock_buffer": 7,
    "design__instance__area__class:clock_buffer": 153.898,
    "design__instance__count__setup_buffer": 31,
    "design__instance__count__hold_buffer": 8,
    "antenna__violating__nets": 37,
    "antenna__violating__pins": 41,
    "route__antenna_violation__count": 37,
    "antenna_diodes_count": 158,
    "design__instance__count__class:antenna_cell": 158,
    "design__instance__area__class:antenna_cell": 395.379,
    "route__net": 2532,
    "route__net__special": 2,
    "route__drc_errors__iter:0": 5206,
    "route__wirelength__iter:0": 176496,
    "route__drc_errors__iter:1": 3326,
    "route__wirelength__iter:1": 174183,
    "route__drc_errors__iter:2": 2857,
    "route__wirelength__iter:2": 173010,
    "route__drc_errors__iter:3": 1229,
    "route__wirelength__iter:3": 173054,
    "route__drc_errors__iter:4": 388,
    "route__wirelength__iter:4": 172889,
    "route__drc_errors__iter:5": 220,
    "route__wirelength__iter:5": 172852,
    "route__drc_errors__iter:6": 50,
    "route__wirelength__iter:6": 172788,
    "route__drc_errors__iter:7": 36,
    "route__wirelength__iter:7": 172800,
    "route__drc_errors__iter:8": 36,
    "route__wirelength__iter:8": 172800,
    "route__drc_errors__iter:9": 36,
    "route__wirelength__iter:9": 172800,
    "route__drc_errors__iter:10": 32,
    "route__wirelength__iter:10": 172798,
    "route__drc_errors__iter:11": 12,
    "route__wirelength__iter:11": 172785,
    "route__drc_errors__iter:12": 2,
    "route__wirelength__iter:12": 172804,
    "route__drc_errors__iter:13": 0,
    "route__wirelength__iter:13": 172785,
    "route__drc_errors": 0,
    "route__wirelength": 172785,
    "route__vias": 25645,
    "route__vias__singlecut": 25645,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 0,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 613.05,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79995,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79999,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 4.54499e-05,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 4.51542e-05,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 1.03163e-05,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 4.51542e-05,
    "design_powergrid__voltage__worst": 4.51542e-05,
    "design_powergrid__voltage__worst__net:VPWR": 1.79995,
    "design_powergrid__drop__worst": 4.54499e-05,
    "design_powergrid__drop__worst__net:VPWR": 4.54499e-05,
    "design_powergrid__voltage__worst__net:VGND": 4.51542e-05,
    "design_powergrid__drop__worst__net:VGND": 4.51542e-05,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 1.07e-05,
    "ir__drop__worst": 4.54e-05,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}