/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [12:0] _00_;
  reg [16:0] _01_;
  wire [15:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [14:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [20:0] celloutsig_0_22z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_34z;
  reg [9:0] celloutsig_0_38z;
  wire [7:0] celloutsig_0_39z;
  wire [8:0] celloutsig_0_3z;
  wire [12:0] celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_8z;
  wire [15:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [5:0] celloutsig_1_16z;
  wire [12:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [15:0] celloutsig_1_1z;
  wire [25:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [16:0] celloutsig_1_8z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~(in_data[165] ^ celloutsig_1_16z[5]);
  assign celloutsig_0_28z = ~(celloutsig_0_19z[4] ^ in_data[76]);
  assign celloutsig_0_30z = ~(celloutsig_0_28z ^ celloutsig_0_12z);
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _00_ <= 13'h0000;
    else _00_ <= { celloutsig_1_1z[11:0], celloutsig_1_5z };
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 17'h00000;
    else _01_ <= in_data[20:4];
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z } / { 1'h1, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[158:143] / { 1'h1, in_data[113:102], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_11z = celloutsig_1_1z[10:2] / { 1'h1, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_8z = { _01_[14:8], celloutsig_0_4z } / { 1'h1, celloutsig_0_3z[7:1] };
  assign celloutsig_0_9z = { celloutsig_0_8z[4:1], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_2z } / { 1'h1, in_data[61:47] };
  assign celloutsig_1_0z = in_data[121:117] >= in_data[100:96];
  assign celloutsig_1_3z = in_data[173:163] >= { celloutsig_1_1z[13:4], celloutsig_1_0z };
  assign celloutsig_0_34z = _01_[14:8] < { celloutsig_0_10z[2:1], celloutsig_0_19z };
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } < in_data[84:71];
  assign celloutsig_1_6z = celloutsig_1_2z[15:7] < celloutsig_1_2z[15:7];
  assign celloutsig_1_13z = celloutsig_1_2z[25:23] < celloutsig_1_7z[4:2];
  assign celloutsig_0_21z = celloutsig_0_8z[4:2] < celloutsig_0_19z[4:2];
  assign celloutsig_0_2z = { celloutsig_0_0z[12:11], celloutsig_0_1z } < in_data[64:59];
  assign celloutsig_0_0z = in_data[58:43] % { 1'h1, in_data[21:7] };
  assign celloutsig_0_40z = _01_[13:1] % { 1'h1, _01_[5:0], celloutsig_0_19z, celloutsig_0_13z };
  assign celloutsig_0_5z = celloutsig_0_0z[13:9] % { 1'h1, celloutsig_0_3z[5:2] };
  assign celloutsig_0_22z = { _01_[0], celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_19z } % { 1'h1, celloutsig_0_11z[13:3], celloutsig_0_8z, celloutsig_0_21z };
  assign celloutsig_1_5z = in_data[115:111] !== in_data[179:175];
  assign celloutsig_1_14z = in_data[113:111] !== { celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_6z };
  assign celloutsig_0_12z = celloutsig_0_11z[12:6] !== { celloutsig_0_5z[1:0], celloutsig_0_5z };
  assign celloutsig_0_13z = | { in_data[62:61], celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_1_4z = ^ { celloutsig_1_2z[25:21], celloutsig_1_3z };
  assign celloutsig_1_12z = ^ celloutsig_1_7z[3:1];
  assign celloutsig_0_6z = ^ { celloutsig_0_0z[6], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_17z = ^ _01_[16:12];
  assign celloutsig_1_8z = { in_data[155:145], celloutsig_1_7z } <<< { celloutsig_1_7z[4:0], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_11z[8:5], celloutsig_1_16z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_12z } <<< { celloutsig_1_8z[12:1], celloutsig_1_5z };
  assign celloutsig_0_11z = { in_data[58:48], celloutsig_0_1z } <<< celloutsig_0_9z[15:1];
  assign celloutsig_0_19z = { celloutsig_0_5z[4:1], celloutsig_0_17z } <<< { celloutsig_0_11z[10:8], celloutsig_0_12z, celloutsig_0_13z };
  assign celloutsig_1_2z = in_data[123:98] ~^ { celloutsig_1_1z[12:3], celloutsig_1_1z };
  assign celloutsig_1_16z = { _00_[8:5], celloutsig_1_5z, celloutsig_1_4z } ~^ celloutsig_1_7z;
  assign celloutsig_0_1z = celloutsig_0_0z[3:0] ~^ in_data[46:43];
  assign celloutsig_0_39z = { celloutsig_0_0z[14:9], celloutsig_0_28z, celloutsig_0_34z } ^ { celloutsig_0_38z[5:3], celloutsig_0_19z };
  assign celloutsig_1_7z = { celloutsig_1_1z[9:7], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_6z } ^ { celloutsig_1_2z[7:4], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_10z = celloutsig_0_5z[3:1] ^ _01_[9:7];
  always_latch
    if (!clkin_data[32]) celloutsig_0_38z = 10'h000;
    else if (!clkin_data[160]) celloutsig_0_38z = { celloutsig_0_22z[9:1], celloutsig_0_30z };
  assign { out_data[140:128], out_data[96], out_data[39:32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
