Generating HDL for page 37.11.03.1 MEM INH DVRS CHAR 2 at 10/19/2020 4:45:18 PM
Generating Statement for block at 4A with output pin(s) of OUT_4A_D
	and inputs of MY_INH_CHAR_2_1_BIT_D,MY_Z_GATE_FOR_5_9TH_9
	and logic function of OR
Generating Statement for block at 2A with output pin(s) of OUT_2A_D
	and inputs of MY_INH_CHAR_2_1_BIT_D,MY_Z_GATE_FOR_0_4TH_9
	and logic function of OR
Generating Statement for block at 4B with output pin(s) of OUT_4B_D
	and inputs of MY_INH_CHAR_2_2_BIT_D,MY_Z_GATE_FOR_5_9TH_9
	and logic function of OR
Generating Statement for block at 2B with output pin(s) of OUT_2B_D
	and inputs of MY_INH_CHAR_2_2_BIT_D,MY_Z_GATE_FOR_0_4TH_9
	and logic function of OR
Generating Statement for block at 4C with output pin(s) of OUT_4C_D
	and inputs of MY_INH_CHAR_2_4_BIT_D,MY_Z_GATE_FOR_5_9TH_10
	and logic function of OR
Generating Statement for block at 2C with output pin(s) of OUT_2C_D
	and inputs of MY_INH_CHAR_2_4_BIT_D,MY_Z_GATE_FOR_0_4TH_10
	and logic function of OR
Generating Statement for block at 4D with output pin(s) of OUT_4D_D
	and inputs of MY_INH_CHAR_2_8_BIT_D,MY_Z_GATE_FOR_5_9TH_10
	and logic function of OR
Generating Statement for block at 2D with output pin(s) of OUT_2D_D
	and inputs of MY_INH_CHAR_2_8_BIT_D,MY_Z_GATE_FOR_0_4TH_10
	and logic function of OR
Generating Statement for block at 4E with output pin(s) of OUT_4E_D
	and inputs of MY_INH_CHAR_2_A_BIT_D,MY_Z_GATE_FOR_5_9TH_11
	and logic function of OR
Generating Statement for block at 2E with output pin(s) of OUT_2E_D
	and inputs of MY_INH_CHAR_2_A_BIT_D,MY_Z_GATE_FOR_0_4TH_11
	and logic function of OR
Generating Statement for block at 4F with output pin(s) of OUT_4F_D
	and inputs of MY_INH_CHAR_2_B_BIT_D,MY_Z_GATE_FOR_5_9TH_11
	and logic function of OR
Generating Statement for block at 2F with output pin(s) of OUT_2F_D
	and inputs of MY_INH_CHAR_2_B_BIT_D,MY_Z_GATE_FOR_0_4TH_11
	and logic function of OR
Generating Statement for block at 4G with output pin(s) of OUT_4G_D
	and inputs of MY_INH_CHAR_2_C_BIT_D,MY_Z_GATE_FOR_5_9TH_12
	and logic function of OR
Generating Statement for block at 2G with output pin(s) of OUT_2G_D
	and inputs of MY_INH_CHAR_2_C_BIT_D,MY_Z_GATE_FOR_0_4TH_12
	and logic function of OR
Generating Statement for block at 4H with output pin(s) of OUT_4H_D
	and inputs of MY_INH_CHAR_2_WM_BIT_D,MY_Z_GATE_FOR_5_9TH_12
	and logic function of OR
Generating Statement for block at 2H with output pin(s) of OUT_2H_D
	and inputs of MY_INH_CHAR_2_WM_BIT_D,MY_Z_GATE_FOR_0_4TH_12
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal MV_INH_CHAR_2_1_BIT_B1
	from gate output OUT_4A_D
Generating output sheet edge signal assignment to 
	signal MV_INH_CHAR_2_1_BIT_D1
	from gate output OUT_2A_D
Generating output sheet edge signal assignment to 
	signal MV_INH_CHAR_2_2_BIT_B1
	from gate output OUT_4B_D
Generating output sheet edge signal assignment to 
	signal MV_INH_CHAR_2_2_BIT_D1
	from gate output OUT_2B_D
Generating output sheet edge signal assignment to 
	signal MV_INH_CHAR_2_4_BIT_B1
	from gate output OUT_4C_D
Generating output sheet edge signal assignment to 
	signal MV_INH_CHAR_2_4_BIT_D1
	from gate output OUT_2C_D
Generating output sheet edge signal assignment to 
	signal MV_INH_CHAR_2_8_BIT_B1
	from gate output OUT_4D_D
Generating output sheet edge signal assignment to 
	signal MV_INH_CHAR_2_8_BIT_D1
	from gate output OUT_2D_D
Generating output sheet edge signal assignment to 
	signal MV_INH_CHAR_2_A_BIT_B1
	from gate output OUT_4E_D
Generating output sheet edge signal assignment to 
	signal MV_INH_CHAR_2_A_BIT_D1
	from gate output OUT_2E_D
Generating output sheet edge signal assignment to 
	signal MV_INH_CHAR_2_B_BIT_B1
	from gate output OUT_4F_D
Generating output sheet edge signal assignment to 
	signal MV_INH_CHAR_2_B_BIT_D1
	from gate output OUT_2F_D
Generating output sheet edge signal assignment to 
	signal MV_INH_CHAR_2_C_BIT_B1
	from gate output OUT_4G_D
Generating output sheet edge signal assignment to 
	signal MV_INH_CHAR_2_C_BIT_D1
	from gate output OUT_2G_D
Generating output sheet edge signal assignment to 
	signal MV_INH_CHAR_2_WM_BIT_B1
	from gate output OUT_4H_D
Generating output sheet edge signal assignment to 
	signal MV_INH_CHAR_2_WM_BIT_D1
	from gate output OUT_2H_D
