/*
** ###################################################################
**     Processors:          MIMX9506AVZXN_ca55
**                          MIMX9506AVZXN_cm33
**                          MIMX9506AVZXN_cm7
**                          MIMX9506XVZXN_ca55
**                          MIMX9506XVZXN_cm33
**                          MIMX9506XVZXN_cm7
**                          MIMX9534AVZXN_ca55
**                          MIMX9534AVZXN_cm33
**                          MIMX9534AVZXN_cm7
**                          MIMX9534CVTXN_ca55
**                          MIMX9534CVTXN_cm33
**                          MIMX9534CVTXN_cm7
**                          MIMX9534CVZXN_ca55
**                          MIMX9534CVZXN_cm33
**                          MIMX9534CVZXN_cm7
**                          MIMX9534DVTXN_ca55
**                          MIMX9534DVTXN_cm33
**                          MIMX9534DVTXN_cm7
**                          MIMX9534DVZXN_ca55
**                          MIMX9534DVZXN_cm33
**                          MIMX9534DVZXN_cm7
**                          MIMX9534XVTXN_ca55
**                          MIMX9534XVTXN_cm33
**                          MIMX9534XVTXN_cm7
**                          MIMX9534XVZXN_ca55
**                          MIMX9534XVZXN_cm33
**                          MIMX9534XVZXN_cm7
**                          MIMX9536AVZXN_ca55
**                          MIMX9536AVZXN_cm33
**                          MIMX9536AVZXN_cm7
**                          MIMX9536CVTXN_ca55
**                          MIMX9536CVTXN_cm33
**                          MIMX9536CVTXN_cm7
**                          MIMX9536CVZXN_ca55
**                          MIMX9536CVZXN_cm33
**                          MIMX9536CVZXN_cm7
**                          MIMX9536DVTXN_ca55
**                          MIMX9536DVTXN_cm33
**                          MIMX9536DVTXN_cm7
**                          MIMX9536DVZXN_ca55
**                          MIMX9536DVZXN_cm33
**                          MIMX9536DVZXN_cm7
**                          MIMX9536DVZXQ_ca55
**                          MIMX9536DVZXQ_cm33
**                          MIMX9536DVZXQ_cm7
**                          MIMX9536XVTXN_ca55
**                          MIMX9536XVTXN_cm33
**                          MIMX9536XVTXN_cm7
**                          MIMX9536XVZXN_ca55
**                          MIMX9536XVZXN_cm33
**                          MIMX9536XVZXN_cm7
**                          MIMX9546AVZXN_ca55
**                          MIMX9546AVZXN_cm33
**                          MIMX9546AVZXN_cm7
**                          MIMX9546XVZXN_ca55
**                          MIMX9546XVZXN_cm33
**                          MIMX9546XVZXN_cm7
**                          MIMX9554AVTXN_ca55
**                          MIMX9554AVTXN_cm33
**                          MIMX9554AVTXN_cm7
**                          MIMX9554AVZXN_ca55
**                          MIMX9554AVZXN_cm33
**                          MIMX9554AVZXN_cm7
**                          MIMX9554CVTXN_ca55
**                          MIMX9554CVTXN_cm33
**                          MIMX9554CVTXN_cm7
**                          MIMX9554CVZXN_ca55
**                          MIMX9554CVZXN_cm33
**                          MIMX9554CVZXN_cm7
**                          MIMX9554DVTXN_ca55
**                          MIMX9554DVTXN_cm33
**                          MIMX9554DVTXN_cm7
**                          MIMX9554DVZXN_ca55
**                          MIMX9554DVZXN_cm33
**                          MIMX9554DVZXN_cm7
**                          MIMX9554XVTXN_ca55
**                          MIMX9554XVTXN_cm33
**                          MIMX9554XVTXN_cm7
**                          MIMX9554XVZXN_ca55
**                          MIMX9554XVZXN_cm33
**                          MIMX9554XVZXN_cm7
**                          MIMX9556AVZXN_ca55
**                          MIMX9556AVZXN_cm33
**                          MIMX9556AVZXN_cm7
**                          MIMX9556CVTXN_ca55
**                          MIMX9556CVTXN_cm33
**                          MIMX9556CVTXN_cm7
**                          MIMX9556CVZXN_ca55
**                          MIMX9556CVZXN_cm33
**                          MIMX9556CVZXN_cm7
**                          MIMX9556DVTXN_ca55
**                          MIMX9556DVTXN_cm33
**                          MIMX9556DVTXN_cm7
**                          MIMX9556DVZXN_ca55
**                          MIMX9556DVZXN_cm33
**                          MIMX9556DVZXN_cm7
**                          MIMX9556XVTXN_ca55
**                          MIMX9556XVTXN_cm33
**                          MIMX9556XVTXN_cm7
**                          MIMX9556XVZXN_ca55
**                          MIMX9556XVZXN_cm33
**                          MIMX9556XVZXN_cm7
**                          MIMX9574AVZXN_ca55
**                          MIMX9574AVZXN_cm33
**                          MIMX9574AVZXN_cm7
**                          MIMX9574CVTXN_ca55
**                          MIMX9574CVTXN_cm33
**                          MIMX9574CVTXN_cm7
**                          MIMX9574CVZXN_ca55
**                          MIMX9574CVZXN_cm33
**                          MIMX9574CVZXN_cm7
**                          MIMX9574DVTXN_ca55
**                          MIMX9574DVTXN_cm33
**                          MIMX9574DVTXN_cm7
**                          MIMX9574DVZXN_ca55
**                          MIMX9574DVZXN_cm33
**                          MIMX9574DVZXN_cm7
**                          MIMX9574XVTXN_ca55
**                          MIMX9574XVTXN_cm33
**                          MIMX9574XVTXN_cm7
**                          MIMX9574XVZXN_ca55
**                          MIMX9574XVZXN_cm33
**                          MIMX9574XVZXN_cm7
**                          MIMX9576AVZXN_ca55
**                          MIMX9576AVZXN_cm33
**                          MIMX9576AVZXN_cm7
**                          MIMX9576CVTXN_ca55
**                          MIMX9576CVTXN_cm33
**                          MIMX9576CVTXN_cm7
**                          MIMX9576CVZXN_ca55
**                          MIMX9576CVZXN_cm33
**                          MIMX9576CVZXN_cm7
**                          MIMX9576DVTXN_ca55
**                          MIMX9576DVTXN_cm33
**                          MIMX9576DVTXN_cm7
**                          MIMX9576DVZXN_ca55
**                          MIMX9576DVZXN_cm33
**                          MIMX9576DVZXN_cm7
**                          MIMX9576XVTXN_ca55
**                          MIMX9576XVTXN_cm33
**                          MIMX9576XVTXN_cm7
**                          MIMX9576XVZXN_ca55
**                          MIMX9576XVZXN_cm33
**                          MIMX9576XVZXN_cm7
**                          MIMX9586AVZXN_ca55
**                          MIMX9586AVZXN_cm33
**                          MIMX9586AVZXN_cm7
**                          MIMX9586XVZXN_ca55
**                          MIMX9586XVZXN_cm33
**                          MIMX9586XVZXN_cm7
**                          MIMX9594AVZXN_ca55
**                          MIMX9594AVZXN_cm33
**                          MIMX9594AVZXN_cm7
**                          MIMX9594CVTXN_ca55
**                          MIMX9594CVTXN_cm33
**                          MIMX9594CVTXN_cm7
**                          MIMX9594CVZXN_ca55
**                          MIMX9594CVZXN_cm33
**                          MIMX9594CVZXN_cm7
**                          MIMX9594DVTXN_ca55
**                          MIMX9594DVTXN_cm33
**                          MIMX9594DVTXN_cm7
**                          MIMX9594DVZXN_ca55
**                          MIMX9594DVZXN_cm33
**                          MIMX9594DVZXN_cm7
**                          MIMX9594XVTXN_ca55
**                          MIMX9594XVTXN_cm33
**                          MIMX9594XVTXN_cm7
**                          MIMX9594XVZXN_ca55
**                          MIMX9594XVZXN_cm33
**                          MIMX9594XVZXN_cm7
**                          MIMX9596AVZXN_ca55
**                          MIMX9596AVZXN_cm33
**                          MIMX9596AVZXN_cm7
**                          MIMX9596CVTXN_ca55
**                          MIMX9596CVTXN_cm33
**                          MIMX9596CVTXN_cm7
**                          MIMX9596CVZXN_ca55
**                          MIMX9596CVZXN_cm33
**                          MIMX9596CVZXN_cm7
**                          MIMX9596DVTXN_ca55
**                          MIMX9596DVTXN_cm33
**                          MIMX9596DVTXN_cm7
**                          MIMX9596DVZXN_ca55
**                          MIMX9596DVZXN_cm33
**                          MIMX9596DVZXN_cm7
**                          MIMX9596DVZXQ_ca55
**                          MIMX9596DVZXQ_cm33
**                          MIMX9596DVZXQ_cm7
**                          MIMX9596XVTXN_ca55
**                          MIMX9596XVTXN_cm33
**                          MIMX9596XVTXN_cm7
**                          MIMX9596XVZXN_ca55
**                          MIMX9596XVZXN_cm33
**                          MIMX9596XVZXN_cm7
**                          MIMX95N4AVTXN_ca55
**                          MIMX95N4AVTXN_cm33
**                          MIMX95N4AVTXN_cm7
**                          MIMX95N4AVZXN_ca55
**                          MIMX95N4AVZXN_cm33
**                          MIMX95N4AVZXN_cm7
**                          MIMX95N4CVTXN_ca55
**                          MIMX95N4CVTXN_cm33
**                          MIMX95N4CVTXN_cm7
**                          MIMX95N4CVZXN_ca55
**                          MIMX95N4CVZXN_cm33
**                          MIMX95N4CVZXN_cm7
**                          MIMX95N4DVTXN_ca55
**                          MIMX95N4DVTXN_cm33
**                          MIMX95N4DVTXN_cm7
**                          MIMX95N4DVZXN_ca55
**                          MIMX95N4DVZXN_cm33
**                          MIMX95N4DVZXN_cm7
**                          MIMX95N4XVTXN_ca55
**                          MIMX95N4XVTXN_cm33
**                          MIMX95N4XVTXN_cm7
**                          MIMX95N4XVZXN_ca55
**                          MIMX95N4XVZXN_cm33
**                          MIMX95N4XVZXN_cm7
**                          MIMX95N6AVTXN_ca55
**                          MIMX95N6AVTXN_cm33
**                          MIMX95N6AVTXN_cm7
**                          MIMX95N6AVZXN_ca55
**                          MIMX95N6AVZXN_cm33
**                          MIMX95N6AVZXN_cm7
**                          MIMX95N6CVTXN_ca55
**                          MIMX95N6CVTXN_cm33
**                          MIMX95N6CVTXN_cm7
**                          MIMX95N6CVYXN_ca55
**                          MIMX95N6CVYXN_cm33
**                          MIMX95N6CVYXN_cm7
**                          MIMX95N6CVZXN_ca55
**                          MIMX95N6CVZXN_cm33
**                          MIMX95N6CVZXN_cm7
**                          MIMX95N6DVTXN_ca55
**                          MIMX95N6DVTXN_cm33
**                          MIMX95N6DVTXN_cm7
**                          MIMX95N6DVZXN_ca55
**                          MIMX95N6DVZXN_cm33
**                          MIMX95N6DVZXN_cm7
**                          MIMX95N6XVTXN_ca55
**                          MIMX95N6XVTXN_cm33
**                          MIMX95N6XVTXN_cm7
**                          MIMX95N6XVZXN_ca55
**                          MIMX95N6XVZXN_cm33
**                          MIMX95N6XVZXN_cm7
**
**     Version:             rev. 2.0, 2024-10-29
**     Build:               b250522
**
**     Abstract:
**         CMSIS Peripheral Access Layer for ENET_PHY
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-01-10)
**         Initial version.
**     - rev. 2.0 (2024-10-29)
**         Change the device header file from single flat file to multiple files based on peripherals,
**         each peripheral with dedicated header file located in periphN folder.
**
** ###################################################################
*/

/*!
 * @file PERI_ENET_PHY.h
 * @version 2.0
 * @date 2024-10-29
 * @brief CMSIS Peripheral Access Layer for ENET_PHY
 *
 * CMSIS Peripheral Access Layer for ENET_PHY
 */

#if !defined(PERI_ENET_PHY_H_)
#define PERI_ENET_PHY_H_                         /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX9506AVZXN_ca55) || defined(CPU_MIMX9506XVZXN_ca55))
#include "MIMX9506_ca55_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm33) || defined(CPU_MIMX9506XVZXN_cm33))
#include "MIMX9506_cm33_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm7) || defined(CPU_MIMX9506XVZXN_cm7))
#include "MIMX9506_cm7_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_ca55) || defined(CPU_MIMX9534CVTXN_ca55) || defined(CPU_MIMX9534CVZXN_ca55) || defined(CPU_MIMX9534DVTXN_ca55) || defined(CPU_MIMX9534DVZXN_ca55) || defined(CPU_MIMX9534XVTXN_ca55) || defined(CPU_MIMX9534XVZXN_ca55))
#include "MIMX9534_ca55_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm33) || defined(CPU_MIMX9534CVTXN_cm33) || defined(CPU_MIMX9534CVZXN_cm33) || defined(CPU_MIMX9534DVTXN_cm33) || defined(CPU_MIMX9534DVZXN_cm33) || defined(CPU_MIMX9534XVTXN_cm33) || defined(CPU_MIMX9534XVZXN_cm33))
#include "MIMX9534_cm33_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm7) || defined(CPU_MIMX9534CVTXN_cm7) || defined(CPU_MIMX9534CVZXN_cm7) || defined(CPU_MIMX9534DVTXN_cm7) || defined(CPU_MIMX9534DVZXN_cm7) || defined(CPU_MIMX9534XVTXN_cm7) || defined(CPU_MIMX9534XVZXN_cm7))
#include "MIMX9534_cm7_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_ca55) || defined(CPU_MIMX9536CVTXN_ca55) || defined(CPU_MIMX9536CVZXN_ca55) || defined(CPU_MIMX9536DVTXN_ca55) || defined(CPU_MIMX9536DVZXN_ca55) || defined(CPU_MIMX9536DVZXQ_ca55) || defined(CPU_MIMX9536XVTXN_ca55) || defined(CPU_MIMX9536XVZXN_ca55))
#include "MIMX9536_ca55_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm33) || defined(CPU_MIMX9536CVTXN_cm33) || defined(CPU_MIMX9536CVZXN_cm33) || defined(CPU_MIMX9536DVTXN_cm33) || defined(CPU_MIMX9536DVZXN_cm33) || defined(CPU_MIMX9536DVZXQ_cm33) || defined(CPU_MIMX9536XVTXN_cm33) || defined(CPU_MIMX9536XVZXN_cm33))
#include "MIMX9536_cm33_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm7) || defined(CPU_MIMX9536CVTXN_cm7) || defined(CPU_MIMX9536CVZXN_cm7) || defined(CPU_MIMX9536DVTXN_cm7) || defined(CPU_MIMX9536DVZXN_cm7) || defined(CPU_MIMX9536DVZXQ_cm7) || defined(CPU_MIMX9536XVTXN_cm7) || defined(CPU_MIMX9536XVZXN_cm7))
#include "MIMX9536_cm7_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_ca55) || defined(CPU_MIMX9546XVZXN_ca55))
#include "MIMX9546_ca55_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm33) || defined(CPU_MIMX9546XVZXN_cm33))
#include "MIMX9546_cm33_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm7) || defined(CPU_MIMX9546XVZXN_cm7))
#include "MIMX9546_cm7_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_ca55) || defined(CPU_MIMX9554AVZXN_ca55) || defined(CPU_MIMX9554CVTXN_ca55) || defined(CPU_MIMX9554CVZXN_ca55) || defined(CPU_MIMX9554DVTXN_ca55) || defined(CPU_MIMX9554DVZXN_ca55) || defined(CPU_MIMX9554XVTXN_ca55) || defined(CPU_MIMX9554XVZXN_ca55))
#include "MIMX9554_ca55_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm33) || defined(CPU_MIMX9554AVZXN_cm33) || defined(CPU_MIMX9554CVTXN_cm33) || defined(CPU_MIMX9554CVZXN_cm33) || defined(CPU_MIMX9554DVTXN_cm33) || defined(CPU_MIMX9554DVZXN_cm33) || defined(CPU_MIMX9554XVTXN_cm33) || defined(CPU_MIMX9554XVZXN_cm33))
#include "MIMX9554_cm33_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm7) || defined(CPU_MIMX9554AVZXN_cm7) || defined(CPU_MIMX9554CVTXN_cm7) || defined(CPU_MIMX9554CVZXN_cm7) || defined(CPU_MIMX9554DVTXN_cm7) || defined(CPU_MIMX9554DVZXN_cm7) || defined(CPU_MIMX9554XVTXN_cm7) || defined(CPU_MIMX9554XVZXN_cm7))
#include "MIMX9554_cm7_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_ca55) || defined(CPU_MIMX9556CVTXN_ca55) || defined(CPU_MIMX9556CVZXN_ca55) || defined(CPU_MIMX9556DVTXN_ca55) || defined(CPU_MIMX9556DVZXN_ca55) || defined(CPU_MIMX9556XVTXN_ca55) || defined(CPU_MIMX9556XVZXN_ca55))
#include "MIMX9556_ca55_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm33) || defined(CPU_MIMX9556CVTXN_cm33) || defined(CPU_MIMX9556CVZXN_cm33) || defined(CPU_MIMX9556DVTXN_cm33) || defined(CPU_MIMX9556DVZXN_cm33) || defined(CPU_MIMX9556XVTXN_cm33) || defined(CPU_MIMX9556XVZXN_cm33))
#include "MIMX9556_cm33_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm7) || defined(CPU_MIMX9556CVTXN_cm7) || defined(CPU_MIMX9556CVZXN_cm7) || defined(CPU_MIMX9556DVTXN_cm7) || defined(CPU_MIMX9556DVZXN_cm7) || defined(CPU_MIMX9556XVTXN_cm7) || defined(CPU_MIMX9556XVZXN_cm7))
#include "MIMX9556_cm7_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_ca55) || defined(CPU_MIMX9574CVTXN_ca55) || defined(CPU_MIMX9574CVZXN_ca55) || defined(CPU_MIMX9574DVTXN_ca55) || defined(CPU_MIMX9574DVZXN_ca55) || defined(CPU_MIMX9574XVTXN_ca55) || defined(CPU_MIMX9574XVZXN_ca55))
#include "MIMX9574_ca55_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm33) || defined(CPU_MIMX9574CVTXN_cm33) || defined(CPU_MIMX9574CVZXN_cm33) || defined(CPU_MIMX9574DVTXN_cm33) || defined(CPU_MIMX9574DVZXN_cm33) || defined(CPU_MIMX9574XVTXN_cm33) || defined(CPU_MIMX9574XVZXN_cm33))
#include "MIMX9574_cm33_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm7) || defined(CPU_MIMX9574CVTXN_cm7) || defined(CPU_MIMX9574CVZXN_cm7) || defined(CPU_MIMX9574DVTXN_cm7) || defined(CPU_MIMX9574DVZXN_cm7) || defined(CPU_MIMX9574XVTXN_cm7) || defined(CPU_MIMX9574XVZXN_cm7))
#include "MIMX9574_cm7_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_ca55) || defined(CPU_MIMX9576CVTXN_ca55) || defined(CPU_MIMX9576CVZXN_ca55) || defined(CPU_MIMX9576DVTXN_ca55) || defined(CPU_MIMX9576DVZXN_ca55) || defined(CPU_MIMX9576XVTXN_ca55) || defined(CPU_MIMX9576XVZXN_ca55))
#include "MIMX9576_ca55_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm33) || defined(CPU_MIMX9576CVTXN_cm33) || defined(CPU_MIMX9576CVZXN_cm33) || defined(CPU_MIMX9576DVTXN_cm33) || defined(CPU_MIMX9576DVZXN_cm33) || defined(CPU_MIMX9576XVTXN_cm33) || defined(CPU_MIMX9576XVZXN_cm33))
#include "MIMX9576_cm33_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm7) || defined(CPU_MIMX9576CVTXN_cm7) || defined(CPU_MIMX9576CVZXN_cm7) || defined(CPU_MIMX9576DVTXN_cm7) || defined(CPU_MIMX9576DVZXN_cm7) || defined(CPU_MIMX9576XVTXN_cm7) || defined(CPU_MIMX9576XVZXN_cm7))
#include "MIMX9576_cm7_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_ca55) || defined(CPU_MIMX9586XVZXN_ca55))
#include "MIMX9586_ca55_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm33) || defined(CPU_MIMX9586XVZXN_cm33))
#include "MIMX9586_cm33_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm7) || defined(CPU_MIMX9586XVZXN_cm7))
#include "MIMX9586_cm7_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_ca55) || defined(CPU_MIMX9594CVTXN_ca55) || defined(CPU_MIMX9594CVZXN_ca55) || defined(CPU_MIMX9594DVTXN_ca55) || defined(CPU_MIMX9594DVZXN_ca55) || defined(CPU_MIMX9594XVTXN_ca55) || defined(CPU_MIMX9594XVZXN_ca55))
#include "MIMX9594_ca55_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm33) || defined(CPU_MIMX9594CVTXN_cm33) || defined(CPU_MIMX9594CVZXN_cm33) || defined(CPU_MIMX9594DVTXN_cm33) || defined(CPU_MIMX9594DVZXN_cm33) || defined(CPU_MIMX9594XVTXN_cm33) || defined(CPU_MIMX9594XVZXN_cm33))
#include "MIMX9594_cm33_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm7) || defined(CPU_MIMX9594CVTXN_cm7) || defined(CPU_MIMX9594CVZXN_cm7) || defined(CPU_MIMX9594DVTXN_cm7) || defined(CPU_MIMX9594DVZXN_cm7) || defined(CPU_MIMX9594XVTXN_cm7) || defined(CPU_MIMX9594XVZXN_cm7))
#include "MIMX9594_cm7_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_ca55) || defined(CPU_MIMX9596CVTXN_ca55) || defined(CPU_MIMX9596CVZXN_ca55) || defined(CPU_MIMX9596DVTXN_ca55) || defined(CPU_MIMX9596DVZXN_ca55) || defined(CPU_MIMX9596DVZXQ_ca55) || defined(CPU_MIMX9596XVTXN_ca55) || defined(CPU_MIMX9596XVZXN_ca55))
#include "MIMX9596_ca55_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm33) || defined(CPU_MIMX9596CVTXN_cm33) || defined(CPU_MIMX9596CVZXN_cm33) || defined(CPU_MIMX9596DVTXN_cm33) || defined(CPU_MIMX9596DVZXN_cm33) || defined(CPU_MIMX9596DVZXQ_cm33) || defined(CPU_MIMX9596XVTXN_cm33) || defined(CPU_MIMX9596XVZXN_cm33))
#include "MIMX9596_cm33_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm7) || defined(CPU_MIMX9596CVTXN_cm7) || defined(CPU_MIMX9596CVZXN_cm7) || defined(CPU_MIMX9596DVTXN_cm7) || defined(CPU_MIMX9596DVZXN_cm7) || defined(CPU_MIMX9596DVZXQ_cm7) || defined(CPU_MIMX9596XVTXN_cm7) || defined(CPU_MIMX9596XVZXN_cm7))
#include "MIMX9596_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_ca55) || defined(CPU_MIMX95N4AVZXN_ca55) || defined(CPU_MIMX95N4CVTXN_ca55) || defined(CPU_MIMX95N4CVZXN_ca55) || defined(CPU_MIMX95N4DVTXN_ca55) || defined(CPU_MIMX95N4DVZXN_ca55) || defined(CPU_MIMX95N4XVTXN_ca55) || defined(CPU_MIMX95N4XVZXN_ca55))
#include "MIMX95N4_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm33) || defined(CPU_MIMX95N4AVZXN_cm33) || defined(CPU_MIMX95N4CVTXN_cm33) || defined(CPU_MIMX95N4CVZXN_cm33) || defined(CPU_MIMX95N4DVTXN_cm33) || defined(CPU_MIMX95N4DVZXN_cm33) || defined(CPU_MIMX95N4XVTXN_cm33) || defined(CPU_MIMX95N4XVZXN_cm33))
#include "MIMX95N4_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm7) || defined(CPU_MIMX95N4AVZXN_cm7) || defined(CPU_MIMX95N4CVTXN_cm7) || defined(CPU_MIMX95N4CVZXN_cm7) || defined(CPU_MIMX95N4DVTXN_cm7) || defined(CPU_MIMX95N4DVZXN_cm7) || defined(CPU_MIMX95N4XVTXN_cm7) || defined(CPU_MIMX95N4XVZXN_cm7))
#include "MIMX95N4_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_ca55) || defined(CPU_MIMX95N6AVZXN_ca55) || defined(CPU_MIMX95N6CVTXN_ca55) || defined(CPU_MIMX95N6CVYXN_ca55) || defined(CPU_MIMX95N6CVZXN_ca55) || defined(CPU_MIMX95N6DVTXN_ca55) || defined(CPU_MIMX95N6DVZXN_ca55) || defined(CPU_MIMX95N6XVTXN_ca55) || defined(CPU_MIMX95N6XVZXN_ca55))
#include "MIMX95N6_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm33) || defined(CPU_MIMX95N6AVZXN_cm33) || defined(CPU_MIMX95N6CVTXN_cm33) || defined(CPU_MIMX95N6CVYXN_cm33) || defined(CPU_MIMX95N6CVZXN_cm33) || defined(CPU_MIMX95N6DVTXN_cm33) || defined(CPU_MIMX95N6DVZXN_cm33) || defined(CPU_MIMX95N6XVTXN_cm33) || defined(CPU_MIMX95N6XVZXN_cm33))
#include "MIMX95N6_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm7) || defined(CPU_MIMX95N6AVZXN_cm7) || defined(CPU_MIMX95N6CVTXN_cm7) || defined(CPU_MIMX95N6CVYXN_cm7) || defined(CPU_MIMX95N6CVZXN_cm7) || defined(CPU_MIMX95N6DVTXN_cm7) || defined(CPU_MIMX95N6DVZXN_cm7) || defined(CPU_MIMX95N6XVTXN_cm7) || defined(CPU_MIMX95N6XVZXN_cm7))
#include "MIMX95N6_cm7_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- ENET_PHY Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup ENET_PHY_Peripheral_Access_Layer ENET_PHY Peripheral Access Layer
 * @{
 */

/** ENET_PHY - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[131112];
  __IO uint16_t SUP_DIG_MPLLA_MPLL_PWR_CTL_MPLL_OVRD; /**< MPLL Override Controls, offset: 0x20028 */
       uint8_t RESERVED_1[131070];
  __IO uint16_t SUP_DIG_MPLLB_MPLL_PWR_CTL_MPLL_OVRD; /**< MPLL Override Controls, offset: 0x40028 */
       uint8_t RESERVED_2[131170];
  __IO uint16_t LANE0_DIG_TX_PWRCTL_TX_PWRUP_TIME_3; /**< TX Power UP Time 3, offset: 0x6008C */
       uint8_t RESERVED_3[38];
  __IO uint16_t LANE0_DIG_RX_PWRCTL_RX_PWRUP_TIME_1; /**< RX Power UP Time 1, offset: 0x600B4 */
       uint8_t RESERVED_4[6];
  __IO uint16_t LANE0_DIG_RX_PWRCTL_RX_PWRUP_TIME_3; /**< RX Power UP Control 0, offset: 0x600BC */
       uint8_t RESERVED_5[86];
  __IO uint16_t LANE0_DIG_RX_ADPTCTL_ADPT_CFG_1;   /**< Adaptation Configuration 1, offset: 0x60114 */
       uint8_t RESERVED_6[750];
  __IO uint16_t RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL; /**< Set to Skip Firmware Startup Algorithms, offset: 0x60404 */
       uint8_t RESERVED_7[98];
  __IO uint16_t RAWLANE0_DIG_AON_FAST_FLAGS;       /**< Fast Fags for Simulation Only, offset: 0x60468 */
       uint8_t RESERVED_8[398];
  __IO uint16_t RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_1; /**< Set to Skip Firmware Startup/Rate-Change Algorithms, offset: 0x605F8 */
} ENET_PHY_Type;

/* ----------------------------------------------------------------------------
   -- ENET_PHY Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup ENET_PHY_Register_Masks ENET_PHY Register Masks
 * @{
 */

/*! @name SUP_DIG_MPLLA_MPLL_PWR_CTL_MPLL_OVRD - MPLL Override Controls */
/*! @{ */

#define ENET_PHY_SUP_DIG_MPLLA_MPLL_PWR_CTL_MPLL_OVRD_OVRD_SEL_MASK (0x1U)
#define ENET_PHY_SUP_DIG_MPLLA_MPLL_PWR_CTL_MPLL_OVRD_OVRD_SEL_SHIFT (0U)
/*! OVRD_SEL - Override enable bit
 *  0b0..Disables
 *  0b1..Enables
 */
#define ENET_PHY_SUP_DIG_MPLLA_MPLL_PWR_CTL_MPLL_OVRD_OVRD_SEL(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_SUP_DIG_MPLLA_MPLL_PWR_CTL_MPLL_OVRD_OVRD_SEL_SHIFT)) & ENET_PHY_SUP_DIG_MPLLA_MPLL_PWR_CTL_MPLL_OVRD_OVRD_SEL_MASK)
/*! @} */

/*! @name SUP_DIG_MPLLB_MPLL_PWR_CTL_MPLL_OVRD - MPLL Override Controls */
/*! @{ */

#define ENET_PHY_SUP_DIG_MPLLB_MPLL_PWR_CTL_MPLL_OVRD_OVRD_SEL_MASK (0x1U)
#define ENET_PHY_SUP_DIG_MPLLB_MPLL_PWR_CTL_MPLL_OVRD_OVRD_SEL_SHIFT (0U)
/*! OVRD_SEL - Override enable bit
 *  0b0..Disables
 *  0b1..Enables
 */
#define ENET_PHY_SUP_DIG_MPLLB_MPLL_PWR_CTL_MPLL_OVRD_OVRD_SEL(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_SUP_DIG_MPLLB_MPLL_PWR_CTL_MPLL_OVRD_OVRD_SEL_SHIFT)) & ENET_PHY_SUP_DIG_MPLLB_MPLL_PWR_CTL_MPLL_OVRD_OVRD_SEL_MASK)
/*! @} */

/*! @name LANE0_DIG_TX_PWRCTL_TX_PWRUP_TIME_3 - TX Power UP Time 3 */
/*! @{ */

#define ENET_PHY_LANE0_DIG_TX_PWRCTL_TX_PWRUP_TIME_3_TX_RXDET_TIME_MASK (0x3FFU)
#define ENET_PHY_LANE0_DIG_TX_PWRCTL_TX_PWRUP_TIME_3_TX_RXDET_TIME_SHIFT (0U)
/*! TX_RXDET_TIME - RX Detect up time (in ref_range cycles), starting from asserting rxdet_en (spec: 12 us < time < 26 us) */
#define ENET_PHY_LANE0_DIG_TX_PWRCTL_TX_PWRUP_TIME_3_TX_RXDET_TIME(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_LANE0_DIG_TX_PWRCTL_TX_PWRUP_TIME_3_TX_RXDET_TIME_SHIFT)) & ENET_PHY_LANE0_DIG_TX_PWRCTL_TX_PWRUP_TIME_3_TX_RXDET_TIME_MASK)

#define ENET_PHY_LANE0_DIG_TX_PWRCTL_TX_PWRUP_TIME_3_TX_RESET_TIME_MASK (0x1800U)
#define ENET_PHY_LANE0_DIG_TX_PWRCTL_TX_PWRUP_TIME_3_TX_RESET_TIME_SHIFT (11U)
/*! TX_RESET_TIME - TX Reset deassertion time (in ref_range cycles) (spec: >= 50 ns) */
#define ENET_PHY_LANE0_DIG_TX_PWRCTL_TX_PWRUP_TIME_3_TX_RESET_TIME(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_LANE0_DIG_TX_PWRCTL_TX_PWRUP_TIME_3_TX_RESET_TIME_SHIFT)) & ENET_PHY_LANE0_DIG_TX_PWRCTL_TX_PWRUP_TIME_3_TX_RESET_TIME_MASK)
/*! @} */

/*! @name LANE0_DIG_RX_PWRCTL_RX_PWRUP_TIME_1 - RX Power UP Time 1 */
/*! @{ */

#define ENET_PHY_LANE0_DIG_RX_PWRCTL_RX_PWRUP_TIME_1_RX_RATE_TIME_MASK (0x3U)
#define ENET_PHY_LANE0_DIG_RX_PWRCTL_RX_PWRUP_TIME_1_RX_RATE_TIME_SHIFT (0U)
/*! RX_RATE_TIME - Power-Up Time for RX ANA Rate or Width Change */
#define ENET_PHY_LANE0_DIG_RX_PWRCTL_RX_PWRUP_TIME_1_RX_RATE_TIME(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_LANE0_DIG_RX_PWRCTL_RX_PWRUP_TIME_1_RX_RATE_TIME_SHIFT)) & ENET_PHY_LANE0_DIG_RX_PWRCTL_RX_PWRUP_TIME_1_RX_RATE_TIME_MASK)

#define ENET_PHY_LANE0_DIG_RX_PWRCTL_RX_PWRUP_TIME_1_RX_VREG_EN_TIME_MASK (0x1FCU)
#define ENET_PHY_LANE0_DIG_RX_PWRCTL_RX_PWRUP_TIME_1_RX_VREG_EN_TIME_SHIFT (2U)
/*! RX_VREG_EN_TIME - Power-Up Time for RX ANA Voltage Regulator (VREG) Enable */
#define ENET_PHY_LANE0_DIG_RX_PWRCTL_RX_PWRUP_TIME_1_RX_VREG_EN_TIME(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_LANE0_DIG_RX_PWRCTL_RX_PWRUP_TIME_1_RX_VREG_EN_TIME_SHIFT)) & ENET_PHY_LANE0_DIG_RX_PWRCTL_RX_PWRUP_TIME_1_RX_VREG_EN_TIME_MASK)
/*! @} */

/*! @name LANE0_DIG_RX_PWRCTL_RX_PWRUP_TIME_3 - RX Power UP Control 0 */
/*! @{ */

#define ENET_PHY_LANE0_DIG_RX_PWRCTL_RX_PWRUP_TIME_3_RX_CLK_DCC_EN_TIME_MASK (0x3FFU)
#define ENET_PHY_LANE0_DIG_RX_PWRCTL_RX_PWRUP_TIME_3_RX_CLK_DCC_EN_TIME_SHIFT (0U)
/*! RX_CLK_DCC_EN_TIME - Power-Up Time for RX ANA Clock Duty Cycle Correction (DCC) Enable */
#define ENET_PHY_LANE0_DIG_RX_PWRCTL_RX_PWRUP_TIME_3_RX_CLK_DCC_EN_TIME(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_LANE0_DIG_RX_PWRCTL_RX_PWRUP_TIME_3_RX_CLK_DCC_EN_TIME_SHIFT)) & ENET_PHY_LANE0_DIG_RX_PWRCTL_RX_PWRUP_TIME_3_RX_CLK_DCC_EN_TIME_MASK)
/*! @} */

/*! @name LANE0_DIG_RX_ADPTCTL_ADPT_CFG_1 - Adaptation Configuration 1 */
/*! @{ */

#define ENET_PHY_LANE0_DIG_RX_ADPTCTL_ADPT_CFG_1_N_WAIT_ASM1_MASK (0x7FU)
#define ENET_PHY_LANE0_DIG_RX_ADPTCTL_ADPT_CFG_1_N_WAIT_ASM1_SHIFT (0U)
/*! N_WAIT_ASM1 - Number of wait cycles for Adaptation SM #1 */
#define ENET_PHY_LANE0_DIG_RX_ADPTCTL_ADPT_CFG_1_N_WAIT_ASM1(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_LANE0_DIG_RX_ADPTCTL_ADPT_CFG_1_N_WAIT_ASM1_SHIFT)) & ENET_PHY_LANE0_DIG_RX_ADPTCTL_ADPT_CFG_1_N_WAIT_ASM1_MASK)

#define ENET_PHY_LANE0_DIG_RX_ADPTCTL_ADPT_CFG_1_CTLE_POLE_OVRD_VAL_MASK (0x300U)
#define ENET_PHY_LANE0_DIG_RX_ADPTCTL_ADPT_CFG_1_CTLE_POLE_OVRD_VAL_SHIFT (8U)
/*! CTLE_POLE_OVRD_VAL - CTLE Pole override value to load at start of adaptation */
#define ENET_PHY_LANE0_DIG_RX_ADPTCTL_ADPT_CFG_1_CTLE_POLE_OVRD_VAL(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_LANE0_DIG_RX_ADPTCTL_ADPT_CFG_1_CTLE_POLE_OVRD_VAL_SHIFT)) & ENET_PHY_LANE0_DIG_RX_ADPTCTL_ADPT_CFG_1_CTLE_POLE_OVRD_VAL_MASK)

#define ENET_PHY_LANE0_DIG_RX_ADPTCTL_ADPT_CFG_1_CTLE_POLE_OVRD_EN_MASK (0x400U)
#define ENET_PHY_LANE0_DIG_RX_ADPTCTL_ADPT_CFG_1_CTLE_POLE_OVRD_EN_SHIFT (10U)
/*! CTLE_POLE_OVRD_EN - Override CTLE pole value (only valid if adaptation is run)
 *  0b0..No override
 *  0b1..Override
 */
#define ENET_PHY_LANE0_DIG_RX_ADPTCTL_ADPT_CFG_1_CTLE_POLE_OVRD_EN(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_LANE0_DIG_RX_ADPTCTL_ADPT_CFG_1_CTLE_POLE_OVRD_EN_SHIFT)) & ENET_PHY_LANE0_DIG_RX_ADPTCTL_ADPT_CFG_1_CTLE_POLE_OVRD_EN_MASK)

#define ENET_PHY_LANE0_DIG_RX_ADPTCTL_ADPT_CFG_1_DFE_T1_ANA_DIS_MASK (0x800U)
#define ENET_PHY_LANE0_DIG_RX_ADPTCTL_ADPT_CFG_1_DFE_T1_ANA_DIS_SHIFT (11U)
/*! DFE_T1_ANA_DIS - Disable updating DFE tap1 analog values during adaptation
 *  0b0..Not disable
 *  0b1..Disable
 */
#define ENET_PHY_LANE0_DIG_RX_ADPTCTL_ADPT_CFG_1_DFE_T1_ANA_DIS(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_LANE0_DIG_RX_ADPTCTL_ADPT_CFG_1_DFE_T1_ANA_DIS_SHIFT)) & ENET_PHY_LANE0_DIG_RX_ADPTCTL_ADPT_CFG_1_DFE_T1_ANA_DIS_MASK)
/*! @} */

/*! @name RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL - Set to Skip Firmware Startup Algorithms */
/*! @{ */

#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_REF_CAL_STARTUP_MASK (0x1U)
#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_REF_CAL_STARTUP_SHIFT (0U)
/*! SKIP_RX_REF_CAL_STARTUP - Skip RX Startup Reference Level Calibration
 *  0b0..No skip
 *  0b1..Skip
 */
#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_REF_CAL_STARTUP(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_REF_CAL_STARTUP_SHIFT)) & ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_REF_CAL_STARTUP_MASK)

#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_IQ_ADAPT_STARTUP_MASK (0x2U)
#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_IQ_ADAPT_STARTUP_SHIFT (1U)
/*! SKIP_RX_IQ_ADAPT_STARTUP - Skip RX IQ Startup Adaptation
 *  0b0..No skip
 *  0b1..Skip
 */
#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_IQ_ADAPT_STARTUP(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_IQ_ADAPT_STARTUP_SHIFT)) & ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_IQ_ADAPT_STARTUP_MASK)

#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_IQ_DELTA_STARTUP_MASK (0x4U)
#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_IQ_DELTA_STARTUP_SHIFT (2U)
/*! SKIP_RX_IQ_DELTA_STARTUP - Skip RX IQ Fixed Offset
 *  0b0..No skip
 *  0b1..Skip
 */
#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_IQ_DELTA_STARTUP(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_IQ_DELTA_STARTUP_SHIFT)) & ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_IQ_DELTA_STARTUP_MASK)

#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_IQ_CAL_STARTUP_MASK (0x8U)
#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_IQ_CAL_STARTUP_SHIFT (3U)
/*! SKIP_RX_IQ_CAL_STARTUP - Skip RX IQ Startup Calibration
 *  0b0..No skip
 *  0b1..Skip
 */
#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_IQ_CAL_STARTUP(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_IQ_CAL_STARTUP_SHIFT)) & ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_IQ_CAL_STARTUP_MASK)

#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_TX_INC_DEC_STARTUP_MASK (0x10U)
#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_TX_INC_DEC_STARTUP_SHIFT (4U)
/*! SKIP_RX_TX_INC_DEC_STARTUP - Skip RX Continuous Phase Calibration
 *  0b0..No skip
 *  0b1..Skip
 */
#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_TX_INC_DEC_STARTUP(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_TX_INC_DEC_STARTUP_SHIFT)) & ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_TX_INC_DEC_STARTUP_MASK)

#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_FOM_STARTUP_MASK (0x20U)
#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_FOM_STARTUP_SHIFT (5U)
/*! SKIP_RX_FOM_STARTUP - Skip RX Startup FOM Measurement
 *  0b0..No skip
 *  0b1..Skip
 */
#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_FOM_STARTUP(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_FOM_STARTUP_SHIFT)) & ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_FOM_STARTUP_MASK)

#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_PHS_CAL_EXT_STARTUP_MASK (0x40U)
#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_PHS_CAL_EXT_STARTUP_SHIFT (6U)
/*! SKIP_RX_PHS_CAL_EXT_STARTUP - Skip RX Extended Phase Slicer Startup Calibration
 *  0b0..No skip
 *  0b1..Skip
 */
#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_PHS_CAL_EXT_STARTUP(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_PHS_CAL_EXT_STARTUP_SHIFT)) & ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_PHS_CAL_EXT_STARTUP_MASK)

#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_PHS_CAL_STARTUP_MASK (0x80U)
#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_PHS_CAL_STARTUP_SHIFT (7U)
/*! SKIP_RX_PHS_CAL_STARTUP - Skip RX Phase Slicer Startup Calibration
 *  0b0..No skip
 *  0b1..Skip
 */
#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_PHS_CAL_STARTUP(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_PHS_CAL_STARTUP_SHIFT)) & ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_PHS_CAL_STARTUP_MASK)

#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_AFE_CAL_STARTUP_MASK (0x100U)
#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_AFE_CAL_STARTUP_SHIFT (8U)
/*! SKIP_RX_AFE_CAL_STARTUP - Skip RX AFE DAC Startup Calibration
 *  0b0..No skip
 *  0b1..Skip
 */
#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_AFE_CAL_STARTUP(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_AFE_CAL_STARTUP_SHIFT)) & ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_AFE_CAL_STARTUP_MASK)

#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_AFE_ADAPT_STARTUP_MASK (0x200U)
#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_AFE_ADAPT_STARTUP_SHIFT (9U)
/*! SKIP_RX_AFE_ADAPT_STARTUP - Skip RX AFE DAC Startup Adaptation
 *  0b0..No skip
 *  0b1..Skip
 */
#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_AFE_ADAPT_STARTUP(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_AFE_ADAPT_STARTUP_SHIFT)) & ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_AFE_ADAPT_STARTUP_MASK)

#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_DFE_CAL_EXT_STARTUP_MASK (0x400U)
#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_DFE_CAL_EXT_STARTUP_SHIFT (10U)
/*! SKIP_RX_DFE_CAL_EXT_STARTUP - Skip RX DFE Slicer Extended Startup Calibration
 *  0b0..No skip
 *  0b1..Skip
 */
#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_DFE_CAL_EXT_STARTUP(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_DFE_CAL_EXT_STARTUP_SHIFT)) & ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_DFE_CAL_EXT_STARTUP_MASK)

#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_DFE_CAL_STARTUP_MASK (0x800U)
#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_DFE_CAL_STARTUP_SHIFT (11U)
/*! SKIP_RX_DFE_CAL_STARTUP - Skip RX DFE Slicer Startup Calibration
 *  0b0..No skip
 *  0b1..Skip
 */
#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_DFE_CAL_STARTUP(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_DFE_CAL_STARTUP_SHIFT)) & ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_DFE_CAL_STARTUP_MASK)

#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_DFE_ADAPT_STARTUP_MASK (0x1000U)
#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_DFE_ADAPT_STARTUP_SHIFT (12U)
/*! SKIP_RX_DFE_ADAPT_STARTUP - Skip RX DFE DAC Startup Adaptation
 *  0b0..No skip
 *  0b1..Skip
 */
#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_DFE_ADAPT_STARTUP(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_DFE_ADAPT_STARTUP_SHIFT)) & ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_DFE_ADAPT_STARTUP_MASK)

#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_REF_CAL_EXT_STARTUP_MASK (0x2000U)
#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_REF_CAL_EXT_STARTUP_SHIFT (13U)
/*! SKIP_RX_REF_CAL_EXT_STARTUP - Skip RX Startup Reference Level Calibration in Extended Mode
 *  0b0..No skip
 *  0b1..Skip
 */
#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_REF_CAL_EXT_STARTUP(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_REF_CAL_EXT_STARTUP_SHIFT)) & ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_REF_CAL_EXT_STARTUP_MASK)

#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_VGA_EXT_STARTUP_MASK (0x4000U)
#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_VGA_EXT_STARTUP_SHIFT (14U)
/*! SKIP_RX_VGA_EXT_STARTUP - Skip RX Startup VGA Calibration in Extended Mode
 *  0b0..No skip
 *  0b1..Skip
 */
#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_VGA_EXT_STARTUP(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_VGA_EXT_STARTUP_SHIFT)) & ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_SKIP_RX_VGA_EXT_STARTUP_MASK)
/*! @} */

/*! @name RAWLANE0_DIG_AON_FAST_FLAGS - Fast Fags for Simulation Only */
/*! @{ */

#define ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_STARTUP_CAL_MASK (0x1U)
#define ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_STARTUP_CAL_SHIFT (0U)
/*! FAST_RX_STARTUP_CAL - Enables Fast RX Startup Calibration
 *  0b0..Disables
 *  0b1..Enables
 */
#define ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_STARTUP_CAL(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_STARTUP_CAL_SHIFT)) & ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_STARTUP_CAL_MASK)

#define ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_ADAPT_MASK (0x2U)
#define ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_ADAPT_SHIFT (1U)
/*! FAST_RX_ADAPT - Enables Fast RX Adaptation
 *  0b0..Disables
 *  0b1..Enables
 */
#define ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_ADAPT(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_ADAPT_SHIFT)) & ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_ADAPT_MASK)

#define ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_CONT_ADAPT_MASK (0x4U)
#define ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_CONT_ADAPT_SHIFT (2U)
/*! FAST_RX_CONT_ADAPT - Enables Fast RX Continuous Adaptation
 *  0b0..Disables
 *  0b1..Enables
 */
#define ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_CONT_ADAPT(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_CONT_ADAPT_SHIFT)) & ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_CONT_ADAPT_MASK)

#define ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_CONT_CAL_ADAPT_MASK (0x8U)
#define ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_CONT_CAL_ADAPT_SHIFT (3U)
/*! FAST_RX_CONT_CAL_ADAPT - Enables Fast RX Continuous Calibration/Adaptation
 *  0b0..Disables
 *  0b1..Enables
 */
#define ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_CONT_CAL_ADAPT(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_CONT_CAL_ADAPT_SHIFT)) & ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_CONT_CAL_ADAPT_MASK)

#define ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_SUP_MASK (0x10U)
#define ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_SUP_SHIFT (4U)
/*! FAST_SUP - Enable Fast Support Block (MPLL and Rtune)
 *  0b0..Disables
 *  0b1..Enables
 */
#define ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_SUP(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_SUP_SHIFT)) & ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_SUP_MASK)

#define ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_TX_CMN_MODE_MASK (0x20U)
#define ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_TX_CMN_MODE_SHIFT (5U)
/*! FAST_TX_CMN_MODE - Enable Fast TX Common Mode Charge-Up
 *  0b0..Disables
 *  0b1..Enables
 */
#define ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_TX_CMN_MODE(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_TX_CMN_MODE_SHIFT)) & ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_TX_CMN_MODE_MASK)

#define ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_TX_RXDET_MASK (0x40U)
#define ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_TX_RXDET_SHIFT (6U)
/*! FAST_TX_RXDET - Enable Fast TX Detect RX
 *  0b0..Disables
 *  0b1..Enables
 */
#define ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_TX_RXDET(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_TX_RXDET_SHIFT)) & ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_TX_RXDET_MASK)

#define ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_PWRUP_MASK (0x80U)
#define ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_PWRUP_SHIFT (7U)
/*! FAST_RX_PWRUP - Enable Fast RX Power-Up (LOS, VREG/AFE and DCC)
 *  0b0..Disables
 *  0b1..Enables
 */
#define ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_PWRUP(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_PWRUP_SHIFT)) & ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_PWRUP_MASK)

#define ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_VCO_WAIT_MASK (0x100U)
#define ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_VCO_WAIT_SHIFT (8U)
/*! FAST_RX_VCO_WAIT - Enable Fast RX VCO Wait Times
 *  0b0..Disables
 *  0b1..Enables
 */
#define ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_VCO_WAIT(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_VCO_WAIT_SHIFT)) & ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_VCO_WAIT_MASK)

#define ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_VCO_CAL_MASK (0x200U)
#define ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_VCO_CAL_SHIFT (9U)
/*! FAST_RX_VCO_CAL - Enable Fast RX VCO Calibration
 *  0b0..Disables
 *  0b1..Enables
 */
#define ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_VCO_CAL(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_VCO_CAL_SHIFT)) & ENET_PHY_RAWLANE0_DIG_AON_FAST_FLAGS_FAST_RX_VCO_CAL_MASK)
/*! @} */

/*! @name RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_1 - Set to Skip Firmware Startup/Rate-Change Algorithms */
/*! @{ */

#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_1_SKIP_RX_ERROR_CAL_STARTUP_MASK (0x1U)
#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_1_SKIP_RX_ERROR_CAL_STARTUP_SHIFT (0U)
/*! SKIP_RX_ERROR_CAL_STARTUP - Skip RX Error Slicer Startup Calibration
 *  0b0..No skip
 *  0b1..Skip
 */
#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_1_SKIP_RX_ERROR_CAL_STARTUP(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_1_SKIP_RX_ERROR_CAL_STARTUP_SHIFT)) & ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_1_SKIP_RX_ERROR_CAL_STARTUP_MASK)

#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_1_SKIP_RX_BYPASS_CAL_STARTUP_MASK (0x2U)
#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_1_SKIP_RX_BYPASS_CAL_STARTUP_SHIFT (1U)
/*! SKIP_RX_BYPASS_CAL_STARTUP - Skip RX Bypass Slicer Startup Calibration
 *  0b0..No skip
 *  0b1..Skip
 */
#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_1_SKIP_RX_BYPASS_CAL_STARTUP(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_1_SKIP_RX_BYPASS_CAL_STARTUP_SHIFT)) & ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_1_SKIP_RX_BYPASS_CAL_STARTUP_MASK)

#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_1_SKIP_RX_VGA_SLICER_CAL_STARTUP_MASK (0x4U)
#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_1_SKIP_RX_VGA_SLICER_CAL_STARTUP_SHIFT (2U)
/*! SKIP_RX_VGA_SLICER_CAL_STARTUP - Skip RX VGA Slicer Startup Calibration
 *  0b0..No skip
 *  0b1..Skip
 */
#define ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_1_SKIP_RX_VGA_SLICER_CAL_STARTUP(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_1_SKIP_RX_VGA_SLICER_CAL_STARTUP_SHIFT)) & ENET_PHY_RAWLANE0_DIG_AON_RX_STARTUP_ALGO_CTL_1_SKIP_RX_VGA_SLICER_CAL_STARTUP_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group ENET_PHY_Register_Masks */

#define ENET_PHY_BASE                            (0x0u)
#define ENET_PHY                                 ((ENET_PHY_Type *)ENET_PHY_BASE)
#define ENET_PHY_BASE_ADDRS                      { ENET_PHY_BASE }
#define ENET_PHY_BASE_PTRS                       { ENET_PHY }


/*!
 * @}
 */ /* end of group ENET_PHY_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* PERI_ENET_PHY_H_ */

