Tag_ram.v,verilog,xil_defaultlib,../../../../Cache.srcs/sources_1/ip/Tag_ram_0/Tag_ram.v,
Tag_ram_0.v,verilog,xil_defaultlib,../../../../Cache.srcs/sources_1/ip/Tag_ram_0/sim/Tag_ram_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
