WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2717428 heartbeat IPC: 3.67996 cumulative IPC: 3.67996 (Simulation time: 0 hr 0 min 19 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2717429 cumulative IPC: 3.67995 (Simulation time: 0 hr 0 min 19 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2717429 (Simulation time: 0 hr 0 min 19 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 46461102 heartbeat IPC: 0.228605 cumulative IPC: 0.228605 (Simulation time: 0 hr 2 min 53 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 90003839 heartbeat IPC: 0.22966 cumulative IPC: 0.229131 (Simulation time: 0 hr 5 min 27 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 130279342 heartbeat IPC: 0.24829 cumulative IPC: 0.23518 (Simulation time: 0 hr 7 min 48 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 168883380 heartbeat IPC: 0.259041 cumulative IPC: 0.240724 (Simulation time: 0 hr 10 min 3 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 205511833 heartbeat IPC: 0.273012 cumulative IPC: 0.246556 (Simulation time: 0 hr 12 min 12 sec) 
Simulation finished CPU 0 instructions: 50000004 cycles: 202794405 cumulative IPC: 0.246556 (Simulation time: 0 hr 12 min 12 sec) 

Simulation complete CPU 0 instructions: 50000004 cycles: 202794405 (Simulation time: 0 hr 12 min 12 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/619.lbm_s-2676B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.246556 instructions: 50000004 cycles: 202794405
CPU 0 Branch Prediction Accuracy: 96.0225% MPKI: 0.63708 Average ROB Occupancy at Mispredict: 294.421
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.63708
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    3672980  HIT:     223581  MISS:    3449399
LLC LOAD         ACCESS:     507924  HIT:          0  MISS:     507924
LLC RFO          ACCESS:    1582327  HIT:      77979  MISS:    1504348
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:    1582493  HIT:     145602  MISS:    1436891
LLC TRANSLATION  ACCESS:        236  HIT:          0  MISS:        236
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 756.049 cycles
cpu0_DTLB TOTAL       ACCESS:   12310756  HIT:   12134676  MISS:     176080
cpu0_DTLB LOAD         ACCESS:   12310756  HIT:   12134676  MISS:     176080
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 195.408 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:  122115114  HIT:    8130687  MISS:  113984427
cpu0_L1D LOAD         ACCESS:   21440747  HIT:    2387199  MISS:   19053548
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:   99853262  HIT:    5743471  MISS:   94109791
cpu0_L1D TRANSLATION  ACCESS:     821105  HIT:         17  MISS:     821088
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 23.6006 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    6268306  HIT:    4177817  MISS:    2090489
cpu0_L2C LOAD         ACCESS:     507939  HIT:         12  MISS:     507927
cpu0_L2C RFO          ACCESS:    2864288  HIT:    1281962  MISS:    1582326
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:    2864311  HIT:    2864311  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:      31768  HIT:      31532  MISS:        236
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1268.48 cycles
cpu0_STLB TOTAL       ACCESS:      58518  HIT:      26765  MISS:      31753
cpu0_STLB LOAD         ACCESS:      58518  HIT:      26765  MISS:      31753
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1067.83 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     103873
  ROW_BUFFER_MISS:    1908307
 AVG DBUS CONGESTED CYCLE:    3.99573
 WQ ROW_BUFFER_HIT:      65675
  ROW_BUFFER_MISS:    1432149  FULL:          0
