0.7
2020.2
Nov 18 2020
09:47:47
D:/MyProjects/FPGA/Lab2/full_addr/full_addr.sim/sim_1/synth/func/xsim/tb_full_addr_func_synth.vhd,1709723028,vhdl,,,,full_addr,,,,,,,,
D:/MyProjects/FPGA/Lab2/full_addr/full_addr.srcs/sim_1/new/tb_full_addr.vhd,1708941207,vhdl,,,,tb_full_addr,,,,,,,,
