Copyright (c) 2005-2021 Imperas Ltd. All Rights Reserved.

Name
----
    xilinx.ovpworld.org/peripheral/zynq_7000-slcr/1.0


Bus interfaces
--------------
    Master Port:      mpOCM
    Master Port:      mpDDR
    Slave Port:     bport1
    Slave Port:   spOCMDDR

Net connections
---------------
    output: A9_RST0
    output: A9_RST1
    output: ARM1Deration
    output: ARM0Deration

Formal attributes
-----------------
    Uns32        : lockcode
    Uns32        : unlockcode
    Uns32        : deviceid
    Uns32        : devicerev
    Uns32        : psclock
    Uns32        : armmips
    Uns32        : bootmode
    Boolean      : clockcontroldisable


