{ "Info" "0" "" "Successfully restored 'C:/Users/Legion/Desktop/Polytech/Verilog/Lab13_5s/lab_5s.qar' into the 'C:\\\\Users\\\\Legion\\\\Desktop\\\\Polytech\\\\Verilog\\\\Lab13_5s/' directory" {  } {  } 0 0 "Successfully restored 'C:/Users/Legion/Desktop/Polytech/Verilog/Lab13_5s/lab_5s.qar' into the 'C:\\\\Users\\\\Legion\\\\Desktop\\\\Polytech\\\\Verilog\\\\Lab13_5s/' directory" 0 0 "Shell" 0 0 1701279190073 ""}
{ "Info" "0" "" "Generated report 'lab_5s.restore.rpt'" {  } {  } 0 0 "Generated report 'lab_5s.restore.rpt'" 0 0 "Shell" 0 0 1701279190073 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/intelfpga_lite/18.1/quartus/common/tcl/apps/qpm/qar.tcl " "Evaluation of Tcl script d:/intelfpga_lite/18.1/quartus/common/tcl/apps/qpm/qar.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1701279190083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 3 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701279190083 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 20:33:10 2023 " "Processing ended: Wed Nov 29 20:33:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701279190083 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701279190083 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701279190083 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1701279190083 ""}
