


ARM Macro Assembler    Page 1 


    1 00000000         ;*******************************************************
                       **************************************************
    2 00000000         ;  Declarations for the interrupt handlers that are used
                        by the application.              
    3 00000000         ;  ±¾Ó¦ÓÃËùÓÃµ½µÄÉùÃ÷                                   
                           
    4 00000000         ;*******************************************************
                       **************************************************
    5 00000000                 EXTERN           current
    6 00000000                 EXTERN           osEnterSum
    7 00000000                 EXTERN           next
    8 00000000         
    9 00000000         ;*******************************************************
                       **************************************************
   10 00000000         ;  Declarations for the exported functions             
   11 00000000         ;  Êä³öÍâ²¿ÉùÃ÷                          
   12 00000000         ;*******************************************************
                       **************************************************
   13 00000000                 EXPORT           OSStartHighRdy
   14 00000000                 EXPORT           OSCtxSw
   15 00000000                 EXPORT           OSIntCtxSw
   16 00000000                 EXPORT           OSPendSV
   17 00000000                 EXPORT           OS_ENTER_CRITICAL
   18 00000000                 EXPORT           OS_EXIT_CRITICAL
   19 00000000                 EXPORT           intDisAll
   20 00000000         
   21 00000000         ;*******************************************************
                       **************************************************
   22 00000000         ;  Registers or macros used by this file                
                                       
   23 00000000         ;  ±¾ÎÄ¼þÓÃµ½µÄ¼Ä´æÆ÷ºÍºê                             
   24 00000000         ;*******************************************************
                       **************************************************      
                            
   25 00000000 E000ED04 
                       NVIC_INT_CTRL
                               EQU              0xE000ED04  ;  Interrupt contro
                                                            l state  
   26 00000000         ;  register.
   27 00000000         ;  ÖÐ¶Ï¿ØÖÆ¼Ä´æÆ÷
   28 00000000         
   29 00000000 E000ED20 
                       NVIC_SYSPRI2
                               EQU              0xE000ED20  ;  System priority 
                                                            register (2)
   30 00000000         ;  ÏµÍ³ÓÅÏÈ¼¶¼Ä´æÆ÷£¨2£©
   31 00000000         
   32 00000000 FFFF0000 
                       NVIC_PENDSV_PRI
                               EQU              0xFFFF0000  ;  PendSV and syste
                                                            m tick priority
   33 00000000         ;  (Both are lowest,0xff)  
   34 00000000         ;  Èí¼þÖÐ¶ÏºÍÏµÍ³½ÚÅÄÖÐ¶Ï
   35 00000000         ;  £¨¶¼Îª×îµÍ£¬0xff£©.
   36 00000000 10000000 
                       NVIC_PENDSVSET
                               EQU              0x10000000  ;  Value to trigger
                                                             PendSV  
   37 00000000         ;  exception.´¥·¢Èí¼þÖÐ¶ÏµÄÖµ.



ARM Macro Assembler    Page 2 


   38 00000000         
   39 00000000 00000020 
                       OS_CRITICAL_INT_PRIO
                               EQU              (1 << 5)    ;  Critical setions
                                                             manage priority 
   40 00000000         ;  (equal or bigger number managed) 
   41 00000000         ;  ÁÙ½ç´úÂë¹ÜÀíµÄÓÅÏÈ¼¶£¨ÊýÖµµÈÓÚ
   42 00000000                 PRESERVE8                    ;  »ò´óÓÚ±»¹ÜÀí£©
   43 00000000         
   44 00000000                 AREA             PORT, CODE, READONLY
   45 00000000                 THUMB
   46 00000000         
   47 00000000         ;*******************************************************
                       **************************************************
   48 00000000         ;*******************************************************
                       **************************************************
   49 00000000         OS_ENTER_CRITICAL
   50 00000000                 IF               OS_CRITICAL_INT_PRIO > 0
   51 00000000 B406            PUSH             {R1,R2}
   52 00000002 F04F 0120       LDR              R1, =OS_CRITICAL_INT_PRIO ;  Di
                                                            sable priorities be
                                                            tween 
   53 00000006         ;  OS_CRITICAL_INT_PRIO & 0xFF 
   54 00000006         
   55 00000006 F381 8811       MSR              BASEPRI,  R1 ;  ½ûÄÜÓÅÏÈ¼¶ÔÚOS_
                                                            CRITICAL_INT 
   56 0000000A         ;  _PRIOµ½0xFFµÄÖÐ¶Ï               
   57 0000000A                 ELSE
   61                          ENDIF
   62 0000000A         
   63 0000000A 492A            LDR              R1, __OS_EnterSum 
                                                            ;  OsEnterSum++
   64 0000000C 780A            LDRB             R2, [R1]
   65 0000000E F102 0201       ADD              R2, R2, #1
   66 00000012 700A            STRB             R2, [R1]
   67 00000014 BC06            POP              {R1,R2}
   68 00000016 4770            BX               LR
   69 00000018         
   70 00000018         ;*******************************************************
                       **************************************************
   71 00000018         ;
   72 00000018         ;*******************************************************
                       **************************************************
   73 00000018         OS_EXIT_CRITICAL
   74 00000018 B406            PUSH             {R1, R2}
   75 0000001A 4926            LDR              R1, __OS_EnterSum 
                                                            ;  OsEnterSum--
   76 0000001C 780A            LDRB             R2, [R1]
   77 0000001E F1A2 0201       SUB              R2, R2, #1
   78 00000022 700A            STRB             R2, [R1]
   79 00000024 F04F 0100       MOV              R1,  #0
   80 00000028 2A00            CMP              R2,  #0     ;  if OsEnterSum=0,
                                                            enable 
   81 0000002A         ;  interrupts.  
   82 0000002A         ;  Èç¹ûOsEnterSum=0£¬¿ªÖÐ¶Ï¡£
   83 0000002A         
   84 0000002A                 IF               OS_CRITICAL_INT_PRIO > 0
   85 0000002A BF08            IT               EQ
   86 0000002C F381 8811       MSREQ            BASEPRI, R1



ARM Macro Assembler    Page 3 


   87 00000030                 ELSE
   90                          ENDIF
   91 00000030         
   92 00000030 BC06            POP              {R1, R2}
   93 00000032 4770            BX               LR
   94 00000034         
   95 00000034         
   96 00000034         ;*******************************************************
                       **************************************************
   97 00000034         ;
   98 00000034         ;*******************************************************
                       **************************************************
   99 00000034         OSStartHighRdy
  100 00000034         
  101 00000034 4C21            LDR              R4, =NVIC_SYSPRI2 ;  set the Pe
                                                            ndSV exception 
  102 00000036         ;  priorityÉèÖÃPendSVÓÅÏÈ¼¶
  103 00000036 4D22            LDR              R5, =NVIC_PENDSV_PRI
  104 00000038 6025            STR              R5, [R4]
  105 0000003A         
  106 0000003A         ;    MOV     R4, #0                                     
                                        ;  set the PSP to 0 for initial  
  107 0000003A         ;  context switch call Ê¹PSPµÈÓÚ0
  108 0000003A 4C1D            LDR              R4, __OS_TCBCur
  109 0000003C 6824            LDR              R4, [R4]
  110 0000003E F104 0420       ADD              R4, R4, #0x20
  111 00000042 F384 8809       MSR              PSP, R4
  112 00000046         
  113 00000046         ;    LDR     R4, =NVIC_INT_CTRL                         
                                        ;  trigger the PendSV exception
  114 00000046         ;  ´¥·¢Èí¼þÖÐ¶Ï
  115 00000046         ;    LDR     R5, =NVIC_PENDSVSET
  116 00000046         ;    STR     R5, [R4]
  117 00000046         
  118 00000046 B662            CPSIE            I           ;  enable interrupt
                                                            s at processor 
  119 00000048         ;  levelÊ¹ÄÜËùÓÐÓÅÏÈ¼¶µÄÖÐ¶Ï
  120 00000048         ;OSStartHang
  121 00000048         ;    B       OSStartHang     
  122 00000048 4770            BX               LR
  123 0000004A BF00            NOP
  124 0000004C         
  125 0000004C         ;*******************************************************
                       **************************************************
  126 0000004C         ;*******************************************************
                       **************************************************
  127 0000004C         OSCtxSw
  128 0000004C B430            PUSH             {R4, R5}
  129 0000004E 4C1D            LDR              R4, =NVIC_INT_CTRL ;  trigger t
                                                            he PendSV exception
                                                            
  130 00000050         ;  ´¥·¢Èí¼þÖÐ¶Ï
  131 00000050 F04F 5580       LDR              R5, =NVIC_PENDSVSET
  132 00000054 6025            STR              R5, [R4]
  133 00000056 BC30            POP              {R4, R5}
  134 00000058 4770            BX               LR
  135 0000005A         
  136 0000005A         
  137 0000005A         ;*******************************************************



ARM Macro Assembler    Page 4 


                       **************************************************
  138 0000005A         ;*******************************************************
                       **************************************************
  139 0000005A         OSIntCtxSw
  140 0000005A B430            PUSH             {R4, R5}
  141 0000005C 4C19            LDR              R4, =NVIC_INT_CTRL ;  trigger t
                                                            he PendSV exception
                                                            
  142 0000005E         ;  ´¥·¢Èí¼þÖÐ¶Ï
  143 0000005E F04F 5580       LDR              R5, =NVIC_PENDSVSET
  144 00000062 6025            STR              R5, [R4]
  145 00000064 BC30            POP              {R4, R5}
  146 00000066 4770            BX               LR
  147 00000068 BF00            NOP
  148 0000006A         
  149 0000006A         
  150 0000006A         ;*******************************************************
                       **************************************************
  151 0000006A         ;*******************************************************
                       **************************************************
  152 0000006A         OSPendSV
  153 0000006A                 IF               OS_CRITICAL_INT_PRIO > 0 ;  dis
                                                            able interupt ½ûÄÜÖ
                                                            Ð¶Ï
  154 0000006A F3EF 8311       MRS              R3, BASEPRI
  155 0000006E F04F 0120       LDR              R1, =OS_CRITICAL_INT_PRIO
  156 00000072 F381 8811       MSR              BASEPRI, R1
  157 00000076                 ELSE
  160                          ENDIF
  161 00000076         
  162 00000076 F3EF 8009       MRS              R0, PSP     ;  PSP is process s
                                                            tack pointer  
  163 0000007A         ;  PSPÊÇÈÎÎñµÄ¶ÑÕ»Ö¸Õë
  164 0000007A         ;    CBZ     R0, OSPendSV_nosave                        
                                        ;  skip register save the first 
  165 0000007A         ;  timeµÚÒ»´ÎÌø¹ý±£´æ
  166 0000007A         
  167 0000007A F1A0 0020       SUB              R0, R0, #0x20 ;  save remaining
                                                             regs r4-11 on 
  168 0000007E         ;  process stack ±£´ær4-r11
  169 0000007E E880 0FF0       STM              R0, {R4-R11}
  170 00000082         
  171 00000082 4C0B            LDR              R4, __OS_TCBCur ;  OSTCBCur->OS
                                                            TCBStkPtr = SP;
  172 00000084 6824            LDR              R4, [R4]
  173 00000086 6020            STR              R0, [R4]    ;  R0 is SP of proc
                                                            ess being 
  174 00000088         ;  switched outR0ÊÇ±»ÇÐ»»¿ªµÄÈÎÎñ
  175 00000088         ;  µÄ¶ÑÕ»Ö¸Õë
  176 00000088         ;OSPendSV_nosave
  177 00000088         ;NOP    
  178 00000088 4C09            LDR              R4, __OS_TCBCur ;  OSTCBCur  = 
                                                            OSTCBNext;
  179 0000008A 4E0B            LDR              R6, __OS_TCBNext
  180 0000008C 6836            LDR              R6, [R6]
  181 0000008E 6026            STR              R6, [R4]
  182 00000090         
  183 00000090 6830            LDR              R0, [R6]    ;  SP = OSTCBHighRd
                                                            y->OSTCBStkPtr;



ARM Macro Assembler    Page 5 


  184 00000092 E890 0FF0       LDM              R0, {R4-R11} ;  restore r4-11 f
                                                            rom new process
  185 00000096         ;  stack ´ÓÐÂÈÎÎñµÄ¶ÑÕ»»Ö¸´r4-r11
  186 00000096 F100 0020       ADD              R0, R0, #0x20
  187 0000009A F380 8809       MSR              PSP, R0     ;  load PSP with ne
                                                            w process SP
  188 0000009E         ;  ´ÓÐÂÈÎÎñµÄ¶ÑÕ»»Ö¸´PSP
  189 0000009E         
  190 0000009E F04E 0E04       ORR              LR, LR, #0x04 ;  ensure excepti
                                                            on return uses 
  191 000000A2         ;  PSPÈ·±£·µ»ØºóÊ¹ÓÃPSP
  192 000000A2         
  193 000000A2                 IF               OS_CRITICAL_INT_PRIO > 0 ;  res
                                                            tore interrupts »Ö¸
                                                            ´ÖÐ¶Ï  
  194 000000A2 F383 8811       MSR              BASEPRI,  R3
  195 000000A6                 ELSE
  197                          ENDIF
  198 000000A6         
  199 000000A6 4770            BX               LR          ; exception return 
                                                            will restore 
  200 000000A8         ;  remaining context 
  201 000000A8         ;  ·µ»ØÊ±»á»Ö¸´Ê£ÏÂµÄÉÏÏÂÎÄ
  202 000000A8 BF00            NOP
  203 000000AA         
  204 000000AA         
  205 000000AA         ;*******************************************************
                       **************************************************
  206 000000AA         ;*******************************************************
                       **************************************************
  207 000000AA         intDisAll
  208 000000AA B672            CPSID            I
  209 000000AC 4770            BX               LR
  210 000000AE         
  211 000000AE         
  212 000000AE         ;*******************************************************
                       **************************************************
  213 000000AE         ;  POINTERS TO VARIABLES
  214 000000AE         ;  ±äÁ¿Ö¸Õë  
  215 000000AE         ;*******************************************************
                       **************************************************
  216 000000AE         ;DATA
  217 000000AE BF00            NOP                          ;   ¼ÓNOPÊÇÎªÁËÄÚ´æ
                                                            ¶ÔÆë£¬·ñÔò³öÏÖA1616
                                                            EµÄ´íÎó£¡
  218 000000B0         __OS_TCBCur
  219 000000B0 00000000        DCD              current
  220 000000B4         
  221 000000B4         __OS_EnterSum
  222 000000B4 00000000        DCD              osEnterSum
  223 000000B8         
  224 000000B8         __OS_TCBNext
  225 000000B8 00000000        DCD              next
  226 000000BC                 END
              E000ED20 
              FFFF0000 
              E000ED04 
Command Line: --debug --xref --cpu=Cortex-M3 --apcs=interwork -o.\obj\os_cpu_as
m.o -IC:\Keil\ARM\INC -IC:\Keil\ARM\INC\Luminary --predefine="__EVAL SETA 1" --



ARM Macro Assembler    Page 6 


predefine="__MICROLIB SETA 1" --list=.\list\os_cpu_asm.lst os_cpu_asm.asm



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

OSCtxSw 0000004C

Symbol: OSCtxSw
   Definitions
      At line 127 in file os_cpu_asm.asm
   Uses
      At line 14 in file os_cpu_asm.asm
Comment: OSCtxSw used once
OSIntCtxSw 0000005A

Symbol: OSIntCtxSw
   Definitions
      At line 139 in file os_cpu_asm.asm
   Uses
      At line 15 in file os_cpu_asm.asm
Comment: OSIntCtxSw used once
OSPendSV 0000006A

Symbol: OSPendSV
   Definitions
      At line 152 in file os_cpu_asm.asm
   Uses
      At line 16 in file os_cpu_asm.asm
Comment: OSPendSV used once
OSStartHighRdy 00000034

Symbol: OSStartHighRdy
   Definitions
      At line 99 in file os_cpu_asm.asm
   Uses
      At line 13 in file os_cpu_asm.asm
Comment: OSStartHighRdy used once
OS_ENTER_CRITICAL 00000000

Symbol: OS_ENTER_CRITICAL
   Definitions
      At line 49 in file os_cpu_asm.asm
   Uses
      At line 17 in file os_cpu_asm.asm
Comment: OS_ENTER_CRITICAL used once
OS_EXIT_CRITICAL 00000018

Symbol: OS_EXIT_CRITICAL
   Definitions
      At line 73 in file os_cpu_asm.asm
   Uses
      At line 18 in file os_cpu_asm.asm
Comment: OS_EXIT_CRITICAL used once
PORT 00000000

Symbol: PORT
   Definitions
      At line 44 in file os_cpu_asm.asm
   Uses
      None
Comment: PORT unused
__OS_EnterSum 000000B4

Symbol: __OS_EnterSum



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

   Definitions
      At line 221 in file os_cpu_asm.asm
   Uses
      At line 63 in file os_cpu_asm.asm
      At line 75 in file os_cpu_asm.asm

__OS_TCBCur 000000B0

Symbol: __OS_TCBCur
   Definitions
      At line 218 in file os_cpu_asm.asm
   Uses
      At line 108 in file os_cpu_asm.asm
      At line 171 in file os_cpu_asm.asm
      At line 178 in file os_cpu_asm.asm

__OS_TCBNext 000000B8

Symbol: __OS_TCBNext
   Definitions
      At line 224 in file os_cpu_asm.asm
   Uses
      At line 179 in file os_cpu_asm.asm
Comment: __OS_TCBNext used once
intDisAll 000000AA

Symbol: intDisAll
   Definitions
      At line 207 in file os_cpu_asm.asm
   Uses
      At line 19 in file os_cpu_asm.asm
Comment: intDisAll used once
11 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

NVIC_INT_CTRL E000ED04

Symbol: NVIC_INT_CTRL
   Definitions
      At line 25 in file os_cpu_asm.asm
   Uses
      At line 129 in file os_cpu_asm.asm
      At line 141 in file os_cpu_asm.asm

NVIC_PENDSVSET 10000000

Symbol: NVIC_PENDSVSET
   Definitions
      At line 36 in file os_cpu_asm.asm
   Uses
      At line 131 in file os_cpu_asm.asm
      At line 143 in file os_cpu_asm.asm

NVIC_PENDSV_PRI FFFF0000

Symbol: NVIC_PENDSV_PRI
   Definitions
      At line 32 in file os_cpu_asm.asm
   Uses
      At line 103 in file os_cpu_asm.asm
Comment: NVIC_PENDSV_PRI used once
NVIC_SYSPRI2 E000ED20

Symbol: NVIC_SYSPRI2
   Definitions
      At line 29 in file os_cpu_asm.asm
   Uses
      At line 101 in file os_cpu_asm.asm
Comment: NVIC_SYSPRI2 used once
OS_CRITICAL_INT_PRIO 00000020

Symbol: OS_CRITICAL_INT_PRIO
   Definitions
      At line 39 in file os_cpu_asm.asm
   Uses
      At line 50 in file os_cpu_asm.asm
      At line 52 in file os_cpu_asm.asm
      At line 84 in file os_cpu_asm.asm
      At line 153 in file os_cpu_asm.asm
      At line 155 in file os_cpu_asm.asm
      At line 193 in file os_cpu_asm.asm

5 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

current 00000000

Symbol: current
   Definitions
      At line 5 in file os_cpu_asm.asm
   Uses
      At line 219 in file os_cpu_asm.asm
Comment: current used once
next 00000000

Symbol: next
   Definitions
      At line 7 in file os_cpu_asm.asm
   Uses
      At line 225 in file os_cpu_asm.asm
Comment: next used once
osEnterSum 00000000

Symbol: osEnterSum
   Definitions
      At line 6 in file os_cpu_asm.asm
   Uses
      At line 222 in file os_cpu_asm.asm
Comment: osEnterSum used once
3 symbols
342 symbols in table
