"Offset","Name","Description"
"0x2d8","IRQ3_SET_EN_2","Write to Set ARM Core 3 IRQ enable bits[79:64]"
"0x2e0","IRQ3_CLR_EN_0","Write to Clear ARM Core 3 IRQ enable bits [31:0]"
"0x2e4","IRQ3_CLR_EN_1","Write to Clear ARM Core 3 IRQ enable bits [63:32]"
"0x2e8","IRQ3_CLR_EN_2","Write to Clear ARM Core 3 IRQ enable bits [79:64]"
"0x300","FIQ0_PENDING0","ARM Core 0 FIQ Enabled Interrupt pending bits [31:0]"
"0x304","FIQ0_PENDING1","ARM Core 0 FIQ Enabled Interrupt pending bits [63:32]"
"0x308","FIQ0_PENDING2","ARM Core 0 FIQ Enabled Interrupt pending bits [79:64]"
"0x310","FIQ0_SET_EN_0","Write to Set ARM Core 0 FIQ enable bits [31:0]"
"0x314","FIQ0_SET_EN_1","Write to Set ARM Core 0 FIQ enable bits [63:32]"
"0x318","FIQ0_SET_EN_2","Write to Set ARM Core 0 FIQ enable bits[79:64]"
"0x320","FIQ0_CLR_EN_0","Write to Clear ARM Core 0 FIQ enable bits [31:0]"
"0x324","FIQ0_CLR_EN_1","Write to Clear ARM Core 0 FIQ enable bits [63:32]"
"0x328","FIQ0_CLR_EN_2","Write to Clear ARM Core 0 FIQ enable bits [79:64]"
"0x340","FIQ1_PENDING0","ARM Core 1 FIQ Enabled Interrupt pending bits [31:0]"
"0x344","FIQ1_PENDING1","ARM Core 1 FIQ Enabled Interrupt pending bits [63:32]"
"0x348","FIQ1_PENDING2","ARM Core 1 FIQ Enabled Interrupt pending bits [79:64]"
"0x350","FIQ1_SET_EN_0","Write to Set ARM Core 1 FIQ enable bits [31:0]"
"0x354","FIQ1_SET_EN_1","Write to Set ARM Core 1 FIQ enable bits [63:32]"
"0x358","FIQ1_SET_EN_2","Write to Set ARM Core 1 FIQ enable bits[79:64]"
"0x360","FIQ1_CLR_EN_0","Write to Clear ARM Core 1 FIQ enable bits [31:0]"
"0x364","FIQ1_CLR_EN_1","Write to Clear ARM Core 1 FIQ enable bits [63:32]"
"0x368","FIQ1_CLR_EN_2","Write to Clear ARM Core 1 FIQ enable bits [79:64]"
"0x380","FIQ2_PENDING0","ARM Core 2 FIQ Enabled Interrupt pending bits [31:0]"
"0x384","FIQ2_PENDING1","ARM Core 2 FIQ Enabled Interrupt pending bits [63:32]"
"0x388","FIQ2_PENDING2","ARM Core 2 FIQ Enabled Interrupt pending bits [79:64]"
"0x390","FIQ2_SET_EN_0","Write to Set ARM Core 2 FIQ enable bits [31:0]"
"0x394","FIQ2_SET_EN_1","Write to Set ARM Core 2 FIQ enable bits [63:32]"
"0x398","FIQ2_SET_EN_2","Write to Set ARM Core 2 FIQ enable bits[79:64]"
"0x3a0","FIQ2_CLR_EN_0","Write to Clear ARM Core 2 FIQ enable bits [31:0]"
"0x3a4","FIQ2_CLR_EN_1","Write to Clear ARM Core 2 FIQ enable bits [63:32]"
"0x3a8","FIQ2_CLR_EN_2","Write to Clear ARM Core 2 FIQ enable bits [79:64]"
"0x3c0","FIQ3_PENDING0","ARM Core 3 FIQ Enabled Interrupt pending bits [31:0]"
"0x3c4","FIQ3_PENDING1","ARM Core 3 FIQ Enabled Interrupt pending bits [63:32]"
"0x3c8","FIQ3_PENDING2","ARM Core 3 FIQ Enabled Interrupt pending bits [79:64]"
"0x3d0","FIQ3_SET_EN_0","Write to Set ARM Core 3 FIQ enable bits [31:0]"
"0x3d4","FIQ3_SET_EN_1","Write to Set ARM Core 3 FIQ enable bits [63:32]"
