<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M471M/R1/S BSP: SPI Exported Functions</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="../../m4.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">M471M/R1/S BSP<span id="projectnumber">&#160;V3.01.000</span>
   </div>
   <div id="projectbrief">The Board Support Package for M4521</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">SPI Exported Functions<div class="ingroups"><a class="el" href="../../dc/d23/group___standard___driver.html">Standard Driver</a> &raquo; <a class="el" href="../../df/db6/group___s_p_i___driver.html">SPI Driver</a> &raquo; <a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html">SPI Exported Constants</a></div></div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for SPI Exported Functions:</div>
<div class="dyncontent">
<div class="center"><img src="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.png" border="0" usemap="#adc_2db4_2group______s__p__i______e__x__p__o__r__t__e__d______f__u__n__c__t__i__o__n__s" alt=""/></div>
<map name="adc_2db4_2group______s__p__i______e__x__p__o__r__t__e__d______f__u__n__c__t__i__o__n__s" id="adc_2db4_2group______s__p__i______e__x__p__o__r__t__e__d______f__u__n__c__t__i__o__n__s">
<area shape="rect" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html" title=" " alt="" coords="5,5,168,31"/>
<area shape="rect" title=" " alt="" coords="216,5,376,31"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gafc919e1780ef049f97d3b4def65e05f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafc919e1780ef049f97d3b4def65e05f9">SPI_CLR_UNIT_TRANS_INT_FLAG</a>(spi)&#160;&#160;&#160;((spi)-&gt;STATUS = <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a54b5cf3ce7f0cf4874b824d4d75856df">SPI_STATUS_UNITIF_Msk</a>)</td></tr>
<tr class="memdesc:gafc919e1780ef049f97d3b4def65e05f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the unit transfer interrupt flag.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafc919e1780ef049f97d3b4def65e05f9">More...</a><br /></td></tr>
<tr class="separator:gafc919e1780ef049f97d3b4def65e05f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga312aec82fa602a0ac22d24b55b281333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga312aec82fa602a0ac22d24b55b281333">SPI_DISABLE_2BIT_MODE</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL &amp;= ~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#aea601a95c2fdeeed842e45625e65abae">SPI_CTL_TWOBIT_Msk</a>)</td></tr>
<tr class="memdesc:ga312aec82fa602a0ac22d24b55b281333"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable 2-bit Transfer mode.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga312aec82fa602a0ac22d24b55b281333">More...</a><br /></td></tr>
<tr class="separator:ga312aec82fa602a0ac22d24b55b281333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95240de57d0c033276e43bdc5b6b9dcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga95240de57d0c033276e43bdc5b6b9dcc">SPI_DISABLE_3WIRE_MODE</a>(spi)&#160;&#160;&#160;((spi)-&gt;SSCTL &amp;= ~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ac5146a9e0bf01b86e11b3b1babc08ed0">SPI_SSCTL_SLV3WIRE_Msk</a>)</td></tr>
<tr class="memdesc:ga95240de57d0c033276e43bdc5b6b9dcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Slave 3-wire mode.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga95240de57d0c033276e43bdc5b6b9dcc">More...</a><br /></td></tr>
<tr class="separator:ga95240de57d0c033276e43bdc5b6b9dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f1d37f34c726d1a88c0eaa2fc891078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8f1d37f34c726d1a88c0eaa2fc891078">SPI_DISABLE_DUAL_MODE</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL &amp;= ~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ab08e47679c5c85c34a146a2efe39fc2b">SPI_CTL_DUALIOEN_Msk</a>)</td></tr>
<tr class="memdesc:ga8f1d37f34c726d1a88c0eaa2fc891078"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Dual I/O mode.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8f1d37f34c726d1a88c0eaa2fc891078">More...</a><br /></td></tr>
<tr class="separator:ga8f1d37f34c726d1a88c0eaa2fc891078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga826e32cd66db71816729cfdd4d5d6c1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga826e32cd66db71816729cfdd4d5d6c1d">SPI_DISABLE_QUAD_MODE</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL &amp;= ~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a51bfa1b8f5fe83b2072accea0d7094f5">SPI_CTL_QUADIOEN_Msk</a>)</td></tr>
<tr class="memdesc:ga826e32cd66db71816729cfdd4d5d6c1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Quad I/O mode.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga826e32cd66db71816729cfdd4d5d6c1d">More...</a><br /></td></tr>
<tr class="separator:ga826e32cd66db71816729cfdd4d5d6c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ab536ad8ae455cc2dd56aeac52c613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae7ab536ad8ae455cc2dd56aeac52c613">SPI_ENABLE_2BIT_MODE</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL |= <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#aea601a95c2fdeeed842e45625e65abae">SPI_CTL_TWOBIT_Msk</a>)</td></tr>
<tr class="memdesc:gae7ab536ad8ae455cc2dd56aeac52c613"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable 2-bit Transfer mode.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae7ab536ad8ae455cc2dd56aeac52c613">More...</a><br /></td></tr>
<tr class="separator:gae7ab536ad8ae455cc2dd56aeac52c613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca327c37cb730cbd0b6aa4db7f980b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0ca327c37cb730cbd0b6aa4db7f980b5">SPI_ENABLE_3WIRE_MODE</a>(spi)&#160;&#160;&#160;((spi)-&gt;SSCTL |= <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ac5146a9e0bf01b86e11b3b1babc08ed0">SPI_SSCTL_SLV3WIRE_Msk</a>)</td></tr>
<tr class="memdesc:ga0ca327c37cb730cbd0b6aa4db7f980b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Slave 3-wire mode.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0ca327c37cb730cbd0b6aa4db7f980b5">More...</a><br /></td></tr>
<tr class="separator:ga0ca327c37cb730cbd0b6aa4db7f980b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12ca66437b0ff94b2d52640fb9a02432"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga12ca66437b0ff94b2d52640fb9a02432">SPI_ENABLE_DUAL_INPUT_MODE</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL = ((spi)-&gt;CTL &amp; (~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ab2a6dfa05c463c13bdfa4cf01bef3d5a">SPI_CTL_QDIODIR_Msk</a>)) | <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ab08e47679c5c85c34a146a2efe39fc2b">SPI_CTL_DUALIOEN_Msk</a>)</td></tr>
<tr class="memdesc:ga12ca66437b0ff94b2d52640fb9a02432"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Dual input mode.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga12ca66437b0ff94b2d52640fb9a02432">More...</a><br /></td></tr>
<tr class="separator:ga12ca66437b0ff94b2d52640fb9a02432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40d97a086b74d7c7bd7ab88b92648352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga40d97a086b74d7c7bd7ab88b92648352">SPI_ENABLE_DUAL_OUTPUT_MODE</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL |= (<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ab2a6dfa05c463c13bdfa4cf01bef3d5a">SPI_CTL_QDIODIR_Msk</a> | <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ab08e47679c5c85c34a146a2efe39fc2b">SPI_CTL_DUALIOEN_Msk</a>))</td></tr>
<tr class="memdesc:ga40d97a086b74d7c7bd7ab88b92648352"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Dual output mode.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga40d97a086b74d7c7bd7ab88b92648352">More...</a><br /></td></tr>
<tr class="separator:ga40d97a086b74d7c7bd7ab88b92648352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f7b05bc120059a4122fd89cc082dad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa0f7b05bc120059a4122fd89cc082dad">SPI_ENABLE_QUAD_INPUT_MODE</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL = ((spi)-&gt;CTL &amp; (~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ab2a6dfa05c463c13bdfa4cf01bef3d5a">SPI_CTL_QDIODIR_Msk</a>)) | <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a51bfa1b8f5fe83b2072accea0d7094f5">SPI_CTL_QUADIOEN_Msk</a>)</td></tr>
<tr class="memdesc:gaa0f7b05bc120059a4122fd89cc082dad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Quad input mode.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa0f7b05bc120059a4122fd89cc082dad">More...</a><br /></td></tr>
<tr class="separator:gaa0f7b05bc120059a4122fd89cc082dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa042691227fbb23517dd243cee19afcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa042691227fbb23517dd243cee19afcc">SPI_ENABLE_QUAD_OUTPUT_MODE</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL |= (<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ab2a6dfa05c463c13bdfa4cf01bef3d5a">SPI_CTL_QDIODIR_Msk</a> | <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a51bfa1b8f5fe83b2072accea0d7094f5">SPI_CTL_QUADIOEN_Msk</a>))</td></tr>
<tr class="memdesc:gaa042691227fbb23517dd243cee19afcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Quad output mode.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa042691227fbb23517dd243cee19afcc">More...</a><br /></td></tr>
<tr class="separator:gaa042691227fbb23517dd243cee19afcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b6528bc0f7800dff5dcf54e238e73a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8b6528bc0f7800dff5dcf54e238e73a0">SPI_TRIGGER_RX_PDMA</a>(spi)&#160;&#160;&#160;((spi)-&gt;PDMACTL |= <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a842a8839ae59e0ff2ffde5fad97fd579">SPI_PDMACTL_RXPDMAEN_Msk</a>)</td></tr>
<tr class="memdesc:ga8b6528bc0f7800dff5dcf54e238e73a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger RX PDMA function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8b6528bc0f7800dff5dcf54e238e73a0">More...</a><br /></td></tr>
<tr class="separator:ga8b6528bc0f7800dff5dcf54e238e73a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82e6b47e118d5bf3333e49a77ea5bd11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga82e6b47e118d5bf3333e49a77ea5bd11">SPI_TRIGGER_TX_PDMA</a>(spi)&#160;&#160;&#160;((spi)-&gt;PDMACTL |= <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ab2ad4356bd9e67c81a5669f049fabc00">SPI_PDMACTL_TXPDMAEN_Msk</a>)</td></tr>
<tr class="memdesc:ga82e6b47e118d5bf3333e49a77ea5bd11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger TX PDMA function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga82e6b47e118d5bf3333e49a77ea5bd11">More...</a><br /></td></tr>
<tr class="separator:ga82e6b47e118d5bf3333e49a77ea5bd11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4d669ece8661ddfa49d5fc8716dadc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa4d669ece8661ddfa49d5fc8716dadc1">SPI_DISABLE_RX_PDMA</a>(spi)&#160;&#160;&#160;( (spi)-&gt;PDMACTL &amp;= ~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a842a8839ae59e0ff2ffde5fad97fd579">SPI_PDMACTL_RXPDMAEN_Msk</a> )</td></tr>
<tr class="memdesc:gaa4d669ece8661ddfa49d5fc8716dadc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RX PDMA transfer.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa4d669ece8661ddfa49d5fc8716dadc1">More...</a><br /></td></tr>
<tr class="separator:gaa4d669ece8661ddfa49d5fc8716dadc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga866db4a52212324cdd89fc9b6d5b1da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga866db4a52212324cdd89fc9b6d5b1da7">SPI_DISABLE_TX_PDMA</a>(spi)&#160;&#160;&#160;( (spi)-&gt;PDMACTL &amp;= ~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ab2ad4356bd9e67c81a5669f049fabc00">SPI_PDMACTL_TXPDMAEN_Msk</a> )</td></tr>
<tr class="memdesc:ga866db4a52212324cdd89fc9b6d5b1da7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable TX PDMA transfer.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga866db4a52212324cdd89fc9b6d5b1da7">More...</a><br /></td></tr>
<tr class="separator:ga866db4a52212324cdd89fc9b6d5b1da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga984898177d313359fdd1fcdc0f4bf193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga984898177d313359fdd1fcdc0f4bf193">SPI_GET_RX_FIFO_COUNT</a>(spi)&#160;&#160;&#160;(((spi)-&gt;STATUS &amp; <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a64073efdcf725335cb337f0634bd35fc">SPI_STATUS_RXCNT_Msk</a>) &gt;&gt; <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#aa8c8251107f5f1f4aef2cac4cf2e48b4">SPI_STATUS_RXCNT_Pos</a>)</td></tr>
<tr class="memdesc:ga984898177d313359fdd1fcdc0f4bf193"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the count of available data in RX FIFO.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga984898177d313359fdd1fcdc0f4bf193">More...</a><br /></td></tr>
<tr class="separator:ga984898177d313359fdd1fcdc0f4bf193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeb40ca921663b20308a0a841ba7ce73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaaeb40ca921663b20308a0a841ba7ce73">SPI_GET_RX_FIFO_EMPTY_FLAG</a>(spi)&#160;&#160;&#160;(((spi)-&gt;STATUS &amp; <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#abe86199957458a4a0a96c31b442ce2be">SPI_STATUS_RXEMPTY_Msk</a>)&gt;&gt;<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a01fc2ba2a9cb98b50a3e542d9b764cc2">SPI_STATUS_RXEMPTY_Pos</a>)</td></tr>
<tr class="memdesc:gaaeb40ca921663b20308a0a841ba7ce73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the RX FIFO empty flag.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaaeb40ca921663b20308a0a841ba7ce73">More...</a><br /></td></tr>
<tr class="separator:gaaeb40ca921663b20308a0a841ba7ce73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e0bc926739bf60d35df6a774f06cceb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3e0bc926739bf60d35df6a774f06cceb">SPI_GET_TX_FIFO_EMPTY_FLAG</a>(spi)&#160;&#160;&#160;(((spi)-&gt;STATUS &amp; <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a85fceb8842ac2fa6f6bc1eae2c8166bc">SPI_STATUS_TXEMPTY_Msk</a>)&gt;&gt;<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a7ffc2da6a9ea09b8d10746014555d185">SPI_STATUS_TXEMPTY_Pos</a>)</td></tr>
<tr class="memdesc:ga3e0bc926739bf60d35df6a774f06cceb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the TX FIFO empty flag.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3e0bc926739bf60d35df6a774f06cceb">More...</a><br /></td></tr>
<tr class="separator:ga3e0bc926739bf60d35df6a774f06cceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5523e2a8d5469337f2ba5605d57d24de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5523e2a8d5469337f2ba5605d57d24de">SPI_GET_TX_FIFO_FULL_FLAG</a>(spi)&#160;&#160;&#160;(((spi)-&gt;STATUS &amp; <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a0484cd31fa5aaf1f5bc9fbd6ed0302d9">SPI_STATUS_TXFULL_Msk</a>)&gt;&gt;<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a0fc84b6585fd58b50251fe00b21d8123">SPI_STATUS_TXFULL_Pos</a>)</td></tr>
<tr class="memdesc:ga5523e2a8d5469337f2ba5605d57d24de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the TX FIFO full flag.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5523e2a8d5469337f2ba5605d57d24de">More...</a><br /></td></tr>
<tr class="separator:ga5523e2a8d5469337f2ba5605d57d24de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eb889294d2c4d5ed1dfd6fad32d836f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9eb889294d2c4d5ed1dfd6fad32d836f">SPI_READ_RX</a>(spi)&#160;&#160;&#160;((spi)-&gt;RX)</td></tr>
<tr class="memdesc:ga9eb889294d2c4d5ed1dfd6fad32d836f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the datum read from RX register.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9eb889294d2c4d5ed1dfd6fad32d836f">More...</a><br /></td></tr>
<tr class="separator:ga9eb889294d2c4d5ed1dfd6fad32d836f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab93785c2240ec750938f7763dba9a1b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab93785c2240ec750938f7763dba9a1b2">SPI_WRITE_TX</a>(spi,  u32TxData)&#160;&#160;&#160;((spi)-&gt;TX = (u32TxData))</td></tr>
<tr class="memdesc:gab93785c2240ec750938f7763dba9a1b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write datum to TX register.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab93785c2240ec750938f7763dba9a1b2">More...</a><br /></td></tr>
<tr class="separator:gab93785c2240ec750938f7763dba9a1b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ec8906a2f6cb016c90a26477062ee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae7ec8906a2f6cb016c90a26477062ee7">SPI_SET_SS_HIGH</a>(spi)&#160;&#160;&#160;((spi)-&gt;SSCTL = ((spi)-&gt;SSCTL &amp; (~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ae08ab0da743444f089083f6245a498d3">SPI_SSCTL_AUTOSS_Msk</a>)) | (<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a06fc0c282f85d41ed22e243e67120abc">SPI_SSCTL_SSACTPOL_Msk</a> | <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a15fadef5cf9eb4ea0b30d845f839e279">SPI_SSCTL_SS_Msk</a>))</td></tr>
<tr class="memdesc:gae7ec8906a2f6cb016c90a26477062ee7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPIn_SS pin to high state.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae7ec8906a2f6cb016c90a26477062ee7">More...</a><br /></td></tr>
<tr class="separator:gae7ec8906a2f6cb016c90a26477062ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad16416fcb5b991c9b2bd2737a6c6a90b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad16416fcb5b991c9b2bd2737a6c6a90b">SPI_SET_SS_LOW</a>(spi)&#160;&#160;&#160;((spi)-&gt;SSCTL = ((spi)-&gt;SSCTL &amp; (~(<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ae08ab0da743444f089083f6245a498d3">SPI_SSCTL_AUTOSS_Msk</a> | <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a06fc0c282f85d41ed22e243e67120abc">SPI_SSCTL_SSACTPOL_Msk</a>))) | <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a15fadef5cf9eb4ea0b30d845f839e279">SPI_SSCTL_SS_Msk</a>)</td></tr>
<tr class="memdesc:gad16416fcb5b991c9b2bd2737a6c6a90b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPIn_SS pin to low state.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad16416fcb5b991c9b2bd2737a6c6a90b">More...</a><br /></td></tr>
<tr class="separator:gad16416fcb5b991c9b2bd2737a6c6a90b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa795ff6d2dac96bcc9add693f3446d36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa795ff6d2dac96bcc9add693f3446d36">SPI_ENABLE_BYTE_REORDER</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL |=  <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a2379807361caa7eb1449863e1437b2b4">SPI_CTL_REORDER_Msk</a>)</td></tr>
<tr class="memdesc:gaa795ff6d2dac96bcc9add693f3446d36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Byte Reorder function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa795ff6d2dac96bcc9add693f3446d36">More...</a><br /></td></tr>
<tr class="separator:gaa795ff6d2dac96bcc9add693f3446d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga704f049cd3351d0d0f7130a75ca394bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga704f049cd3351d0d0f7130a75ca394bf">SPI_DISABLE_BYTE_REORDER</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL &amp;= ~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a2379807361caa7eb1449863e1437b2b4">SPI_CTL_REORDER_Msk</a>)</td></tr>
<tr class="memdesc:ga704f049cd3351d0d0f7130a75ca394bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Byte Reorder function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga704f049cd3351d0d0f7130a75ca394bf">More...</a><br /></td></tr>
<tr class="separator:ga704f049cd3351d0d0f7130a75ca394bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga356f36b6fc4c8c03904b3ef0d9ff8660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga356f36b6fc4c8c03904b3ef0d9ff8660">SPI_SET_SUSPEND_CYCLE</a>(spi,  u32SuspCycle)&#160;&#160;&#160;((spi)-&gt;CTL = ((spi)-&gt;CTL &amp; ~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a95079b8e2cef42f1d6255893cb376118">SPI_CTL_SUSPITV_Msk</a>) | ((u32SuspCycle) &lt;&lt; <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ae14ffb0bd0d8c06aa25d853b1e2e6e7d">SPI_CTL_SUSPITV_Pos</a>))</td></tr>
<tr class="memdesc:ga356f36b6fc4c8c03904b3ef0d9ff8660"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the length of suspend interval.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga356f36b6fc4c8c03904b3ef0d9ff8660">More...</a><br /></td></tr>
<tr class="separator:ga356f36b6fc4c8c03904b3ef0d9ff8660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga950a4385d8641da85456398b268368ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga950a4385d8641da85456398b268368ae">SPI_SET_LSB_FIRST</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL |= <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a0ba81df5c15078aded346a4a64f38084">SPI_CTL_LSB_Msk</a>)</td></tr>
<tr class="memdesc:ga950a4385d8641da85456398b268368ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SPI transfer sequence with LSB first.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga950a4385d8641da85456398b268368ae">More...</a><br /></td></tr>
<tr class="separator:ga950a4385d8641da85456398b268368ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cbade2af2ae16ff7b5cd4fd834592cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5cbade2af2ae16ff7b5cd4fd834592cb">SPI_SET_MSB_FIRST</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL &amp;= ~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a0ba81df5c15078aded346a4a64f38084">SPI_CTL_LSB_Msk</a>)</td></tr>
<tr class="memdesc:ga5cbade2af2ae16ff7b5cd4fd834592cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SPI transfer sequence with MSB first.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5cbade2af2ae16ff7b5cd4fd834592cb">More...</a><br /></td></tr>
<tr class="separator:ga5cbade2af2ae16ff7b5cd4fd834592cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga013418823f990b1205ec04bd6942cc1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga013418823f990b1205ec04bd6942cc1e">SPI_SET_DATA_WIDTH</a>(spi,  u32Width)&#160;&#160;&#160;((spi)-&gt;CTL = ((spi)-&gt;CTL &amp; ~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a1ea587a4ddd3c2c9522fab8c69ca26ce">SPI_CTL_DWIDTH_Msk</a>) | (((u32Width)&amp;0x1F) &lt;&lt; <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a212321ecc1552cbc0e76dcf8aeeeb09e">SPI_CTL_DWIDTH_Pos</a>))</td></tr>
<tr class="memdesc:ga013418823f990b1205ec04bd6942cc1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the data width of a SPI transaction.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga013418823f990b1205ec04bd6942cc1e">More...</a><br /></td></tr>
<tr class="separator:ga013418823f990b1205ec04bd6942cc1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab09ba12aaae1e080cc39237e340dff96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab09ba12aaae1e080cc39237e340dff96">SPI_IS_BUSY</a>(spi)&#160;&#160;&#160;( ((spi)-&gt;STATUS &amp; <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ae1339bbd34e65dd9f1b2f3e1ec714cd6">SPI_STATUS_BUSY_Msk</a>)&gt;&gt;<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a93de2581267bac300b0bdecf560f72ee">SPI_STATUS_BUSY_Pos</a> )</td></tr>
<tr class="memdesc:gab09ba12aaae1e080cc39237e340dff96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the SPI busy state.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab09ba12aaae1e080cc39237e340dff96">More...</a><br /></td></tr>
<tr class="separator:gab09ba12aaae1e080cc39237e340dff96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b8b63b52ff1838fa764fa14d9754d7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2b8b63b52ff1838fa764fa14d9754d7a">SPI_ENABLE</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL |= <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a837f91889e5cbb4be958ff7f8b480ed8">SPI_CTL_SPIEN_Msk</a>)</td></tr>
<tr class="memdesc:ga2b8b63b52ff1838fa764fa14d9754d7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable SPI controller.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2b8b63b52ff1838fa764fa14d9754d7a">More...</a><br /></td></tr>
<tr class="separator:ga2b8b63b52ff1838fa764fa14d9754d7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e66bc02d0327c0ce9565f96f31c599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga69e66bc02d0327c0ce9565f96f31c599">SPI_DISABLE</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL &amp;= ~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a837f91889e5cbb4be958ff7f8b480ed8">SPI_CTL_SPIEN_Msk</a>)</td></tr>
<tr class="memdesc:ga69e66bc02d0327c0ce9565f96f31c599"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SPI controller.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga69e66bc02d0327c0ce9565f96f31c599">More...</a><br /></td></tr>
<tr class="separator:ga69e66bc02d0327c0ce9565f96f31c599"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gad923655d26fb14da88c61d4ed0125c44"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44">SPI_Open</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32MasterSlave, uint32_t u32SPIMode, uint32_t u32DataWidth, uint32_t u32BusClock)</td></tr>
<tr class="memdesc:gad923655d26fb14da88c61d4ed0125c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function make SPI module be ready to transfer.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44">More...</a><br /></td></tr>
<tr class="separator:gad923655d26fb14da88c61d4ed0125c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8074f716aa1c65ecc93d79062b5d4b1b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8074f716aa1c65ecc93d79062b5d4b1b">SPI_Close</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:ga8074f716aa1c65ecc93d79062b5d4b1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SPI controller.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8074f716aa1c65ecc93d79062b5d4b1b">More...</a><br /></td></tr>
<tr class="separator:ga8074f716aa1c65ecc93d79062b5d4b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae59c481764af06e5512f4416a91c5da2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae59c481764af06e5512f4416a91c5da2">SPI_ClearRxFIFO</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:gae59c481764af06e5512f4416a91c5da2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear RX FIFO buffer.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae59c481764af06e5512f4416a91c5da2">More...</a><br /></td></tr>
<tr class="separator:gae59c481764af06e5512f4416a91c5da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1c25325aceb6a6ed417055225aff01b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad1c25325aceb6a6ed417055225aff01b">SPI_ClearTxFIFO</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:gad1c25325aceb6a6ed417055225aff01b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear TX FIFO buffer.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad1c25325aceb6a6ed417055225aff01b">More...</a><br /></td></tr>
<tr class="separator:gad1c25325aceb6a6ed417055225aff01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58b7eef9f93f8c3d3818d1a4b74f5be6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58b7eef9f93f8c3d3818d1a4b74f5be6">SPI_DisableAutoSS</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:ga58b7eef9f93f8c3d3818d1a4b74f5be6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the automatic slave selection function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58b7eef9f93f8c3d3818d1a4b74f5be6">More...</a><br /></td></tr>
<tr class="separator:ga58b7eef9f93f8c3d3818d1a4b74f5be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b31f9a751c6e784ad0022bc9155153"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga55b31f9a751c6e784ad0022bc9155153">SPI_EnableAutoSS</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32SSPinMask, uint32_t u32ActiveLevel)</td></tr>
<tr class="memdesc:ga55b31f9a751c6e784ad0022bc9155153"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the automatic slave selection function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga55b31f9a751c6e784ad0022bc9155153">More...</a><br /></td></tr>
<tr class="separator:ga55b31f9a751c6e784ad0022bc9155153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cee248bcbe05dfae8ab8b3bf89e8f13"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13">SPI_SetBusClock</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32BusClock)</td></tr>
<tr class="memdesc:ga7cee248bcbe05dfae8ab8b3bf89e8f13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SPI bus clock.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13">More...</a><br /></td></tr>
<tr class="separator:ga7cee248bcbe05dfae8ab8b3bf89e8f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa50388ee5b14b42bceda88c2389fc335"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa50388ee5b14b42bceda88c2389fc335">SPI_SetFIFO</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32TxThreshold, uint32_t u32RxThreshold)</td></tr>
<tr class="memdesc:gaa50388ee5b14b42bceda88c2389fc335"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure FIFO threshold setting.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa50388ee5b14b42bceda88c2389fc335">More...</a><br /></td></tr>
<tr class="separator:gaa50388ee5b14b42bceda88c2389fc335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a43e332cf4de4b416980eeab502d07"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07">SPI_GetBusClock</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:gae3a43e332cf4de4b416980eeab502d07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the actual frequency of SPI bus clock. Only available in Master mode.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07">More...</a><br /></td></tr>
<tr class="separator:gae3a43e332cf4de4b416980eeab502d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d27a219e6d7e2c767775a2ed26fbc4b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3d27a219e6d7e2c767775a2ed26fbc4b">SPI_EnableInt</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga3d27a219e6d7e2c767775a2ed26fbc4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable interrupt function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3d27a219e6d7e2c767775a2ed26fbc4b">More...</a><br /></td></tr>
<tr class="separator:ga3d27a219e6d7e2c767775a2ed26fbc4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0450c2c279d9f5254f172d3a6fd7f47b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0450c2c279d9f5254f172d3a6fd7f47b">SPI_DisableInt</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga0450c2c279d9f5254f172d3a6fd7f47b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable interrupt function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0450c2c279d9f5254f172d3a6fd7f47b">More...</a><br /></td></tr>
<tr class="separator:ga0450c2c279d9f5254f172d3a6fd7f47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cf61c358cf20523ea2c596fcfad6c2c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1cf61c358cf20523ea2c596fcfad6c2c">SPI_GetIntFlag</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga1cf61c358cf20523ea2c596fcfad6c2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get interrupt flag.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1cf61c358cf20523ea2c596fcfad6c2c">More...</a><br /></td></tr>
<tr class="separator:ga1cf61c358cf20523ea2c596fcfad6c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga650564b1befc6ce3efcfcd255cbb143e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga650564b1befc6ce3efcfcd255cbb143e">SPI_ClearIntFlag</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga650564b1befc6ce3efcfcd255cbb143e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear interrupt flag.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga650564b1befc6ce3efcfcd255cbb143e">More...</a><br /></td></tr>
<tr class="separator:ga650564b1befc6ce3efcfcd255cbb143e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd4350275013b1125563e4d8c39a5739"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabd4350275013b1125563e4d8c39a5739">SPI_GetStatus</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:gabd4350275013b1125563e4d8c39a5739"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI status.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabd4350275013b1125563e4d8c39a5739">More...</a><br /></td></tr>
<tr class="separator:gabd4350275013b1125563e4d8c39a5739"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gafc919e1780ef049f97d3b4def65e05f9" name="gafc919e1780ef049f97d3b4def65e05f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc919e1780ef049f97d3b4def65e05f9">&#9670;&nbsp;</a></span>SPI_CLR_UNIT_TRANS_INT_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CLR_UNIT_TRANS_INT_FLAG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td>&#160;&#160;&#160;((spi)-&gt;STATUS = <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a54b5cf3ce7f0cf4874b824d4d75856df">SPI_STATUS_UNITIF_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear the unit transfer interrupt flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Write 1 to UNITIF bit of SPI_STATUS register to clear the unit transfer interrupt flag. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00084">84</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga69e66bc02d0327c0ce9565f96f31c599" name="ga69e66bc02d0327c0ce9565f96f31c599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69e66bc02d0327c0ce9565f96f31c599">&#9670;&nbsp;</a></span>SPI_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DISABLE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td>&#160;&#160;&#160;((spi)-&gt;CTL &amp;= ~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a837f91889e5cbb4be958ff7f8b480ed8">SPI_CTL_SPIEN_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable SPI controller. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Clear SPIEN (SPI_CTL[0]) to disable SPI controller. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00340">340</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga312aec82fa602a0ac22d24b55b281333" name="ga312aec82fa602a0ac22d24b55b281333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga312aec82fa602a0ac22d24b55b281333">&#9670;&nbsp;</a></span>SPI_DISABLE_2BIT_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DISABLE_2BIT_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td>&#160;&#160;&#160;((spi)-&gt;CTL &amp;= ~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#aea601a95c2fdeeed842e45625e65abae">SPI_CTL_TWOBIT_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable 2-bit Transfer mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Clear TWOBIT bit of SPI_CTL register to disable 2-bit Transfer mode. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00092">92</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga95240de57d0c033276e43bdc5b6b9dcc" name="ga95240de57d0c033276e43bdc5b6b9dcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95240de57d0c033276e43bdc5b6b9dcc">&#9670;&nbsp;</a></span>SPI_DISABLE_3WIRE_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DISABLE_3WIRE_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td>&#160;&#160;&#160;((spi)-&gt;SSCTL &amp;= ~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ac5146a9e0bf01b86e11b3b1babc08ed0">SPI_SSCTL_SLV3WIRE_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Slave 3-wire mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Clear SLV3WIRE bit of SPI_SSCTL register to disable Slave 3-wire mode. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00100">100</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga704f049cd3351d0d0f7130a75ca394bf" name="ga704f049cd3351d0d0f7130a75ca394bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga704f049cd3351d0d0f7130a75ca394bf">&#9670;&nbsp;</a></span>SPI_DISABLE_BYTE_REORDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DISABLE_BYTE_REORDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td>&#160;&#160;&#160;((spi)-&gt;CTL &amp;= ~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a2379807361caa7eb1449863e1437b2b4">SPI_CTL_REORDER_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Byte Reorder function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Clear REORDER bit field of SPI_CTL register to disable Byte Reorder function. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00280">280</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga8f1d37f34c726d1a88c0eaa2fc891078" name="ga8f1d37f34c726d1a88c0eaa2fc891078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f1d37f34c726d1a88c0eaa2fc891078">&#9670;&nbsp;</a></span>SPI_DISABLE_DUAL_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DISABLE_DUAL_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td>&#160;&#160;&#160;((spi)-&gt;CTL &amp;= ~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ab08e47679c5c85c34a146a2efe39fc2b">SPI_CTL_DUALIOEN_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Dual I/O mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Clear DUALIOEN bit of SPI_CTL register to disable Dual I/O mode. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00108">108</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga826e32cd66db71816729cfdd4d5d6c1d" name="ga826e32cd66db71816729cfdd4d5d6c1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga826e32cd66db71816729cfdd4d5d6c1d">&#9670;&nbsp;</a></span>SPI_DISABLE_QUAD_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DISABLE_QUAD_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td>&#160;&#160;&#160;((spi)-&gt;CTL &amp;= ~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a51bfa1b8f5fe83b2072accea0d7094f5">SPI_CTL_QUADIOEN_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Quad I/O mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Clear QUADIOEN bit of SPI_CTL register to disable Quad I/O mode. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00116">116</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gaa4d669ece8661ddfa49d5fc8716dadc1" name="gaa4d669ece8661ddfa49d5fc8716dadc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4d669ece8661ddfa49d5fc8716dadc1">&#9670;&nbsp;</a></span>SPI_DISABLE_RX_PDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DISABLE_RX_PDMA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td>&#160;&#160;&#160;( (spi)-&gt;PDMACTL &amp;= ~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a842a8839ae59e0ff2ffde5fad97fd579">SPI_PDMACTL_RXPDMAEN_Msk</a> )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable RX PDMA transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Clear RXPDMAEN bit of SPI_PDMACTL register to disable RX PDMA transfer function. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00188">188</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga866db4a52212324cdd89fc9b6d5b1da7" name="ga866db4a52212324cdd89fc9b6d5b1da7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga866db4a52212324cdd89fc9b6d5b1da7">&#9670;&nbsp;</a></span>SPI_DISABLE_TX_PDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DISABLE_TX_PDMA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td>&#160;&#160;&#160;( (spi)-&gt;PDMACTL &amp;= ~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ab2ad4356bd9e67c81a5669f049fabc00">SPI_PDMACTL_TXPDMAEN_Msk</a> )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable TX PDMA transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Clear TXPDMAEN bit of SPI_PDMACTL register to disable TX PDMA transfer function. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00196">196</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga2b8b63b52ff1838fa764fa14d9754d7a" name="ga2b8b63b52ff1838fa764fa14d9754d7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b8b63b52ff1838fa764fa14d9754d7a">&#9670;&nbsp;</a></span>SPI_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ENABLE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td>&#160;&#160;&#160;((spi)-&gt;CTL |= <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a837f91889e5cbb4be958ff7f8b480ed8">SPI_CTL_SPIEN_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable SPI controller. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Set SPIEN (SPI_CTL[0]) to enable SPI controller. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00332">332</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gae7ab536ad8ae455cc2dd56aeac52c613" name="gae7ab536ad8ae455cc2dd56aeac52c613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7ab536ad8ae455cc2dd56aeac52c613">&#9670;&nbsp;</a></span>SPI_ENABLE_2BIT_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ENABLE_2BIT_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td>&#160;&#160;&#160;((spi)-&gt;CTL |= <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#aea601a95c2fdeeed842e45625e65abae">SPI_CTL_TWOBIT_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable 2-bit Transfer mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Set TWOBIT bit of SPI_CTL register to enable 2-bit Transfer mode. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00124">124</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga0ca327c37cb730cbd0b6aa4db7f980b5" name="ga0ca327c37cb730cbd0b6aa4db7f980b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ca327c37cb730cbd0b6aa4db7f980b5">&#9670;&nbsp;</a></span>SPI_ENABLE_3WIRE_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ENABLE_3WIRE_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td>&#160;&#160;&#160;((spi)-&gt;SSCTL |= <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ac5146a9e0bf01b86e11b3b1babc08ed0">SPI_SSCTL_SLV3WIRE_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Slave 3-wire mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Set SLV3WIRE bit of SPI_SSCTL register to enable Slave 3-wire mode. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00132">132</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gaa795ff6d2dac96bcc9add693f3446d36" name="gaa795ff6d2dac96bcc9add693f3446d36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa795ff6d2dac96bcc9add693f3446d36">&#9670;&nbsp;</a></span>SPI_ENABLE_BYTE_REORDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ENABLE_BYTE_REORDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td>&#160;&#160;&#160;((spi)-&gt;CTL |=  <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a2379807361caa7eb1449863e1437b2b4">SPI_CTL_REORDER_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Byte Reorder function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Enable Byte Reorder function. The suspend interval depends on the setting of SUSPITV (SPI_CTL[7:4]). </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00272">272</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga12ca66437b0ff94b2d52640fb9a02432" name="ga12ca66437b0ff94b2d52640fb9a02432"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12ca66437b0ff94b2d52640fb9a02432">&#9670;&nbsp;</a></span>SPI_ENABLE_DUAL_INPUT_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ENABLE_DUAL_INPUT_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td>&#160;&#160;&#160;((spi)-&gt;CTL = ((spi)-&gt;CTL &amp; (~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ab2a6dfa05c463c13bdfa4cf01bef3d5a">SPI_CTL_QDIODIR_Msk</a>)) | <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ab08e47679c5c85c34a146a2efe39fc2b">SPI_CTL_DUALIOEN_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Dual input mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Clear QDIODIR bit and set DUALIOEN bit of SPI_CTL register to enable Dual input mode. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00140">140</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga40d97a086b74d7c7bd7ab88b92648352" name="ga40d97a086b74d7c7bd7ab88b92648352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40d97a086b74d7c7bd7ab88b92648352">&#9670;&nbsp;</a></span>SPI_ENABLE_DUAL_OUTPUT_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ENABLE_DUAL_OUTPUT_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td>&#160;&#160;&#160;((spi)-&gt;CTL |= (<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ab2a6dfa05c463c13bdfa4cf01bef3d5a">SPI_CTL_QDIODIR_Msk</a> | <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ab08e47679c5c85c34a146a2efe39fc2b">SPI_CTL_DUALIOEN_Msk</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Dual output mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Set QDIODIR bit and DUALIOEN bit of SPI_CTL register to enable Dual output mode. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00148">148</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gaa0f7b05bc120059a4122fd89cc082dad" name="gaa0f7b05bc120059a4122fd89cc082dad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0f7b05bc120059a4122fd89cc082dad">&#9670;&nbsp;</a></span>SPI_ENABLE_QUAD_INPUT_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ENABLE_QUAD_INPUT_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td>&#160;&#160;&#160;((spi)-&gt;CTL = ((spi)-&gt;CTL &amp; (~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ab2a6dfa05c463c13bdfa4cf01bef3d5a">SPI_CTL_QDIODIR_Msk</a>)) | <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a51bfa1b8f5fe83b2072accea0d7094f5">SPI_CTL_QUADIOEN_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Quad input mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Clear QDIODIR bit and set QUADIOEN bit of SPI_CTL register to enable Quad input mode. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00156">156</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gaa042691227fbb23517dd243cee19afcc" name="gaa042691227fbb23517dd243cee19afcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa042691227fbb23517dd243cee19afcc">&#9670;&nbsp;</a></span>SPI_ENABLE_QUAD_OUTPUT_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ENABLE_QUAD_OUTPUT_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td>&#160;&#160;&#160;((spi)-&gt;CTL |= (<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ab2a6dfa05c463c13bdfa4cf01bef3d5a">SPI_CTL_QDIODIR_Msk</a> | <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a51bfa1b8f5fe83b2072accea0d7094f5">SPI_CTL_QUADIOEN_Msk</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Quad output mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Set QDIODIR bit and QUADIOEN bit of SPI_CTL register to enable Quad output mode. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00164">164</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga984898177d313359fdd1fcdc0f4bf193" name="ga984898177d313359fdd1fcdc0f4bf193"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga984898177d313359fdd1fcdc0f4bf193">&#9670;&nbsp;</a></span>SPI_GET_RX_FIFO_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GET_RX_FIFO_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td>&#160;&#160;&#160;(((spi)-&gt;STATUS &amp; <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a64073efdcf725335cb337f0634bd35fc">SPI_STATUS_RXCNT_Msk</a>) &gt;&gt; <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#aa8c8251107f5f1f4aef2cac4cf2e48b4">SPI_STATUS_RXCNT_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the count of available data in RX FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The count of available data in RX FIFO.</dd></dl>
<p>Read RXCNT (SPI_STATUS[27:24]) to get the count of available data in RX FIFO. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00204">204</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gaaeb40ca921663b20308a0a841ba7ce73" name="gaaeb40ca921663b20308a0a841ba7ce73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaeb40ca921663b20308a0a841ba7ce73">&#9670;&nbsp;</a></span>SPI_GET_RX_FIFO_EMPTY_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GET_RX_FIFO_EMPTY_FLAG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td>&#160;&#160;&#160;(((spi)-&gt;STATUS &amp; <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#abe86199957458a4a0a96c31b442ce2be">SPI_STATUS_RXEMPTY_Msk</a>)&gt;&gt;<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a01fc2ba2a9cb98b50a3e542d9b764cc2">SPI_STATUS_RXEMPTY_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the RX FIFO empty flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">0</td><td>RX FIFO is not empty. </td></tr>
    <tr><td class="paramname">1</td><td>RX FIFO is empty.</td></tr>
  </table>
  </dd>
</dl>
<p>Read RXEMPTY bit of SPI_STATUS register to get the RX FIFO empty flag. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00213">213</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga3e0bc926739bf60d35df6a774f06cceb" name="ga3e0bc926739bf60d35df6a774f06cceb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e0bc926739bf60d35df6a774f06cceb">&#9670;&nbsp;</a></span>SPI_GET_TX_FIFO_EMPTY_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GET_TX_FIFO_EMPTY_FLAG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td>&#160;&#160;&#160;(((spi)-&gt;STATUS &amp; <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a85fceb8842ac2fa6f6bc1eae2c8166bc">SPI_STATUS_TXEMPTY_Msk</a>)&gt;&gt;<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a7ffc2da6a9ea09b8d10746014555d185">SPI_STATUS_TXEMPTY_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the TX FIFO empty flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">0</td><td>TX FIFO is not empty. </td></tr>
    <tr><td class="paramname">1</td><td>TX FIFO is empty.</td></tr>
  </table>
  </dd>
</dl>
<p>Read TXEMPTY bit of SPI_STATUS register to get the TX FIFO empty flag. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00222">222</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga5523e2a8d5469337f2ba5605d57d24de" name="ga5523e2a8d5469337f2ba5605d57d24de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5523e2a8d5469337f2ba5605d57d24de">&#9670;&nbsp;</a></span>SPI_GET_TX_FIFO_FULL_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GET_TX_FIFO_FULL_FLAG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td>&#160;&#160;&#160;(((spi)-&gt;STATUS &amp; <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a0484cd31fa5aaf1f5bc9fbd6ed0302d9">SPI_STATUS_TXFULL_Msk</a>)&gt;&gt;<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a0fc84b6585fd58b50251fe00b21d8123">SPI_STATUS_TXFULL_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the TX FIFO full flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">0</td><td>TX FIFO is not full. </td></tr>
    <tr><td class="paramname">1</td><td>TX FIFO is full.</td></tr>
  </table>
  </dd>
</dl>
<p>Read TXFULL bit of SPI_STATUS register to get the TX FIFO full flag. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00231">231</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gab09ba12aaae1e080cc39237e340dff96" name="gab09ba12aaae1e080cc39237e340dff96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab09ba12aaae1e080cc39237e340dff96">&#9670;&nbsp;</a></span>SPI_IS_BUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IS_BUSY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td>&#160;&#160;&#160;( ((spi)-&gt;STATUS &amp; <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ae1339bbd34e65dd9f1b2f3e1ec714cd6">SPI_STATUS_BUSY_Msk</a>)&gt;&gt;<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a93de2581267bac300b0bdecf560f72ee">SPI_STATUS_BUSY_Pos</a> )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the SPI busy state. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">0</td><td>SPI controller is not busy. </td></tr>
    <tr><td class="paramname">1</td><td>SPI controller is busy.</td></tr>
  </table>
  </dd>
</dl>
<p>This macro will return the busy state of SPI controller. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00324">324</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga9eb889294d2c4d5ed1dfd6fad32d836f" name="ga9eb889294d2c4d5ed1dfd6fad32d836f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9eb889294d2c4d5ed1dfd6fad32d836f">&#9670;&nbsp;</a></span>SPI_READ_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_READ_RX</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td>&#160;&#160;&#160;((spi)-&gt;RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the datum read from RX register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Data in RX register.</dd></dl>
<p>Read SPI_RX register to get the received datum. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00239">239</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga013418823f990b1205ec04bd6942cc1e" name="ga013418823f990b1205ec04bd6942cc1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga013418823f990b1205ec04bd6942cc1e">&#9670;&nbsp;</a></span>SPI_SET_DATA_WIDTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SET_DATA_WIDTH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">u32Width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((spi)-&gt;CTL = ((spi)-&gt;CTL &amp; ~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a1ea587a4ddd3c2c9522fab8c69ca26ce">SPI_CTL_DWIDTH_Msk</a>) | (((u32Width)&amp;0x1F) &lt;&lt; <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a212321ecc1552cbc0e76dcf8aeeeb09e">SPI_CTL_DWIDTH_Pos</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the data width of a SPI transaction. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32Width</td><td>The bit width of one transaction. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>The data width can be 8 ~ 32 bits. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00315">315</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga950a4385d8641da85456398b268368ae" name="ga950a4385d8641da85456398b268368ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga950a4385d8641da85456398b268368ae">&#9670;&nbsp;</a></span>SPI_SET_LSB_FIRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SET_LSB_FIRST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td>&#160;&#160;&#160;((spi)-&gt;CTL |= <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a0ba81df5c15078aded346a4a64f38084">SPI_CTL_LSB_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the SPI transfer sequence with LSB first. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Set LSB bit of SPI_CTL register to set the SPI transfer sequence with LSB first. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00298">298</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga5cbade2af2ae16ff7b5cd4fd834592cb" name="ga5cbade2af2ae16ff7b5cd4fd834592cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cbade2af2ae16ff7b5cd4fd834592cb">&#9670;&nbsp;</a></span>SPI_SET_MSB_FIRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SET_MSB_FIRST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td>&#160;&#160;&#160;((spi)-&gt;CTL &amp;= ~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a0ba81df5c15078aded346a4a64f38084">SPI_CTL_LSB_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the SPI transfer sequence with MSB first. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Clear LSB bit of SPI_CTL register to set the SPI transfer sequence with MSB first. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00306">306</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gae7ec8906a2f6cb016c90a26477062ee7" name="gae7ec8906a2f6cb016c90a26477062ee7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7ec8906a2f6cb016c90a26477062ee7">&#9670;&nbsp;</a></span>SPI_SET_SS_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SET_SS_HIGH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td>&#160;&#160;&#160;((spi)-&gt;SSCTL = ((spi)-&gt;SSCTL &amp; (~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ae08ab0da743444f089083f6245a498d3">SPI_SSCTL_AUTOSS_Msk</a>)) | (<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a06fc0c282f85d41ed22e243e67120abc">SPI_SSCTL_SSACTPOL_Msk</a> | <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a15fadef5cf9eb4ea0b30d845f839e279">SPI_SSCTL_SS_Msk</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPIn_SS pin to high state. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Disable automatic slave selection function and set SPIn_SS pin to high state. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00256">256</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gad16416fcb5b991c9b2bd2737a6c6a90b" name="gad16416fcb5b991c9b2bd2737a6c6a90b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad16416fcb5b991c9b2bd2737a6c6a90b">&#9670;&nbsp;</a></span>SPI_SET_SS_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SET_SS_LOW</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td>&#160;&#160;&#160;((spi)-&gt;SSCTL = ((spi)-&gt;SSCTL &amp; (~(<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ae08ab0da743444f089083f6245a498d3">SPI_SSCTL_AUTOSS_Msk</a> | <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a06fc0c282f85d41ed22e243e67120abc">SPI_SSCTL_SSACTPOL_Msk</a>))) | <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a15fadef5cf9eb4ea0b30d845f839e279">SPI_SSCTL_SS_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPIn_SS pin to low state. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Disable automatic slave selection function and set SPIn_SS pin to low state. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00264">264</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga356f36b6fc4c8c03904b3ef0d9ff8660" name="ga356f36b6fc4c8c03904b3ef0d9ff8660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga356f36b6fc4c8c03904b3ef0d9ff8660">&#9670;&nbsp;</a></span>SPI_SET_SUSPEND_CYCLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SET_SUSPEND_CYCLE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">u32SuspCycle&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((spi)-&gt;CTL = ((spi)-&gt;CTL &amp; ~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a95079b8e2cef42f1d6255893cb376118">SPI_CTL_SUSPITV_Msk</a>) | ((u32SuspCycle) &lt;&lt; <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ae14ffb0bd0d8c06aa25d853b1e2e6e7d">SPI_CTL_SUSPITV_Pos</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the length of suspend interval. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32SuspCycle</td><td>Decides the length of suspend interval. It could be 0 ~ 15. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Set the length of suspend interval according to u32SuspCycle. The length of suspend interval is ((u32SuspCycle + 0.5) * the length of one SPI bus clock cycle). </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00290">290</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga8b6528bc0f7800dff5dcf54e238e73a0" name="ga8b6528bc0f7800dff5dcf54e238e73a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b6528bc0f7800dff5dcf54e238e73a0">&#9670;&nbsp;</a></span>SPI_TRIGGER_RX_PDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TRIGGER_RX_PDMA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td>&#160;&#160;&#160;((spi)-&gt;PDMACTL |= <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a842a8839ae59e0ff2ffde5fad97fd579">SPI_PDMACTL_RXPDMAEN_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger RX PDMA function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Set RXPDMAEN bit of SPI_PDMACTL register to enable RX PDMA transfer function. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00172">172</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga82e6b47e118d5bf3333e49a77ea5bd11" name="ga82e6b47e118d5bf3333e49a77ea5bd11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82e6b47e118d5bf3333e49a77ea5bd11">&#9670;&nbsp;</a></span>SPI_TRIGGER_TX_PDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TRIGGER_TX_PDMA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td>&#160;&#160;&#160;((spi)-&gt;PDMACTL |= <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ab2ad4356bd9e67c81a5669f049fabc00">SPI_PDMACTL_TXPDMAEN_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger TX PDMA function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Set TXPDMAEN bit of SPI_PDMACTL register to enable TX PDMA transfer function. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00180">180</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gab93785c2240ec750938f7763dba9a1b2" name="gab93785c2240ec750938f7763dba9a1b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab93785c2240ec750938f7763dba9a1b2">&#9670;&nbsp;</a></span>SPI_WRITE_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_WRITE_TX</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">u32TxData&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((spi)-&gt;TX = (u32TxData))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write datum to TX register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32TxData</td><td>The datum which user attempt to transfer through SPI bus. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Write u32TxData to SPI_TX register. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00248">248</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga650564b1befc6ce3efcfcd255cbb143e" name="ga650564b1befc6ce3efcfcd255cbb143e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga650564b1befc6ce3efcfcd255cbb143e">&#9670;&nbsp;</a></span>SPI_ClearIntFlag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_ClearIntFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear interrupt flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32Mask</td><td>The combination of all related interrupt sources. Each bit corresponds to a interrupt source. This parameter decides which interrupt flags will be cleared. It could be the combination of:<ul>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7adcc451bbd353a87ae006e65ae5f26d">SPI_UNIT_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga373416a9ff9d78a3a44b196e88530d56">SPI_SSACT_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5bb7e64f2c8c9544b36a141a9f7b2980">SPI_SSINACT_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab16e7ae67314264b9b402c80ead733eb">SPI_SLVUR_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga20656da10a6c589af67a0b2a66285831">SPI_SLVBE_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8b4aa2baca60b86dd14bda0ead23f43e">SPI_SLVTO_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9c4010b8b64f3a6759d4e9d23c274766">SPI_TXUF_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaba5aef0fa99e7498989dba5732b75a1">SPI_FIFO_RXOV_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0781f7afc8e4d9ab2644cd0937d5ee3c">SPI_FIFO_RXTO_INT_MASK</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>Clear SPI related interrupt flags specified by u32Mask parameter. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00658">658</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="gae59c481764af06e5512f4416a91c5da2" name="gae59c481764af06e5512f4416a91c5da2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae59c481764af06e5512f4416a91c5da2">&#9670;&nbsp;</a></span>SPI_ClearRxFIFO()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_ClearRxFIFO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear RX FIFO buffer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This function will clear SPI RX FIFO buffer. The RXEMPTY (SPI_STATUS[8]) will be set to 1. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00212">212</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="gad1c25325aceb6a6ed417055225aff01b" name="gad1c25325aceb6a6ed417055225aff01b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1c25325aceb6a6ed417055225aff01b">&#9670;&nbsp;</a></span>SPI_ClearTxFIFO()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_ClearTxFIFO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear TX FIFO buffer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This function will clear SPI TX FIFO buffer. The TXEMPTY (SPI_STATUS[16]) will be set to 1. </p><dl class="section note"><dt>Note</dt><dd>The TX shift register will not be cleared. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00224">224</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="ga8074f716aa1c65ecc93d79062b5d4b1b" name="ga8074f716aa1c65ecc93d79062b5d4b1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8074f716aa1c65ecc93d79062b5d4b1b">&#9670;&nbsp;</a></span>SPI_Close()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_Close </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable SPI controller. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This function will reset SPI controller. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00190">190</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="ga58b7eef9f93f8c3d3818d1a4b74f5be6" name="ga58b7eef9f93f8c3d3818d1a4b74f5be6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58b7eef9f93f8c3d3818d1a4b74f5be6">&#9670;&nbsp;</a></span>SPI_DisableAutoSS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_DisableAutoSS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the automatic slave selection function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This function will disable the automatic slave selection function and set slave selection signal to inactive state. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00235">235</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="ga0450c2c279d9f5254f172d3a6fd7f47b" name="ga0450c2c279d9f5254f172d3a6fd7f47b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0450c2c279d9f5254f172d3a6fd7f47b">&#9670;&nbsp;</a></span>SPI_DisableInt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_DisableInt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable interrupt function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32Mask</td><td>The combination of all related interrupt enable bits. Each bit corresponds to a interrupt bit. This parameter decides which interrupts will be disabled. It is combination of:<ul>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7adcc451bbd353a87ae006e65ae5f26d">SPI_UNIT_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga373416a9ff9d78a3a44b196e88530d56">SPI_SSACT_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5bb7e64f2c8c9544b36a141a9f7b2980">SPI_SSINACT_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab16e7ae67314264b9b402c80ead733eb">SPI_SLVUR_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga20656da10a6c589af67a0b2a66285831">SPI_SLVBE_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8b4aa2baca60b86dd14bda0ead23f43e">SPI_SLVTO_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9c4010b8b64f3a6759d4e9d23c274766">SPI_TXUF_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga82b24c06e618b2db86a89832b5f815ac">SPI_FIFO_TXTH_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1b047d6888348d2ee11f82976b35dead">SPI_FIFO_RXTH_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaba5aef0fa99e7498989dba5732b75a1">SPI_FIFO_RXOV_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0781f7afc8e4d9ab2644cd0937d5ee3c">SPI_FIFO_RXTO_INT_MASK</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>Disable SPI related interrupts specified by u32Mask parameter. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00520">520</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="ga55b31f9a751c6e784ad0022bc9155153" name="ga55b31f9a751c6e784ad0022bc9155153"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55b31f9a751c6e784ad0022bc9155153">&#9670;&nbsp;</a></span>SPI_EnableAutoSS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_EnableAutoSS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32SSPinMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32ActiveLevel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the automatic slave selection function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32SSPinMask</td><td>Specifies slave selection pins. (SPI_SS) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32ActiveLevel</td><td>Specifies the active level of slave selection signal. (SPI_SS_ACTIVE_HIGH, SPI_SS_ACTIVE_LOW) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This function will enable the automatic slave selection function. Only available in Master mode. The slave selection pin and the active level will be set in this function. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00249">249</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="ga3d27a219e6d7e2c767775a2ed26fbc4b" name="ga3d27a219e6d7e2c767775a2ed26fbc4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d27a219e6d7e2c767775a2ed26fbc4b">&#9670;&nbsp;</a></span>SPI_EnableInt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_EnableInt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable interrupt function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32Mask</td><td>The combination of all related interrupt enable bits. Each bit corresponds to a interrupt enable bit. This parameter decides which interrupts will be enabled. It is combination of:<ul>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7adcc451bbd353a87ae006e65ae5f26d">SPI_UNIT_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga373416a9ff9d78a3a44b196e88530d56">SPI_SSACT_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5bb7e64f2c8c9544b36a141a9f7b2980">SPI_SSINACT_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab16e7ae67314264b9b402c80ead733eb">SPI_SLVUR_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga20656da10a6c589af67a0b2a66285831">SPI_SLVBE_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8b4aa2baca60b86dd14bda0ead23f43e">SPI_SLVTO_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9c4010b8b64f3a6759d4e9d23c274766">SPI_TXUF_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga82b24c06e618b2db86a89832b5f815ac">SPI_FIFO_TXTH_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1b047d6888348d2ee11f82976b35dead">SPI_FIFO_RXTH_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaba5aef0fa99e7498989dba5732b75a1">SPI_FIFO_RXOV_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0781f7afc8e4d9ab2644cd0937d5ee3c">SPI_FIFO_RXTO_INT_MASK</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>Enable SPI related interrupts specified by u32Mask parameter. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00452">452</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="gae3a43e332cf4de4b416980eeab502d07" name="gae3a43e332cf4de4b416980eeab502d07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3a43e332cf4de4b416980eeab502d07">&#9670;&nbsp;</a></span>SPI_GetBusClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_GetBusClock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the actual frequency of SPI bus clock. Only available in Master mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Actual SPI bus clock frequency in Hz.</dd></dl>
<p>This function will calculate the actual SPI bus clock rate according to the SPInSEL and DIVIDER settings. Only available in Master mode. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00380">380</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gae3a43e332cf4de4b416980eeab502d07_cgraph.png" border="0" usemap="#adc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gae3a43e332cf4de4b416980eeab502d07_cgraph" alt=""/></div>
<map name="adc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gae3a43e332cf4de4b416980eeab502d07_cgraph" id="adc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gae3a43e332cf4de4b416980eeab502d07_cgraph">
<area shape="rect" title="Get the actual frequency of SPI bus clock. Only available in Master mode." alt="" coords="5,31,132,57"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f" title="Get HCLK frequency." alt="" coords="180,5,315,32"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabfada619ed5deb7ea03f1cdd04159ba4" title="Get PLL clock frequency." alt="" coords="579,31,736,57"/>
<area shape="rect" href="../../db/dbe/system___m471_m___r1___s_8c.html#ae0c36a9591fe6e9c45ecb21a794f0f0f" title="Updates the SystemCoreClock with current core Clock retrieved from cpu registers." alt="" coords="363,5,531,32"/>
</map>
</div>

</div>
</div>
<a id="ga1cf61c358cf20523ea2c596fcfad6c2c" name="ga1cf61c358cf20523ea2c596fcfad6c2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cf61c358cf20523ea2c596fcfad6c2c">&#9670;&nbsp;</a></span>SPI_GetIntFlag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_GetIntFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get interrupt flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32Mask</td><td>The combination of all related interrupt sources. Each bit corresponds to a interrupt source. This parameter decides which interrupt flags will be read. It is combination of:<ul>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7adcc451bbd353a87ae006e65ae5f26d">SPI_UNIT_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga373416a9ff9d78a3a44b196e88530d56">SPI_SSACT_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5bb7e64f2c8c9544b36a141a9f7b2980">SPI_SSINACT_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab16e7ae67314264b9b402c80ead733eb">SPI_SLVUR_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga20656da10a6c589af67a0b2a66285831">SPI_SLVBE_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8b4aa2baca60b86dd14bda0ead23f43e">SPI_SLVTO_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9c4010b8b64f3a6759d4e9d23c274766">SPI_TXUF_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga82b24c06e618b2db86a89832b5f815ac">SPI_FIFO_TXTH_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1b047d6888348d2ee11f82976b35dead">SPI_FIFO_RXTH_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaba5aef0fa99e7498989dba5732b75a1">SPI_FIFO_RXOV_INT_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0781f7afc8e4d9ab2644cd0937d5ee3c">SPI_FIFO_RXTO_INT_MASK</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Interrupt flags of selected sources.</dd></dl>
<p>Get SPI related interrupt flags specified by u32Mask parameter. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00588">588</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="gabd4350275013b1125563e4d8c39a5739" name="gabd4350275013b1125563e4d8c39a5739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd4350275013b1125563e4d8c39a5739">&#9670;&nbsp;</a></span>SPI_GetStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_GetStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get SPI status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32Mask</td><td>The combination of all related sources. Each bit corresponds to a source. This parameter decides which flags will be read. It is combination of:<ul>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabb22160df9addadbf101b3314056f6ad">SPI_BUSY_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga16c886804dc69080bceee5f50da1cb5c">SPI_RX_EMPTY_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf69d03dd35050141788ac8034d14f3b1">SPI_RX_FULL_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8ea891bf8449231ee8f69e0ca13a2c44">SPI_TX_EMPTY_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae81c3aa508944049486c219dec8b50d1">SPI_TX_FULL_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9a940aff92ace0c8bef541a57964ef74">SPI_TXRX_RESET_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab2fa100853d116f0304a359c4bf2e43f">SPI_SPIEN_STS_MASK</a></li>
<li><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4e6cdcac6537c01e895e9c5fd475fe71">SPI_SSLINE_STS_MASK</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Flags of selected sources.</dd></dl>
<p>Get SPI related status specified by u32Mask parameter. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00706">706</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="gad923655d26fb14da88c61d4ed0125c44" name="gad923655d26fb14da88c61d4ed0125c44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad923655d26fb14da88c61d4ed0125c44">&#9670;&nbsp;</a></span>SPI_Open()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_Open </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32MasterSlave</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32SPIMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32DataWidth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32BusClock</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function make SPI module be ready to transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32MasterSlave</td><td>Decides the SPI module is operating in master mode or in slave mode. (SPI_SLAVE, SPI_MASTER) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32SPIMode</td><td>Decides the transfer timing. (SPI_MODE_0, SPI_MODE_1, SPI_MODE_2, SPI_MODE_3) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32DataWidth</td><td>Decides the data width of a SPI transaction. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32BusClock</td><td>The expected frequency of SPI bus clock in Hz. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Actual frequency of SPI peripheral clock.</dd></dl>
<p>By default, the SPI transfer sequence is MSB first, the slave selection signal is active low and the automatic slave selection function is disabled. In Slave mode, the u32BusClock shall be NULL and the SPI clock divider setting will be 0. The actual clock rate may be different from the target SPI clock rate. For example, if the SPI source clock rate is 12MHz and the target SPI bus clock rate is 7MHz, the actual SPI clock rate will be 6MHz. </p><dl class="section note"><dt>Note</dt><dd>If u32BusClock = 0, DIVIDER setting will be set to the maximum value. </dd>
<dd>
If u32BusClock &gt;= system clock frequency, SPI peripheral clock source will be set to APB clock and DIVIDER will be set to 0. </dd>
<dd>
If u32BusClock &gt;= SPI peripheral clock source, DIVIDER will be set to 0. </dd>
<dd>
In slave mode, the SPI peripheral clock rate will be equal to APB clock rate. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00041">41</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gad923655d26fb14da88c61d4ed0125c44_cgraph.png" border="0" usemap="#adc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gad923655d26fb14da88c61d4ed0125c44_cgraph" alt=""/></div>
<map name="adc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gad923655d26fb14da88c61d4ed0125c44_cgraph" id="adc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gad923655d26fb14da88c61d4ed0125c44_cgraph">
<area shape="rect" title="This function make SPI module be ready to transfer." alt="" coords="5,31,87,57"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f" title="Get HCLK frequency." alt="" coords="135,5,269,32"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabfada619ed5deb7ea03f1cdd04159ba4" title="Get PLL clock frequency." alt="" coords="533,31,691,57"/>
<area shape="rect" href="../../db/dbe/system___m471_m___r1___s_8c.html#ae0c36a9591fe6e9c45ecb21a794f0f0f" title="Updates the SystemCoreClock with current core Clock retrieved from cpu registers." alt="" coords="317,5,485,32"/>
</map>
</div>

</div>
</div>
<a id="ga7cee248bcbe05dfae8ab8b3bf89e8f13" name="ga7cee248bcbe05dfae8ab8b3bf89e8f13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7cee248bcbe05dfae8ab8b3bf89e8f13">&#9670;&nbsp;</a></span>SPI_SetBusClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_SetBusClock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32BusClock</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the SPI bus clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32BusClock</td><td>The expected frequency of SPI bus clock in Hz. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Actual frequency of SPI bus clock.</dd></dl>
<p>This function is only available in Master mode. The actual clock rate may be different from the target SPI bus clock rate. For example, if the SPI source clock rate is 12MHz and the target SPI bus clock rate is 7MHz, the actual SPI bus clock rate will be 6MHz. </p><dl class="section note"><dt>Note</dt><dd>If u32BusClock = 0, DIVIDER setting will be set to the maximum value. </dd>
<dd>
If u32BusClock &gt;= system clock frequency, SPI peripheral clock source will be set to APB clock and DIVIDER will be set to 0. </dd>
<dd>
If u32BusClock &gt;= SPI peripheral clock source, DIVIDER will be set to 0. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00266">266</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga7cee248bcbe05dfae8ab8b3bf89e8f13_cgraph.png" border="0" usemap="#adc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga7cee248bcbe05dfae8ab8b3bf89e8f13_cgraph" alt=""/></div>
<map name="adc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga7cee248bcbe05dfae8ab8b3bf89e8f13_cgraph" id="adc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga7cee248bcbe05dfae8ab8b3bf89e8f13_cgraph">
<area shape="rect" title="Set the SPI bus clock." alt="" coords="5,31,132,57"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f" title="Get HCLK frequency." alt="" coords="180,5,315,32"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabfada619ed5deb7ea03f1cdd04159ba4" title="Get PLL clock frequency." alt="" coords="579,31,736,57"/>
<area shape="rect" href="../../db/dbe/system___m471_m___r1___s_8c.html#ae0c36a9591fe6e9c45ecb21a794f0f0f" title="Updates the SystemCoreClock with current core Clock retrieved from cpu registers." alt="" coords="363,5,531,32"/>
</map>
</div>

</div>
</div>
<a id="gaa50388ee5b14b42bceda88c2389fc335" name="gaa50388ee5b14b42bceda88c2389fc335"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa50388ee5b14b42bceda88c2389fc335">&#9670;&nbsp;</a></span>SPI_SetFIFO()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_SetFIFO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32TxThreshold</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32RxThreshold</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure FIFO threshold setting. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32TxThreshold</td><td>Decides the TX FIFO threshold. For SPI0, it could be 0 ~ 7. For SPI1, it could be 0 ~ 3. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32RxThreshold</td><td>Decides the RX FIFO threshold. For SPI0, it could be 0 ~ 7. For SPI1, it could be 0 ~ 3. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>Set TX FIFO threshold and RX FIFO threshold configurations. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00367">367</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Feb 15 2023 14:24:20 for M471M/R1/S BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
