{
	"route__net": 1664,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 560,
	"route__wirelength__iter:1": 30244,
	"route__drc_errors__iter:2": 283,
	"route__wirelength__iter:2": 30033,
	"route__drc_errors__iter:3": 339,
	"route__wirelength__iter:3": 29909,
	"route__drc_errors__iter:4": 24,
	"route__wirelength__iter:4": 29972,
	"route__drc_errors__iter:5": 0,
	"route__wirelength__iter:5": 29963,
	"route__drc_errors": 0,
	"route__wirelength": 29963,
	"route__vias": 10367,
	"route__vias__singlecut": 10367,
	"route__vias__multicut": 0,
	"design__io": 103,
	"design__die__area": 33965.4,
	"design__core__area": 27858,
	"design__instance__count": 1991,
	"design__instance__area": 13772,
	"design__instance__count__stdcell": 1991,
	"design__instance__area__stdcell": 13772,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.494363,
	"design__instance__utilization__stdcell": 0.494363,
	"design__instance__count__class:fill_cell": 122,
	"design__instance__count__class:tap_cell": 378,
	"design__instance__count__class:antenna_cell": 1,
	"design__instance__count__class:buffer": 1,
	"design__instance__count__class:clock_buffer": 21,
	"design__instance__count__class:timing_repair_buffer": 375,
	"design__instance__count__class:inverter": 28,
	"design__instance__count__class:clock_inverter": 11,
	"design__instance__count__class:sequential_cell": 154,
	"design__instance__count__class:multi_input_combinational_cell": 1022,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}