// Seed: 2662188107
`define pp_8 0
`define pp_9 0
`resetall `timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input id_8;
  input id_7;
  input id_6;
  output id_5;
  input id_4;
  inout id_3;
  input id_2;
  inout id_1;
  logic id_8 = 1'b0;
  logic id_9;
  assign id_5 = id_4;
  assign id_1 = 1;
endmodule
