Analysis & Synthesis report for ModExp
Sun May 05 22:06:33 2013
Quartus II 32-bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |ModExp|exp_state
 11. State Machine - |ModExp|state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Added for RAM Pass-Through Logic
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|altsyncram_c8c2:altsyncram1
 18. Source assignments for r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|altsyncram_h8c2:altsyncram1
 19. Source assignments for e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|altsyncram_48c2:altsyncram1
 20. Source assignments for t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|altsyncram_j8c2:altsyncram1
 21. Source assignments for nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_nfh1:auto_generated|altsyncram_4ic2:altsyncram1
 22. Source assignments for n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|altsyncram_d8c2:altsyncram1
 23. Source assignments for res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated
 24. Source assignments for altsyncram:m_in_rtl_0|altsyncram_crg1:auto_generated
 25. Source assignments for altsyncram:t_in_rtl_0|altsyncram_crg1:auto_generated
 26. Parameter Settings for User Entity Instance: Top-level Entity: |ModExp
 27. Parameter Settings for User Entity Instance: m_mem:m_mem0|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: r_mem:r_mem0|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: e_mem:e_mem0|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: t_mem:t_mem0|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: n_mem:n_mem0|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: res_mem:res_mem0|altsyncram:altsyncram_component
 34. Parameter Settings for Inferred Entity Instance: altsyncram:m_in_rtl_0
 35. Parameter Settings for Inferred Entity Instance: altsyncram:t_in_rtl_0
 36. Parameter Settings for Inferred Entity Instance: mul_add:mul_add0|lpm_mult:Mult0
 37. altsyncram Parameter Settings by Entity Instance
 38. lpm_mult Parameter Settings by Entity Instance
 39. Port Connectivity Checks: "n_mem:n_mem0"
 40. Port Connectivity Checks: "nprime0_mem:nprime0_mem0"
 41. In-System Memory Content Editor Settings
 42. Elapsed Time Per Partition
 43. Analysis & Synthesis Messages
 44. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun May 05 22:06:32 2013         ;
; Quartus II 32-bit Version          ; 12.1 Build 243 01/31/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; ModExp                                        ;
; Top-level Entity Name              ; ModExp                                        ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 48,719                                        ;
;     Total combinational functions  ; 32,133                                        ;
;     Dedicated logic registers      ; 25,692                                        ;
; Total registers                    ; 25692                                         ;
; Total pins                         ; 34                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 28,704                                        ;
; Embedded Multiplier 9-bit elements ; 8                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C50F484C6       ;                    ;
; Top-level entity name                                                      ; ModExp             ; ModExp             ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; t_mem.v                          ; yes             ; User Verilog HDL File                  ; C:/altera/12.1sp1/ModExp with M4K 2/t_mem.v                             ;         ;
; res_mem.v                        ; yes             ; User Verilog HDL File                  ; C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v                           ;         ;
; r_mem.v                          ; yes             ; User Verilog HDL File                  ; C:/altera/12.1sp1/ModExp with M4K 2/r_mem.v                             ;         ;
; nprime0_mem.v                    ; yes             ; User Verilog HDL File                  ; C:/altera/12.1sp1/ModExp with M4K 2/nprime0_mem.v                       ;         ;
; n_mem.v                          ; yes             ; User Verilog HDL File                  ; C:/altera/12.1sp1/ModExp with M4K 2/n_mem.v                             ;         ;
; mul_add.v                        ; yes             ; User Verilog HDL File                  ; C:/altera/12.1sp1/ModExp with M4K 2/mul_add.v                           ;         ;
; ModExp.v                         ; yes             ; User Verilog HDL File                  ; C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v                            ;         ;
; m_mem.v                          ; yes             ; User Verilog HDL File                  ; C:/altera/12.1sp1/ModExp with M4K 2/m_mem.v                             ;         ;
; e_mem.v                          ; yes             ; User Verilog HDL File                  ; C:/altera/12.1sp1/ModExp with M4K 2/e_mem.v                             ;         ;
; _parameter.v                     ; yes             ; User Verilog HDL File                  ; C:/altera/12.1sp1/ModExp with M4K 2/_parameter.v                        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal121.inc                   ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/aglobal121.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_1gg1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_1gg1.tdf              ;         ;
; db/altsyncram_c8c2.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_c8c2.tdf              ;         ;
; mmem.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/altera/12.1sp1/ModExp with M4K 2/mmem.mif                            ;         ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd   ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd        ;         ;
; db/altsyncram_bgg1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_bgg1.tdf              ;         ;
; db/altsyncram_h8c2.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_h8c2.tdf              ;         ;
; rmem.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/altera/12.1sp1/ModExp with M4K 2/rmem.mif                            ;         ;
; db/altsyncram_hfg1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_hfg1.tdf              ;         ;
; db/altsyncram_48c2.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_48c2.tdf              ;         ;
; emem.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/altera/12.1sp1/ModExp with M4K 2/emem.mif                            ;         ;
; db/altsyncram_fgg1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_fgg1.tdf              ;         ;
; db/altsyncram_j8c2.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_j8c2.tdf              ;         ;
; tmem.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/altera/12.1sp1/ModExp with M4K 2/tmem.mif                            ;         ;
; db/altsyncram_nfh1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_nfh1.tdf              ;         ;
; db/altsyncram_4ic2.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_4ic2.tdf              ;         ;
; nprime0mem.mif                   ; yes             ; Auto-Found Memory Initialization File  ; C:/altera/12.1sp1/ModExp with M4K 2/nprime0mem.mif                      ;         ;
; db/altsyncram_3gg1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_3gg1.tdf              ;         ;
; db/altsyncram_d8c2.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_d8c2.tdf              ;         ;
; nmem.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/altera/12.1sp1/ModExp with M4K 2/nmem.mif                            ;         ;
; db/altsyncram_l5d1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_l5d1.tdf              ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_hub.vhd           ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd      ;         ;
; db/altsyncram_crg1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_crg1.tdf              ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_l8t.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/altera/12.1sp1/ModExp with M4K 2/db/mult_l8t.tdf                     ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 48,719 ;
;                                             ;        ;
; Total combinational functions               ; 32133  ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 22695  ;
;     -- 3 input functions                    ; 8856   ;
;     -- <=2 input functions                  ; 582    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 31645  ;
;     -- arithmetic mode                      ; 488    ;
;                                             ;        ;
; Total registers                             ; 25692  ;
;     -- Dedicated logic registers            ; 25692  ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 34     ;
; Total memory bits                           ; 28704  ;
; Embedded Multiplier 9-bit elements          ; 8      ;
; Maximum fan-out                             ; 25441  ;
; Total fan-out                               ; 192230 ;
; Average fan-out                             ; 3.31   ;
+---------------------------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------+-------------------+---------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                          ; LC Combinationals ; LC Registers  ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                          ; Library Name ;
+---------------------------------------------------------------------+-------------------+---------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ModExp                                                             ; 32133 (31102)     ; 25692 (25185) ; 28704       ; 8            ; 0       ; 4         ; 34   ; 0            ; |ModExp                                                                                                                                                                      ;              ;
;    |altsyncram:m_in_rtl_0|                                          ; 0 (0)             ; 0 (0)         ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|altsyncram:m_in_rtl_0                                                                                                                                                ;              ;
;       |altsyncram_crg1:auto_generated|                              ; 0 (0)             ; 0 (0)         ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|altsyncram:m_in_rtl_0|altsyncram_crg1:auto_generated                                                                                                                 ;              ;
;    |altsyncram:t_in_rtl_0|                                          ; 0 (0)             ; 0 (0)         ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|altsyncram:t_in_rtl_0                                                                                                                                                ;              ;
;       |altsyncram_crg1:auto_generated|                              ; 0 (0)             ; 0 (0)         ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|altsyncram:t_in_rtl_0|altsyncram_crg1:auto_generated                                                                                                                 ;              ;
;    |e_mem:e_mem0|                                                   ; 88 (0)            ; 60 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|e_mem:e_mem0                                                                                                                                                         ;              ;
;       |altsyncram:altsyncram_component|                             ; 88 (0)            ; 60 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|e_mem:e_mem0|altsyncram:altsyncram_component                                                                                                                         ;              ;
;          |altsyncram_hfg1:auto_generated|                           ; 88 (0)            ; 60 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated                                                                                          ;              ;
;             |altsyncram_48c2:altsyncram1|                           ; 0 (0)             ; 0 (0)         ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|altsyncram_48c2:altsyncram1                                                              ;              ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 88 (68)           ; 60 (51)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                ;              ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 20 (20)           ; 9 (9)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr             ;              ;
;    |m_mem:m_mem0|                                                   ; 88 (0)            ; 60 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|m_mem:m_mem0                                                                                                                                                         ;              ;
;       |altsyncram:altsyncram_component|                             ; 88 (0)            ; 60 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|m_mem:m_mem0|altsyncram:altsyncram_component                                                                                                                         ;              ;
;          |altsyncram_1gg1:auto_generated|                           ; 88 (0)            ; 60 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated                                                                                          ;              ;
;             |altsyncram_c8c2:altsyncram1|                           ; 0 (0)             ; 0 (0)         ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|altsyncram_c8c2:altsyncram1                                                              ;              ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 88 (68)           ; 60 (51)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                ;              ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 20 (20)           ; 9 (9)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr             ;              ;
;    |mul_add:mul_add0|                                               ; 207 (128)         ; 0 (0)         ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |ModExp|mul_add:mul_add0                                                                                                                                                     ;              ;
;       |lpm_mult:Mult0|                                              ; 79 (0)            ; 0 (0)         ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |ModExp|mul_add:mul_add0|lpm_mult:Mult0                                                                                                                                      ;              ;
;          |mult_l8t:auto_generated|                                  ; 79 (79)           ; 0 (0)         ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |ModExp|mul_add:mul_add0|lpm_mult:Mult0|mult_l8t:auto_generated                                                                                                              ;              ;
;    |n_mem:n_mem0|                                                   ; 87 (0)            ; 60 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|n_mem:n_mem0                                                                                                                                                         ;              ;
;       |altsyncram:altsyncram_component|                             ; 87 (0)            ; 60 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|n_mem:n_mem0|altsyncram:altsyncram_component                                                                                                                         ;              ;
;          |altsyncram_3gg1:auto_generated|                           ; 87 (0)            ; 60 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated                                                                                          ;              ;
;             |altsyncram_d8c2:altsyncram1|                           ; 0 (0)             ; 0 (0)         ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|altsyncram_d8c2:altsyncram1                                                              ;              ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 87 (68)           ; 60 (51)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                ;              ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 19 (19)           ; 9 (9)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr             ;              ;
;    |nprime0_mem:nprime0_mem0|                                       ; 86 (0)            ; 51 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|nprime0_mem:nprime0_mem0                                                                                                                                             ;              ;
;       |altsyncram:altsyncram_component|                             ; 86 (0)            ; 51 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component                                                                                                             ;              ;
;          |altsyncram_nfh1:auto_generated|                           ; 86 (0)            ; 51 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_nfh1:auto_generated                                                                              ;              ;
;             |altsyncram_4ic2:altsyncram1|                           ; 0 (0)             ; 0 (0)         ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_nfh1:auto_generated|altsyncram_4ic2:altsyncram1                                                  ;              ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 86 (62)           ; 51 (42)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_nfh1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ;              ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 24 (24)           ; 9 (9)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_nfh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ;              ;
;    |r_mem:r_mem0|                                                   ; 87 (0)            ; 60 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|r_mem:r_mem0                                                                                                                                                         ;              ;
;       |altsyncram:altsyncram_component|                             ; 87 (0)            ; 60 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|r_mem:r_mem0|altsyncram:altsyncram_component                                                                                                                         ;              ;
;          |altsyncram_bgg1:auto_generated|                           ; 87 (0)            ; 60 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated                                                                                          ;              ;
;             |altsyncram_h8c2:altsyncram1|                           ; 0 (0)             ; 0 (0)         ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|altsyncram_h8c2:altsyncram1                                                              ;              ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 87 (68)           ; 60 (51)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                ;              ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 19 (19)           ; 9 (9)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr             ;              ;
;    |sld_hub:auto_hub|                                               ; 301 (1)           ; 156 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|sld_hub:auto_hub                                                                                                                                                     ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                ; 300 (255)         ; 156 (127)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                        ;              ;
;          |sld_rom_sr:hub_info_reg|                                  ; 28 (28)           ; 10 (10)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                ; 17 (17)           ; 19 (19)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                              ;              ;
;    |t_mem:t_mem0|                                                   ; 87 (0)            ; 60 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|t_mem:t_mem0                                                                                                                                                         ;              ;
;       |altsyncram:altsyncram_component|                             ; 87 (0)            ; 60 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|t_mem:t_mem0|altsyncram:altsyncram_component                                                                                                                         ;              ;
;          |altsyncram_fgg1:auto_generated|                           ; 87 (0)            ; 60 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated                                                                                          ;              ;
;             |altsyncram_j8c2:altsyncram1|                           ; 0 (0)             ; 0 (0)         ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|altsyncram_j8c2:altsyncram1                                                              ;              ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 87 (68)           ; 60 (51)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                ;              ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 19 (19)           ; 9 (9)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ModExp|t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr             ;              ;
+---------------------------------------------------------------------+-------------------+---------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------+
; Name                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF            ;
+--------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------+
; altsyncram:m_in_rtl_0|altsyncram_crg1:auto_generated|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; None           ;
; altsyncram:t_in_rtl_0|altsyncram_crg1:auto_generated|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; None           ;
; e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|altsyncram_48c2:altsyncram1|ALTSYNCRAM             ; M4K  ; True Dual Port   ; 128          ; 32           ; 128          ; 32           ; 4096 ; eMem.mif       ;
; m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|altsyncram_c8c2:altsyncram1|ALTSYNCRAM             ; M4K  ; True Dual Port   ; 128          ; 32           ; 128          ; 32           ; 4096 ; mMem.mif       ;
; n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|altsyncram_d8c2:altsyncram1|ALTSYNCRAM             ; M4K  ; True Dual Port   ; 128          ; 32           ; 128          ; 32           ; 4096 ; nMem.mif       ;
; nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_nfh1:auto_generated|altsyncram_4ic2:altsyncram1|ALTSYNCRAM ; M4K  ; True Dual Port   ; 1            ; 32           ; 1            ; 32           ; 32   ; nprime0Mem.mif ;
; r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|altsyncram_h8c2:altsyncram1|ALTSYNCRAM             ; M4K  ; True Dual Port   ; 128          ; 32           ; 128          ; 32           ; 4096 ; rMem.mif       ;
; t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|altsyncram_j8c2:altsyncram1|ALTSYNCRAM             ; M4K  ; True Dual Port   ; 128          ; 32           ; 128          ; 32           ; 4096 ; tMem.mif       ;
+--------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ModExp|exp_state                                                                                                               ;
+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+----------------+
; Name           ; exp_state.ES0 ; exp_state.ES6 ; exp_state.ES5 ; exp_state.ES4 ; exp_state.ES3 ; exp_state.ES2 ; exp_state.ES1 ; exp_state.ES00 ;
+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+----------------+
; exp_state.ES00 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ;
; exp_state.ES1  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1              ;
; exp_state.ES2  ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 1              ;
; exp_state.ES3  ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 1              ;
; exp_state.ES4  ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 1              ;
; exp_state.ES5  ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 1              ;
; exp_state.ES6  ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1              ;
; exp_state.ES0  ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1              ;
+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |ModExp|state                                                                    ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; Name     ; state.S7 ; state.S6 ; state.S5 ; state.S4 ; state.S3 ; state.S2 ; state.S1 ; state.S0 ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; state.S0 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.S1 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.S2 ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.S3 ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.S4 ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.S5 ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S6 ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S7 ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; res_buf[0..31]                         ; Lost fanout                            ;
; k[1..9,11..31]                         ; Merged with k[10]                      ;
; t_in~0                                 ; Merged with m_in~0                     ;
; m_in_rtl_0_bypass[14]                  ; Merged with i[6]                       ;
; m_in_rtl_0_bypass[12]                  ; Merged with i[5]                       ;
; m_in_rtl_0_bypass[10]                  ; Merged with i[4]                       ;
; m_in_rtl_0_bypass[8]                   ; Merged with i[3]                       ;
; m_in_rtl_0_bypass[6]                   ; Merged with i[2]                       ;
; m_in_rtl_0_bypass[4]                   ; Merged with i[1]                       ;
; m_in_rtl_0_bypass[2]                   ; Merged with i[0]                       ;
; t_in_rtl_0_bypass[14]                  ; Merged with j[6]                       ;
; t_in_rtl_0_bypass[12]                  ; Merged with j[5]                       ;
; t_in_rtl_0_bypass[10]                  ; Merged with j[4]                       ;
; t_in_rtl_0_bypass[8]                   ; Merged with j[3]                       ;
; t_in_rtl_0_bypass[6]                   ; Merged with j[2]                       ;
; t_in_rtl_0_bypass[4]                   ; Merged with j[1]                       ;
; t_in_rtl_0_bypass[2]                   ; Merged with j[0]                       ;
; t_in_rtl_0_bypass[0]                   ; Merged with m_in_rtl_0_bypass[0]       ;
; t_in_rtl_0_bypass[1]                   ; Merged with m_in_rtl_0_bypass[1]       ;
; t_in_rtl_0_bypass[3]                   ; Merged with m_in_rtl_0_bypass[3]       ;
; t_in_rtl_0_bypass[5]                   ; Merged with m_in_rtl_0_bypass[5]       ;
; t_in_rtl_0_bypass[7]                   ; Merged with m_in_rtl_0_bypass[7]       ;
; t_in_rtl_0_bypass[9]                   ; Merged with m_in_rtl_0_bypass[9]       ;
; t_in_rtl_0_bypass[11]                  ; Merged with m_in_rtl_0_bypass[11]      ;
; t_in_rtl_0_bypass[13]                  ; Merged with m_in_rtl_0_bypass[13]      ;
; exp_state~12                           ; Lost fanout                            ;
; exp_state~13                           ; Lost fanout                            ;
; exp_state~14                           ; Lost fanout                            ;
; state~12                               ; Lost fanout                            ;
; state~13                               ; Lost fanout                            ;
; state~14                               ; Lost fanout                            ;
; k[10]                                  ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 92 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 25692 ;
; Number of registers using Synchronous Clear  ; 98    ;
; Number of registers using Synchronous Load   ; 72    ;
; Number of registers using Asynchronous Clear ; 418   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 17289 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                           ;
+------------------------------------------------------------------------------+---------+
; Inverted Register                                                            ; Fan out ;
+------------------------------------------------------------------------------+---------+
; k_e2[4]                                                                      ; 512     ;
; k_e1[3]                                                                      ; 8       ;
; k_e1[2]                                                                      ; 8       ;
; k_e1[1]                                                                      ; 8       ;
; k_e1[0]                                                                      ; 8       ;
; k_e2[2]                                                                      ; 431     ;
; k_e1[6]                                                                      ; 8       ;
; k_e1[5]                                                                      ; 8       ;
; k_e1[4]                                                                      ; 8       ;
; k_e2[3]                                                                      ; 537     ;
; k_e2[1]                                                                      ; 5       ;
; k_e2[0]                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 15                                      ;         ;
+------------------------------------------------------------------------------+---------+


+--------------------------------------------+
; Registers Added for RAM Pass-Through Logic ;
+-----------------------+--------------------+
; Register Name         ; RAM Name           ;
+-----------------------+--------------------+
; m_in_rtl_0_bypass[0]  ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[1]  ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[2]  ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[3]  ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[4]  ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[5]  ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[6]  ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[7]  ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[8]  ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[9]  ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[10] ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[11] ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[12] ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[13] ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[14] ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[15] ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[16] ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[17] ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[18] ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[19] ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[20] ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[21] ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[22] ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[23] ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[24] ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[25] ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[26] ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[27] ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[28] ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[29] ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[30] ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[31] ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[32] ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[33] ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[34] ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[35] ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[36] ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[37] ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[38] ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[39] ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[40] ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[41] ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[42] ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[43] ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[44] ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[45] ; m_in_rtl_0         ;
; m_in_rtl_0_bypass[46] ; m_in_rtl_0         ;
; t_in_rtl_0_bypass[0]  ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[1]  ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[2]  ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[3]  ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[4]  ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[5]  ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[6]  ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[7]  ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[8]  ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[9]  ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[10] ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[11] ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[12] ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[13] ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[14] ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[15] ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[16] ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[17] ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[18] ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[19] ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[20] ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[21] ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[22] ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[23] ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[24] ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[25] ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[26] ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[27] ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[28] ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[29] ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[30] ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[31] ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[32] ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[33] ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[34] ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[35] ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[36] ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[37] ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[38] ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[39] ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[40] ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[41] ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[42] ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[43] ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[44] ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[45] ; t_in_rtl_0         ;
; t_in_rtl_0_bypass[46] ; t_in_rtl_0         ;
+-----------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ModExp|m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ModExp|m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ModExp|r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ModExp|r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ModExp|e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ModExp|e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ModExp|t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ModExp|t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ModExp|nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_nfh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ModExp|nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_nfh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ModExp|n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ModExp|n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ModExp|m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ModExp|r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ModExp|e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ModExp|t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ModExp|n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ModExp|r_in[0][16]                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ModExp|m[0]                                                                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ModExp|z[0]                                                                                                                                                                                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ModExp|m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ModExp|r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ModExp|e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ModExp|t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ModExp|nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_nfh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ModExp|n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]             ;
; 6:1                ; 7 bits    ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |ModExp|addr_buf[5]                                                                                                                                                                          ;
; 5:1                ; 4096 bits ; 12288 LEs     ; 4096 LEs             ; 8192 LEs               ; Yes        ; |ModExp|c_bar[63][1]                                                                                                                                                                         ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ModExp|m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                  ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ModExp|r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                  ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ModExp|e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                  ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ModExp|t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                  ;
; 24:1               ; 4 bits    ; 64 LEs        ; 52 LEs               ; 12 LEs                 ; Yes        ; |ModExp|nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_nfh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ModExp|n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                  ;
; 9:1                ; 25 bits   ; 150 LEs       ; 25 LEs               ; 125 LEs                ; Yes        ; |ModExp|j[21]                                                                                                                                                                                ;
; 8:1                ; 25 bits   ; 125 LEs       ; 0 LEs                ; 125 LEs                ; Yes        ; |ModExp|k_e1[17]                                                                                                                                                                             ;
; 8:1                ; 27 bits   ; 135 LEs       ; 27 LEs               ; 108 LEs                ; Yes        ; |ModExp|k_e2[29]                                                                                                                                                                             ;
; 10:1               ; 25 bits   ; 150 LEs       ; 50 LEs               ; 100 LEs                ; Yes        ; |ModExp|i[18]                                                                                                                                                                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |ModExp|last_c0[6]                                                                                                                                                                           ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[126][25]                                                                                                                                                                           ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[125][12]                                                                                                                                                                           ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[124][17]                                                                                                                                                                           ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[123][31]                                                                                                                                                                           ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[122][0]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[121][18]                                                                                                                                                                           ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[120][12]                                                                                                                                                                           ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[119][31]                                                                                                                                                                           ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[118][7]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[117][19]                                                                                                                                                                           ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[116][8]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[115][22]                                                                                                                                                                           ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[114][15]                                                                                                                                                                           ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[113][22]                                                                                                                                                                           ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[112][13]                                                                                                                                                                           ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[111][8]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[110][9]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[109][17]                                                                                                                                                                           ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[108][0]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[107][23]                                                                                                                                                                           ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[106][8]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[105][5]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[104][21]                                                                                                                                                                           ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[103][4]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[102][19]                                                                                                                                                                           ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[101][16]                                                                                                                                                                           ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[100][3]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[99][25]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[98][27]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[97][3]                                                                                                                                                                             ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[96][15]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[95][30]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[94][16]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[93][7]                                                                                                                                                                             ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[92][19]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[91][8]                                                                                                                                                                             ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[90][24]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[89][21]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[88][25]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[87][8]                                                                                                                                                                             ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[86][27]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[85][5]                                                                                                                                                                             ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[84][21]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[83][12]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[82][5]                                                                                                                                                                             ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[81][24]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[80][19]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[79][16]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[78][4]                                                                                                                                                                             ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[77][20]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[76][11]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[75][6]                                                                                                                                                                             ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[74][0]                                                                                                                                                                             ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[73][22]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[72][16]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[71][29]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[70][19]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[69][28]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[68][28]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[67][6]                                                                                                                                                                             ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[66][12]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[65][19]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[64][30]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[63][10]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[62][6]                                                                                                                                                                             ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[61][6]                                                                                                                                                                             ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[60][11]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[59][17]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[58][4]                                                                                                                                                                             ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[57][3]                                                                                                                                                                             ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[56][16]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[55][15]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[54][10]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[53][11]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[52][31]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[51][27]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[50][23]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[49][23]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[48][0]                                                                                                                                                                             ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[47][2]                                                                                                                                                                             ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[46][26]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[45][8]                                                                                                                                                                             ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[44][27]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[43][5]                                                                                                                                                                             ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[42][28]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[41][24]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[40][2]                                                                                                                                                                             ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[39][0]                                                                                                                                                                             ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[38][11]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[37][23]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[36][5]                                                                                                                                                                             ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[35][1]                                                                                                                                                                             ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[34][8]                                                                                                                                                                             ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[33][7]                                                                                                                                                                             ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[32][28]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[31][18]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[30][18]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[29][16]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[28][25]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[27][1]                                                                                                                                                                             ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[26][25]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[25][10]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[24][0]                                                                                                                                                                             ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[23][25]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[22][28]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[21][13]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[20][22]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[19][21]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[18][26]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[17][20]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[16][16]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[15][28]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[14][16]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[13][21]                                                                                                                                                                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[12][2]                                                                                                                                                                             ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[11][2]                                                                                                                                                                             ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[10][8]                                                                                                                                                                             ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[9][26]                                                                                                                                                                             ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[8][1]                                                                                                                                                                              ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[7][9]                                                                                                                                                                              ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[6][28]                                                                                                                                                                             ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[5][11]                                                                                                                                                                             ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[4][13]                                                                                                                                                                             ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[3][17]                                                                                                                                                                             ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[2][22]                                                                                                                                                                             ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[1][24]                                                                                                                                                                             ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[0][0]                                                                                                                                                                              ;
; 14:1               ; 32 bits   ; 288 LEs       ; 32 LEs               ; 256 LEs                ; Yes        ; |ModExp|v[127][9]                                                                                                                                                                            ;
; 14:1               ; 32 bits   ; 288 LEs       ; 64 LEs               ; 224 LEs                ; Yes        ; |ModExp|v[129][29]                                                                                                                                                                           ;
; 14:1               ; 32 bits   ; 288 LEs       ; 32 LEs               ; 256 LEs                ; Yes        ; |ModExp|v[128][1]                                                                                                                                                                            ;
; 141:1              ; 32 bits   ; 3008 LEs      ; 2784 LEs             ; 224 LEs                ; Yes        ; |ModExp|z0[0]                                                                                                                                                                                ;
; 8:1                ; 7 bits    ; 35 LEs        ; 0 LEs                ; 35 LEs                 ; Yes        ; |ModExp|k_e1[0]                                                                                                                                                                              ;
; 8:1                ; 5 bits    ; 25 LEs        ; 5 LEs                ; 20 LEs                 ; Yes        ; |ModExp|k_e2[3]                                                                                                                                                                              ;
; 16:1               ; 31 bits   ; 310 LEs       ; 124 LEs              ; 186 LEs                ; Yes        ; |ModExp|x0[3]                                                                                                                                                                                ;
; 272:1              ; 32 bits   ; 5792 LEs      ; 5600 LEs             ; 192 LEs                ; Yes        ; |ModExp|y0[30]                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ModExp|i                                                                                                                                                                                    ;
; 128:1              ; 32 bits   ; 2720 LEs      ; 2720 LEs             ; 0 LEs                  ; No         ; |ModExp|Mux109                                                                                                                                                                               ;
; 9:1                ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; No         ; |ModExp|Selector13543                                                                                                                                                                        ;
; 10:1               ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; No         ; |ModExp|Selector9181                                                                                                                                                                         ;
; 15:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; No         ; |ModExp|Selector13548                                                                                                                                                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 12 LEs               ; 20 LEs                 ; No         ; |ModExp|Selector9191                                                                                                                                                                         ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |ModExp|Selector9186                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|altsyncram_c8c2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|altsyncram_h8c2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|altsyncram_48c2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|altsyncram_j8c2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_nfh1:auto_generated|altsyncram_4ic2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|altsyncram_d8c2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for altsyncram:m_in_rtl_0|altsyncram_crg1:auto_generated ;
+---------------------------------+--------------------+------+---------------+
; Assignment                      ; Value              ; From ; To            ;
+---------------------------------+--------------------+------+---------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -             ;
+---------------------------------+--------------------+------+---------------+


+-----------------------------------------------------------------------------+
; Source assignments for altsyncram:t_in_rtl_0|altsyncram_crg1:auto_generated ;
+---------------------------------+--------------------+------+---------------+
; Assignment                      ; Value              ; From ; To            ;
+---------------------------------+--------------------+------+---------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -             ;
+---------------------------------+--------------------+------+---------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ModExp ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0     ; Signed Integer                                ;
; S1             ; 1     ; Signed Integer                                ;
; S2             ; 2     ; Signed Integer                                ;
; S3             ; 3     ; Signed Integer                                ;
; S4             ; 4     ; Signed Integer                                ;
; S5             ; 5     ; Signed Integer                                ;
; S6             ; 6     ; Signed Integer                                ;
; S7             ; 7     ; Signed Integer                                ;
; ES00           ; 7     ; Signed Integer                                ;
; ES0            ; 0     ; Signed Integer                                ;
; ES1            ; 1     ; Signed Integer                                ;
; ES2            ; 2     ; Signed Integer                                ;
; ES3            ; 3     ; Signed Integer                                ;
; ES4            ; 4     ; Signed Integer                                ;
; ES5            ; 5     ; Signed Integer                                ;
; ES6            ; 6     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m_mem:m_mem0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; mMem.mif             ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 128                  ; Signed Integer                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_1gg1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: r_mem:r_mem0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; rMem.mif             ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 128                  ; Signed Integer                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_bgg1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: e_mem:e_mem0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; eMem.mif             ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 128                  ; Signed Integer                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_hfg1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t_mem:t_mem0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; tMem.mif             ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 128                  ; Signed Integer                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_fgg1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 1                    ; Signed Integer                            ;
; NUMWORDS_A                         ; 1                    ; Signed Integer                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; nprime0Mem.mif       ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 32                   ; Signed Integer                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_nfh1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: n_mem:n_mem0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; nMem.mif             ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 128                  ; Signed Integer                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_3gg1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: res_mem:res_mem0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                    ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                    ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Untyped                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 128                  ; Signed Integer                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_l5d1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:m_in_rtl_0     ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 32                   ; Untyped        ;
; WIDTHAD_A                          ; 7                    ; Untyped        ;
; NUMWORDS_A                         ; 128                  ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 32                   ; Untyped        ;
; WIDTHAD_B                          ; 7                    ; Untyped        ;
; NUMWORDS_B                         ; 128                  ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_crg1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:t_in_rtl_0     ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 32                   ; Untyped        ;
; WIDTHAD_A                          ; 7                    ; Untyped        ;
; NUMWORDS_A                         ; 128                  ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 32                   ; Untyped        ;
; WIDTHAD_B                          ; 7                    ; Untyped        ;
; NUMWORDS_B                         ; 128                  ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_crg1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mul_add:mul_add0|lpm_mult:Mult0  ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32         ; Untyped             ;
; LPM_WIDTHB                                     ; 32         ; Untyped             ;
; LPM_WIDTHP                                     ; 64         ; Untyped             ;
; LPM_WIDTHR                                     ; 64         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_l8t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                     ;
+-------------------------------------------+----------------------------------------------------------+
; Name                                      ; Value                                                    ;
+-------------------------------------------+----------------------------------------------------------+
; Number of entity instances                ; 9                                                        ;
; Entity Instance                           ; m_mem:m_mem0|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                              ;
;     -- WIDTH_A                            ; 32                                                       ;
;     -- NUMWORDS_A                         ; 128                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                   ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; r_mem:r_mem0|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                              ;
;     -- WIDTH_A                            ; 32                                                       ;
;     -- NUMWORDS_A                         ; 128                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                   ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; e_mem:e_mem0|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                              ;
;     -- WIDTH_A                            ; 32                                                       ;
;     -- NUMWORDS_A                         ; 128                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                   ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; t_mem:t_mem0|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                              ;
;     -- WIDTH_A                            ; 32                                                       ;
;     -- NUMWORDS_A                         ; 128                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                   ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                              ;
;     -- WIDTH_A                            ; 32                                                       ;
;     -- NUMWORDS_A                         ; 1                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                   ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; n_mem:n_mem0|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                              ;
;     -- WIDTH_A                            ; 32                                                       ;
;     -- NUMWORDS_A                         ; 128                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                   ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; res_mem:res_mem0|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                              ;
;     -- WIDTH_A                            ; 32                                                       ;
;     -- NUMWORDS_A                         ; 128                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                   ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; altsyncram:m_in_rtl_0                                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                ;
;     -- WIDTH_A                            ; 32                                                       ;
;     -- NUMWORDS_A                         ; 128                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 32                                                       ;
;     -- NUMWORDS_B                         ; 128                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                 ;
; Entity Instance                           ; altsyncram:t_in_rtl_0                                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                ;
;     -- WIDTH_A                            ; 32                                                       ;
;     -- NUMWORDS_A                         ; 128                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 32                                                       ;
;     -- NUMWORDS_B                         ; 128                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                 ;
+-------------------------------------------+----------------------------------------------------------+


+-------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                          ;
+---------------------------------------+---------------------------------+
; Name                                  ; Value                           ;
+---------------------------------------+---------------------------------+
; Number of entity instances            ; 1                               ;
; Entity Instance                       ; mul_add:mul_add0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                              ;
;     -- LPM_WIDTHB                     ; 32                              ;
;     -- LPM_WIDTHP                     ; 64                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                              ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
+---------------------------------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "n_mem:n_mem0"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nprime0_mem:nprime0_mem0"                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (7 bits) is wider than the input port (1 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                            ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                      ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------+
; 0              ; m           ; 32    ; 128   ; Read/Write ; m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated             ;
; 1              ; r           ; 32    ; 128   ; Read/Write ; r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated             ;
; 2              ; e           ; 32    ; 128   ; Read/Write ; e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated             ;
; 3              ; t           ; 32    ; 128   ; Read/Write ; t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated             ;
; 4              ; npri        ; 32    ; 1     ; Read/Write ; nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_nfh1:auto_generated ;
; 5              ; n           ; 32    ; 128   ; Read/Write ; n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated             ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:52     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun May 05 22:03:04 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ModExp -c ModExp
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file t_mem.v
    Info (12023): Found entity 1: t_mem
Info (12021): Found 1 design units, including 1 entities, in source file res_mem.v
    Info (12023): Found entity 1: res_mem
Info (12021): Found 1 design units, including 1 entities, in source file r_mem.v
    Info (12023): Found entity 1: r_mem
Info (12021): Found 1 design units, including 1 entities, in source file nprime0_mem.v
    Info (12023): Found entity 1: nprime0_mem
Info (12021): Found 1 design units, including 1 entities, in source file n_mem.v
    Info (12023): Found entity 1: n_mem
Info (12021): Found 1 design units, including 1 entities, in source file mul_add.v
    Info (12023): Found entity 1: mul_add
Info (12021): Found 1 design units, including 1 entities, in source file modexp_tb.v
    Info (12023): Found entity 1: ModExp_tb
Info (12021): Found 1 design units, including 1 entities, in source file modexp.v
    Info (12023): Found entity 1: ModExp
Info (12021): Found 1 design units, including 1 entities, in source file m_mem.v
    Info (12023): Found entity 1: m_mem
Info (12021): Found 1 design units, including 1 entities, in source file e_mem.v
    Info (12023): Found entity 1: e_mem
Info (12021): Found 0 design units, including 0 entities, in source file _parameter.v
Info (12127): Elaborating entity "ModExp" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at ModExp.v(101): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at ModExp.v(844): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "mul_add" for hierarchy "mul_add:mul_add0"
Info (12128): Elaborating entity "m_mem" for hierarchy "m_mem:m_mem0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "m_mem:m_mem0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "m_mem:m_mem0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "m_mem:m_mem0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=m"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "128"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "init_file" = "mMem.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1gg1.tdf
    Info (12023): Found entity 1: altsyncram_1gg1
Info (12128): Elaborating entity "altsyncram_1gg1" for hierarchy "m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c8c2.tdf
    Info (12023): Found entity 1: altsyncram_c8c2
Info (12128): Elaborating entity "altsyncram_c8c2" for hierarchy "m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|altsyncram_c8c2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1828716544"
    Info (12134): Parameter "NUMWORDS" = "128"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "7"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "r_mem" for hierarchy "r_mem:r_mem0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "r_mem:r_mem0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "r_mem:r_mem0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "r_mem:r_mem0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=r"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "128"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "init_file" = "rMem.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bgg1.tdf
    Info (12023): Found entity 1: altsyncram_bgg1
Info (12128): Elaborating entity "altsyncram_bgg1" for hierarchy "r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h8c2.tdf
    Info (12023): Found entity 1: altsyncram_h8c2
Info (12128): Elaborating entity "altsyncram_h8c2" for hierarchy "r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|altsyncram_h8c2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1912602624"
    Info (12134): Parameter "NUMWORDS" = "128"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "7"
Info (12128): Elaborating entity "e_mem" for hierarchy "e_mem:e_mem0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "e_mem:e_mem0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "e_mem:e_mem0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "e_mem:e_mem0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=e"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "128"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "init_file" = "eMem.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hfg1.tdf
    Info (12023): Found entity 1: altsyncram_hfg1
Info (12128): Elaborating entity "altsyncram_hfg1" for hierarchy "e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_48c2.tdf
    Info (12023): Found entity 1: altsyncram_48c2
Info (12128): Elaborating entity "altsyncram_48c2" for hierarchy "e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|altsyncram_48c2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1694498816"
    Info (12134): Parameter "NUMWORDS" = "128"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "7"
Info (12128): Elaborating entity "t_mem" for hierarchy "t_mem:t_mem0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "t_mem:t_mem0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "t_mem:t_mem0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "t_mem:t_mem0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=t"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "128"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "init_file" = "tMem.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fgg1.tdf
    Info (12023): Found entity 1: altsyncram_fgg1
Info (12128): Elaborating entity "altsyncram_fgg1" for hierarchy "t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j8c2.tdf
    Info (12023): Found entity 1: altsyncram_j8c2
Info (12128): Elaborating entity "altsyncram_j8c2" for hierarchy "t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|altsyncram_j8c2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1946157056"
    Info (12134): Parameter "NUMWORDS" = "128"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "7"
Info (12128): Elaborating entity "nprime0_mem" for hierarchy "nprime0_mem:nprime0_mem0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=nprime0"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "32"
    Info (12134): Parameter "numwords_a" = "1"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "1"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "init_file" = "nprime0Mem.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nfh1.tdf
    Info (12023): Found entity 1: altsyncram_nfh1
Info (12128): Elaborating entity "altsyncram_nfh1" for hierarchy "nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_nfh1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ic2.tdf
    Info (12023): Found entity 1: altsyncram_4ic2
Info (12128): Elaborating entity "altsyncram_4ic2" for hierarchy "nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_nfh1:auto_generated|altsyncram_4ic2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_nfh1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_nfh1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_nfh1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1852863081"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "n_mem" for hierarchy "n_mem:n_mem0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "n_mem:n_mem0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "n_mem:n_mem0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "n_mem:n_mem0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=n"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "128"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "init_file" = "nMem.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3gg1.tdf
    Info (12023): Found entity 1: altsyncram_3gg1
Info (12128): Elaborating entity "altsyncram_3gg1" for hierarchy "n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d8c2.tdf
    Info (12023): Found entity 1: altsyncram_d8c2
Info (12128): Elaborating entity "altsyncram_d8c2" for hierarchy "n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|altsyncram_d8c2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1845493760"
    Info (12134): Parameter "NUMWORDS" = "128"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "7"
Info (12128): Elaborating entity "res_mem" for hierarchy "res_mem:res_mem0"
Warning (10036): Verilog HDL or VHDL warning at res_mem.v(14): object "q" assigned a value but never read
Info (12128): Elaborating entity "altsyncram" for hierarchy "res_mem:res_mem0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "res_mem:res_mem0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "res_mem:res_mem0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "EENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=res"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "128"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l5d1.tdf
    Info (12023): Found entity 1: altsyncram_l5d1
Info (12128): Elaborating entity "altsyncram_l5d1" for hierarchy "res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|q_a[31]"
Warning (276020): Inferred RAM node "m_in_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "t_in_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "e_in" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "n_in" is uninferred due to asynchronous read logic
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "m_in_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "t_in_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mul_add:mul_add0|Mult0"
Info (12130): Elaborated megafunction instantiation "altsyncram:m_in_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:m_in_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_crg1.tdf
    Info (12023): Found entity 1: altsyncram_crg1
Info (12130): Elaborated megafunction instantiation "mul_add:mul_add0|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "mul_add:mul_add0|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf
    Info (12023): Found entity 1: mult_l8t
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 222 buffer(s)
    Info (13019): Ignored 222 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (17049): 38 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/altera/12.1sp1/ModExp with M4K 2/output_files/ModExp.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 49177 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 48874 logic cells
    Info (21064): Implemented 256 RAM segments
    Info (21062): Implemented 8 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 523 megabytes
    Info: Processing ended: Sun May 05 22:06:33 2013
    Info: Elapsed time: 00:03:29
    Info: Total CPU time (on all processors): 00:03:18


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/altera/12.1sp1/ModExp with M4K 2/output_files/ModExp.map.smsg.


