vendor_name = ModelSim
source_file = 1, D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/UpDownCounter_8bit.v
source_file = 1, D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/Waveform.vwf
source_file = 1, D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/Waveform1.vwf
source_file = 1, D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/Waveform2.vwf
source_file = 1, D:/University/Subjects/ECE 135/electronics-master/electronics-master/verilog/updown/raw/Waveform.vwf
source_file = 1, D:/University/Subjects/ECE 135/electronics-master/electronics-master/verilog/updown/raw/Waveform1.vwf
source_file = 1, D:/University/Subjects/ECE 135/electronics-master/electronics-master/verilog/updown/raw/Waveform2.vwf
source_file = 1, D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/Waveform3.vwf
source_file = 1, D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/Waveform4.vwf
source_file = 1, D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/Waveform5.vwf
source_file = 1, D:/University/Subjects/ECE 135/electronics-master/electronics-master/verilog/updown/raw/Waveform3.vwf
source_file = 1, D:/University/Subjects/ECE 135/electronics-master/electronics-master/verilog/updown/raw/Waveform4.vwf
source_file = 1, D:/University/Subjects/ECE 135/electronics-master/electronics-master/verilog/updown/raw/Waveform5.vwf
source_file = 1, D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/Waveform6.vwf
source_file = 1, D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/Waveform7.vwf
source_file = 1, D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/Waveform8.vwf
source_file = 1, D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/Waveform9.vwf
source_file = 1, D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/Waveform10.vwf
source_file = 1, D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/Waveform11.vwf
source_file = 1, D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/Waveform12.vwf
source_file = 1, D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/Waveform13.vwf
source_file = 1, D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/Waveform14.vwf
source_file = 1, D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/Waveform15.vwf
source_file = 1, D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/Waveform16.vwf
source_file = 1, D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/Waveform17.vwf
source_file = 1, D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/Waveform18.vwf
source_file = 1, D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/Waveform19.vwf
source_file = 1, D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/Waveform20.vwf
source_file = 1, D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/Waveform21.vwf
source_file = 1, D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/Waveform22.vwf
source_file = 1, D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/Waveform23.vwf
source_file = 1, D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/Waveform24.vwf
source_file = 1, D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/Waveform25.vwf
source_file = 1, D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/Waveform26.vwf
source_file = 1, D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/db/UpDownCounter_8bit.cbx.xml
design_name = UpDownCounter_8bit
instance = comp, \clk~I , clk, UpDownCounter_8bit, 1
instance = comp, \clk~clkctrl , clk~clkctrl, UpDownCounter_8bit, 1
instance = comp, \count[0]~5 , count[0]~5, UpDownCounter_8bit, 1
instance = comp, \reset~I , reset, UpDownCounter_8bit, 1
instance = comp, \enable~I , enable, UpDownCounter_8bit, 1
instance = comp, \count[0]~7 , count[0]~7, UpDownCounter_8bit, 1
instance = comp, \count[0]~reg0 , count[0]~reg0, UpDownCounter_8bit, 1
instance = comp, \count[1]~8 , count[1]~8, UpDownCounter_8bit, 1
instance = comp, \count[1]~reg0 , count[1]~reg0, UpDownCounter_8bit, 1
instance = comp, \count[2]~10 , count[2]~10, UpDownCounter_8bit, 1
instance = comp, \count[3]~12 , count[3]~12, UpDownCounter_8bit, 1
instance = comp, \count[3]~reg0 , count[3]~reg0, UpDownCounter_8bit, 1
instance = comp, \count_state~0 , count_state~0, UpDownCounter_8bit, 1
instance = comp, \count_state~1 , count_state~1, UpDownCounter_8bit, 1
instance = comp, \count[2]~reg0 , count[2]~reg0, UpDownCounter_8bit, 1
instance = comp, \count[4]~14 , count[4]~14, UpDownCounter_8bit, 1
instance = comp, \count[4]~reg0 , count[4]~reg0, UpDownCounter_8bit, 1
instance = comp, \count[0]~I , count[0], UpDownCounter_8bit, 1
instance = comp, \count[1]~I , count[1], UpDownCounter_8bit, 1
instance = comp, \count[2]~I , count[2], UpDownCounter_8bit, 1
instance = comp, \count[3]~I , count[3], UpDownCounter_8bit, 1
instance = comp, \count[4]~I , count[4], UpDownCounter_8bit, 1
