{
  "module_name": "clk-rk3568.c",
  "hash_id": "109cf4cede87f61e7968a8fbdf56342d26462b21ebe72b4818a8953d742875a0",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/rockchip/clk-rk3568.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/of_address.h>\n#include <linux/platform_device.h>\n#include <linux/syscore_ops.h>\n#include <dt-bindings/clock/rk3568-cru.h>\n#include \"clk.h\"\n\n#define RK3568_GRF_SOC_STATUS0\t0x580\n\nenum rk3568_pmu_plls {\n\tppll, hpll,\n};\n\nenum rk3568_plls {\n\tapll, dpll, gpll, cpll, npll, vpll,\n};\n\nstatic struct rockchip_pll_rate_table rk3568_pll_rates[] = {\n\t \n\tRK3036_PLL_RATE(2208000000, 1, 92, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(2184000000, 1, 91, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(2160000000, 1, 90, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(2088000000, 1, 87, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(2064000000, 1, 86, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(2040000000, 1, 85, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(2016000000, 1, 84, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1992000000, 1, 83, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1920000000, 1, 80, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1896000000, 1, 79, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1800000000, 1, 75, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1704000000, 1, 71, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1608000000, 1, 67, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1600000000, 3, 200, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1584000000, 1, 132, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(1560000000, 1, 130, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(1536000000, 1, 128, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(1512000000, 1, 126, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(1488000000, 1, 124, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(1464000000, 1, 122, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(1440000000, 1, 120, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(1416000000, 1, 118, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(1400000000, 3, 350, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(1392000000, 1, 116, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(1368000000, 1, 114, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(1344000000, 1, 112, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(1320000000, 1, 110, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(1296000000, 1, 108, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(1272000000, 1, 106, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(1248000000, 1, 104, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(1200000000, 1, 100, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(1188000000, 1, 99, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(1104000000, 1, 92, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(1100000000, 3, 275, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(1008000000, 1, 84, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(1000000000, 3, 250, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(912000000, 1, 76, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(816000000, 1, 68, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(800000000, 3, 200, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(700000000, 3, 350, 4, 1, 1, 0),\n\tRK3036_PLL_RATE(696000000, 1, 116, 4, 1, 1, 0),\n\tRK3036_PLL_RATE(600000000, 1, 100, 4, 1, 1, 0),\n\tRK3036_PLL_RATE(594000000, 1, 99, 4, 1, 1, 0),\n\tRK3036_PLL_RATE(500000000, 1, 125, 6, 1, 1, 0),\n\tRK3036_PLL_RATE(408000000, 1, 68, 2, 2, 1, 0),\n\tRK3036_PLL_RATE(312000000, 1, 78, 6, 1, 1, 0),\n\tRK3036_PLL_RATE(297000000, 2, 99, 4, 1, 1, 0),\n\tRK3036_PLL_RATE(292500000, 1, 195, 4, 4, 1, 0),\n\tRK3036_PLL_RATE(241500000, 2, 161, 4, 2, 1, 0),\n\tRK3036_PLL_RATE(216000000, 1, 72, 4, 2, 1, 0),\n\tRK3036_PLL_RATE(200000000, 1, 100, 3, 4, 1, 0),\n\tRK3036_PLL_RATE(148500000, 1, 99, 4, 4, 1, 0),\n\tRK3036_PLL_RATE(135000000, 2, 45, 4, 1, 1, 0),\n\tRK3036_PLL_RATE(119000000, 3, 119, 4, 2, 1, 0),\n\tRK3036_PLL_RATE(108000000, 2, 45, 5, 1, 1, 0),\n\tRK3036_PLL_RATE(101000000, 1, 101, 6, 4, 1, 0),\n\tRK3036_PLL_RATE(100000000, 1, 150, 6, 6, 1, 0),\n\tRK3036_PLL_RATE(96000000, 1, 96, 6, 4, 1, 0),\n\tRK3036_PLL_RATE(78750000, 4, 315, 6, 4, 1, 0),\n\tRK3036_PLL_RATE(74250000, 2, 99, 4, 4, 1, 0),\n\t{   },\n};\n\n#define RK3568_DIV_ATCLK_CORE_MASK\t0x1f\n#define RK3568_DIV_ATCLK_CORE_SHIFT\t0\n#define RK3568_DIV_GICCLK_CORE_MASK\t0x1f\n#define RK3568_DIV_GICCLK_CORE_SHIFT\t8\n#define RK3568_DIV_PCLK_CORE_MASK\t0x1f\n#define RK3568_DIV_PCLK_CORE_SHIFT\t0\n#define RK3568_DIV_PERIPHCLK_CORE_MASK\t0x1f\n#define RK3568_DIV_PERIPHCLK_CORE_SHIFT\t8\n#define RK3568_DIV_ACLK_CORE_MASK\t0x1f\n#define RK3568_DIV_ACLK_CORE_SHIFT\t8\n\n#define RK3568_DIV_SCLK_CORE_MASK\t0xf\n#define RK3568_DIV_SCLK_CORE_SHIFT\t0\n#define RK3568_MUX_SCLK_CORE_MASK\t0x3\n#define RK3568_MUX_SCLK_CORE_SHIFT\t8\n#define RK3568_MUX_SCLK_CORE_NPLL_MASK\t0x1\n#define RK3568_MUX_SCLK_CORE_NPLL_SHIFT\t15\n#define RK3568_MUX_CLK_CORE_APLL_MASK\t0x1\n#define RK3568_MUX_CLK_CORE_APLL_SHIFT\t7\n#define RK3568_MUX_CLK_PVTPLL_MASK\t0x1\n#define RK3568_MUX_CLK_PVTPLL_SHIFT\t15\n\n#define RK3568_CLKSEL1(_sclk_core)\t\t\t\t\t\\\n{\t\t\t\t\t\t\t\t\\\n\t.reg = RK3568_CLKSEL_CON(2),\t\t\t\t\\\n\t.val = HIWORD_UPDATE(_sclk_core, RK3568_MUX_SCLK_CORE_NPLL_MASK, \\\n\t\t\tRK3568_MUX_SCLK_CORE_NPLL_SHIFT) |\t\t\\\n\t       HIWORD_UPDATE(_sclk_core, RK3568_MUX_SCLK_CORE_MASK, \\\n\t\t\tRK3568_MUX_SCLK_CORE_SHIFT) |\t\t\\\n\t\tHIWORD_UPDATE(1, RK3568_DIV_SCLK_CORE_MASK, \\\n\t\t\tRK3568_DIV_SCLK_CORE_SHIFT),\t\t\\\n}\n\n#define RK3568_CLKSEL2(_aclk_core)\t\t\t\t\t\\\n{\t\t\t\t\t\t\t\t\\\n\t.reg = RK3568_CLKSEL_CON(5),\t\t\t\t\\\n\t.val = HIWORD_UPDATE(_aclk_core, RK3568_DIV_ACLK_CORE_MASK, \\\n\t\t\tRK3568_DIV_ACLK_CORE_SHIFT),\t\t\\\n}\n\n#define RK3568_CLKSEL3(_atclk_core, _gic_core)\t\\\n{\t\t\t\t\t\t\t\t\\\n\t.reg = RK3568_CLKSEL_CON(3),\t\t\t\t\\\n\t.val = HIWORD_UPDATE(_atclk_core, RK3568_DIV_ATCLK_CORE_MASK, \\\n\t\t\tRK3568_DIV_ATCLK_CORE_SHIFT) |\t\t\\\n\t       HIWORD_UPDATE(_gic_core, RK3568_DIV_GICCLK_CORE_MASK, \\\n\t\t\tRK3568_DIV_GICCLK_CORE_SHIFT),\t\t\\\n}\n\n#define RK3568_CLKSEL4(_pclk_core, _periph_core)\t\\\n{\t\t\t\t\t\t\t\t\\\n\t.reg = RK3568_CLKSEL_CON(4),\t\t\t\t\\\n\t.val = HIWORD_UPDATE(_pclk_core, RK3568_DIV_PCLK_CORE_MASK, \\\n\t\t\tRK3568_DIV_PCLK_CORE_SHIFT) |\t\t\\\n\t       HIWORD_UPDATE(_periph_core, RK3568_DIV_PERIPHCLK_CORE_MASK, \\\n\t\t\tRK3568_DIV_PERIPHCLK_CORE_SHIFT),\t\t\\\n}\n\n#define RK3568_CPUCLK_RATE(_prate, _sclk, _acore, _atcore, _gicclk, _pclk, _periph) \\\n{\t\t\t\t\t\t\t\t\\\n\t.prate = _prate##U,\t\t\t\t\t\\\n\t.divs = {\t\t\t\t\t\t\\\n\t\tRK3568_CLKSEL1(_sclk),\t\t\t\t\\\n\t\tRK3568_CLKSEL2(_acore),\t\t\t\t\\\n\t\tRK3568_CLKSEL3(_atcore, _gicclk),\t\t\\\n\t\tRK3568_CLKSEL4(_pclk, _periph),\t\t\t\\\n\t},\t\t\t\t\t\t\t\\\n}\n\nstatic struct rockchip_cpuclk_rate_table rk3568_cpuclk_rates[] __initdata = {\n\tRK3568_CPUCLK_RATE(1800000000, 0, 1, 7, 7, 7, 7),\n\tRK3568_CPUCLK_RATE(1704000000, 0, 1, 7, 7, 7, 7),\n\tRK3568_CPUCLK_RATE(1608000000, 0, 1, 5, 5, 5, 5),\n\tRK3568_CPUCLK_RATE(1584000000, 0, 1, 5, 5, 5, 5),\n\tRK3568_CPUCLK_RATE(1560000000, 0, 1, 5, 5, 5, 5),\n\tRK3568_CPUCLK_RATE(1536000000, 0, 1, 5, 5, 5, 5),\n\tRK3568_CPUCLK_RATE(1512000000, 0, 1, 5, 5, 5, 5),\n\tRK3568_CPUCLK_RATE(1488000000, 0, 1, 5, 5, 5, 5),\n\tRK3568_CPUCLK_RATE(1464000000, 0, 1, 5, 5, 5, 5),\n\tRK3568_CPUCLK_RATE(1440000000, 0, 1, 5, 5, 5, 5),\n\tRK3568_CPUCLK_RATE(1416000000, 0, 1, 5, 5, 5, 5),\n\tRK3568_CPUCLK_RATE(1392000000, 0, 1, 5, 5, 5, 5),\n\tRK3568_CPUCLK_RATE(1368000000, 0, 1, 5, 5, 5, 5),\n\tRK3568_CPUCLK_RATE(1344000000, 0, 1, 5, 5, 5, 5),\n\tRK3568_CPUCLK_RATE(1320000000, 0, 1, 5, 5, 5, 5),\n\tRK3568_CPUCLK_RATE(1296000000, 0, 1, 5, 5, 5, 5),\n\tRK3568_CPUCLK_RATE(1272000000, 0, 1, 5, 5, 5, 5),\n\tRK3568_CPUCLK_RATE(1248000000, 0, 1, 5, 5, 5, 5),\n\tRK3568_CPUCLK_RATE(1224000000, 0, 1, 5, 5, 5, 5),\n\tRK3568_CPUCLK_RATE(1200000000, 0, 1, 3, 3, 3, 3),\n\tRK3568_CPUCLK_RATE(1104000000, 0, 1, 3, 3, 3, 3),\n\tRK3568_CPUCLK_RATE(1008000000, 0, 1, 3, 3, 3, 3),\n\tRK3568_CPUCLK_RATE(912000000, 0, 1, 3, 3, 3, 3),\n\tRK3568_CPUCLK_RATE(816000000, 0, 1, 3, 3, 3, 3),\n\tRK3568_CPUCLK_RATE(696000000, 0, 1, 3, 3, 3, 3),\n\tRK3568_CPUCLK_RATE(600000000, 0, 1, 3, 3, 3, 3),\n\tRK3568_CPUCLK_RATE(408000000, 0, 1, 3, 3, 3, 3),\n\tRK3568_CPUCLK_RATE(312000000, 0, 1, 3, 3, 3, 3),\n\tRK3568_CPUCLK_RATE(216000000, 0, 1, 3, 3, 3, 3),\n\tRK3568_CPUCLK_RATE(96000000, 0, 1, 3, 3, 3, 3),\n};\n\nstatic const struct rockchip_cpuclk_reg_data rk3568_cpuclk_data = {\n\t.core_reg[0] = RK3568_CLKSEL_CON(0),\n\t.div_core_shift[0] = 0,\n\t.div_core_mask[0] = 0x1f,\n\t.core_reg[1] = RK3568_CLKSEL_CON(0),\n\t.div_core_shift[1] = 8,\n\t.div_core_mask[1] = 0x1f,\n\t.core_reg[2] = RK3568_CLKSEL_CON(1),\n\t.div_core_shift[2] = 0,\n\t.div_core_mask[2] = 0x1f,\n\t.core_reg[3] = RK3568_CLKSEL_CON(1),\n\t.div_core_shift[3] = 8,\n\t.div_core_mask[3] = 0x1f,\n\t.num_cores = 4,\n\t.mux_core_alt = 1,\n\t.mux_core_main = 0,\n\t.mux_core_shift = 6,\n\t.mux_core_mask = 0x1,\n};\n\nPNAME(mux_pll_p)\t\t\t= { \"xin24m\" };\nPNAME(mux_usb480m_p)\t\t\t= { \"xin24m\", \"usb480m_phy\", \"clk_rtc_32k\" };\nPNAME(mux_armclk_p)\t\t\t= { \"apll\", \"gpll\" };\nPNAME(clk_i2s0_8ch_tx_p)\t\t= { \"clk_i2s0_8ch_tx_src\", \"clk_i2s0_8ch_tx_frac\", \"i2s0_mclkin\", \"xin_osc0_half\" };\nPNAME(clk_i2s0_8ch_rx_p)\t\t= { \"clk_i2s0_8ch_rx_src\", \"clk_i2s0_8ch_rx_frac\", \"i2s0_mclkin\", \"xin_osc0_half\" };\nPNAME(clk_i2s1_8ch_tx_p)\t\t= { \"clk_i2s1_8ch_tx_src\", \"clk_i2s1_8ch_tx_frac\", \"i2s1_mclkin\", \"xin_osc0_half\" };\nPNAME(clk_i2s1_8ch_rx_p)\t\t= { \"clk_i2s1_8ch_rx_src\", \"clk_i2s1_8ch_rx_frac\", \"i2s1_mclkin\", \"xin_osc0_half\" };\nPNAME(clk_i2s2_2ch_p)\t\t\t= { \"clk_i2s2_2ch_src\", \"clk_i2s2_2ch_frac\", \"i2s2_mclkin\", \"xin_osc0_half \"};\nPNAME(clk_i2s3_2ch_tx_p)\t\t= { \"clk_i2s3_2ch_tx_src\", \"clk_i2s3_2ch_tx_frac\", \"i2s3_mclkin\", \"xin_osc0_half\" };\nPNAME(clk_i2s3_2ch_rx_p)\t\t= { \"clk_i2s3_2ch_rx_src\", \"clk_i2s3_2ch_rx_frac\", \"i2s3_mclkin\", \"xin_osc0_half\" };\nPNAME(mclk_spdif_8ch_p)\t\t\t= { \"mclk_spdif_8ch_src\", \"mclk_spdif_8ch_frac\" };\nPNAME(sclk_audpwm_p)\t\t\t= { \"sclk_audpwm_src\", \"sclk_audpwm_frac\" };\nPNAME(sclk_uart1_p)\t\t\t= { \"clk_uart1_src\", \"clk_uart1_frac\", \"xin24m\" };\nPNAME(sclk_uart2_p)\t\t\t= { \"clk_uart2_src\", \"clk_uart2_frac\", \"xin24m\" };\nPNAME(sclk_uart3_p)\t\t\t= { \"clk_uart3_src\", \"clk_uart3_frac\", \"xin24m\" };\nPNAME(sclk_uart4_p)\t\t\t= { \"clk_uart4_src\", \"clk_uart4_frac\", \"xin24m\" };\nPNAME(sclk_uart5_p)\t\t\t= { \"clk_uart5_src\", \"clk_uart5_frac\", \"xin24m\" };\nPNAME(sclk_uart6_p)\t\t\t= { \"clk_uart6_src\", \"clk_uart6_frac\", \"xin24m\" };\nPNAME(sclk_uart7_p)\t\t\t= { \"clk_uart7_src\", \"clk_uart7_frac\", \"xin24m\" };\nPNAME(sclk_uart8_p)\t\t\t= { \"clk_uart8_src\", \"clk_uart8_frac\", \"xin24m\" };\nPNAME(sclk_uart9_p)\t\t\t= { \"clk_uart9_src\", \"clk_uart9_frac\", \"xin24m\" };\nPNAME(sclk_uart0_p)\t\t\t= { \"sclk_uart0_div\", \"sclk_uart0_frac\", \"xin24m\" };\nPNAME(clk_rtc32k_pmu_p)\t\t\t= { \"clk_32k_pvtm\", \"xin32k\", \"clk_rtc32k_frac\" };\nPNAME(mpll_gpll_cpll_npll_p)\t\t= { \"mpll\", \"gpll\", \"cpll\", \"npll\" };\nPNAME(gpll_cpll_npll_p)\t\t\t= { \"gpll\", \"cpll\", \"npll\" };\nPNAME(npll_gpll_p)\t\t\t= { \"npll\", \"gpll\" };\nPNAME(cpll_gpll_p)\t\t\t= { \"cpll\", \"gpll\" };\nPNAME(gpll_cpll_p)\t\t\t= { \"gpll\", \"cpll\" };\nPNAME(gpll_cpll_npll_vpll_p)\t\t= { \"gpll\", \"cpll\", \"npll\", \"vpll\" };\nPNAME(apll_gpll_npll_p)\t\t\t= { \"apll\", \"gpll\", \"npll\" };\nPNAME(sclk_core_pre_p)\t\t\t= { \"sclk_core_src\", \"npll\" };\nPNAME(gpll150_gpll100_gpll75_xin24m_p)\t= { \"gpll_150m\", \"gpll_100m\", \"gpll_75m\", \"xin24m\" };\nPNAME(clk_gpu_pre_mux_p)\t\t= { \"clk_gpu_src\", \"gpu_pvtpll_out\" };\nPNAME(clk_npu_pre_ndft_p)\t\t= { \"clk_npu_src\", \"dummy\"};\nPNAME(clk_npu_p)\t\t\t= { \"clk_npu_pre_ndft\", \"npu_pvtpll_out\" };\nPNAME(dpll_gpll_cpll_p)\t\t\t= { \"dpll\", \"gpll\", \"cpll\" };\nPNAME(clk_ddr1x_p)\t\t\t= { \"clk_ddrphy1x_src\", \"dpll\" };\nPNAME(gpll200_gpll150_gpll100_xin24m_p)\t= { \"gpll_200m\", \"gpll_150m\", \"gpll_100m\", \"xin24m\" };\nPNAME(gpll100_gpll75_gpll50_p)\t\t= { \"gpll_100m\", \"gpll_75m\", \"cpll_50m\" };\nPNAME(i2s0_mclkout_tx_p)\t\t= { \"clk_i2s0_8ch_tx\", \"xin_osc0_half\" };\nPNAME(i2s0_mclkout_rx_p)\t\t= { \"clk_i2s0_8ch_rx\", \"xin_osc0_half\" };\nPNAME(i2s1_mclkout_tx_p)\t\t= { \"clk_i2s1_8ch_tx\", \"xin_osc0_half\" };\nPNAME(i2s1_mclkout_rx_p)\t\t= { \"clk_i2s1_8ch_rx\", \"xin_osc0_half\" };\nPNAME(i2s2_mclkout_p)\t\t\t= { \"clk_i2s2_2ch\", \"xin_osc0_half\" };\nPNAME(i2s3_mclkout_tx_p)\t\t= { \"clk_i2s3_2ch_tx\", \"xin_osc0_half\" };\nPNAME(i2s3_mclkout_rx_p)\t\t= { \"clk_i2s3_2ch_rx\", \"xin_osc0_half\" };\nPNAME(mclk_pdm_p)\t\t\t= { \"gpll_300m\", \"cpll_250m\", \"gpll_200m\", \"gpll_100m\" };\nPNAME(clk_i2c_p)\t\t\t= { \"gpll_200m\", \"gpll_100m\", \"xin24m\", \"cpll_100m\" };\nPNAME(gpll200_gpll150_gpll100_p)\t= { \"gpll_200m\", \"gpll_150m\", \"gpll_100m\" };\nPNAME(gpll300_gpll200_gpll100_p)\t= { \"gpll_300m\", \"gpll_200m\", \"gpll_100m\" };\nPNAME(clk_nandc_p)\t\t\t= { \"gpll_200m\", \"gpll_150m\", \"cpll_100m\", \"xin24m\" };\nPNAME(sclk_sfc_p)\t\t\t= { \"xin24m\", \"cpll_50m\", \"gpll_75m\", \"gpll_100m\", \"cpll_125m\", \"gpll_150m\" };\nPNAME(gpll200_gpll150_cpll125_p)\t= { \"gpll_200m\", \"gpll_150m\", \"cpll_125m\" };\nPNAME(cclk_emmc_p)\t\t\t= { \"xin24m\", \"gpll_200m\", \"gpll_150m\", \"cpll_100m\", \"cpll_50m\", \"clk_osc0_div_375k\" };\nPNAME(aclk_pipe_p)\t\t\t= { \"gpll_400m\", \"gpll_300m\", \"gpll_200m\", \"xin24m\" };\nPNAME(gpll200_cpll125_p)\t\t= { \"gpll_200m\", \"cpll_125m\" };\nPNAME(gpll300_gpll200_gpll100_xin24m_p)\t= { \"gpll_300m\", \"gpll_200m\", \"gpll_100m\", \"xin24m\" };\nPNAME(clk_sdmmc_p)\t\t\t= { \"xin24m\", \"gpll_400m\", \"gpll_300m\", \"cpll_100m\", \"cpll_50m\", \"clk_osc0_div_750k\" };\nPNAME(cpll125_cpll50_cpll25_xin24m_p)\t= { \"cpll_125m\", \"cpll_50m\", \"cpll_25m\", \"xin24m\" };\nPNAME(clk_gmac_ptp_p)\t\t\t= { \"cpll_62p5\", \"gpll_100m\", \"cpll_50m\", \"xin24m\" };\nPNAME(cpll333_gpll300_gpll200_p)\t= { \"cpll_333m\", \"gpll_300m\", \"gpll_200m\" };\nPNAME(cpll_gpll_hpll_p)\t\t\t= { \"cpll\", \"gpll\", \"hpll\" };\nPNAME(gpll_usb480m_xin24m_p)\t\t= { \"gpll\", \"usb480m\", \"xin24m\", \"xin24m\" };\nPNAME(gpll300_cpll250_gpll100_xin24m_p)\t= { \"gpll_300m\", \"cpll_250m\", \"gpll_100m\", \"xin24m\" };\nPNAME(cpll_gpll_hpll_vpll_p)\t\t= { \"cpll\", \"gpll\", \"hpll\", \"vpll\" };\nPNAME(hpll_vpll_gpll_cpll_p)\t\t= { \"hpll\", \"vpll\", \"gpll\", \"cpll\" };\nPNAME(gpll400_cpll333_gpll200_p)\t= { \"gpll_400m\", \"cpll_333m\", \"gpll_200m\" };\nPNAME(gpll100_gpll75_cpll50_xin24m_p)\t= { \"gpll_100m\", \"gpll_75m\", \"cpll_50m\", \"xin24m\" };\nPNAME(xin24m_gpll100_cpll100_p)\t\t= { \"xin24m\", \"gpll_100m\", \"cpll_100m\" };\nPNAME(gpll_cpll_usb480m_p)\t\t= { \"gpll\", \"cpll\", \"usb480m\" };\nPNAME(gpll100_xin24m_cpll100_p)\t\t= { \"gpll_100m\", \"xin24m\", \"cpll_100m\" };\nPNAME(gpll200_xin24m_cpll100_p)\t\t= { \"gpll_200m\", \"xin24m\", \"cpll_100m\" };\nPNAME(xin24m_32k_p)\t\t\t= { \"xin24m\", \"clk_rtc_32k\" };\nPNAME(cpll500_gpll400_gpll300_xin24m_p)\t= { \"cpll_500m\", \"gpll_400m\", \"gpll_300m\", \"xin24m\" };\nPNAME(gpll400_gpll300_gpll200_xin24m_p)\t= { \"gpll_400m\", \"gpll_300m\", \"gpll_200m\", \"xin24m\" };\nPNAME(xin24m_cpll100_p)\t\t\t= { \"xin24m\", \"cpll_100m\" };\nPNAME(ppll_usb480m_cpll_gpll_p)\t\t= { \"ppll\", \"usb480m\", \"cpll\", \"gpll\"};\nPNAME(clk_usbphy0_ref_p)\t\t= { \"clk_ref24m\", \"xin_osc0_usbphy0_g\" };\nPNAME(clk_usbphy1_ref_p)\t\t= { \"clk_ref24m\", \"xin_osc0_usbphy1_g\" };\nPNAME(clk_mipidsiphy0_ref_p)\t\t= { \"clk_ref24m\", \"xin_osc0_mipidsiphy0_g\" };\nPNAME(clk_mipidsiphy1_ref_p)\t\t= { \"clk_ref24m\", \"xin_osc0_mipidsiphy1_g\" };\nPNAME(clk_wifi_p)\t\t\t= { \"clk_wifi_osc0\", \"clk_wifi_div\" };\nPNAME(clk_pciephy0_ref_p)\t\t= { \"clk_pciephy0_osc0\", \"clk_pciephy0_div\" };\nPNAME(clk_pciephy1_ref_p)\t\t= { \"clk_pciephy1_osc0\", \"clk_pciephy1_div\" };\nPNAME(clk_pciephy2_ref_p)\t\t= { \"clk_pciephy2_osc0\", \"clk_pciephy2_div\" };\nPNAME(mux_gmac0_p)\t\t\t= { \"clk_mac0_2top\", \"gmac0_clkin\" };\nPNAME(mux_gmac0_rgmii_speed_p)\t\t= { \"clk_gmac0\", \"clk_gmac0\", \"clk_gmac0_tx_div50\", \"clk_gmac0_tx_div5\" };\nPNAME(mux_gmac0_rmii_speed_p)\t\t= { \"clk_gmac0_rx_div20\", \"clk_gmac0_rx_div2\" };\nPNAME(mux_gmac0_rx_tx_p)\t\t= { \"clk_gmac0_rgmii_speed\", \"clk_gmac0_rmii_speed\", \"clk_gmac0_xpcs_mii\" };\nPNAME(mux_gmac1_p)\t\t\t= { \"clk_mac1_2top\", \"gmac1_clkin\" };\nPNAME(mux_gmac1_rgmii_speed_p)\t\t= { \"clk_gmac1\", \"clk_gmac1\", \"clk_gmac1_tx_div50\", \"clk_gmac1_tx_div5\" };\nPNAME(mux_gmac1_rmii_speed_p)\t\t= { \"clk_gmac1_rx_div20\", \"clk_gmac1_rx_div2\" };\nPNAME(mux_gmac1_rx_tx_p)\t\t= { \"clk_gmac1_rgmii_speed\", \"clk_gmac1_rmii_speed\", \"clk_gmac1_xpcs_mii\" };\nPNAME(clk_hdmi_ref_p)\t\t\t= { \"hpll\", \"hpll_ph0\" };\nPNAME(clk_pdpmu_p)\t\t\t= { \"ppll\", \"gpll\" };\nPNAME(clk_mac_2top_p)\t\t\t= { \"cpll_125m\", \"cpll_50m\", \"cpll_25m\", \"ppll\" };\nPNAME(clk_pwm0_p)\t\t\t= { \"xin24m\", \"clk_pdpmu\" };\nPNAME(aclk_rkvdec_pre_p)\t\t= { \"gpll\", \"cpll\" };\nPNAME(clk_rkvdec_core_p)\t\t= { \"gpll\", \"cpll\", \"dummy_npll\", \"dummy_vpll\" };\n\nstatic struct rockchip_pll_clock rk3568_pmu_pll_clks[] __initdata = {\n\t[ppll] = PLL(pll_rk3328, PLL_PPLL, \"ppll\",  mux_pll_p,\n\t\t     0, RK3568_PMU_PLL_CON(0),\n\t\t     RK3568_PMU_MODE_CON0, 0, 4, 0, rk3568_pll_rates),\n\t[hpll] = PLL(pll_rk3328, PLL_HPLL, \"hpll\",  mux_pll_p,\n\t\t     0, RK3568_PMU_PLL_CON(16),\n\t\t     RK3568_PMU_MODE_CON0, 2, 7, 0, rk3568_pll_rates),\n};\n\nstatic struct rockchip_pll_clock rk3568_pll_clks[] __initdata = {\n\t[apll] = PLL(pll_rk3328, PLL_APLL, \"apll\", mux_pll_p,\n\t\t     0, RK3568_PLL_CON(0),\n\t\t     RK3568_MODE_CON0, 0, 0, 0, rk3568_pll_rates),\n\t[dpll] = PLL(pll_rk3328, PLL_DPLL, \"dpll\", mux_pll_p,\n\t\t     0, RK3568_PLL_CON(8),\n\t\t     RK3568_MODE_CON0, 2, 1, 0, NULL),\n\t[cpll] = PLL(pll_rk3328, PLL_CPLL, \"cpll\", mux_pll_p,\n\t\t     0, RK3568_PLL_CON(24),\n\t\t     RK3568_MODE_CON0, 4, 2, 0, rk3568_pll_rates),\n\t[gpll] = PLL(pll_rk3328, PLL_GPLL, \"gpll\", mux_pll_p,\n\t\t     0, RK3568_PLL_CON(16),\n\t\t     RK3568_MODE_CON0, 6, 3, 0, rk3568_pll_rates),\n\t[npll] = PLL(pll_rk3328, PLL_NPLL, \"npll\", mux_pll_p,\n\t\t     0, RK3568_PLL_CON(32),\n\t\t     RK3568_MODE_CON0, 10, 5, 0, rk3568_pll_rates),\n\t[vpll] = PLL(pll_rk3328, PLL_VPLL, \"vpll\", mux_pll_p,\n\t\t     0, RK3568_PLL_CON(40),\n\t\t     RK3568_MODE_CON0, 12, 6, 0, rk3568_pll_rates),\n};\n\n#define MFLAGS CLK_MUX_HIWORD_MASK\n#define DFLAGS CLK_DIVIDER_HIWORD_MASK\n#define GFLAGS (CLK_GATE_HIWORD_MASK | CLK_GATE_SET_TO_DISABLE)\n\nstatic struct rockchip_clk_branch rk3568_i2s0_8ch_tx_fracmux __initdata =\n\tMUX(CLK_I2S0_8CH_TX, \"clk_i2s0_8ch_tx\", clk_i2s0_8ch_tx_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(11), 10, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3568_i2s0_8ch_rx_fracmux __initdata =\n\tMUX(CLK_I2S0_8CH_RX, \"clk_i2s0_8ch_rx\", clk_i2s0_8ch_rx_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(13), 10, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3568_i2s1_8ch_tx_fracmux __initdata =\n\tMUX(CLK_I2S1_8CH_TX, \"clk_i2s1_8ch_tx\", clk_i2s1_8ch_tx_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(15), 10, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3568_i2s1_8ch_rx_fracmux __initdata =\n\tMUX(CLK_I2S1_8CH_RX, \"clk_i2s1_8ch_rx\", clk_i2s1_8ch_rx_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(17), 10, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3568_i2s2_2ch_fracmux __initdata =\n\tMUX(CLK_I2S2_2CH, \"clk_i2s2_2ch\", clk_i2s2_2ch_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(19), 10, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3568_i2s3_2ch_tx_fracmux __initdata =\n\tMUX(CLK_I2S3_2CH_TX, \"clk_i2s3_2ch_tx\", clk_i2s3_2ch_tx_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(21), 10, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3568_i2s3_2ch_rx_fracmux __initdata =\n\tMUX(CLK_I2S3_2CH_RX, \"clk_i2s3_2ch_rx\", clk_i2s3_2ch_rx_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(83), 10, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3568_spdif_8ch_fracmux __initdata =\n\tMUX(MCLK_SPDIF_8CH, \"mclk_spdif_8ch\", mclk_spdif_8ch_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(23), 15, 1, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3568_audpwm_fracmux __initdata =\n\tMUX(SCLK_AUDPWM, \"sclk_audpwm\", sclk_audpwm_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(25), 15, 1, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3568_uart1_fracmux __initdata =\n\tMUX(0, \"sclk_uart1_mux\", sclk_uart1_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(52), 12, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3568_uart2_fracmux __initdata =\n\tMUX(0, \"sclk_uart2_mux\", sclk_uart2_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(54), 12, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3568_uart3_fracmux __initdata =\n\tMUX(0, \"sclk_uart3_mux\", sclk_uart3_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(56), 12, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3568_uart4_fracmux __initdata =\n\tMUX(0, \"sclk_uart4_mux\", sclk_uart4_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(58), 12, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3568_uart5_fracmux __initdata =\n\tMUX(0, \"sclk_uart5_mux\", sclk_uart5_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(60), 12, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3568_uart6_fracmux __initdata =\n\tMUX(0, \"sclk_uart6_mux\", sclk_uart6_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(62), 12, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3568_uart7_fracmux __initdata =\n\tMUX(0, \"sclk_uart7_mux\", sclk_uart7_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(64), 12, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3568_uart8_fracmux __initdata =\n\tMUX(0, \"sclk_uart8_mux\", sclk_uart8_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(66), 12, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3568_uart9_fracmux __initdata =\n\tMUX(0, \"sclk_uart9_mux\", sclk_uart9_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(68), 12, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3568_uart0_fracmux __initdata =\n\tMUX(0, \"sclk_uart0_mux\", sclk_uart0_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3568_PMU_CLKSEL_CON(4), 10, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3568_rtc32k_pmu_fracmux __initdata =\n\tMUX(CLK_RTC_32K, \"clk_rtc_32k\", clk_rtc32k_pmu_p, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,\n\t\t\tRK3568_PMU_CLKSEL_CON(0), 6, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3568_clk_branches[] __initdata = {\n\t \n\t  \n\tCOMPOSITE_NOMUX(0, \"gpll_400m\", \"gpll\", CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKSEL_CON(75), 0, 5, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(35), 0, GFLAGS),\n\tCOMPOSITE_NOMUX(0, \"gpll_300m\", \"gpll\", CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKSEL_CON(75), 8, 5, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(35), 1, GFLAGS),\n\tCOMPOSITE_NOMUX(0, \"gpll_200m\", \"gpll\", CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKSEL_CON(76), 0, 5, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(35), 2, GFLAGS),\n\tCOMPOSITE_NOMUX(0, \"gpll_150m\", \"gpll\", CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKSEL_CON(76), 8, 5, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(35), 3, GFLAGS),\n\tCOMPOSITE_NOMUX(0, \"gpll_100m\", \"gpll\", CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKSEL_CON(77), 0, 5, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(35), 4, GFLAGS),\n\tCOMPOSITE_NOMUX(0, \"gpll_75m\", \"gpll\", CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKSEL_CON(77), 8, 5, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(35), 5, GFLAGS),\n\tCOMPOSITE_NOMUX(0, \"gpll_20m\", \"gpll\", CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKSEL_CON(78), 0, 6, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(35), 6, GFLAGS),\n\tCOMPOSITE_NOMUX(CPLL_500M, \"cpll_500m\", \"cpll\", CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKSEL_CON(78), 8, 5, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(35), 7, GFLAGS),\n\tCOMPOSITE_NOMUX(CPLL_333M, \"cpll_333m\", \"cpll\", CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKSEL_CON(79), 0, 5, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(35), 8, GFLAGS),\n\tCOMPOSITE_NOMUX(CPLL_250M, \"cpll_250m\", \"cpll\", CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKSEL_CON(79), 8, 5, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(35), 9, GFLAGS),\n\tCOMPOSITE_NOMUX(CPLL_125M, \"cpll_125m\", \"cpll\", CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKSEL_CON(80), 0, 5, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(35), 10, GFLAGS),\n\tCOMPOSITE_NOMUX(CPLL_100M, \"cpll_100m\", \"cpll\", CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKSEL_CON(82), 0, 5, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(35), 11, GFLAGS),\n\tCOMPOSITE_NOMUX(CPLL_62P5M, \"cpll_62p5\", \"cpll\", CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKSEL_CON(80), 8, 5, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(35), 12, GFLAGS),\n\tCOMPOSITE_NOMUX(CPLL_50M, \"cpll_50m\", \"cpll\", CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKSEL_CON(81), 0, 5, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(35), 13, GFLAGS),\n\tCOMPOSITE_NOMUX(CPLL_25M, \"cpll_25m\", \"cpll\", CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKSEL_CON(81), 8, 6, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(35), 14, GFLAGS),\n\tCOMPOSITE_NOMUX(0, \"clk_osc0_div_750k\", \"xin24m\", CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKSEL_CON(82), 8, 6, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(35), 15, GFLAGS),\n\tFACTOR(0, \"clk_osc0_div_375k\", \"clk_osc0_div_750k\", 0, 1, 2),\n\tFACTOR(0, \"xin_osc0_half\", \"xin24m\", 0, 1, 2),\n\tMUX(USB480M, \"usb480m\", mux_usb480m_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3568_MODE_CON0, 14, 2, MFLAGS),\n\n\t \n\tCOMPOSITE(0, \"sclk_core_src\", apll_gpll_npll_p, CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKSEL_CON(2), 8, 2, MFLAGS, 0, 4, DFLAGS | CLK_DIVIDER_READ_ONLY,\n\t\t\tRK3568_CLKGATE_CON(0), 5, GFLAGS),\n\tCOMPOSITE_NODIV(0, \"sclk_core\", sclk_core_pre_p, CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKSEL_CON(2), 15, 1, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(0), 7, GFLAGS),\n\n\tCOMPOSITE_NOMUX(0, \"atclk_core\", \"armclk\", CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKSEL_CON(3), 0, 5, DFLAGS | CLK_DIVIDER_READ_ONLY,\n\t\t\tRK3568_CLKGATE_CON(0), 8, GFLAGS),\n\tCOMPOSITE_NOMUX(0, \"gicclk_core\", \"armclk\", CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKSEL_CON(3), 8, 5, DFLAGS | CLK_DIVIDER_READ_ONLY,\n\t\t\tRK3568_CLKGATE_CON(0), 9, GFLAGS),\n\tCOMPOSITE_NOMUX(0, \"pclk_core_pre\", \"armclk\", CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKSEL_CON(4), 0, 5, DFLAGS | CLK_DIVIDER_READ_ONLY,\n\t\t\tRK3568_CLKGATE_CON(0), 10, GFLAGS),\n\tCOMPOSITE_NOMUX(0, \"periphclk_core_pre\", \"armclk\", CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKSEL_CON(4), 8, 5, DFLAGS | CLK_DIVIDER_READ_ONLY,\n\t\t\tRK3568_CLKGATE_CON(0), 11, GFLAGS),\n\tCOMPOSITE_NOMUX(0, \"tsclk_core\", \"periphclk_core_pre\", CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKSEL_CON(5), 0, 4, DFLAGS | CLK_DIVIDER_READ_ONLY,\n\t\t\tRK3568_CLKGATE_CON(0), 14, GFLAGS),\n\tCOMPOSITE_NOMUX(0, \"cntclk_core\", \"periphclk_core_pre\", CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKSEL_CON(5), 4, 4, DFLAGS | CLK_DIVIDER_READ_ONLY,\n\t\t\tRK3568_CLKGATE_CON(0), 15, GFLAGS),\n\tCOMPOSITE_NOMUX(0, \"aclk_core\", \"sclk_core\", CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKSEL_CON(5), 8, 5, DFLAGS | CLK_DIVIDER_READ_ONLY,\n\t\t\tRK3568_CLKGATE_CON(1), 0, GFLAGS),\n\n\tCOMPOSITE_NODIV(ACLK_CORE_NIU2BUS, \"aclk_core_niu2bus\", gpll150_gpll100_gpll75_xin24m_p, CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKSEL_CON(5), 14, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(1), 2, GFLAGS),\n\n\tGATE(CLK_CORE_PVTM, \"clk_core_pvtm\", \"xin24m\", 0,\n\t\t\tRK3568_CLKGATE_CON(1), 10, GFLAGS),\n\tGATE(CLK_CORE_PVTM_CORE, \"clk_core_pvtm_core\", \"armclk\", 0,\n\t\t\tRK3568_CLKGATE_CON(1), 11, GFLAGS),\n\tGATE(CLK_CORE_PVTPLL, \"clk_core_pvtpll\", \"armclk\", CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKGATE_CON(1), 12, GFLAGS),\n\tGATE(PCLK_CORE_PVTM, \"pclk_core_pvtm\", \"pclk_core_pre\", 0,\n\t\t\tRK3568_CLKGATE_CON(1), 9, GFLAGS),\n\n\t \n\tCOMPOSITE(CLK_GPU_SRC, \"clk_gpu_src\", mpll_gpll_cpll_npll_p, 0,\n\t\t\tRK3568_CLKSEL_CON(6), 6, 2, MFLAGS | CLK_MUX_READ_ONLY, 0, 4, DFLAGS | CLK_DIVIDER_READ_ONLY,\n\t\t\tRK3568_CLKGATE_CON(2), 0, GFLAGS),\n\tMUX(CLK_GPU_PRE_MUX, \"clk_gpu_pre_mux\", clk_gpu_pre_mux_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(6), 11, 1, MFLAGS | CLK_MUX_READ_ONLY),\n\tDIV(ACLK_GPU_PRE, \"aclk_gpu_pre\", \"clk_gpu_pre_mux\", 0,\n\t\t\tRK3568_CLKSEL_CON(6), 8, 2, DFLAGS),\n\tDIV(PCLK_GPU_PRE, \"pclk_gpu_pre\", \"clk_gpu_pre_mux\", 0,\n\t\t\tRK3568_CLKSEL_CON(6), 12, 4, DFLAGS),\n\tGATE(CLK_GPU, \"clk_gpu\", \"clk_gpu_pre_mux\", 0,\n\t\t\tRK3568_CLKGATE_CON(2), 3, GFLAGS),\n\n\tGATE(PCLK_GPU_PVTM, \"pclk_gpu_pvtm\", \"pclk_gpu_pre\", 0,\n\t\t\tRK3568_CLKGATE_CON(2), 6, GFLAGS),\n\tGATE(CLK_GPU_PVTM, \"clk_gpu_pvtm\", \"xin24m\", 0,\n\t\t\tRK3568_CLKGATE_CON(2), 7, GFLAGS),\n\tGATE(CLK_GPU_PVTM_CORE, \"clk_gpu_pvtm_core\", \"clk_gpu_src\", 0,\n\t\t\tRK3568_CLKGATE_CON(2), 8, GFLAGS),\n\tGATE(CLK_GPU_PVTPLL, \"clk_gpu_pvtpll\", \"clk_gpu_src\", CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKGATE_CON(2), 9, GFLAGS),\n\n\t \n\tCOMPOSITE(CLK_NPU_SRC, \"clk_npu_src\", npll_gpll_p, 0,\n\t\t\tRK3568_CLKSEL_CON(7), 6, 1, MFLAGS, 0, 4, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(3), 0, GFLAGS),\n\tMUX(CLK_NPU_PRE_NDFT, \"clk_npu_pre_ndft\", clk_npu_pre_ndft_p, CLK_SET_RATE_PARENT | CLK_OPS_PARENT_ENABLE,\n\t\t\tRK3568_CLKSEL_CON(7), 8, 1, MFLAGS),\n\tMUX(CLK_NPU, \"clk_npu\", clk_npu_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(7), 15, 1, MFLAGS),\n\tCOMPOSITE_NOMUX(HCLK_NPU_PRE, \"hclk_npu_pre\", \"clk_npu\", 0,\n\t\t\tRK3568_CLKSEL_CON(8), 0, 4, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(3), 2, GFLAGS),\n\tCOMPOSITE_NOMUX(PCLK_NPU_PRE, \"pclk_npu_pre\", \"clk_npu\", 0,\n\t\t\tRK3568_CLKSEL_CON(8), 4, 4, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(3), 3, GFLAGS),\n\tGATE(ACLK_NPU_PRE, \"aclk_npu_pre\", \"clk_npu\", 0,\n\t\t\tRK3568_CLKGATE_CON(3), 4, GFLAGS),\n\tGATE(ACLK_NPU, \"aclk_npu\", \"aclk_npu_pre\", 0,\n\t\t\tRK3568_CLKGATE_CON(3), 7, GFLAGS),\n\tGATE(HCLK_NPU, \"hclk_npu\", \"hclk_npu_pre\", 0,\n\t\t\tRK3568_CLKGATE_CON(3), 8, GFLAGS),\n\n\tGATE(PCLK_NPU_PVTM, \"pclk_npu_pvtm\", \"pclk_npu_pre\", 0,\n\t\t\tRK3568_CLKGATE_CON(3), 9, GFLAGS),\n\tGATE(CLK_NPU_PVTM, \"clk_npu_pvtm\", \"xin24m\", 0,\n\t\t\tRK3568_CLKGATE_CON(3), 10, GFLAGS),\n\tGATE(CLK_NPU_PVTM_CORE, \"clk_npu_pvtm_core\", \"clk_npu_pre_ndft\", 0,\n\t\t\tRK3568_CLKGATE_CON(3), 11, GFLAGS),\n\tGATE(CLK_NPU_PVTPLL, \"clk_npu_pvtpll\", \"clk_npu_pre_ndft\", CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKGATE_CON(3), 12, GFLAGS),\n\n\t \n\tCOMPOSITE(CLK_DDRPHY1X_SRC, \"clk_ddrphy1x_src\", dpll_gpll_cpll_p, CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKSEL_CON(9), 6, 2, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(4), 0, GFLAGS),\n\tMUXGRF(CLK_DDR1X, \"clk_ddr1x\", clk_ddr1x_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(9), 15, 1, MFLAGS),\n\n\tCOMPOSITE_NOMUX(CLK_MSCH, \"clk_msch\", \"clk_ddr1x\", CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKSEL_CON(10), 0, 2, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(4), 2, GFLAGS),\n\tGATE(CLK24_DDRMON, \"clk24_ddrmon\", \"xin24m\", CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKGATE_CON(4), 15, GFLAGS),\n\n\t \n\tCOMPOSITE_NODIV(ACLK_GIC_AUDIO, \"aclk_gic_audio\", gpll200_gpll150_gpll100_xin24m_p, CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKSEL_CON(10), 8, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(5), 0, GFLAGS),\n\tCOMPOSITE_NODIV(HCLK_GIC_AUDIO, \"hclk_gic_audio\", gpll150_gpll100_gpll75_xin24m_p, CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKSEL_CON(10), 10, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(5), 1, GFLAGS),\n\tGATE(HCLK_SDMMC_BUFFER, \"hclk_sdmmc_buffer\", \"hclk_gic_audio\", 0,\n\t\t\tRK3568_CLKGATE_CON(5), 8, GFLAGS),\n\tCOMPOSITE_NODIV(DCLK_SDMMC_BUFFER, \"dclk_sdmmc_buffer\", gpll100_gpll75_gpll50_p, 0,\n\t\t\tRK3568_CLKSEL_CON(10), 12, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(5), 9, GFLAGS),\n\tGATE(ACLK_GIC600, \"aclk_gic600\", \"aclk_gic_audio\", CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKGATE_CON(5), 4, GFLAGS),\n\tGATE(ACLK_SPINLOCK, \"aclk_spinlock\", \"aclk_gic_audio\", CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKGATE_CON(5), 7, GFLAGS),\n\tGATE(HCLK_I2S0_8CH, \"hclk_i2s0_8ch\", \"hclk_gic_audio\", 0,\n\t\t\tRK3568_CLKGATE_CON(5), 10, GFLAGS),\n\tGATE(HCLK_I2S1_8CH, \"hclk_i2s1_8ch\", \"hclk_gic_audio\", 0,\n\t\t\tRK3568_CLKGATE_CON(5), 11, GFLAGS),\n\tGATE(HCLK_I2S2_2CH, \"hclk_i2s2_2ch\", \"hclk_gic_audio\", 0,\n\t\t\tRK3568_CLKGATE_CON(5), 12, GFLAGS),\n\tGATE(HCLK_I2S3_2CH, \"hclk_i2s3_2ch\", \"hclk_gic_audio\", 0,\n\t\t\tRK3568_CLKGATE_CON(5), 13, GFLAGS),\n\n\tCOMPOSITE(CLK_I2S0_8CH_TX_SRC, \"clk_i2s0_8ch_tx_src\", gpll_cpll_npll_p, 0,\n\t\t\tRK3568_CLKSEL_CON(11), 8, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(6), 0, GFLAGS),\n\tCOMPOSITE_FRACMUX(CLK_I2S0_8CH_TX_FRAC, \"clk_i2s0_8ch_tx_frac\", \"clk_i2s0_8ch_tx_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(12), 0,\n\t\t\tRK3568_CLKGATE_CON(6), 1, GFLAGS,\n\t\t\t&rk3568_i2s0_8ch_tx_fracmux),\n\tGATE(MCLK_I2S0_8CH_TX, \"mclk_i2s0_8ch_tx\", \"clk_i2s0_8ch_tx\", 0,\n\t\t\tRK3568_CLKGATE_CON(6), 2, GFLAGS),\n\tCOMPOSITE_NODIV(I2S0_MCLKOUT_TX, \"i2s0_mclkout_tx\", i2s0_mclkout_tx_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(11), 15, 1, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(6), 3, GFLAGS),\n\n\tCOMPOSITE(CLK_I2S0_8CH_RX_SRC, \"clk_i2s0_8ch_rx_src\", gpll_cpll_npll_p, 0,\n\t\t\tRK3568_CLKSEL_CON(13), 8, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(6), 4, GFLAGS),\n\tCOMPOSITE_FRACMUX(CLK_I2S0_8CH_RX_FRAC, \"clk_i2s0_8ch_rx_frac\", \"clk_i2s0_8ch_rx_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(14), 0,\n\t\t\tRK3568_CLKGATE_CON(6), 5, GFLAGS,\n\t\t\t&rk3568_i2s0_8ch_rx_fracmux),\n\tGATE(MCLK_I2S0_8CH_RX, \"mclk_i2s0_8ch_rx\", \"clk_i2s0_8ch_rx\", 0,\n\t\t\tRK3568_CLKGATE_CON(6), 6, GFLAGS),\n\tCOMPOSITE_NODIV(I2S0_MCLKOUT_RX, \"i2s0_mclkout_rx\", i2s0_mclkout_rx_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(13), 15, 1, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(6), 7, GFLAGS),\n\n\tCOMPOSITE(CLK_I2S1_8CH_TX_SRC, \"clk_i2s1_8ch_tx_src\", gpll_cpll_npll_p, 0,\n\t\t\tRK3568_CLKSEL_CON(15), 8, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(6), 8, GFLAGS),\n\tCOMPOSITE_FRACMUX(CLK_I2S1_8CH_TX_FRAC, \"clk_i2s1_8ch_tx_frac\", \"clk_i2s1_8ch_tx_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(16), 0,\n\t\t\tRK3568_CLKGATE_CON(6), 9, GFLAGS,\n\t\t\t&rk3568_i2s1_8ch_tx_fracmux),\n\tGATE(MCLK_I2S1_8CH_TX, \"mclk_i2s1_8ch_tx\", \"clk_i2s1_8ch_tx\", 0,\n\t\t\tRK3568_CLKGATE_CON(6), 10, GFLAGS),\n\tCOMPOSITE_NODIV(I2S1_MCLKOUT_TX, \"i2s1_mclkout_tx\", i2s1_mclkout_tx_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(15), 15, 1, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(6), 11, GFLAGS),\n\n\tCOMPOSITE(CLK_I2S1_8CH_RX_SRC, \"clk_i2s1_8ch_rx_src\", gpll_cpll_npll_p, 0,\n\t\t\tRK3568_CLKSEL_CON(17), 8, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(6), 12, GFLAGS),\n\tCOMPOSITE_FRACMUX(CLK_I2S1_8CH_RX_FRAC, \"clk_i2s1_8ch_rx_frac\", \"clk_i2s1_8ch_rx_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(18), 0,\n\t\t\tRK3568_CLKGATE_CON(6), 13, GFLAGS,\n\t\t\t&rk3568_i2s1_8ch_rx_fracmux),\n\tGATE(MCLK_I2S1_8CH_RX, \"mclk_i2s1_8ch_rx\", \"clk_i2s1_8ch_rx\", 0,\n\t\t\tRK3568_CLKGATE_CON(6), 14, GFLAGS),\n\tCOMPOSITE_NODIV(I2S1_MCLKOUT_RX, \"i2s1_mclkout_rx\", i2s1_mclkout_rx_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(17), 15, 1, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(6), 15, GFLAGS),\n\n\tCOMPOSITE(CLK_I2S2_2CH_SRC, \"clk_i2s2_2ch_src\", gpll_cpll_npll_p, 0,\n\t\t\tRK3568_CLKSEL_CON(19), 8, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(7), 0, GFLAGS),\n\tCOMPOSITE_FRACMUX(CLK_I2S2_2CH_FRAC, \"clk_i2s2_2ch_frac\", \"clk_i2s2_2ch_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(20), 0,\n\t\t\tRK3568_CLKGATE_CON(7), 1, GFLAGS,\n\t\t\t&rk3568_i2s2_2ch_fracmux),\n\tGATE(MCLK_I2S2_2CH, \"mclk_i2s2_2ch\", \"clk_i2s2_2ch\", 0,\n\t\t\tRK3568_CLKGATE_CON(7), 2, GFLAGS),\n\tCOMPOSITE_NODIV(I2S2_MCLKOUT, \"i2s2_mclkout\", i2s2_mclkout_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(19), 15, 1, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(7), 3, GFLAGS),\n\n\tCOMPOSITE(CLK_I2S3_2CH_TX_SRC, \"clk_i2s3_2ch_tx_src\", gpll_cpll_npll_p, 0,\n\t\t\tRK3568_CLKSEL_CON(21), 8, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(7), 4, GFLAGS),\n\tCOMPOSITE_FRACMUX(CLK_I2S3_2CH_TX_FRAC, \"clk_i2s3_2ch_tx_frac\", \"clk_i2s3_2ch_tx_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(22), 0,\n\t\t\tRK3568_CLKGATE_CON(7), 5, GFLAGS,\n\t\t\t&rk3568_i2s3_2ch_tx_fracmux),\n\tGATE(MCLK_I2S3_2CH_TX, \"mclk_i2s3_2ch_tx\", \"clk_i2s3_2ch_tx\", 0,\n\t\t\tRK3568_CLKGATE_CON(7), 6, GFLAGS),\n\tCOMPOSITE_NODIV(I2S3_MCLKOUT_TX, \"i2s3_mclkout_tx\", i2s3_mclkout_tx_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(21), 15, 1, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(7), 7, GFLAGS),\n\n\tCOMPOSITE(CLK_I2S3_2CH_RX_SRC, \"clk_i2s3_2ch_rx_src\", gpll_cpll_npll_p, 0,\n\t\t\tRK3568_CLKSEL_CON(83), 8, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(7), 8, GFLAGS),\n\tCOMPOSITE_FRACMUX(CLK_I2S3_2CH_RX_FRAC, \"clk_i2s3_2ch_rx_frac\", \"clk_i2s3_2ch_rx_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(84), 0,\n\t\t\tRK3568_CLKGATE_CON(7), 9, GFLAGS,\n\t\t\t&rk3568_i2s3_2ch_rx_fracmux),\n\tGATE(MCLK_I2S3_2CH_RX, \"mclk_i2s3_2ch_rx\", \"clk_i2s3_2ch_rx\", 0,\n\t\t\tRK3568_CLKGATE_CON(7), 10, GFLAGS),\n\tCOMPOSITE_NODIV(I2S3_MCLKOUT_RX, \"i2s3_mclkout_rx\", i2s3_mclkout_rx_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(83), 15, 1, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(7), 11, GFLAGS),\n\n\tGATE(HCLK_PDM, \"hclk_pdm\", \"hclk_gic_audio\", 0,\n\t\t\tRK3568_CLKGATE_CON(5), 14, GFLAGS),\n\tCOMPOSITE_NODIV(MCLK_PDM, \"mclk_pdm\", mclk_pdm_p, 0,\n\t\t\tRK3568_CLKSEL_CON(23), 8, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(5), 15, GFLAGS),\n\tGATE(HCLK_VAD, \"hclk_vad\", \"hclk_gic_audio\", 0,\n\t\t\tRK3568_CLKGATE_CON(7), 12, GFLAGS),\n\tGATE(HCLK_SPDIF_8CH, \"hclk_spdif_8ch\", \"hclk_gic_audio\", 0,\n\t\t\tRK3568_CLKGATE_CON(7), 13, GFLAGS),\n\n\tCOMPOSITE(MCLK_SPDIF_8CH_SRC, \"mclk_spdif_8ch_src\", cpll_gpll_p, 0,\n\t\t\tRK3568_CLKSEL_CON(23), 14, 1, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(7), 14, GFLAGS),\n\tCOMPOSITE_FRACMUX(MCLK_SPDIF_8CH_FRAC, \"mclk_spdif_8ch_frac\", \"mclk_spdif_8ch_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(24), 0,\n\t\t\tRK3568_CLKGATE_CON(7), 15, GFLAGS,\n\t\t\t&rk3568_spdif_8ch_fracmux),\n\n\tGATE(HCLK_AUDPWM, \"hclk_audpwm\", \"hclk_gic_audio\", 0,\n\t\t\tRK3568_CLKGATE_CON(8), 0, GFLAGS),\n\tCOMPOSITE(SCLK_AUDPWM_SRC, \"sclk_audpwm_src\", gpll_cpll_p, 0,\n\t\t\tRK3568_CLKSEL_CON(25), 14, 1, MFLAGS, 0, 6, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(8), 1, GFLAGS),\n\tCOMPOSITE_FRACMUX(SCLK_AUDPWM_FRAC, \"sclk_audpwm_frac\", \"sclk_audpwm_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(26), 0,\n\t\t\tRK3568_CLKGATE_CON(8), 2, GFLAGS,\n\t\t\t&rk3568_audpwm_fracmux),\n\n\tGATE(HCLK_ACDCDIG, \"hclk_acdcdig\", \"hclk_gic_audio\", 0,\n\t\t\tRK3568_CLKGATE_CON(8), 3, GFLAGS),\n\tCOMPOSITE_NODIV(CLK_ACDCDIG_I2C, \"clk_acdcdig_i2c\", clk_i2c_p, 0,\n\t\t\tRK3568_CLKSEL_CON(23), 10, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(8), 4, GFLAGS),\n\tGATE(CLK_ACDCDIG_DAC, \"clk_acdcdig_dac\", \"mclk_i2s3_2ch_tx\", 0,\n\t\t\tRK3568_CLKGATE_CON(8), 5, GFLAGS),\n\tGATE(CLK_ACDCDIG_ADC, \"clk_acdcdig_adc\", \"mclk_i2s3_2ch_rx\", 0,\n\t\t\tRK3568_CLKGATE_CON(8), 6, GFLAGS),\n\n\t \n\tCOMPOSITE_NODIV(ACLK_SECURE_FLASH, \"aclk_secure_flash\", gpll200_gpll150_gpll100_xin24m_p, 0,\n\t\t\tRK3568_CLKSEL_CON(27), 0, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(8), 7, GFLAGS),\n\tCOMPOSITE_NODIV(HCLK_SECURE_FLASH, \"hclk_secure_flash\", gpll150_gpll100_gpll75_xin24m_p, 0,\n\t\t\tRK3568_CLKSEL_CON(27), 2, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(8), 8, GFLAGS),\n\tGATE(ACLK_CRYPTO_NS, \"aclk_crypto_ns\", \"aclk_secure_flash\", 0,\n\t\t\tRK3568_CLKGATE_CON(8), 11, GFLAGS),\n\tGATE(HCLK_CRYPTO_NS, \"hclk_crypto_ns\", \"hclk_secure_flash\", 0,\n\t\t\tRK3568_CLKGATE_CON(8), 12, GFLAGS),\n\tCOMPOSITE_NODIV(CLK_CRYPTO_NS_CORE, \"clk_crypto_ns_core\", gpll200_gpll150_gpll100_p, 0,\n\t\t\tRK3568_CLKSEL_CON(27), 4, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(8), 13, GFLAGS),\n\tCOMPOSITE_NODIV(CLK_CRYPTO_NS_PKA, \"clk_crypto_ns_pka\", gpll300_gpll200_gpll100_p, 0,\n\t\t\tRK3568_CLKSEL_CON(27), 6, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(8), 14, GFLAGS),\n\tGATE(CLK_CRYPTO_NS_RNG, \"clk_crypto_ns_rng\", \"hclk_secure_flash\", 0,\n\t\t\tRK3568_CLKGATE_CON(8), 15, GFLAGS),\n\tGATE(HCLK_TRNG_NS, \"hclk_trng_ns\", \"hclk_secure_flash\", CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKGATE_CON(9), 10, GFLAGS),\n\tGATE(CLK_TRNG_NS, \"clk_trng_ns\", \"hclk_secure_flash\", CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKGATE_CON(9), 11, GFLAGS),\n\tGATE(PCLK_OTPC_NS, \"pclk_otpc_ns\", \"hclk_secure_flash\", 0,\n\t\t\tRK3568_CLKGATE_CON(26), 9, GFLAGS),\n\tGATE(CLK_OTPC_NS_SBPI, \"clk_otpc_ns_sbpi\", \"xin24m\", 0,\n\t\t\tRK3568_CLKGATE_CON(26), 10, GFLAGS),\n\tGATE(CLK_OTPC_NS_USR, \"clk_otpc_ns_usr\", \"xin_osc0_half\", 0,\n\t\t\tRK3568_CLKGATE_CON(26), 11, GFLAGS),\n\tGATE(HCLK_NANDC, \"hclk_nandc\", \"hclk_secure_flash\", 0,\n\t\t\tRK3568_CLKGATE_CON(9), 0, GFLAGS),\n\tCOMPOSITE_NODIV(NCLK_NANDC, \"nclk_nandc\", clk_nandc_p, 0,\n\t\t\tRK3568_CLKSEL_CON(28), 0, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(9), 1, GFLAGS),\n\tGATE(HCLK_SFC, \"hclk_sfc\", \"hclk_secure_flash\", 0,\n\t\t\tRK3568_CLKGATE_CON(9), 2, GFLAGS),\n\tGATE(HCLK_SFC_XIP, \"hclk_sfc_xip\", \"hclk_secure_flash\", 0,\n\t\t\tRK3568_CLKGATE_CON(9), 3, GFLAGS),\n\tCOMPOSITE_NODIV(SCLK_SFC, \"sclk_sfc\", sclk_sfc_p, 0,\n\t\t\tRK3568_CLKSEL_CON(28), 4, 3, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(9), 4, GFLAGS),\n\tGATE(ACLK_EMMC, \"aclk_emmc\", \"aclk_secure_flash\", 0,\n\t\t\tRK3568_CLKGATE_CON(9), 5, GFLAGS),\n\tGATE(HCLK_EMMC, \"hclk_emmc\", \"hclk_secure_flash\", 0,\n\t\t\tRK3568_CLKGATE_CON(9), 6, GFLAGS),\n\tCOMPOSITE_NODIV(BCLK_EMMC, \"bclk_emmc\", gpll200_gpll150_cpll125_p, 0,\n\t\t\tRK3568_CLKSEL_CON(28), 8, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(9), 7, GFLAGS),\n\tCOMPOSITE_NODIV(CCLK_EMMC, \"cclk_emmc\", cclk_emmc_p, 0,\n\t\t\tRK3568_CLKSEL_CON(28), 12, 3, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(9), 8, GFLAGS),\n\tGATE(TCLK_EMMC, \"tclk_emmc\", \"xin24m\", 0,\n\t\t\tRK3568_CLKGATE_CON(9), 9, GFLAGS),\n\tMMC(SCLK_EMMC_DRV, \"emmc_drv\", \"cclk_emmc\", RK3568_EMMC_CON0, 1),\n\tMMC(SCLK_EMMC_SAMPLE, \"emmc_sample\", \"cclk_emmc\", RK3568_EMMC_CON1, 1),\n\n\t \n\tCOMPOSITE_NODIV(ACLK_PIPE, \"aclk_pipe\", aclk_pipe_p, 0,\n\t\t\tRK3568_CLKSEL_CON(29), 0, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(10), 0, GFLAGS),\n\tCOMPOSITE_NOMUX(PCLK_PIPE, \"pclk_pipe\", \"aclk_pipe\", 0,\n\t\t\tRK3568_CLKSEL_CON(29), 4, 4, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(10), 1, GFLAGS),\n\tGATE(ACLK_PCIE20_MST, \"aclk_pcie20_mst\", \"aclk_pipe\", 0,\n\t\t\tRK3568_CLKGATE_CON(12), 0, GFLAGS),\n\tGATE(ACLK_PCIE20_SLV, \"aclk_pcie20_slv\", \"aclk_pipe\", 0,\n\t\t\tRK3568_CLKGATE_CON(12), 1, GFLAGS),\n\tGATE(ACLK_PCIE20_DBI, \"aclk_pcie20_dbi\", \"aclk_pipe\", 0,\n\t\t\tRK3568_CLKGATE_CON(12), 2, GFLAGS),\n\tGATE(PCLK_PCIE20, \"pclk_pcie20\", \"pclk_pipe\", 0,\n\t\t\tRK3568_CLKGATE_CON(12), 3, GFLAGS),\n\tGATE(CLK_PCIE20_AUX_NDFT, \"clk_pcie20_aux_ndft\", \"xin24m\", 0,\n\t\t\tRK3568_CLKGATE_CON(12), 4, GFLAGS),\n\tGATE(ACLK_PCIE30X1_MST, \"aclk_pcie30x1_mst\", \"aclk_pipe\", 0,\n\t\t\tRK3568_CLKGATE_CON(12), 8, GFLAGS),\n\tGATE(ACLK_PCIE30X1_SLV, \"aclk_pcie30x1_slv\", \"aclk_pipe\", 0,\n\t\t\tRK3568_CLKGATE_CON(12), 9, GFLAGS),\n\tGATE(ACLK_PCIE30X1_DBI, \"aclk_pcie30x1_dbi\", \"aclk_pipe\", 0,\n\t\t\tRK3568_CLKGATE_CON(12), 10, GFLAGS),\n\tGATE(PCLK_PCIE30X1, \"pclk_pcie30x1\", \"pclk_pipe\", 0,\n\t\t\tRK3568_CLKGATE_CON(12), 11, GFLAGS),\n\tGATE(CLK_PCIE30X1_AUX_NDFT, \"clk_pcie30x1_aux_ndft\", \"xin24m\", 0,\n\t\t\tRK3568_CLKGATE_CON(12), 12, GFLAGS),\n\tGATE(ACLK_PCIE30X2_MST, \"aclk_pcie30x2_mst\", \"aclk_pipe\", 0,\n\t\t\tRK3568_CLKGATE_CON(13), 0, GFLAGS),\n\tGATE(ACLK_PCIE30X2_SLV, \"aclk_pcie30x2_slv\", \"aclk_pipe\", 0,\n\t\t\tRK3568_CLKGATE_CON(13), 1, GFLAGS),\n\tGATE(ACLK_PCIE30X2_DBI, \"aclk_pcie30x2_dbi\", \"aclk_pipe\", 0,\n\t\t\tRK3568_CLKGATE_CON(13), 2, GFLAGS),\n\tGATE(PCLK_PCIE30X2, \"pclk_pcie30x2\", \"pclk_pipe\", 0,\n\t\t\tRK3568_CLKGATE_CON(13), 3, GFLAGS),\n\tGATE(CLK_PCIE30X2_AUX_NDFT, \"clk_pcie30x2_aux_ndft\", \"xin24m\", 0,\n\t\t\tRK3568_CLKGATE_CON(13), 4, GFLAGS),\n\tGATE(ACLK_SATA0, \"aclk_sata0\", \"aclk_pipe\", 0,\n\t\t\tRK3568_CLKGATE_CON(11), 0, GFLAGS),\n\tGATE(CLK_SATA0_PMALIVE, \"clk_sata0_pmalive\", \"gpll_20m\", 0,\n\t\t\tRK3568_CLKGATE_CON(11), 1, GFLAGS),\n\tGATE(CLK_SATA0_RXOOB, \"clk_sata0_rxoob\", \"cpll_50m\", 0,\n\t\t\tRK3568_CLKGATE_CON(11), 2, GFLAGS),\n\tGATE(ACLK_SATA1, \"aclk_sata1\", \"aclk_pipe\", 0,\n\t\t\tRK3568_CLKGATE_CON(11), 4, GFLAGS),\n\tGATE(CLK_SATA1_PMALIVE, \"clk_sata1_pmalive\", \"gpll_20m\", 0,\n\t\t\tRK3568_CLKGATE_CON(11), 5, GFLAGS),\n\tGATE(CLK_SATA1_RXOOB, \"clk_sata1_rxoob\", \"cpll_50m\", 0,\n\t\t\tRK3568_CLKGATE_CON(11), 6, GFLAGS),\n\tGATE(ACLK_SATA2, \"aclk_sata2\", \"aclk_pipe\", 0,\n\t\t\tRK3568_CLKGATE_CON(11), 8, GFLAGS),\n\tGATE(CLK_SATA2_PMALIVE, \"clk_sata2_pmalive\", \"gpll_20m\", 0,\n\t\t\tRK3568_CLKGATE_CON(11), 9, GFLAGS),\n\tGATE(CLK_SATA2_RXOOB, \"clk_sata2_rxoob\", \"cpll_50m\", 0,\n\t\t\tRK3568_CLKGATE_CON(11), 10, GFLAGS),\n\tGATE(ACLK_USB3OTG0, \"aclk_usb3otg0\", \"aclk_pipe\", 0,\n\t\t\tRK3568_CLKGATE_CON(10), 8, GFLAGS),\n\tGATE(CLK_USB3OTG0_REF, \"clk_usb3otg0_ref\", \"xin24m\", 0,\n\t\t\tRK3568_CLKGATE_CON(10), 9, GFLAGS),\n\tCOMPOSITE_NODIV(CLK_USB3OTG0_SUSPEND, \"clk_usb3otg0_suspend\", xin24m_32k_p, 0,\n\t\t\tRK3568_CLKSEL_CON(29), 8, 1, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(10), 10, GFLAGS),\n\tGATE(ACLK_USB3OTG1, \"aclk_usb3otg1\", \"aclk_pipe\", 0,\n\t\t\tRK3568_CLKGATE_CON(10), 12, GFLAGS),\n\tGATE(CLK_USB3OTG1_REF, \"clk_usb3otg1_ref\", \"xin24m\", 0,\n\t\t\tRK3568_CLKGATE_CON(10), 13, GFLAGS),\n\tCOMPOSITE_NODIV(CLK_USB3OTG1_SUSPEND, \"clk_usb3otg1_suspend\", xin24m_32k_p, 0,\n\t\t\tRK3568_CLKSEL_CON(29), 9, 1, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(10), 14, GFLAGS),\n\tCOMPOSITE_NODIV(CLK_XPCS_EEE, \"clk_xpcs_eee\", gpll200_cpll125_p, 0,\n\t\t\tRK3568_CLKSEL_CON(29), 13, 1, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(10), 4, GFLAGS),\n\tGATE(PCLK_XPCS, \"pclk_xpcs\", \"pclk_pipe\", 0,\n\t\t\tRK3568_CLKGATE_CON(13), 6, GFLAGS),\n\n\t \n\tCOMPOSITE_NODIV(ACLK_PHP, \"aclk_php\", gpll300_gpll200_gpll100_xin24m_p, 0,\n\t\t\tRK3568_CLKSEL_CON(30), 0, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(14), 8, GFLAGS),\n\tCOMPOSITE_NODIV(HCLK_PHP, \"hclk_php\", gpll150_gpll100_gpll75_xin24m_p, 0,\n\t\t\tRK3568_CLKSEL_CON(30), 2, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(14), 9, GFLAGS),\n\tCOMPOSITE_NOMUX(PCLK_PHP, \"pclk_php\", \"aclk_php\", 0,\n\t\t\tRK3568_CLKSEL_CON(30), 4, 4, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(14), 10, GFLAGS),\n\tGATE(HCLK_SDMMC0, \"hclk_sdmmc0\", \"hclk_php\", 0,\n\t\t\tRK3568_CLKGATE_CON(15), 0, GFLAGS),\n\tCOMPOSITE_NODIV(CLK_SDMMC0, \"clk_sdmmc0\", clk_sdmmc_p, 0,\n\t\t\tRK3568_CLKSEL_CON(30), 8, 3, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(15), 1, GFLAGS),\n\tMMC(SCLK_SDMMC0_DRV, \"sdmmc0_drv\", \"clk_sdmmc0\", RK3568_SDMMC0_CON0, 1),\n\tMMC(SCLK_SDMMC0_SAMPLE, \"sdmmc0_sample\", \"clk_sdmmc0\", RK3568_SDMMC0_CON1, 1),\n\n\tGATE(HCLK_SDMMC1, \"hclk_sdmmc1\", \"hclk_php\", 0,\n\t\t\tRK3568_CLKGATE_CON(15), 2, GFLAGS),\n\tCOMPOSITE_NODIV(CLK_SDMMC1, \"clk_sdmmc1\", clk_sdmmc_p, 0,\n\t\t\tRK3568_CLKSEL_CON(30), 12, 3, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(15), 3, GFLAGS),\n\tMMC(SCLK_SDMMC1_DRV, \"sdmmc1_drv\", \"clk_sdmmc1\", RK3568_SDMMC1_CON0, 1),\n\tMMC(SCLK_SDMMC1_SAMPLE, \"sdmmc1_sample\", \"clk_sdmmc1\", RK3568_SDMMC1_CON1, 1),\n\n\tGATE(ACLK_GMAC0, \"aclk_gmac0\", \"aclk_php\", 0,\n\t\t\tRK3568_CLKGATE_CON(15), 5, GFLAGS),\n\tGATE(PCLK_GMAC0, \"pclk_gmac0\", \"pclk_php\", 0,\n\t\t\tRK3568_CLKGATE_CON(15), 6, GFLAGS),\n\tCOMPOSITE_NODIV(CLK_MAC0_2TOP, \"clk_mac0_2top\", clk_mac_2top_p, 0,\n\t\t\tRK3568_CLKSEL_CON(31), 8, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(15), 7, GFLAGS),\n\tCOMPOSITE_NODIV(CLK_MAC0_OUT, \"clk_mac0_out\", cpll125_cpll50_cpll25_xin24m_p, 0,\n\t\t\tRK3568_CLKSEL_CON(31), 14, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(15), 8, GFLAGS),\n\tGATE(CLK_MAC0_REFOUT, \"clk_mac0_refout\", \"clk_mac0_2top\", 0,\n\t\t\tRK3568_CLKGATE_CON(15), 12, GFLAGS),\n\tCOMPOSITE_NODIV(CLK_GMAC0_PTP_REF, \"clk_gmac0_ptp_ref\", clk_gmac_ptp_p, 0,\n\t\t\tRK3568_CLKSEL_CON(31), 12, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(15), 4, GFLAGS),\n\tMUX(SCLK_GMAC0, \"clk_gmac0\", mux_gmac0_p, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,\n\t\t\tRK3568_CLKSEL_CON(31), 2, 1, MFLAGS),\n\tFACTOR(0, \"clk_gmac0_tx_div5\", \"clk_gmac0\", 0, 1, 5),\n\tFACTOR(0, \"clk_gmac0_tx_div50\", \"clk_gmac0\", 0, 1, 50),\n\tFACTOR(0, \"clk_gmac0_rx_div2\", \"clk_gmac0\", 0, 1, 2),\n\tFACTOR(0, \"clk_gmac0_rx_div20\", \"clk_gmac0\", 0, 1, 20),\n\tMUX(SCLK_GMAC0_RGMII_SPEED, \"clk_gmac0_rgmii_speed\", mux_gmac0_rgmii_speed_p, 0,\n\t\t\tRK3568_CLKSEL_CON(31), 4, 2, MFLAGS),\n\tMUX(SCLK_GMAC0_RMII_SPEED, \"clk_gmac0_rmii_speed\", mux_gmac0_rmii_speed_p, 0,\n\t\t\tRK3568_CLKSEL_CON(31), 3, 1, MFLAGS),\n\tMUX(SCLK_GMAC0_RX_TX, \"clk_gmac0_rx_tx\", mux_gmac0_rx_tx_p,  CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(31), 0, 2, MFLAGS),\n\n\t \n\tCOMPOSITE_NODIV(ACLK_USB, \"aclk_usb\", gpll300_gpll200_gpll100_xin24m_p, 0,\n\t\t\tRK3568_CLKSEL_CON(32), 0, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(16), 0, GFLAGS),\n\tCOMPOSITE_NODIV(HCLK_USB, \"hclk_usb\", gpll150_gpll100_gpll75_xin24m_p, 0,\n\t\t\tRK3568_CLKSEL_CON(32), 2, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(16), 1, GFLAGS),\n\tCOMPOSITE_NOMUX(PCLK_USB, \"pclk_usb\", \"aclk_usb\", 0,\n\t\t\tRK3568_CLKSEL_CON(32), 4, 4, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(16), 2, GFLAGS),\n\tGATE(HCLK_USB2HOST0, \"hclk_usb2host0\", \"hclk_usb\", 0,\n\t\t\tRK3568_CLKGATE_CON(16), 12, GFLAGS),\n\tGATE(HCLK_USB2HOST0_ARB, \"hclk_usb2host0_arb\", \"hclk_usb\", 0,\n\t\t\tRK3568_CLKGATE_CON(16), 13, GFLAGS),\n\tGATE(HCLK_USB2HOST1, \"hclk_usb2host1\", \"hclk_usb\", 0,\n\t\t\tRK3568_CLKGATE_CON(16), 14, GFLAGS),\n\tGATE(HCLK_USB2HOST1_ARB, \"hclk_usb2host1_arb\", \"hclk_usb\", 0,\n\t\t\tRK3568_CLKGATE_CON(16), 15, GFLAGS),\n\tGATE(HCLK_SDMMC2, \"hclk_sdmmc2\", \"hclk_usb\", 0,\n\t\t\tRK3568_CLKGATE_CON(17), 0, GFLAGS),\n\tCOMPOSITE_NODIV(CLK_SDMMC2, \"clk_sdmmc2\", clk_sdmmc_p, 0,\n\t\t\tRK3568_CLKSEL_CON(32), 8, 3, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(17), 1, GFLAGS),\n\tMMC(SCLK_SDMMC2_DRV, \"sdmmc2_drv\", \"clk_sdmmc2\", RK3568_SDMMC2_CON0, 1),\n\tMMC(SCLK_SDMMC2_SAMPLE, \"sdmmc2_sample\", \"clk_sdmmc2\", RK3568_SDMMC2_CON1, 1),\n\n\tGATE(ACLK_GMAC1, \"aclk_gmac1\", \"aclk_usb\", 0,\n\t\t\tRK3568_CLKGATE_CON(17), 3, GFLAGS),\n\tGATE(PCLK_GMAC1, \"pclk_gmac1\", \"pclk_usb\", 0,\n\t\t\tRK3568_CLKGATE_CON(17), 4, GFLAGS),\n\tCOMPOSITE_NODIV(CLK_MAC1_2TOP, \"clk_mac1_2top\", clk_mac_2top_p, 0,\n\t\t\tRK3568_CLKSEL_CON(33), 8, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(17), 5, GFLAGS),\n\tCOMPOSITE_NODIV(CLK_MAC1_OUT, \"clk_mac1_out\", cpll125_cpll50_cpll25_xin24m_p, 0,\n\t\t\tRK3568_CLKSEL_CON(33), 14, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(17), 6, GFLAGS),\n\tGATE(CLK_MAC1_REFOUT, \"clk_mac1_refout\", \"clk_mac1_2top\", 0,\n\t\t\tRK3568_CLKGATE_CON(17), 10, GFLAGS),\n\tCOMPOSITE_NODIV(CLK_GMAC1_PTP_REF, \"clk_gmac1_ptp_ref\", clk_gmac_ptp_p, 0,\n\t\t\tRK3568_CLKSEL_CON(33), 12, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(17), 2, GFLAGS),\n\tMUX(SCLK_GMAC1, \"clk_gmac1\", mux_gmac1_p, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,\n\t\t\tRK3568_CLKSEL_CON(33), 2, 1, MFLAGS),\n\tFACTOR(0, \"clk_gmac1_tx_div5\", \"clk_gmac1\", 0, 1, 5),\n\tFACTOR(0, \"clk_gmac1_tx_div50\", \"clk_gmac1\", 0, 1, 50),\n\tFACTOR(0, \"clk_gmac1_rx_div2\", \"clk_gmac1\", 0, 1, 2),\n\tFACTOR(0, \"clk_gmac1_rx_div20\", \"clk_gmac1\", 0, 1, 20),\n\tMUX(SCLK_GMAC1_RGMII_SPEED, \"clk_gmac1_rgmii_speed\", mux_gmac1_rgmii_speed_p, 0,\n\t\t\tRK3568_CLKSEL_CON(33), 4, 2, MFLAGS),\n\tMUX(SCLK_GMAC1_RMII_SPEED, \"clk_gmac1_rmii_speed\", mux_gmac1_rmii_speed_p, 0,\n\t\t\tRK3568_CLKSEL_CON(33), 3, 1, MFLAGS),\n\tMUX(SCLK_GMAC1_RX_TX, \"clk_gmac1_rx_tx\", mux_gmac1_rx_tx_p,  CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(33), 0, 2, MFLAGS),\n\n\t \n\tCOMPOSITE_NODIV(ACLK_PERIMID, \"aclk_perimid\", gpll300_gpll200_gpll100_xin24m_p, CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKSEL_CON(10), 4, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(14), 0, GFLAGS),\n\tCOMPOSITE_NODIV(HCLK_PERIMID, \"hclk_perimid\", gpll150_gpll100_gpll75_xin24m_p, CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKSEL_CON(10), 6, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(14), 1, GFLAGS),\n\n\t \n\tCOMPOSITE_NODIV(ACLK_VI, \"aclk_vi\", gpll400_gpll300_gpll200_xin24m_p, 0,\n\t\t\tRK3568_CLKSEL_CON(34), 0, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(18), 0, GFLAGS),\n\tCOMPOSITE_NOMUX(HCLK_VI, \"hclk_vi\", \"aclk_vi\", 0,\n\t\t\tRK3568_CLKSEL_CON(34), 4, 4, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(18), 1, GFLAGS),\n\tCOMPOSITE_NOMUX(PCLK_VI, \"pclk_vi\", \"aclk_vi\", 0,\n\t\t\tRK3568_CLKSEL_CON(34), 8, 4, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(18), 2, GFLAGS),\n\tGATE(ACLK_VICAP, \"aclk_vicap\", \"aclk_vi\", 0,\n\t\t\tRK3568_CLKGATE_CON(18), 9, GFLAGS),\n\tGATE(HCLK_VICAP, \"hclk_vicap\", \"hclk_vi\", 0,\n\t\t\tRK3568_CLKGATE_CON(18), 10, GFLAGS),\n\tCOMPOSITE_NODIV(DCLK_VICAP, \"dclk_vicap\", cpll333_gpll300_gpll200_p, 0,\n\t\t\tRK3568_CLKSEL_CON(34), 14, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(18), 11, GFLAGS),\n\tGATE(ICLK_VICAP_G, \"iclk_vicap_g\", \"iclk_vicap\", 0,\n\t\t\tRK3568_CLKGATE_CON(18), 13, GFLAGS),\n\tGATE(ACLK_ISP, \"aclk_isp\", \"aclk_vi\", 0,\n\t\t\tRK3568_CLKGATE_CON(19), 0, GFLAGS),\n\tGATE(HCLK_ISP, \"hclk_isp\", \"hclk_vi\", 0,\n\t\t\tRK3568_CLKGATE_CON(19), 1, GFLAGS),\n\tCOMPOSITE(CLK_ISP, \"clk_isp\", cpll_gpll_hpll_p, 0,\n\t\t\tRK3568_CLKSEL_CON(35), 6, 2, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(19), 2, GFLAGS),\n\tGATE(PCLK_CSI2HOST1, \"pclk_csi2host1\", \"pclk_vi\", 0,\n\t\t\tRK3568_CLKGATE_CON(19), 4, GFLAGS),\n\tCOMPOSITE(CLK_CIF_OUT, \"clk_cif_out\", gpll_usb480m_xin24m_p, 0,\n\t\t\tRK3568_CLKSEL_CON(35), 14, 2, MFLAGS, 8, 6, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(19), 8, GFLAGS),\n\tCOMPOSITE(CLK_CAM0_OUT, \"clk_cam0_out\", gpll_usb480m_xin24m_p, 0,\n\t\t\tRK3568_CLKSEL_CON(36), 6, 2, MFLAGS, 0, 6, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(19), 9, GFLAGS),\n\tCOMPOSITE(CLK_CAM1_OUT, \"clk_cam1_out\", gpll_usb480m_xin24m_p, 0,\n\t\t\tRK3568_CLKSEL_CON(36), 14, 2, MFLAGS, 8, 6, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(19), 10, GFLAGS),\n\n\t \n\tCOMPOSITE_NODIV(ACLK_VO, \"aclk_vo\", gpll300_cpll250_gpll100_xin24m_p, 0,\n\t\t\tRK3568_CLKSEL_CON(37), 0, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(20), 0, GFLAGS),\n\tCOMPOSITE_NOMUX(HCLK_VO, \"hclk_vo\", \"aclk_vo\", 0,\n\t\t\tRK3568_CLKSEL_CON(37), 8, 4, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(20), 1, GFLAGS),\n\tCOMPOSITE_NOMUX(PCLK_VO, \"pclk_vo\", \"aclk_vo\", 0,\n\t\t\tRK3568_CLKSEL_CON(37), 12, 4, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(20), 2, GFLAGS),\n\tCOMPOSITE(ACLK_VOP_PRE, \"aclk_vop_pre\", cpll_gpll_hpll_vpll_p, 0,\n\t\t\tRK3568_CLKSEL_CON(38), 6, 2, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(20), 6, GFLAGS),\n\tGATE(ACLK_VOP, \"aclk_vop\", \"aclk_vop_pre\", 0,\n\t\t\tRK3568_CLKGATE_CON(20), 8, GFLAGS),\n\tGATE(HCLK_VOP, \"hclk_vop\", \"hclk_vo\", 0,\n\t\t\tRK3568_CLKGATE_CON(20), 9, GFLAGS),\n\tCOMPOSITE(DCLK_VOP0, \"dclk_vop0\", hpll_vpll_gpll_cpll_p, CLK_SET_RATE_NO_REPARENT,\n\t\t\tRK3568_CLKSEL_CON(39), 10, 2, MFLAGS, 0, 8, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(20), 10, GFLAGS),\n\tCOMPOSITE(DCLK_VOP1, \"dclk_vop1\", hpll_vpll_gpll_cpll_p, CLK_SET_RATE_NO_REPARENT,\n\t\t\tRK3568_CLKSEL_CON(40), 10, 2, MFLAGS, 0, 8, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(20), 11, GFLAGS),\n\tCOMPOSITE(DCLK_VOP2, \"dclk_vop2\", hpll_vpll_gpll_cpll_p, CLK_SET_RATE_NO_REPARENT,\n\t\t\tRK3568_CLKSEL_CON(41), 10, 2, MFLAGS, 0, 8, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(20), 12, GFLAGS),\n\tGATE(CLK_VOP_PWM, \"clk_vop_pwm\", \"xin24m\", 0,\n\t\t\tRK3568_CLKGATE_CON(20), 13, GFLAGS),\n\tGATE(ACLK_HDCP, \"aclk_hdcp\", \"aclk_vo\", 0,\n\t\t\tRK3568_CLKGATE_CON(21), 0, GFLAGS),\n\tGATE(HCLK_HDCP, \"hclk_hdcp\", \"hclk_vo\", 0,\n\t\t\tRK3568_CLKGATE_CON(21), 1, GFLAGS),\n\tGATE(PCLK_HDCP, \"pclk_hdcp\", \"pclk_vo\", 0,\n\t\t\tRK3568_CLKGATE_CON(21), 2, GFLAGS),\n\tGATE(PCLK_HDMI_HOST, \"pclk_hdmi_host\", \"pclk_vo\", 0,\n\t\t\tRK3568_CLKGATE_CON(21), 3, GFLAGS),\n\tGATE(CLK_HDMI_SFR, \"clk_hdmi_sfr\", \"xin24m\", 0,\n\t\t\tRK3568_CLKGATE_CON(21), 4, GFLAGS),\n\tGATE(CLK_HDMI_CEC, \"clk_hdmi_cec\", \"clk_rtc_32k\", 0,\n\t\t\tRK3568_CLKGATE_CON(21), 5, GFLAGS),\n\tGATE(PCLK_DSITX_0, \"pclk_dsitx_0\", \"pclk_vo\", 0,\n\t\t\tRK3568_CLKGATE_CON(21), 6, GFLAGS),\n\tGATE(PCLK_DSITX_1, \"pclk_dsitx_1\", \"pclk_vo\", 0,\n\t\t\tRK3568_CLKGATE_CON(21), 7, GFLAGS),\n\tGATE(PCLK_EDP_CTRL, \"pclk_edp_ctrl\", \"pclk_vo\", 0,\n\t\t\tRK3568_CLKGATE_CON(21), 8, GFLAGS),\n\tCOMPOSITE_NODIV(CLK_EDP_200M, \"clk_edp_200m\", gpll200_gpll150_cpll125_p, 0,\n\t\t\tRK3568_CLKSEL_CON(38), 8, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(21), 9, GFLAGS),\n\n\t \n\tCOMPOSITE(ACLK_VPU_PRE, \"aclk_vpu_pre\", gpll_cpll_p, 0,\n\t\t\tRK3568_CLKSEL_CON(42), 7, 1, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(22), 0, GFLAGS),\n\tCOMPOSITE_NOMUX(HCLK_VPU_PRE, \"hclk_vpu_pre\", \"aclk_vpu_pre\", 0,\n\t\t\tRK3568_CLKSEL_CON(42), 8, 4, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(22), 1, GFLAGS),\n\tGATE(ACLK_VPU, \"aclk_vpu\", \"aclk_vpu_pre\", 0,\n\t\t\tRK3568_CLKGATE_CON(22), 4, GFLAGS),\n\tGATE(HCLK_VPU, \"hclk_vpu\", \"hclk_vpu_pre\", 0,\n\t\t\tRK3568_CLKGATE_CON(22), 5, GFLAGS),\n\n\t \n\tCOMPOSITE_NODIV(ACLK_RGA_PRE, \"aclk_rga_pre\", gpll300_cpll250_gpll100_xin24m_p, 0,\n\t\t\tRK3568_CLKSEL_CON(43), 0, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(23), 0, GFLAGS),\n\tCOMPOSITE_NOMUX(HCLK_RGA_PRE, \"hclk_rga_pre\", \"aclk_rga_pre\", 0,\n\t\t\tRK3568_CLKSEL_CON(43), 8, 4, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(23), 1, GFLAGS),\n\tCOMPOSITE_NOMUX(PCLK_RGA_PRE, \"pclk_rga_pre\", \"aclk_rga_pre\", 0,\n\t\t\tRK3568_CLKSEL_CON(43), 12, 4, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(22), 12, GFLAGS),\n\tGATE(ACLK_RGA, \"aclk_rga\", \"aclk_rga_pre\", 0,\n\t\t\tRK3568_CLKGATE_CON(23), 4, GFLAGS),\n\tGATE(HCLK_RGA, \"hclk_rga\", \"hclk_rga_pre\", 0,\n\t\t\tRK3568_CLKGATE_CON(23), 5, GFLAGS),\n\tCOMPOSITE_NODIV(CLK_RGA_CORE, \"clk_rga_core\", gpll300_gpll200_gpll100_p, 0,\n\t\t\tRK3568_CLKSEL_CON(43), 2, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(23), 6, GFLAGS),\n\tGATE(ACLK_IEP, \"aclk_iep\", \"aclk_rga_pre\", 0,\n\t\t\tRK3568_CLKGATE_CON(23), 7, GFLAGS),\n\tGATE(HCLK_IEP, \"hclk_iep\", \"hclk_rga_pre\", 0,\n\t\t\tRK3568_CLKGATE_CON(23), 8, GFLAGS),\n\tCOMPOSITE_NODIV(CLK_IEP_CORE, \"clk_iep_core\", gpll300_gpll200_gpll100_p, 0,\n\t\t\tRK3568_CLKSEL_CON(43), 4, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(23), 9, GFLAGS),\n\tGATE(HCLK_EBC, \"hclk_ebc\", \"hclk_rga_pre\", 0, RK3568_CLKGATE_CON(23), 10, GFLAGS),\n\tCOMPOSITE_NODIV(DCLK_EBC, \"dclk_ebc\", gpll400_cpll333_gpll200_p, 0,\n\t\t\tRK3568_CLKSEL_CON(43), 6, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(23), 11, GFLAGS),\n\tGATE(ACLK_JDEC, \"aclk_jdec\", \"aclk_rga_pre\", 0,\n\t\t\tRK3568_CLKGATE_CON(23), 12, GFLAGS),\n\tGATE(HCLK_JDEC, \"hclk_jdec\", \"hclk_rga_pre\", 0,\n\t\t\tRK3568_CLKGATE_CON(23), 13, GFLAGS),\n\tGATE(ACLK_JENC, \"aclk_jenc\", \"aclk_rga_pre\", 0,\n\t\t\tRK3568_CLKGATE_CON(23), 14, GFLAGS),\n\tGATE(HCLK_JENC, \"hclk_jenc\", \"hclk_rga_pre\", 0,\n\t\t\tRK3568_CLKGATE_CON(23), 15, GFLAGS),\n\tGATE(PCLK_EINK, \"pclk_eink\", \"pclk_rga_pre\", 0,\n\t\t\tRK3568_CLKGATE_CON(22), 14, GFLAGS),\n\tGATE(HCLK_EINK, \"hclk_eink\", \"hclk_rga_pre\", 0,\n\t\t\tRK3568_CLKGATE_CON(22), 15, GFLAGS),\n\n\t \n\tCOMPOSITE(ACLK_RKVENC_PRE, \"aclk_rkvenc_pre\", gpll_cpll_npll_p, 0,\n\t\t\tRK3568_CLKSEL_CON(44), 6, 2, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(24), 0, GFLAGS),\n\tCOMPOSITE_NOMUX(HCLK_RKVENC_PRE, \"hclk_rkvenc_pre\", \"aclk_rkvenc_pre\", 0,\n\t\t\tRK3568_CLKSEL_CON(44), 8, 4, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(24), 1, GFLAGS),\n\tGATE(ACLK_RKVENC, \"aclk_rkvenc\", \"aclk_rkvenc_pre\", 0,\n\t\t\tRK3568_CLKGATE_CON(24), 6, GFLAGS),\n\tGATE(HCLK_RKVENC, \"hclk_rkvenc\", \"hclk_rkvenc_pre\", 0,\n\t\t\tRK3568_CLKGATE_CON(24), 7, GFLAGS),\n\tCOMPOSITE(CLK_RKVENC_CORE, \"clk_rkvenc_core\", gpll_cpll_npll_vpll_p, 0,\n\t\t\tRK3568_CLKSEL_CON(45), 14, 2, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(24), 8, GFLAGS),\n\tCOMPOSITE(ACLK_RKVDEC_PRE, \"aclk_rkvdec_pre\", aclk_rkvdec_pre_p, CLK_SET_RATE_NO_REPARENT,\n\t\t\tRK3568_CLKSEL_CON(47), 7, 1, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(25), 0, GFLAGS),\n\tCOMPOSITE_NOMUX(HCLK_RKVDEC_PRE, \"hclk_rkvdec_pre\", \"aclk_rkvdec_pre\", 0,\n\t\t\tRK3568_CLKSEL_CON(47), 8, 4, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(25), 1, GFLAGS),\n\tGATE(ACLK_RKVDEC, \"aclk_rkvdec\", \"aclk_rkvdec_pre\", 0,\n\t\t\tRK3568_CLKGATE_CON(25), 4, GFLAGS),\n\tGATE(HCLK_RKVDEC, \"hclk_rkvdec\", \"hclk_rkvdec_pre\", 0,\n\t\t\tRK3568_CLKGATE_CON(25), 5, GFLAGS),\n\tCOMPOSITE(CLK_RKVDEC_CA, \"clk_rkvdec_ca\", gpll_cpll_npll_vpll_p, 0,\n\t\t\tRK3568_CLKSEL_CON(48), 6, 2, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(25), 6, GFLAGS),\n\tCOMPOSITE(CLK_RKVDEC_CORE, \"clk_rkvdec_core\", clk_rkvdec_core_p, CLK_SET_RATE_NO_REPARENT,\n\t\t\tRK3568_CLKSEL_CON(49), 14, 2, MFLAGS, 8, 5, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(25), 7, GFLAGS),\n\tCOMPOSITE(CLK_RKVDEC_HEVC_CA, \"clk_rkvdec_hevc_ca\", gpll_cpll_npll_vpll_p, 0,\n\t\t\tRK3568_CLKSEL_CON(49), 6, 2, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(25), 8, GFLAGS),\n\n\t \n\tCOMPOSITE_NODIV(ACLK_BUS, \"aclk_bus\", gpll200_gpll150_gpll100_xin24m_p, 0,\n\t\t\tRK3568_CLKSEL_CON(50), 0, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(26), 0, GFLAGS),\n\tCOMPOSITE_NODIV(PCLK_BUS, \"pclk_bus\", gpll100_gpll75_cpll50_xin24m_p, 0,\n\t\t\tRK3568_CLKSEL_CON(50), 4, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(26), 1, GFLAGS),\n\tGATE(PCLK_TSADC, \"pclk_tsadc\", \"pclk_bus\", 0,\n\t\t\tRK3568_CLKGATE_CON(26), 4, GFLAGS),\n\tCOMPOSITE(CLK_TSADC_TSEN, \"clk_tsadc_tsen\", xin24m_gpll100_cpll100_p, 0,\n\t\t\tRK3568_CLKSEL_CON(51), 4, 2, MFLAGS, 0, 3, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(26), 5, GFLAGS),\n\tCOMPOSITE_NOMUX(CLK_TSADC, \"clk_tsadc\", \"clk_tsadc_tsen\", 0,\n\t\t\tRK3568_CLKSEL_CON(51), 8, 7, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(26), 6, GFLAGS),\n\tGATE(PCLK_SARADC, \"pclk_saradc\", \"pclk_bus\", 0,\n\t\t\tRK3568_CLKGATE_CON(26), 7, GFLAGS),\n\tGATE(CLK_SARADC, \"clk_saradc\", \"xin24m\", 0,\n\t\t\tRK3568_CLKGATE_CON(26), 8, GFLAGS),\n\tGATE(PCLK_SCR, \"pclk_scr\", \"pclk_bus\", CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKGATE_CON(26), 12, GFLAGS),\n\tGATE(PCLK_WDT_NS, \"pclk_wdt_ns\", \"pclk_bus\", 0,\n\t\t\tRK3568_CLKGATE_CON(26), 13, GFLAGS),\n\tGATE(TCLK_WDT_NS, \"tclk_wdt_ns\", \"xin24m\", 0,\n\t\t\tRK3568_CLKGATE_CON(26), 14, GFLAGS),\n\tGATE(ACLK_MCU, \"aclk_mcu\", \"aclk_bus\", CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKGATE_CON(32), 13, GFLAGS),\n\tGATE(PCLK_INTMUX, \"pclk_intmux\", \"pclk_bus\", CLK_IGNORE_UNUSED,\n\t\t\tRK3568_CLKGATE_CON(32), 14, GFLAGS),\n\tGATE(PCLK_MAILBOX, \"pclk_mailbox\", \"pclk_bus\", 0,\n\t\t\tRK3568_CLKGATE_CON(32), 15, GFLAGS),\n\n\tGATE(PCLK_UART1, \"pclk_uart1\", \"pclk_bus\", 0,\n\t\t\tRK3568_CLKGATE_CON(27), 12, GFLAGS),\n\tCOMPOSITE(CLK_UART1_SRC, \"clk_uart1_src\", gpll_cpll_usb480m_p, 0,\n\t\t\tRK3568_CLKSEL_CON(52), 8, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(27), 13, GFLAGS),\n\tCOMPOSITE_FRACMUX(CLK_UART1_FRAC, \"clk_uart1_frac\", \"clk_uart1_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(53), 0,\n\t\t\tRK3568_CLKGATE_CON(27), 14, GFLAGS,\n\t\t\t&rk3568_uart1_fracmux),\n\tGATE(SCLK_UART1, \"sclk_uart1\", \"sclk_uart1_mux\", 0,\n\t\t\tRK3568_CLKGATE_CON(27), 15, GFLAGS),\n\n\tGATE(PCLK_UART2, \"pclk_uart2\", \"pclk_bus\", 0,\n\t\t\tRK3568_CLKGATE_CON(28), 0, GFLAGS),\n\tCOMPOSITE(CLK_UART2_SRC, \"clk_uart2_src\", gpll_cpll_usb480m_p, 0,\n\t\t\tRK3568_CLKSEL_CON(54), 8, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(28), 1, GFLAGS),\n\tCOMPOSITE_FRACMUX(CLK_UART2_FRAC, \"clk_uart2_frac\", \"clk_uart2_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(55), 0,\n\t\t\tRK3568_CLKGATE_CON(28), 2, GFLAGS,\n\t\t\t&rk3568_uart2_fracmux),\n\tGATE(SCLK_UART2, \"sclk_uart2\", \"sclk_uart2_mux\", 0,\n\t\t\tRK3568_CLKGATE_CON(28), 3, GFLAGS),\n\n\tGATE(PCLK_UART3, \"pclk_uart3\", \"pclk_bus\", 0,\n\t\t\tRK3568_CLKGATE_CON(28), 4, GFLAGS),\n\tCOMPOSITE(CLK_UART3_SRC, \"clk_uart3_src\", gpll_cpll_usb480m_p, 0,\n\t\t\tRK3568_CLKSEL_CON(56), 8, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(28), 5, GFLAGS),\n\tCOMPOSITE_FRACMUX(CLK_UART3_FRAC, \"clk_uart3_frac\", \"clk_uart3_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(57), 0,\n\t\t\tRK3568_CLKGATE_CON(28), 6, GFLAGS,\n\t\t\t&rk3568_uart3_fracmux),\n\tGATE(SCLK_UART3, \"sclk_uart3\", \"sclk_uart3_mux\", 0,\n\t\t\tRK3568_CLKGATE_CON(28), 7, GFLAGS),\n\n\tGATE(PCLK_UART4, \"pclk_uart4\", \"pclk_bus\", 0,\n\t\t\tRK3568_CLKGATE_CON(28), 8, GFLAGS),\n\tCOMPOSITE(CLK_UART4_SRC, \"clk_uart4_src\", gpll_cpll_usb480m_p, 0,\n\t\t\tRK3568_CLKSEL_CON(58), 8, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(28), 9, GFLAGS),\n\tCOMPOSITE_FRACMUX(CLK_UART4_FRAC, \"clk_uart4_frac\", \"clk_uart4_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(59), 0,\n\t\t\tRK3568_CLKGATE_CON(28), 10, GFLAGS,\n\t\t\t&rk3568_uart4_fracmux),\n\tGATE(SCLK_UART4, \"sclk_uart4\", \"sclk_uart4_mux\", 0,\n\t\t\tRK3568_CLKGATE_CON(28), 11, GFLAGS),\n\n\tGATE(PCLK_UART5, \"pclk_uart5\", \"pclk_bus\", 0,\n\t\t\tRK3568_CLKGATE_CON(28), 12, GFLAGS),\n\tCOMPOSITE(CLK_UART5_SRC, \"clk_uart5_src\", gpll_cpll_usb480m_p, 0,\n\t\t\tRK3568_CLKSEL_CON(60), 8, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(28), 13, GFLAGS),\n\tCOMPOSITE_FRACMUX(CLK_UART5_FRAC, \"clk_uart5_frac\", \"clk_uart5_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(61), 0,\n\t\t\tRK3568_CLKGATE_CON(28), 14, GFLAGS,\n\t\t\t&rk3568_uart5_fracmux),\n\tGATE(SCLK_UART5, \"sclk_uart5\", \"sclk_uart5_mux\", 0,\n\t\t\tRK3568_CLKGATE_CON(28), 15, GFLAGS),\n\n\tGATE(PCLK_UART6, \"pclk_uart6\", \"pclk_bus\", 0,\n\t\t\tRK3568_CLKGATE_CON(29), 0, GFLAGS),\n\tCOMPOSITE(CLK_UART6_SRC, \"clk_uart6_src\", gpll_cpll_usb480m_p, 0,\n\t\t\tRK3568_CLKSEL_CON(62), 8, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(29), 1, GFLAGS),\n\tCOMPOSITE_FRACMUX(CLK_UART6_FRAC, \"clk_uart6_frac\", \"clk_uart6_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(63), 0,\n\t\t\tRK3568_CLKGATE_CON(29), 2, GFLAGS,\n\t\t\t&rk3568_uart6_fracmux),\n\tGATE(SCLK_UART6, \"sclk_uart6\", \"sclk_uart6_mux\", 0,\n\t\t\tRK3568_CLKGATE_CON(29), 3, GFLAGS),\n\n\tGATE(PCLK_UART7, \"pclk_uart7\", \"pclk_bus\", 0,\n\t\t\tRK3568_CLKGATE_CON(29), 4, GFLAGS),\n\tCOMPOSITE(CLK_UART7_SRC, \"clk_uart7_src\", gpll_cpll_usb480m_p, 0,\n\t\t\tRK3568_CLKSEL_CON(64), 8, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(29), 5, GFLAGS),\n\tCOMPOSITE_FRACMUX(CLK_UART7_FRAC, \"clk_uart7_frac\", \"clk_uart7_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(65), 0,\n\t\t\tRK3568_CLKGATE_CON(29), 6, GFLAGS,\n\t\t\t&rk3568_uart7_fracmux),\n\tGATE(SCLK_UART7, \"sclk_uart7\", \"sclk_uart7_mux\", 0,\n\t\t\tRK3568_CLKGATE_CON(29), 7, GFLAGS),\n\n\tGATE(PCLK_UART8, \"pclk_uart8\", \"pclk_bus\", 0,\n\t\t\tRK3568_CLKGATE_CON(29), 8, GFLAGS),\n\tCOMPOSITE(CLK_UART8_SRC, \"clk_uart8_src\", gpll_cpll_usb480m_p, 0,\n\t\t\tRK3568_CLKSEL_CON(66), 8, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(29), 9, GFLAGS),\n\tCOMPOSITE_FRACMUX(CLK_UART8_FRAC, \"clk_uart8_frac\", \"clk_uart8_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(67), 0,\n\t\t\tRK3568_CLKGATE_CON(29), 10, GFLAGS,\n\t\t\t&rk3568_uart8_fracmux),\n\tGATE(SCLK_UART8, \"sclk_uart8\", \"sclk_uart8_mux\", 0,\n\t\t\tRK3568_CLKGATE_CON(29), 11, GFLAGS),\n\n\tGATE(PCLK_UART9, \"pclk_uart9\", \"pclk_bus\", 0,\n\t\t\tRK3568_CLKGATE_CON(29), 12, GFLAGS),\n\tCOMPOSITE(CLK_UART9_SRC, \"clk_uart9_src\", gpll_cpll_usb480m_p, 0,\n\t\t\tRK3568_CLKSEL_CON(68), 8, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(29), 13, GFLAGS),\n\tCOMPOSITE_FRACMUX(CLK_UART9_FRAC, \"clk_uart9_frac\", \"clk_uart9_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK3568_CLKSEL_CON(69), 0,\n\t\t\tRK3568_CLKGATE_CON(29), 14, GFLAGS,\n\t\t\t&rk3568_uart9_fracmux),\n\tGATE(SCLK_UART9, \"sclk_uart9\", \"sclk_uart9_mux\", 0,\n\t\t\tRK3568_CLKGATE_CON(29), 15, GFLAGS),\n\n\tGATE(PCLK_CAN0, \"pclk_can0\", \"pclk_bus\", 0,\n\t\t\tRK3568_CLKGATE_CON(27), 5, GFLAGS),\n\tCOMPOSITE(CLK_CAN0, \"clk_can0\", gpll_cpll_p, 0,\n\t\t\tRK3568_CLKSEL_CON(70), 7, 1, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(27), 6, GFLAGS),\n\tGATE(PCLK_CAN1, \"pclk_can1\", \"pclk_bus\", 0,\n\t\t\tRK3568_CLKGATE_CON(27), 7, GFLAGS),\n\tCOMPOSITE(CLK_CAN1, \"clk_can1\", gpll_cpll_p, 0,\n\t\t\tRK3568_CLKSEL_CON(70), 15, 1, MFLAGS, 8, 5, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(27), 8, GFLAGS),\n\tGATE(PCLK_CAN2, \"pclk_can2\", \"pclk_bus\", 0,\n\t\t\tRK3568_CLKGATE_CON(27), 9, GFLAGS),\n\tCOMPOSITE(CLK_CAN2, \"clk_can2\", gpll_cpll_p, 0,\n\t\t\tRK3568_CLKSEL_CON(71), 7, 1, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK3568_CLKGATE_CON(27), 10, GFLAGS),\n\tCOMPOSITE_NODIV(CLK_I2C, \"clk_i2c\", clk_i2c_p, 0,\n\t\t\tRK3568_CLKSEL_CON(71), 8, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(32), 10, GFLAGS),\n\tGATE(PCLK_I2C1, \"pclk_i2c1\", \"pclk_bus\", 0,\n\t\t\tRK3568_CLKGATE_CON(30), 0, GFLAGS),\n\tGATE(CLK_I2C1, \"clk_i2c1\", \"clk_i2c\", 0,\n\t\t\tRK3568_CLKGATE_CON(30), 1, GFLAGS),\n\tGATE(PCLK_I2C2, \"pclk_i2c2\", \"pclk_bus\", 0,\n\t\t\tRK3568_CLKGATE_CON(30), 2, GFLAGS),\n\tGATE(CLK_I2C2, \"clk_i2c2\", \"clk_i2c\", 0,\n\t\t\tRK3568_CLKGATE_CON(30), 3, GFLAGS),\n\tGATE(PCLK_I2C3, \"pclk_i2c3\", \"pclk_bus\", 0,\n\t\t\tRK3568_CLKGATE_CON(30), 4, GFLAGS),\n\tGATE(CLK_I2C3, \"clk_i2c3\", \"clk_i2c\", 0,\n\t\t\tRK3568_CLKGATE_CON(30), 5, GFLAGS),\n\tGATE(PCLK_I2C4, \"pclk_i2c4\", \"pclk_bus\", 0,\n\t\t\tRK3568_CLKGATE_CON(30), 6, GFLAGS),\n\tGATE(CLK_I2C4, \"clk_i2c4\", \"clk_i2c\", 0,\n\t\t\tRK3568_CLKGATE_CON(30), 7, GFLAGS),\n\tGATE(PCLK_I2C5, \"pclk_i2c5\", \"pclk_bus\", 0,\n\t\t\tRK3568_CLKGATE_CON(30), 8, GFLAGS),\n\tGATE(CLK_I2C5, \"clk_i2c5\", \"clk_i2c\", 0,\n\t\t\tRK3568_CLKGATE_CON(30), 9, GFLAGS),\n\tGATE(PCLK_SPI0, \"pclk_spi0\", \"pclk_bus\", 0,\n\t\t\tRK3568_CLKGATE_CON(30), 10, GFLAGS),\n\tCOMPOSITE_NODIV(CLK_SPI0, \"clk_spi0\", gpll200_xin24m_cpll100_p, 0,\n\t\t\tRK3568_CLKSEL_CON(72), 0, 1, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(30), 11, GFLAGS),\n\tGATE(PCLK_SPI1, \"pclk_spi1\", \"pclk_bus\", 0,\n\t\t\tRK3568_CLKGATE_CON(30), 12, GFLAGS),\n\tCOMPOSITE_NODIV(CLK_SPI1, \"clk_spi1\", gpll200_xin24m_cpll100_p, 0,\n\t\t\tRK3568_CLKSEL_CON(72), 2, 1, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(30), 13, GFLAGS),\n\tGATE(PCLK_SPI2, \"pclk_spi2\", \"pclk_bus\", 0,\n\t\t\tRK3568_CLKGATE_CON(30), 14, GFLAGS),\n\tCOMPOSITE_NODIV(CLK_SPI2, \"clk_spi2\", gpll200_xin24m_cpll100_p, 0,\n\t\t\tRK3568_CLKSEL_CON(72), 4, 1, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(30), 15, GFLAGS),\n\tGATE(PCLK_SPI3, \"pclk_spi3\", \"pclk_bus\", 0,\n\t\t\tRK3568_CLKGATE_CON(31), 0, GFLAGS),\n\tCOMPOSITE_NODIV(CLK_SPI3, \"clk_spi3\", gpll200_xin24m_cpll100_p, 0,\n\t\t\tRK3568_CLKSEL_CON(72), 6, 1, MFLAGS, RK3568_CLKGATE_CON(31), 1, GFLAGS),\n\tGATE(PCLK_PWM1, \"pclk_pwm1\", \"pclk_bus\", 0, RK3568_CLKGATE_CON(31), 10, GFLAGS),\n\tCOMPOSITE_NODIV(CLK_PWM1, \"clk_pwm1\", gpll100_xin24m_cpll100_p, 0,\n\t\t\tRK3568_CLKSEL_CON(72), 8, 1, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(31), 11, GFLAGS),\n\tGATE(CLK_PWM1_CAPTURE, \"clk_pwm1_capture\", \"xin24m\", 0,\n\t\t\tRK3568_CLKGATE_CON(31), 12, GFLAGS),\n\tGATE(PCLK_PWM2, \"pclk_pwm2\", \"pclk_bus\", 0,\n\t\t\tRK3568_CLKGATE_CON(31), 13, GFLAGS),\n\tCOMPOSITE_NODIV(CLK_PWM2, \"clk_pwm2\", gpll100_xin24m_cpll100_p, 0,\n\t\t\tRK3568_CLKSEL_CON(72), 10, 1, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(31), 14, GFLAGS),\n\tGATE(CLK_PWM2_CAPTURE, \"clk_pwm2_capture\", \"xin24m\", 0,\n\t\t\tRK3568_CLKGATE_CON(31), 15, GFLAGS),\n\tGATE(PCLK_PWM3, \"pclk_pwm3\", \"pclk_bus\", 0,\n\t\t\tRK3568_CLKGATE_CON(32), 0, GFLAGS),\n\tCOMPOSITE_NODIV(CLK_PWM3, \"clk_pwm3\", gpll100_xin24m_cpll100_p, 0,\n\t\t\tRK3568_CLKSEL_CON(72), 12, 1, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(32), 1, GFLAGS),\n\tGATE(CLK_PWM3_CAPTURE, \"clk_pwm3_capture\", \"xin24m\", 0,\n\t\t\tRK3568_CLKGATE_CON(32), 2, GFLAGS),\n\tCOMPOSITE_NODIV(DBCLK_GPIO, \"dbclk_gpio\", xin24m_32k_p, 0,\n\t\t\tRK3568_CLKSEL_CON(72), 14, 1, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(32), 11, GFLAGS),\n\tGATE(PCLK_GPIO1, \"pclk_gpio1\", \"pclk_bus\", 0,\n\t\t\tRK3568_CLKGATE_CON(31), 2, GFLAGS),\n\tGATE(DBCLK_GPIO1, \"dbclk_gpio1\", \"dbclk_gpio\", 0,\n\t\t\tRK3568_CLKGATE_CON(31), 3, GFLAGS),\n\tGATE(PCLK_GPIO2, \"pclk_gpio2\", \"pclk_bus\", 0,\n\t\t\tRK3568_CLKGATE_CON(31), 4, GFLAGS),\n\tGATE(DBCLK_GPIO2, \"dbclk_gpio2\", \"dbclk_gpio\", 0,\n\t\t\tRK3568_CLKGATE_CON(31), 5, GFLAGS),\n\tGATE(PCLK_GPIO3, \"pclk_gpio3\", \"pclk_bus\", 0,\n\t\t\tRK3568_CLKGATE_CON(31), 6, GFLAGS),\n\tGATE(DBCLK_GPIO3, \"dbclk_gpio3\", \"dbclk_gpio\", 0,\n\t\t\tRK3568_CLKGATE_CON(31), 7, GFLAGS),\n\tGATE(PCLK_GPIO4, \"pclk_gpio4\", \"pclk_bus\", 0,\n\t\t\tRK3568_CLKGATE_CON(31), 8, GFLAGS),\n\tGATE(DBCLK_GPIO4, \"dbclk_gpio4\", \"dbclk_gpio\", 0,\n\t\t\tRK3568_CLKGATE_CON(31), 9, GFLAGS),\n\tGATE(PCLK_TIMER, \"pclk_timer\", \"pclk_bus\", 0,\n\t\t\tRK3568_CLKGATE_CON(32), 3, GFLAGS),\n\tGATE(CLK_TIMER0, \"clk_timer0\", \"xin24m\", 0,\n\t\t\tRK3568_CLKGATE_CON(32), 4, GFLAGS),\n\tGATE(CLK_TIMER1, \"clk_timer1\", \"xin24m\", 0,\n\t\t\tRK3568_CLKGATE_CON(32), 5, GFLAGS),\n\tGATE(CLK_TIMER2, \"clk_timer2\", \"xin24m\", 0,\n\t\t\tRK3568_CLKGATE_CON(32), 6, GFLAGS),\n\tGATE(CLK_TIMER3, \"clk_timer3\", \"xin24m\", 0,\n\t\t\tRK3568_CLKGATE_CON(32), 7, GFLAGS),\n\tGATE(CLK_TIMER4, \"clk_timer4\", \"xin24m\", 0,\n\t\t\tRK3568_CLKGATE_CON(32), 8, GFLAGS),\n\tGATE(CLK_TIMER5, \"clk_timer5\", \"xin24m\", 0,\n\t\t\tRK3568_CLKGATE_CON(32), 9, GFLAGS),\n\n\t \n\tCOMPOSITE_NODIV(ACLK_TOP_HIGH, \"aclk_top_high\", cpll500_gpll400_gpll300_xin24m_p, 0,\n\t\t\tRK3568_CLKSEL_CON(73), 0, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(33), 0, GFLAGS),\n\tCOMPOSITE_NODIV(ACLK_TOP_LOW, \"aclk_top_low\", gpll400_gpll300_gpll200_xin24m_p, 0,\n\t\t\tRK3568_CLKSEL_CON(73), 4, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(33), 1, GFLAGS),\n\tCOMPOSITE_NODIV(HCLK_TOP, \"hclk_top\", gpll150_gpll100_gpll75_xin24m_p, 0,\n\t\t\tRK3568_CLKSEL_CON(73), 8, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(33), 2, GFLAGS),\n\tCOMPOSITE_NODIV(PCLK_TOP, \"pclk_top\", gpll100_gpll75_cpll50_xin24m_p, 0,\n\t\t\tRK3568_CLKSEL_CON(73), 12, 2, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(33), 3, GFLAGS),\n\tGATE(PCLK_PCIE30PHY, \"pclk_pcie30phy\", \"pclk_top\", 0,\n\t\t\tRK3568_CLKGATE_CON(33), 8, GFLAGS),\n\tCOMPOSITE_NODIV(CLK_OPTC_ARB, \"clk_optc_arb\", xin24m_cpll100_p, 0,\n\t\t\tRK3568_CLKSEL_CON(73), 15, 1, MFLAGS,\n\t\t\tRK3568_CLKGATE_CON(33), 9, GFLAGS),\n\tGATE(PCLK_MIPICSIPHY, \"pclk_mipicsiphy\", \"pclk_top\", 0,\n\t\t\tRK3568_CLKGATE_CON(33), 13, GFLAGS),\n\tGATE(PCLK_MIPIDSIPHY0, \"pclk_mipidsiphy0\", \"pclk_top\", 0,\n\t\t\tRK3568_CLKGATE_CON(33), 14, GFLAGS),\n\tGATE(PCLK_MIPIDSIPHY1, \"pclk_mipidsiphy1\", \"pclk_top\", 0,\n\t\t\tRK3568_CLKGATE_CON(33), 15, GFLAGS),\n\tGATE(PCLK_PIPEPHY0, \"pclk_pipephy0\", \"pclk_top\", 0,\n\t\t\tRK3568_CLKGATE_CON(34), 4, GFLAGS),\n\tGATE(PCLK_PIPEPHY1, \"pclk_pipephy1\", \"pclk_top\", 0,\n\t\t\tRK3568_CLKGATE_CON(34), 5, GFLAGS),\n\tGATE(PCLK_PIPEPHY2, \"pclk_pipephy2\", \"pclk_top\", 0,\n\t\t\tRK3568_CLKGATE_CON(34), 6, GFLAGS),\n\tGATE(PCLK_CPU_BOOST, \"pclk_cpu_boost\", \"pclk_top\", 0,\n\t\t\tRK3568_CLKGATE_CON(34), 11, GFLAGS),\n\tGATE(CLK_CPU_BOOST, \"clk_cpu_boost\", \"xin24m\", 0,\n\t\t\tRK3568_CLKGATE_CON(34), 12, GFLAGS),\n\tGATE(PCLK_OTPPHY, \"pclk_otpphy\", \"pclk_top\", 0,\n\t\t\tRK3568_CLKGATE_CON(34), 13, GFLAGS),\n\tGATE(PCLK_EDPPHY_GRF, \"pclk_edpphy_grf\", \"pclk_top\", 0,\n\t\t\tRK3568_CLKGATE_CON(34), 14, GFLAGS),\n};\n\nstatic struct rockchip_clk_branch rk3568_clk_pmu_branches[] __initdata = {\n\t \n\tFACTOR(0, \"ppll_ph0\", \"ppll\", 0, 1, 2),\n\tFACTOR(0, \"ppll_ph180\", \"ppll\", 0, 1, 2),\n\tFACTOR(0, \"hpll_ph0\", \"hpll\", 0, 1, 2),\n\n\tMUX(CLK_PDPMU, \"clk_pdpmu\", clk_pdpmu_p, 0,\n\t\t\tRK3568_PMU_CLKSEL_CON(2), 15, 1, MFLAGS),\n\tCOMPOSITE_NOMUX(PCLK_PDPMU, \"pclk_pdpmu\", \"clk_pdpmu\", 0,\n\t\t\tRK3568_PMU_CLKSEL_CON(2), 0, 5, DFLAGS,\n\t\t\tRK3568_PMU_CLKGATE_CON(0), 2, GFLAGS),\n\tGATE(PCLK_PMU, \"pclk_pmu\", \"pclk_pdpmu\", 0,\n\t\t\tRK3568_PMU_CLKGATE_CON(0), 6, GFLAGS),\n\tGATE(CLK_PMU, \"clk_pmu\", \"xin24m\", 0,\n\t\t\tRK3568_PMU_CLKGATE_CON(0), 7, GFLAGS),\n\tGATE(PCLK_I2C0, \"pclk_i2c0\", \"pclk_pdpmu\", 0,\n\t\t\tRK3568_PMU_CLKGATE_CON(1), 0, GFLAGS),\n\tCOMPOSITE_NOMUX(CLK_I2C0, \"clk_i2c0\", \"clk_pdpmu\", 0,\n\t\t\tRK3568_PMU_CLKSEL_CON(3), 0, 7, DFLAGS,\n\t\t\tRK3568_PMU_CLKGATE_CON(1), 1, GFLAGS),\n\tGATE(PCLK_UART0, \"pclk_uart0\", \"pclk_pdpmu\", 0,\n\t\t\tRK3568_PMU_CLKGATE_CON(1), 2, GFLAGS),\n\n\tCOMPOSITE_FRACMUX(CLK_RTC32K_FRAC, \"clk_rtc32k_frac\", \"xin24m\", CLK_IGNORE_UNUSED,\n\t\t\tRK3568_PMU_CLKSEL_CON(1), 0,\n\t\t\tRK3568_PMU_CLKGATE_CON(0), 1, GFLAGS,\n\t\t\t&rk3568_rtc32k_pmu_fracmux),\n\n\tCOMPOSITE_NOMUX(XIN_OSC0_DIV, \"xin_osc0_div\", \"xin24m\", CLK_IGNORE_UNUSED,\n\t\t\tRK3568_PMU_CLKSEL_CON(0), 0, 5, DFLAGS,\n\t\t\tRK3568_PMU_CLKGATE_CON(0), 0, GFLAGS),\n\n\tCOMPOSITE(CLK_UART0_DIV, \"sclk_uart0_div\", ppll_usb480m_cpll_gpll_p, 0,\n\t\t\tRK3568_PMU_CLKSEL_CON(4), 8, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3568_PMU_CLKGATE_CON(1), 3, GFLAGS),\n\tCOMPOSITE_FRACMUX(CLK_UART0_FRAC, \"sclk_uart0_frac\", \"sclk_uart0_div\", CLK_SET_RATE_PARENT,\n\t\t\tRK3568_PMU_CLKSEL_CON(5), 0,\n\t\t\tRK3568_PMU_CLKGATE_CON(1), 4, GFLAGS,\n\t\t\t&rk3568_uart0_fracmux),\n\tGATE(SCLK_UART0, \"sclk_uart0\", \"sclk_uart0_mux\", 0,\n\t\t\tRK3568_PMU_CLKGATE_CON(1), 5, GFLAGS),\n\n\tGATE(PCLK_GPIO0, \"pclk_gpio0\", \"pclk_pdpmu\", 0,\n\t\t\tRK3568_PMU_CLKGATE_CON(1), 9, GFLAGS),\n\tCOMPOSITE_NODIV(DBCLK_GPIO0, \"dbclk_gpio0\", xin24m_32k_p, 0,\n\t\t\tRK3568_PMU_CLKSEL_CON(6), 15, 1, MFLAGS,\n\t\t\tRK3568_PMU_CLKGATE_CON(1), 10, GFLAGS),\n\tGATE(PCLK_PWM0, \"pclk_pwm0\", \"pclk_pdpmu\", 0,\n\t\t\tRK3568_PMU_CLKGATE_CON(1), 6, GFLAGS),\n\tCOMPOSITE(CLK_PWM0, \"clk_pwm0\", clk_pwm0_p, 0,\n\t\t\tRK3568_PMU_CLKSEL_CON(6), 7, 1, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK3568_PMU_CLKGATE_CON(1), 7, GFLAGS),\n\tGATE(CLK_CAPTURE_PWM0_NDFT, \"clk_capture_pwm0_ndft\", \"xin24m\", 0,\n\t\t\tRK3568_PMU_CLKGATE_CON(1), 8, GFLAGS),\n\tGATE(PCLK_PMUPVTM, \"pclk_pmupvtm\", \"pclk_pdpmu\", 0,\n\t\t\tRK3568_PMU_CLKGATE_CON(1), 11, GFLAGS),\n\tGATE(CLK_PMUPVTM, \"clk_pmupvtm\", \"xin24m\", 0,\n\t\t\tRK3568_PMU_CLKGATE_CON(1), 12, GFLAGS),\n\tGATE(CLK_CORE_PMUPVTM, \"clk_core_pmupvtm\", \"xin24m\", 0,\n\t\t\tRK3568_PMU_CLKGATE_CON(1), 13, GFLAGS),\n\tCOMPOSITE_NOMUX(CLK_REF24M, \"clk_ref24m\", \"clk_pdpmu\", 0,\n\t\t\tRK3568_PMU_CLKSEL_CON(7), 0, 6, DFLAGS,\n\t\t\tRK3568_PMU_CLKGATE_CON(2), 0, GFLAGS),\n\tGATE(XIN_OSC0_USBPHY0_G, \"xin_osc0_usbphy0_g\", \"xin24m\", 0,\n\t\t\tRK3568_PMU_CLKGATE_CON(2), 1, GFLAGS),\n\tMUX(CLK_USBPHY0_REF, \"clk_usbphy0_ref\", clk_usbphy0_ref_p, 0,\n\t\t\tRK3568_PMU_CLKSEL_CON(8), 0, 1, MFLAGS),\n\tGATE(XIN_OSC0_USBPHY1_G, \"xin_osc0_usbphy1_g\", \"xin24m\", 0,\n\t\t\tRK3568_PMU_CLKGATE_CON(2), 2, GFLAGS),\n\tMUX(CLK_USBPHY1_REF, \"clk_usbphy1_ref\", clk_usbphy1_ref_p, 0,\n\t\t\tRK3568_PMU_CLKSEL_CON(8), 1, 1, MFLAGS),\n\tGATE(XIN_OSC0_MIPIDSIPHY0_G, \"xin_osc0_mipidsiphy0_g\", \"xin24m\", 0,\n\t\t\tRK3568_PMU_CLKGATE_CON(2), 3, GFLAGS),\n\tMUX(CLK_MIPIDSIPHY0_REF, \"clk_mipidsiphy0_ref\", clk_mipidsiphy0_ref_p, 0,\n\t\t\tRK3568_PMU_CLKSEL_CON(8), 2, 1, MFLAGS),\n\tGATE(XIN_OSC0_MIPIDSIPHY1_G, \"xin_osc0_mipidsiphy1_g\", \"xin24m\", 0,\n\t\t\tRK3568_PMU_CLKGATE_CON(2), 4, GFLAGS),\n\tMUX(CLK_MIPIDSIPHY1_REF, \"clk_mipidsiphy1_ref\", clk_mipidsiphy1_ref_p, 0,\n\t\t\tRK3568_PMU_CLKSEL_CON(8), 3, 1, MFLAGS),\n\tCOMPOSITE_NOMUX(CLK_WIFI_DIV, \"clk_wifi_div\", \"clk_pdpmu\", 0,\n\t\t\tRK3568_PMU_CLKSEL_CON(8), 8, 6, DFLAGS,\n\t\t\tRK3568_PMU_CLKGATE_CON(2), 5, GFLAGS),\n\tGATE(CLK_WIFI_OSC0, \"clk_wifi_osc0\", \"xin24m\", 0,\n\t\t\tRK3568_PMU_CLKGATE_CON(2), 6, GFLAGS),\n\tMUX(CLK_WIFI, \"clk_wifi\", clk_wifi_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3568_PMU_CLKSEL_CON(8), 15, 1, MFLAGS),\n\tCOMPOSITE_NOMUX(CLK_PCIEPHY0_DIV, \"clk_pciephy0_div\", \"ppll_ph0\", 0,\n\t\t\tRK3568_PMU_CLKSEL_CON(9), 0, 3, DFLAGS,\n\t\t\tRK3568_PMU_CLKGATE_CON(2), 7, GFLAGS),\n\tGATE(CLK_PCIEPHY0_OSC0, \"clk_pciephy0_osc0\", \"xin24m\", 0,\n\t\t\tRK3568_PMU_CLKGATE_CON(2), 8, GFLAGS),\n\tMUX(CLK_PCIEPHY0_REF, \"clk_pciephy0_ref\", clk_pciephy0_ref_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3568_PMU_CLKSEL_CON(9), 3, 1, MFLAGS),\n\tCOMPOSITE_NOMUX(CLK_PCIEPHY1_DIV, \"clk_pciephy1_div\", \"ppll_ph0\", 0,\n\t\t\tRK3568_PMU_CLKSEL_CON(9), 4, 3, DFLAGS,\n\t\t\tRK3568_PMU_CLKGATE_CON(2), 9, GFLAGS),\n\tGATE(CLK_PCIEPHY1_OSC0, \"clk_pciephy1_osc0\", \"xin24m\", 0,\n\t\t\tRK3568_PMU_CLKGATE_CON(2), 10, GFLAGS),\n\tMUX(CLK_PCIEPHY1_REF, \"clk_pciephy1_ref\", clk_pciephy1_ref_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3568_PMU_CLKSEL_CON(9), 7, 1, MFLAGS),\n\tCOMPOSITE_NOMUX(CLK_PCIEPHY2_DIV, \"clk_pciephy2_div\", \"ppll_ph0\", 0,\n\t\t\tRK3568_PMU_CLKSEL_CON(9), 8, 3, DFLAGS,\n\t\t\tRK3568_PMU_CLKGATE_CON(2), 11, GFLAGS),\n\tGATE(CLK_PCIEPHY2_OSC0, \"clk_pciephy2_osc0\", \"xin24m\", 0,\n\t\t\tRK3568_PMU_CLKGATE_CON(2), 12, GFLAGS),\n\tMUX(CLK_PCIEPHY2_REF, \"clk_pciephy2_ref\", clk_pciephy2_ref_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3568_PMU_CLKSEL_CON(9), 11, 1, MFLAGS),\n\tGATE(CLK_PCIE30PHY_REF_M, \"clk_pcie30phy_ref_m\", \"ppll_ph0\", 0,\n\t\t\tRK3568_PMU_CLKGATE_CON(2), 13, GFLAGS),\n\tGATE(CLK_PCIE30PHY_REF_N, \"clk_pcie30phy_ref_n\", \"ppll_ph180\", 0,\n\t\t\tRK3568_PMU_CLKGATE_CON(2), 14, GFLAGS),\n\tGATE(XIN_OSC0_EDPPHY_G, \"xin_osc0_edpphy_g\", \"xin24m\", 0,\n\t\t\tRK3568_PMU_CLKGATE_CON(2), 15, GFLAGS),\n\tMUX(CLK_HDMI_REF, \"clk_hdmi_ref\", clk_hdmi_ref_p, CLK_SET_RATE_PARENT,\n\t\t\tRK3568_PMU_CLKSEL_CON(8), 7, 1, MFLAGS),\n};\n\nstatic const char *const rk3568_cru_critical_clocks[] __initconst = {\n\t\"armclk\",\n\t\"pclk_core_pre\",\n\t\"aclk_bus\",\n\t\"pclk_bus\",\n\t\"aclk_top_high\",\n\t\"aclk_top_low\",\n\t\"hclk_top\",\n\t\"pclk_top\",\n\t\"aclk_perimid\",\n\t\"hclk_perimid\",\n\t\"aclk_secure_flash\",\n\t\"hclk_secure_flash\",\n\t\"aclk_core_niu2bus\",\n\t\"npll\",\n\t\"clk_optc_arb\",\n\t\"hclk_php\",\n\t\"pclk_php\",\n\t\"hclk_usb\",\n\t\"hclk_vo\",\n};\n\nstatic const char *const rk3568_pmucru_critical_clocks[] __initconst = {\n\t\"pclk_pdpmu\",\n\t\"pclk_pmu\",\n\t\"clk_pmu\",\n};\n\nstatic void __init rk3568_pmu_clk_init(struct device_node *np)\n{\n\tstruct rockchip_clk_provider *ctx;\n\tvoid __iomem *reg_base;\n\n\treg_base = of_iomap(np, 0);\n\tif (!reg_base) {\n\t\tpr_err(\"%s: could not map cru pmu region\\n\", __func__);\n\t\treturn;\n\t}\n\n\tctx = rockchip_clk_init(np, reg_base, CLKPMU_NR_CLKS);\n\tif (IS_ERR(ctx)) {\n\t\tpr_err(\"%s: rockchip pmu clk init failed\\n\", __func__);\n\t\treturn;\n\t}\n\n\trockchip_clk_register_plls(ctx, rk3568_pmu_pll_clks,\n\t\t\t\t   ARRAY_SIZE(rk3568_pmu_pll_clks),\n\t\t\t\t   RK3568_GRF_SOC_STATUS0);\n\n\trockchip_clk_register_branches(ctx, rk3568_clk_pmu_branches,\n\t\t\t\t       ARRAY_SIZE(rk3568_clk_pmu_branches));\n\n\trockchip_register_softrst(np, 1, reg_base + RK3568_PMU_SOFTRST_CON(0),\n\t\t\t\t  ROCKCHIP_SOFTRST_HIWORD_MASK);\n\n\trockchip_clk_protect_critical(rk3568_pmucru_critical_clocks,\n\t\t\t\t      ARRAY_SIZE(rk3568_pmucru_critical_clocks));\n\n\trockchip_clk_of_add_provider(np, ctx);\n}\n\nCLK_OF_DECLARE(rk3568_cru_pmu, \"rockchip,rk3568-pmucru\", rk3568_pmu_clk_init);\n\nstatic void __init rk3568_clk_init(struct device_node *np)\n{\n\tstruct rockchip_clk_provider *ctx;\n\tvoid __iomem *reg_base;\n\n\treg_base = of_iomap(np, 0);\n\tif (!reg_base) {\n\t\tpr_err(\"%s: could not map cru region\\n\", __func__);\n\t\treturn;\n\t}\n\n\tctx = rockchip_clk_init(np, reg_base, CLK_NR_CLKS);\n\tif (IS_ERR(ctx)) {\n\t\tpr_err(\"%s: rockchip clk init failed\\n\", __func__);\n\t\tiounmap(reg_base);\n\t\treturn;\n\t}\n\n\trockchip_clk_register_plls(ctx, rk3568_pll_clks,\n\t\t\t\t   ARRAY_SIZE(rk3568_pll_clks),\n\t\t\t\t   RK3568_GRF_SOC_STATUS0);\n\n\trockchip_clk_register_armclk(ctx, ARMCLK, \"armclk\",\n\t\t\t\t     mux_armclk_p, ARRAY_SIZE(mux_armclk_p),\n\t\t\t\t     &rk3568_cpuclk_data, rk3568_cpuclk_rates,\n\t\t\t\t     ARRAY_SIZE(rk3568_cpuclk_rates));\n\n\trockchip_clk_register_branches(ctx, rk3568_clk_branches,\n\t\t\t\t       ARRAY_SIZE(rk3568_clk_branches));\n\n\trockchip_register_softrst(np, 30, reg_base + RK3568_SOFTRST_CON(0),\n\t\t\t\t  ROCKCHIP_SOFTRST_HIWORD_MASK);\n\n\trockchip_register_restart_notifier(ctx, RK3568_GLB_SRST_FST, NULL);\n\n\trockchip_clk_protect_critical(rk3568_cru_critical_clocks,\n\t\t\t\t      ARRAY_SIZE(rk3568_cru_critical_clocks));\n\n\trockchip_clk_of_add_provider(np, ctx);\n}\n\nCLK_OF_DECLARE(rk3568_cru, \"rockchip,rk3568-cru\", rk3568_clk_init);\n\nstruct clk_rk3568_inits {\n\tvoid (*inits)(struct device_node *np);\n};\n\nstatic const struct clk_rk3568_inits clk_rk3568_pmucru_init = {\n\t.inits = rk3568_pmu_clk_init,\n};\n\nstatic const struct clk_rk3568_inits clk_3568_cru_init = {\n\t.inits = rk3568_clk_init,\n};\n\nstatic const struct of_device_id clk_rk3568_match_table[] = {\n\t{\n\t\t.compatible = \"rockchip,rk3568-cru\",\n\t\t.data = &clk_3568_cru_init,\n\t},  {\n\t\t.compatible = \"rockchip,rk3568-pmucru\",\n\t\t.data = &clk_rk3568_pmucru_init,\n\t},\n\t{ }\n};\n\nstatic int __init clk_rk3568_probe(struct platform_device *pdev)\n{\n\tstruct device_node *np = pdev->dev.of_node;\n\tconst struct clk_rk3568_inits *init_data;\n\n\tinit_data = (struct clk_rk3568_inits *)of_device_get_match_data(&pdev->dev);\n\tif (!init_data)\n\t\treturn -EINVAL;\n\n\tif (init_data->inits)\n\t\tinit_data->inits(np);\n\n\treturn 0;\n}\n\nstatic struct platform_driver clk_rk3568_driver = {\n\t.driver\t\t= {\n\t\t.name\t= \"clk-rk3568\",\n\t\t.of_match_table = clk_rk3568_match_table,\n\t\t.suppress_bind_attrs = true,\n\t},\n};\nbuiltin_platform_driver_probe(clk_rk3568_driver, clk_rk3568_probe);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}