T_1 F_1 ( T_2 * V_1 , T_3 * V_2 , T_1 V_3 )\r\n{\r\nT_4 V_4 ;\r\nV_1 -> type = ( V_5 ) F_2 ( V_2 , V_3 ) ;\r\nV_4 = ( T_4 ) F_2 ( V_2 , ( V_3 + 1 ) ) ;\r\nV_1 -> V_6 = 2 ;\r\nif( ( V_4 & V_7 ) != 0 )\r\n{\r\nV_1 -> V_8 = 1 ;\r\nV_4 = ( V_4 & V_9 ) ;\r\nV_1 -> V_10 = V_4 ;\r\nV_1 -> V_6 += V_4 ;\r\nswitch ( V_4 )\r\n{\r\ncase 0 :\r\nV_1 -> V_11 = 0 ;\r\nbreak;\r\ncase 1 :\r\nV_1 -> V_11 = ( V_12 ) F_2 ( V_2 , ( V_3 + 2 ) ) ;\r\nbreak;\r\ncase 2 :\r\nV_1 -> V_11 = ( V_12 ) F_3 ( V_2 , ( V_3 + 2 ) ) ;\r\nbreak;\r\ncase 3 :\r\nV_1 -> V_11 = ( V_12 ) F_4 ( V_2 , ( V_3 + 2 ) ) ;\r\nbreak;\r\ncase 4 :\r\nV_1 -> V_11 = ( V_12 ) F_5 ( V_2 , ( V_3 + 2 ) ) ;\r\nbreak;\r\ndefault:\r\nV_1 -> V_13 = 0 ;\r\nreturn ( T_1 ) V_4 ;\r\nbreak;\r\n}\r\n}\r\nelse\r\n{\r\nV_1 -> V_8 = 0 ;\r\nV_1 -> V_10 = 0 ;\r\nV_1 -> V_11 = ( V_12 ) V_4 ;\r\n}\r\nV_1 -> V_13 = 1 ;\r\nreturn 0 ;\r\n}\r\nT_1 F_6 ( T_2 * V_1 )\r\n{\r\nif( V_1 -> V_13 )\r\nreturn ( T_1 ) V_1 -> type ;\r\nreturn - 1 ;\r\n}\r\nT_1 F_7 ( T_2 * V_1 )\r\n{\r\nif( V_1 -> V_13 )\r\nreturn ( T_1 ) V_1 -> V_10 ;\r\nreturn - 1 ;\r\n}\r\nV_12 F_8 ( T_2 * V_1 )\r\n{\r\nif( V_1 -> V_13 )\r\nreturn ( V_12 ) V_1 -> V_11 ;\r\nreturn - 1 ;\r\n}\r\nT_1 F_9 ( T_2 * V_1 )\r\n{\r\nif( V_1 -> V_13 )\r\nreturn ( T_1 ) V_1 -> V_6 ;\r\nreturn - 1 ;\r\n}\r\nT_1 F_10 ( T_2 * V_1 )\r\n{\r\nif( V_1 -> V_13 )\r\nreturn ( T_1 ) V_1 -> V_8 ;\r\nreturn - 1 ;\r\n}
