$date
	Sun Oct 23 00:59:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#263892
b10 !
1"
#263894
b10 &
b10 %
1$
#263895
0"
#263898
b1 &
b1 %
1#
#263902
b0 &
0#
b0 %
0$
#1243535
b1100 !
1"
#1243538
b1100 &
b1100 %
1$
#1243539
0"
#1243542
b110 &
b110 %
#1243546
b11 &
b11 %
#1243550
b1010 &
b1010 %
#1243554
b101 &
b101 %
#1243558
b10000 &
b10000 %
#1243562
b1000 &
b1000 %
#1243566
b100 &
b100 %
#1243570
b10 &
b10 %
#1243574
b1 &
1#
b1 %
#1243578
b0 &
b0 %
0#
0$
#2254219
b10111 !
1"
#2254222
b10111 &
b10111 %
1$
#2254223
0"
#2254226
b1000110 &
b1000110 %
#2254230
b100011 &
b100011 %
#2254234
b1101010 &
b1101010 %
#2254238
b110101 &
b110101 %
#2254242
b10100000 &
b10100000 %
#2254246
b1010000 &
b1010000 %
#2254250
b101000 &
b101000 %
#2254254
b10100 &
b10100 %
#2254258
b1010 &
b1010 %
#2254262
b101 &
b101 %
#2254266
b10000 &
b10000 %
#2254270
b1000 &
b1000 %
#2254274
b100 &
b100 %
#2254278
b10 &
b10 %
#2254282
b1 &
b1 %
1#
#2254286
b0 &
0#
b0 %
0$
#4500012
