Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot present_tb_behav xil_defaultlib.present_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.sreg
Compiling module xil_defaultlib.kreg
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.sboxes
Compiling module xil_defaultlib.perm
Compiling module xil_defaultlib.pxormatlayer
Compiling module xil_defaultlib.kr
Compiling module xil_defaultlib.comb
Compiling module xil_defaultlib.present
Compiling module xil_defaultlib.present_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot present_tb_behav
