// Seed: 2920395953
module module_0 (
    input wand id_0,
    output tri id_1,
    output uwire id_2,
    input wand id_3,
    output wire id_4,
    input uwire id_5,
    input tri1 id_6,
    output supply0 id_7,
    output supply1 id_8,
    input supply1 id_9,
    output uwire id_10,
    output wand id_11,
    output tri1 id_12,
    input tri1 id_13,
    input supply0 id_14
    , id_18,
    output uwire id_15,
    output wand id_16
);
  wire id_19;
  wire id_20;
  wire id_21;
  wire id_22;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    output tri1 id_2,
    input wire id_3,
    input wire id_4,
    input wire id_5,
    input wire id_6,
    output tri0 id_7,
    input wand id_8,
    input uwire id_9,
    output tri0 id_10,
    input wor id_11,
    input supply1 id_12
);
  assign id_2 = ~1;
  module_0(
      id_11,
      id_7,
      id_2,
      id_5,
      id_2,
      id_12,
      id_9,
      id_10,
      id_10,
      id_8,
      id_2,
      id_10,
      id_2,
      id_8,
      id_8,
      id_7,
      id_7
  );
  assign id_2 = 1;
endmodule
