Version 3.2 HI-TECH Software Intermediate Code
"17501 C:\Program Files (x86)\Microchip\xc8\v1.33\include\pic18f27j53.h
[s S1134 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1134 . T0PS PSA T0SE T0CS T08BIT TMR0ON ]
"17509
[s S1135 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1135 . T0PS0 T0PS1 T0PS2 ]
"17500
[u S1133 `S1134 1 `S1135 1 ]
[n S1133 . . . ]
"17515
[v _T0CONbits `VS1133 ~T0 @X0 0 e@4053 ]
"18298
[s S1192 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1192 . RBIF INT0IF TMR0IF RBIE INT0IE TMR0IE PEIE_GIEL GIE_GIEH ]
"18308
[s S1193 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1193 . . INT0F T0IF . INT0E T0IE PEIE GIE ]
"18318
[s S1194 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1194 . . GIEL GIEH ]
"18323
[s S1195 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1195 . . INT0F T0IF . INT0E T0IE PEIE GIE ]
"18333
[s S1196 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1196 . . GIEL GIEH ]
"18297
[u S1191 `S1192 1 `S1193 1 `S1194 1 `S1195 1 `S1196 1 ]
[n S1191 . . . . . . ]
"18339
[v _INTCONbits `VS1191 ~T0 @X0 0 e@4082 ]
"18206
[s S1188 :7 `uc 1 :1 `uc 1 ]
[n S1188 . . NOT_RBPU ]
"18210
[s S1189 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1189 . RBIP INT3IP TMR0IP INTEDG3 INTEDG2 INTEDG1 INTEDG0 nRBPU ]
"18220
[s S1190 :1 `uc 1 :1 `uc 1 :1 `uc 1 :4 `uc 1 :1 `uc 1 ]
[n S1190 . . INT3P T0IP . RBPU ]
"18205
[u S1187 `S1188 1 `S1189 1 `S1190 1 ]
[n S1187 . . . . ]
"18228
[v _INTCON2bits `VS1187 ~T0 @X0 0 e@4081 ]
"16511
[s S1064 :2 `uc 1 :1 `uc 1 ]
[n S1064 . . NOT_T1SYNC ]
"16515
[s S1065 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S1065 . TMR1ON RD16 nT1SYNC T1OSCEN T1CKPS TMR1CS ]
"16523
[s S1066 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1066 . . T1CKPS0 T1CKPS1 TMR1CS0 TMR1CS1 ]
"16530
[s S1067 :3 `uc 1 :1 `uc 1 ]
[n S1067 . . SOSCEN ]
"16534
[s S1068 :7 `uc 1 :1 `uc 1 ]
[n S1068 . . T1RD16 ]
"16510
[u S1063 `S1064 1 `S1065 1 `S1066 1 `S1067 1 `S1068 1 ]
[n S1063 . . . . . . ]
"16539
[v _T1CONbits `VS1063 ~T0 @X0 0 e@4045 ]
"11128
[s S712 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S712 . TMR1IP TMR2IP CCP1IP SSP1IP TX1IP RC1IP ADIP ]
"11137
[s S713 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S713 . . SSPIP TXIP RCIP ]
"11127
[u S711 `S712 1 `S713 1 ]
[n S711 . . . ]
"11144
[v _IPR1bits `VS711 ~T0 @X0 0 e@3999 ]
"11052
[s S709 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S709 . TMR1IF TMR2IF CCP1IF SSP1IF TX1IF RC1IF ADIF ]
"11061
[s S710 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S710 . . SSPIF TXIF RCIF ]
"11051
[u S708 `S709 1 `S710 1 ]
[n S708 . . . ]
"11068
[v _PIR1bits `VS708 ~T0 @X0 0 e@3998 ]
"10976
[s S706 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S706 . TMR1IE TMR2IE CCP1IE SSP1IE TX1IE RC1IE ADIE ]
"10985
[s S707 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S707 . . SSPIE TXIE RCIE ]
"10975
[u S705 `S706 1 `S707 1 ]
[n S705 . . . ]
"10992
[v _PIE1bits `VS705 ~T0 @X0 0 e@3997 ]
"7605
[s S502 :2 `uc 1 :1 `uc 1 ]
[n S502 . . NOT_T3SYNC ]
"7609
[s S503 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S503 . TMR3ON RD16 nT3SYNC T3OSCEN T3CKPS TMR3CS ]
"7617
[s S504 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S504 . . T3CKPS0 T3CKPS1 TMR3CS0 TMR3CS1 ]
"7624
[s S505 :7 `uc 1 :1 `uc 1 ]
[n S505 . . RD163 ]
"7628
[s S506 :3 `uc 1 :1 `uc 1 ]
[n S506 . . SOSCEN3 ]
"7632
[s S507 :7 `uc 1 :1 `uc 1 ]
[n S507 . . T3RD16 ]
"7604
[u S501 `S502 1 `S503 1 `S504 1 `S505 1 `S506 1 `S507 1 ]
[n S501 . . . . . . . ]
"7637
[v _T3CONbits `VS501 ~T0 @X0 0 e@3961 ]
"11374
[s S723 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S723 . CCP2IP TMR3IP LVDIP BCL1IP USBIP CM1IP CM2IP OSCFIP ]
"11384
[s S724 :2 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S724 . . HLVDIP BCLIP ]
"11389
[s S725 :6 `uc 1 :1 `uc 1 ]
[n S725 . . CMIP ]
"11373
[u S722 `S723 1 `S724 1 `S725 1 ]
[n S722 . . . . ]
"11394
[v _IPR2bits `VS722 ~T0 @X0 0 e@4002 ]
"11289
[s S719 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S719 . CCP2IF TMR3IF LVDIF BCL1IF USBIF CM1IF CM2IF OSCFIF ]
"11299
[s S720 :2 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S720 . . HLVDIF BCLIF ]
"11304
[s S721 :6 `uc 1 :1 `uc 1 ]
[n S721 . . CMIF ]
"11288
[u S718 `S719 1 `S720 1 `S721 1 ]
[n S718 . . . . ]
"11309
[v _PIR2bits `VS718 ~T0 @X0 0 e@4001 ]
"11204
[s S715 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S715 . CCP2IE TMR3IE LVDIE BCL1IE USBIE CM1IE CM2IE OSCFIE ]
"11214
[s S716 :2 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S716 . . HLVDIE BCLIE ]
"11219
[s S717 :6 `uc 1 :1 `uc 1 ]
[n S717 . . CMIE ]
"11203
[u S714 `S715 1 `S716 1 `S717 1 ]
[n S714 . . . . ]
"11224
[v _PIE2bits `VS714 ~T0 @X0 0 e@4000 ]
"2726
[s S142 :2 `uc 1 :1 `uc 1 ]
[n S142 . . NOT_T5SYNC ]
"2730
[s S143 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S143 . TMR5ON RD16 nT5SYNC T5OSCEN T5CKPS TMR5CS ]
"2738
[s S144 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S144 . . T5CKPS0 T5CKPS1 TMR5CS0 TMR5CS1 ]
"2745
[s S145 :1 `uc 1 :1 `uc 1 ]
[n S145 . . RD165 ]
"2749
[s S146 :3 `uc 1 :1 `uc 1 ]
[n S146 . . SOSCEN5 ]
"2725
[u S141 `S142 1 `S143 1 `S144 1 `S145 1 `S146 1 ]
[n S141 . . . . . . ]
"2754
[v _T5CONbits `VS141 ~T0 @X0 0 e@3874 ]
"10580
[s S684 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S684 . TMR1GIP TMR5GIP TMR5IP TMR6IP TMR8IP CM3IP ]
"10588
[s S685 :1 `uc 1 ]
[n S685 . CCH05 ]
"10591
[s S686 :1 `uc 1 :1 `uc 1 ]
[n S686 . . CCH15 ]
"10595
[s S687 :3 `uc 1 :1 `uc 1 ]
[n S687 . . EVPOL05 ]
"10599
[s S688 :4 `uc 1 :1 `uc 1 ]
[n S688 . . EVPOL15 ]
"10579
[u S683 `S684 1 `S685 1 `S686 1 `S687 1 `S688 1 ]
[n S683 . . . . . . ]
"10604
[v _IPR5bits `VS683 ~T0 @X0 0 e@3993 ]
"10531
[s S682 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S682 . TMR1GIF TMR5GIF TMR5IF TMR6IF TMR8IF CM3IF ]
"10530
[u S681 `S682 1 ]
[n S681 . . ]
"10540
[v _PIR5bits `VS681 ~T0 @X0 0 e@3992 ]
"10224
[s S668 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S668 . TMR1GIE TMR5GIE TMR5IE TMR6IE TMR8IE CM3IE ]
"10223
[u S667 `S668 1 ]
[n S667 . . ]
"10233
[v _PIE5bits `VS667 ~T0 @X0 0 e@3985 ]
"17425
[s S1131 :2 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S1131 . SCS FLTS OSTS IRCF IDLEN ]
"17432
[s S1132 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1132 . SCS0 SCS1 . IRCF0 IRCF1 IRCF2 ]
"17424
[u S1130 `S1131 1 `S1132 1 ]
[n S1130 . . . ]
"17441
[v _OSCCONbits `VS1130 ~T0 @X0 0 e@4051 ]
"10770
[s S697 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S697 . TUN PLLEN INTSRC ]
"10775
[s S698 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S698 . TUN0 TUN1 TUN2 TUN3 TUN4 TUN5 ]
"10769
[u S696 `S697 1 `S698 1 ]
[n S696 . . . ]
"10784
[v _OSCTUNEbits `VS696 ~T0 @X0 0 e@3995 ]
"14334
[s S883 :1 `uc 1 :1 `uc 1 ]
[n S883 . . GO_NOT_DONE ]
"14338
[s S884 :1 `uc 1 :1 `uc 1 :4 `uc 1 :2 `uc 1 ]
[n S884 . ADON GO_nDONE CHS VCFG ]
"14344
[s S885 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S885 . . GO_DONE CHS0 CHS1 CHS2 CHS3 VCFG0 VCFG1 ]
"14354
[s S886 :1 `uc 1 :1 `uc 1 ]
[n S886 . . DONE ]
"14358
[s S887 :1 `uc 1 :1 `uc 1 ]
[n S887 . . GO ]
"14362
[s S888 :1 `uc 1 :1 `uc 1 ]
[n S888 . . NOT_DONE ]
"14366
[s S889 :1 `uc 1 :1 `uc 1 ]
[n S889 . . nDONE ]
"14370
[s S890 :7 `uc 1 :1 `uc 1 ]
[n S890 . . ADCAL ]
"14374
[s S891 :1 `uc 1 :1 `uc 1 ]
[n S891 . . GODONE ]
"14333
[u S882 `S883 1 `S884 1 `S885 1 `S886 1 `S887 1 `S888 1 `S889 1 `S890 1 `S891 1 ]
[n S882 . . . . . . . . . . ]
"14379
[v _ADCON0bits `VS882 ~T0 @X0 0 e@4034 ]
"14232
[s S877 :3 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S877 . ADCS ACQT ADCAL ADFM ]
"14238
[s S878 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S878 . ADCS0 ADCS1 ADCS2 ACQT0 ACQT1 ACQT2 ]
"14246
[s S879 :3 `uc 1 :1 `uc 1 ]
[n S879 . . CHSN3 ]
"14250
[s S880 :4 `uc 1 :1 `uc 1 ]
[n S880 . . VCFG01 ]
"14254
[s S881 :5 `uc 1 :1 `uc 1 ]
[n S881 . . VCFG11 ]
"14231
[u S876 `S877 1 `S878 1 `S879 1 `S880 1 `S881 1 ]
[n S876 . . . . . . ]
"14259
[v _ADCON1bits `VS876 ~T0 @X0 0 e@4033 ]
"14473
[v _ADRES `Vus ~T0 @X0 0 e@4035 ]
"15 ../My_header\My_ringbuf.h
[s S1282 `*uc 1 `uc 1 `uc 1 `uc 1 ]
[n S1282 ringbuf buf size head tail ]
"12330 C:\Program Files (x86)\Microchip\xc8\v1.33\include\pic18f27j53.h
[s S775 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S775 . TX9D TRMT BRGH SENDB SYNC TXEN TX9 CSRC ]
"12340
[s S776 :1 `uc 1 :5 `uc 1 :1 `uc 1 ]
[n S776 . TXD8 . TX8_9 ]
"12345
[s S777 :6 `uc 1 :1 `uc 1 ]
[n S777 . . NOT_TX8 ]
"12349
[s S778 :6 `uc 1 :1 `uc 1 ]
[n S778 . . nTX8 ]
"12353
[s S779 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S779 . TX9D1 TRMT1 BRGH1 SENDB1 SYNC1 TXEN1 TX91 CSRC1 ]
"12329
[u S774 `S775 1 `S776 1 `S777 1 `S778 1 `S779 1 ]
[n S774 . . . . . . ]
"12364
[v _TXSTA1bits `VS774 ~T0 @X0 0 e@4013 ]
"11993
[s S759 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S759 . RX9D OERR FERR ADDEN CREN SREN RX9 SPEN ]
"12003
[s S760 :1 `uc 1 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S760 . RCD8 . ADEN . RC9 ]
"12010
[s S761 :6 `uc 1 :1 `uc 1 ]
[n S761 . . NOT_RC8 ]
"12014
[s S762 :6 `uc 1 :1 `uc 1 ]
[n S762 . . nRC8 ]
"12018
[s S763 :6 `uc 1 :1 `uc 1 ]
[n S763 . . RC8_9 ]
"12022
[s S764 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S764 . RX9D1 OERR1 FERR1 ADDEN1 CREN1 SREN1 RX91 SPEN1 ]
"12032
[s S765 :5 `uc 1 :1 `uc 1 ]
[n S765 . . SRENA ]
"11992
[u S758 `S759 1 `S760 1 `S761 1 `S762 1 `S763 1 `S764 1 `S765 1 ]
[n S758 . . . . . . . . ]
"12037
[v _RCSTA1bits `VS758 ~T0 @X0 0 e@4012 ]
"7934
[s S527 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S527 . ABDEN WUE . BRG16 TXCKP RXDTP RCIDL ABDOVF ]
"7944
[s S528 :1 `uc 1 ]
[n S528 . ABDEN1 ]
"7947
[s S529 :7 `uc 1 :1 `uc 1 ]
[n S529 . . ABDOVF1 ]
"7951
[s S530 :3 `uc 1 :1 `uc 1 ]
[n S530 . . BRG161 ]
"7955
[s S531 :4 `uc 1 :1 `uc 1 ]
[n S531 . . CKTXP ]
"7959
[s S532 :5 `uc 1 :1 `uc 1 ]
[n S532 . . DTRXP ]
"7963
[s S533 :5 `uc 1 :1 `uc 1 ]
[n S533 . . DTRXP1 ]
"7967
[s S534 :6 `uc 1 :1 `uc 1 ]
[n S534 . . RCIDL1 ]
"7971
[s S535 :6 `uc 1 :1 `uc 1 ]
[n S535 . . RCMT ]
"7975
[s S536 :6 `uc 1 :1 `uc 1 ]
[n S536 . . RCMT1 ]
"7979
[s S537 :5 `uc 1 :1 `uc 1 ]
[n S537 . . RXDTP1 ]
"7983
[s S538 :4 `uc 1 :1 `uc 1 ]
[n S538 . . SCKP ]
"7987
[s S539 :4 `uc 1 :1 `uc 1 ]
[n S539 . . SCKP1 ]
"7991
[s S540 :4 `uc 1 :1 `uc 1 ]
[n S540 . . TXCKP1 ]
"7995
[s S541 :1 `uc 1 :1 `uc 1 ]
[n S541 . . WUE1 ]
"7999
[s S542 :5 `uc 1 :1 `uc 1 ]
[n S542 . . RXCKP ]
"8003
[s S543 :1 `uc 1 :1 `uc 1 ]
[n S543 . . W4E ]
"7933
[u S526 `S527 1 `S528 1 `S529 1 `S530 1 `S531 1 `S532 1 `S533 1 `S534 1 `S535 1 `S536 1 `S537 1 `S538 1 `S539 1 `S540 1 `S541 1 `S542 1 `S543 1 ]
[n S526 . . . . . . . . . . . . . . . . . . ]
"8008
[v _BAUDCON1bits `VS526 ~T0 @X0 0 e@3966 ]
"12680
[v _SPBRG1 `Vuc ~T0 @X0 0 e@4016 ]
"8512
[v _SPBRGH1 `Vuc ~T0 @X0 0 e@3967 ]
"12606
[v _TXREG1 `Vuc ~T0 @X0 0 e@4014 ]
"12853
[v _CTMUCONH `Vuc ~T0 @X0 0 e@4019 ]
"12792
[v _CTMUCONL `Vuc ~T0 @X0 0 e@4018 ]
"12717
[v _CTMUICON `Vuc ~T0 @X0 0 e@4017 ]
"14328
[v _ADCON0 `Vuc ~T0 @X0 0 e@4034 ]
"14226
[v _ADCON1 `Vuc ~T0 @X0 0 e@4033 ]
"12859
[s S804 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S804 . CTTRIG IDISSEN EDGSEQEN EDGEN TGEN CTMUSIDL . CTMUEN ]
"12858
[u S803 `S804 1 ]
[n S803 . . ]
"12870
[v _CTMUCONHbits `VS803 ~T0 @X0 0 e@4019 ]
"12798
[s S802 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S802 . EDG1STAT EDG2STAT EDG1SEL0 EDG1SEL1 EDG1POL EDG2SEL0 EDG2SEL1 EDG2POL ]
"12797
[u S801 `S802 1 ]
[n S801 . . ]
"12809
[v _CTMUCONLbits `VS801 ~T0 @X0 0 e@4018 ]
[v F9670 `(v ~T0 @X0 1 tf1`ul ]
"147 C:\Program Files (x86)\Microchip\xc8\v1.33\include\pic18.h
[v __delay `JF9670 ~T0 @X0 0 e ]
[p i __delay ]
"352 ../My_header\My_header.h
[s S1330 `uc 1 `ui 1 ]
[n S1330 Delay flag cnt ]
"30 ../My_header\My_button.h
[s S1354 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1354 . press long_hold_1 long_hold_2 long_hold_3 long_hold_4 long_hold_5 long_hold_6 long_hold_7 pressing long_holding_1 long_holding_2 long_holding_3 long_holding_4 long_holding_5 long_holding_6 long_holding_7 ]
"27
[u S1353 `ui 1 `S1354 1 ]
[n S1353 . flags flag ]
"24
[s S1352 `ui 1 `S1353 1 ]
[n S1352 button cnt_sw . ]
"14517 C:\Program Files (x86)\Microchip\xc8\v1.33\include\pic18f27j53.h
[v _SSP1CON2 `Vuc ~T0 @X0 0 e@4037 ]
"15215
[v _SSP1STAT `Vuc ~T0 @X0 0 e@4039 ]
"14936
[v _SSP1CON1 `Vuc ~T0 @X0 0 e@4038 ]
"15872
[v _SSP1ADD `Vuc ~T0 @X0 0 e@4040 ]
"20734
[v _SSP1IF `Vb ~T0 @X0 0 e@31987 ]
"18868
[v _BCL1IF `Vb ~T0 @X0 0 e@32011 ]
"14528
[s S897 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S897 . SEN RSEN PEN RCEN ACKEN ACKDT ACKSTAT GCEN ]
"14538
[s S898 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S898 . . ADMSK1 ADMSK2 ADMSK3 ADMSK4 ADMSK5 ]
"14546
[s S899 :5 `uc 1 :1 `uc 1 ]
[n S899 . . ACKDT1 ]
"14550
[s S900 :4 `uc 1 :1 `uc 1 ]
[n S900 . . ACKEN1 ]
"14554
[s S901 :6 `uc 1 :1 `uc 1 ]
[n S901 . . ACKSTAT1 ]
"14558
[s S902 :1 `uc 1 :1 `uc 1 ]
[n S902 . . ADMSK11 ]
"14562
[s S903 :2 `uc 1 :1 `uc 1 ]
[n S903 . . ADMSK21 ]
"14566
[s S904 :3 `uc 1 :1 `uc 1 ]
[n S904 . . ADMSK31 ]
"14570
[s S905 :4 `uc 1 :1 `uc 1 ]
[n S905 . . ADMSK41 ]
"14574
[s S906 :5 `uc 1 :1 `uc 1 ]
[n S906 . . ADMSK51 ]
"14578
[s S907 :7 `uc 1 :1 `uc 1 ]
[n S907 . . GCEN1 ]
"14582
[s S908 :2 `uc 1 :1 `uc 1 ]
[n S908 . . PEN1 ]
"14586
[s S909 :3 `uc 1 :1 `uc 1 ]
[n S909 . . RCEN1 ]
"14590
[s S910 :1 `uc 1 :1 `uc 1 ]
[n S910 . . RSEN1 ]
"14594
[s S911 :1 `uc 1 ]
[n S911 . SEN1 ]
"14527
[u S896 `S897 1 `S898 1 `S899 1 `S900 1 `S901 1 `S902 1 `S903 1 `S904 1 `S905 1 `S906 1 `S907 1 `S908 1 `S909 1 `S910 1 `S911 1 ]
[n S896 . . . . . . . . . . . . . . . . ]
"14598
[v _SSP1CON2bits `VS896 ~T0 @X0 0 e@4037 ]
"16254
[v _SSP1BUF `Vuc ~T0 @X0 0 e@4041 ]
"30 ../My_header\My_RTCC.h
[s S1421 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 ]
[n S1421 . ss mm hh EE DD MM YY ]
"19
[s S1420 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1420 . ss mm hh DD MM YY ]
"16
[u S1419 `uc 1 `S1420 1 ]
[n S1419 . flags flag ]
"14
[s S1418 `S1419 1 ]
[n S1418 . . ]
"5267 C:\Program Files (x86)\Microchip\xc8\v1.33\include\pic18f27j53.h
[s S346 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S346 . RTCPTR0 RTCPTR1 RTCOE HALFSEC RTCSYNC RTCWREN . RTCEN ]
"5266
[u S345 `S346 1 ]
[n S345 . . ]
"5278
[v _RTCCFGbits `VS345 ~T0 @X0 0 e@3903 ]
"11778
[v _EECON2 `Vuc ~T0 @X0 0 e@4007 ]
"5108
[s S338 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S338 . . RTSECSEL0 RTSECSEL1 ]
"5107
[u S337 `S338 1 ]
[n S337 . . ]
"5114
[v _PADCFG1bits `VS337 ~T0 @X0 0 e@3900 ]
"5192
[v _RTCCAL `Vuc ~T0 @X0 0 e@3902 ]
"4993
[v _RTCVALL `Vuc ~T0 @X0 0 e@3898 ]
"5012
[v _RTCVALH `Vuc ~T0 @X0 0 e@3899 ]
"20026
[v _LATB2 `Vb ~T0 @X0 0 e@31826 ]
"12643
[v _RCREG1 `Vuc ~T0 @X0 0 e@4015 ]
"16633
[v _TMR1H `Vuc ~T0 @X0 0 e@4047 ]
"8555
[s S585 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S585 . RA0 RA1 RA2 RA3 . RA5 RA6 RA7 ]
"8565
[s S586 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S586 . AN0 AN1 AN2 AN3 . AN4 OSC2 OSC1 ]
"8575
[s S587 :5 `uc 1 :1 `uc 1 ]
[n S587 . . NOT_SS1 ]
"8579
[s S588 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S588 . C1INA C2INA VREF_MINUS VREF_PLUS . nSS1 CLKO CLKI ]
"8589
[s S589 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S589 . . CVREF C1INB . HLVDIN ]
"8596
[s S590 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S590 . RP0 RP1 C2INB . RCV ]
"8603
[s S591 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S591 . ULPWU VBG C1IND . RP2 ]
"8610
[s S592 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S592 . . C3INB . C1INC ]
"8616
[s S593 :5 `uc 1 :1 `uc 1 ]
[n S593 . . LVDIN ]
"8620
[s S594 :4 `uc 1 :1 `uc 1 ]
[n S594 . . RA4 ]
"8624
[s S595 :7 `uc 1 :1 `uc 1 ]
[n S595 . . RJPU ]
"8628
[s S596 :1 `uc 1 ]
[n S596 . ULPWUIN ]
"8554
[u S584 `S585 1 `S586 1 `S587 1 `S588 1 `S589 1 `S590 1 `S591 1 `S592 1 `S593 1 `S594 1 `S595 1 `S596 1 ]
[n S584 . . . . . . . . . . . . . ]
"8632
[v _PORTAbits `VS584 ~T0 @X0 0 e@3968 ]
"19830
[v _GIE `Vb ~T0 @X0 0 e@32663 ]
"10267
[v _TRISA `Vuc ~T0 @X0 0 e@3986 ]
"10323
[v _TRISB `Vuc ~T0 @X0 0 e@3987 ]
"10384
[v _TRISC `Vuc ~T0 @X0 0 e@3988 ]
"5622
[v _ANCON0 `Vuc ~T0 @X0 0 e@3912 ]
"5665
[v _ANCON1 `Vuc ~T0 @X0 0 e@3913 ]
"4926
[s S322 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S322 . PPB0 PPB1 FSEN UTRDIS UPUEN . UOEMON UTEYE ]
"4936
[s S323 :1 `uc 1 ]
[n S323 . UPP0 ]
"4939
[s S324 :1 `uc 1 :1 `uc 1 ]
[n S324 . . UPP1 ]
"4925
[u S321 `S322 1 `S323 1 `S324 1 ]
[n S321 . . . . ]
"4944
[v _UCFGbits `VS321 ~T0 @X0 0 e@3897 ]
[p mainexit ]
[; ;htc.h: 21: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 24: extern void __builtin_software_breakpoint(void);
[; ;pic18f27j53.h: 47: extern volatile unsigned char ADCTRIG @ 0xEB8;
"49 C:\Program Files (x86)\Microchip\xc8\v1.33\include\pic18f27j53.h
[; ;pic18f27j53.h: 49: asm("ADCTRIG equ 0EB8h");
[; <" ADCTRIG equ 0EB8h ;# ">
[; ;pic18f27j53.h: 52: typedef union {
[; ;pic18f27j53.h: 53: struct {
[; ;pic18f27j53.h: 54: unsigned TRIGSEL :2;
[; ;pic18f27j53.h: 55: };
[; ;pic18f27j53.h: 56: struct {
[; ;pic18f27j53.h: 57: unsigned SRC0 :1;
[; ;pic18f27j53.h: 58: unsigned SRC1 :1;
[; ;pic18f27j53.h: 59: };
[; ;pic18f27j53.h: 60: struct {
[; ;pic18f27j53.h: 61: unsigned TRIGSEL0 :1;
[; ;pic18f27j53.h: 62: unsigned TRIGSEL1 :1;
[; ;pic18f27j53.h: 63: };
[; ;pic18f27j53.h: 64: struct {
[; ;pic18f27j53.h: 65: unsigned SRC :2;
[; ;pic18f27j53.h: 66: };
[; ;pic18f27j53.h: 67: } ADCTRIGbits_t;
[; ;pic18f27j53.h: 68: extern volatile ADCTRIGbits_t ADCTRIGbits @ 0xEB8;
[; ;pic18f27j53.h: 102: extern volatile unsigned char PMDIS0 @ 0xEB9;
"104
[; ;pic18f27j53.h: 104: asm("PMDIS0 equ 0EB9h");
[; <" PMDIS0 equ 0EB9h ;# ">
[; ;pic18f27j53.h: 107: extern volatile unsigned char PD0 @ 0xEB9;
"109
[; ;pic18f27j53.h: 109: asm("PD0 equ 0EB9h");
[; <" PD0 equ 0EB9h ;# ">
[; ;pic18f27j53.h: 112: typedef union {
[; ;pic18f27j53.h: 113: struct {
[; ;pic18f27j53.h: 114: unsigned ADCMD :1;
[; ;pic18f27j53.h: 115: unsigned SPI1MD :1;
[; ;pic18f27j53.h: 116: unsigned SPI2MD :1;
[; ;pic18f27j53.h: 117: unsigned UART1MD :1;
[; ;pic18f27j53.h: 118: unsigned UART2MD :1;
[; ;pic18f27j53.h: 119: unsigned ECCP1MD :1;
[; ;pic18f27j53.h: 120: unsigned ECCP2MD :1;
[; ;pic18f27j53.h: 121: unsigned ECCP3MD :1;
[; ;pic18f27j53.h: 122: };
[; ;pic18f27j53.h: 123: struct {
[; ;pic18f27j53.h: 124: unsigned :1;
[; ;pic18f27j53.h: 125: unsigned PMDMSSP1 :1;
[; ;pic18f27j53.h: 126: unsigned PMDMSSP2 :1;
[; ;pic18f27j53.h: 127: unsigned PMDUART1 :1;
[; ;pic18f27j53.h: 128: unsigned PMDUART2 :1;
[; ;pic18f27j53.h: 129: unsigned PMDECCP1 :1;
[; ;pic18f27j53.h: 130: unsigned PMDECCP2 :1;
[; ;pic18f27j53.h: 131: unsigned PMDECCP3 :1;
[; ;pic18f27j53.h: 132: };
[; ;pic18f27j53.h: 133: struct {
[; ;pic18f27j53.h: 134: unsigned PMDADC :1;
[; ;pic18f27j53.h: 135: unsigned PMDMSSP :2;
[; ;pic18f27j53.h: 136: unsigned PMDUART :2;
[; ;pic18f27j53.h: 137: unsigned PMDECCP :3;
[; ;pic18f27j53.h: 138: };
[; ;pic18f27j53.h: 139: struct {
[; ;pic18f27j53.h: 140: unsigned :1;
[; ;pic18f27j53.h: 141: unsigned SPIMD :2;
[; ;pic18f27j53.h: 142: unsigned UARTMD :2;
[; ;pic18f27j53.h: 143: unsigned ECCPMD :3;
[; ;pic18f27j53.h: 144: };
[; ;pic18f27j53.h: 145: } PMDIS0bits_t;
[; ;pic18f27j53.h: 146: extern volatile PMDIS0bits_t PMDIS0bits @ 0xEB9;
[; ;pic18f27j53.h: 259: typedef union {
[; ;pic18f27j53.h: 260: struct {
[; ;pic18f27j53.h: 261: unsigned ADCMD :1;
[; ;pic18f27j53.h: 262: unsigned SPI1MD :1;
[; ;pic18f27j53.h: 263: unsigned SPI2MD :1;
[; ;pic18f27j53.h: 264: unsigned UART1MD :1;
[; ;pic18f27j53.h: 265: unsigned UART2MD :1;
[; ;pic18f27j53.h: 266: unsigned ECCP1MD :1;
[; ;pic18f27j53.h: 267: unsigned ECCP2MD :1;
[; ;pic18f27j53.h: 268: unsigned ECCP3MD :1;
[; ;pic18f27j53.h: 269: };
[; ;pic18f27j53.h: 270: struct {
[; ;pic18f27j53.h: 271: unsigned :1;
[; ;pic18f27j53.h: 272: unsigned PMDMSSP1 :1;
[; ;pic18f27j53.h: 273: unsigned PMDMSSP2 :1;
[; ;pic18f27j53.h: 274: unsigned PMDUART1 :1;
[; ;pic18f27j53.h: 275: unsigned PMDUART2 :1;
[; ;pic18f27j53.h: 276: unsigned PMDECCP1 :1;
[; ;pic18f27j53.h: 277: unsigned PMDECCP2 :1;
[; ;pic18f27j53.h: 278: unsigned PMDECCP3 :1;
[; ;pic18f27j53.h: 279: };
[; ;pic18f27j53.h: 280: struct {
[; ;pic18f27j53.h: 281: unsigned PMDADC :1;
[; ;pic18f27j53.h: 282: unsigned PMDMSSP :2;
[; ;pic18f27j53.h: 283: unsigned PMDUART :2;
[; ;pic18f27j53.h: 284: unsigned PMDECCP :3;
[; ;pic18f27j53.h: 285: };
[; ;pic18f27j53.h: 286: struct {
[; ;pic18f27j53.h: 287: unsigned :1;
[; ;pic18f27j53.h: 288: unsigned SPIMD :2;
[; ;pic18f27j53.h: 289: unsigned UARTMD :2;
[; ;pic18f27j53.h: 290: unsigned ECCPMD :3;
[; ;pic18f27j53.h: 291: };
[; ;pic18f27j53.h: 292: } PD0bits_t;
[; ;pic18f27j53.h: 293: extern volatile PD0bits_t PD0bits @ 0xEB9;
[; ;pic18f27j53.h: 407: extern volatile unsigned char PMDIS1 @ 0xEBA;
"409
[; ;pic18f27j53.h: 409: asm("PMDIS1 equ 0EBAh");
[; <" PMDIS1 equ 0EBAh ;# ">
[; ;pic18f27j53.h: 412: extern volatile unsigned char PD1 @ 0xEBA;
"414
[; ;pic18f27j53.h: 414: asm("PD1 equ 0EBAh");
[; <" PD1 equ 0EBAh ;# ">
[; ;pic18f27j53.h: 417: typedef union {
[; ;pic18f27j53.h: 418: struct {
[; ;pic18f27j53.h: 419: unsigned :1;
[; ;pic18f27j53.h: 420: unsigned TMR1MD :1;
[; ;pic18f27j53.h: 421: unsigned TMR2MD :1;
[; ;pic18f27j53.h: 422: unsigned TMR3MD :1;
[; ;pic18f27j53.h: 423: unsigned TMR4MD :1;
[; ;pic18f27j53.h: 424: unsigned RTCCMD :1;
[; ;pic18f27j53.h: 425: unsigned CTMUMD :1;
[; ;pic18f27j53.h: 426: };
[; ;pic18f27j53.h: 427: struct {
[; ;pic18f27j53.h: 428: unsigned :1;
[; ;pic18f27j53.h: 429: unsigned PMDTMR1 :1;
[; ;pic18f27j53.h: 430: unsigned PMDTMR2 :1;
[; ;pic18f27j53.h: 431: unsigned PMDTMR3 :1;
[; ;pic18f27j53.h: 432: unsigned PMDTMR4 :1;
[; ;pic18f27j53.h: 433: };
[; ;pic18f27j53.h: 434: struct {
[; ;pic18f27j53.h: 435: unsigned :1;
[; ;pic18f27j53.h: 436: unsigned PMDTMR :4;
[; ;pic18f27j53.h: 437: unsigned PMDRTCC :1;
[; ;pic18f27j53.h: 438: unsigned PMDCTMU :1;
[; ;pic18f27j53.h: 439: };
[; ;pic18f27j53.h: 440: struct {
[; ;pic18f27j53.h: 441: unsigned :1;
[; ;pic18f27j53.h: 442: unsigned TMRMD :4;
[; ;pic18f27j53.h: 443: };
[; ;pic18f27j53.h: 444: } PMDIS1bits_t;
[; ;pic18f27j53.h: 445: extern volatile PMDIS1bits_t PMDIS1bits @ 0xEBA;
[; ;pic18f27j53.h: 518: typedef union {
[; ;pic18f27j53.h: 519: struct {
[; ;pic18f27j53.h: 520: unsigned :1;
[; ;pic18f27j53.h: 521: unsigned TMR1MD :1;
[; ;pic18f27j53.h: 522: unsigned TMR2MD :1;
[; ;pic18f27j53.h: 523: unsigned TMR3MD :1;
[; ;pic18f27j53.h: 524: unsigned TMR4MD :1;
[; ;pic18f27j53.h: 525: unsigned RTCCMD :1;
[; ;pic18f27j53.h: 526: unsigned CTMUMD :1;
[; ;pic18f27j53.h: 527: };
[; ;pic18f27j53.h: 528: struct {
[; ;pic18f27j53.h: 529: unsigned :1;
[; ;pic18f27j53.h: 530: unsigned PMDTMR1 :1;
[; ;pic18f27j53.h: 531: unsigned PMDTMR2 :1;
[; ;pic18f27j53.h: 532: unsigned PMDTMR3 :1;
[; ;pic18f27j53.h: 533: unsigned PMDTMR4 :1;
[; ;pic18f27j53.h: 534: };
[; ;pic18f27j53.h: 535: struct {
[; ;pic18f27j53.h: 536: unsigned :1;
[; ;pic18f27j53.h: 537: unsigned PMDTMR :4;
[; ;pic18f27j53.h: 538: unsigned PMDRTCC :1;
[; ;pic18f27j53.h: 539: unsigned PMDCTMU :1;
[; ;pic18f27j53.h: 540: };
[; ;pic18f27j53.h: 541: struct {
[; ;pic18f27j53.h: 542: unsigned :1;
[; ;pic18f27j53.h: 543: unsigned TMRMD :4;
[; ;pic18f27j53.h: 544: };
[; ;pic18f27j53.h: 545: } PD1bits_t;
[; ;pic18f27j53.h: 546: extern volatile PD1bits_t PD1bits @ 0xEBA;
[; ;pic18f27j53.h: 620: extern volatile unsigned char PMDIS2 @ 0xEBB;
"622
[; ;pic18f27j53.h: 622: asm("PMDIS2 equ 0EBBh");
[; <" PMDIS2 equ 0EBBh ;# ">
[; ;pic18f27j53.h: 625: extern volatile unsigned char PD2 @ 0xEBB;
"627
[; ;pic18f27j53.h: 627: asm("PD2 equ 0EBBh");
[; <" PD2 equ 0EBBh ;# ">
[; ;pic18f27j53.h: 630: typedef union {
[; ;pic18f27j53.h: 631: struct {
[; ;pic18f27j53.h: 632: unsigned CMP1MD :1;
[; ;pic18f27j53.h: 633: unsigned CMP2MD :1;
[; ;pic18f27j53.h: 634: unsigned CMP3MD :1;
[; ;pic18f27j53.h: 635: unsigned TMR5MD :1;
[; ;pic18f27j53.h: 636: unsigned TMR6MD :1;
[; ;pic18f27j53.h: 637: unsigned :1;
[; ;pic18f27j53.h: 638: unsigned TMR8MD :1;
[; ;pic18f27j53.h: 639: };
[; ;pic18f27j53.h: 640: struct {
[; ;pic18f27j53.h: 641: unsigned PMDCMP1 :1;
[; ;pic18f27j53.h: 642: unsigned PMDCMP2 :1;
[; ;pic18f27j53.h: 643: unsigned PMDCMP3 :1;
[; ;pic18f27j53.h: 644: };
[; ;pic18f27j53.h: 645: struct {
[; ;pic18f27j53.h: 646: unsigned PMDCMP :3;
[; ;pic18f27j53.h: 647: unsigned PMDTMR5 :1;
[; ;pic18f27j53.h: 648: unsigned PMDTMR6 :1;
[; ;pic18f27j53.h: 649: unsigned :1;
[; ;pic18f27j53.h: 650: unsigned PMDTMR8 :1;
[; ;pic18f27j53.h: 651: };
[; ;pic18f27j53.h: 652: struct {
[; ;pic18f27j53.h: 653: unsigned CMPMD :3;
[; ;pic18f27j53.h: 654: };
[; ;pic18f27j53.h: 655: } PMDIS2bits_t;
[; ;pic18f27j53.h: 656: extern volatile PMDIS2bits_t PMDIS2bits @ 0xEBB;
[; ;pic18f27j53.h: 729: typedef union {
[; ;pic18f27j53.h: 730: struct {
[; ;pic18f27j53.h: 731: unsigned CMP1MD :1;
[; ;pic18f27j53.h: 732: unsigned CMP2MD :1;
[; ;pic18f27j53.h: 733: unsigned CMP3MD :1;
[; ;pic18f27j53.h: 734: unsigned TMR5MD :1;
[; ;pic18f27j53.h: 735: unsigned TMR6MD :1;
[; ;pic18f27j53.h: 736: unsigned :1;
[; ;pic18f27j53.h: 737: unsigned TMR8MD :1;
[; ;pic18f27j53.h: 738: };
[; ;pic18f27j53.h: 739: struct {
[; ;pic18f27j53.h: 740: unsigned PMDCMP1 :1;
[; ;pic18f27j53.h: 741: unsigned PMDCMP2 :1;
[; ;pic18f27j53.h: 742: unsigned PMDCMP3 :1;
[; ;pic18f27j53.h: 743: };
[; ;pic18f27j53.h: 744: struct {
[; ;pic18f27j53.h: 745: unsigned PMDCMP :3;
[; ;pic18f27j53.h: 746: unsigned PMDTMR5 :1;
[; ;pic18f27j53.h: 747: unsigned PMDTMR6 :1;
[; ;pic18f27j53.h: 748: unsigned :1;
[; ;pic18f27j53.h: 749: unsigned PMDTMR8 :1;
[; ;pic18f27j53.h: 750: };
[; ;pic18f27j53.h: 751: struct {
[; ;pic18f27j53.h: 752: unsigned CMPMD :3;
[; ;pic18f27j53.h: 753: };
[; ;pic18f27j53.h: 754: } PD2bits_t;
[; ;pic18f27j53.h: 755: extern volatile PD2bits_t PD2bits @ 0xEBB;
[; ;pic18f27j53.h: 829: extern volatile unsigned char PMDIS3 @ 0xEBC;
"831
[; ;pic18f27j53.h: 831: asm("PMDIS3 equ 0EBCh");
[; <" PMDIS3 equ 0EBCh ;# ">
[; ;pic18f27j53.h: 834: extern volatile unsigned char PD3 @ 0xEBC;
"836
[; ;pic18f27j53.h: 836: asm("PD3 equ 0EBCh");
[; <" PD3 equ 0EBCh ;# ">
[; ;pic18f27j53.h: 839: typedef union {
[; ;pic18f27j53.h: 840: struct {
[; ;pic18f27j53.h: 841: unsigned :1;
[; ;pic18f27j53.h: 842: unsigned CCP4MD :1;
[; ;pic18f27j53.h: 843: unsigned CCP5MD :1;
[; ;pic18f27j53.h: 844: unsigned CCP6MD :1;
[; ;pic18f27j53.h: 845: unsigned CCP7MD :1;
[; ;pic18f27j53.h: 846: unsigned CCP8MD :1;
[; ;pic18f27j53.h: 847: unsigned CCP9MD :1;
[; ;pic18f27j53.h: 848: unsigned CCP10MD :1;
[; ;pic18f27j53.h: 849: };
[; ;pic18f27j53.h: 850: struct {
[; ;pic18f27j53.h: 851: unsigned :1;
[; ;pic18f27j53.h: 852: unsigned PMDCCP4 :1;
[; ;pic18f27j53.h: 853: unsigned PMDCCP5 :1;
[; ;pic18f27j53.h: 854: unsigned PMDCCP6 :1;
[; ;pic18f27j53.h: 855: unsigned PMDCCP7 :1;
[; ;pic18f27j53.h: 856: unsigned PMDCCP8 :1;
[; ;pic18f27j53.h: 857: unsigned PMDCCP9 :1;
[; ;pic18f27j53.h: 858: unsigned PMDCCP10 :1;
[; ;pic18f27j53.h: 859: };
[; ;pic18f27j53.h: 860: struct {
[; ;pic18f27j53.h: 861: unsigned :1;
[; ;pic18f27j53.h: 862: unsigned PMDCCP :7;
[; ;pic18f27j53.h: 863: };
[; ;pic18f27j53.h: 864: struct {
[; ;pic18f27j53.h: 865: unsigned :1;
[; ;pic18f27j53.h: 866: unsigned CCPMD :7;
[; ;pic18f27j53.h: 867: };
[; ;pic18f27j53.h: 868: } PMDIS3bits_t;
[; ;pic18f27j53.h: 869: extern volatile PMDIS3bits_t PMDIS3bits @ 0xEBC;
[; ;pic18f27j53.h: 952: typedef union {
[; ;pic18f27j53.h: 953: struct {
[; ;pic18f27j53.h: 954: unsigned :1;
[; ;pic18f27j53.h: 955: unsigned CCP4MD :1;
[; ;pic18f27j53.h: 956: unsigned CCP5MD :1;
[; ;pic18f27j53.h: 957: unsigned CCP6MD :1;
[; ;pic18f27j53.h: 958: unsigned CCP7MD :1;
[; ;pic18f27j53.h: 959: unsigned CCP8MD :1;
[; ;pic18f27j53.h: 960: unsigned CCP9MD :1;
[; ;pic18f27j53.h: 961: unsigned CCP10MD :1;
[; ;pic18f27j53.h: 962: };
[; ;pic18f27j53.h: 963: struct {
[; ;pic18f27j53.h: 964: unsigned :1;
[; ;pic18f27j53.h: 965: unsigned PMDCCP4 :1;
[; ;pic18f27j53.h: 966: unsigned PMDCCP5 :1;
[; ;pic18f27j53.h: 967: unsigned PMDCCP6 :1;
[; ;pic18f27j53.h: 968: unsigned PMDCCP7 :1;
[; ;pic18f27j53.h: 969: unsigned PMDCCP8 :1;
[; ;pic18f27j53.h: 970: unsigned PMDCCP9 :1;
[; ;pic18f27j53.h: 971: unsigned PMDCCP10 :1;
[; ;pic18f27j53.h: 972: };
[; ;pic18f27j53.h: 973: struct {
[; ;pic18f27j53.h: 974: unsigned :1;
[; ;pic18f27j53.h: 975: unsigned PMDCCP :7;
[; ;pic18f27j53.h: 976: };
[; ;pic18f27j53.h: 977: struct {
[; ;pic18f27j53.h: 978: unsigned :1;
[; ;pic18f27j53.h: 979: unsigned CCPMD :7;
[; ;pic18f27j53.h: 980: };
[; ;pic18f27j53.h: 981: } PD3bits_t;
[; ;pic18f27j53.h: 982: extern volatile PD3bits_t PD3bits @ 0xEBC;
[; ;pic18f27j53.h: 1066: extern volatile unsigned char PPSCON @ 0xEBF;
"1068
[; ;pic18f27j53.h: 1068: asm("PPSCON equ 0EBFh");
[; <" PPSCON equ 0EBFh ;# ">
[; ;pic18f27j53.h: 1071: typedef union {
[; ;pic18f27j53.h: 1072: struct {
[; ;pic18f27j53.h: 1073: unsigned IOLOCK :1;
[; ;pic18f27j53.h: 1074: };
[; ;pic18f27j53.h: 1075: } PPSCONbits_t;
[; ;pic18f27j53.h: 1076: extern volatile PPSCONbits_t PPSCONbits @ 0xEBF;
[; ;pic18f27j53.h: 1085: extern volatile unsigned char RPOR0 @ 0xEC0;
"1087
[; ;pic18f27j53.h: 1087: asm("RPOR0 equ 0EC0h");
[; <" RPOR0 equ 0EC0h ;# ">
[; ;pic18f27j53.h: 1091: extern volatile unsigned char RPOR1 @ 0xEC1;
"1093
[; ;pic18f27j53.h: 1093: asm("RPOR1 equ 0EC1h");
[; <" RPOR1 equ 0EC1h ;# ">
[; ;pic18f27j53.h: 1097: extern volatile unsigned char RPOR2 @ 0xEC2;
"1099
[; ;pic18f27j53.h: 1099: asm("RPOR2 equ 0EC2h");
[; <" RPOR2 equ 0EC2h ;# ">
[; ;pic18f27j53.h: 1103: extern volatile unsigned char RPOR3 @ 0xEC3;
"1105
[; ;pic18f27j53.h: 1105: asm("RPOR3 equ 0EC3h");
[; <" RPOR3 equ 0EC3h ;# ">
[; ;pic18f27j53.h: 1109: extern volatile unsigned char RPOR4 @ 0xEC4;
"1111
[; ;pic18f27j53.h: 1111: asm("RPOR4 equ 0EC4h");
[; <" RPOR4 equ 0EC4h ;# ">
[; ;pic18f27j53.h: 1115: extern volatile unsigned char RPOR5 @ 0xEC5;
"1117
[; ;pic18f27j53.h: 1117: asm("RPOR5 equ 0EC5h");
[; <" RPOR5 equ 0EC5h ;# ">
[; ;pic18f27j53.h: 1121: extern volatile unsigned char RPOR6 @ 0xEC6;
"1123
[; ;pic18f27j53.h: 1123: asm("RPOR6 equ 0EC6h");
[; <" RPOR6 equ 0EC6h ;# ">
[; ;pic18f27j53.h: 1127: extern volatile unsigned char RPOR7 @ 0xEC7;
"1129
[; ;pic18f27j53.h: 1129: asm("RPOR7 equ 0EC7h");
[; <" RPOR7 equ 0EC7h ;# ">
[; ;pic18f27j53.h: 1133: extern volatile unsigned char RPOR8 @ 0xEC8;
"1135
[; ;pic18f27j53.h: 1135: asm("RPOR8 equ 0EC8h");
[; <" RPOR8 equ 0EC8h ;# ">
[; ;pic18f27j53.h: 1139: extern volatile unsigned char RPOR9 @ 0xEC9;
"1141
[; ;pic18f27j53.h: 1141: asm("RPOR9 equ 0EC9h");
[; <" RPOR9 equ 0EC9h ;# ">
[; ;pic18f27j53.h: 1145: extern volatile unsigned char RPOR10 @ 0xECA;
"1147
[; ;pic18f27j53.h: 1147: asm("RPOR10 equ 0ECAh");
[; <" RPOR10 equ 0ECAh ;# ">
[; ;pic18f27j53.h: 1151: extern volatile unsigned char RPOR11 @ 0xECB;
"1153
[; ;pic18f27j53.h: 1153: asm("RPOR11 equ 0ECBh");
[; <" RPOR11 equ 0ECBh ;# ">
[; ;pic18f27j53.h: 1157: extern volatile unsigned char RPOR12 @ 0xECC;
"1159
[; ;pic18f27j53.h: 1159: asm("RPOR12 equ 0ECCh");
[; <" RPOR12 equ 0ECCh ;# ">
[; ;pic18f27j53.h: 1163: extern volatile unsigned char RPOR13 @ 0xECD;
"1165
[; ;pic18f27j53.h: 1165: asm("RPOR13 equ 0ECDh");
[; <" RPOR13 equ 0ECDh ;# ">
[; ;pic18f27j53.h: 1169: extern volatile unsigned char RPOR17 @ 0xED1;
"1171
[; ;pic18f27j53.h: 1171: asm("RPOR17 equ 0ED1h");
[; <" RPOR17 equ 0ED1h ;# ">
[; ;pic18f27j53.h: 1175: extern volatile unsigned char RPOR18 @ 0xED2;
"1177
[; ;pic18f27j53.h: 1177: asm("RPOR18 equ 0ED2h");
[; <" RPOR18 equ 0ED2h ;# ">
[; ;pic18f27j53.h: 1181: extern volatile unsigned char RPINR1 @ 0xEE1;
"1183
[; ;pic18f27j53.h: 1183: asm("RPINR1 equ 0EE1h");
[; <" RPINR1 equ 0EE1h ;# ">
[; ;pic18f27j53.h: 1187: extern volatile unsigned char RPINR2 @ 0xEE2;
"1189
[; ;pic18f27j53.h: 1189: asm("RPINR2 equ 0EE2h");
[; <" RPINR2 equ 0EE2h ;# ">
[; ;pic18f27j53.h: 1193: extern volatile unsigned char RPINR3 @ 0xEE3;
"1195
[; ;pic18f27j53.h: 1195: asm("RPINR3 equ 0EE3h");
[; <" RPINR3 equ 0EE3h ;# ">
[; ;pic18f27j53.h: 1199: extern volatile unsigned char RPINR4 @ 0xEE4;
"1201
[; ;pic18f27j53.h: 1201: asm("RPINR4 equ 0EE4h");
[; <" RPINR4 equ 0EE4h ;# ">
[; ;pic18f27j53.h: 1205: extern volatile unsigned char RPINR6 @ 0xEE6;
"1207
[; ;pic18f27j53.h: 1207: asm("RPINR6 equ 0EE6h");
[; <" RPINR6 equ 0EE6h ;# ">
[; ;pic18f27j53.h: 1211: extern volatile unsigned char RPINR15 @ 0xEE7;
"1213
[; ;pic18f27j53.h: 1213: asm("RPINR15 equ 0EE7h");
[; <" RPINR15 equ 0EE7h ;# ">
[; ;pic18f27j53.h: 1217: extern volatile unsigned char RPINR7 @ 0xEE8;
"1219
[; ;pic18f27j53.h: 1219: asm("RPINR7 equ 0EE8h");
[; <" RPINR7 equ 0EE8h ;# ">
[; ;pic18f27j53.h: 1223: extern volatile unsigned char RPINR8 @ 0xEE9;
"1225
[; ;pic18f27j53.h: 1225: asm("RPINR8 equ 0EE9h");
[; <" RPINR8 equ 0EE9h ;# ">
[; ;pic18f27j53.h: 1229: extern volatile unsigned char RPINR9 @ 0xEEA;
"1231
[; ;pic18f27j53.h: 1231: asm("RPINR9 equ 0EEAh");
[; <" RPINR9 equ 0EEAh ;# ">
[; ;pic18f27j53.h: 1235: extern volatile unsigned char RPINR12 @ 0xEF2;
"1237
[; ;pic18f27j53.h: 1237: asm("RPINR12 equ 0EF2h");
[; <" RPINR12 equ 0EF2h ;# ">
[; ;pic18f27j53.h: 1241: extern volatile unsigned char RPINR13 @ 0xEF3;
"1243
[; ;pic18f27j53.h: 1243: asm("RPINR13 equ 0EF3h");
[; <" RPINR13 equ 0EF3h ;# ">
[; ;pic18f27j53.h: 1247: extern volatile unsigned char RPINR14 @ 0xEF4;
"1249
[; ;pic18f27j53.h: 1249: asm("RPINR14 equ 0EF4h");
[; <" RPINR14 equ 0EF4h ;# ">
[; ;pic18f27j53.h: 1253: extern volatile unsigned char RPINR16 @ 0xEF7;
"1255
[; ;pic18f27j53.h: 1255: asm("RPINR16 equ 0EF7h");
[; <" RPINR16 equ 0EF7h ;# ">
[; ;pic18f27j53.h: 1259: extern volatile unsigned char RPINR17 @ 0xEF8;
"1261
[; ;pic18f27j53.h: 1261: asm("RPINR17 equ 0EF8h");
[; <" RPINR17 equ 0EF8h ;# ">
[; ;pic18f27j53.h: 1265: extern volatile unsigned char RPINR21 @ 0xEFC;
"1267
[; ;pic18f27j53.h: 1267: asm("RPINR21 equ 0EFCh");
[; <" RPINR21 equ 0EFCh ;# ">
[; ;pic18f27j53.h: 1271: extern volatile unsigned char RPINR22 @ 0xEFD;
"1273
[; ;pic18f27j53.h: 1273: asm("RPINR22 equ 0EFDh");
[; <" RPINR22 equ 0EFDh ;# ">
[; ;pic18f27j53.h: 1277: extern volatile unsigned char RPINR23 @ 0xEFE;
"1279
[; ;pic18f27j53.h: 1279: asm("RPINR23 equ 0EFEh");
[; <" RPINR23 equ 0EFEh ;# ">
[; ;pic18f27j53.h: 1283: extern volatile unsigned char RPINR24 @ 0xEFF;
"1285
[; ;pic18f27j53.h: 1285: asm("RPINR24 equ 0EFFh");
[; <" RPINR24 equ 0EFFh ;# ">
[; ;pic18f27j53.h: 1289: extern volatile unsigned char CCP10CON @ 0xF00;
"1291
[; ;pic18f27j53.h: 1291: asm("CCP10CON equ 0F00h");
[; <" CCP10CON equ 0F00h ;# ">
[; ;pic18f27j53.h: 1294: typedef union {
[; ;pic18f27j53.h: 1295: struct {
[; ;pic18f27j53.h: 1296: unsigned CCP10M :4;
[; ;pic18f27j53.h: 1297: unsigned DC10B :2;
[; ;pic18f27j53.h: 1298: };
[; ;pic18f27j53.h: 1299: struct {
[; ;pic18f27j53.h: 1300: unsigned CCP10M0 :1;
[; ;pic18f27j53.h: 1301: unsigned CCP10M1 :1;
[; ;pic18f27j53.h: 1302: unsigned CCP10M2 :1;
[; ;pic18f27j53.h: 1303: unsigned CCP10M3 :1;
[; ;pic18f27j53.h: 1304: unsigned DC10B0 :1;
[; ;pic18f27j53.h: 1305: unsigned DC10B1 :1;
[; ;pic18f27j53.h: 1306: };
[; ;pic18f27j53.h: 1307: } CCP10CONbits_t;
[; ;pic18f27j53.h: 1308: extern volatile CCP10CONbits_t CCP10CONbits @ 0xF00;
[; ;pic18f27j53.h: 1352: extern volatile unsigned char CCPR10L @ 0xF01;
"1354
[; ;pic18f27j53.h: 1354: asm("CCPR10L equ 0F01h");
[; <" CCPR10L equ 0F01h ;# ">
[; ;pic18f27j53.h: 1357: typedef union {
[; ;pic18f27j53.h: 1358: struct {
[; ;pic18f27j53.h: 1359: unsigned CCPR10L :8;
[; ;pic18f27j53.h: 1360: };
[; ;pic18f27j53.h: 1361: } CCPR10Lbits_t;
[; ;pic18f27j53.h: 1362: extern volatile CCPR10Lbits_t CCPR10Lbits @ 0xF01;
[; ;pic18f27j53.h: 1371: extern volatile unsigned char CCPR10H @ 0xF02;
"1373
[; ;pic18f27j53.h: 1373: asm("CCPR10H equ 0F02h");
[; <" CCPR10H equ 0F02h ;# ">
[; ;pic18f27j53.h: 1376: typedef union {
[; ;pic18f27j53.h: 1377: struct {
[; ;pic18f27j53.h: 1378: unsigned CCPR10H :8;
[; ;pic18f27j53.h: 1379: };
[; ;pic18f27j53.h: 1380: } CCPR10Hbits_t;
[; ;pic18f27j53.h: 1381: extern volatile CCPR10Hbits_t CCPR10Hbits @ 0xF02;
[; ;pic18f27j53.h: 1390: extern volatile unsigned char CCP9CON @ 0xF03;
"1392
[; ;pic18f27j53.h: 1392: asm("CCP9CON equ 0F03h");
[; <" CCP9CON equ 0F03h ;# ">
[; ;pic18f27j53.h: 1395: typedef union {
[; ;pic18f27j53.h: 1396: struct {
[; ;pic18f27j53.h: 1397: unsigned CCP9M :4;
[; ;pic18f27j53.h: 1398: unsigned DC9B :2;
[; ;pic18f27j53.h: 1399: };
[; ;pic18f27j53.h: 1400: struct {
[; ;pic18f27j53.h: 1401: unsigned CCP9M0 :1;
[; ;pic18f27j53.h: 1402: unsigned CCP9M1 :1;
[; ;pic18f27j53.h: 1403: unsigned CCP9M2 :1;
[; ;pic18f27j53.h: 1404: unsigned CCP9M3 :1;
[; ;pic18f27j53.h: 1405: unsigned DC9B0 :1;
[; ;pic18f27j53.h: 1406: unsigned DC9B1 :1;
[; ;pic18f27j53.h: 1407: };
[; ;pic18f27j53.h: 1408: } CCP9CONbits_t;
[; ;pic18f27j53.h: 1409: extern volatile CCP9CONbits_t CCP9CONbits @ 0xF03;
[; ;pic18f27j53.h: 1453: extern volatile unsigned char CCPR9L @ 0xF04;
"1455
[; ;pic18f27j53.h: 1455: asm("CCPR9L equ 0F04h");
[; <" CCPR9L equ 0F04h ;# ">
[; ;pic18f27j53.h: 1458: typedef union {
[; ;pic18f27j53.h: 1459: struct {
[; ;pic18f27j53.h: 1460: unsigned CCPR9L :8;
[; ;pic18f27j53.h: 1461: };
[; ;pic18f27j53.h: 1462: } CCPR9Lbits_t;
[; ;pic18f27j53.h: 1463: extern volatile CCPR9Lbits_t CCPR9Lbits @ 0xF04;
[; ;pic18f27j53.h: 1472: extern volatile unsigned char CCPR9H @ 0xF05;
"1474
[; ;pic18f27j53.h: 1474: asm("CCPR9H equ 0F05h");
[; <" CCPR9H equ 0F05h ;# ">
[; ;pic18f27j53.h: 1477: typedef union {
[; ;pic18f27j53.h: 1478: struct {
[; ;pic18f27j53.h: 1479: unsigned CCPR9H :8;
[; ;pic18f27j53.h: 1480: };
[; ;pic18f27j53.h: 1481: } CCPR9Hbits_t;
[; ;pic18f27j53.h: 1482: extern volatile CCPR9Hbits_t CCPR9Hbits @ 0xF05;
[; ;pic18f27j53.h: 1491: extern volatile unsigned char CCP8CON @ 0xF06;
"1493
[; ;pic18f27j53.h: 1493: asm("CCP8CON equ 0F06h");
[; <" CCP8CON equ 0F06h ;# ">
[; ;pic18f27j53.h: 1496: typedef union {
[; ;pic18f27j53.h: 1497: struct {
[; ;pic18f27j53.h: 1498: unsigned CCP8M :4;
[; ;pic18f27j53.h: 1499: unsigned DC8B :2;
[; ;pic18f27j53.h: 1500: };
[; ;pic18f27j53.h: 1501: struct {
[; ;pic18f27j53.h: 1502: unsigned CCP8M0 :1;
[; ;pic18f27j53.h: 1503: unsigned CCP8M1 :1;
[; ;pic18f27j53.h: 1504: unsigned CCP8M2 :1;
[; ;pic18f27j53.h: 1505: unsigned CCP8M3 :1;
[; ;pic18f27j53.h: 1506: unsigned DC8B0 :1;
[; ;pic18f27j53.h: 1507: unsigned DC8B1 :1;
[; ;pic18f27j53.h: 1508: };
[; ;pic18f27j53.h: 1509: } CCP8CONbits_t;
[; ;pic18f27j53.h: 1510: extern volatile CCP8CONbits_t CCP8CONbits @ 0xF06;
[; ;pic18f27j53.h: 1554: extern volatile unsigned char CCPR8L @ 0xF07;
"1556
[; ;pic18f27j53.h: 1556: asm("CCPR8L equ 0F07h");
[; <" CCPR8L equ 0F07h ;# ">
[; ;pic18f27j53.h: 1559: typedef union {
[; ;pic18f27j53.h: 1560: struct {
[; ;pic18f27j53.h: 1561: unsigned CCPR8L :8;
[; ;pic18f27j53.h: 1562: };
[; ;pic18f27j53.h: 1563: } CCPR8Lbits_t;
[; ;pic18f27j53.h: 1564: extern volatile CCPR8Lbits_t CCPR8Lbits @ 0xF07;
[; ;pic18f27j53.h: 1573: extern volatile unsigned char CCPR8H @ 0xF08;
"1575
[; ;pic18f27j53.h: 1575: asm("CCPR8H equ 0F08h");
[; <" CCPR8H equ 0F08h ;# ">
[; ;pic18f27j53.h: 1578: typedef union {
[; ;pic18f27j53.h: 1579: struct {
[; ;pic18f27j53.h: 1580: unsigned CCPR8H :8;
[; ;pic18f27j53.h: 1581: };
[; ;pic18f27j53.h: 1582: } CCPR8Hbits_t;
[; ;pic18f27j53.h: 1583: extern volatile CCPR8Hbits_t CCPR8Hbits @ 0xF08;
[; ;pic18f27j53.h: 1592: extern volatile unsigned char CCP7CON @ 0xF09;
"1594
[; ;pic18f27j53.h: 1594: asm("CCP7CON equ 0F09h");
[; <" CCP7CON equ 0F09h ;# ">
[; ;pic18f27j53.h: 1597: typedef union {
[; ;pic18f27j53.h: 1598: struct {
[; ;pic18f27j53.h: 1599: unsigned CCP7M :4;
[; ;pic18f27j53.h: 1600: unsigned DC7B :2;
[; ;pic18f27j53.h: 1601: };
[; ;pic18f27j53.h: 1602: struct {
[; ;pic18f27j53.h: 1603: unsigned CCP7M0 :1;
[; ;pic18f27j53.h: 1604: unsigned CCP7M1 :1;
[; ;pic18f27j53.h: 1605: unsigned CCP7M2 :1;
[; ;pic18f27j53.h: 1606: unsigned CCP7M3 :1;
[; ;pic18f27j53.h: 1607: unsigned DC7B0 :1;
[; ;pic18f27j53.h: 1608: unsigned DC7B1 :1;
[; ;pic18f27j53.h: 1609: };
[; ;pic18f27j53.h: 1610: } CCP7CONbits_t;
[; ;pic18f27j53.h: 1611: extern volatile CCP7CONbits_t CCP7CONbits @ 0xF09;
[; ;pic18f27j53.h: 1655: extern volatile unsigned char CCPR7L @ 0xF0A;
"1657
[; ;pic18f27j53.h: 1657: asm("CCPR7L equ 0F0Ah");
[; <" CCPR7L equ 0F0Ah ;# ">
[; ;pic18f27j53.h: 1660: typedef union {
[; ;pic18f27j53.h: 1661: struct {
[; ;pic18f27j53.h: 1662: unsigned CCPR7L :8;
[; ;pic18f27j53.h: 1663: };
[; ;pic18f27j53.h: 1664: } CCPR7Lbits_t;
[; ;pic18f27j53.h: 1665: extern volatile CCPR7Lbits_t CCPR7Lbits @ 0xF0A;
[; ;pic18f27j53.h: 1674: extern volatile unsigned char CCPR7H @ 0xF0B;
"1676
[; ;pic18f27j53.h: 1676: asm("CCPR7H equ 0F0Bh");
[; <" CCPR7H equ 0F0Bh ;# ">
[; ;pic18f27j53.h: 1679: typedef union {
[; ;pic18f27j53.h: 1680: struct {
[; ;pic18f27j53.h: 1681: unsigned CCPR7H :8;
[; ;pic18f27j53.h: 1682: };
[; ;pic18f27j53.h: 1683: } CCPR7Hbits_t;
[; ;pic18f27j53.h: 1684: extern volatile CCPR7Hbits_t CCPR7Hbits @ 0xF0B;
[; ;pic18f27j53.h: 1693: extern volatile unsigned char CCP6CON @ 0xF0C;
"1695
[; ;pic18f27j53.h: 1695: asm("CCP6CON equ 0F0Ch");
[; <" CCP6CON equ 0F0Ch ;# ">
[; ;pic18f27j53.h: 1698: typedef union {
[; ;pic18f27j53.h: 1699: struct {
[; ;pic18f27j53.h: 1700: unsigned CCP6M :4;
[; ;pic18f27j53.h: 1701: unsigned DC6B :2;
[; ;pic18f27j53.h: 1702: };
[; ;pic18f27j53.h: 1703: struct {
[; ;pic18f27j53.h: 1704: unsigned CCP6M0 :1;
[; ;pic18f27j53.h: 1705: unsigned CCP6M1 :1;
[; ;pic18f27j53.h: 1706: unsigned CCP6M2 :1;
[; ;pic18f27j53.h: 1707: unsigned CCP6M3 :1;
[; ;pic18f27j53.h: 1708: unsigned DC6B0 :1;
[; ;pic18f27j53.h: 1709: unsigned DC6B1 :1;
[; ;pic18f27j53.h: 1710: };
[; ;pic18f27j53.h: 1711: } CCP6CONbits_t;
[; ;pic18f27j53.h: 1712: extern volatile CCP6CONbits_t CCP6CONbits @ 0xF0C;
[; ;pic18f27j53.h: 1756: extern volatile unsigned char CCPR6L @ 0xF0D;
"1758
[; ;pic18f27j53.h: 1758: asm("CCPR6L equ 0F0Dh");
[; <" CCPR6L equ 0F0Dh ;# ">
[; ;pic18f27j53.h: 1761: typedef union {
[; ;pic18f27j53.h: 1762: struct {
[; ;pic18f27j53.h: 1763: unsigned CCPR6L :8;
[; ;pic18f27j53.h: 1764: };
[; ;pic18f27j53.h: 1765: } CCPR6Lbits_t;
[; ;pic18f27j53.h: 1766: extern volatile CCPR6Lbits_t CCPR6Lbits @ 0xF0D;
[; ;pic18f27j53.h: 1775: extern volatile unsigned char CCPR6H @ 0xF0E;
"1777
[; ;pic18f27j53.h: 1777: asm("CCPR6H equ 0F0Eh");
[; <" CCPR6H equ 0F0Eh ;# ">
[; ;pic18f27j53.h: 1780: typedef union {
[; ;pic18f27j53.h: 1781: struct {
[; ;pic18f27j53.h: 1782: unsigned CCPR6H :8;
[; ;pic18f27j53.h: 1783: };
[; ;pic18f27j53.h: 1784: } CCPR6Hbits_t;
[; ;pic18f27j53.h: 1785: extern volatile CCPR6Hbits_t CCPR6Hbits @ 0xF0E;
[; ;pic18f27j53.h: 1794: extern volatile unsigned char CCP5CON @ 0xF0F;
"1796
[; ;pic18f27j53.h: 1796: asm("CCP5CON equ 0F0Fh");
[; <" CCP5CON equ 0F0Fh ;# ">
[; ;pic18f27j53.h: 1799: typedef union {
[; ;pic18f27j53.h: 1800: struct {
[; ;pic18f27j53.h: 1801: unsigned CCP5M :4;
[; ;pic18f27j53.h: 1802: unsigned DC5B :2;
[; ;pic18f27j53.h: 1803: };
[; ;pic18f27j53.h: 1804: struct {
[; ;pic18f27j53.h: 1805: unsigned CCP5M0 :1;
[; ;pic18f27j53.h: 1806: unsigned CCP5M1 :1;
[; ;pic18f27j53.h: 1807: unsigned CCP5M2 :1;
[; ;pic18f27j53.h: 1808: unsigned CCP5M3 :1;
[; ;pic18f27j53.h: 1809: unsigned DC5B0 :1;
[; ;pic18f27j53.h: 1810: unsigned DC5B1 :1;
[; ;pic18f27j53.h: 1811: };
[; ;pic18f27j53.h: 1812: } CCP5CONbits_t;
[; ;pic18f27j53.h: 1813: extern volatile CCP5CONbits_t CCP5CONbits @ 0xF0F;
[; ;pic18f27j53.h: 1857: extern volatile unsigned char CCPR5L @ 0xF10;
"1859
[; ;pic18f27j53.h: 1859: asm("CCPR5L equ 0F10h");
[; <" CCPR5L equ 0F10h ;# ">
[; ;pic18f27j53.h: 1862: typedef union {
[; ;pic18f27j53.h: 1863: struct {
[; ;pic18f27j53.h: 1864: unsigned CCPR5L :8;
[; ;pic18f27j53.h: 1865: };
[; ;pic18f27j53.h: 1866: } CCPR5Lbits_t;
[; ;pic18f27j53.h: 1867: extern volatile CCPR5Lbits_t CCPR5Lbits @ 0xF10;
[; ;pic18f27j53.h: 1876: extern volatile unsigned char CCPR5H @ 0xF11;
"1878
[; ;pic18f27j53.h: 1878: asm("CCPR5H equ 0F11h");
[; <" CCPR5H equ 0F11h ;# ">
[; ;pic18f27j53.h: 1881: typedef union {
[; ;pic18f27j53.h: 1882: struct {
[; ;pic18f27j53.h: 1883: unsigned CCPR5H :8;
[; ;pic18f27j53.h: 1884: };
[; ;pic18f27j53.h: 1885: } CCPR5Hbits_t;
[; ;pic18f27j53.h: 1886: extern volatile CCPR5Hbits_t CCPR5Hbits @ 0xF11;
[; ;pic18f27j53.h: 1895: extern volatile unsigned char CCP4CON @ 0xF12;
"1897
[; ;pic18f27j53.h: 1897: asm("CCP4CON equ 0F12h");
[; <" CCP4CON equ 0F12h ;# ">
[; ;pic18f27j53.h: 1900: typedef union {
[; ;pic18f27j53.h: 1901: struct {
[; ;pic18f27j53.h: 1902: unsigned CCP4M :4;
[; ;pic18f27j53.h: 1903: unsigned DC4B :2;
[; ;pic18f27j53.h: 1904: };
[; ;pic18f27j53.h: 1905: struct {
[; ;pic18f27j53.h: 1906: unsigned CCP4M0 :1;
[; ;pic18f27j53.h: 1907: unsigned CCP4M1 :1;
[; ;pic18f27j53.h: 1908: unsigned CCP4M2 :1;
[; ;pic18f27j53.h: 1909: unsigned CCP4M3 :1;
[; ;pic18f27j53.h: 1910: unsigned DC4B0 :1;
[; ;pic18f27j53.h: 1911: unsigned DC4B1 :1;
[; ;pic18f27j53.h: 1912: };
[; ;pic18f27j53.h: 1913: } CCP4CONbits_t;
[; ;pic18f27j53.h: 1914: extern volatile CCP4CONbits_t CCP4CONbits @ 0xF12;
[; ;pic18f27j53.h: 1958: extern volatile unsigned char CCPR4L @ 0xF13;
"1960
[; ;pic18f27j53.h: 1960: asm("CCPR4L equ 0F13h");
[; <" CCPR4L equ 0F13h ;# ">
[; ;pic18f27j53.h: 1963: typedef union {
[; ;pic18f27j53.h: 1964: struct {
[; ;pic18f27j53.h: 1965: unsigned CCPR4L :8;
[; ;pic18f27j53.h: 1966: };
[; ;pic18f27j53.h: 1967: } CCPR4Lbits_t;
[; ;pic18f27j53.h: 1968: extern volatile CCPR4Lbits_t CCPR4Lbits @ 0xF13;
[; ;pic18f27j53.h: 1977: extern volatile unsigned char CCPR4H @ 0xF14;
"1979
[; ;pic18f27j53.h: 1979: asm("CCPR4H equ 0F14h");
[; <" CCPR4H equ 0F14h ;# ">
[; ;pic18f27j53.h: 1982: typedef union {
[; ;pic18f27j53.h: 1983: struct {
[; ;pic18f27j53.h: 1984: unsigned CCPR4H :8;
[; ;pic18f27j53.h: 1985: };
[; ;pic18f27j53.h: 1986: } CCPR4Hbits_t;
[; ;pic18f27j53.h: 1987: extern volatile CCPR4Hbits_t CCPR4Hbits @ 0xF14;
[; ;pic18f27j53.h: 1996: extern volatile unsigned char CCP3CON @ 0xF15;
"1998
[; ;pic18f27j53.h: 1998: asm("CCP3CON equ 0F15h");
[; <" CCP3CON equ 0F15h ;# ">
[; ;pic18f27j53.h: 2001: typedef union {
[; ;pic18f27j53.h: 2002: struct {
[; ;pic18f27j53.h: 2003: unsigned CCP3M :4;
[; ;pic18f27j53.h: 2004: unsigned DC3B :2;
[; ;pic18f27j53.h: 2005: unsigned P3M :2;
[; ;pic18f27j53.h: 2006: };
[; ;pic18f27j53.h: 2007: struct {
[; ;pic18f27j53.h: 2008: unsigned CCP3M0 :1;
[; ;pic18f27j53.h: 2009: unsigned CCP3M1 :1;
[; ;pic18f27j53.h: 2010: unsigned CCP3M2 :1;
[; ;pic18f27j53.h: 2011: unsigned CCP3M3 :1;
[; ;pic18f27j53.h: 2012: unsigned DC3B0 :1;
[; ;pic18f27j53.h: 2013: unsigned DC3B1 :1;
[; ;pic18f27j53.h: 2014: unsigned P3M0 :1;
[; ;pic18f27j53.h: 2015: unsigned P3M1 :1;
[; ;pic18f27j53.h: 2016: };
[; ;pic18f27j53.h: 2017: } CCP3CONbits_t;
[; ;pic18f27j53.h: 2018: extern volatile CCP3CONbits_t CCP3CONbits @ 0xF15;
[; ;pic18f27j53.h: 2077: extern volatile unsigned char CCPR3L @ 0xF16;
"2079
[; ;pic18f27j53.h: 2079: asm("CCPR3L equ 0F16h");
[; <" CCPR3L equ 0F16h ;# ">
[; ;pic18f27j53.h: 2082: typedef union {
[; ;pic18f27j53.h: 2083: struct {
[; ;pic18f27j53.h: 2084: unsigned CCPR3L :8;
[; ;pic18f27j53.h: 2085: };
[; ;pic18f27j53.h: 2086: } CCPR3Lbits_t;
[; ;pic18f27j53.h: 2087: extern volatile CCPR3Lbits_t CCPR3Lbits @ 0xF16;
[; ;pic18f27j53.h: 2096: extern volatile unsigned char CCPR3H @ 0xF17;
"2098
[; ;pic18f27j53.h: 2098: asm("CCPR3H equ 0F17h");
[; <" CCPR3H equ 0F17h ;# ">
[; ;pic18f27j53.h: 2101: typedef union {
[; ;pic18f27j53.h: 2102: struct {
[; ;pic18f27j53.h: 2103: unsigned CCPR3H :8;
[; ;pic18f27j53.h: 2104: };
[; ;pic18f27j53.h: 2105: } CCPR3Hbits_t;
[; ;pic18f27j53.h: 2106: extern volatile CCPR3Hbits_t CCPR3Hbits @ 0xF17;
[; ;pic18f27j53.h: 2115: extern volatile unsigned char ECCP3DEL @ 0xF18;
"2117
[; ;pic18f27j53.h: 2117: asm("ECCP3DEL equ 0F18h");
[; <" ECCP3DEL equ 0F18h ;# ">
[; ;pic18f27j53.h: 2120: typedef union {
[; ;pic18f27j53.h: 2121: struct {
[; ;pic18f27j53.h: 2122: unsigned P3DC :7;
[; ;pic18f27j53.h: 2123: unsigned P3RSEN :1;
[; ;pic18f27j53.h: 2124: };
[; ;pic18f27j53.h: 2125: struct {
[; ;pic18f27j53.h: 2126: unsigned P3DC0 :1;
[; ;pic18f27j53.h: 2127: unsigned P3DC1 :1;
[; ;pic18f27j53.h: 2128: unsigned P3DC2 :1;
[; ;pic18f27j53.h: 2129: unsigned P3DC3 :1;
[; ;pic18f27j53.h: 2130: unsigned P3DC4 :1;
[; ;pic18f27j53.h: 2131: unsigned P3DC5 :1;
[; ;pic18f27j53.h: 2132: unsigned P3DC6 :1;
[; ;pic18f27j53.h: 2133: };
[; ;pic18f27j53.h: 2134: } ECCP3DELbits_t;
[; ;pic18f27j53.h: 2135: extern volatile ECCP3DELbits_t ECCP3DELbits @ 0xF18;
[; ;pic18f27j53.h: 2184: extern volatile unsigned char ECCP3AS @ 0xF19;
"2186
[; ;pic18f27j53.h: 2186: asm("ECCP3AS equ 0F19h");
[; <" ECCP3AS equ 0F19h ;# ">
[; ;pic18f27j53.h: 2189: typedef union {
[; ;pic18f27j53.h: 2190: struct {
[; ;pic18f27j53.h: 2191: unsigned PSS3BD :2;
[; ;pic18f27j53.h: 2192: unsigned PSS3AC :2;
[; ;pic18f27j53.h: 2193: unsigned ECCP3AS :3;
[; ;pic18f27j53.h: 2194: unsigned ECCP3ASE :1;
[; ;pic18f27j53.h: 2195: };
[; ;pic18f27j53.h: 2196: struct {
[; ;pic18f27j53.h: 2197: unsigned PSS3BD0 :1;
[; ;pic18f27j53.h: 2198: unsigned PSS3BD1 :1;
[; ;pic18f27j53.h: 2199: unsigned PSS3AC0 :1;
[; ;pic18f27j53.h: 2200: unsigned PSS3AC1 :1;
[; ;pic18f27j53.h: 2201: unsigned ECCP3AS0 :1;
[; ;pic18f27j53.h: 2202: unsigned ECCP3AS1 :1;
[; ;pic18f27j53.h: 2203: unsigned ECCP3AS2 :1;
[; ;pic18f27j53.h: 2204: };
[; ;pic18f27j53.h: 2205: } ECCP3ASbits_t;
[; ;pic18f27j53.h: 2206: extern volatile ECCP3ASbits_t ECCP3ASbits @ 0xF19;
[; ;pic18f27j53.h: 2265: extern volatile unsigned char PSTR3CON @ 0xF1A;
"2267
[; ;pic18f27j53.h: 2267: asm("PSTR3CON equ 0F1Ah");
[; <" PSTR3CON equ 0F1Ah ;# ">
[; ;pic18f27j53.h: 2270: typedef union {
[; ;pic18f27j53.h: 2271: struct {
[; ;pic18f27j53.h: 2272: unsigned STRA :1;
[; ;pic18f27j53.h: 2273: unsigned STRB :1;
[; ;pic18f27j53.h: 2274: unsigned STRC :1;
[; ;pic18f27j53.h: 2275: unsigned STRD :1;
[; ;pic18f27j53.h: 2276: unsigned STRSYNC :1;
[; ;pic18f27j53.h: 2277: unsigned :1;
[; ;pic18f27j53.h: 2278: unsigned CMPL :2;
[; ;pic18f27j53.h: 2279: };
[; ;pic18f27j53.h: 2280: struct {
[; ;pic18f27j53.h: 2281: unsigned :6;
[; ;pic18f27j53.h: 2282: unsigned CMPL0 :1;
[; ;pic18f27j53.h: 2283: unsigned CMPL1 :1;
[; ;pic18f27j53.h: 2284: };
[; ;pic18f27j53.h: 2285: struct {
[; ;pic18f27j53.h: 2286: unsigned :6;
[; ;pic18f27j53.h: 2287: unsigned CMPL03 :1;
[; ;pic18f27j53.h: 2288: };
[; ;pic18f27j53.h: 2289: struct {
[; ;pic18f27j53.h: 2290: unsigned :7;
[; ;pic18f27j53.h: 2291: unsigned CMPL13 :1;
[; ;pic18f27j53.h: 2292: };
[; ;pic18f27j53.h: 2293: struct {
[; ;pic18f27j53.h: 2294: unsigned STRA3 :1;
[; ;pic18f27j53.h: 2295: };
[; ;pic18f27j53.h: 2296: struct {
[; ;pic18f27j53.h: 2297: unsigned :1;
[; ;pic18f27j53.h: 2298: unsigned STRB3 :1;
[; ;pic18f27j53.h: 2299: };
[; ;pic18f27j53.h: 2300: struct {
[; ;pic18f27j53.h: 2301: unsigned :2;
[; ;pic18f27j53.h: 2302: unsigned STRC3 :1;
[; ;pic18f27j53.h: 2303: };
[; ;pic18f27j53.h: 2304: struct {
[; ;pic18f27j53.h: 2305: unsigned :3;
[; ;pic18f27j53.h: 2306: unsigned STRD3 :1;
[; ;pic18f27j53.h: 2307: };
[; ;pic18f27j53.h: 2308: struct {
[; ;pic18f27j53.h: 2309: unsigned :4;
[; ;pic18f27j53.h: 2310: unsigned STRSYNC3 :1;
[; ;pic18f27j53.h: 2311: };
[; ;pic18f27j53.h: 2312: } PSTR3CONbits_t;
[; ;pic18f27j53.h: 2313: extern volatile PSTR3CONbits_t PSTR3CONbits @ 0xF1A;
[; ;pic18f27j53.h: 2392: extern volatile unsigned char T8CON @ 0xF1B;
"2394
[; ;pic18f27j53.h: 2394: asm("T8CON equ 0F1Bh");
[; <" T8CON equ 0F1Bh ;# ">
[; ;pic18f27j53.h: 2397: typedef union {
[; ;pic18f27j53.h: 2398: struct {
[; ;pic18f27j53.h: 2399: unsigned T8CKPS :2;
[; ;pic18f27j53.h: 2400: unsigned TMR8ON :1;
[; ;pic18f27j53.h: 2401: unsigned T8OUTPS :4;
[; ;pic18f27j53.h: 2402: };
[; ;pic18f27j53.h: 2403: struct {
[; ;pic18f27j53.h: 2404: unsigned T8CKPS0 :1;
[; ;pic18f27j53.h: 2405: unsigned T8CKPS1 :1;
[; ;pic18f27j53.h: 2406: unsigned :1;
[; ;pic18f27j53.h: 2407: unsigned T8OUTPS0 :1;
[; ;pic18f27j53.h: 2408: unsigned T8OUTPS1 :1;
[; ;pic18f27j53.h: 2409: unsigned T8OUTPS2 :1;
[; ;pic18f27j53.h: 2410: unsigned T8OUTPS3 :1;
[; ;pic18f27j53.h: 2411: };
[; ;pic18f27j53.h: 2412: } T8CONbits_t;
[; ;pic18f27j53.h: 2413: extern volatile T8CONbits_t T8CONbits @ 0xF1B;
[; ;pic18f27j53.h: 2462: extern volatile unsigned char PR8 @ 0xF1C;
"2464
[; ;pic18f27j53.h: 2464: asm("PR8 equ 0F1Ch");
[; <" PR8 equ 0F1Ch ;# ">
[; ;pic18f27j53.h: 2467: typedef union {
[; ;pic18f27j53.h: 2468: struct {
[; ;pic18f27j53.h: 2469: unsigned PR8 :8;
[; ;pic18f27j53.h: 2470: };
[; ;pic18f27j53.h: 2471: } PR8bits_t;
[; ;pic18f27j53.h: 2472: extern volatile PR8bits_t PR8bits @ 0xF1C;
[; ;pic18f27j53.h: 2481: extern volatile unsigned char TMR8 @ 0xF1D;
"2483
[; ;pic18f27j53.h: 2483: asm("TMR8 equ 0F1Dh");
[; <" TMR8 equ 0F1Dh ;# ">
[; ;pic18f27j53.h: 2486: typedef union {
[; ;pic18f27j53.h: 2487: struct {
[; ;pic18f27j53.h: 2488: unsigned TMR8 :8;
[; ;pic18f27j53.h: 2489: };
[; ;pic18f27j53.h: 2490: } TMR8bits_t;
[; ;pic18f27j53.h: 2491: extern volatile TMR8bits_t TMR8bits @ 0xF1D;
[; ;pic18f27j53.h: 2500: extern volatile unsigned char T6CON @ 0xF1E;
"2502
[; ;pic18f27j53.h: 2502: asm("T6CON equ 0F1Eh");
[; <" T6CON equ 0F1Eh ;# ">
[; ;pic18f27j53.h: 2505: typedef union {
[; ;pic18f27j53.h: 2506: struct {
[; ;pic18f27j53.h: 2507: unsigned T6CKPS :2;
[; ;pic18f27j53.h: 2508: unsigned TMR6ON :1;
[; ;pic18f27j53.h: 2509: unsigned T6OUTPS :4;
[; ;pic18f27j53.h: 2510: };
[; ;pic18f27j53.h: 2511: struct {
[; ;pic18f27j53.h: 2512: unsigned T6CKPS0 :1;
[; ;pic18f27j53.h: 2513: unsigned T6CKPS1 :1;
[; ;pic18f27j53.h: 2514: unsigned :1;
[; ;pic18f27j53.h: 2515: unsigned T6OUTPS0 :1;
[; ;pic18f27j53.h: 2516: unsigned T6OUTPS1 :1;
[; ;pic18f27j53.h: 2517: unsigned T6OUTPS2 :1;
[; ;pic18f27j53.h: 2518: unsigned T6OUTPS3 :1;
[; ;pic18f27j53.h: 2519: };
[; ;pic18f27j53.h: 2520: } T6CONbits_t;
[; ;pic18f27j53.h: 2521: extern volatile T6CONbits_t T6CONbits @ 0xF1E;
[; ;pic18f27j53.h: 2570: extern volatile unsigned char PR6 @ 0xF1F;
"2572
[; ;pic18f27j53.h: 2572: asm("PR6 equ 0F1Fh");
[; <" PR6 equ 0F1Fh ;# ">
[; ;pic18f27j53.h: 2575: typedef union {
[; ;pic18f27j53.h: 2576: struct {
[; ;pic18f27j53.h: 2577: unsigned PR6 :8;
[; ;pic18f27j53.h: 2578: };
[; ;pic18f27j53.h: 2579: } PR6bits_t;
[; ;pic18f27j53.h: 2580: extern volatile PR6bits_t PR6bits @ 0xF1F;
[; ;pic18f27j53.h: 2589: extern volatile unsigned char TMR6 @ 0xF20;
"2591
[; ;pic18f27j53.h: 2591: asm("TMR6 equ 0F20h");
[; <" TMR6 equ 0F20h ;# ">
[; ;pic18f27j53.h: 2594: typedef union {
[; ;pic18f27j53.h: 2595: struct {
[; ;pic18f27j53.h: 2596: unsigned TMR6 :8;
[; ;pic18f27j53.h: 2597: };
[; ;pic18f27j53.h: 2598: } TMR6bits_t;
[; ;pic18f27j53.h: 2599: extern volatile TMR6bits_t TMR6bits @ 0xF20;
[; ;pic18f27j53.h: 2608: extern volatile unsigned char T5GCON @ 0xF21;
"2610
[; ;pic18f27j53.h: 2610: asm("T5GCON equ 0F21h");
[; <" T5GCON equ 0F21h ;# ">
[; ;pic18f27j53.h: 2613: typedef union {
[; ;pic18f27j53.h: 2614: struct {
[; ;pic18f27j53.h: 2615: unsigned :3;
[; ;pic18f27j53.h: 2616: unsigned T5GGO_NOT_T5DONE :1;
[; ;pic18f27j53.h: 2617: };
[; ;pic18f27j53.h: 2618: struct {
[; ;pic18f27j53.h: 2619: unsigned T5GSS :2;
[; ;pic18f27j53.h: 2620: unsigned T5GVAL :1;
[; ;pic18f27j53.h: 2621: unsigned T5GGO_nT5DONE :1;
[; ;pic18f27j53.h: 2622: unsigned T5GSPM :1;
[; ;pic18f27j53.h: 2623: unsigned T5GTM :1;
[; ;pic18f27j53.h: 2624: unsigned T5GPOL :1;
[; ;pic18f27j53.h: 2625: unsigned TMR5GE :1;
[; ;pic18f27j53.h: 2626: };
[; ;pic18f27j53.h: 2627: struct {
[; ;pic18f27j53.h: 2628: unsigned T5GSS0 :1;
[; ;pic18f27j53.h: 2629: unsigned T5GSS1 :1;
[; ;pic18f27j53.h: 2630: unsigned :1;
[; ;pic18f27j53.h: 2631: unsigned T5GGO :1;
[; ;pic18f27j53.h: 2632: };
[; ;pic18f27j53.h: 2633: struct {
[; ;pic18f27j53.h: 2634: unsigned :3;
[; ;pic18f27j53.h: 2635: unsigned NOT_T5DONE :1;
[; ;pic18f27j53.h: 2636: };
[; ;pic18f27j53.h: 2637: struct {
[; ;pic18f27j53.h: 2638: unsigned :3;
[; ;pic18f27j53.h: 2639: unsigned nT5DONE :1;
[; ;pic18f27j53.h: 2640: };
[; ;pic18f27j53.h: 2641: struct {
[; ;pic18f27j53.h: 2642: unsigned :3;
[; ;pic18f27j53.h: 2643: unsigned T5DONE :1;
[; ;pic18f27j53.h: 2644: };
[; ;pic18f27j53.h: 2645: } T5GCONbits_t;
[; ;pic18f27j53.h: 2646: extern volatile T5GCONbits_t T5GCONbits @ 0xF21;
[; ;pic18f27j53.h: 2720: extern volatile unsigned char T5CON @ 0xF22;
"2722
[; ;pic18f27j53.h: 2722: asm("T5CON equ 0F22h");
[; <" T5CON equ 0F22h ;# ">
[; ;pic18f27j53.h: 2725: typedef union {
[; ;pic18f27j53.h: 2726: struct {
[; ;pic18f27j53.h: 2727: unsigned :2;
[; ;pic18f27j53.h: 2728: unsigned NOT_T5SYNC :1;
[; ;pic18f27j53.h: 2729: };
[; ;pic18f27j53.h: 2730: struct {
[; ;pic18f27j53.h: 2731: unsigned TMR5ON :1;
[; ;pic18f27j53.h: 2732: unsigned RD16 :1;
[; ;pic18f27j53.h: 2733: unsigned nT5SYNC :1;
[; ;pic18f27j53.h: 2734: unsigned T5OSCEN :1;
[; ;pic18f27j53.h: 2735: unsigned T5CKPS :2;
[; ;pic18f27j53.h: 2736: unsigned TMR5CS :2;
[; ;pic18f27j53.h: 2737: };
[; ;pic18f27j53.h: 2738: struct {
[; ;pic18f27j53.h: 2739: unsigned :4;
[; ;pic18f27j53.h: 2740: unsigned T5CKPS0 :1;
[; ;pic18f27j53.h: 2741: unsigned T5CKPS1 :1;
[; ;pic18f27j53.h: 2742: unsigned TMR5CS0 :1;
[; ;pic18f27j53.h: 2743: unsigned TMR5CS1 :1;
[; ;pic18f27j53.h: 2744: };
[; ;pic18f27j53.h: 2745: struct {
[; ;pic18f27j53.h: 2746: unsigned :1;
[; ;pic18f27j53.h: 2747: unsigned RD165 :1;
[; ;pic18f27j53.h: 2748: };
[; ;pic18f27j53.h: 2749: struct {
[; ;pic18f27j53.h: 2750: unsigned :3;
[; ;pic18f27j53.h: 2751: unsigned SOSCEN5 :1;
[; ;pic18f27j53.h: 2752: };
[; ;pic18f27j53.h: 2753: } T5CONbits_t;
[; ;pic18f27j53.h: 2754: extern volatile T5CONbits_t T5CONbits @ 0xF22;
[; ;pic18f27j53.h: 2823: extern volatile unsigned char TMR5L @ 0xF23;
"2825
[; ;pic18f27j53.h: 2825: asm("TMR5L equ 0F23h");
[; <" TMR5L equ 0F23h ;# ">
[; ;pic18f27j53.h: 2828: typedef union {
[; ;pic18f27j53.h: 2829: struct {
[; ;pic18f27j53.h: 2830: unsigned TMR5L :8;
[; ;pic18f27j53.h: 2831: };
[; ;pic18f27j53.h: 2832: } TMR5Lbits_t;
[; ;pic18f27j53.h: 2833: extern volatile TMR5Lbits_t TMR5Lbits @ 0xF23;
[; ;pic18f27j53.h: 2842: extern volatile unsigned char TMR5H @ 0xF24;
"2844
[; ;pic18f27j53.h: 2844: asm("TMR5H equ 0F24h");
[; <" TMR5H equ 0F24h ;# ">
[; ;pic18f27j53.h: 2847: typedef union {
[; ;pic18f27j53.h: 2848: struct {
[; ;pic18f27j53.h: 2849: unsigned TMR5H :8;
[; ;pic18f27j53.h: 2850: };
[; ;pic18f27j53.h: 2851: } TMR5Hbits_t;
[; ;pic18f27j53.h: 2852: extern volatile TMR5Hbits_t TMR5Hbits @ 0xF24;
[; ;pic18f27j53.h: 2861: extern volatile unsigned char CM3CON @ 0xF25;
"2863
[; ;pic18f27j53.h: 2863: asm("CM3CON equ 0F25h");
[; <" CM3CON equ 0F25h ;# ">
[; ;pic18f27j53.h: 2866: typedef union {
[; ;pic18f27j53.h: 2867: struct {
[; ;pic18f27j53.h: 2868: unsigned CCH :2;
[; ;pic18f27j53.h: 2869: unsigned CREF :1;
[; ;pic18f27j53.h: 2870: unsigned EVPOL :2;
[; ;pic18f27j53.h: 2871: unsigned CPOL :1;
[; ;pic18f27j53.h: 2872: unsigned COE :1;
[; ;pic18f27j53.h: 2873: unsigned CON :1;
[; ;pic18f27j53.h: 2874: };
[; ;pic18f27j53.h: 2875: struct {
[; ;pic18f27j53.h: 2876: unsigned CCH0 :1;
[; ;pic18f27j53.h: 2877: unsigned CCH1 :1;
[; ;pic18f27j53.h: 2878: unsigned :1;
[; ;pic18f27j53.h: 2879: unsigned EVPOL0 :1;
[; ;pic18f27j53.h: 2880: unsigned EVPOL1 :1;
[; ;pic18f27j53.h: 2881: };
[; ;pic18f27j53.h: 2882: struct {
[; ;pic18f27j53.h: 2883: unsigned CCH03 :1;
[; ;pic18f27j53.h: 2884: };
[; ;pic18f27j53.h: 2885: struct {
[; ;pic18f27j53.h: 2886: unsigned :1;
[; ;pic18f27j53.h: 2887: unsigned CCH13 :1;
[; ;pic18f27j53.h: 2888: };
[; ;pic18f27j53.h: 2889: struct {
[; ;pic18f27j53.h: 2890: unsigned :6;
[; ;pic18f27j53.h: 2891: unsigned COE3 :1;
[; ;pic18f27j53.h: 2892: };
[; ;pic18f27j53.h: 2893: struct {
[; ;pic18f27j53.h: 2894: unsigned :7;
[; ;pic18f27j53.h: 2895: unsigned CON3 :1;
[; ;pic18f27j53.h: 2896: };
[; ;pic18f27j53.h: 2897: struct {
[; ;pic18f27j53.h: 2898: unsigned :5;
[; ;pic18f27j53.h: 2899: unsigned CPOL3 :1;
[; ;pic18f27j53.h: 2900: };
[; ;pic18f27j53.h: 2901: struct {
[; ;pic18f27j53.h: 2902: unsigned :2;
[; ;pic18f27j53.h: 2903: unsigned CREF3 :1;
[; ;pic18f27j53.h: 2904: };
[; ;pic18f27j53.h: 2905: struct {
[; ;pic18f27j53.h: 2906: unsigned :3;
[; ;pic18f27j53.h: 2907: unsigned EVPOL03 :1;
[; ;pic18f27j53.h: 2908: };
[; ;pic18f27j53.h: 2909: struct {
[; ;pic18f27j53.h: 2910: unsigned :4;
[; ;pic18f27j53.h: 2911: unsigned EVPOL13 :1;
[; ;pic18f27j53.h: 2912: };
[; ;pic18f27j53.h: 2913: } CM3CONbits_t;
[; ;pic18f27j53.h: 2914: extern volatile CM3CONbits_t CM3CONbits @ 0xF25;
[; ;pic18f27j53.h: 3008: extern volatile unsigned char UEP0 @ 0xF26;
"3010
[; ;pic18f27j53.h: 3010: asm("UEP0 equ 0F26h");
[; <" UEP0 equ 0F26h ;# ">
[; ;pic18f27j53.h: 3013: typedef union {
[; ;pic18f27j53.h: 3014: struct {
[; ;pic18f27j53.h: 3015: unsigned EPSTALL :1;
[; ;pic18f27j53.h: 3016: unsigned EPINEN :1;
[; ;pic18f27j53.h: 3017: unsigned EPOUTEN :1;
[; ;pic18f27j53.h: 3018: unsigned EPCONDIS :1;
[; ;pic18f27j53.h: 3019: unsigned EPHSHK :1;
[; ;pic18f27j53.h: 3020: };
[; ;pic18f27j53.h: 3021: struct {
[; ;pic18f27j53.h: 3022: unsigned :3;
[; ;pic18f27j53.h: 3023: unsigned EP0CONDIS :1;
[; ;pic18f27j53.h: 3024: };
[; ;pic18f27j53.h: 3025: struct {
[; ;pic18f27j53.h: 3026: unsigned :4;
[; ;pic18f27j53.h: 3027: unsigned EP0HSHK :1;
[; ;pic18f27j53.h: 3028: };
[; ;pic18f27j53.h: 3029: struct {
[; ;pic18f27j53.h: 3030: unsigned :1;
[; ;pic18f27j53.h: 3031: unsigned EP0INEN :1;
[; ;pic18f27j53.h: 3032: };
[; ;pic18f27j53.h: 3033: struct {
[; ;pic18f27j53.h: 3034: unsigned :2;
[; ;pic18f27j53.h: 3035: unsigned EP0OUTEN :1;
[; ;pic18f27j53.h: 3036: };
[; ;pic18f27j53.h: 3037: struct {
[; ;pic18f27j53.h: 3038: unsigned EP0STALL :1;
[; ;pic18f27j53.h: 3039: };
[; ;pic18f27j53.h: 3040: struct {
[; ;pic18f27j53.h: 3041: unsigned :3;
[; ;pic18f27j53.h: 3042: unsigned EPCONDIS0 :1;
[; ;pic18f27j53.h: 3043: };
[; ;pic18f27j53.h: 3044: struct {
[; ;pic18f27j53.h: 3045: unsigned :4;
[; ;pic18f27j53.h: 3046: unsigned EPHSHK0 :1;
[; ;pic18f27j53.h: 3047: };
[; ;pic18f27j53.h: 3048: struct {
[; ;pic18f27j53.h: 3049: unsigned :1;
[; ;pic18f27j53.h: 3050: unsigned EPINEN0 :1;
[; ;pic18f27j53.h: 3051: };
[; ;pic18f27j53.h: 3052: struct {
[; ;pic18f27j53.h: 3053: unsigned :2;
[; ;pic18f27j53.h: 3054: unsigned EPOUTEN0 :1;
[; ;pic18f27j53.h: 3055: };
[; ;pic18f27j53.h: 3056: struct {
[; ;pic18f27j53.h: 3057: unsigned EPSTALL0 :1;
[; ;pic18f27j53.h: 3058: };
[; ;pic18f27j53.h: 3059: } UEP0bits_t;
[; ;pic18f27j53.h: 3060: extern volatile UEP0bits_t UEP0bits @ 0xF26;
[; ;pic18f27j53.h: 3139: extern volatile unsigned char UEP1 @ 0xF27;
"3141
[; ;pic18f27j53.h: 3141: asm("UEP1 equ 0F27h");
[; <" UEP1 equ 0F27h ;# ">
[; ;pic18f27j53.h: 3144: typedef union {
[; ;pic18f27j53.h: 3145: struct {
[; ;pic18f27j53.h: 3146: unsigned EPSTALL :1;
[; ;pic18f27j53.h: 3147: unsigned EPINEN :1;
[; ;pic18f27j53.h: 3148: unsigned EPOUTEN :1;
[; ;pic18f27j53.h: 3149: unsigned EPCONDIS :1;
[; ;pic18f27j53.h: 3150: unsigned EPHSHK :1;
[; ;pic18f27j53.h: 3151: };
[; ;pic18f27j53.h: 3152: struct {
[; ;pic18f27j53.h: 3153: unsigned :3;
[; ;pic18f27j53.h: 3154: unsigned EP1CONDIS :1;
[; ;pic18f27j53.h: 3155: };
[; ;pic18f27j53.h: 3156: struct {
[; ;pic18f27j53.h: 3157: unsigned :4;
[; ;pic18f27j53.h: 3158: unsigned EP1HSHK :1;
[; ;pic18f27j53.h: 3159: };
[; ;pic18f27j53.h: 3160: struct {
[; ;pic18f27j53.h: 3161: unsigned :1;
[; ;pic18f27j53.h: 3162: unsigned EP1INEN :1;
[; ;pic18f27j53.h: 3163: };
[; ;pic18f27j53.h: 3164: struct {
[; ;pic18f27j53.h: 3165: unsigned :2;
[; ;pic18f27j53.h: 3166: unsigned EP1OUTEN :1;
[; ;pic18f27j53.h: 3167: };
[; ;pic18f27j53.h: 3168: struct {
[; ;pic18f27j53.h: 3169: unsigned EP1STALL :1;
[; ;pic18f27j53.h: 3170: };
[; ;pic18f27j53.h: 3171: struct {
[; ;pic18f27j53.h: 3172: unsigned :3;
[; ;pic18f27j53.h: 3173: unsigned EPCONDIS1 :1;
[; ;pic18f27j53.h: 3174: };
[; ;pic18f27j53.h: 3175: struct {
[; ;pic18f27j53.h: 3176: unsigned :4;
[; ;pic18f27j53.h: 3177: unsigned EPHSHK1 :1;
[; ;pic18f27j53.h: 3178: };
[; ;pic18f27j53.h: 3179: struct {
[; ;pic18f27j53.h: 3180: unsigned :1;
[; ;pic18f27j53.h: 3181: unsigned EPINEN1 :1;
[; ;pic18f27j53.h: 3182: };
[; ;pic18f27j53.h: 3183: struct {
[; ;pic18f27j53.h: 3184: unsigned :2;
[; ;pic18f27j53.h: 3185: unsigned EPOUTEN1 :1;
[; ;pic18f27j53.h: 3186: };
[; ;pic18f27j53.h: 3187: struct {
[; ;pic18f27j53.h: 3188: unsigned EPSTALL1 :1;
[; ;pic18f27j53.h: 3189: };
[; ;pic18f27j53.h: 3190: } UEP1bits_t;
[; ;pic18f27j53.h: 3191: extern volatile UEP1bits_t UEP1bits @ 0xF27;
[; ;pic18f27j53.h: 3270: extern volatile unsigned char UEP2 @ 0xF28;
"3272
[; ;pic18f27j53.h: 3272: asm("UEP2 equ 0F28h");
[; <" UEP2 equ 0F28h ;# ">
[; ;pic18f27j53.h: 3275: typedef union {
[; ;pic18f27j53.h: 3276: struct {
[; ;pic18f27j53.h: 3277: unsigned EPSTALL :1;
[; ;pic18f27j53.h: 3278: unsigned EPINEN :1;
[; ;pic18f27j53.h: 3279: unsigned EPOUTEN :1;
[; ;pic18f27j53.h: 3280: unsigned EPCONDIS :1;
[; ;pic18f27j53.h: 3281: unsigned EPHSHK :1;
[; ;pic18f27j53.h: 3282: };
[; ;pic18f27j53.h: 3283: struct {
[; ;pic18f27j53.h: 3284: unsigned :3;
[; ;pic18f27j53.h: 3285: unsigned EP2CONDIS :1;
[; ;pic18f27j53.h: 3286: };
[; ;pic18f27j53.h: 3287: struct {
[; ;pic18f27j53.h: 3288: unsigned :4;
[; ;pic18f27j53.h: 3289: unsigned EP2HSHK :1;
[; ;pic18f27j53.h: 3290: };
[; ;pic18f27j53.h: 3291: struct {
[; ;pic18f27j53.h: 3292: unsigned :1;
[; ;pic18f27j53.h: 3293: unsigned EP2INEN :1;
[; ;pic18f27j53.h: 3294: };
[; ;pic18f27j53.h: 3295: struct {
[; ;pic18f27j53.h: 3296: unsigned :2;
[; ;pic18f27j53.h: 3297: unsigned EP2OUTEN :1;
[; ;pic18f27j53.h: 3298: };
[; ;pic18f27j53.h: 3299: struct {
[; ;pic18f27j53.h: 3300: unsigned EP2STALL :1;
[; ;pic18f27j53.h: 3301: };
[; ;pic18f27j53.h: 3302: struct {
[; ;pic18f27j53.h: 3303: unsigned :3;
[; ;pic18f27j53.h: 3304: unsigned EPCONDIS2 :1;
[; ;pic18f27j53.h: 3305: };
[; ;pic18f27j53.h: 3306: struct {
[; ;pic18f27j53.h: 3307: unsigned :4;
[; ;pic18f27j53.h: 3308: unsigned EPHSHK2 :1;
[; ;pic18f27j53.h: 3309: };
[; ;pic18f27j53.h: 3310: struct {
[; ;pic18f27j53.h: 3311: unsigned :1;
[; ;pic18f27j53.h: 3312: unsigned EPINEN2 :1;
[; ;pic18f27j53.h: 3313: };
[; ;pic18f27j53.h: 3314: struct {
[; ;pic18f27j53.h: 3315: unsigned :2;
[; ;pic18f27j53.h: 3316: unsigned EPOUTEN2 :1;
[; ;pic18f27j53.h: 3317: };
[; ;pic18f27j53.h: 3318: struct {
[; ;pic18f27j53.h: 3319: unsigned EPSTALL2 :1;
[; ;pic18f27j53.h: 3320: };
[; ;pic18f27j53.h: 3321: } UEP2bits_t;
[; ;pic18f27j53.h: 3322: extern volatile UEP2bits_t UEP2bits @ 0xF28;
[; ;pic18f27j53.h: 3401: extern volatile unsigned char UEP3 @ 0xF29;
"3403
[; ;pic18f27j53.h: 3403: asm("UEP3 equ 0F29h");
[; <" UEP3 equ 0F29h ;# ">
[; ;pic18f27j53.h: 3406: typedef union {
[; ;pic18f27j53.h: 3407: struct {
[; ;pic18f27j53.h: 3408: unsigned EPSTALL :1;
[; ;pic18f27j53.h: 3409: unsigned EPINEN :1;
[; ;pic18f27j53.h: 3410: unsigned EPOUTEN :1;
[; ;pic18f27j53.h: 3411: unsigned EPCONDIS :1;
[; ;pic18f27j53.h: 3412: unsigned EPHSHK :1;
[; ;pic18f27j53.h: 3413: };
[; ;pic18f27j53.h: 3414: struct {
[; ;pic18f27j53.h: 3415: unsigned :3;
[; ;pic18f27j53.h: 3416: unsigned EP3CONDIS :1;
[; ;pic18f27j53.h: 3417: };
[; ;pic18f27j53.h: 3418: struct {
[; ;pic18f27j53.h: 3419: unsigned :4;
[; ;pic18f27j53.h: 3420: unsigned EP3HSHK :1;
[; ;pic18f27j53.h: 3421: };
[; ;pic18f27j53.h: 3422: struct {
[; ;pic18f27j53.h: 3423: unsigned :1;
[; ;pic18f27j53.h: 3424: unsigned EP3INEN :1;
[; ;pic18f27j53.h: 3425: };
[; ;pic18f27j53.h: 3426: struct {
[; ;pic18f27j53.h: 3427: unsigned :2;
[; ;pic18f27j53.h: 3428: unsigned EP3OUTEN :1;
[; ;pic18f27j53.h: 3429: };
[; ;pic18f27j53.h: 3430: struct {
[; ;pic18f27j53.h: 3431: unsigned EP3STALL :1;
[; ;pic18f27j53.h: 3432: };
[; ;pic18f27j53.h: 3433: struct {
[; ;pic18f27j53.h: 3434: unsigned :3;
[; ;pic18f27j53.h: 3435: unsigned EPCONDIS3 :1;
[; ;pic18f27j53.h: 3436: };
[; ;pic18f27j53.h: 3437: struct {
[; ;pic18f27j53.h: 3438: unsigned :4;
[; ;pic18f27j53.h: 3439: unsigned EPHSHK3 :1;
[; ;pic18f27j53.h: 3440: };
[; ;pic18f27j53.h: 3441: struct {
[; ;pic18f27j53.h: 3442: unsigned :1;
[; ;pic18f27j53.h: 3443: unsigned EPINEN3 :1;
[; ;pic18f27j53.h: 3444: };
[; ;pic18f27j53.h: 3445: struct {
[; ;pic18f27j53.h: 3446: unsigned :2;
[; ;pic18f27j53.h: 3447: unsigned EPOUTEN3 :1;
[; ;pic18f27j53.h: 3448: };
[; ;pic18f27j53.h: 3449: struct {
[; ;pic18f27j53.h: 3450: unsigned EPSTALL3 :1;
[; ;pic18f27j53.h: 3451: };
[; ;pic18f27j53.h: 3452: } UEP3bits_t;
[; ;pic18f27j53.h: 3453: extern volatile UEP3bits_t UEP3bits @ 0xF29;
[; ;pic18f27j53.h: 3532: extern volatile unsigned char UEP4 @ 0xF2A;
"3534
[; ;pic18f27j53.h: 3534: asm("UEP4 equ 0F2Ah");
[; <" UEP4 equ 0F2Ah ;# ">
[; ;pic18f27j53.h: 3537: typedef union {
[; ;pic18f27j53.h: 3538: struct {
[; ;pic18f27j53.h: 3539: unsigned EPSTALL :1;
[; ;pic18f27j53.h: 3540: unsigned EPINEN :1;
[; ;pic18f27j53.h: 3541: unsigned EPOUTEN :1;
[; ;pic18f27j53.h: 3542: unsigned EPCONDIS :1;
[; ;pic18f27j53.h: 3543: unsigned EPHSHK :1;
[; ;pic18f27j53.h: 3544: };
[; ;pic18f27j53.h: 3545: struct {
[; ;pic18f27j53.h: 3546: unsigned :3;
[; ;pic18f27j53.h: 3547: unsigned EP4CONDIS :1;
[; ;pic18f27j53.h: 3548: };
[; ;pic18f27j53.h: 3549: struct {
[; ;pic18f27j53.h: 3550: unsigned :4;
[; ;pic18f27j53.h: 3551: unsigned EP4HSHK :1;
[; ;pic18f27j53.h: 3552: };
[; ;pic18f27j53.h: 3553: struct {
[; ;pic18f27j53.h: 3554: unsigned :1;
[; ;pic18f27j53.h: 3555: unsigned EP4INEN :1;
[; ;pic18f27j53.h: 3556: };
[; ;pic18f27j53.h: 3557: struct {
[; ;pic18f27j53.h: 3558: unsigned :2;
[; ;pic18f27j53.h: 3559: unsigned EP4OUTEN :1;
[; ;pic18f27j53.h: 3560: };
[; ;pic18f27j53.h: 3561: struct {
[; ;pic18f27j53.h: 3562: unsigned EP4STALL :1;
[; ;pic18f27j53.h: 3563: };
[; ;pic18f27j53.h: 3564: struct {
[; ;pic18f27j53.h: 3565: unsigned :3;
[; ;pic18f27j53.h: 3566: unsigned EPCONDIS4 :1;
[; ;pic18f27j53.h: 3567: };
[; ;pic18f27j53.h: 3568: struct {
[; ;pic18f27j53.h: 3569: unsigned :4;
[; ;pic18f27j53.h: 3570: unsigned EPHSHK4 :1;
[; ;pic18f27j53.h: 3571: };
[; ;pic18f27j53.h: 3572: struct {
[; ;pic18f27j53.h: 3573: unsigned :1;
[; ;pic18f27j53.h: 3574: unsigned EPINEN4 :1;
[; ;pic18f27j53.h: 3575: };
[; ;pic18f27j53.h: 3576: struct {
[; ;pic18f27j53.h: 3577: unsigned :2;
[; ;pic18f27j53.h: 3578: unsigned EPOUTEN4 :1;
[; ;pic18f27j53.h: 3579: };
[; ;pic18f27j53.h: 3580: struct {
[; ;pic18f27j53.h: 3581: unsigned EPSTALL4 :1;
[; ;pic18f27j53.h: 3582: };
[; ;pic18f27j53.h: 3583: } UEP4bits_t;
[; ;pic18f27j53.h: 3584: extern volatile UEP4bits_t UEP4bits @ 0xF2A;
[; ;pic18f27j53.h: 3663: extern volatile unsigned char UEP5 @ 0xF2B;
"3665
[; ;pic18f27j53.h: 3665: asm("UEP5 equ 0F2Bh");
[; <" UEP5 equ 0F2Bh ;# ">
[; ;pic18f27j53.h: 3668: typedef union {
[; ;pic18f27j53.h: 3669: struct {
[; ;pic18f27j53.h: 3670: unsigned EPSTALL :1;
[; ;pic18f27j53.h: 3671: unsigned EPINEN :1;
[; ;pic18f27j53.h: 3672: unsigned EPOUTEN :1;
[; ;pic18f27j53.h: 3673: unsigned EPCONDIS :1;
[; ;pic18f27j53.h: 3674: unsigned EPHSHK :1;
[; ;pic18f27j53.h: 3675: };
[; ;pic18f27j53.h: 3676: struct {
[; ;pic18f27j53.h: 3677: unsigned :3;
[; ;pic18f27j53.h: 3678: unsigned EP5CONDIS :1;
[; ;pic18f27j53.h: 3679: };
[; ;pic18f27j53.h: 3680: struct {
[; ;pic18f27j53.h: 3681: unsigned :4;
[; ;pic18f27j53.h: 3682: unsigned EP5HSHK :1;
[; ;pic18f27j53.h: 3683: };
[; ;pic18f27j53.h: 3684: struct {
[; ;pic18f27j53.h: 3685: unsigned :1;
[; ;pic18f27j53.h: 3686: unsigned EP5INEN :1;
[; ;pic18f27j53.h: 3687: };
[; ;pic18f27j53.h: 3688: struct {
[; ;pic18f27j53.h: 3689: unsigned :2;
[; ;pic18f27j53.h: 3690: unsigned EP5OUTEN :1;
[; ;pic18f27j53.h: 3691: };
[; ;pic18f27j53.h: 3692: struct {
[; ;pic18f27j53.h: 3693: unsigned EP5STALL :1;
[; ;pic18f27j53.h: 3694: };
[; ;pic18f27j53.h: 3695: struct {
[; ;pic18f27j53.h: 3696: unsigned :3;
[; ;pic18f27j53.h: 3697: unsigned EPCONDIS5 :1;
[; ;pic18f27j53.h: 3698: };
[; ;pic18f27j53.h: 3699: struct {
[; ;pic18f27j53.h: 3700: unsigned :4;
[; ;pic18f27j53.h: 3701: unsigned EPHSHK5 :1;
[; ;pic18f27j53.h: 3702: };
[; ;pic18f27j53.h: 3703: struct {
[; ;pic18f27j53.h: 3704: unsigned :1;
[; ;pic18f27j53.h: 3705: unsigned EPINEN5 :1;
[; ;pic18f27j53.h: 3706: };
[; ;pic18f27j53.h: 3707: struct {
[; ;pic18f27j53.h: 3708: unsigned :2;
[; ;pic18f27j53.h: 3709: unsigned EPOUTEN5 :1;
[; ;pic18f27j53.h: 3710: };
[; ;pic18f27j53.h: 3711: struct {
[; ;pic18f27j53.h: 3712: unsigned EPSTALL5 :1;
[; ;pic18f27j53.h: 3713: };
[; ;pic18f27j53.h: 3714: } UEP5bits_t;
[; ;pic18f27j53.h: 3715: extern volatile UEP5bits_t UEP5bits @ 0xF2B;
[; ;pic18f27j53.h: 3794: extern volatile unsigned char UEP6 @ 0xF2C;
"3796
[; ;pic18f27j53.h: 3796: asm("UEP6 equ 0F2Ch");
[; <" UEP6 equ 0F2Ch ;# ">
[; ;pic18f27j53.h: 3799: typedef union {
[; ;pic18f27j53.h: 3800: struct {
[; ;pic18f27j53.h: 3801: unsigned EPSTALL :1;
[; ;pic18f27j53.h: 3802: unsigned EPINEN :1;
[; ;pic18f27j53.h: 3803: unsigned EPOUTEN :1;
[; ;pic18f27j53.h: 3804: unsigned EPCONDIS :1;
[; ;pic18f27j53.h: 3805: unsigned EPHSHK :1;
[; ;pic18f27j53.h: 3806: };
[; ;pic18f27j53.h: 3807: struct {
[; ;pic18f27j53.h: 3808: unsigned :3;
[; ;pic18f27j53.h: 3809: unsigned EP6CONDIS :1;
[; ;pic18f27j53.h: 3810: };
[; ;pic18f27j53.h: 3811: struct {
[; ;pic18f27j53.h: 3812: unsigned :4;
[; ;pic18f27j53.h: 3813: unsigned EP6HSHK :1;
[; ;pic18f27j53.h: 3814: };
[; ;pic18f27j53.h: 3815: struct {
[; ;pic18f27j53.h: 3816: unsigned :1;
[; ;pic18f27j53.h: 3817: unsigned EP6INEN :1;
[; ;pic18f27j53.h: 3818: };
[; ;pic18f27j53.h: 3819: struct {
[; ;pic18f27j53.h: 3820: unsigned :2;
[; ;pic18f27j53.h: 3821: unsigned EP6OUTEN :1;
[; ;pic18f27j53.h: 3822: };
[; ;pic18f27j53.h: 3823: struct {
[; ;pic18f27j53.h: 3824: unsigned EP6STALL :1;
[; ;pic18f27j53.h: 3825: };
[; ;pic18f27j53.h: 3826: struct {
[; ;pic18f27j53.h: 3827: unsigned :3;
[; ;pic18f27j53.h: 3828: unsigned EPCONDIS6 :1;
[; ;pic18f27j53.h: 3829: };
[; ;pic18f27j53.h: 3830: struct {
[; ;pic18f27j53.h: 3831: unsigned :4;
[; ;pic18f27j53.h: 3832: unsigned EPHSHK6 :1;
[; ;pic18f27j53.h: 3833: };
[; ;pic18f27j53.h: 3834: struct {
[; ;pic18f27j53.h: 3835: unsigned :1;
[; ;pic18f27j53.h: 3836: unsigned EPINEN6 :1;
[; ;pic18f27j53.h: 3837: };
[; ;pic18f27j53.h: 3838: struct {
[; ;pic18f27j53.h: 3839: unsigned :2;
[; ;pic18f27j53.h: 3840: unsigned EPOUTEN6 :1;
[; ;pic18f27j53.h: 3841: };
[; ;pic18f27j53.h: 3842: struct {
[; ;pic18f27j53.h: 3843: unsigned EPSTALL6 :1;
[; ;pic18f27j53.h: 3844: };
[; ;pic18f27j53.h: 3845: } UEP6bits_t;
[; ;pic18f27j53.h: 3846: extern volatile UEP6bits_t UEP6bits @ 0xF2C;
[; ;pic18f27j53.h: 3925: extern volatile unsigned char UEP7 @ 0xF2D;
"3927
[; ;pic18f27j53.h: 3927: asm("UEP7 equ 0F2Dh");
[; <" UEP7 equ 0F2Dh ;# ">
[; ;pic18f27j53.h: 3930: typedef union {
[; ;pic18f27j53.h: 3931: struct {
[; ;pic18f27j53.h: 3932: unsigned EPSTALL :1;
[; ;pic18f27j53.h: 3933: unsigned EPINEN :1;
[; ;pic18f27j53.h: 3934: unsigned EPOUTEN :1;
[; ;pic18f27j53.h: 3935: unsigned EPCONDIS :1;
[; ;pic18f27j53.h: 3936: unsigned EPHSHK :1;
[; ;pic18f27j53.h: 3937: };
[; ;pic18f27j53.h: 3938: struct {
[; ;pic18f27j53.h: 3939: unsigned :3;
[; ;pic18f27j53.h: 3940: unsigned EP7CONDIS :1;
[; ;pic18f27j53.h: 3941: };
[; ;pic18f27j53.h: 3942: struct {
[; ;pic18f27j53.h: 3943: unsigned :4;
[; ;pic18f27j53.h: 3944: unsigned EP7HSHK :1;
[; ;pic18f27j53.h: 3945: };
[; ;pic18f27j53.h: 3946: struct {
[; ;pic18f27j53.h: 3947: unsigned :1;
[; ;pic18f27j53.h: 3948: unsigned EP7INEN :1;
[; ;pic18f27j53.h: 3949: };
[; ;pic18f27j53.h: 3950: struct {
[; ;pic18f27j53.h: 3951: unsigned :2;
[; ;pic18f27j53.h: 3952: unsigned EP7OUTEN :1;
[; ;pic18f27j53.h: 3953: };
[; ;pic18f27j53.h: 3954: struct {
[; ;pic18f27j53.h: 3955: unsigned EP7STALL :1;
[; ;pic18f27j53.h: 3956: };
[; ;pic18f27j53.h: 3957: struct {
[; ;pic18f27j53.h: 3958: unsigned :3;
[; ;pic18f27j53.h: 3959: unsigned EPCONDIS7 :1;
[; ;pic18f27j53.h: 3960: };
[; ;pic18f27j53.h: 3961: struct {
[; ;pic18f27j53.h: 3962: unsigned :4;
[; ;pic18f27j53.h: 3963: unsigned EPHSHK7 :1;
[; ;pic18f27j53.h: 3964: };
[; ;pic18f27j53.h: 3965: struct {
[; ;pic18f27j53.h: 3966: unsigned :1;
[; ;pic18f27j53.h: 3967: unsigned EPINEN7 :1;
[; ;pic18f27j53.h: 3968: };
[; ;pic18f27j53.h: 3969: struct {
[; ;pic18f27j53.h: 3970: unsigned :2;
[; ;pic18f27j53.h: 3971: unsigned EPOUTEN7 :1;
[; ;pic18f27j53.h: 3972: };
[; ;pic18f27j53.h: 3973: struct {
[; ;pic18f27j53.h: 3974: unsigned EPSTALL7 :1;
[; ;pic18f27j53.h: 3975: };
[; ;pic18f27j53.h: 3976: } UEP7bits_t;
[; ;pic18f27j53.h: 3977: extern volatile UEP7bits_t UEP7bits @ 0xF2D;
[; ;pic18f27j53.h: 4056: extern volatile unsigned char UEP8 @ 0xF2E;
"4058
[; ;pic18f27j53.h: 4058: asm("UEP8 equ 0F2Eh");
[; <" UEP8 equ 0F2Eh ;# ">
[; ;pic18f27j53.h: 4061: typedef union {
[; ;pic18f27j53.h: 4062: struct {
[; ;pic18f27j53.h: 4063: unsigned EPSTALL :1;
[; ;pic18f27j53.h: 4064: unsigned EPINEN :1;
[; ;pic18f27j53.h: 4065: unsigned EPOUTEN :1;
[; ;pic18f27j53.h: 4066: unsigned EPCONDIS :1;
[; ;pic18f27j53.h: 4067: unsigned EPHSHK :1;
[; ;pic18f27j53.h: 4068: };
[; ;pic18f27j53.h: 4069: struct {
[; ;pic18f27j53.h: 4070: unsigned :3;
[; ;pic18f27j53.h: 4071: unsigned EPCONDIS8 :1;
[; ;pic18f27j53.h: 4072: };
[; ;pic18f27j53.h: 4073: struct {
[; ;pic18f27j53.h: 4074: unsigned :4;
[; ;pic18f27j53.h: 4075: unsigned EPHSHK8 :1;
[; ;pic18f27j53.h: 4076: };
[; ;pic18f27j53.h: 4077: struct {
[; ;pic18f27j53.h: 4078: unsigned :1;
[; ;pic18f27j53.h: 4079: unsigned EPINEN8 :1;
[; ;pic18f27j53.h: 4080: };
[; ;pic18f27j53.h: 4081: struct {
[; ;pic18f27j53.h: 4082: unsigned :2;
[; ;pic18f27j53.h: 4083: unsigned EPOUTEN8 :1;
[; ;pic18f27j53.h: 4084: };
[; ;pic18f27j53.h: 4085: struct {
[; ;pic18f27j53.h: 4086: unsigned EPSTALL8 :1;
[; ;pic18f27j53.h: 4087: };
[; ;pic18f27j53.h: 4088: } UEP8bits_t;
[; ;pic18f27j53.h: 4089: extern volatile UEP8bits_t UEP8bits @ 0xF2E;
[; ;pic18f27j53.h: 4143: extern volatile unsigned char UEP9 @ 0xF2F;
"4145
[; ;pic18f27j53.h: 4145: asm("UEP9 equ 0F2Fh");
[; <" UEP9 equ 0F2Fh ;# ">
[; ;pic18f27j53.h: 4148: typedef union {
[; ;pic18f27j53.h: 4149: struct {
[; ;pic18f27j53.h: 4150: unsigned EPSTALL :1;
[; ;pic18f27j53.h: 4151: unsigned EPINEN :1;
[; ;pic18f27j53.h: 4152: unsigned EPOUTEN :1;
[; ;pic18f27j53.h: 4153: unsigned EPCONDIS :1;
[; ;pic18f27j53.h: 4154: unsigned EPHSHK :1;
[; ;pic18f27j53.h: 4155: };
[; ;pic18f27j53.h: 4156: struct {
[; ;pic18f27j53.h: 4157: unsigned :3;
[; ;pic18f27j53.h: 4158: unsigned EPCONDIS9 :1;
[; ;pic18f27j53.h: 4159: };
[; ;pic18f27j53.h: 4160: struct {
[; ;pic18f27j53.h: 4161: unsigned :4;
[; ;pic18f27j53.h: 4162: unsigned EPHSHK9 :1;
[; ;pic18f27j53.h: 4163: };
[; ;pic18f27j53.h: 4164: struct {
[; ;pic18f27j53.h: 4165: unsigned :1;
[; ;pic18f27j53.h: 4166: unsigned EPINEN9 :1;
[; ;pic18f27j53.h: 4167: };
[; ;pic18f27j53.h: 4168: struct {
[; ;pic18f27j53.h: 4169: unsigned :2;
[; ;pic18f27j53.h: 4170: unsigned EPOUTEN9 :1;
[; ;pic18f27j53.h: 4171: };
[; ;pic18f27j53.h: 4172: struct {
[; ;pic18f27j53.h: 4173: unsigned EPSTALL9 :1;
[; ;pic18f27j53.h: 4174: };
[; ;pic18f27j53.h: 4175: } UEP9bits_t;
[; ;pic18f27j53.h: 4176: extern volatile UEP9bits_t UEP9bits @ 0xF2F;
[; ;pic18f27j53.h: 4230: extern volatile unsigned char UEP10 @ 0xF30;
"4232
[; ;pic18f27j53.h: 4232: asm("UEP10 equ 0F30h");
[; <" UEP10 equ 0F30h ;# ">
[; ;pic18f27j53.h: 4235: typedef union {
[; ;pic18f27j53.h: 4236: struct {
[; ;pic18f27j53.h: 4237: unsigned EPSTALL :1;
[; ;pic18f27j53.h: 4238: unsigned EPINEN :1;
[; ;pic18f27j53.h: 4239: unsigned EPOUTEN :1;
[; ;pic18f27j53.h: 4240: unsigned EPCONDIS :1;
[; ;pic18f27j53.h: 4241: unsigned EPHSHK :1;
[; ;pic18f27j53.h: 4242: };
[; ;pic18f27j53.h: 4243: struct {
[; ;pic18f27j53.h: 4244: unsigned :3;
[; ;pic18f27j53.h: 4245: unsigned EPCONDIS10 :1;
[; ;pic18f27j53.h: 4246: };
[; ;pic18f27j53.h: 4247: struct {
[; ;pic18f27j53.h: 4248: unsigned :4;
[; ;pic18f27j53.h: 4249: unsigned EPHSHK10 :1;
[; ;pic18f27j53.h: 4250: };
[; ;pic18f27j53.h: 4251: struct {
[; ;pic18f27j53.h: 4252: unsigned :1;
[; ;pic18f27j53.h: 4253: unsigned EPINEN10 :1;
[; ;pic18f27j53.h: 4254: };
[; ;pic18f27j53.h: 4255: struct {
[; ;pic18f27j53.h: 4256: unsigned :2;
[; ;pic18f27j53.h: 4257: unsigned EPOUTEN10 :1;
[; ;pic18f27j53.h: 4258: };
[; ;pic18f27j53.h: 4259: struct {
[; ;pic18f27j53.h: 4260: unsigned EPSTALL10 :1;
[; ;pic18f27j53.h: 4261: };
[; ;pic18f27j53.h: 4262: } UEP10bits_t;
[; ;pic18f27j53.h: 4263: extern volatile UEP10bits_t UEP10bits @ 0xF30;
[; ;pic18f27j53.h: 4317: extern volatile unsigned char UEP11 @ 0xF31;
"4319
[; ;pic18f27j53.h: 4319: asm("UEP11 equ 0F31h");
[; <" UEP11 equ 0F31h ;# ">
[; ;pic18f27j53.h: 4322: typedef union {
[; ;pic18f27j53.h: 4323: struct {
[; ;pic18f27j53.h: 4324: unsigned EPSTALL :1;
[; ;pic18f27j53.h: 4325: unsigned EPINEN :1;
[; ;pic18f27j53.h: 4326: unsigned EPOUTEN :1;
[; ;pic18f27j53.h: 4327: unsigned EPCONDIS :1;
[; ;pic18f27j53.h: 4328: unsigned EPHSHK :1;
[; ;pic18f27j53.h: 4329: };
[; ;pic18f27j53.h: 4330: struct {
[; ;pic18f27j53.h: 4331: unsigned :3;
[; ;pic18f27j53.h: 4332: unsigned EPCONDIS11 :1;
[; ;pic18f27j53.h: 4333: };
[; ;pic18f27j53.h: 4334: struct {
[; ;pic18f27j53.h: 4335: unsigned :4;
[; ;pic18f27j53.h: 4336: unsigned EPHSHK11 :1;
[; ;pic18f27j53.h: 4337: };
[; ;pic18f27j53.h: 4338: struct {
[; ;pic18f27j53.h: 4339: unsigned :1;
[; ;pic18f27j53.h: 4340: unsigned EPINEN11 :1;
[; ;pic18f27j53.h: 4341: };
[; ;pic18f27j53.h: 4342: struct {
[; ;pic18f27j53.h: 4343: unsigned :2;
[; ;pic18f27j53.h: 4344: unsigned EPOUTEN11 :1;
[; ;pic18f27j53.h: 4345: };
[; ;pic18f27j53.h: 4346: struct {
[; ;pic18f27j53.h: 4347: unsigned EPSTALL11 :1;
[; ;pic18f27j53.h: 4348: };
[; ;pic18f27j53.h: 4349: } UEP11bits_t;
[; ;pic18f27j53.h: 4350: extern volatile UEP11bits_t UEP11bits @ 0xF31;
[; ;pic18f27j53.h: 4404: extern volatile unsigned char UEP12 @ 0xF32;
"4406
[; ;pic18f27j53.h: 4406: asm("UEP12 equ 0F32h");
[; <" UEP12 equ 0F32h ;# ">
[; ;pic18f27j53.h: 4409: typedef union {
[; ;pic18f27j53.h: 4410: struct {
[; ;pic18f27j53.h: 4411: unsigned EPSTALL :1;
[; ;pic18f27j53.h: 4412: unsigned EPINEN :1;
[; ;pic18f27j53.h: 4413: unsigned EPOUTEN :1;
[; ;pic18f27j53.h: 4414: unsigned EPCONDIS :1;
[; ;pic18f27j53.h: 4415: unsigned EPHSHK :1;
[; ;pic18f27j53.h: 4416: };
[; ;pic18f27j53.h: 4417: struct {
[; ;pic18f27j53.h: 4418: unsigned :3;
[; ;pic18f27j53.h: 4419: unsigned EPCONDIS12 :1;
[; ;pic18f27j53.h: 4420: };
[; ;pic18f27j53.h: 4421: struct {
[; ;pic18f27j53.h: 4422: unsigned :4;
[; ;pic18f27j53.h: 4423: unsigned EPHSHK12 :1;
[; ;pic18f27j53.h: 4424: };
[; ;pic18f27j53.h: 4425: struct {
[; ;pic18f27j53.h: 4426: unsigned :1;
[; ;pic18f27j53.h: 4427: unsigned EPINEN12 :1;
[; ;pic18f27j53.h: 4428: };
[; ;pic18f27j53.h: 4429: struct {
[; ;pic18f27j53.h: 4430: unsigned :2;
[; ;pic18f27j53.h: 4431: unsigned EPOUTEN12 :1;
[; ;pic18f27j53.h: 4432: };
[; ;pic18f27j53.h: 4433: struct {
[; ;pic18f27j53.h: 4434: unsigned EPSTALL12 :1;
[; ;pic18f27j53.h: 4435: };
[; ;pic18f27j53.h: 4436: } UEP12bits_t;
[; ;pic18f27j53.h: 4437: extern volatile UEP12bits_t UEP12bits @ 0xF32;
[; ;pic18f27j53.h: 4491: extern volatile unsigned char UEP13 @ 0xF33;
"4493
[; ;pic18f27j53.h: 4493: asm("UEP13 equ 0F33h");
[; <" UEP13 equ 0F33h ;# ">
[; ;pic18f27j53.h: 4496: typedef union {
[; ;pic18f27j53.h: 4497: struct {
[; ;pic18f27j53.h: 4498: unsigned EPSTALL :1;
[; ;pic18f27j53.h: 4499: unsigned EPINEN :1;
[; ;pic18f27j53.h: 4500: unsigned EPOUTEN :1;
[; ;pic18f27j53.h: 4501: unsigned EPCONDIS :1;
[; ;pic18f27j53.h: 4502: unsigned EPHSHK :1;
[; ;pic18f27j53.h: 4503: };
[; ;pic18f27j53.h: 4504: struct {
[; ;pic18f27j53.h: 4505: unsigned :3;
[; ;pic18f27j53.h: 4506: unsigned EPCONDIS13 :1;
[; ;pic18f27j53.h: 4507: };
[; ;pic18f27j53.h: 4508: struct {
[; ;pic18f27j53.h: 4509: unsigned :4;
[; ;pic18f27j53.h: 4510: unsigned EPHSHK13 :1;
[; ;pic18f27j53.h: 4511: };
[; ;pic18f27j53.h: 4512: struct {
[; ;pic18f27j53.h: 4513: unsigned :1;
[; ;pic18f27j53.h: 4514: unsigned EPINEN13 :1;
[; ;pic18f27j53.h: 4515: };
[; ;pic18f27j53.h: 4516: struct {
[; ;pic18f27j53.h: 4517: unsigned :2;
[; ;pic18f27j53.h: 4518: unsigned EPOUTEN13 :1;
[; ;pic18f27j53.h: 4519: };
[; ;pic18f27j53.h: 4520: struct {
[; ;pic18f27j53.h: 4521: unsigned EPSTALL13 :1;
[; ;pic18f27j53.h: 4522: };
[; ;pic18f27j53.h: 4523: } UEP13bits_t;
[; ;pic18f27j53.h: 4524: extern volatile UEP13bits_t UEP13bits @ 0xF33;
[; ;pic18f27j53.h: 4578: extern volatile unsigned char UEP14 @ 0xF34;
"4580
[; ;pic18f27j53.h: 4580: asm("UEP14 equ 0F34h");
[; <" UEP14 equ 0F34h ;# ">
[; ;pic18f27j53.h: 4583: typedef union {
[; ;pic18f27j53.h: 4584: struct {
[; ;pic18f27j53.h: 4585: unsigned EPSTALL :1;
[; ;pic18f27j53.h: 4586: unsigned EPINEN :1;
[; ;pic18f27j53.h: 4587: unsigned EPOUTEN :1;
[; ;pic18f27j53.h: 4588: unsigned EPCONDIS :1;
[; ;pic18f27j53.h: 4589: unsigned EPHSHK :1;
[; ;pic18f27j53.h: 4590: };
[; ;pic18f27j53.h: 4591: struct {
[; ;pic18f27j53.h: 4592: unsigned :3;
[; ;pic18f27j53.h: 4593: unsigned EPCONDIS14 :1;
[; ;pic18f27j53.h: 4594: };
[; ;pic18f27j53.h: 4595: struct {
[; ;pic18f27j53.h: 4596: unsigned :4;
[; ;pic18f27j53.h: 4597: unsigned EPHSHK14 :1;
[; ;pic18f27j53.h: 4598: };
[; ;pic18f27j53.h: 4599: struct {
[; ;pic18f27j53.h: 4600: unsigned :1;
[; ;pic18f27j53.h: 4601: unsigned EPINEN14 :1;
[; ;pic18f27j53.h: 4602: };
[; ;pic18f27j53.h: 4603: struct {
[; ;pic18f27j53.h: 4604: unsigned :2;
[; ;pic18f27j53.h: 4605: unsigned EPOUTEN14 :1;
[; ;pic18f27j53.h: 4606: };
[; ;pic18f27j53.h: 4607: struct {
[; ;pic18f27j53.h: 4608: unsigned EPSTALL14 :1;
[; ;pic18f27j53.h: 4609: };
[; ;pic18f27j53.h: 4610: } UEP14bits_t;
[; ;pic18f27j53.h: 4611: extern volatile UEP14bits_t UEP14bits @ 0xF34;
[; ;pic18f27j53.h: 4665: extern volatile unsigned char UEP15 @ 0xF35;
"4667
[; ;pic18f27j53.h: 4667: asm("UEP15 equ 0F35h");
[; <" UEP15 equ 0F35h ;# ">
[; ;pic18f27j53.h: 4670: typedef union {
[; ;pic18f27j53.h: 4671: struct {
[; ;pic18f27j53.h: 4672: unsigned EPSTALL :1;
[; ;pic18f27j53.h: 4673: unsigned EPINEN :1;
[; ;pic18f27j53.h: 4674: unsigned EPOUTEN :1;
[; ;pic18f27j53.h: 4675: unsigned EPCONDIS :1;
[; ;pic18f27j53.h: 4676: unsigned EPHSHK :1;
[; ;pic18f27j53.h: 4677: };
[; ;pic18f27j53.h: 4678: struct {
[; ;pic18f27j53.h: 4679: unsigned :3;
[; ;pic18f27j53.h: 4680: unsigned EPCONDIS15 :1;
[; ;pic18f27j53.h: 4681: };
[; ;pic18f27j53.h: 4682: struct {
[; ;pic18f27j53.h: 4683: unsigned :4;
[; ;pic18f27j53.h: 4684: unsigned EPHSHK15 :1;
[; ;pic18f27j53.h: 4685: };
[; ;pic18f27j53.h: 4686: struct {
[; ;pic18f27j53.h: 4687: unsigned :1;
[; ;pic18f27j53.h: 4688: unsigned EPINEN15 :1;
[; ;pic18f27j53.h: 4689: };
[; ;pic18f27j53.h: 4690: struct {
[; ;pic18f27j53.h: 4691: unsigned :2;
[; ;pic18f27j53.h: 4692: unsigned EPOUTEN15 :1;
[; ;pic18f27j53.h: 4693: };
[; ;pic18f27j53.h: 4694: struct {
[; ;pic18f27j53.h: 4695: unsigned EPSTALL15 :1;
[; ;pic18f27j53.h: 4696: };
[; ;pic18f27j53.h: 4697: } UEP15bits_t;
[; ;pic18f27j53.h: 4698: extern volatile UEP15bits_t UEP15bits @ 0xF35;
[; ;pic18f27j53.h: 4752: extern volatile unsigned char UIE @ 0xF36;
"4754
[; ;pic18f27j53.h: 4754: asm("UIE equ 0F36h");
[; <" UIE equ 0F36h ;# ">
[; ;pic18f27j53.h: 4757: typedef union {
[; ;pic18f27j53.h: 4758: struct {
[; ;pic18f27j53.h: 4759: unsigned URSTIE :1;
[; ;pic18f27j53.h: 4760: unsigned UERRIE :1;
[; ;pic18f27j53.h: 4761: unsigned ACTVIE :1;
[; ;pic18f27j53.h: 4762: unsigned TRNIE :1;
[; ;pic18f27j53.h: 4763: unsigned IDLEIE :1;
[; ;pic18f27j53.h: 4764: unsigned STALLIE :1;
[; ;pic18f27j53.h: 4765: unsigned SOFIE :1;
[; ;pic18f27j53.h: 4766: };
[; ;pic18f27j53.h: 4767: } UIEbits_t;
[; ;pic18f27j53.h: 4768: extern volatile UIEbits_t UIEbits @ 0xF36;
[; ;pic18f27j53.h: 4807: extern volatile unsigned char UEIE @ 0xF37;
"4809
[; ;pic18f27j53.h: 4809: asm("UEIE equ 0F37h");
[; <" UEIE equ 0F37h ;# ">
[; ;pic18f27j53.h: 4812: typedef union {
[; ;pic18f27j53.h: 4813: struct {
[; ;pic18f27j53.h: 4814: unsigned PIDEE :1;
[; ;pic18f27j53.h: 4815: unsigned CRC5EE :1;
[; ;pic18f27j53.h: 4816: unsigned CRC16EE :1;
[; ;pic18f27j53.h: 4817: unsigned DFN8EE :1;
[; ;pic18f27j53.h: 4818: unsigned BTOEE :1;
[; ;pic18f27j53.h: 4819: unsigned :2;
[; ;pic18f27j53.h: 4820: unsigned BTSEE :1;
[; ;pic18f27j53.h: 4821: };
[; ;pic18f27j53.h: 4822: } UEIEbits_t;
[; ;pic18f27j53.h: 4823: extern volatile UEIEbits_t UEIEbits @ 0xF37;
[; ;pic18f27j53.h: 4857: extern volatile unsigned char UADDR @ 0xF38;
"4859
[; ;pic18f27j53.h: 4859: asm("UADDR equ 0F38h");
[; <" UADDR equ 0F38h ;# ">
[; ;pic18f27j53.h: 4862: typedef union {
[; ;pic18f27j53.h: 4863: struct {
[; ;pic18f27j53.h: 4864: unsigned ADDR :7;
[; ;pic18f27j53.h: 4865: };
[; ;pic18f27j53.h: 4866: struct {
[; ;pic18f27j53.h: 4867: unsigned ADDR0 :1;
[; ;pic18f27j53.h: 4868: unsigned ADDR1 :1;
[; ;pic18f27j53.h: 4869: unsigned ADDR2 :1;
[; ;pic18f27j53.h: 4870: unsigned ADDR3 :1;
[; ;pic18f27j53.h: 4871: unsigned ADDR4 :1;
[; ;pic18f27j53.h: 4872: unsigned ADDR5 :1;
[; ;pic18f27j53.h: 4873: unsigned ADDR6 :1;
[; ;pic18f27j53.h: 4874: };
[; ;pic18f27j53.h: 4875: } UADDRbits_t;
[; ;pic18f27j53.h: 4876: extern volatile UADDRbits_t UADDRbits @ 0xF38;
[; ;pic18f27j53.h: 4920: extern volatile unsigned char UCFG @ 0xF39;
"4922
[; ;pic18f27j53.h: 4922: asm("UCFG equ 0F39h");
[; <" UCFG equ 0F39h ;# ">
[; ;pic18f27j53.h: 4925: typedef union {
[; ;pic18f27j53.h: 4926: struct {
[; ;pic18f27j53.h: 4927: unsigned PPB0 :1;
[; ;pic18f27j53.h: 4928: unsigned PPB1 :1;
[; ;pic18f27j53.h: 4929: unsigned FSEN :1;
[; ;pic18f27j53.h: 4930: unsigned UTRDIS :1;
[; ;pic18f27j53.h: 4931: unsigned UPUEN :1;
[; ;pic18f27j53.h: 4932: unsigned :1;
[; ;pic18f27j53.h: 4933: unsigned UOEMON :1;
[; ;pic18f27j53.h: 4934: unsigned UTEYE :1;
[; ;pic18f27j53.h: 4935: };
[; ;pic18f27j53.h: 4936: struct {
[; ;pic18f27j53.h: 4937: unsigned UPP0 :1;
[; ;pic18f27j53.h: 4938: };
[; ;pic18f27j53.h: 4939: struct {
[; ;pic18f27j53.h: 4940: unsigned :1;
[; ;pic18f27j53.h: 4941: unsigned UPP1 :1;
[; ;pic18f27j53.h: 4942: };
[; ;pic18f27j53.h: 4943: } UCFGbits_t;
[; ;pic18f27j53.h: 4944: extern volatile UCFGbits_t UCFGbits @ 0xF39;
[; ;pic18f27j53.h: 4993: extern volatile unsigned char RTCVALL @ 0xF3A;
"4995
[; ;pic18f27j53.h: 4995: asm("RTCVALL equ 0F3Ah");
[; <" RTCVALL equ 0F3Ah ;# ">
[; ;pic18f27j53.h: 4998: typedef union {
[; ;pic18f27j53.h: 4999: struct {
[; ;pic18f27j53.h: 5000: unsigned RTCVALL :8;
[; ;pic18f27j53.h: 5001: };
[; ;pic18f27j53.h: 5002: } RTCVALLbits_t;
[; ;pic18f27j53.h: 5003: extern volatile RTCVALLbits_t RTCVALLbits @ 0xF3A;
[; ;pic18f27j53.h: 5012: extern volatile unsigned char RTCVALH @ 0xF3B;
"5014
[; ;pic18f27j53.h: 5014: asm("RTCVALH equ 0F3Bh");
[; <" RTCVALH equ 0F3Bh ;# ">
[; ;pic18f27j53.h: 5017: typedef union {
[; ;pic18f27j53.h: 5018: struct {
[; ;pic18f27j53.h: 5019: unsigned RTCVALH :8;
[; ;pic18f27j53.h: 5020: };
[; ;pic18f27j53.h: 5021: struct {
[; ;pic18f27j53.h: 5022: unsigned :6;
[; ;pic18f27j53.h: 5023: unsigned WAITB0 :1;
[; ;pic18f27j53.h: 5024: };
[; ;pic18f27j53.h: 5025: struct {
[; ;pic18f27j53.h: 5026: unsigned :7;
[; ;pic18f27j53.h: 5027: unsigned WAITB1 :1;
[; ;pic18f27j53.h: 5028: };
[; ;pic18f27j53.h: 5029: struct {
[; ;pic18f27j53.h: 5030: unsigned WAITE0 :1;
[; ;pic18f27j53.h: 5031: };
[; ;pic18f27j53.h: 5032: struct {
[; ;pic18f27j53.h: 5033: unsigned :1;
[; ;pic18f27j53.h: 5034: unsigned WAITE1 :1;
[; ;pic18f27j53.h: 5035: };
[; ;pic18f27j53.h: 5036: struct {
[; ;pic18f27j53.h: 5037: unsigned :2;
[; ;pic18f27j53.h: 5038: unsigned WAITM0 :1;
[; ;pic18f27j53.h: 5039: };
[; ;pic18f27j53.h: 5040: struct {
[; ;pic18f27j53.h: 5041: unsigned :3;
[; ;pic18f27j53.h: 5042: unsigned WAITM1 :1;
[; ;pic18f27j53.h: 5043: };
[; ;pic18f27j53.h: 5044: struct {
[; ;pic18f27j53.h: 5045: unsigned :4;
[; ;pic18f27j53.h: 5046: unsigned WAITM2 :1;
[; ;pic18f27j53.h: 5047: };
[; ;pic18f27j53.h: 5048: struct {
[; ;pic18f27j53.h: 5049: unsigned :5;
[; ;pic18f27j53.h: 5050: unsigned WAITM3 :1;
[; ;pic18f27j53.h: 5051: };
[; ;pic18f27j53.h: 5052: } RTCVALHbits_t;
[; ;pic18f27j53.h: 5053: extern volatile RTCVALHbits_t RTCVALHbits @ 0xF3B;
[; ;pic18f27j53.h: 5102: extern volatile unsigned char PADCFG1 @ 0xF3C;
"5104
[; ;pic18f27j53.h: 5104: asm("PADCFG1 equ 0F3Ch");
[; <" PADCFG1 equ 0F3Ch ;# ">
[; ;pic18f27j53.h: 5107: typedef union {
[; ;pic18f27j53.h: 5108: struct {
[; ;pic18f27j53.h: 5109: unsigned :1;
[; ;pic18f27j53.h: 5110: unsigned RTSECSEL0 :1;
[; ;pic18f27j53.h: 5111: unsigned RTSECSEL1 :1;
[; ;pic18f27j53.h: 5112: };
[; ;pic18f27j53.h: 5113: } PADCFG1bits_t;
[; ;pic18f27j53.h: 5114: extern volatile PADCFG1bits_t PADCFG1bits @ 0xF3C;
[; ;pic18f27j53.h: 5128: extern volatile unsigned char REFOCON @ 0xF3D;
"5130
[; ;pic18f27j53.h: 5130: asm("REFOCON equ 0F3Dh");
[; <" REFOCON equ 0F3Dh ;# ">
[; ;pic18f27j53.h: 5133: typedef union {
[; ;pic18f27j53.h: 5134: struct {
[; ;pic18f27j53.h: 5135: unsigned RODIV :4;
[; ;pic18f27j53.h: 5136: unsigned ROSEL :1;
[; ;pic18f27j53.h: 5137: unsigned ROSSLP :1;
[; ;pic18f27j53.h: 5138: unsigned :1;
[; ;pic18f27j53.h: 5139: unsigned ROON :1;
[; ;pic18f27j53.h: 5140: };
[; ;pic18f27j53.h: 5141: struct {
[; ;pic18f27j53.h: 5142: unsigned RODIV0 :1;
[; ;pic18f27j53.h: 5143: unsigned RODIV1 :1;
[; ;pic18f27j53.h: 5144: unsigned RODIV2 :1;
[; ;pic18f27j53.h: 5145: unsigned RODIV3 :1;
[; ;pic18f27j53.h: 5146: };
[; ;pic18f27j53.h: 5147: } REFOCONbits_t;
[; ;pic18f27j53.h: 5148: extern volatile REFOCONbits_t REFOCONbits @ 0xF3D;
[; ;pic18f27j53.h: 5192: extern volatile unsigned char RTCCAL @ 0xF3E;
"5194
[; ;pic18f27j53.h: 5194: asm("RTCCAL equ 0F3Eh");
[; <" RTCCAL equ 0F3Eh ;# ">
[; ;pic18f27j53.h: 5197: typedef union {
[; ;pic18f27j53.h: 5198: struct {
[; ;pic18f27j53.h: 5199: unsigned CAL :8;
[; ;pic18f27j53.h: 5200: };
[; ;pic18f27j53.h: 5201: struct {
[; ;pic18f27j53.h: 5202: unsigned CAL0 :1;
[; ;pic18f27j53.h: 5203: unsigned CAL1 :1;
[; ;pic18f27j53.h: 5204: unsigned CAL2 :1;
[; ;pic18f27j53.h: 5205: unsigned CAL3 :1;
[; ;pic18f27j53.h: 5206: unsigned CAL4 :1;
[; ;pic18f27j53.h: 5207: unsigned CAL5 :1;
[; ;pic18f27j53.h: 5208: unsigned CAL6 :1;
[; ;pic18f27j53.h: 5209: unsigned CAL7 :1;
[; ;pic18f27j53.h: 5210: };
[; ;pic18f27j53.h: 5211: } RTCCALbits_t;
[; ;pic18f27j53.h: 5212: extern volatile RTCCALbits_t RTCCALbits @ 0xF3E;
[; ;pic18f27j53.h: 5261: extern volatile unsigned char RTCCFG @ 0xF3F;
"5263
[; ;pic18f27j53.h: 5263: asm("RTCCFG equ 0F3Fh");
[; <" RTCCFG equ 0F3Fh ;# ">
[; ;pic18f27j53.h: 5266: typedef union {
[; ;pic18f27j53.h: 5267: struct {
[; ;pic18f27j53.h: 5268: unsigned RTCPTR0 :1;
[; ;pic18f27j53.h: 5269: unsigned RTCPTR1 :1;
[; ;pic18f27j53.h: 5270: unsigned RTCOE :1;
[; ;pic18f27j53.h: 5271: unsigned HALFSEC :1;
[; ;pic18f27j53.h: 5272: unsigned RTCSYNC :1;
[; ;pic18f27j53.h: 5273: unsigned RTCWREN :1;
[; ;pic18f27j53.h: 5274: unsigned :1;
[; ;pic18f27j53.h: 5275: unsigned RTCEN :1;
[; ;pic18f27j53.h: 5276: };
[; ;pic18f27j53.h: 5277: } RTCCFGbits_t;
[; ;pic18f27j53.h: 5278: extern volatile RTCCFGbits_t RTCCFGbits @ 0xF3F;
[; ;pic18f27j53.h: 5317: extern volatile unsigned char ODCON3 @ 0xF40;
"5319
[; ;pic18f27j53.h: 5319: asm("ODCON3 equ 0F40h");
[; <" ODCON3 equ 0F40h ;# ">
[; ;pic18f27j53.h: 5322: typedef union {
[; ;pic18f27j53.h: 5323: struct {
[; ;pic18f27j53.h: 5324: unsigned SPI1OD :1;
[; ;pic18f27j53.h: 5325: unsigned SPI2OD :1;
[; ;pic18f27j53.h: 5326: };
[; ;pic18f27j53.h: 5327: } ODCON3bits_t;
[; ;pic18f27j53.h: 5328: extern volatile ODCON3bits_t ODCON3bits @ 0xF40;
[; ;pic18f27j53.h: 5342: extern volatile unsigned char ODCON2 @ 0xF41;
"5344
[; ;pic18f27j53.h: 5344: asm("ODCON2 equ 0F41h");
[; <" ODCON2 equ 0F41h ;# ">
[; ;pic18f27j53.h: 5347: typedef union {
[; ;pic18f27j53.h: 5348: struct {
[; ;pic18f27j53.h: 5349: unsigned U1OD :1;
[; ;pic18f27j53.h: 5350: unsigned U2OD :1;
[; ;pic18f27j53.h: 5351: unsigned CCP9OD :1;
[; ;pic18f27j53.h: 5352: unsigned CCP10OD :1;
[; ;pic18f27j53.h: 5353: };
[; ;pic18f27j53.h: 5354: } ODCON2bits_t;
[; ;pic18f27j53.h: 5355: extern volatile ODCON2bits_t ODCON2bits @ 0xF41;
[; ;pic18f27j53.h: 5379: extern volatile unsigned char ODCON1 @ 0xF42;
"5381
[; ;pic18f27j53.h: 5381: asm("ODCON1 equ 0F42h");
[; <" ODCON1 equ 0F42h ;# ">
[; ;pic18f27j53.h: 5384: typedef union {
[; ;pic18f27j53.h: 5385: struct {
[; ;pic18f27j53.h: 5386: unsigned ECCP1OD :1;
[; ;pic18f27j53.h: 5387: unsigned ECCP2OD :1;
[; ;pic18f27j53.h: 5388: unsigned ECCP3OD :1;
[; ;pic18f27j53.h: 5389: unsigned CCP4OD :1;
[; ;pic18f27j53.h: 5390: unsigned CCP5OD :1;
[; ;pic18f27j53.h: 5391: unsigned CCP6OD :1;
[; ;pic18f27j53.h: 5392: unsigned CCP7OD :1;
[; ;pic18f27j53.h: 5393: unsigned CCP8OD :1;
[; ;pic18f27j53.h: 5394: };
[; ;pic18f27j53.h: 5395: } ODCON1bits_t;
[; ;pic18f27j53.h: 5396: extern volatile ODCON1bits_t ODCON1bits @ 0xF42;
[; ;pic18f27j53.h: 5440: extern volatile unsigned char ALRMVALL @ 0xF44;
"5442
[; ;pic18f27j53.h: 5442: asm("ALRMVALL equ 0F44h");
[; <" ALRMVALL equ 0F44h ;# ">
[; ;pic18f27j53.h: 5445: typedef union {
[; ;pic18f27j53.h: 5446: struct {
[; ;pic18f27j53.h: 5447: unsigned ALRMVALL :8;
[; ;pic18f27j53.h: 5448: };
[; ;pic18f27j53.h: 5449: } ALRMVALLbits_t;
[; ;pic18f27j53.h: 5450: extern volatile ALRMVALLbits_t ALRMVALLbits @ 0xF44;
[; ;pic18f27j53.h: 5459: extern volatile unsigned char ALRMVALH @ 0xF45;
"5461
[; ;pic18f27j53.h: 5461: asm("ALRMVALH equ 0F45h");
[; <" ALRMVALH equ 0F45h ;# ">
[; ;pic18f27j53.h: 5464: typedef union {
[; ;pic18f27j53.h: 5465: struct {
[; ;pic18f27j53.h: 5466: unsigned ALRMVALH :8;
[; ;pic18f27j53.h: 5467: };
[; ;pic18f27j53.h: 5468: } ALRMVALHbits_t;
[; ;pic18f27j53.h: 5469: extern volatile ALRMVALHbits_t ALRMVALHbits @ 0xF45;
[; ;pic18f27j53.h: 5478: extern volatile unsigned char ALRMRPT @ 0xF46;
"5480
[; ;pic18f27j53.h: 5480: asm("ALRMRPT equ 0F46h");
[; <" ALRMRPT equ 0F46h ;# ">
[; ;pic18f27j53.h: 5483: typedef union {
[; ;pic18f27j53.h: 5484: struct {
[; ;pic18f27j53.h: 5485: unsigned ARPT :8;
[; ;pic18f27j53.h: 5486: };
[; ;pic18f27j53.h: 5487: struct {
[; ;pic18f27j53.h: 5488: unsigned ARPT0 :1;
[; ;pic18f27j53.h: 5489: unsigned ARPT1 :1;
[; ;pic18f27j53.h: 5490: unsigned ARPT2 :1;
[; ;pic18f27j53.h: 5491: unsigned ARPT3 :1;
[; ;pic18f27j53.h: 5492: unsigned ARPT4 :1;
[; ;pic18f27j53.h: 5493: unsigned ARPT5 :1;
[; ;pic18f27j53.h: 5494: unsigned ARPT6 :1;
[; ;pic18f27j53.h: 5495: unsigned ARPT7 :1;
[; ;pic18f27j53.h: 5496: };
[; ;pic18f27j53.h: 5497: } ALRMRPTbits_t;
[; ;pic18f27j53.h: 5498: extern volatile ALRMRPTbits_t ALRMRPTbits @ 0xF46;
[; ;pic18f27j53.h: 5547: extern volatile unsigned char ALRMCFG @ 0xF47;
"5549
[; ;pic18f27j53.h: 5549: asm("ALRMCFG equ 0F47h");
[; <" ALRMCFG equ 0F47h ;# ">
[; ;pic18f27j53.h: 5552: typedef union {
[; ;pic18f27j53.h: 5553: struct {
[; ;pic18f27j53.h: 5554: unsigned ALRMPTR :2;
[; ;pic18f27j53.h: 5555: unsigned AMASK :4;
[; ;pic18f27j53.h: 5556: unsigned CHIME :1;
[; ;pic18f27j53.h: 5557: unsigned ALRMEN :1;
[; ;pic18f27j53.h: 5558: };
[; ;pic18f27j53.h: 5559: struct {
[; ;pic18f27j53.h: 5560: unsigned ALRMPTR0 :1;
[; ;pic18f27j53.h: 5561: unsigned ALRMPTR1 :1;
[; ;pic18f27j53.h: 5562: unsigned AMASK0 :1;
[; ;pic18f27j53.h: 5563: unsigned AMASK1 :1;
[; ;pic18f27j53.h: 5564: unsigned AMASK2 :1;
[; ;pic18f27j53.h: 5565: unsigned AMASK3 :1;
[; ;pic18f27j53.h: 5566: };
[; ;pic18f27j53.h: 5567: } ALRMCFGbits_t;
[; ;pic18f27j53.h: 5568: extern volatile ALRMCFGbits_t ALRMCFGbits @ 0xF47;
[; ;pic18f27j53.h: 5622: extern volatile unsigned char ANCON0 @ 0xF48;
"5624
[; ;pic18f27j53.h: 5624: asm("ANCON0 equ 0F48h");
[; <" ANCON0 equ 0F48h ;# ">
[; ;pic18f27j53.h: 5627: typedef union {
[; ;pic18f27j53.h: 5628: struct {
[; ;pic18f27j53.h: 5629: unsigned PCFG0 :1;
[; ;pic18f27j53.h: 5630: unsigned PCFG1 :1;
[; ;pic18f27j53.h: 5631: unsigned PCFG2 :1;
[; ;pic18f27j53.h: 5632: unsigned PCFG3 :1;
[; ;pic18f27j53.h: 5633: unsigned PCFG4 :1;
[; ;pic18f27j53.h: 5634: };
[; ;pic18f27j53.h: 5635: } ANCON0bits_t;
[; ;pic18f27j53.h: 5636: extern volatile ANCON0bits_t ANCON0bits @ 0xF48;
[; ;pic18f27j53.h: 5665: extern volatile unsigned char ANCON1 @ 0xF49;
"5667
[; ;pic18f27j53.h: 5667: asm("ANCON1 equ 0F49h");
[; <" ANCON1 equ 0F49h ;# ">
[; ;pic18f27j53.h: 5670: typedef union {
[; ;pic18f27j53.h: 5671: struct {
[; ;pic18f27j53.h: 5672: unsigned PCFG8 :1;
[; ;pic18f27j53.h: 5673: unsigned PCFG9 :1;
[; ;pic18f27j53.h: 5674: unsigned PCFG10 :1;
[; ;pic18f27j53.h: 5675: unsigned PCFG11 :1;
[; ;pic18f27j53.h: 5676: unsigned PCFG12 :1;
[; ;pic18f27j53.h: 5677: unsigned :2;
[; ;pic18f27j53.h: 5678: unsigned VBGEN :1;
[; ;pic18f27j53.h: 5679: };
[; ;pic18f27j53.h: 5680: struct {
[; ;pic18f27j53.h: 5681: unsigned :7;
[; ;pic18f27j53.h: 5682: unsigned PCFG15 :1;
[; ;pic18f27j53.h: 5683: };
[; ;pic18f27j53.h: 5684: } ANCON1bits_t;
[; ;pic18f27j53.h: 5685: extern volatile ANCON1bits_t ANCON1bits @ 0xF49;
[; ;pic18f27j53.h: 5724: extern volatile unsigned char DSWAKEL @ 0xF4A;
"5726
[; ;pic18f27j53.h: 5726: asm("DSWAKEL equ 0F4Ah");
[; <" DSWAKEL equ 0F4Ah ;# ">
[; ;pic18f27j53.h: 5729: typedef union {
[; ;pic18f27j53.h: 5730: struct {
[; ;pic18f27j53.h: 5731: unsigned DSPOR :1;
[; ;pic18f27j53.h: 5732: unsigned :1;
[; ;pic18f27j53.h: 5733: unsigned DSMCLR :1;
[; ;pic18f27j53.h: 5734: unsigned DSRTC :1;
[; ;pic18f27j53.h: 5735: unsigned DSWDT :1;
[; ;pic18f27j53.h: 5736: unsigned DSULP :1;
[; ;pic18f27j53.h: 5737: unsigned :1;
[; ;pic18f27j53.h: 5738: unsigned DSFLT :1;
[; ;pic18f27j53.h: 5739: };
[; ;pic18f27j53.h: 5740: } DSWAKELbits_t;
[; ;pic18f27j53.h: 5741: extern volatile DSWAKELbits_t DSWAKELbits @ 0xF4A;
[; ;pic18f27j53.h: 5775: extern volatile unsigned char DSWAKEH @ 0xF4B;
"5777
[; ;pic18f27j53.h: 5777: asm("DSWAKEH equ 0F4Bh");
[; <" DSWAKEH equ 0F4Bh ;# ">
[; ;pic18f27j53.h: 5780: typedef union {
[; ;pic18f27j53.h: 5781: struct {
[; ;pic18f27j53.h: 5782: unsigned DSINT0 :1;
[; ;pic18f27j53.h: 5783: };
[; ;pic18f27j53.h: 5784: } DSWAKEHbits_t;
[; ;pic18f27j53.h: 5785: extern volatile DSWAKEHbits_t DSWAKEHbits @ 0xF4B;
[; ;pic18f27j53.h: 5794: extern volatile unsigned char DSCONL @ 0xF4C;
"5796
[; ;pic18f27j53.h: 5796: asm("DSCONL equ 0F4Ch");
[; <" DSCONL equ 0F4Ch ;# ">
[; ;pic18f27j53.h: 5799: typedef union {
[; ;pic18f27j53.h: 5800: struct {
[; ;pic18f27j53.h: 5801: unsigned RELEASE :1;
[; ;pic18f27j53.h: 5802: unsigned DSBOR :1;
[; ;pic18f27j53.h: 5803: unsigned ULPWDIS :1;
[; ;pic18f27j53.h: 5804: };
[; ;pic18f27j53.h: 5805: } DSCONLbits_t;
[; ;pic18f27j53.h: 5806: extern volatile DSCONLbits_t DSCONLbits @ 0xF4C;
[; ;pic18f27j53.h: 5825: extern volatile unsigned char DSCONH @ 0xF4D;
"5827
[; ;pic18f27j53.h: 5827: asm("DSCONH equ 0F4Dh");
[; <" DSCONH equ 0F4Dh ;# ">
[; ;pic18f27j53.h: 5830: typedef union {
[; ;pic18f27j53.h: 5831: struct {
[; ;pic18f27j53.h: 5832: unsigned RTCWDIS :1;
[; ;pic18f27j53.h: 5833: unsigned DSULPEN :1;
[; ;pic18f27j53.h: 5834: unsigned :5;
[; ;pic18f27j53.h: 5835: unsigned DSEN :1;
[; ;pic18f27j53.h: 5836: };
[; ;pic18f27j53.h: 5837: } DSCONHbits_t;
[; ;pic18f27j53.h: 5838: extern volatile DSCONHbits_t DSCONHbits @ 0xF4D;
[; ;pic18f27j53.h: 5857: extern volatile unsigned char DSGPR0 @ 0xF4E;
"5859
[; ;pic18f27j53.h: 5859: asm("DSGPR0 equ 0F4Eh");
[; <" DSGPR0 equ 0F4Eh ;# ">
[; ;pic18f27j53.h: 5862: typedef union {
[; ;pic18f27j53.h: 5863: struct {
[; ;pic18f27j53.h: 5864: unsigned DSGPR0 :8;
[; ;pic18f27j53.h: 5865: };
[; ;pic18f27j53.h: 5866: } DSGPR0bits_t;
[; ;pic18f27j53.h: 5867: extern volatile DSGPR0bits_t DSGPR0bits @ 0xF4E;
[; ;pic18f27j53.h: 5876: extern volatile unsigned char DSGPR1 @ 0xF4F;
"5878
[; ;pic18f27j53.h: 5878: asm("DSGPR1 equ 0F4Fh");
[; <" DSGPR1 equ 0F4Fh ;# ">
[; ;pic18f27j53.h: 5881: typedef union {
[; ;pic18f27j53.h: 5882: struct {
[; ;pic18f27j53.h: 5883: unsigned DSGPR1 :8;
[; ;pic18f27j53.h: 5884: };
[; ;pic18f27j53.h: 5885: } DSGPR1bits_t;
[; ;pic18f27j53.h: 5886: extern volatile DSGPR1bits_t DSGPR1bits @ 0xF4F;
[; ;pic18f27j53.h: 5895: extern volatile unsigned char CCPTMRS2 @ 0xF50;
"5897
[; ;pic18f27j53.h: 5897: asm("CCPTMRS2 equ 0F50h");
[; <" CCPTMRS2 equ 0F50h ;# ">
[; ;pic18f27j53.h: 5900: typedef union {
[; ;pic18f27j53.h: 5901: struct {
[; ;pic18f27j53.h: 5902: unsigned C8TSEL :2;
[; ;pic18f27j53.h: 5903: unsigned C9TSEL0 :1;
[; ;pic18f27j53.h: 5904: unsigned :1;
[; ;pic18f27j53.h: 5905: unsigned C10TSEL0 :1;
[; ;pic18f27j53.h: 5906: };
[; ;pic18f27j53.h: 5907: struct {
[; ;pic18f27j53.h: 5908: unsigned C8TSEL0 :1;
[; ;pic18f27j53.h: 5909: unsigned C8TSEL1 :1;
[; ;pic18f27j53.h: 5910: };
[; ;pic18f27j53.h: 5911: } CCPTMRS2bits_t;
[; ;pic18f27j53.h: 5912: extern volatile CCPTMRS2bits_t CCPTMRS2bits @ 0xF50;
[; ;pic18f27j53.h: 5941: extern volatile unsigned char CCPTMRS1 @ 0xF51;
"5943
[; ;pic18f27j53.h: 5943: asm("CCPTMRS1 equ 0F51h");
[; <" CCPTMRS1 equ 0F51h ;# ">
[; ;pic18f27j53.h: 5946: typedef union {
[; ;pic18f27j53.h: 5947: struct {
[; ;pic18f27j53.h: 5948: unsigned C4TSEL :2;
[; ;pic18f27j53.h: 5949: unsigned C5TSEL0 :1;
[; ;pic18f27j53.h: 5950: unsigned :1;
[; ;pic18f27j53.h: 5951: unsigned C6TSEL0 :1;
[; ;pic18f27j53.h: 5952: unsigned :1;
[; ;pic18f27j53.h: 5953: unsigned C7TSEL :2;
[; ;pic18f27j53.h: 5954: };
[; ;pic18f27j53.h: 5955: struct {
[; ;pic18f27j53.h: 5956: unsigned C4TSEL0 :1;
[; ;pic18f27j53.h: 5957: unsigned C4TSEL1 :1;
[; ;pic18f27j53.h: 5958: unsigned :4;
[; ;pic18f27j53.h: 5959: unsigned C7TSEL0 :1;
[; ;pic18f27j53.h: 5960: unsigned C7TSEL1 :1;
[; ;pic18f27j53.h: 5961: };
[; ;pic18f27j53.h: 5962: } CCPTMRS1bits_t;
[; ;pic18f27j53.h: 5963: extern volatile CCPTMRS1bits_t CCPTMRS1bits @ 0xF51;
[; ;pic18f27j53.h: 6007: extern volatile unsigned char CCPTMRS0 @ 0xF52;
"6009
[; ;pic18f27j53.h: 6009: asm("CCPTMRS0 equ 0F52h");
[; <" CCPTMRS0 equ 0F52h ;# ">
[; ;pic18f27j53.h: 6012: typedef union {
[; ;pic18f27j53.h: 6013: struct {
[; ;pic18f27j53.h: 6014: unsigned C1TSEL :3;
[; ;pic18f27j53.h: 6015: unsigned C2TSEL :3;
[; ;pic18f27j53.h: 6016: unsigned C3TSEL :2;
[; ;pic18f27j53.h: 6017: };
[; ;pic18f27j53.h: 6018: struct {
[; ;pic18f27j53.h: 6019: unsigned C1TSEL0 :1;
[; ;pic18f27j53.h: 6020: unsigned C1TSEL1 :1;
[; ;pic18f27j53.h: 6021: unsigned C1TSEL2 :1;
[; ;pic18f27j53.h: 6022: unsigned C2TSEL0 :1;
[; ;pic18f27j53.h: 6023: unsigned C2TSEL1 :1;
[; ;pic18f27j53.h: 6024: unsigned C2TSEL2 :1;
[; ;pic18f27j53.h: 6025: unsigned C3TSEL0 :1;
[; ;pic18f27j53.h: 6026: unsigned C3TSEL1 :1;
[; ;pic18f27j53.h: 6027: };
[; ;pic18f27j53.h: 6028: } CCPTMRS0bits_t;
[; ;pic18f27j53.h: 6029: extern volatile CCPTMRS0bits_t CCPTMRS0bits @ 0xF52;
[; ;pic18f27j53.h: 6088: extern volatile unsigned char CVRCON @ 0xF53;
"6090
[; ;pic18f27j53.h: 6090: asm("CVRCON equ 0F53h");
[; <" CVRCON equ 0F53h ;# ">
[; ;pic18f27j53.h: 6093: typedef union {
[; ;pic18f27j53.h: 6094: struct {
[; ;pic18f27j53.h: 6095: unsigned CVR :4;
[; ;pic18f27j53.h: 6096: unsigned CVRSS :1;
[; ;pic18f27j53.h: 6097: unsigned CVRR :1;
[; ;pic18f27j53.h: 6098: unsigned CVROE :1;
[; ;pic18f27j53.h: 6099: unsigned CVREN :1;
[; ;pic18f27j53.h: 6100: };
[; ;pic18f27j53.h: 6101: struct {
[; ;pic18f27j53.h: 6102: unsigned CVR0 :1;
[; ;pic18f27j53.h: 6103: unsigned CVR1 :1;
[; ;pic18f27j53.h: 6104: unsigned CVR2 :1;
[; ;pic18f27j53.h: 6105: unsigned CVR3 :1;
[; ;pic18f27j53.h: 6106: };
[; ;pic18f27j53.h: 6107: struct {
[; ;pic18f27j53.h: 6108: unsigned :6;
[; ;pic18f27j53.h: 6109: unsigned CVROEN :1;
[; ;pic18f27j53.h: 6110: };
[; ;pic18f27j53.h: 6111: } CVRCONbits_t;
[; ;pic18f27j53.h: 6112: extern volatile CVRCONbits_t CVRCONbits @ 0xF53;
[; ;pic18f27j53.h: 6166: extern volatile unsigned short UFRM @ 0xF60;
"6168
[; ;pic18f27j53.h: 6168: asm("UFRM equ 0F60h");
[; <" UFRM equ 0F60h ;# ">
[; ;pic18f27j53.h: 6172: extern volatile unsigned char UFRML @ 0xF60;
"6174
[; ;pic18f27j53.h: 6174: asm("UFRML equ 0F60h");
[; <" UFRML equ 0F60h ;# ">
[; ;pic18f27j53.h: 6177: typedef union {
[; ;pic18f27j53.h: 6178: struct {
[; ;pic18f27j53.h: 6179: unsigned FRM :8;
[; ;pic18f27j53.h: 6180: };
[; ;pic18f27j53.h: 6181: struct {
[; ;pic18f27j53.h: 6182: unsigned FRM0 :1;
[; ;pic18f27j53.h: 6183: unsigned FRM1 :1;
[; ;pic18f27j53.h: 6184: unsigned FRM2 :1;
[; ;pic18f27j53.h: 6185: unsigned FRM3 :1;
[; ;pic18f27j53.h: 6186: unsigned FRM4 :1;
[; ;pic18f27j53.h: 6187: unsigned FRM5 :1;
[; ;pic18f27j53.h: 6188: unsigned FRM6 :1;
[; ;pic18f27j53.h: 6189: unsigned FRM7 :1;
[; ;pic18f27j53.h: 6190: };
[; ;pic18f27j53.h: 6191: struct {
[; ;pic18f27j53.h: 6192: unsigned FRML :8;
[; ;pic18f27j53.h: 6193: };
[; ;pic18f27j53.h: 6194: } UFRMLbits_t;
[; ;pic18f27j53.h: 6195: extern volatile UFRMLbits_t UFRMLbits @ 0xF60;
[; ;pic18f27j53.h: 6249: extern volatile unsigned char UFRMH @ 0xF61;
"6251
[; ;pic18f27j53.h: 6251: asm("UFRMH equ 0F61h");
[; <" UFRMH equ 0F61h ;# ">
[; ;pic18f27j53.h: 6254: typedef union {
[; ;pic18f27j53.h: 6255: struct {
[; ;pic18f27j53.h: 6256: unsigned FRM :3;
[; ;pic18f27j53.h: 6257: };
[; ;pic18f27j53.h: 6258: struct {
[; ;pic18f27j53.h: 6259: unsigned FRM8 :1;
[; ;pic18f27j53.h: 6260: unsigned FRM9 :1;
[; ;pic18f27j53.h: 6261: unsigned FRM10 :1;
[; ;pic18f27j53.h: 6262: };
[; ;pic18f27j53.h: 6263: } UFRMHbits_t;
[; ;pic18f27j53.h: 6264: extern volatile UFRMHbits_t UFRMHbits @ 0xF61;
[; ;pic18f27j53.h: 6288: extern volatile unsigned char UIR @ 0xF62;
"6290
[; ;pic18f27j53.h: 6290: asm("UIR equ 0F62h");
[; <" UIR equ 0F62h ;# ">
[; ;pic18f27j53.h: 6293: typedef union {
[; ;pic18f27j53.h: 6294: struct {
[; ;pic18f27j53.h: 6295: unsigned URSTIF :1;
[; ;pic18f27j53.h: 6296: unsigned UERRIF :1;
[; ;pic18f27j53.h: 6297: unsigned ACTVIF :1;
[; ;pic18f27j53.h: 6298: unsigned TRNIF :1;
[; ;pic18f27j53.h: 6299: unsigned IDLEIF :1;
[; ;pic18f27j53.h: 6300: unsigned STALLIF :1;
[; ;pic18f27j53.h: 6301: unsigned SOFIF :1;
[; ;pic18f27j53.h: 6302: };
[; ;pic18f27j53.h: 6303: } UIRbits_t;
[; ;pic18f27j53.h: 6304: extern volatile UIRbits_t UIRbits @ 0xF62;
[; ;pic18f27j53.h: 6343: extern volatile unsigned char UEIR @ 0xF63;
"6345
[; ;pic18f27j53.h: 6345: asm("UEIR equ 0F63h");
[; <" UEIR equ 0F63h ;# ">
[; ;pic18f27j53.h: 6348: typedef union {
[; ;pic18f27j53.h: 6349: struct {
[; ;pic18f27j53.h: 6350: unsigned PIDEF :1;
[; ;pic18f27j53.h: 6351: unsigned CRC5EF :1;
[; ;pic18f27j53.h: 6352: unsigned CRC16EF :1;
[; ;pic18f27j53.h: 6353: unsigned DFN8EF :1;
[; ;pic18f27j53.h: 6354: unsigned BTOEF :1;
[; ;pic18f27j53.h: 6355: unsigned :2;
[; ;pic18f27j53.h: 6356: unsigned BTSEF :1;
[; ;pic18f27j53.h: 6357: };
[; ;pic18f27j53.h: 6358: } UEIRbits_t;
[; ;pic18f27j53.h: 6359: extern volatile UEIRbits_t UEIRbits @ 0xF63;
[; ;pic18f27j53.h: 6393: extern volatile unsigned char USTAT @ 0xF64;
"6395
[; ;pic18f27j53.h: 6395: asm("USTAT equ 0F64h");
[; <" USTAT equ 0F64h ;# ">
[; ;pic18f27j53.h: 6398: typedef union {
[; ;pic18f27j53.h: 6399: struct {
[; ;pic18f27j53.h: 6400: unsigned :1;
[; ;pic18f27j53.h: 6401: unsigned PPBI :1;
[; ;pic18f27j53.h: 6402: unsigned DIR :1;
[; ;pic18f27j53.h: 6403: unsigned ENDP :4;
[; ;pic18f27j53.h: 6404: };
[; ;pic18f27j53.h: 6405: struct {
[; ;pic18f27j53.h: 6406: unsigned :3;
[; ;pic18f27j53.h: 6407: unsigned ENDP0 :1;
[; ;pic18f27j53.h: 6408: unsigned ENDP1 :1;
[; ;pic18f27j53.h: 6409: unsigned ENDP2 :1;
[; ;pic18f27j53.h: 6410: unsigned ENDP3 :1;
[; ;pic18f27j53.h: 6411: };
[; ;pic18f27j53.h: 6412: } USTATbits_t;
[; ;pic18f27j53.h: 6413: extern volatile USTATbits_t USTATbits @ 0xF64;
[; ;pic18f27j53.h: 6452: extern volatile unsigned char UCON @ 0xF65;
"6454
[; ;pic18f27j53.h: 6454: asm("UCON equ 0F65h");
[; <" UCON equ 0F65h ;# ">
[; ;pic18f27j53.h: 6457: typedef union {
[; ;pic18f27j53.h: 6458: struct {
[; ;pic18f27j53.h: 6459: unsigned :1;
[; ;pic18f27j53.h: 6460: unsigned SUSPND :1;
[; ;pic18f27j53.h: 6461: unsigned RESUME :1;
[; ;pic18f27j53.h: 6462: unsigned USBEN :1;
[; ;pic18f27j53.h: 6463: unsigned PKTDIS :1;
[; ;pic18f27j53.h: 6464: unsigned SE0 :1;
[; ;pic18f27j53.h: 6465: unsigned PPBRST :1;
[; ;pic18f27j53.h: 6466: };
[; ;pic18f27j53.h: 6467: } UCONbits_t;
[; ;pic18f27j53.h: 6468: extern volatile UCONbits_t UCONbits @ 0xF65;
[; ;pic18f27j53.h: 6502: extern volatile unsigned char DMABCH @ 0xF66;
"6504
[; ;pic18f27j53.h: 6504: asm("DMABCH equ 0F66h");
[; <" DMABCH equ 0F66h ;# ">
[; ;pic18f27j53.h: 6507: typedef union {
[; ;pic18f27j53.h: 6508: struct {
[; ;pic18f27j53.h: 6509: unsigned DMACNTHB :2;
[; ;pic18f27j53.h: 6510: };
[; ;pic18f27j53.h: 6511: } DMABCHbits_t;
[; ;pic18f27j53.h: 6512: extern volatile DMABCHbits_t DMABCHbits @ 0xF66;
[; ;pic18f27j53.h: 6521: extern volatile unsigned char DMABCL @ 0xF67;
"6523
[; ;pic18f27j53.h: 6523: asm("DMABCL equ 0F67h");
[; <" DMABCL equ 0F67h ;# ">
[; ;pic18f27j53.h: 6526: typedef union {
[; ;pic18f27j53.h: 6527: struct {
[; ;pic18f27j53.h: 6528: unsigned DMACNTLB :8;
[; ;pic18f27j53.h: 6529: };
[; ;pic18f27j53.h: 6530: } DMABCLbits_t;
[; ;pic18f27j53.h: 6531: extern volatile DMABCLbits_t DMABCLbits @ 0xF67;
[; ;pic18f27j53.h: 6540: extern volatile unsigned char RXADDRH @ 0xF68;
"6542
[; ;pic18f27j53.h: 6542: asm("RXADDRH equ 0F68h");
[; <" RXADDRH equ 0F68h ;# ">
[; ;pic18f27j53.h: 6545: typedef union {
[; ;pic18f27j53.h: 6546: struct {
[; ;pic18f27j53.h: 6547: unsigned DMARCVPTRHB :4;
[; ;pic18f27j53.h: 6548: };
[; ;pic18f27j53.h: 6549: } RXADDRHbits_t;
[; ;pic18f27j53.h: 6550: extern volatile RXADDRHbits_t RXADDRHbits @ 0xF68;
[; ;pic18f27j53.h: 6559: extern volatile unsigned char RXADDRL @ 0xF69;
"6561
[; ;pic18f27j53.h: 6561: asm("RXADDRL equ 0F69h");
[; <" RXADDRL equ 0F69h ;# ">
[; ;pic18f27j53.h: 6564: typedef union {
[; ;pic18f27j53.h: 6565: struct {
[; ;pic18f27j53.h: 6566: unsigned DMARCVPTRLB :8;
[; ;pic18f27j53.h: 6567: };
[; ;pic18f27j53.h: 6568: } RXADDRLbits_t;
[; ;pic18f27j53.h: 6569: extern volatile RXADDRLbits_t RXADDRLbits @ 0xF69;
[; ;pic18f27j53.h: 6578: extern volatile unsigned char TXADDRH @ 0xF6A;
"6580
[; ;pic18f27j53.h: 6580: asm("TXADDRH equ 0F6Ah");
[; <" TXADDRH equ 0F6Ah ;# ">
[; ;pic18f27j53.h: 6583: typedef union {
[; ;pic18f27j53.h: 6584: struct {
[; ;pic18f27j53.h: 6585: unsigned DMATXPTRHB :4;
[; ;pic18f27j53.h: 6586: };
[; ;pic18f27j53.h: 6587: } TXADDRHbits_t;
[; ;pic18f27j53.h: 6588: extern volatile TXADDRHbits_t TXADDRHbits @ 0xF6A;
[; ;pic18f27j53.h: 6597: extern volatile unsigned char TXADDRL @ 0xF6B;
"6599
[; ;pic18f27j53.h: 6599: asm("TXADDRL equ 0F6Bh");
[; <" TXADDRL equ 0F6Bh ;# ">
[; ;pic18f27j53.h: 6602: typedef union {
[; ;pic18f27j53.h: 6603: struct {
[; ;pic18f27j53.h: 6604: unsigned DMATXPTRLB :8;
[; ;pic18f27j53.h: 6605: };
[; ;pic18f27j53.h: 6606: } TXADDRLbits_t;
[; ;pic18f27j53.h: 6607: extern volatile TXADDRLbits_t TXADDRLbits @ 0xF6B;
[; ;pic18f27j53.h: 6616: extern volatile unsigned char CMSTAT @ 0xF70;
"6618
[; ;pic18f27j53.h: 6618: asm("CMSTAT equ 0F70h");
[; <" CMSTAT equ 0F70h ;# ">
[; ;pic18f27j53.h: 6621: extern volatile unsigned char CMSTATUS @ 0xF70;
"6623
[; ;pic18f27j53.h: 6623: asm("CMSTATUS equ 0F70h");
[; <" CMSTATUS equ 0F70h ;# ">
[; ;pic18f27j53.h: 6626: typedef union {
[; ;pic18f27j53.h: 6627: struct {
[; ;pic18f27j53.h: 6628: unsigned COUT1 :1;
[; ;pic18f27j53.h: 6629: unsigned COUT2 :1;
[; ;pic18f27j53.h: 6630: unsigned COUT3 :1;
[; ;pic18f27j53.h: 6631: };
[; ;pic18f27j53.h: 6632: } CMSTATbits_t;
[; ;pic18f27j53.h: 6633: extern volatile CMSTATbits_t CMSTATbits @ 0xF70;
[; ;pic18f27j53.h: 6651: typedef union {
[; ;pic18f27j53.h: 6652: struct {
[; ;pic18f27j53.h: 6653: unsigned COUT1 :1;
[; ;pic18f27j53.h: 6654: unsigned COUT2 :1;
[; ;pic18f27j53.h: 6655: unsigned COUT3 :1;
[; ;pic18f27j53.h: 6656: };
[; ;pic18f27j53.h: 6657: } CMSTATUSbits_t;
[; ;pic18f27j53.h: 6658: extern volatile CMSTATUSbits_t CMSTATUSbits @ 0xF70;
[; ;pic18f27j53.h: 6677: extern volatile unsigned char SSP2CON2 @ 0xF71;
"6679
[; ;pic18f27j53.h: 6679: asm("SSP2CON2 equ 0F71h");
[; <" SSP2CON2 equ 0F71h ;# ">
[; ;pic18f27j53.h: 6682: typedef union {
[; ;pic18f27j53.h: 6683: struct {
[; ;pic18f27j53.h: 6684: unsigned SEN :1;
[; ;pic18f27j53.h: 6685: unsigned RSEN :1;
[; ;pic18f27j53.h: 6686: unsigned PEN :1;
[; ;pic18f27j53.h: 6687: unsigned RCEN :1;
[; ;pic18f27j53.h: 6688: unsigned ACKEN :1;
[; ;pic18f27j53.h: 6689: unsigned ACKDT :1;
[; ;pic18f27j53.h: 6690: unsigned ACKSTAT :1;
[; ;pic18f27j53.h: 6691: unsigned GCEN :1;
[; ;pic18f27j53.h: 6692: };
[; ;pic18f27j53.h: 6693: struct {
[; ;pic18f27j53.h: 6694: unsigned :1;
[; ;pic18f27j53.h: 6695: unsigned ADMSK1 :1;
[; ;pic18f27j53.h: 6696: unsigned ADMSK2 :1;
[; ;pic18f27j53.h: 6697: unsigned ADMSK3 :1;
[; ;pic18f27j53.h: 6698: unsigned ADMSK4 :1;
[; ;pic18f27j53.h: 6699: unsigned ADMSK5 :1;
[; ;pic18f27j53.h: 6700: };
[; ;pic18f27j53.h: 6701: struct {
[; ;pic18f27j53.h: 6702: unsigned :5;
[; ;pic18f27j53.h: 6703: unsigned ACKDT2 :1;
[; ;pic18f27j53.h: 6704: };
[; ;pic18f27j53.h: 6705: struct {
[; ;pic18f27j53.h: 6706: unsigned :4;
[; ;pic18f27j53.h: 6707: unsigned ACKEN2 :1;
[; ;pic18f27j53.h: 6708: };
[; ;pic18f27j53.h: 6709: struct {
[; ;pic18f27j53.h: 6710: unsigned :6;
[; ;pic18f27j53.h: 6711: unsigned ACKSTAT2 :1;
[; ;pic18f27j53.h: 6712: };
[; ;pic18f27j53.h: 6713: struct {
[; ;pic18f27j53.h: 6714: unsigned :1;
[; ;pic18f27j53.h: 6715: unsigned ADMSK12 :1;
[; ;pic18f27j53.h: 6716: };
[; ;pic18f27j53.h: 6717: struct {
[; ;pic18f27j53.h: 6718: unsigned :2;
[; ;pic18f27j53.h: 6719: unsigned ADMSK22 :1;
[; ;pic18f27j53.h: 6720: };
[; ;pic18f27j53.h: 6721: struct {
[; ;pic18f27j53.h: 6722: unsigned :3;
[; ;pic18f27j53.h: 6723: unsigned ADMSK32 :1;
[; ;pic18f27j53.h: 6724: };
[; ;pic18f27j53.h: 6725: struct {
[; ;pic18f27j53.h: 6726: unsigned :4;
[; ;pic18f27j53.h: 6727: unsigned ADMSK42 :1;
[; ;pic18f27j53.h: 6728: };
[; ;pic18f27j53.h: 6729: struct {
[; ;pic18f27j53.h: 6730: unsigned :5;
[; ;pic18f27j53.h: 6731: unsigned ADMSK52 :1;
[; ;pic18f27j53.h: 6732: };
[; ;pic18f27j53.h: 6733: struct {
[; ;pic18f27j53.h: 6734: unsigned :7;
[; ;pic18f27j53.h: 6735: unsigned GCEN2 :1;
[; ;pic18f27j53.h: 6736: };
[; ;pic18f27j53.h: 6737: struct {
[; ;pic18f27j53.h: 6738: unsigned :2;
[; ;pic18f27j53.h: 6739: unsigned PEN2 :1;
[; ;pic18f27j53.h: 6740: };
[; ;pic18f27j53.h: 6741: struct {
[; ;pic18f27j53.h: 6742: unsigned :3;
[; ;pic18f27j53.h: 6743: unsigned RCEN2 :1;
[; ;pic18f27j53.h: 6744: };
[; ;pic18f27j53.h: 6745: struct {
[; ;pic18f27j53.h: 6746: unsigned :1;
[; ;pic18f27j53.h: 6747: unsigned RSEN2 :1;
[; ;pic18f27j53.h: 6748: };
[; ;pic18f27j53.h: 6749: struct {
[; ;pic18f27j53.h: 6750: unsigned SEN2 :1;
[; ;pic18f27j53.h: 6751: };
[; ;pic18f27j53.h: 6752: } SSP2CON2bits_t;
[; ;pic18f27j53.h: 6753: extern volatile SSP2CON2bits_t SSP2CON2bits @ 0xF71;
[; ;pic18f27j53.h: 6887: extern volatile unsigned char SSP2CON1 @ 0xF72;
"6889
[; ;pic18f27j53.h: 6889: asm("SSP2CON1 equ 0F72h");
[; <" SSP2CON1 equ 0F72h ;# ">
[; ;pic18f27j53.h: 6892: typedef union {
[; ;pic18f27j53.h: 6893: struct {
[; ;pic18f27j53.h: 6894: unsigned SSPM :4;
[; ;pic18f27j53.h: 6895: unsigned CKP :1;
[; ;pic18f27j53.h: 6896: unsigned SSPEN :1;
[; ;pic18f27j53.h: 6897: unsigned SSPOV :1;
[; ;pic18f27j53.h: 6898: unsigned WCOL :1;
[; ;pic18f27j53.h: 6899: };
[; ;pic18f27j53.h: 6900: struct {
[; ;pic18f27j53.h: 6901: unsigned SSPM0 :1;
[; ;pic18f27j53.h: 6902: unsigned SSPM1 :1;
[; ;pic18f27j53.h: 6903: unsigned SSPM2 :1;
[; ;pic18f27j53.h: 6904: unsigned SSPM3 :1;
[; ;pic18f27j53.h: 6905: };
[; ;pic18f27j53.h: 6906: struct {
[; ;pic18f27j53.h: 6907: unsigned :4;
[; ;pic18f27j53.h: 6908: unsigned CKP2 :1;
[; ;pic18f27j53.h: 6909: };
[; ;pic18f27j53.h: 6910: struct {
[; ;pic18f27j53.h: 6911: unsigned :5;
[; ;pic18f27j53.h: 6912: unsigned SSPEN2 :1;
[; ;pic18f27j53.h: 6913: };
[; ;pic18f27j53.h: 6914: struct {
[; ;pic18f27j53.h: 6915: unsigned SSPM02 :1;
[; ;pic18f27j53.h: 6916: };
[; ;pic18f27j53.h: 6917: struct {
[; ;pic18f27j53.h: 6918: unsigned :1;
[; ;pic18f27j53.h: 6919: unsigned SSPM12 :1;
[; ;pic18f27j53.h: 6920: };
[; ;pic18f27j53.h: 6921: struct {
[; ;pic18f27j53.h: 6922: unsigned :2;
[; ;pic18f27j53.h: 6923: unsigned SSPM22 :1;
[; ;pic18f27j53.h: 6924: };
[; ;pic18f27j53.h: 6925: struct {
[; ;pic18f27j53.h: 6926: unsigned :3;
[; ;pic18f27j53.h: 6927: unsigned SSPM32 :1;
[; ;pic18f27j53.h: 6928: };
[; ;pic18f27j53.h: 6929: struct {
[; ;pic18f27j53.h: 6930: unsigned :6;
[; ;pic18f27j53.h: 6931: unsigned SSPOV2 :1;
[; ;pic18f27j53.h: 6932: };
[; ;pic18f27j53.h: 6933: struct {
[; ;pic18f27j53.h: 6934: unsigned :7;
[; ;pic18f27j53.h: 6935: unsigned WCOL2 :1;
[; ;pic18f27j53.h: 6936: };
[; ;pic18f27j53.h: 6937: } SSP2CON1bits_t;
[; ;pic18f27j53.h: 6938: extern volatile SSP2CON1bits_t SSP2CON1bits @ 0xF72;
[; ;pic18f27j53.h: 7027: extern volatile unsigned char SSP2STAT @ 0xF73;
"7029
[; ;pic18f27j53.h: 7029: asm("SSP2STAT equ 0F73h");
[; <" SSP2STAT equ 0F73h ;# ">
[; ;pic18f27j53.h: 7032: typedef union {
[; ;pic18f27j53.h: 7033: struct {
[; ;pic18f27j53.h: 7034: unsigned :2;
[; ;pic18f27j53.h: 7035: unsigned R_NOT_W :1;
[; ;pic18f27j53.h: 7036: };
[; ;pic18f27j53.h: 7037: struct {
[; ;pic18f27j53.h: 7038: unsigned :5;
[; ;pic18f27j53.h: 7039: unsigned D_NOT_A :1;
[; ;pic18f27j53.h: 7040: };
[; ;pic18f27j53.h: 7041: struct {
[; ;pic18f27j53.h: 7042: unsigned BF :1;
[; ;pic18f27j53.h: 7043: unsigned UA :1;
[; ;pic18f27j53.h: 7044: unsigned R_nW :1;
[; ;pic18f27j53.h: 7045: unsigned S :1;
[; ;pic18f27j53.h: 7046: unsigned P :1;
[; ;pic18f27j53.h: 7047: unsigned D_nA :1;
[; ;pic18f27j53.h: 7048: unsigned CKE :1;
[; ;pic18f27j53.h: 7049: unsigned SMP :1;
[; ;pic18f27j53.h: 7050: };
[; ;pic18f27j53.h: 7051: struct {
[; ;pic18f27j53.h: 7052: unsigned BF2 :1;
[; ;pic18f27j53.h: 7053: };
[; ;pic18f27j53.h: 7054: struct {
[; ;pic18f27j53.h: 7055: unsigned :6;
[; ;pic18f27j53.h: 7056: unsigned CKE2 :1;
[; ;pic18f27j53.h: 7057: };
[; ;pic18f27j53.h: 7058: struct {
[; ;pic18f27j53.h: 7059: unsigned :5;
[; ;pic18f27j53.h: 7060: unsigned DA2 :1;
[; ;pic18f27j53.h: 7061: };
[; ;pic18f27j53.h: 7062: struct {
[; ;pic18f27j53.h: 7063: unsigned :5;
[; ;pic18f27j53.h: 7064: unsigned DATA_ADDRESS2 :1;
[; ;pic18f27j53.h: 7065: };
[; ;pic18f27j53.h: 7066: struct {
[; ;pic18f27j53.h: 7067: unsigned :5;
[; ;pic18f27j53.h: 7068: unsigned D_A2 :1;
[; ;pic18f27j53.h: 7069: };
[; ;pic18f27j53.h: 7070: struct {
[; ;pic18f27j53.h: 7071: unsigned :5;
[; ;pic18f27j53.h: 7072: unsigned D_nA2 :1;
[; ;pic18f27j53.h: 7073: };
[; ;pic18f27j53.h: 7074: struct {
[; ;pic18f27j53.h: 7075: unsigned :5;
[; ;pic18f27j53.h: 7076: unsigned I2C_DAT2 :1;
[; ;pic18f27j53.h: 7077: };
[; ;pic18f27j53.h: 7078: struct {
[; ;pic18f27j53.h: 7079: unsigned :2;
[; ;pic18f27j53.h: 7080: unsigned I2C_READ2 :1;
[; ;pic18f27j53.h: 7081: };
[; ;pic18f27j53.h: 7082: struct {
[; ;pic18f27j53.h: 7083: unsigned :3;
[; ;pic18f27j53.h: 7084: unsigned I2C_START2 :1;
[; ;pic18f27j53.h: 7085: };
[; ;pic18f27j53.h: 7086: struct {
[; ;pic18f27j53.h: 7087: unsigned :4;
[; ;pic18f27j53.h: 7088: unsigned I2C_STOP2 :1;
[; ;pic18f27j53.h: 7089: };
[; ;pic18f27j53.h: 7090: struct {
[; ;pic18f27j53.h: 7091: unsigned :4;
[; ;pic18f27j53.h: 7092: unsigned P2 :1;
[; ;pic18f27j53.h: 7093: };
[; ;pic18f27j53.h: 7094: struct {
[; ;pic18f27j53.h: 7095: unsigned :2;
[; ;pic18f27j53.h: 7096: unsigned READ_WRITE2 :1;
[; ;pic18f27j53.h: 7097: };
[; ;pic18f27j53.h: 7098: struct {
[; ;pic18f27j53.h: 7099: unsigned :2;
[; ;pic18f27j53.h: 7100: unsigned RW2 :1;
[; ;pic18f27j53.h: 7101: };
[; ;pic18f27j53.h: 7102: struct {
[; ;pic18f27j53.h: 7103: unsigned :2;
[; ;pic18f27j53.h: 7104: unsigned R_W2 :1;
[; ;pic18f27j53.h: 7105: };
[; ;pic18f27j53.h: 7106: struct {
[; ;pic18f27j53.h: 7107: unsigned :2;
[; ;pic18f27j53.h: 7108: unsigned R_nW2 :1;
[; ;pic18f27j53.h: 7109: };
[; ;pic18f27j53.h: 7110: struct {
[; ;pic18f27j53.h: 7111: unsigned :3;
[; ;pic18f27j53.h: 7112: unsigned S2 :1;
[; ;pic18f27j53.h: 7113: };
[; ;pic18f27j53.h: 7114: struct {
[; ;pic18f27j53.h: 7115: unsigned :7;
[; ;pic18f27j53.h: 7116: unsigned SMP2 :1;
[; ;pic18f27j53.h: 7117: };
[; ;pic18f27j53.h: 7118: struct {
[; ;pic18f27j53.h: 7119: unsigned :3;
[; ;pic18f27j53.h: 7120: unsigned START2 :1;
[; ;pic18f27j53.h: 7121: };
[; ;pic18f27j53.h: 7122: struct {
[; ;pic18f27j53.h: 7123: unsigned :4;
[; ;pic18f27j53.h: 7124: unsigned STOP2 :1;
[; ;pic18f27j53.h: 7125: };
[; ;pic18f27j53.h: 7126: struct {
[; ;pic18f27j53.h: 7127: unsigned :1;
[; ;pic18f27j53.h: 7128: unsigned UA2 :1;
[; ;pic18f27j53.h: 7129: };
[; ;pic18f27j53.h: 7130: struct {
[; ;pic18f27j53.h: 7131: unsigned :5;
[; ;pic18f27j53.h: 7132: unsigned nA2 :1;
[; ;pic18f27j53.h: 7133: };
[; ;pic18f27j53.h: 7134: struct {
[; ;pic18f27j53.h: 7135: unsigned :5;
[; ;pic18f27j53.h: 7136: unsigned nADDRESS2 :1;
[; ;pic18f27j53.h: 7137: };
[; ;pic18f27j53.h: 7138: struct {
[; ;pic18f27j53.h: 7139: unsigned :2;
[; ;pic18f27j53.h: 7140: unsigned nW2 :1;
[; ;pic18f27j53.h: 7141: };
[; ;pic18f27j53.h: 7142: struct {
[; ;pic18f27j53.h: 7143: unsigned :2;
[; ;pic18f27j53.h: 7144: unsigned nWRITE2 :1;
[; ;pic18f27j53.h: 7145: };
[; ;pic18f27j53.h: 7146: } SSP2STATbits_t;
[; ;pic18f27j53.h: 7147: extern volatile SSP2STATbits_t SSP2STATbits @ 0xF73;
[; ;pic18f27j53.h: 7321: extern volatile unsigned char SSP2ADD @ 0xF74;
"7323
[; ;pic18f27j53.h: 7323: asm("SSP2ADD equ 0F74h");
[; <" SSP2ADD equ 0F74h ;# ">
[; ;pic18f27j53.h: 7326: typedef union {
[; ;pic18f27j53.h: 7327: struct {
[; ;pic18f27j53.h: 7328: unsigned SSPADD :8;
[; ;pic18f27j53.h: 7329: };
[; ;pic18f27j53.h: 7330: struct {
[; ;pic18f27j53.h: 7331: unsigned MSK02 :1;
[; ;pic18f27j53.h: 7332: };
[; ;pic18f27j53.h: 7333: struct {
[; ;pic18f27j53.h: 7334: unsigned :1;
[; ;pic18f27j53.h: 7335: unsigned MSK12 :1;
[; ;pic18f27j53.h: 7336: };
[; ;pic18f27j53.h: 7337: struct {
[; ;pic18f27j53.h: 7338: unsigned :2;
[; ;pic18f27j53.h: 7339: unsigned MSK22 :1;
[; ;pic18f27j53.h: 7340: };
[; ;pic18f27j53.h: 7341: struct {
[; ;pic18f27j53.h: 7342: unsigned :3;
[; ;pic18f27j53.h: 7343: unsigned MSK32 :1;
[; ;pic18f27j53.h: 7344: };
[; ;pic18f27j53.h: 7345: struct {
[; ;pic18f27j53.h: 7346: unsigned :4;
[; ;pic18f27j53.h: 7347: unsigned MSK42 :1;
[; ;pic18f27j53.h: 7348: };
[; ;pic18f27j53.h: 7349: struct {
[; ;pic18f27j53.h: 7350: unsigned :5;
[; ;pic18f27j53.h: 7351: unsigned MSK52 :1;
[; ;pic18f27j53.h: 7352: };
[; ;pic18f27j53.h: 7353: struct {
[; ;pic18f27j53.h: 7354: unsigned :6;
[; ;pic18f27j53.h: 7355: unsigned MSK62 :1;
[; ;pic18f27j53.h: 7356: };
[; ;pic18f27j53.h: 7357: struct {
[; ;pic18f27j53.h: 7358: unsigned :7;
[; ;pic18f27j53.h: 7359: unsigned MSK72 :1;
[; ;pic18f27j53.h: 7360: };
[; ;pic18f27j53.h: 7361: } SSP2ADDbits_t;
[; ;pic18f27j53.h: 7362: extern volatile SSP2ADDbits_t SSP2ADDbits @ 0xF74;
[; ;pic18f27j53.h: 7411: extern volatile unsigned char SSP2MSK @ 0xF74;
"7413
[; ;pic18f27j53.h: 7413: asm("SSP2MSK equ 0F74h");
[; <" SSP2MSK equ 0F74h ;# ">
[; ;pic18f27j53.h: 7416: typedef union {
[; ;pic18f27j53.h: 7417: struct {
[; ;pic18f27j53.h: 7418: unsigned MSK0 :1;
[; ;pic18f27j53.h: 7419: unsigned MSK1 :1;
[; ;pic18f27j53.h: 7420: unsigned MSK2 :1;
[; ;pic18f27j53.h: 7421: unsigned MSK3 :1;
[; ;pic18f27j53.h: 7422: unsigned MSK4 :1;
[; ;pic18f27j53.h: 7423: unsigned MSK5 :1;
[; ;pic18f27j53.h: 7424: unsigned MSK6 :1;
[; ;pic18f27j53.h: 7425: unsigned MSK7 :1;
[; ;pic18f27j53.h: 7426: };
[; ;pic18f27j53.h: 7427: } SSP2MSKbits_t;
[; ;pic18f27j53.h: 7428: extern volatile SSP2MSKbits_t SSP2MSKbits @ 0xF74;
[; ;pic18f27j53.h: 7472: extern volatile unsigned char SSP2BUF @ 0xF75;
"7474
[; ;pic18f27j53.h: 7474: asm("SSP2BUF equ 0F75h");
[; <" SSP2BUF equ 0F75h ;# ">
[; ;pic18f27j53.h: 7477: typedef union {
[; ;pic18f27j53.h: 7478: struct {
[; ;pic18f27j53.h: 7479: unsigned SSPBUF :8;
[; ;pic18f27j53.h: 7480: };
[; ;pic18f27j53.h: 7481: } SSP2BUFbits_t;
[; ;pic18f27j53.h: 7482: extern volatile SSP2BUFbits_t SSP2BUFbits @ 0xF75;
[; ;pic18f27j53.h: 7491: extern volatile unsigned char T4CON @ 0xF76;
"7493
[; ;pic18f27j53.h: 7493: asm("T4CON equ 0F76h");
[; <" T4CON equ 0F76h ;# ">
[; ;pic18f27j53.h: 7496: typedef union {
[; ;pic18f27j53.h: 7497: struct {
[; ;pic18f27j53.h: 7498: unsigned T4CKPS :2;
[; ;pic18f27j53.h: 7499: unsigned TMR4ON :1;
[; ;pic18f27j53.h: 7500: unsigned T4OUTPS :4;
[; ;pic18f27j53.h: 7501: };
[; ;pic18f27j53.h: 7502: struct {
[; ;pic18f27j53.h: 7503: unsigned T4CKPS0 :1;
[; ;pic18f27j53.h: 7504: unsigned T4CKPS1 :1;
[; ;pic18f27j53.h: 7505: unsigned :1;
[; ;pic18f27j53.h: 7506: unsigned T4OUTPS0 :1;
[; ;pic18f27j53.h: 7507: unsigned T4OUTPS1 :1;
[; ;pic18f27j53.h: 7508: unsigned T4OUTPS2 :1;
[; ;pic18f27j53.h: 7509: unsigned T4OUTPS3 :1;
[; ;pic18f27j53.h: 7510: };
[; ;pic18f27j53.h: 7511: } T4CONbits_t;
[; ;pic18f27j53.h: 7512: extern volatile T4CONbits_t T4CONbits @ 0xF76;
[; ;pic18f27j53.h: 7561: extern volatile unsigned char PR4 @ 0xF77;
"7563
[; ;pic18f27j53.h: 7563: asm("PR4 equ 0F77h");
[; <" PR4 equ 0F77h ;# ">
[; ;pic18f27j53.h: 7566: typedef union {
[; ;pic18f27j53.h: 7567: struct {
[; ;pic18f27j53.h: 7568: unsigned PR4 :8;
[; ;pic18f27j53.h: 7569: };
[; ;pic18f27j53.h: 7570: } PR4bits_t;
[; ;pic18f27j53.h: 7571: extern volatile PR4bits_t PR4bits @ 0xF77;
[; ;pic18f27j53.h: 7580: extern volatile unsigned char TMR4 @ 0xF78;
"7582
[; ;pic18f27j53.h: 7582: asm("TMR4 equ 0F78h");
[; <" TMR4 equ 0F78h ;# ">
[; ;pic18f27j53.h: 7585: typedef union {
[; ;pic18f27j53.h: 7586: struct {
[; ;pic18f27j53.h: 7587: unsigned TMR4 :8;
[; ;pic18f27j53.h: 7588: };
[; ;pic18f27j53.h: 7589: } TMR4bits_t;
[; ;pic18f27j53.h: 7590: extern volatile TMR4bits_t TMR4bits @ 0xF78;
[; ;pic18f27j53.h: 7599: extern volatile unsigned char T3CON @ 0xF79;
"7601
[; ;pic18f27j53.h: 7601: asm("T3CON equ 0F79h");
[; <" T3CON equ 0F79h ;# ">
[; ;pic18f27j53.h: 7604: typedef union {
[; ;pic18f27j53.h: 7605: struct {
[; ;pic18f27j53.h: 7606: unsigned :2;
[; ;pic18f27j53.h: 7607: unsigned NOT_T3SYNC :1;
[; ;pic18f27j53.h: 7608: };
[; ;pic18f27j53.h: 7609: struct {
[; ;pic18f27j53.h: 7610: unsigned TMR3ON :1;
[; ;pic18f27j53.h: 7611: unsigned RD16 :1;
[; ;pic18f27j53.h: 7612: unsigned nT3SYNC :1;
[; ;pic18f27j53.h: 7613: unsigned T3OSCEN :1;
[; ;pic18f27j53.h: 7614: unsigned T3CKPS :2;
[; ;pic18f27j53.h: 7615: unsigned TMR3CS :2;
[; ;pic18f27j53.h: 7616: };
[; ;pic18f27j53.h: 7617: struct {
[; ;pic18f27j53.h: 7618: unsigned :4;
[; ;pic18f27j53.h: 7619: unsigned T3CKPS0 :1;
[; ;pic18f27j53.h: 7620: unsigned T3CKPS1 :1;
[; ;pic18f27j53.h: 7621: unsigned TMR3CS0 :1;
[; ;pic18f27j53.h: 7622: unsigned TMR3CS1 :1;
[; ;pic18f27j53.h: 7623: };
[; ;pic18f27j53.h: 7624: struct {
[; ;pic18f27j53.h: 7625: unsigned :7;
[; ;pic18f27j53.h: 7626: unsigned RD163 :1;
[; ;pic18f27j53.h: 7627: };
[; ;pic18f27j53.h: 7628: struct {
[; ;pic18f27j53.h: 7629: unsigned :3;
[; ;pic18f27j53.h: 7630: unsigned SOSCEN3 :1;
[; ;pic18f27j53.h: 7631: };
[; ;pic18f27j53.h: 7632: struct {
[; ;pic18f27j53.h: 7633: unsigned :7;
[; ;pic18f27j53.h: 7634: unsigned T3RD16 :1;
[; ;pic18f27j53.h: 7635: };
[; ;pic18f27j53.h: 7636: } T3CONbits_t;
[; ;pic18f27j53.h: 7637: extern volatile T3CONbits_t T3CONbits @ 0xF79;
[; ;pic18f27j53.h: 7711: extern volatile unsigned short TMR3 @ 0xF7A;
"7713
[; ;pic18f27j53.h: 7713: asm("TMR3 equ 0F7Ah");
[; <" TMR3 equ 0F7Ah ;# ">
[; ;pic18f27j53.h: 7717: extern volatile unsigned char TMR3L @ 0xF7A;
"7719
[; ;pic18f27j53.h: 7719: asm("TMR3L equ 0F7Ah");
[; <" TMR3L equ 0F7Ah ;# ">
[; ;pic18f27j53.h: 7722: typedef union {
[; ;pic18f27j53.h: 7723: struct {
[; ;pic18f27j53.h: 7724: unsigned TMR3L :8;
[; ;pic18f27j53.h: 7725: };
[; ;pic18f27j53.h: 7726: } TMR3Lbits_t;
[; ;pic18f27j53.h: 7727: extern volatile TMR3Lbits_t TMR3Lbits @ 0xF7A;
[; ;pic18f27j53.h: 7736: extern volatile unsigned char TMR3H @ 0xF7B;
"7738
[; ;pic18f27j53.h: 7738: asm("TMR3H equ 0F7Bh");
[; <" TMR3H equ 0F7Bh ;# ">
[; ;pic18f27j53.h: 7741: typedef union {
[; ;pic18f27j53.h: 7742: struct {
[; ;pic18f27j53.h: 7743: unsigned TMR3H :8;
[; ;pic18f27j53.h: 7744: };
[; ;pic18f27j53.h: 7745: } TMR3Hbits_t;
[; ;pic18f27j53.h: 7746: extern volatile TMR3Hbits_t TMR3Hbits @ 0xF7B;
[; ;pic18f27j53.h: 7755: extern volatile unsigned char BAUDCON2 @ 0xF7C;
"7757
[; ;pic18f27j53.h: 7757: asm("BAUDCON2 equ 0F7Ch");
[; <" BAUDCON2 equ 0F7Ch ;# ">
[; ;pic18f27j53.h: 7760: typedef union {
[; ;pic18f27j53.h: 7761: struct {
[; ;pic18f27j53.h: 7762: unsigned ABDEN :1;
[; ;pic18f27j53.h: 7763: unsigned WUE :1;
[; ;pic18f27j53.h: 7764: unsigned :1;
[; ;pic18f27j53.h: 7765: unsigned BRG16 :1;
[; ;pic18f27j53.h: 7766: unsigned TXCKP :1;
[; ;pic18f27j53.h: 7767: unsigned RXDTP :1;
[; ;pic18f27j53.h: 7768: unsigned RCIDL :1;
[; ;pic18f27j53.h: 7769: unsigned ABDOVF :1;
[; ;pic18f27j53.h: 7770: };
[; ;pic18f27j53.h: 7771: struct {
[; ;pic18f27j53.h: 7772: unsigned ABDEN2 :1;
[; ;pic18f27j53.h: 7773: };
[; ;pic18f27j53.h: 7774: struct {
[; ;pic18f27j53.h: 7775: unsigned :7;
[; ;pic18f27j53.h: 7776: unsigned ABDOVF2 :1;
[; ;pic18f27j53.h: 7777: };
[; ;pic18f27j53.h: 7778: struct {
[; ;pic18f27j53.h: 7779: unsigned :3;
[; ;pic18f27j53.h: 7780: unsigned BRG162 :1;
[; ;pic18f27j53.h: 7781: };
[; ;pic18f27j53.h: 7782: struct {
[; ;pic18f27j53.h: 7783: unsigned :5;
[; ;pic18f27j53.h: 7784: unsigned DTRXP2 :1;
[; ;pic18f27j53.h: 7785: };
[; ;pic18f27j53.h: 7786: struct {
[; ;pic18f27j53.h: 7787: unsigned :6;
[; ;pic18f27j53.h: 7788: unsigned RCIDL2 :1;
[; ;pic18f27j53.h: 7789: };
[; ;pic18f27j53.h: 7790: struct {
[; ;pic18f27j53.h: 7791: unsigned :6;
[; ;pic18f27j53.h: 7792: unsigned RCMT2 :1;
[; ;pic18f27j53.h: 7793: };
[; ;pic18f27j53.h: 7794: struct {
[; ;pic18f27j53.h: 7795: unsigned :5;
[; ;pic18f27j53.h: 7796: unsigned RXDTP2 :1;
[; ;pic18f27j53.h: 7797: };
[; ;pic18f27j53.h: 7798: struct {
[; ;pic18f27j53.h: 7799: unsigned :4;
[; ;pic18f27j53.h: 7800: unsigned SCKP2 :1;
[; ;pic18f27j53.h: 7801: };
[; ;pic18f27j53.h: 7802: struct {
[; ;pic18f27j53.h: 7803: unsigned :4;
[; ;pic18f27j53.h: 7804: unsigned TXCKP2 :1;
[; ;pic18f27j53.h: 7805: };
[; ;pic18f27j53.h: 7806: struct {
[; ;pic18f27j53.h: 7807: unsigned :1;
[; ;pic18f27j53.h: 7808: unsigned WUE2 :1;
[; ;pic18f27j53.h: 7809: };
[; ;pic18f27j53.h: 7810: } BAUDCON2bits_t;
[; ;pic18f27j53.h: 7811: extern volatile BAUDCON2bits_t BAUDCON2bits @ 0xF7C;
[; ;pic18f27j53.h: 7900: extern volatile unsigned char SPBRGH2 @ 0xF7D;
"7902
[; ;pic18f27j53.h: 7902: asm("SPBRGH2 equ 0F7Dh");
[; <" SPBRGH2 equ 0F7Dh ;# ">
[; ;pic18f27j53.h: 7905: typedef union {
[; ;pic18f27j53.h: 7906: struct {
[; ;pic18f27j53.h: 7907: unsigned SPBRGH2 :8;
[; ;pic18f27j53.h: 7908: };
[; ;pic18f27j53.h: 7909: } SPBRGH2bits_t;
[; ;pic18f27j53.h: 7910: extern volatile SPBRGH2bits_t SPBRGH2bits @ 0xF7D;
[; ;pic18f27j53.h: 7919: extern volatile unsigned char BAUDCON1 @ 0xF7E;
"7921
[; ;pic18f27j53.h: 7921: asm("BAUDCON1 equ 0F7Eh");
[; <" BAUDCON1 equ 0F7Eh ;# ">
[; ;pic18f27j53.h: 7924: extern volatile unsigned char BAUDCON @ 0xF7E;
"7926
[; ;pic18f27j53.h: 7926: asm("BAUDCON equ 0F7Eh");
[; <" BAUDCON equ 0F7Eh ;# ">
[; ;pic18f27j53.h: 7928: extern volatile unsigned char BAUDCTL @ 0xF7E;
"7930
[; ;pic18f27j53.h: 7930: asm("BAUDCTL equ 0F7Eh");
[; <" BAUDCTL equ 0F7Eh ;# ">
[; ;pic18f27j53.h: 7933: typedef union {
[; ;pic18f27j53.h: 7934: struct {
[; ;pic18f27j53.h: 7935: unsigned ABDEN :1;
[; ;pic18f27j53.h: 7936: unsigned WUE :1;
[; ;pic18f27j53.h: 7937: unsigned :1;
[; ;pic18f27j53.h: 7938: unsigned BRG16 :1;
[; ;pic18f27j53.h: 7939: unsigned TXCKP :1;
[; ;pic18f27j53.h: 7940: unsigned RXDTP :1;
[; ;pic18f27j53.h: 7941: unsigned RCIDL :1;
[; ;pic18f27j53.h: 7942: unsigned ABDOVF :1;
[; ;pic18f27j53.h: 7943: };
[; ;pic18f27j53.h: 7944: struct {
[; ;pic18f27j53.h: 7945: unsigned ABDEN1 :1;
[; ;pic18f27j53.h: 7946: };
[; ;pic18f27j53.h: 7947: struct {
[; ;pic18f27j53.h: 7948: unsigned :7;
[; ;pic18f27j53.h: 7949: unsigned ABDOVF1 :1;
[; ;pic18f27j53.h: 7950: };
[; ;pic18f27j53.h: 7951: struct {
[; ;pic18f27j53.h: 7952: unsigned :3;
[; ;pic18f27j53.h: 7953: unsigned BRG161 :1;
[; ;pic18f27j53.h: 7954: };
[; ;pic18f27j53.h: 7955: struct {
[; ;pic18f27j53.h: 7956: unsigned :4;
[; ;pic18f27j53.h: 7957: unsigned CKTXP :1;
[; ;pic18f27j53.h: 7958: };
[; ;pic18f27j53.h: 7959: struct {
[; ;pic18f27j53.h: 7960: unsigned :5;
[; ;pic18f27j53.h: 7961: unsigned DTRXP :1;
[; ;pic18f27j53.h: 7962: };
[; ;pic18f27j53.h: 7963: struct {
[; ;pic18f27j53.h: 7964: unsigned :5;
[; ;pic18f27j53.h: 7965: unsigned DTRXP1 :1;
[; ;pic18f27j53.h: 7966: };
[; ;pic18f27j53.h: 7967: struct {
[; ;pic18f27j53.h: 7968: unsigned :6;
[; ;pic18f27j53.h: 7969: unsigned RCIDL1 :1;
[; ;pic18f27j53.h: 7970: };
[; ;pic18f27j53.h: 7971: struct {
[; ;pic18f27j53.h: 7972: unsigned :6;
[; ;pic18f27j53.h: 7973: unsigned RCMT :1;
[; ;pic18f27j53.h: 7974: };
[; ;pic18f27j53.h: 7975: struct {
[; ;pic18f27j53.h: 7976: unsigned :6;
[; ;pic18f27j53.h: 7977: unsigned RCMT1 :1;
[; ;pic18f27j53.h: 7978: };
[; ;pic18f27j53.h: 7979: struct {
[; ;pic18f27j53.h: 7980: unsigned :5;
[; ;pic18f27j53.h: 7981: unsigned RXDTP1 :1;
[; ;pic18f27j53.h: 7982: };
[; ;pic18f27j53.h: 7983: struct {
[; ;pic18f27j53.h: 7984: unsigned :4;
[; ;pic18f27j53.h: 7985: unsigned SCKP :1;
[; ;pic18f27j53.h: 7986: };
[; ;pic18f27j53.h: 7987: struct {
[; ;pic18f27j53.h: 7988: unsigned :4;
[; ;pic18f27j53.h: 7989: unsigned SCKP1 :1;
[; ;pic18f27j53.h: 7990: };
[; ;pic18f27j53.h: 7991: struct {
[; ;pic18f27j53.h: 7992: unsigned :4;
[; ;pic18f27j53.h: 7993: unsigned TXCKP1 :1;
[; ;pic18f27j53.h: 7994: };
[; ;pic18f27j53.h: 7995: struct {
[; ;pic18f27j53.h: 7996: unsigned :1;
[; ;pic18f27j53.h: 7997: unsigned WUE1 :1;
[; ;pic18f27j53.h: 7998: };
[; ;pic18f27j53.h: 7999: struct {
[; ;pic18f27j53.h: 8000: unsigned :5;
[; ;pic18f27j53.h: 8001: unsigned RXCKP :1;
[; ;pic18f27j53.h: 8002: };
[; ;pic18f27j53.h: 8003: struct {
[; ;pic18f27j53.h: 8004: unsigned :1;
[; ;pic18f27j53.h: 8005: unsigned W4E :1;
[; ;pic18f27j53.h: 8006: };
[; ;pic18f27j53.h: 8007: } BAUDCON1bits_t;
[; ;pic18f27j53.h: 8008: extern volatile BAUDCON1bits_t BAUDCON1bits @ 0xF7E;
[; ;pic18f27j53.h: 8126: typedef union {
[; ;pic18f27j53.h: 8127: struct {
[; ;pic18f27j53.h: 8128: unsigned ABDEN :1;
[; ;pic18f27j53.h: 8129: unsigned WUE :1;
[; ;pic18f27j53.h: 8130: unsigned :1;
[; ;pic18f27j53.h: 8131: unsigned BRG16 :1;
[; ;pic18f27j53.h: 8132: unsigned TXCKP :1;
[; ;pic18f27j53.h: 8133: unsigned RXDTP :1;
[; ;pic18f27j53.h: 8134: unsigned RCIDL :1;
[; ;pic18f27j53.h: 8135: unsigned ABDOVF :1;
[; ;pic18f27j53.h: 8136: };
[; ;pic18f27j53.h: 8137: struct {
[; ;pic18f27j53.h: 8138: unsigned ABDEN1 :1;
[; ;pic18f27j53.h: 8139: };
[; ;pic18f27j53.h: 8140: struct {
[; ;pic18f27j53.h: 8141: unsigned :7;
[; ;pic18f27j53.h: 8142: unsigned ABDOVF1 :1;
[; ;pic18f27j53.h: 8143: };
[; ;pic18f27j53.h: 8144: struct {
[; ;pic18f27j53.h: 8145: unsigned :3;
[; ;pic18f27j53.h: 8146: unsigned BRG161 :1;
[; ;pic18f27j53.h: 8147: };
[; ;pic18f27j53.h: 8148: struct {
[; ;pic18f27j53.h: 8149: unsigned :4;
[; ;pic18f27j53.h: 8150: unsigned CKTXP :1;
[; ;pic18f27j53.h: 8151: };
[; ;pic18f27j53.h: 8152: struct {
[; ;pic18f27j53.h: 8153: unsigned :5;
[; ;pic18f27j53.h: 8154: unsigned DTRXP :1;
[; ;pic18f27j53.h: 8155: };
[; ;pic18f27j53.h: 8156: struct {
[; ;pic18f27j53.h: 8157: unsigned :5;
[; ;pic18f27j53.h: 8158: unsigned DTRXP1 :1;
[; ;pic18f27j53.h: 8159: };
[; ;pic18f27j53.h: 8160: struct {
[; ;pic18f27j53.h: 8161: unsigned :6;
[; ;pic18f27j53.h: 8162: unsigned RCIDL1 :1;
[; ;pic18f27j53.h: 8163: };
[; ;pic18f27j53.h: 8164: struct {
[; ;pic18f27j53.h: 8165: unsigned :6;
[; ;pic18f27j53.h: 8166: unsigned RCMT :1;
[; ;pic18f27j53.h: 8167: };
[; ;pic18f27j53.h: 8168: struct {
[; ;pic18f27j53.h: 8169: unsigned :6;
[; ;pic18f27j53.h: 8170: unsigned RCMT1 :1;
[; ;pic18f27j53.h: 8171: };
[; ;pic18f27j53.h: 8172: struct {
[; ;pic18f27j53.h: 8173: unsigned :5;
[; ;pic18f27j53.h: 8174: unsigned RXDTP1 :1;
[; ;pic18f27j53.h: 8175: };
[; ;pic18f27j53.h: 8176: struct {
[; ;pic18f27j53.h: 8177: unsigned :4;
[; ;pic18f27j53.h: 8178: unsigned SCKP :1;
[; ;pic18f27j53.h: 8179: };
[; ;pic18f27j53.h: 8180: struct {
[; ;pic18f27j53.h: 8181: unsigned :4;
[; ;pic18f27j53.h: 8182: unsigned SCKP1 :1;
[; ;pic18f27j53.h: 8183: };
[; ;pic18f27j53.h: 8184: struct {
[; ;pic18f27j53.h: 8185: unsigned :4;
[; ;pic18f27j53.h: 8186: unsigned TXCKP1 :1;
[; ;pic18f27j53.h: 8187: };
[; ;pic18f27j53.h: 8188: struct {
[; ;pic18f27j53.h: 8189: unsigned :1;
[; ;pic18f27j53.h: 8190: unsigned WUE1 :1;
[; ;pic18f27j53.h: 8191: };
[; ;pic18f27j53.h: 8192: struct {
[; ;pic18f27j53.h: 8193: unsigned :5;
[; ;pic18f27j53.h: 8194: unsigned RXCKP :1;
[; ;pic18f27j53.h: 8195: };
[; ;pic18f27j53.h: 8196: struct {
[; ;pic18f27j53.h: 8197: unsigned :1;
[; ;pic18f27j53.h: 8198: unsigned W4E :1;
[; ;pic18f27j53.h: 8199: };
[; ;pic18f27j53.h: 8200: } BAUDCONbits_t;
[; ;pic18f27j53.h: 8201: extern volatile BAUDCONbits_t BAUDCONbits @ 0xF7E;
[; ;pic18f27j53.h: 8318: typedef union {
[; ;pic18f27j53.h: 8319: struct {
[; ;pic18f27j53.h: 8320: unsigned ABDEN :1;
[; ;pic18f27j53.h: 8321: unsigned WUE :1;
[; ;pic18f27j53.h: 8322: unsigned :1;
[; ;pic18f27j53.h: 8323: unsigned BRG16 :1;
[; ;pic18f27j53.h: 8324: unsigned TXCKP :1;
[; ;pic18f27j53.h: 8325: unsigned RXDTP :1;
[; ;pic18f27j53.h: 8326: unsigned RCIDL :1;
[; ;pic18f27j53.h: 8327: unsigned ABDOVF :1;
[; ;pic18f27j53.h: 8328: };
[; ;pic18f27j53.h: 8329: struct {
[; ;pic18f27j53.h: 8330: unsigned ABDEN1 :1;
[; ;pic18f27j53.h: 8331: };
[; ;pic18f27j53.h: 8332: struct {
[; ;pic18f27j53.h: 8333: unsigned :7;
[; ;pic18f27j53.h: 8334: unsigned ABDOVF1 :1;
[; ;pic18f27j53.h: 8335: };
[; ;pic18f27j53.h: 8336: struct {
[; ;pic18f27j53.h: 8337: unsigned :3;
[; ;pic18f27j53.h: 8338: unsigned BRG161 :1;
[; ;pic18f27j53.h: 8339: };
[; ;pic18f27j53.h: 8340: struct {
[; ;pic18f27j53.h: 8341: unsigned :4;
[; ;pic18f27j53.h: 8342: unsigned CKTXP :1;
[; ;pic18f27j53.h: 8343: };
[; ;pic18f27j53.h: 8344: struct {
[; ;pic18f27j53.h: 8345: unsigned :5;
[; ;pic18f27j53.h: 8346: unsigned DTRXP :1;
[; ;pic18f27j53.h: 8347: };
[; ;pic18f27j53.h: 8348: struct {
[; ;pic18f27j53.h: 8349: unsigned :5;
[; ;pic18f27j53.h: 8350: unsigned DTRXP1 :1;
[; ;pic18f27j53.h: 8351: };
[; ;pic18f27j53.h: 8352: struct {
[; ;pic18f27j53.h: 8353: unsigned :6;
[; ;pic18f27j53.h: 8354: unsigned RCIDL1 :1;
[; ;pic18f27j53.h: 8355: };
[; ;pic18f27j53.h: 8356: struct {
[; ;pic18f27j53.h: 8357: unsigned :6;
[; ;pic18f27j53.h: 8358: unsigned RCMT :1;
[; ;pic18f27j53.h: 8359: };
[; ;pic18f27j53.h: 8360: struct {
[; ;pic18f27j53.h: 8361: unsigned :6;
[; ;pic18f27j53.h: 8362: unsigned RCMT1 :1;
[; ;pic18f27j53.h: 8363: };
[; ;pic18f27j53.h: 8364: struct {
[; ;pic18f27j53.h: 8365: unsigned :5;
[; ;pic18f27j53.h: 8366: unsigned RXDTP1 :1;
[; ;pic18f27j53.h: 8367: };
[; ;pic18f27j53.h: 8368: struct {
[; ;pic18f27j53.h: 8369: unsigned :4;
[; ;pic18f27j53.h: 8370: unsigned SCKP :1;
[; ;pic18f27j53.h: 8371: };
[; ;pic18f27j53.h: 8372: struct {
[; ;pic18f27j53.h: 8373: unsigned :4;
[; ;pic18f27j53.h: 8374: unsigned SCKP1 :1;
[; ;pic18f27j53.h: 8375: };
[; ;pic18f27j53.h: 8376: struct {
[; ;pic18f27j53.h: 8377: unsigned :4;
[; ;pic18f27j53.h: 8378: unsigned TXCKP1 :1;
[; ;pic18f27j53.h: 8379: };
[; ;pic18f27j53.h: 8380: struct {
[; ;pic18f27j53.h: 8381: unsigned :1;
[; ;pic18f27j53.h: 8382: unsigned WUE1 :1;
[; ;pic18f27j53.h: 8383: };
[; ;pic18f27j53.h: 8384: struct {
[; ;pic18f27j53.h: 8385: unsigned :5;
[; ;pic18f27j53.h: 8386: unsigned RXCKP :1;
[; ;pic18f27j53.h: 8387: };
[; ;pic18f27j53.h: 8388: struct {
[; ;pic18f27j53.h: 8389: unsigned :1;
[; ;pic18f27j53.h: 8390: unsigned W4E :1;
[; ;pic18f27j53.h: 8391: };
[; ;pic18f27j53.h: 8392: } BAUDCTLbits_t;
[; ;pic18f27j53.h: 8393: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xF7E;
[; ;pic18f27j53.h: 8512: extern volatile unsigned char SPBRGH1 @ 0xF7F;
"8514
[; ;pic18f27j53.h: 8514: asm("SPBRGH1 equ 0F7Fh");
[; <" SPBRGH1 equ 0F7Fh ;# ">
[; ;pic18f27j53.h: 8517: extern volatile unsigned char SPBRGH @ 0xF7F;
"8519
[; ;pic18f27j53.h: 8519: asm("SPBRGH equ 0F7Fh");
[; <" SPBRGH equ 0F7Fh ;# ">
[; ;pic18f27j53.h: 8522: typedef union {
[; ;pic18f27j53.h: 8523: struct {
[; ;pic18f27j53.h: 8524: unsigned SPBRGH1 :8;
[; ;pic18f27j53.h: 8525: };
[; ;pic18f27j53.h: 8526: } SPBRGH1bits_t;
[; ;pic18f27j53.h: 8527: extern volatile SPBRGH1bits_t SPBRGH1bits @ 0xF7F;
[; ;pic18f27j53.h: 8535: typedef union {
[; ;pic18f27j53.h: 8536: struct {
[; ;pic18f27j53.h: 8537: unsigned SPBRGH1 :8;
[; ;pic18f27j53.h: 8538: };
[; ;pic18f27j53.h: 8539: } SPBRGHbits_t;
[; ;pic18f27j53.h: 8540: extern volatile SPBRGHbits_t SPBRGHbits @ 0xF7F;
[; ;pic18f27j53.h: 8549: extern volatile unsigned char PORTA @ 0xF80;
"8551
[; ;pic18f27j53.h: 8551: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f27j53.h: 8554: typedef union {
[; ;pic18f27j53.h: 8555: struct {
[; ;pic18f27j53.h: 8556: unsigned RA0 :1;
[; ;pic18f27j53.h: 8557: unsigned RA1 :1;
[; ;pic18f27j53.h: 8558: unsigned RA2 :1;
[; ;pic18f27j53.h: 8559: unsigned RA3 :1;
[; ;pic18f27j53.h: 8560: unsigned :1;
[; ;pic18f27j53.h: 8561: unsigned RA5 :1;
[; ;pic18f27j53.h: 8562: unsigned RA6 :1;
[; ;pic18f27j53.h: 8563: unsigned RA7 :1;
[; ;pic18f27j53.h: 8564: };
[; ;pic18f27j53.h: 8565: struct {
[; ;pic18f27j53.h: 8566: unsigned AN0 :1;
[; ;pic18f27j53.h: 8567: unsigned AN1 :1;
[; ;pic18f27j53.h: 8568: unsigned AN2 :1;
[; ;pic18f27j53.h: 8569: unsigned AN3 :1;
[; ;pic18f27j53.h: 8570: unsigned :1;
[; ;pic18f27j53.h: 8571: unsigned AN4 :1;
[; ;pic18f27j53.h: 8572: unsigned OSC2 :1;
[; ;pic18f27j53.h: 8573: unsigned OSC1 :1;
[; ;pic18f27j53.h: 8574: };
[; ;pic18f27j53.h: 8575: struct {
[; ;pic18f27j53.h: 8576: unsigned :5;
[; ;pic18f27j53.h: 8577: unsigned NOT_SS1 :1;
[; ;pic18f27j53.h: 8578: };
[; ;pic18f27j53.h: 8579: struct {
[; ;pic18f27j53.h: 8580: unsigned C1INA :1;
[; ;pic18f27j53.h: 8581: unsigned C2INA :1;
[; ;pic18f27j53.h: 8582: unsigned VREF_MINUS :1;
[; ;pic18f27j53.h: 8583: unsigned VREF_PLUS :1;
[; ;pic18f27j53.h: 8584: unsigned :1;
[; ;pic18f27j53.h: 8585: unsigned nSS1 :1;
[; ;pic18f27j53.h: 8586: unsigned CLKO :1;
[; ;pic18f27j53.h: 8587: unsigned CLKI :1;
[; ;pic18f27j53.h: 8588: };
[; ;pic18f27j53.h: 8589: struct {
[; ;pic18f27j53.h: 8590: unsigned :2;
[; ;pic18f27j53.h: 8591: unsigned CVREF :1;
[; ;pic18f27j53.h: 8592: unsigned C1INB :1;
[; ;pic18f27j53.h: 8593: unsigned :1;
[; ;pic18f27j53.h: 8594: unsigned HLVDIN :1;
[; ;pic18f27j53.h: 8595: };
[; ;pic18f27j53.h: 8596: struct {
[; ;pic18f27j53.h: 8597: unsigned RP0 :1;
[; ;pic18f27j53.h: 8598: unsigned RP1 :1;
[; ;pic18f27j53.h: 8599: unsigned C2INB :1;
[; ;pic18f27j53.h: 8600: unsigned :2;
[; ;pic18f27j53.h: 8601: unsigned RCV :1;
[; ;pic18f27j53.h: 8602: };
[; ;pic18f27j53.h: 8603: struct {
[; ;pic18f27j53.h: 8604: unsigned ULPWU :1;
[; ;pic18f27j53.h: 8605: unsigned VBG :1;
[; ;pic18f27j53.h: 8606: unsigned C1IND :1;
[; ;pic18f27j53.h: 8607: unsigned :2;
[; ;pic18f27j53.h: 8608: unsigned RP2 :1;
[; ;pic18f27j53.h: 8609: };
[; ;pic18f27j53.h: 8610: struct {
[; ;pic18f27j53.h: 8611: unsigned :2;
[; ;pic18f27j53.h: 8612: unsigned C3INB :1;
[; ;pic18f27j53.h: 8613: unsigned :2;
[; ;pic18f27j53.h: 8614: unsigned C1INC :1;
[; ;pic18f27j53.h: 8615: };
[; ;pic18f27j53.h: 8616: struct {
[; ;pic18f27j53.h: 8617: unsigned :5;
[; ;pic18f27j53.h: 8618: unsigned LVDIN :1;
[; ;pic18f27j53.h: 8619: };
[; ;pic18f27j53.h: 8620: struct {
[; ;pic18f27j53.h: 8621: unsigned :4;
[; ;pic18f27j53.h: 8622: unsigned RA4 :1;
[; ;pic18f27j53.h: 8623: };
[; ;pic18f27j53.h: 8624: struct {
[; ;pic18f27j53.h: 8625: unsigned :7;
[; ;pic18f27j53.h: 8626: unsigned RJPU :1;
[; ;pic18f27j53.h: 8627: };
[; ;pic18f27j53.h: 8628: struct {
[; ;pic18f27j53.h: 8629: unsigned ULPWUIN :1;
[; ;pic18f27j53.h: 8630: };
[; ;pic18f27j53.h: 8631: } PORTAbits_t;
[; ;pic18f27j53.h: 8632: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f27j53.h: 8831: extern volatile unsigned char PORTB @ 0xF81;
"8833
[; ;pic18f27j53.h: 8833: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f27j53.h: 8836: typedef union {
[; ;pic18f27j53.h: 8837: struct {
[; ;pic18f27j53.h: 8838: unsigned RB0 :1;
[; ;pic18f27j53.h: 8839: unsigned RB1 :1;
[; ;pic18f27j53.h: 8840: unsigned RB2 :1;
[; ;pic18f27j53.h: 8841: unsigned RB3 :1;
[; ;pic18f27j53.h: 8842: unsigned RB4 :1;
[; ;pic18f27j53.h: 8843: unsigned RB5 :1;
[; ;pic18f27j53.h: 8844: unsigned RB6 :1;
[; ;pic18f27j53.h: 8845: unsigned RB7 :1;
[; ;pic18f27j53.h: 8846: };
[; ;pic18f27j53.h: 8847: struct {
[; ;pic18f27j53.h: 8848: unsigned AN12 :1;
[; ;pic18f27j53.h: 8849: unsigned AN10 :1;
[; ;pic18f27j53.h: 8850: unsigned AN8 :1;
[; ;pic18f27j53.h: 8851: unsigned AN9 :1;
[; ;pic18f27j53.h: 8852: unsigned :2;
[; ;pic18f27j53.h: 8853: unsigned KBI2 :1;
[; ;pic18f27j53.h: 8854: unsigned KBI3 :1;
[; ;pic18f27j53.h: 8855: };
[; ;pic18f27j53.h: 8856: struct {
[; ;pic18f27j53.h: 8857: unsigned INT0 :1;
[; ;pic18f27j53.h: 8858: unsigned :1;
[; ;pic18f27j53.h: 8859: unsigned CTED1 :1;
[; ;pic18f27j53.h: 8860: unsigned CTED2 :1;
[; ;pic18f27j53.h: 8861: unsigned KBI0 :1;
[; ;pic18f27j53.h: 8862: unsigned KBI1 :1;
[; ;pic18f27j53.h: 8863: unsigned PGC :1;
[; ;pic18f27j53.h: 8864: unsigned PGD :1;
[; ;pic18f27j53.h: 8865: };
[; ;pic18f27j53.h: 8866: struct {
[; ;pic18f27j53.h: 8867: unsigned RP3 :1;
[; ;pic18f27j53.h: 8868: unsigned RTCC :1;
[; ;pic18f27j53.h: 8869: unsigned :2;
[; ;pic18f27j53.h: 8870: unsigned SCK1 :1;
[; ;pic18f27j53.h: 8871: unsigned SDI1 :1;
[; ;pic18f27j53.h: 8872: unsigned RP9 :1;
[; ;pic18f27j53.h: 8873: unsigned RP10 :1;
[; ;pic18f27j53.h: 8874: };
[; ;pic18f27j53.h: 8875: struct {
[; ;pic18f27j53.h: 8876: unsigned :1;
[; ;pic18f27j53.h: 8877: unsigned RP4 :1;
[; ;pic18f27j53.h: 8878: unsigned VMO :1;
[; ;pic18f27j53.h: 8879: unsigned VPO :1;
[; ;pic18f27j53.h: 8880: unsigned SCL1 :1;
[; ;pic18f27j53.h: 8881: unsigned SDA1 :1;
[; ;pic18f27j53.h: 8882: };
[; ;pic18f27j53.h: 8883: struct {
[; ;pic18f27j53.h: 8884: unsigned :2;
[; ;pic18f27j53.h: 8885: unsigned REFO :1;
[; ;pic18f27j53.h: 8886: unsigned RP6 :1;
[; ;pic18f27j53.h: 8887: unsigned RP7 :1;
[; ;pic18f27j53.h: 8888: unsigned RP8 :1;
[; ;pic18f27j53.h: 8889: };
[; ;pic18f27j53.h: 8890: struct {
[; ;pic18f27j53.h: 8891: unsigned :1;
[; ;pic18f27j53.h: 8892: unsigned C3INC :1;
[; ;pic18f27j53.h: 8893: unsigned RP5 :1;
[; ;pic18f27j53.h: 8894: unsigned C3INA :1;
[; ;pic18f27j53.h: 8895: unsigned CCP4 :1;
[; ;pic18f27j53.h: 8896: unsigned CCP5 :1;
[; ;pic18f27j53.h: 8897: unsigned CCP6 :1;
[; ;pic18f27j53.h: 8898: unsigned CCP7 :1;
[; ;pic18f27j53.h: 8899: };
[; ;pic18f27j53.h: 8900: struct {
[; ;pic18f27j53.h: 8901: unsigned C3IND :1;
[; ;pic18f27j53.h: 8902: unsigned :1;
[; ;pic18f27j53.h: 8903: unsigned C2INC :1;
[; ;pic18f27j53.h: 8904: };
[; ;pic18f27j53.h: 8905: struct {
[; ;pic18f27j53.h: 8906: unsigned :3;
[; ;pic18f27j53.h: 8907: unsigned CCP2_PA2 :1;
[; ;pic18f27j53.h: 8908: };
[; ;pic18f27j53.h: 8909: } PORTBbits_t;
[; ;pic18f27j53.h: 8910: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f27j53.h: 9144: extern volatile unsigned char PORTC @ 0xF82;
"9146
[; ;pic18f27j53.h: 9146: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f27j53.h: 9149: typedef union {
[; ;pic18f27j53.h: 9150: struct {
[; ;pic18f27j53.h: 9151: unsigned RC0 :1;
[; ;pic18f27j53.h: 9152: unsigned RC1 :1;
[; ;pic18f27j53.h: 9153: unsigned RC2 :1;
[; ;pic18f27j53.h: 9154: unsigned :1;
[; ;pic18f27j53.h: 9155: unsigned RC4 :1;
[; ;pic18f27j53.h: 9156: unsigned RC5 :1;
[; ;pic18f27j53.h: 9157: unsigned RC6 :1;
[; ;pic18f27j53.h: 9158: unsigned RC7 :1;
[; ;pic18f27j53.h: 9159: };
[; ;pic18f27j53.h: 9160: struct {
[; ;pic18f27j53.h: 9161: unsigned T1OSO :1;
[; ;pic18f27j53.h: 9162: unsigned T1OSI :1;
[; ;pic18f27j53.h: 9163: unsigned AN11 :1;
[; ;pic18f27j53.h: 9164: unsigned :1;
[; ;pic18f27j53.h: 9165: unsigned D_MINUS :1;
[; ;pic18f27j53.h: 9166: unsigned D_PLUS :1;
[; ;pic18f27j53.h: 9167: };
[; ;pic18f27j53.h: 9168: struct {
[; ;pic18f27j53.h: 9169: unsigned :1;
[; ;pic18f27j53.h: 9170: unsigned NOT_UOE :1;
[; ;pic18f27j53.h: 9171: };
[; ;pic18f27j53.h: 9172: struct {
[; ;pic18f27j53.h: 9173: unsigned T1CKI :1;
[; ;pic18f27j53.h: 9174: unsigned nUOE :1;
[; ;pic18f27j53.h: 9175: unsigned CTPLS :1;
[; ;pic18f27j53.h: 9176: unsigned :1;
[; ;pic18f27j53.h: 9177: unsigned VM :1;
[; ;pic18f27j53.h: 9178: unsigned VP :1;
[; ;pic18f27j53.h: 9179: unsigned TX1 :1;
[; ;pic18f27j53.h: 9180: unsigned RX1 :1;
[; ;pic18f27j53.h: 9181: };
[; ;pic18f27j53.h: 9182: struct {
[; ;pic18f27j53.h: 9183: unsigned RP11 :1;
[; ;pic18f27j53.h: 9184: unsigned RP12 :1;
[; ;pic18f27j53.h: 9185: unsigned RP13 :1;
[; ;pic18f27j53.h: 9186: unsigned :3;
[; ;pic18f27j53.h: 9187: unsigned CK1 :1;
[; ;pic18f27j53.h: 9188: unsigned DT1 :1;
[; ;pic18f27j53.h: 9189: };
[; ;pic18f27j53.h: 9190: struct {
[; ;pic18f27j53.h: 9191: unsigned :6;
[; ;pic18f27j53.h: 9192: unsigned RP17 :1;
[; ;pic18f27j53.h: 9193: unsigned SDO1 :1;
[; ;pic18f27j53.h: 9194: };
[; ;pic18f27j53.h: 9195: struct {
[; ;pic18f27j53.h: 9196: unsigned :2;
[; ;pic18f27j53.h: 9197: unsigned C2IND :1;
[; ;pic18f27j53.h: 9198: unsigned :4;
[; ;pic18f27j53.h: 9199: unsigned RP18 :1;
[; ;pic18f27j53.h: 9200: };
[; ;pic18f27j53.h: 9201: struct {
[; ;pic18f27j53.h: 9202: unsigned :1;
[; ;pic18f27j53.h: 9203: unsigned CCP8 :1;
[; ;pic18f27j53.h: 9204: unsigned :4;
[; ;pic18f27j53.h: 9205: unsigned CCP9 :1;
[; ;pic18f27j53.h: 9206: unsigned CCP10 :1;
[; ;pic18f27j53.h: 9207: };
[; ;pic18f27j53.h: 9208: struct {
[; ;pic18f27j53.h: 9209: unsigned :1;
[; ;pic18f27j53.h: 9210: unsigned CCP2 :1;
[; ;pic18f27j53.h: 9211: };
[; ;pic18f27j53.h: 9212: struct {
[; ;pic18f27j53.h: 9213: unsigned :2;
[; ;pic18f27j53.h: 9214: unsigned PA1 :1;
[; ;pic18f27j53.h: 9215: };
[; ;pic18f27j53.h: 9216: struct {
[; ;pic18f27j53.h: 9217: unsigned :1;
[; ;pic18f27j53.h: 9218: unsigned PA2 :1;
[; ;pic18f27j53.h: 9219: };
[; ;pic18f27j53.h: 9220: struct {
[; ;pic18f27j53.h: 9221: unsigned :3;
[; ;pic18f27j53.h: 9222: unsigned RC3 :1;
[; ;pic18f27j53.h: 9223: };
[; ;pic18f27j53.h: 9224: } PORTCbits_t;
[; ;pic18f27j53.h: 9225: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f27j53.h: 9409: extern volatile unsigned char HLVDCON @ 0xF85;
"9411
[; ;pic18f27j53.h: 9411: asm("HLVDCON equ 0F85h");
[; <" HLVDCON equ 0F85h ;# ">
[; ;pic18f27j53.h: 9414: typedef union {
[; ;pic18f27j53.h: 9415: struct {
[; ;pic18f27j53.h: 9416: unsigned HLVDL :4;
[; ;pic18f27j53.h: 9417: unsigned HLVDEN :1;
[; ;pic18f27j53.h: 9418: unsigned IRVST :1;
[; ;pic18f27j53.h: 9419: unsigned BGVST :1;
[; ;pic18f27j53.h: 9420: unsigned VDIRMAG :1;
[; ;pic18f27j53.h: 9421: };
[; ;pic18f27j53.h: 9422: struct {
[; ;pic18f27j53.h: 9423: unsigned HLVDL0 :1;
[; ;pic18f27j53.h: 9424: unsigned HLVDL1 :1;
[; ;pic18f27j53.h: 9425: unsigned HLVDL2 :1;
[; ;pic18f27j53.h: 9426: unsigned HLVDL3 :1;
[; ;pic18f27j53.h: 9427: };
[; ;pic18f27j53.h: 9428: } HLVDCONbits_t;
[; ;pic18f27j53.h: 9429: extern volatile HLVDCONbits_t HLVDCONbits @ 0xF85;
[; ;pic18f27j53.h: 9478: extern volatile unsigned char DMACON2 @ 0xF86;
"9480
[; ;pic18f27j53.h: 9480: asm("DMACON2 equ 0F86h");
[; <" DMACON2 equ 0F86h ;# ">
[; ;pic18f27j53.h: 9483: typedef union {
[; ;pic18f27j53.h: 9484: struct {
[; ;pic18f27j53.h: 9485: unsigned INTLVL :4;
[; ;pic18f27j53.h: 9486: unsigned DLYCYC :4;
[; ;pic18f27j53.h: 9487: };
[; ;pic18f27j53.h: 9488: struct {
[; ;pic18f27j53.h: 9489: unsigned INTLVL0 :1;
[; ;pic18f27j53.h: 9490: unsigned INTLVL1 :1;
[; ;pic18f27j53.h: 9491: unsigned INTLVL2 :1;
[; ;pic18f27j53.h: 9492: unsigned INTLVL3 :1;
[; ;pic18f27j53.h: 9493: unsigned DLYCYC0 :1;
[; ;pic18f27j53.h: 9494: unsigned DLYCYC1 :1;
[; ;pic18f27j53.h: 9495: unsigned DLYCYC2 :1;
[; ;pic18f27j53.h: 9496: unsigned DLYCYC3 :1;
[; ;pic18f27j53.h: 9497: };
[; ;pic18f27j53.h: 9498: } DMACON2bits_t;
[; ;pic18f27j53.h: 9499: extern volatile DMACON2bits_t DMACON2bits @ 0xF86;
[; ;pic18f27j53.h: 9553: extern volatile unsigned char OSCCON2 @ 0xF87;
"9555
[; ;pic18f27j53.h: 9555: asm("OSCCON2 equ 0F87h");
[; <" OSCCON2 equ 0F87h ;# ">
[; ;pic18f27j53.h: 9558: typedef union {
[; ;pic18f27j53.h: 9559: struct {
[; ;pic18f27j53.h: 9560: unsigned :2;
[; ;pic18f27j53.h: 9561: unsigned PRISD :1;
[; ;pic18f27j53.h: 9562: unsigned SOSCGO :1;
[; ;pic18f27j53.h: 9563: unsigned SOSCDRV :1;
[; ;pic18f27j53.h: 9564: unsigned :1;
[; ;pic18f27j53.h: 9565: unsigned SOSCRUN :1;
[; ;pic18f27j53.h: 9566: };
[; ;pic18f27j53.h: 9567: } OSCCON2bits_t;
[; ;pic18f27j53.h: 9568: extern volatile OSCCON2bits_t OSCCON2bits @ 0xF87;
[; ;pic18f27j53.h: 9592: extern volatile unsigned char DMACON1 @ 0xF88;
"9594
[; ;pic18f27j53.h: 9594: asm("DMACON1 equ 0F88h");
[; <" DMACON1 equ 0F88h ;# ">
[; ;pic18f27j53.h: 9597: typedef union {
[; ;pic18f27j53.h: 9598: struct {
[; ;pic18f27j53.h: 9599: unsigned DMAEN :1;
[; ;pic18f27j53.h: 9600: unsigned DLYINTEN :1;
[; ;pic18f27j53.h: 9601: unsigned DUPLEX0 :1;
[; ;pic18f27j53.h: 9602: unsigned DUPLEX1 :1;
[; ;pic18f27j53.h: 9603: unsigned RXINC :1;
[; ;pic18f27j53.h: 9604: unsigned TXINC :1;
[; ;pic18f27j53.h: 9605: unsigned SSCON0 :1;
[; ;pic18f27j53.h: 9606: unsigned SSCON1 :1;
[; ;pic18f27j53.h: 9607: };
[; ;pic18f27j53.h: 9608: } DMACON1bits_t;
[; ;pic18f27j53.h: 9609: extern volatile DMACON1bits_t DMACON1bits @ 0xF88;
[; ;pic18f27j53.h: 9653: extern volatile unsigned char LATA @ 0xF89;
"9655
[; ;pic18f27j53.h: 9655: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f27j53.h: 9658: typedef union {
[; ;pic18f27j53.h: 9659: struct {
[; ;pic18f27j53.h: 9660: unsigned LATA0 :1;
[; ;pic18f27j53.h: 9661: unsigned LATA1 :1;
[; ;pic18f27j53.h: 9662: unsigned LATA2 :1;
[; ;pic18f27j53.h: 9663: unsigned LATA3 :1;
[; ;pic18f27j53.h: 9664: unsigned :1;
[; ;pic18f27j53.h: 9665: unsigned LATA5 :1;
[; ;pic18f27j53.h: 9666: unsigned LATA6 :1;
[; ;pic18f27j53.h: 9667: unsigned LATA7 :1;
[; ;pic18f27j53.h: 9668: };
[; ;pic18f27j53.h: 9669: struct {
[; ;pic18f27j53.h: 9670: unsigned LA0 :1;
[; ;pic18f27j53.h: 9671: };
[; ;pic18f27j53.h: 9672: struct {
[; ;pic18f27j53.h: 9673: unsigned :1;
[; ;pic18f27j53.h: 9674: unsigned LA1 :1;
[; ;pic18f27j53.h: 9675: };
[; ;pic18f27j53.h: 9676: struct {
[; ;pic18f27j53.h: 9677: unsigned :2;
[; ;pic18f27j53.h: 9678: unsigned LA2 :1;
[; ;pic18f27j53.h: 9679: };
[; ;pic18f27j53.h: 9680: struct {
[; ;pic18f27j53.h: 9681: unsigned :3;
[; ;pic18f27j53.h: 9682: unsigned LA3 :1;
[; ;pic18f27j53.h: 9683: };
[; ;pic18f27j53.h: 9684: struct {
[; ;pic18f27j53.h: 9685: unsigned :4;
[; ;pic18f27j53.h: 9686: unsigned LA4 :1;
[; ;pic18f27j53.h: 9687: };
[; ;pic18f27j53.h: 9688: struct {
[; ;pic18f27j53.h: 9689: unsigned :5;
[; ;pic18f27j53.h: 9690: unsigned LA5 :1;
[; ;pic18f27j53.h: 9691: };
[; ;pic18f27j53.h: 9692: struct {
[; ;pic18f27j53.h: 9693: unsigned :6;
[; ;pic18f27j53.h: 9694: unsigned LA6 :1;
[; ;pic18f27j53.h: 9695: };
[; ;pic18f27j53.h: 9696: struct {
[; ;pic18f27j53.h: 9697: unsigned :7;
[; ;pic18f27j53.h: 9698: unsigned LA7 :1;
[; ;pic18f27j53.h: 9699: };
[; ;pic18f27j53.h: 9700: } LATAbits_t;
[; ;pic18f27j53.h: 9701: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f27j53.h: 9780: extern volatile unsigned char LATB @ 0xF8A;
"9782
[; ;pic18f27j53.h: 9782: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f27j53.h: 9785: typedef union {
[; ;pic18f27j53.h: 9786: struct {
[; ;pic18f27j53.h: 9787: unsigned LATB0 :1;
[; ;pic18f27j53.h: 9788: unsigned LATB1 :1;
[; ;pic18f27j53.h: 9789: unsigned LATB2 :1;
[; ;pic18f27j53.h: 9790: unsigned LATB3 :1;
[; ;pic18f27j53.h: 9791: unsigned LATB4 :1;
[; ;pic18f27j53.h: 9792: unsigned LATB5 :1;
[; ;pic18f27j53.h: 9793: unsigned LATB6 :1;
[; ;pic18f27j53.h: 9794: unsigned LATB7 :1;
[; ;pic18f27j53.h: 9795: };
[; ;pic18f27j53.h: 9796: struct {
[; ;pic18f27j53.h: 9797: unsigned LB0 :1;
[; ;pic18f27j53.h: 9798: };
[; ;pic18f27j53.h: 9799: struct {
[; ;pic18f27j53.h: 9800: unsigned :1;
[; ;pic18f27j53.h: 9801: unsigned LB1 :1;
[; ;pic18f27j53.h: 9802: };
[; ;pic18f27j53.h: 9803: struct {
[; ;pic18f27j53.h: 9804: unsigned :2;
[; ;pic18f27j53.h: 9805: unsigned LB2 :1;
[; ;pic18f27j53.h: 9806: };
[; ;pic18f27j53.h: 9807: struct {
[; ;pic18f27j53.h: 9808: unsigned :3;
[; ;pic18f27j53.h: 9809: unsigned LB3 :1;
[; ;pic18f27j53.h: 9810: };
[; ;pic18f27j53.h: 9811: struct {
[; ;pic18f27j53.h: 9812: unsigned :4;
[; ;pic18f27j53.h: 9813: unsigned LB4 :1;
[; ;pic18f27j53.h: 9814: };
[; ;pic18f27j53.h: 9815: struct {
[; ;pic18f27j53.h: 9816: unsigned :5;
[; ;pic18f27j53.h: 9817: unsigned LB5 :1;
[; ;pic18f27j53.h: 9818: };
[; ;pic18f27j53.h: 9819: struct {
[; ;pic18f27j53.h: 9820: unsigned :6;
[; ;pic18f27j53.h: 9821: unsigned LB6 :1;
[; ;pic18f27j53.h: 9822: };
[; ;pic18f27j53.h: 9823: struct {
[; ;pic18f27j53.h: 9824: unsigned :7;
[; ;pic18f27j53.h: 9825: unsigned LB7 :1;
[; ;pic18f27j53.h: 9826: };
[; ;pic18f27j53.h: 9827: } LATBbits_t;
[; ;pic18f27j53.h: 9828: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f27j53.h: 9912: extern volatile unsigned char LATC @ 0xF8B;
"9914
[; ;pic18f27j53.h: 9914: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f27j53.h: 9917: typedef union {
[; ;pic18f27j53.h: 9918: struct {
[; ;pic18f27j53.h: 9919: unsigned LATC0 :1;
[; ;pic18f27j53.h: 9920: unsigned LATC1 :1;
[; ;pic18f27j53.h: 9921: unsigned LATC2 :1;
[; ;pic18f27j53.h: 9922: unsigned :3;
[; ;pic18f27j53.h: 9923: unsigned LATC6 :1;
[; ;pic18f27j53.h: 9924: unsigned LATC7 :1;
[; ;pic18f27j53.h: 9925: };
[; ;pic18f27j53.h: 9926: struct {
[; ;pic18f27j53.h: 9927: unsigned LC0 :1;
[; ;pic18f27j53.h: 9928: };
[; ;pic18f27j53.h: 9929: struct {
[; ;pic18f27j53.h: 9930: unsigned :1;
[; ;pic18f27j53.h: 9931: unsigned LC1 :1;
[; ;pic18f27j53.h: 9932: };
[; ;pic18f27j53.h: 9933: struct {
[; ;pic18f27j53.h: 9934: unsigned :2;
[; ;pic18f27j53.h: 9935: unsigned LC2 :1;
[; ;pic18f27j53.h: 9936: };
[; ;pic18f27j53.h: 9937: struct {
[; ;pic18f27j53.h: 9938: unsigned :3;
[; ;pic18f27j53.h: 9939: unsigned LC3 :1;
[; ;pic18f27j53.h: 9940: };
[; ;pic18f27j53.h: 9941: struct {
[; ;pic18f27j53.h: 9942: unsigned :4;
[; ;pic18f27j53.h: 9943: unsigned LC4 :1;
[; ;pic18f27j53.h: 9944: };
[; ;pic18f27j53.h: 9945: struct {
[; ;pic18f27j53.h: 9946: unsigned :5;
[; ;pic18f27j53.h: 9947: unsigned LC5 :1;
[; ;pic18f27j53.h: 9948: };
[; ;pic18f27j53.h: 9949: struct {
[; ;pic18f27j53.h: 9950: unsigned :6;
[; ;pic18f27j53.h: 9951: unsigned LC6 :1;
[; ;pic18f27j53.h: 9952: };
[; ;pic18f27j53.h: 9953: struct {
[; ;pic18f27j53.h: 9954: unsigned :7;
[; ;pic18f27j53.h: 9955: unsigned LC7 :1;
[; ;pic18f27j53.h: 9956: };
[; ;pic18f27j53.h: 9957: } LATCbits_t;
[; ;pic18f27j53.h: 9958: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f27j53.h: 10027: extern volatile unsigned char PIE4 @ 0xF8E;
"10029
[; ;pic18f27j53.h: 10029: asm("PIE4 equ 0F8Eh");
[; <" PIE4 equ 0F8Eh ;# ">
[; ;pic18f27j53.h: 10032: typedef union {
[; ;pic18f27j53.h: 10033: struct {
[; ;pic18f27j53.h: 10034: unsigned CCP3IE :1;
[; ;pic18f27j53.h: 10035: unsigned CCP4IE :1;
[; ;pic18f27j53.h: 10036: unsigned CCP5IE :1;
[; ;pic18f27j53.h: 10037: unsigned CCP6IE :1;
[; ;pic18f27j53.h: 10038: unsigned CCP7IE :1;
[; ;pic18f27j53.h: 10039: unsigned CCP8IE :1;
[; ;pic18f27j53.h: 10040: unsigned CCP9IE :1;
[; ;pic18f27j53.h: 10041: unsigned CCP10IE :1;
[; ;pic18f27j53.h: 10042: };
[; ;pic18f27j53.h: 10043: } PIE4bits_t;
[; ;pic18f27j53.h: 10044: extern volatile PIE4bits_t PIE4bits @ 0xF8E;
[; ;pic18f27j53.h: 10088: extern volatile unsigned char PIR4 @ 0xF8F;
"10090
[; ;pic18f27j53.h: 10090: asm("PIR4 equ 0F8Fh");
[; <" PIR4 equ 0F8Fh ;# ">
[; ;pic18f27j53.h: 10093: typedef union {
[; ;pic18f27j53.h: 10094: struct {
[; ;pic18f27j53.h: 10095: unsigned CCP3IF :1;
[; ;pic18f27j53.h: 10096: unsigned CCP4IF :1;
[; ;pic18f27j53.h: 10097: unsigned CCP5IF :1;
[; ;pic18f27j53.h: 10098: unsigned CCP6IF :1;
[; ;pic18f27j53.h: 10099: unsigned CCP7IF :1;
[; ;pic18f27j53.h: 10100: unsigned CCP8IF :1;
[; ;pic18f27j53.h: 10101: unsigned CCP9IF :1;
[; ;pic18f27j53.h: 10102: unsigned CCP10IF :1;
[; ;pic18f27j53.h: 10103: };
[; ;pic18f27j53.h: 10104: } PIR4bits_t;
[; ;pic18f27j53.h: 10105: extern volatile PIR4bits_t PIR4bits @ 0xF8F;
[; ;pic18f27j53.h: 10149: extern volatile unsigned char IPR4 @ 0xF90;
"10151
[; ;pic18f27j53.h: 10151: asm("IPR4 equ 0F90h");
[; <" IPR4 equ 0F90h ;# ">
[; ;pic18f27j53.h: 10154: typedef union {
[; ;pic18f27j53.h: 10155: struct {
[; ;pic18f27j53.h: 10156: unsigned CCP3IP :1;
[; ;pic18f27j53.h: 10157: unsigned CCP4IP :1;
[; ;pic18f27j53.h: 10158: unsigned CCP5IP :1;
[; ;pic18f27j53.h: 10159: unsigned CCP6IP :1;
[; ;pic18f27j53.h: 10160: unsigned CCP7IP :1;
[; ;pic18f27j53.h: 10161: unsigned CCP8IP :1;
[; ;pic18f27j53.h: 10162: unsigned CCP9IP :1;
[; ;pic18f27j53.h: 10163: unsigned CCP10IP :1;
[; ;pic18f27j53.h: 10164: };
[; ;pic18f27j53.h: 10165: struct {
[; ;pic18f27j53.h: 10166: unsigned CCIP3IP :1;
[; ;pic18f27j53.h: 10167: };
[; ;pic18f27j53.h: 10168: } IPR4bits_t;
[; ;pic18f27j53.h: 10169: extern volatile IPR4bits_t IPR4bits @ 0xF90;
[; ;pic18f27j53.h: 10218: extern volatile unsigned char PIE5 @ 0xF91;
"10220
[; ;pic18f27j53.h: 10220: asm("PIE5 equ 0F91h");
[; <" PIE5 equ 0F91h ;# ">
[; ;pic18f27j53.h: 10223: typedef union {
[; ;pic18f27j53.h: 10224: struct {
[; ;pic18f27j53.h: 10225: unsigned TMR1GIE :1;
[; ;pic18f27j53.h: 10226: unsigned TMR5GIE :1;
[; ;pic18f27j53.h: 10227: unsigned TMR5IE :1;
[; ;pic18f27j53.h: 10228: unsigned TMR6IE :1;
[; ;pic18f27j53.h: 10229: unsigned TMR8IE :1;
[; ;pic18f27j53.h: 10230: unsigned CM3IE :1;
[; ;pic18f27j53.h: 10231: };
[; ;pic18f27j53.h: 10232: } PIE5bits_t;
[; ;pic18f27j53.h: 10233: extern volatile PIE5bits_t PIE5bits @ 0xF91;
[; ;pic18f27j53.h: 10267: extern volatile unsigned char TRISA @ 0xF92;
"10269
[; ;pic18f27j53.h: 10269: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f27j53.h: 10272: typedef union {
[; ;pic18f27j53.h: 10273: struct {
[; ;pic18f27j53.h: 10274: unsigned TRISA0 :1;
[; ;pic18f27j53.h: 10275: unsigned TRISA1 :1;
[; ;pic18f27j53.h: 10276: unsigned TRISA2 :1;
[; ;pic18f27j53.h: 10277: unsigned TRISA3 :1;
[; ;pic18f27j53.h: 10278: unsigned :1;
[; ;pic18f27j53.h: 10279: unsigned TRISA5 :1;
[; ;pic18f27j53.h: 10280: unsigned TRISA6 :1;
[; ;pic18f27j53.h: 10281: unsigned TRISA7 :1;
[; ;pic18f27j53.h: 10282: };
[; ;pic18f27j53.h: 10283: } TRISAbits_t;
[; ;pic18f27j53.h: 10284: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f27j53.h: 10323: extern volatile unsigned char TRISB @ 0xF93;
"10325
[; ;pic18f27j53.h: 10325: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f27j53.h: 10328: typedef union {
[; ;pic18f27j53.h: 10329: struct {
[; ;pic18f27j53.h: 10330: unsigned TRISB0 :1;
[; ;pic18f27j53.h: 10331: unsigned TRISB1 :1;
[; ;pic18f27j53.h: 10332: unsigned TRISB2 :1;
[; ;pic18f27j53.h: 10333: unsigned TRISB3 :1;
[; ;pic18f27j53.h: 10334: unsigned TRISB4 :1;
[; ;pic18f27j53.h: 10335: unsigned TRISB5 :1;
[; ;pic18f27j53.h: 10336: unsigned TRISB6 :1;
[; ;pic18f27j53.h: 10337: unsigned TRISB7 :1;
[; ;pic18f27j53.h: 10338: };
[; ;pic18f27j53.h: 10339: } TRISBbits_t;
[; ;pic18f27j53.h: 10340: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f27j53.h: 10384: extern volatile unsigned char TRISC @ 0xF94;
"10386
[; ;pic18f27j53.h: 10386: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f27j53.h: 10389: typedef union {
[; ;pic18f27j53.h: 10390: struct {
[; ;pic18f27j53.h: 10391: unsigned TRISC0 :1;
[; ;pic18f27j53.h: 10392: unsigned TRISC1 :1;
[; ;pic18f27j53.h: 10393: unsigned TRISC2 :1;
[; ;pic18f27j53.h: 10394: unsigned :3;
[; ;pic18f27j53.h: 10395: unsigned TRISC6 :1;
[; ;pic18f27j53.h: 10396: unsigned TRISC7 :1;
[; ;pic18f27j53.h: 10397: };
[; ;pic18f27j53.h: 10398: struct {
[; ;pic18f27j53.h: 10399: unsigned :3;
[; ;pic18f27j53.h: 10400: unsigned TRISC3 :1;
[; ;pic18f27j53.h: 10401: };
[; ;pic18f27j53.h: 10402: } TRISCbits_t;
[; ;pic18f27j53.h: 10403: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f27j53.h: 10437: extern volatile unsigned char T3GCON @ 0xF97;
"10439
[; ;pic18f27j53.h: 10439: asm("T3GCON equ 0F97h");
[; <" T3GCON equ 0F97h ;# ">
[; ;pic18f27j53.h: 10442: typedef union {
[; ;pic18f27j53.h: 10443: struct {
[; ;pic18f27j53.h: 10444: unsigned T3GSS0 :1;
[; ;pic18f27j53.h: 10445: unsigned T3GSS1 :1;
[; ;pic18f27j53.h: 10446: unsigned T3GVAL :1;
[; ;pic18f27j53.h: 10447: unsigned T3GGO_T3DONE :1;
[; ;pic18f27j53.h: 10448: unsigned T3GSPM :1;
[; ;pic18f27j53.h: 10449: unsigned T3GTM :1;
[; ;pic18f27j53.h: 10450: unsigned T3GPOL :1;
[; ;pic18f27j53.h: 10451: unsigned TMR3GE :1;
[; ;pic18f27j53.h: 10452: };
[; ;pic18f27j53.h: 10453: struct {
[; ;pic18f27j53.h: 10454: unsigned :3;
[; ;pic18f27j53.h: 10455: unsigned T3GGO :1;
[; ;pic18f27j53.h: 10456: };
[; ;pic18f27j53.h: 10457: struct {
[; ;pic18f27j53.h: 10458: unsigned :3;
[; ;pic18f27j53.h: 10459: unsigned NOT_T3DONE :1;
[; ;pic18f27j53.h: 10460: };
[; ;pic18f27j53.h: 10461: struct {
[; ;pic18f27j53.h: 10462: unsigned :3;
[; ;pic18f27j53.h: 10463: unsigned nT3DONE :1;
[; ;pic18f27j53.h: 10464: };
[; ;pic18f27j53.h: 10465: } T3GCONbits_t;
[; ;pic18f27j53.h: 10466: extern volatile T3GCONbits_t T3GCONbits @ 0xF97;
[; ;pic18f27j53.h: 10525: extern volatile unsigned char PIR5 @ 0xF98;
"10527
[; ;pic18f27j53.h: 10527: asm("PIR5 equ 0F98h");
[; <" PIR5 equ 0F98h ;# ">
[; ;pic18f27j53.h: 10530: typedef union {
[; ;pic18f27j53.h: 10531: struct {
[; ;pic18f27j53.h: 10532: unsigned TMR1GIF :1;
[; ;pic18f27j53.h: 10533: unsigned TMR5GIF :1;
[; ;pic18f27j53.h: 10534: unsigned TMR5IF :1;
[; ;pic18f27j53.h: 10535: unsigned TMR6IF :1;
[; ;pic18f27j53.h: 10536: unsigned TMR8IF :1;
[; ;pic18f27j53.h: 10537: unsigned CM3IF :1;
[; ;pic18f27j53.h: 10538: };
[; ;pic18f27j53.h: 10539: } PIR5bits_t;
[; ;pic18f27j53.h: 10540: extern volatile PIR5bits_t PIR5bits @ 0xF98;
[; ;pic18f27j53.h: 10574: extern volatile unsigned char IPR5 @ 0xF99;
"10576
[; ;pic18f27j53.h: 10576: asm("IPR5 equ 0F99h");
[; <" IPR5 equ 0F99h ;# ">
[; ;pic18f27j53.h: 10579: typedef union {
[; ;pic18f27j53.h: 10580: struct {
[; ;pic18f27j53.h: 10581: unsigned TMR1GIP :1;
[; ;pic18f27j53.h: 10582: unsigned TMR5GIP :1;
[; ;pic18f27j53.h: 10583: unsigned TMR5IP :1;
[; ;pic18f27j53.h: 10584: unsigned TMR6IP :1;
[; ;pic18f27j53.h: 10585: unsigned TMR8IP :1;
[; ;pic18f27j53.h: 10586: unsigned CM3IP :1;
[; ;pic18f27j53.h: 10587: };
[; ;pic18f27j53.h: 10588: struct {
[; ;pic18f27j53.h: 10589: unsigned CCH05 :1;
[; ;pic18f27j53.h: 10590: };
[; ;pic18f27j53.h: 10591: struct {
[; ;pic18f27j53.h: 10592: unsigned :1;
[; ;pic18f27j53.h: 10593: unsigned CCH15 :1;
[; ;pic18f27j53.h: 10594: };
[; ;pic18f27j53.h: 10595: struct {
[; ;pic18f27j53.h: 10596: unsigned :3;
[; ;pic18f27j53.h: 10597: unsigned EVPOL05 :1;
[; ;pic18f27j53.h: 10598: };
[; ;pic18f27j53.h: 10599: struct {
[; ;pic18f27j53.h: 10600: unsigned :4;
[; ;pic18f27j53.h: 10601: unsigned EVPOL15 :1;
[; ;pic18f27j53.h: 10602: };
[; ;pic18f27j53.h: 10603: } IPR5bits_t;
[; ;pic18f27j53.h: 10604: extern volatile IPR5bits_t IPR5bits @ 0xF99;
[; ;pic18f27j53.h: 10658: extern volatile unsigned char T1GCON @ 0xF9A;
"10660
[; ;pic18f27j53.h: 10660: asm("T1GCON equ 0F9Ah");
[; <" T1GCON equ 0F9Ah ;# ">
[; ;pic18f27j53.h: 10663: typedef union {
[; ;pic18f27j53.h: 10664: struct {
[; ;pic18f27j53.h: 10665: unsigned :3;
[; ;pic18f27j53.h: 10666: unsigned T1GGO_NOT_T1DONE :1;
[; ;pic18f27j53.h: 10667: };
[; ;pic18f27j53.h: 10668: struct {
[; ;pic18f27j53.h: 10669: unsigned T1GSS0 :1;
[; ;pic18f27j53.h: 10670: unsigned T1GSS1 :1;
[; ;pic18f27j53.h: 10671: unsigned T1GVAL :1;
[; ;pic18f27j53.h: 10672: unsigned T1GGO_nT1DONE :1;
[; ;pic18f27j53.h: 10673: unsigned T1GSPM :1;
[; ;pic18f27j53.h: 10674: unsigned T1GTM :1;
[; ;pic18f27j53.h: 10675: unsigned T1GPOL :1;
[; ;pic18f27j53.h: 10676: unsigned TMR1GE :1;
[; ;pic18f27j53.h: 10677: };
[; ;pic18f27j53.h: 10678: struct {
[; ;pic18f27j53.h: 10679: unsigned :3;
[; ;pic18f27j53.h: 10680: unsigned T1GGO :1;
[; ;pic18f27j53.h: 10681: };
[; ;pic18f27j53.h: 10682: struct {
[; ;pic18f27j53.h: 10683: unsigned :3;
[; ;pic18f27j53.h: 10684: unsigned NOT_T1DONE :1;
[; ;pic18f27j53.h: 10685: };
[; ;pic18f27j53.h: 10686: struct {
[; ;pic18f27j53.h: 10687: unsigned :3;
[; ;pic18f27j53.h: 10688: unsigned nT1DONE :1;
[; ;pic18f27j53.h: 10689: };
[; ;pic18f27j53.h: 10690: struct {
[; ;pic18f27j53.h: 10691: unsigned :3;
[; ;pic18f27j53.h: 10692: unsigned T1DONE :1;
[; ;pic18f27j53.h: 10693: };
[; ;pic18f27j53.h: 10694: } T1GCONbits_t;
[; ;pic18f27j53.h: 10695: extern volatile T1GCONbits_t T1GCONbits @ 0xF9A;
[; ;pic18f27j53.h: 10764: extern volatile unsigned char OSCTUNE @ 0xF9B;
"10766
[; ;pic18f27j53.h: 10766: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f27j53.h: 10769: typedef union {
[; ;pic18f27j53.h: 10770: struct {
[; ;pic18f27j53.h: 10771: unsigned TUN :6;
[; ;pic18f27j53.h: 10772: unsigned PLLEN :1;
[; ;pic18f27j53.h: 10773: unsigned INTSRC :1;
[; ;pic18f27j53.h: 10774: };
[; ;pic18f27j53.h: 10775: struct {
[; ;pic18f27j53.h: 10776: unsigned TUN0 :1;
[; ;pic18f27j53.h: 10777: unsigned TUN1 :1;
[; ;pic18f27j53.h: 10778: unsigned TUN2 :1;
[; ;pic18f27j53.h: 10779: unsigned TUN3 :1;
[; ;pic18f27j53.h: 10780: unsigned TUN4 :1;
[; ;pic18f27j53.h: 10781: unsigned TUN5 :1;
[; ;pic18f27j53.h: 10782: };
[; ;pic18f27j53.h: 10783: } OSCTUNEbits_t;
[; ;pic18f27j53.h: 10784: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f27j53.h: 10833: extern volatile unsigned char RCSTA2 @ 0xF9C;
"10835
[; ;pic18f27j53.h: 10835: asm("RCSTA2 equ 0F9Ch");
[; <" RCSTA2 equ 0F9Ch ;# ">
[; ;pic18f27j53.h: 10838: typedef union {
[; ;pic18f27j53.h: 10839: struct {
[; ;pic18f27j53.h: 10840: unsigned RX9D :1;
[; ;pic18f27j53.h: 10841: unsigned OERR :1;
[; ;pic18f27j53.h: 10842: unsigned FERR :1;
[; ;pic18f27j53.h: 10843: unsigned ADDEN :1;
[; ;pic18f27j53.h: 10844: unsigned CREN :1;
[; ;pic18f27j53.h: 10845: unsigned SREN :1;
[; ;pic18f27j53.h: 10846: unsigned RX9 :1;
[; ;pic18f27j53.h: 10847: unsigned SPEN :1;
[; ;pic18f27j53.h: 10848: };
[; ;pic18f27j53.h: 10849: struct {
[; ;pic18f27j53.h: 10850: unsigned RX9D2 :1;
[; ;pic18f27j53.h: 10851: unsigned OERR2 :1;
[; ;pic18f27j53.h: 10852: unsigned FERR2 :1;
[; ;pic18f27j53.h: 10853: unsigned ADDEN2 :1;
[; ;pic18f27j53.h: 10854: unsigned CREN2 :1;
[; ;pic18f27j53.h: 10855: unsigned SREN2 :1;
[; ;pic18f27j53.h: 10856: unsigned RX92 :1;
[; ;pic18f27j53.h: 10857: unsigned SPEN2 :1;
[; ;pic18f27j53.h: 10858: };
[; ;pic18f27j53.h: 10859: struct {
[; ;pic18f27j53.h: 10860: unsigned :6;
[; ;pic18f27j53.h: 10861: unsigned RC8_92 :1;
[; ;pic18f27j53.h: 10862: };
[; ;pic18f27j53.h: 10863: struct {
[; ;pic18f27j53.h: 10864: unsigned :6;
[; ;pic18f27j53.h: 10865: unsigned RC92 :1;
[; ;pic18f27j53.h: 10866: };
[; ;pic18f27j53.h: 10867: struct {
[; ;pic18f27j53.h: 10868: unsigned RCD82 :1;
[; ;pic18f27j53.h: 10869: };
[; ;pic18f27j53.h: 10870: } RCSTA2bits_t;
[; ;pic18f27j53.h: 10871: extern volatile RCSTA2bits_t RCSTA2bits @ 0xF9C;
[; ;pic18f27j53.h: 10970: extern volatile unsigned char PIE1 @ 0xF9D;
"10972
[; ;pic18f27j53.h: 10972: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f27j53.h: 10975: typedef union {
[; ;pic18f27j53.h: 10976: struct {
[; ;pic18f27j53.h: 10977: unsigned TMR1IE :1;
[; ;pic18f27j53.h: 10978: unsigned TMR2IE :1;
[; ;pic18f27j53.h: 10979: unsigned CCP1IE :1;
[; ;pic18f27j53.h: 10980: unsigned SSP1IE :1;
[; ;pic18f27j53.h: 10981: unsigned TX1IE :1;
[; ;pic18f27j53.h: 10982: unsigned RC1IE :1;
[; ;pic18f27j53.h: 10983: unsigned ADIE :1;
[; ;pic18f27j53.h: 10984: };
[; ;pic18f27j53.h: 10985: struct {
[; ;pic18f27j53.h: 10986: unsigned :3;
[; ;pic18f27j53.h: 10987: unsigned SSPIE :1;
[; ;pic18f27j53.h: 10988: unsigned TXIE :1;
[; ;pic18f27j53.h: 10989: unsigned RCIE :1;
[; ;pic18f27j53.h: 10990: };
[; ;pic18f27j53.h: 10991: } PIE1bits_t;
[; ;pic18f27j53.h: 10992: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f27j53.h: 11046: extern volatile unsigned char PIR1 @ 0xF9E;
"11048
[; ;pic18f27j53.h: 11048: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f27j53.h: 11051: typedef union {
[; ;pic18f27j53.h: 11052: struct {
[; ;pic18f27j53.h: 11053: unsigned TMR1IF :1;
[; ;pic18f27j53.h: 11054: unsigned TMR2IF :1;
[; ;pic18f27j53.h: 11055: unsigned CCP1IF :1;
[; ;pic18f27j53.h: 11056: unsigned SSP1IF :1;
[; ;pic18f27j53.h: 11057: unsigned TX1IF :1;
[; ;pic18f27j53.h: 11058: unsigned RC1IF :1;
[; ;pic18f27j53.h: 11059: unsigned ADIF :1;
[; ;pic18f27j53.h: 11060: };
[; ;pic18f27j53.h: 11061: struct {
[; ;pic18f27j53.h: 11062: unsigned :3;
[; ;pic18f27j53.h: 11063: unsigned SSPIF :1;
[; ;pic18f27j53.h: 11064: unsigned TXIF :1;
[; ;pic18f27j53.h: 11065: unsigned RCIF :1;
[; ;pic18f27j53.h: 11066: };
[; ;pic18f27j53.h: 11067: } PIR1bits_t;
[; ;pic18f27j53.h: 11068: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f27j53.h: 11122: extern volatile unsigned char IPR1 @ 0xF9F;
"11124
[; ;pic18f27j53.h: 11124: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f27j53.h: 11127: typedef union {
[; ;pic18f27j53.h: 11128: struct {
[; ;pic18f27j53.h: 11129: unsigned TMR1IP :1;
[; ;pic18f27j53.h: 11130: unsigned TMR2IP :1;
[; ;pic18f27j53.h: 11131: unsigned CCP1IP :1;
[; ;pic18f27j53.h: 11132: unsigned SSP1IP :1;
[; ;pic18f27j53.h: 11133: unsigned TX1IP :1;
[; ;pic18f27j53.h: 11134: unsigned RC1IP :1;
[; ;pic18f27j53.h: 11135: unsigned ADIP :1;
[; ;pic18f27j53.h: 11136: };
[; ;pic18f27j53.h: 11137: struct {
[; ;pic18f27j53.h: 11138: unsigned :3;
[; ;pic18f27j53.h: 11139: unsigned SSPIP :1;
[; ;pic18f27j53.h: 11140: unsigned TXIP :1;
[; ;pic18f27j53.h: 11141: unsigned RCIP :1;
[; ;pic18f27j53.h: 11142: };
[; ;pic18f27j53.h: 11143: } IPR1bits_t;
[; ;pic18f27j53.h: 11144: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f27j53.h: 11198: extern volatile unsigned char PIE2 @ 0xFA0;
"11200
[; ;pic18f27j53.h: 11200: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f27j53.h: 11203: typedef union {
[; ;pic18f27j53.h: 11204: struct {
[; ;pic18f27j53.h: 11205: unsigned CCP2IE :1;
[; ;pic18f27j53.h: 11206: unsigned TMR3IE :1;
[; ;pic18f27j53.h: 11207: unsigned LVDIE :1;
[; ;pic18f27j53.h: 11208: unsigned BCL1IE :1;
[; ;pic18f27j53.h: 11209: unsigned USBIE :1;
[; ;pic18f27j53.h: 11210: unsigned CM1IE :1;
[; ;pic18f27j53.h: 11211: unsigned CM2IE :1;
[; ;pic18f27j53.h: 11212: unsigned OSCFIE :1;
[; ;pic18f27j53.h: 11213: };
[; ;pic18f27j53.h: 11214: struct {
[; ;pic18f27j53.h: 11215: unsigned :2;
[; ;pic18f27j53.h: 11216: unsigned HLVDIE :1;
[; ;pic18f27j53.h: 11217: unsigned BCLIE :1;
[; ;pic18f27j53.h: 11218: };
[; ;pic18f27j53.h: 11219: struct {
[; ;pic18f27j53.h: 11220: unsigned :6;
[; ;pic18f27j53.h: 11221: unsigned CMIE :1;
[; ;pic18f27j53.h: 11222: };
[; ;pic18f27j53.h: 11223: } PIE2bits_t;
[; ;pic18f27j53.h: 11224: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f27j53.h: 11283: extern volatile unsigned char PIR2 @ 0xFA1;
"11285
[; ;pic18f27j53.h: 11285: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f27j53.h: 11288: typedef union {
[; ;pic18f27j53.h: 11289: struct {
[; ;pic18f27j53.h: 11290: unsigned CCP2IF :1;
[; ;pic18f27j53.h: 11291: unsigned TMR3IF :1;
[; ;pic18f27j53.h: 11292: unsigned LVDIF :1;
[; ;pic18f27j53.h: 11293: unsigned BCL1IF :1;
[; ;pic18f27j53.h: 11294: unsigned USBIF :1;
[; ;pic18f27j53.h: 11295: unsigned CM1IF :1;
[; ;pic18f27j53.h: 11296: unsigned CM2IF :1;
[; ;pic18f27j53.h: 11297: unsigned OSCFIF :1;
[; ;pic18f27j53.h: 11298: };
[; ;pic18f27j53.h: 11299: struct {
[; ;pic18f27j53.h: 11300: unsigned :2;
[; ;pic18f27j53.h: 11301: unsigned HLVDIF :1;
[; ;pic18f27j53.h: 11302: unsigned BCLIF :1;
[; ;pic18f27j53.h: 11303: };
[; ;pic18f27j53.h: 11304: struct {
[; ;pic18f27j53.h: 11305: unsigned :6;
[; ;pic18f27j53.h: 11306: unsigned CMIF :1;
[; ;pic18f27j53.h: 11307: };
[; ;pic18f27j53.h: 11308: } PIR2bits_t;
[; ;pic18f27j53.h: 11309: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f27j53.h: 11368: extern volatile unsigned char IPR2 @ 0xFA2;
"11370
[; ;pic18f27j53.h: 11370: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f27j53.h: 11373: typedef union {
[; ;pic18f27j53.h: 11374: struct {
[; ;pic18f27j53.h: 11375: unsigned CCP2IP :1;
[; ;pic18f27j53.h: 11376: unsigned TMR3IP :1;
[; ;pic18f27j53.h: 11377: unsigned LVDIP :1;
[; ;pic18f27j53.h: 11378: unsigned BCL1IP :1;
[; ;pic18f27j53.h: 11379: unsigned USBIP :1;
[; ;pic18f27j53.h: 11380: unsigned CM1IP :1;
[; ;pic18f27j53.h: 11381: unsigned CM2IP :1;
[; ;pic18f27j53.h: 11382: unsigned OSCFIP :1;
[; ;pic18f27j53.h: 11383: };
[; ;pic18f27j53.h: 11384: struct {
[; ;pic18f27j53.h: 11385: unsigned :2;
[; ;pic18f27j53.h: 11386: unsigned HLVDIP :1;
[; ;pic18f27j53.h: 11387: unsigned BCLIP :1;
[; ;pic18f27j53.h: 11388: };
[; ;pic18f27j53.h: 11389: struct {
[; ;pic18f27j53.h: 11390: unsigned :6;
[; ;pic18f27j53.h: 11391: unsigned CMIP :1;
[; ;pic18f27j53.h: 11392: };
[; ;pic18f27j53.h: 11393: } IPR2bits_t;
[; ;pic18f27j53.h: 11394: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f27j53.h: 11453: extern volatile unsigned char PIE3 @ 0xFA3;
"11455
[; ;pic18f27j53.h: 11455: asm("PIE3 equ 0FA3h");
[; <" PIE3 equ 0FA3h ;# ">
[; ;pic18f27j53.h: 11458: typedef union {
[; ;pic18f27j53.h: 11459: struct {
[; ;pic18f27j53.h: 11460: unsigned RTCCIE :1;
[; ;pic18f27j53.h: 11461: unsigned TMR3GIE :1;
[; ;pic18f27j53.h: 11462: unsigned CTMUIE :1;
[; ;pic18f27j53.h: 11463: unsigned TMR4IE :1;
[; ;pic18f27j53.h: 11464: unsigned TX2IE :1;
[; ;pic18f27j53.h: 11465: unsigned RC2IE :1;
[; ;pic18f27j53.h: 11466: unsigned BCL2IE :1;
[; ;pic18f27j53.h: 11467: unsigned SSP2IE :1;
[; ;pic18f27j53.h: 11468: };
[; ;pic18f27j53.h: 11469: struct {
[; ;pic18f27j53.h: 11470: unsigned RXB0IE :1;
[; ;pic18f27j53.h: 11471: };
[; ;pic18f27j53.h: 11472: struct {
[; ;pic18f27j53.h: 11473: unsigned :1;
[; ;pic18f27j53.h: 11474: unsigned RXB1IE :1;
[; ;pic18f27j53.h: 11475: };
[; ;pic18f27j53.h: 11476: struct {
[; ;pic18f27j53.h: 11477: unsigned :1;
[; ;pic18f27j53.h: 11478: unsigned RXBNIE :1;
[; ;pic18f27j53.h: 11479: };
[; ;pic18f27j53.h: 11480: struct {
[; ;pic18f27j53.h: 11481: unsigned :2;
[; ;pic18f27j53.h: 11482: unsigned TXB0IE :1;
[; ;pic18f27j53.h: 11483: };
[; ;pic18f27j53.h: 11484: struct {
[; ;pic18f27j53.h: 11485: unsigned :3;
[; ;pic18f27j53.h: 11486: unsigned TXB1IE :1;
[; ;pic18f27j53.h: 11487: };
[; ;pic18f27j53.h: 11488: struct {
[; ;pic18f27j53.h: 11489: unsigned :4;
[; ;pic18f27j53.h: 11490: unsigned TXB2IE :1;
[; ;pic18f27j53.h: 11491: };
[; ;pic18f27j53.h: 11492: struct {
[; ;pic18f27j53.h: 11493: unsigned :4;
[; ;pic18f27j53.h: 11494: unsigned TXBNIE :1;
[; ;pic18f27j53.h: 11495: };
[; ;pic18f27j53.h: 11496: } PIE3bits_t;
[; ;pic18f27j53.h: 11497: extern volatile PIE3bits_t PIE3bits @ 0xFA3;
[; ;pic18f27j53.h: 11576: extern volatile unsigned char PIR3 @ 0xFA4;
"11578
[; ;pic18f27j53.h: 11578: asm("PIR3 equ 0FA4h");
[; <" PIR3 equ 0FA4h ;# ">
[; ;pic18f27j53.h: 11581: typedef union {
[; ;pic18f27j53.h: 11582: struct {
[; ;pic18f27j53.h: 11583: unsigned RTCCIF :1;
[; ;pic18f27j53.h: 11584: unsigned TMR3GIF :1;
[; ;pic18f27j53.h: 11585: unsigned CTMUIF :1;
[; ;pic18f27j53.h: 11586: unsigned TMR4IF :1;
[; ;pic18f27j53.h: 11587: unsigned TX2IF :1;
[; ;pic18f27j53.h: 11588: unsigned RC2IF :1;
[; ;pic18f27j53.h: 11589: unsigned BCL2IF :1;
[; ;pic18f27j53.h: 11590: unsigned SSP2IF :1;
[; ;pic18f27j53.h: 11591: };
[; ;pic18f27j53.h: 11592: struct {
[; ;pic18f27j53.h: 11593: unsigned :1;
[; ;pic18f27j53.h: 11594: unsigned RXBNIF :1;
[; ;pic18f27j53.h: 11595: };
[; ;pic18f27j53.h: 11596: struct {
[; ;pic18f27j53.h: 11597: unsigned :4;
[; ;pic18f27j53.h: 11598: unsigned TXBNIF :1;
[; ;pic18f27j53.h: 11599: };
[; ;pic18f27j53.h: 11600: } PIR3bits_t;
[; ;pic18f27j53.h: 11601: extern volatile PIR3bits_t PIR3bits @ 0xFA4;
[; ;pic18f27j53.h: 11655: extern volatile unsigned char IPR3 @ 0xFA5;
"11657
[; ;pic18f27j53.h: 11657: asm("IPR3 equ 0FA5h");
[; <" IPR3 equ 0FA5h ;# ">
[; ;pic18f27j53.h: 11660: typedef union {
[; ;pic18f27j53.h: 11661: struct {
[; ;pic18f27j53.h: 11662: unsigned RTCCIP :1;
[; ;pic18f27j53.h: 11663: unsigned TMR3GIP :1;
[; ;pic18f27j53.h: 11664: unsigned CTMUIP :1;
[; ;pic18f27j53.h: 11665: unsigned TMR4IP :1;
[; ;pic18f27j53.h: 11666: unsigned TX2IP :1;
[; ;pic18f27j53.h: 11667: unsigned RC2IP :1;
[; ;pic18f27j53.h: 11668: unsigned BCL2IP :1;
[; ;pic18f27j53.h: 11669: unsigned SSP2IP :1;
[; ;pic18f27j53.h: 11670: };
[; ;pic18f27j53.h: 11671: struct {
[; ;pic18f27j53.h: 11672: unsigned :1;
[; ;pic18f27j53.h: 11673: unsigned RXBNIP :1;
[; ;pic18f27j53.h: 11674: };
[; ;pic18f27j53.h: 11675: struct {
[; ;pic18f27j53.h: 11676: unsigned :4;
[; ;pic18f27j53.h: 11677: unsigned TXBNIP :1;
[; ;pic18f27j53.h: 11678: };
[; ;pic18f27j53.h: 11679: } IPR3bits_t;
[; ;pic18f27j53.h: 11680: extern volatile IPR3bits_t IPR3bits @ 0xFA5;
[; ;pic18f27j53.h: 11734: extern volatile unsigned char EECON1 @ 0xFA6;
"11736
[; ;pic18f27j53.h: 11736: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f27j53.h: 11739: typedef union {
[; ;pic18f27j53.h: 11740: struct {
[; ;pic18f27j53.h: 11741: unsigned :1;
[; ;pic18f27j53.h: 11742: unsigned WR :1;
[; ;pic18f27j53.h: 11743: unsigned WREN :1;
[; ;pic18f27j53.h: 11744: unsigned WRERR :1;
[; ;pic18f27j53.h: 11745: unsigned FREE :1;
[; ;pic18f27j53.h: 11746: unsigned WPROG :1;
[; ;pic18f27j53.h: 11747: };
[; ;pic18f27j53.h: 11748: } EECON1bits_t;
[; ;pic18f27j53.h: 11749: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f27j53.h: 11778: extern volatile unsigned char EECON2 @ 0xFA7;
"11780
[; ;pic18f27j53.h: 11780: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f27j53.h: 11783: typedef union {
[; ;pic18f27j53.h: 11784: struct {
[; ;pic18f27j53.h: 11785: unsigned EECON2 :8;
[; ;pic18f27j53.h: 11786: };
[; ;pic18f27j53.h: 11787: } EECON2bits_t;
[; ;pic18f27j53.h: 11788: extern volatile EECON2bits_t EECON2bits @ 0xFA7;
[; ;pic18f27j53.h: 11797: extern volatile unsigned char TXSTA2 @ 0xFA8;
"11799
[; ;pic18f27j53.h: 11799: asm("TXSTA2 equ 0FA8h");
[; <" TXSTA2 equ 0FA8h ;# ">
[; ;pic18f27j53.h: 11802: typedef union {
[; ;pic18f27j53.h: 11803: struct {
[; ;pic18f27j53.h: 11804: unsigned TX9D :1;
[; ;pic18f27j53.h: 11805: unsigned TRMT :1;
[; ;pic18f27j53.h: 11806: unsigned BRGH :1;
[; ;pic18f27j53.h: 11807: unsigned SENDB :1;
[; ;pic18f27j53.h: 11808: unsigned SYNC :1;
[; ;pic18f27j53.h: 11809: unsigned TXEN :1;
[; ;pic18f27j53.h: 11810: unsigned TX9 :1;
[; ;pic18f27j53.h: 11811: unsigned CSRC :1;
[; ;pic18f27j53.h: 11812: };
[; ;pic18f27j53.h: 11813: struct {
[; ;pic18f27j53.h: 11814: unsigned TX9D2 :1;
[; ;pic18f27j53.h: 11815: unsigned TRMT2 :1;
[; ;pic18f27j53.h: 11816: unsigned BRGH2 :1;
[; ;pic18f27j53.h: 11817: unsigned SENDB2 :1;
[; ;pic18f27j53.h: 11818: unsigned SYNC2 :1;
[; ;pic18f27j53.h: 11819: unsigned TXEN2 :1;
[; ;pic18f27j53.h: 11820: unsigned TX92 :1;
[; ;pic18f27j53.h: 11821: unsigned CSRC2 :1;
[; ;pic18f27j53.h: 11822: };
[; ;pic18f27j53.h: 11823: struct {
[; ;pic18f27j53.h: 11824: unsigned :6;
[; ;pic18f27j53.h: 11825: unsigned TX8_92 :1;
[; ;pic18f27j53.h: 11826: };
[; ;pic18f27j53.h: 11827: struct {
[; ;pic18f27j53.h: 11828: unsigned TXD82 :1;
[; ;pic18f27j53.h: 11829: };
[; ;pic18f27j53.h: 11830: } TXSTA2bits_t;
[; ;pic18f27j53.h: 11831: extern volatile TXSTA2bits_t TXSTA2bits @ 0xFA8;
[; ;pic18f27j53.h: 11925: extern volatile unsigned char TXREG2 @ 0xFA9;
"11927
[; ;pic18f27j53.h: 11927: asm("TXREG2 equ 0FA9h");
[; <" TXREG2 equ 0FA9h ;# ">
[; ;pic18f27j53.h: 11930: typedef union {
[; ;pic18f27j53.h: 11931: struct {
[; ;pic18f27j53.h: 11932: unsigned TXREG2 :8;
[; ;pic18f27j53.h: 11933: };
[; ;pic18f27j53.h: 11934: } TXREG2bits_t;
[; ;pic18f27j53.h: 11935: extern volatile TXREG2bits_t TXREG2bits @ 0xFA9;
[; ;pic18f27j53.h: 11944: extern volatile unsigned char RCREG2 @ 0xFAA;
"11946
[; ;pic18f27j53.h: 11946: asm("RCREG2 equ 0FAAh");
[; <" RCREG2 equ 0FAAh ;# ">
[; ;pic18f27j53.h: 11949: typedef union {
[; ;pic18f27j53.h: 11950: struct {
[; ;pic18f27j53.h: 11951: unsigned RCREG2 :8;
[; ;pic18f27j53.h: 11952: };
[; ;pic18f27j53.h: 11953: } RCREG2bits_t;
[; ;pic18f27j53.h: 11954: extern volatile RCREG2bits_t RCREG2bits @ 0xFAA;
[; ;pic18f27j53.h: 11963: extern volatile unsigned char SPBRG2 @ 0xFAB;
"11965
[; ;pic18f27j53.h: 11965: asm("SPBRG2 equ 0FABh");
[; <" SPBRG2 equ 0FABh ;# ">
[; ;pic18f27j53.h: 11968: typedef union {
[; ;pic18f27j53.h: 11969: struct {
[; ;pic18f27j53.h: 11970: unsigned SPBRG2 :8;
[; ;pic18f27j53.h: 11971: };
[; ;pic18f27j53.h: 11972: } SPBRG2bits_t;
[; ;pic18f27j53.h: 11973: extern volatile SPBRG2bits_t SPBRG2bits @ 0xFAB;
[; ;pic18f27j53.h: 11982: extern volatile unsigned char RCSTA1 @ 0xFAC;
"11984
[; ;pic18f27j53.h: 11984: asm("RCSTA1 equ 0FACh");
[; <" RCSTA1 equ 0FACh ;# ">
[; ;pic18f27j53.h: 11987: extern volatile unsigned char RCSTA @ 0xFAC;
"11989
[; ;pic18f27j53.h: 11989: asm("RCSTA equ 0FACh");
[; <" RCSTA equ 0FACh ;# ">
[; ;pic18f27j53.h: 11992: typedef union {
[; ;pic18f27j53.h: 11993: struct {
[; ;pic18f27j53.h: 11994: unsigned RX9D :1;
[; ;pic18f27j53.h: 11995: unsigned OERR :1;
[; ;pic18f27j53.h: 11996: unsigned FERR :1;
[; ;pic18f27j53.h: 11997: unsigned ADDEN :1;
[; ;pic18f27j53.h: 11998: unsigned CREN :1;
[; ;pic18f27j53.h: 11999: unsigned SREN :1;
[; ;pic18f27j53.h: 12000: unsigned RX9 :1;
[; ;pic18f27j53.h: 12001: unsigned SPEN :1;
[; ;pic18f27j53.h: 12002: };
[; ;pic18f27j53.h: 12003: struct {
[; ;pic18f27j53.h: 12004: unsigned RCD8 :1;
[; ;pic18f27j53.h: 12005: unsigned :2;
[; ;pic18f27j53.h: 12006: unsigned ADEN :1;
[; ;pic18f27j53.h: 12007: unsigned :2;
[; ;pic18f27j53.h: 12008: unsigned RC9 :1;
[; ;pic18f27j53.h: 12009: };
[; ;pic18f27j53.h: 12010: struct {
[; ;pic18f27j53.h: 12011: unsigned :6;
[; ;pic18f27j53.h: 12012: unsigned NOT_RC8 :1;
[; ;pic18f27j53.h: 12013: };
[; ;pic18f27j53.h: 12014: struct {
[; ;pic18f27j53.h: 12015: unsigned :6;
[; ;pic18f27j53.h: 12016: unsigned nRC8 :1;
[; ;pic18f27j53.h: 12017: };
[; ;pic18f27j53.h: 12018: struct {
[; ;pic18f27j53.h: 12019: unsigned :6;
[; ;pic18f27j53.h: 12020: unsigned RC8_9 :1;
[; ;pic18f27j53.h: 12021: };
[; ;pic18f27j53.h: 12022: struct {
[; ;pic18f27j53.h: 12023: unsigned RX9D1 :1;
[; ;pic18f27j53.h: 12024: unsigned OERR1 :1;
[; ;pic18f27j53.h: 12025: unsigned FERR1 :1;
[; ;pic18f27j53.h: 12026: unsigned ADDEN1 :1;
[; ;pic18f27j53.h: 12027: unsigned CREN1 :1;
[; ;pic18f27j53.h: 12028: unsigned SREN1 :1;
[; ;pic18f27j53.h: 12029: unsigned RX91 :1;
[; ;pic18f27j53.h: 12030: unsigned SPEN1 :1;
[; ;pic18f27j53.h: 12031: };
[; ;pic18f27j53.h: 12032: struct {
[; ;pic18f27j53.h: 12033: unsigned :5;
[; ;pic18f27j53.h: 12034: unsigned SRENA :1;
[; ;pic18f27j53.h: 12035: };
[; ;pic18f27j53.h: 12036: } RCSTA1bits_t;
[; ;pic18f27j53.h: 12037: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAC;
[; ;pic18f27j53.h: 12155: typedef union {
[; ;pic18f27j53.h: 12156: struct {
[; ;pic18f27j53.h: 12157: unsigned RX9D :1;
[; ;pic18f27j53.h: 12158: unsigned OERR :1;
[; ;pic18f27j53.h: 12159: unsigned FERR :1;
[; ;pic18f27j53.h: 12160: unsigned ADDEN :1;
[; ;pic18f27j53.h: 12161: unsigned CREN :1;
[; ;pic18f27j53.h: 12162: unsigned SREN :1;
[; ;pic18f27j53.h: 12163: unsigned RX9 :1;
[; ;pic18f27j53.h: 12164: unsigned SPEN :1;
[; ;pic18f27j53.h: 12165: };
[; ;pic18f27j53.h: 12166: struct {
[; ;pic18f27j53.h: 12167: unsigned RCD8 :1;
[; ;pic18f27j53.h: 12168: unsigned :2;
[; ;pic18f27j53.h: 12169: unsigned ADEN :1;
[; ;pic18f27j53.h: 12170: unsigned :2;
[; ;pic18f27j53.h: 12171: unsigned RC9 :1;
[; ;pic18f27j53.h: 12172: };
[; ;pic18f27j53.h: 12173: struct {
[; ;pic18f27j53.h: 12174: unsigned :6;
[; ;pic18f27j53.h: 12175: unsigned NOT_RC8 :1;
[; ;pic18f27j53.h: 12176: };
[; ;pic18f27j53.h: 12177: struct {
[; ;pic18f27j53.h: 12178: unsigned :6;
[; ;pic18f27j53.h: 12179: unsigned nRC8 :1;
[; ;pic18f27j53.h: 12180: };
[; ;pic18f27j53.h: 12181: struct {
[; ;pic18f27j53.h: 12182: unsigned :6;
[; ;pic18f27j53.h: 12183: unsigned RC8_9 :1;
[; ;pic18f27j53.h: 12184: };
[; ;pic18f27j53.h: 12185: struct {
[; ;pic18f27j53.h: 12186: unsigned RX9D1 :1;
[; ;pic18f27j53.h: 12187: unsigned OERR1 :1;
[; ;pic18f27j53.h: 12188: unsigned FERR1 :1;
[; ;pic18f27j53.h: 12189: unsigned ADDEN1 :1;
[; ;pic18f27j53.h: 12190: unsigned CREN1 :1;
[; ;pic18f27j53.h: 12191: unsigned SREN1 :1;
[; ;pic18f27j53.h: 12192: unsigned RX91 :1;
[; ;pic18f27j53.h: 12193: unsigned SPEN1 :1;
[; ;pic18f27j53.h: 12194: };
[; ;pic18f27j53.h: 12195: struct {
[; ;pic18f27j53.h: 12196: unsigned :5;
[; ;pic18f27j53.h: 12197: unsigned SRENA :1;
[; ;pic18f27j53.h: 12198: };
[; ;pic18f27j53.h: 12199: } RCSTAbits_t;
[; ;pic18f27j53.h: 12200: extern volatile RCSTAbits_t RCSTAbits @ 0xFAC;
[; ;pic18f27j53.h: 12319: extern volatile unsigned char TXSTA1 @ 0xFAD;
"12321
[; ;pic18f27j53.h: 12321: asm("TXSTA1 equ 0FADh");
[; <" TXSTA1 equ 0FADh ;# ">
[; ;pic18f27j53.h: 12324: extern volatile unsigned char TXSTA @ 0xFAD;
"12326
[; ;pic18f27j53.h: 12326: asm("TXSTA equ 0FADh");
[; <" TXSTA equ 0FADh ;# ">
[; ;pic18f27j53.h: 12329: typedef union {
[; ;pic18f27j53.h: 12330: struct {
[; ;pic18f27j53.h: 12331: unsigned TX9D :1;
[; ;pic18f27j53.h: 12332: unsigned TRMT :1;
[; ;pic18f27j53.h: 12333: unsigned BRGH :1;
[; ;pic18f27j53.h: 12334: unsigned SENDB :1;
[; ;pic18f27j53.h: 12335: unsigned SYNC :1;
[; ;pic18f27j53.h: 12336: unsigned TXEN :1;
[; ;pic18f27j53.h: 12337: unsigned TX9 :1;
[; ;pic18f27j53.h: 12338: unsigned CSRC :1;
[; ;pic18f27j53.h: 12339: };
[; ;pic18f27j53.h: 12340: struct {
[; ;pic18f27j53.h: 12341: unsigned TXD8 :1;
[; ;pic18f27j53.h: 12342: unsigned :5;
[; ;pic18f27j53.h: 12343: unsigned TX8_9 :1;
[; ;pic18f27j53.h: 12344: };
[; ;pic18f27j53.h: 12345: struct {
[; ;pic18f27j53.h: 12346: unsigned :6;
[; ;pic18f27j53.h: 12347: unsigned NOT_TX8 :1;
[; ;pic18f27j53.h: 12348: };
[; ;pic18f27j53.h: 12349: struct {
[; ;pic18f27j53.h: 12350: unsigned :6;
[; ;pic18f27j53.h: 12351: unsigned nTX8 :1;
[; ;pic18f27j53.h: 12352: };
[; ;pic18f27j53.h: 12353: struct {
[; ;pic18f27j53.h: 12354: unsigned TX9D1 :1;
[; ;pic18f27j53.h: 12355: unsigned TRMT1 :1;
[; ;pic18f27j53.h: 12356: unsigned BRGH1 :1;
[; ;pic18f27j53.h: 12357: unsigned SENDB1 :1;
[; ;pic18f27j53.h: 12358: unsigned SYNC1 :1;
[; ;pic18f27j53.h: 12359: unsigned TXEN1 :1;
[; ;pic18f27j53.h: 12360: unsigned TX91 :1;
[; ;pic18f27j53.h: 12361: unsigned CSRC1 :1;
[; ;pic18f27j53.h: 12362: };
[; ;pic18f27j53.h: 12363: } TXSTA1bits_t;
[; ;pic18f27j53.h: 12364: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAD;
[; ;pic18f27j53.h: 12467: typedef union {
[; ;pic18f27j53.h: 12468: struct {
[; ;pic18f27j53.h: 12469: unsigned TX9D :1;
[; ;pic18f27j53.h: 12470: unsigned TRMT :1;
[; ;pic18f27j53.h: 12471: unsigned BRGH :1;
[; ;pic18f27j53.h: 12472: unsigned SENDB :1;
[; ;pic18f27j53.h: 12473: unsigned SYNC :1;
[; ;pic18f27j53.h: 12474: unsigned TXEN :1;
[; ;pic18f27j53.h: 12475: unsigned TX9 :1;
[; ;pic18f27j53.h: 12476: unsigned CSRC :1;
[; ;pic18f27j53.h: 12477: };
[; ;pic18f27j53.h: 12478: struct {
[; ;pic18f27j53.h: 12479: unsigned TXD8 :1;
[; ;pic18f27j53.h: 12480: unsigned :5;
[; ;pic18f27j53.h: 12481: unsigned TX8_9 :1;
[; ;pic18f27j53.h: 12482: };
[; ;pic18f27j53.h: 12483: struct {
[; ;pic18f27j53.h: 12484: unsigned :6;
[; ;pic18f27j53.h: 12485: unsigned NOT_TX8 :1;
[; ;pic18f27j53.h: 12486: };
[; ;pic18f27j53.h: 12487: struct {
[; ;pic18f27j53.h: 12488: unsigned :6;
[; ;pic18f27j53.h: 12489: unsigned nTX8 :1;
[; ;pic18f27j53.h: 12490: };
[; ;pic18f27j53.h: 12491: struct {
[; ;pic18f27j53.h: 12492: unsigned TX9D1 :1;
[; ;pic18f27j53.h: 12493: unsigned TRMT1 :1;
[; ;pic18f27j53.h: 12494: unsigned BRGH1 :1;
[; ;pic18f27j53.h: 12495: unsigned SENDB1 :1;
[; ;pic18f27j53.h: 12496: unsigned SYNC1 :1;
[; ;pic18f27j53.h: 12497: unsigned TXEN1 :1;
[; ;pic18f27j53.h: 12498: unsigned TX91 :1;
[; ;pic18f27j53.h: 12499: unsigned CSRC1 :1;
[; ;pic18f27j53.h: 12500: };
[; ;pic18f27j53.h: 12501: } TXSTAbits_t;
[; ;pic18f27j53.h: 12502: extern volatile TXSTAbits_t TXSTAbits @ 0xFAD;
[; ;pic18f27j53.h: 12606: extern volatile unsigned char TXREG1 @ 0xFAE;
"12608
[; ;pic18f27j53.h: 12608: asm("TXREG1 equ 0FAEh");
[; <" TXREG1 equ 0FAEh ;# ">
[; ;pic18f27j53.h: 12611: extern volatile unsigned char TXREG @ 0xFAE;
"12613
[; ;pic18f27j53.h: 12613: asm("TXREG equ 0FAEh");
[; <" TXREG equ 0FAEh ;# ">
[; ;pic18f27j53.h: 12616: typedef union {
[; ;pic18f27j53.h: 12617: struct {
[; ;pic18f27j53.h: 12618: unsigned TXREG1 :8;
[; ;pic18f27j53.h: 12619: };
[; ;pic18f27j53.h: 12620: } TXREG1bits_t;
[; ;pic18f27j53.h: 12621: extern volatile TXREG1bits_t TXREG1bits @ 0xFAE;
[; ;pic18f27j53.h: 12629: typedef union {
[; ;pic18f27j53.h: 12630: struct {
[; ;pic18f27j53.h: 12631: unsigned TXREG1 :8;
[; ;pic18f27j53.h: 12632: };
[; ;pic18f27j53.h: 12633: } TXREGbits_t;
[; ;pic18f27j53.h: 12634: extern volatile TXREGbits_t TXREGbits @ 0xFAE;
[; ;pic18f27j53.h: 12643: extern volatile unsigned char RCREG1 @ 0xFAF;
"12645
[; ;pic18f27j53.h: 12645: asm("RCREG1 equ 0FAFh");
[; <" RCREG1 equ 0FAFh ;# ">
[; ;pic18f27j53.h: 12648: extern volatile unsigned char RCREG @ 0xFAF;
"12650
[; ;pic18f27j53.h: 12650: asm("RCREG equ 0FAFh");
[; <" RCREG equ 0FAFh ;# ">
[; ;pic18f27j53.h: 12653: typedef union {
[; ;pic18f27j53.h: 12654: struct {
[; ;pic18f27j53.h: 12655: unsigned RCREG1 :8;
[; ;pic18f27j53.h: 12656: };
[; ;pic18f27j53.h: 12657: } RCREG1bits_t;
[; ;pic18f27j53.h: 12658: extern volatile RCREG1bits_t RCREG1bits @ 0xFAF;
[; ;pic18f27j53.h: 12666: typedef union {
[; ;pic18f27j53.h: 12667: struct {
[; ;pic18f27j53.h: 12668: unsigned RCREG1 :8;
[; ;pic18f27j53.h: 12669: };
[; ;pic18f27j53.h: 12670: } RCREGbits_t;
[; ;pic18f27j53.h: 12671: extern volatile RCREGbits_t RCREGbits @ 0xFAF;
[; ;pic18f27j53.h: 12680: extern volatile unsigned char SPBRG1 @ 0xFB0;
"12682
[; ;pic18f27j53.h: 12682: asm("SPBRG1 equ 0FB0h");
[; <" SPBRG1 equ 0FB0h ;# ">
[; ;pic18f27j53.h: 12685: extern volatile unsigned char SPBRG @ 0xFB0;
"12687
[; ;pic18f27j53.h: 12687: asm("SPBRG equ 0FB0h");
[; <" SPBRG equ 0FB0h ;# ">
[; ;pic18f27j53.h: 12690: typedef union {
[; ;pic18f27j53.h: 12691: struct {
[; ;pic18f27j53.h: 12692: unsigned SPBRG1 :8;
[; ;pic18f27j53.h: 12693: };
[; ;pic18f27j53.h: 12694: } SPBRG1bits_t;
[; ;pic18f27j53.h: 12695: extern volatile SPBRG1bits_t SPBRG1bits @ 0xFB0;
[; ;pic18f27j53.h: 12703: typedef union {
[; ;pic18f27j53.h: 12704: struct {
[; ;pic18f27j53.h: 12705: unsigned SPBRG1 :8;
[; ;pic18f27j53.h: 12706: };
[; ;pic18f27j53.h: 12707: } SPBRGbits_t;
[; ;pic18f27j53.h: 12708: extern volatile SPBRGbits_t SPBRGbits @ 0xFB0;
[; ;pic18f27j53.h: 12717: extern volatile unsigned char CTMUICON @ 0xFB1;
"12719
[; ;pic18f27j53.h: 12719: asm("CTMUICON equ 0FB1h");
[; <" CTMUICON equ 0FB1h ;# ">
[; ;pic18f27j53.h: 12722: typedef union {
[; ;pic18f27j53.h: 12723: struct {
[; ;pic18f27j53.h: 12724: unsigned IRNG :2;
[; ;pic18f27j53.h: 12725: unsigned ITRIM :6;
[; ;pic18f27j53.h: 12726: };
[; ;pic18f27j53.h: 12727: struct {
[; ;pic18f27j53.h: 12728: unsigned IRNG0 :1;
[; ;pic18f27j53.h: 12729: unsigned IRNG1 :1;
[; ;pic18f27j53.h: 12730: unsigned ITRIM0 :1;
[; ;pic18f27j53.h: 12731: unsigned ITRIM1 :1;
[; ;pic18f27j53.h: 12732: unsigned ITRIM2 :1;
[; ;pic18f27j53.h: 12733: unsigned ITRIM3 :1;
[; ;pic18f27j53.h: 12734: unsigned ITRIM4 :1;
[; ;pic18f27j53.h: 12735: unsigned ITRIM5 :1;
[; ;pic18f27j53.h: 12736: };
[; ;pic18f27j53.h: 12737: } CTMUICONbits_t;
[; ;pic18f27j53.h: 12738: extern volatile CTMUICONbits_t CTMUICONbits @ 0xFB1;
[; ;pic18f27j53.h: 12792: extern volatile unsigned char CTMUCONL @ 0xFB2;
"12794
[; ;pic18f27j53.h: 12794: asm("CTMUCONL equ 0FB2h");
[; <" CTMUCONL equ 0FB2h ;# ">
[; ;pic18f27j53.h: 12797: typedef union {
[; ;pic18f27j53.h: 12798: struct {
[; ;pic18f27j53.h: 12799: unsigned EDG1STAT :1;
[; ;pic18f27j53.h: 12800: unsigned EDG2STAT :1;
[; ;pic18f27j53.h: 12801: unsigned EDG1SEL0 :1;
[; ;pic18f27j53.h: 12802: unsigned EDG1SEL1 :1;
[; ;pic18f27j53.h: 12803: unsigned EDG1POL :1;
[; ;pic18f27j53.h: 12804: unsigned EDG2SEL0 :1;
[; ;pic18f27j53.h: 12805: unsigned EDG2SEL1 :1;
[; ;pic18f27j53.h: 12806: unsigned EDG2POL :1;
[; ;pic18f27j53.h: 12807: };
[; ;pic18f27j53.h: 12808: } CTMUCONLbits_t;
[; ;pic18f27j53.h: 12809: extern volatile CTMUCONLbits_t CTMUCONLbits @ 0xFB2;
[; ;pic18f27j53.h: 12853: extern volatile unsigned char CTMUCONH @ 0xFB3;
"12855
[; ;pic18f27j53.h: 12855: asm("CTMUCONH equ 0FB3h");
[; <" CTMUCONH equ 0FB3h ;# ">
[; ;pic18f27j53.h: 12858: typedef union {
[; ;pic18f27j53.h: 12859: struct {
[; ;pic18f27j53.h: 12860: unsigned CTTRIG :1;
[; ;pic18f27j53.h: 12861: unsigned IDISSEN :1;
[; ;pic18f27j53.h: 12862: unsigned EDGSEQEN :1;
[; ;pic18f27j53.h: 12863: unsigned EDGEN :1;
[; ;pic18f27j53.h: 12864: unsigned TGEN :1;
[; ;pic18f27j53.h: 12865: unsigned CTMUSIDL :1;
[; ;pic18f27j53.h: 12866: unsigned :1;
[; ;pic18f27j53.h: 12867: unsigned CTMUEN :1;
[; ;pic18f27j53.h: 12868: };
[; ;pic18f27j53.h: 12869: } CTMUCONHbits_t;
[; ;pic18f27j53.h: 12870: extern volatile CTMUCONHbits_t CTMUCONHbits @ 0xFB3;
[; ;pic18f27j53.h: 12909: extern volatile unsigned char CCP2CON @ 0xFB4;
"12911
[; ;pic18f27j53.h: 12911: asm("CCP2CON equ 0FB4h");
[; <" CCP2CON equ 0FB4h ;# ">
[; ;pic18f27j53.h: 12914: extern volatile unsigned char ECCP2CON @ 0xFB4;
"12916
[; ;pic18f27j53.h: 12916: asm("ECCP2CON equ 0FB4h");
[; <" ECCP2CON equ 0FB4h ;# ">
[; ;pic18f27j53.h: 12919: typedef union {
[; ;pic18f27j53.h: 12920: struct {
[; ;pic18f27j53.h: 12921: unsigned CCP2M :4;
[; ;pic18f27j53.h: 12922: unsigned DC2B :2;
[; ;pic18f27j53.h: 12923: unsigned P2M :2;
[; ;pic18f27j53.h: 12924: };
[; ;pic18f27j53.h: 12925: struct {
[; ;pic18f27j53.h: 12926: unsigned CCP2M0 :1;
[; ;pic18f27j53.h: 12927: unsigned CCP2M1 :1;
[; ;pic18f27j53.h: 12928: unsigned CCP2M2 :1;
[; ;pic18f27j53.h: 12929: unsigned CCP2M3 :1;
[; ;pic18f27j53.h: 12930: unsigned DC2B0 :1;
[; ;pic18f27j53.h: 12931: unsigned DC2B1 :1;
[; ;pic18f27j53.h: 12932: unsigned P2M0 :1;
[; ;pic18f27j53.h: 12933: unsigned P2M1 :1;
[; ;pic18f27j53.h: 12934: };
[; ;pic18f27j53.h: 12935: struct {
[; ;pic18f27j53.h: 12936: unsigned :4;
[; ;pic18f27j53.h: 12937: unsigned CCP2Y :1;
[; ;pic18f27j53.h: 12938: unsigned CCP2X :1;
[; ;pic18f27j53.h: 12939: };
[; ;pic18f27j53.h: 12940: } CCP2CONbits_t;
[; ;pic18f27j53.h: 12941: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFB4;
[; ;pic18f27j53.h: 13009: typedef union {
[; ;pic18f27j53.h: 13010: struct {
[; ;pic18f27j53.h: 13011: unsigned CCP2M :4;
[; ;pic18f27j53.h: 13012: unsigned DC2B :2;
[; ;pic18f27j53.h: 13013: unsigned P2M :2;
[; ;pic18f27j53.h: 13014: };
[; ;pic18f27j53.h: 13015: struct {
[; ;pic18f27j53.h: 13016: unsigned CCP2M0 :1;
[; ;pic18f27j53.h: 13017: unsigned CCP2M1 :1;
[; ;pic18f27j53.h: 13018: unsigned CCP2M2 :1;
[; ;pic18f27j53.h: 13019: unsigned CCP2M3 :1;
[; ;pic18f27j53.h: 13020: unsigned DC2B0 :1;
[; ;pic18f27j53.h: 13021: unsigned DC2B1 :1;
[; ;pic18f27j53.h: 13022: unsigned P2M0 :1;
[; ;pic18f27j53.h: 13023: unsigned P2M1 :1;
[; ;pic18f27j53.h: 13024: };
[; ;pic18f27j53.h: 13025: struct {
[; ;pic18f27j53.h: 13026: unsigned :4;
[; ;pic18f27j53.h: 13027: unsigned CCP2Y :1;
[; ;pic18f27j53.h: 13028: unsigned CCP2X :1;
[; ;pic18f27j53.h: 13029: };
[; ;pic18f27j53.h: 13030: } ECCP2CONbits_t;
[; ;pic18f27j53.h: 13031: extern volatile ECCP2CONbits_t ECCP2CONbits @ 0xFB4;
[; ;pic18f27j53.h: 13100: extern volatile unsigned short CCPR2 @ 0xFB5;
"13102
[; ;pic18f27j53.h: 13102: asm("CCPR2 equ 0FB5h");
[; <" CCPR2 equ 0FB5h ;# ">
[; ;pic18f27j53.h: 13106: extern volatile unsigned char CCPR2L @ 0xFB5;
"13108
[; ;pic18f27j53.h: 13108: asm("CCPR2L equ 0FB5h");
[; <" CCPR2L equ 0FB5h ;# ">
[; ;pic18f27j53.h: 13111: typedef union {
[; ;pic18f27j53.h: 13112: struct {
[; ;pic18f27j53.h: 13113: unsigned CCPR2L :8;
[; ;pic18f27j53.h: 13114: };
[; ;pic18f27j53.h: 13115: } CCPR2Lbits_t;
[; ;pic18f27j53.h: 13116: extern volatile CCPR2Lbits_t CCPR2Lbits @ 0xFB5;
[; ;pic18f27j53.h: 13125: extern volatile unsigned char CCPR2H @ 0xFB6;
"13127
[; ;pic18f27j53.h: 13127: asm("CCPR2H equ 0FB6h");
[; <" CCPR2H equ 0FB6h ;# ">
[; ;pic18f27j53.h: 13130: typedef union {
[; ;pic18f27j53.h: 13131: struct {
[; ;pic18f27j53.h: 13132: unsigned CCPR2H :8;
[; ;pic18f27j53.h: 13133: };
[; ;pic18f27j53.h: 13134: } CCPR2Hbits_t;
[; ;pic18f27j53.h: 13135: extern volatile CCPR2Hbits_t CCPR2Hbits @ 0xFB6;
[; ;pic18f27j53.h: 13144: extern volatile unsigned char ECCP2DEL @ 0xFB7;
"13146
[; ;pic18f27j53.h: 13146: asm("ECCP2DEL equ 0FB7h");
[; <" ECCP2DEL equ 0FB7h ;# ">
[; ;pic18f27j53.h: 13149: extern volatile unsigned char PWM2CON @ 0xFB7;
"13151
[; ;pic18f27j53.h: 13151: asm("PWM2CON equ 0FB7h");
[; <" PWM2CON equ 0FB7h ;# ">
[; ;pic18f27j53.h: 13154: typedef union {
[; ;pic18f27j53.h: 13155: struct {
[; ;pic18f27j53.h: 13156: unsigned P2DC :7;
[; ;pic18f27j53.h: 13157: unsigned P2RSEN :1;
[; ;pic18f27j53.h: 13158: };
[; ;pic18f27j53.h: 13159: struct {
[; ;pic18f27j53.h: 13160: unsigned P2DC0 :1;
[; ;pic18f27j53.h: 13161: unsigned P2DC1 :1;
[; ;pic18f27j53.h: 13162: unsigned P2DC2 :1;
[; ;pic18f27j53.h: 13163: unsigned P2DC3 :1;
[; ;pic18f27j53.h: 13164: unsigned P2DC4 :1;
[; ;pic18f27j53.h: 13165: unsigned P2DC5 :1;
[; ;pic18f27j53.h: 13166: unsigned P2DC6 :1;
[; ;pic18f27j53.h: 13167: };
[; ;pic18f27j53.h: 13168: } ECCP2DELbits_t;
[; ;pic18f27j53.h: 13169: extern volatile ECCP2DELbits_t ECCP2DELbits @ 0xFB7;
[; ;pic18f27j53.h: 13217: typedef union {
[; ;pic18f27j53.h: 13218: struct {
[; ;pic18f27j53.h: 13219: unsigned P2DC :7;
[; ;pic18f27j53.h: 13220: unsigned P2RSEN :1;
[; ;pic18f27j53.h: 13221: };
[; ;pic18f27j53.h: 13222: struct {
[; ;pic18f27j53.h: 13223: unsigned P2DC0 :1;
[; ;pic18f27j53.h: 13224: unsigned P2DC1 :1;
[; ;pic18f27j53.h: 13225: unsigned P2DC2 :1;
[; ;pic18f27j53.h: 13226: unsigned P2DC3 :1;
[; ;pic18f27j53.h: 13227: unsigned P2DC4 :1;
[; ;pic18f27j53.h: 13228: unsigned P2DC5 :1;
[; ;pic18f27j53.h: 13229: unsigned P2DC6 :1;
[; ;pic18f27j53.h: 13230: };
[; ;pic18f27j53.h: 13231: } PWM2CONbits_t;
[; ;pic18f27j53.h: 13232: extern volatile PWM2CONbits_t PWM2CONbits @ 0xFB7;
[; ;pic18f27j53.h: 13281: extern volatile unsigned char ECCP2AS @ 0xFB8;
"13283
[; ;pic18f27j53.h: 13283: asm("ECCP2AS equ 0FB8h");
[; <" ECCP2AS equ 0FB8h ;# ">
[; ;pic18f27j53.h: 13286: typedef union {
[; ;pic18f27j53.h: 13287: struct {
[; ;pic18f27j53.h: 13288: unsigned PSS2BD :2;
[; ;pic18f27j53.h: 13289: unsigned PSS2AC :2;
[; ;pic18f27j53.h: 13290: unsigned ECCP2AS :3;
[; ;pic18f27j53.h: 13291: unsigned ECCP2ASE :1;
[; ;pic18f27j53.h: 13292: };
[; ;pic18f27j53.h: 13293: struct {
[; ;pic18f27j53.h: 13294: unsigned PSS2BD0 :1;
[; ;pic18f27j53.h: 13295: unsigned PSS2BD1 :1;
[; ;pic18f27j53.h: 13296: unsigned PSS2AC0 :1;
[; ;pic18f27j53.h: 13297: unsigned PSS2AC1 :1;
[; ;pic18f27j53.h: 13298: unsigned ECCP2AS0 :1;
[; ;pic18f27j53.h: 13299: unsigned ECCP2AS1 :1;
[; ;pic18f27j53.h: 13300: unsigned ECCP2AS2 :1;
[; ;pic18f27j53.h: 13301: };
[; ;pic18f27j53.h: 13302: } ECCP2ASbits_t;
[; ;pic18f27j53.h: 13303: extern volatile ECCP2ASbits_t ECCP2ASbits @ 0xFB8;
[; ;pic18f27j53.h: 13362: extern volatile unsigned char PSTR2CON @ 0xFB9;
"13364
[; ;pic18f27j53.h: 13364: asm("PSTR2CON equ 0FB9h");
[; <" PSTR2CON equ 0FB9h ;# ">
[; ;pic18f27j53.h: 13367: typedef union {
[; ;pic18f27j53.h: 13368: struct {
[; ;pic18f27j53.h: 13369: unsigned STRA :1;
[; ;pic18f27j53.h: 13370: unsigned STRB :1;
[; ;pic18f27j53.h: 13371: unsigned STRC :1;
[; ;pic18f27j53.h: 13372: unsigned STRD :1;
[; ;pic18f27j53.h: 13373: unsigned STRSYNC :1;
[; ;pic18f27j53.h: 13374: unsigned :1;
[; ;pic18f27j53.h: 13375: unsigned CMPL0 :1;
[; ;pic18f27j53.h: 13376: unsigned CMPL1 :1;
[; ;pic18f27j53.h: 13377: };
[; ;pic18f27j53.h: 13378: struct {
[; ;pic18f27j53.h: 13379: unsigned P2DC0 :1;
[; ;pic18f27j53.h: 13380: unsigned P2DC1 :1;
[; ;pic18f27j53.h: 13381: unsigned P2DC2 :1;
[; ;pic18f27j53.h: 13382: unsigned P2DC3 :1;
[; ;pic18f27j53.h: 13383: unsigned P2DC4 :1;
[; ;pic18f27j53.h: 13384: unsigned P2DC5 :1;
[; ;pic18f27j53.h: 13385: unsigned P2DC6 :1;
[; ;pic18f27j53.h: 13386: };
[; ;pic18f27j53.h: 13387: struct {
[; ;pic18f27j53.h: 13388: unsigned :6;
[; ;pic18f27j53.h: 13389: unsigned CMPL02 :1;
[; ;pic18f27j53.h: 13390: };
[; ;pic18f27j53.h: 13391: struct {
[; ;pic18f27j53.h: 13392: unsigned :7;
[; ;pic18f27j53.h: 13393: unsigned CMPL12 :1;
[; ;pic18f27j53.h: 13394: };
[; ;pic18f27j53.h: 13395: struct {
[; ;pic18f27j53.h: 13396: unsigned P2DC02 :1;
[; ;pic18f27j53.h: 13397: };
[; ;pic18f27j53.h: 13398: struct {
[; ;pic18f27j53.h: 13399: unsigned P2DC0CON :1;
[; ;pic18f27j53.h: 13400: };
[; ;pic18f27j53.h: 13401: struct {
[; ;pic18f27j53.h: 13402: unsigned :1;
[; ;pic18f27j53.h: 13403: unsigned P2DC12 :1;
[; ;pic18f27j53.h: 13404: };
[; ;pic18f27j53.h: 13405: struct {
[; ;pic18f27j53.h: 13406: unsigned :1;
[; ;pic18f27j53.h: 13407: unsigned P2DC1CON :1;
[; ;pic18f27j53.h: 13408: };
[; ;pic18f27j53.h: 13409: struct {
[; ;pic18f27j53.h: 13410: unsigned :2;
[; ;pic18f27j53.h: 13411: unsigned P2DC22 :1;
[; ;pic18f27j53.h: 13412: };
[; ;pic18f27j53.h: 13413: struct {
[; ;pic18f27j53.h: 13414: unsigned :2;
[; ;pic18f27j53.h: 13415: unsigned P2DC2CON :1;
[; ;pic18f27j53.h: 13416: };
[; ;pic18f27j53.h: 13417: struct {
[; ;pic18f27j53.h: 13418: unsigned :3;
[; ;pic18f27j53.h: 13419: unsigned P2DC32 :1;
[; ;pic18f27j53.h: 13420: };
[; ;pic18f27j53.h: 13421: struct {
[; ;pic18f27j53.h: 13422: unsigned :3;
[; ;pic18f27j53.h: 13423: unsigned P2DC3CON :1;
[; ;pic18f27j53.h: 13424: };
[; ;pic18f27j53.h: 13425: struct {
[; ;pic18f27j53.h: 13426: unsigned :4;
[; ;pic18f27j53.h: 13427: unsigned P2DC42 :1;
[; ;pic18f27j53.h: 13428: };
[; ;pic18f27j53.h: 13429: struct {
[; ;pic18f27j53.h: 13430: unsigned :4;
[; ;pic18f27j53.h: 13431: unsigned P2DC4CON :1;
[; ;pic18f27j53.h: 13432: };
[; ;pic18f27j53.h: 13433: struct {
[; ;pic18f27j53.h: 13434: unsigned :5;
[; ;pic18f27j53.h: 13435: unsigned P2DC52 :1;
[; ;pic18f27j53.h: 13436: };
[; ;pic18f27j53.h: 13437: struct {
[; ;pic18f27j53.h: 13438: unsigned :5;
[; ;pic18f27j53.h: 13439: unsigned P2DC5CON :1;
[; ;pic18f27j53.h: 13440: };
[; ;pic18f27j53.h: 13441: struct {
[; ;pic18f27j53.h: 13442: unsigned :6;
[; ;pic18f27j53.h: 13443: unsigned P2DC62 :1;
[; ;pic18f27j53.h: 13444: };
[; ;pic18f27j53.h: 13445: struct {
[; ;pic18f27j53.h: 13446: unsigned :6;
[; ;pic18f27j53.h: 13447: unsigned P2DC6CON :1;
[; ;pic18f27j53.h: 13448: };
[; ;pic18f27j53.h: 13449: struct {
[; ;pic18f27j53.h: 13450: unsigned STRA2 :1;
[; ;pic18f27j53.h: 13451: };
[; ;pic18f27j53.h: 13452: struct {
[; ;pic18f27j53.h: 13453: unsigned :1;
[; ;pic18f27j53.h: 13454: unsigned STRB2 :1;
[; ;pic18f27j53.h: 13455: };
[; ;pic18f27j53.h: 13456: struct {
[; ;pic18f27j53.h: 13457: unsigned :2;
[; ;pic18f27j53.h: 13458: unsigned STRC2 :1;
[; ;pic18f27j53.h: 13459: };
[; ;pic18f27j53.h: 13460: struct {
[; ;pic18f27j53.h: 13461: unsigned :3;
[; ;pic18f27j53.h: 13462: unsigned STRD2 :1;
[; ;pic18f27j53.h: 13463: };
[; ;pic18f27j53.h: 13464: struct {
[; ;pic18f27j53.h: 13465: unsigned :4;
[; ;pic18f27j53.h: 13466: unsigned STRSYNC2 :1;
[; ;pic18f27j53.h: 13467: };
[; ;pic18f27j53.h: 13468: } PSTR2CONbits_t;
[; ;pic18f27j53.h: 13469: extern volatile PSTR2CONbits_t PSTR2CONbits @ 0xFB9;
[; ;pic18f27j53.h: 13648: extern volatile unsigned char CCP1CON @ 0xFBA;
"13650
[; ;pic18f27j53.h: 13650: asm("CCP1CON equ 0FBAh");
[; <" CCP1CON equ 0FBAh ;# ">
[; ;pic18f27j53.h: 13653: extern volatile unsigned char ECCP1CON @ 0xFBA;
"13655
[; ;pic18f27j53.h: 13655: asm("ECCP1CON equ 0FBAh");
[; <" ECCP1CON equ 0FBAh ;# ">
[; ;pic18f27j53.h: 13658: typedef union {
[; ;pic18f27j53.h: 13659: struct {
[; ;pic18f27j53.h: 13660: unsigned CCP1M :4;
[; ;pic18f27j53.h: 13661: unsigned DC1B :2;
[; ;pic18f27j53.h: 13662: unsigned P1M :2;
[; ;pic18f27j53.h: 13663: };
[; ;pic18f27j53.h: 13664: struct {
[; ;pic18f27j53.h: 13665: unsigned CCP1M0 :1;
[; ;pic18f27j53.h: 13666: unsigned CCP1M1 :1;
[; ;pic18f27j53.h: 13667: unsigned CCP1M2 :1;
[; ;pic18f27j53.h: 13668: unsigned CCP1M3 :1;
[; ;pic18f27j53.h: 13669: unsigned DC1B0 :1;
[; ;pic18f27j53.h: 13670: unsigned DC1B1 :1;
[; ;pic18f27j53.h: 13671: unsigned P1M0 :1;
[; ;pic18f27j53.h: 13672: unsigned P1M1 :1;
[; ;pic18f27j53.h: 13673: };
[; ;pic18f27j53.h: 13674: struct {
[; ;pic18f27j53.h: 13675: unsigned :4;
[; ;pic18f27j53.h: 13676: unsigned CCP1Y :1;
[; ;pic18f27j53.h: 13677: unsigned CCP1X :1;
[; ;pic18f27j53.h: 13678: };
[; ;pic18f27j53.h: 13679: } CCP1CONbits_t;
[; ;pic18f27j53.h: 13680: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBA;
[; ;pic18f27j53.h: 13748: typedef union {
[; ;pic18f27j53.h: 13749: struct {
[; ;pic18f27j53.h: 13750: unsigned CCP1M :4;
[; ;pic18f27j53.h: 13751: unsigned DC1B :2;
[; ;pic18f27j53.h: 13752: unsigned P1M :2;
[; ;pic18f27j53.h: 13753: };
[; ;pic18f27j53.h: 13754: struct {
[; ;pic18f27j53.h: 13755: unsigned CCP1M0 :1;
[; ;pic18f27j53.h: 13756: unsigned CCP1M1 :1;
[; ;pic18f27j53.h: 13757: unsigned CCP1M2 :1;
[; ;pic18f27j53.h: 13758: unsigned CCP1M3 :1;
[; ;pic18f27j53.h: 13759: unsigned DC1B0 :1;
[; ;pic18f27j53.h: 13760: unsigned DC1B1 :1;
[; ;pic18f27j53.h: 13761: unsigned P1M0 :1;
[; ;pic18f27j53.h: 13762: unsigned P1M1 :1;
[; ;pic18f27j53.h: 13763: };
[; ;pic18f27j53.h: 13764: struct {
[; ;pic18f27j53.h: 13765: unsigned :4;
[; ;pic18f27j53.h: 13766: unsigned CCP1Y :1;
[; ;pic18f27j53.h: 13767: unsigned CCP1X :1;
[; ;pic18f27j53.h: 13768: };
[; ;pic18f27j53.h: 13769: } ECCP1CONbits_t;
[; ;pic18f27j53.h: 13770: extern volatile ECCP1CONbits_t ECCP1CONbits @ 0xFBA;
[; ;pic18f27j53.h: 13839: extern volatile unsigned short CCPR1 @ 0xFBB;
"13841
[; ;pic18f27j53.h: 13841: asm("CCPR1 equ 0FBBh");
[; <" CCPR1 equ 0FBBh ;# ">
[; ;pic18f27j53.h: 13845: extern volatile unsigned char CCPR1L @ 0xFBB;
"13847
[; ;pic18f27j53.h: 13847: asm("CCPR1L equ 0FBBh");
[; <" CCPR1L equ 0FBBh ;# ">
[; ;pic18f27j53.h: 13850: typedef union {
[; ;pic18f27j53.h: 13851: struct {
[; ;pic18f27j53.h: 13852: unsigned CCPR1L :8;
[; ;pic18f27j53.h: 13853: };
[; ;pic18f27j53.h: 13854: } CCPR1Lbits_t;
[; ;pic18f27j53.h: 13855: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0xFBB;
[; ;pic18f27j53.h: 13864: extern volatile unsigned char CCPR1H @ 0xFBC;
"13866
[; ;pic18f27j53.h: 13866: asm("CCPR1H equ 0FBCh");
[; <" CCPR1H equ 0FBCh ;# ">
[; ;pic18f27j53.h: 13869: typedef union {
[; ;pic18f27j53.h: 13870: struct {
[; ;pic18f27j53.h: 13871: unsigned CCPR1H :8;
[; ;pic18f27j53.h: 13872: };
[; ;pic18f27j53.h: 13873: } CCPR1Hbits_t;
[; ;pic18f27j53.h: 13874: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0xFBC;
[; ;pic18f27j53.h: 13883: extern volatile unsigned char ECCP1DEL @ 0xFBD;
"13885
[; ;pic18f27j53.h: 13885: asm("ECCP1DEL equ 0FBDh");
[; <" ECCP1DEL equ 0FBDh ;# ">
[; ;pic18f27j53.h: 13888: extern volatile unsigned char PWM1CON @ 0xFBD;
"13890
[; ;pic18f27j53.h: 13890: asm("PWM1CON equ 0FBDh");
[; <" PWM1CON equ 0FBDh ;# ">
[; ;pic18f27j53.h: 13893: typedef union {
[; ;pic18f27j53.h: 13894: struct {
[; ;pic18f27j53.h: 13895: unsigned P1DC :7;
[; ;pic18f27j53.h: 13896: unsigned P1RSEN :1;
[; ;pic18f27j53.h: 13897: };
[; ;pic18f27j53.h: 13898: struct {
[; ;pic18f27j53.h: 13899: unsigned P1DC0 :1;
[; ;pic18f27j53.h: 13900: unsigned P1DC1 :1;
[; ;pic18f27j53.h: 13901: unsigned P1DC2 :1;
[; ;pic18f27j53.h: 13902: unsigned P1DC3 :1;
[; ;pic18f27j53.h: 13903: unsigned P1DC4 :1;
[; ;pic18f27j53.h: 13904: unsigned P1DC5 :1;
[; ;pic18f27j53.h: 13905: unsigned P1DC6 :1;
[; ;pic18f27j53.h: 13906: };
[; ;pic18f27j53.h: 13907: } ECCP1DELbits_t;
[; ;pic18f27j53.h: 13908: extern volatile ECCP1DELbits_t ECCP1DELbits @ 0xFBD;
[; ;pic18f27j53.h: 13956: typedef union {
[; ;pic18f27j53.h: 13957: struct {
[; ;pic18f27j53.h: 13958: unsigned P1DC :7;
[; ;pic18f27j53.h: 13959: unsigned P1RSEN :1;
[; ;pic18f27j53.h: 13960: };
[; ;pic18f27j53.h: 13961: struct {
[; ;pic18f27j53.h: 13962: unsigned P1DC0 :1;
[; ;pic18f27j53.h: 13963: unsigned P1DC1 :1;
[; ;pic18f27j53.h: 13964: unsigned P1DC2 :1;
[; ;pic18f27j53.h: 13965: unsigned P1DC3 :1;
[; ;pic18f27j53.h: 13966: unsigned P1DC4 :1;
[; ;pic18f27j53.h: 13967: unsigned P1DC5 :1;
[; ;pic18f27j53.h: 13968: unsigned P1DC6 :1;
[; ;pic18f27j53.h: 13969: };
[; ;pic18f27j53.h: 13970: } PWM1CONbits_t;
[; ;pic18f27j53.h: 13971: extern volatile PWM1CONbits_t PWM1CONbits @ 0xFBD;
[; ;pic18f27j53.h: 14020: extern volatile unsigned char ECCP1AS @ 0xFBE;
"14022
[; ;pic18f27j53.h: 14022: asm("ECCP1AS equ 0FBEh");
[; <" ECCP1AS equ 0FBEh ;# ">
[; ;pic18f27j53.h: 14025: typedef union {
[; ;pic18f27j53.h: 14026: struct {
[; ;pic18f27j53.h: 14027: unsigned PSS1BD :2;
[; ;pic18f27j53.h: 14028: unsigned PSS1AC :2;
[; ;pic18f27j53.h: 14029: unsigned ECCP1AS :3;
[; ;pic18f27j53.h: 14030: unsigned ECCP1ASE :1;
[; ;pic18f27j53.h: 14031: };
[; ;pic18f27j53.h: 14032: struct {
[; ;pic18f27j53.h: 14033: unsigned PSS1BD0 :1;
[; ;pic18f27j53.h: 14034: unsigned PSS1BD1 :1;
[; ;pic18f27j53.h: 14035: unsigned PSS1AC0 :1;
[; ;pic18f27j53.h: 14036: unsigned PSS1AC1 :1;
[; ;pic18f27j53.h: 14037: unsigned ECCP1AS0 :1;
[; ;pic18f27j53.h: 14038: unsigned ECCP1AS1 :1;
[; ;pic18f27j53.h: 14039: unsigned ECCP1AS2 :1;
[; ;pic18f27j53.h: 14040: };
[; ;pic18f27j53.h: 14041: } ECCP1ASbits_t;
[; ;pic18f27j53.h: 14042: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFBE;
[; ;pic18f27j53.h: 14101: extern volatile unsigned char PSTR1CON @ 0xFBF;
"14103
[; ;pic18f27j53.h: 14103: asm("PSTR1CON equ 0FBFh");
[; <" PSTR1CON equ 0FBFh ;# ">
[; ;pic18f27j53.h: 14106: typedef union {
[; ;pic18f27j53.h: 14107: struct {
[; ;pic18f27j53.h: 14108: unsigned STRA :1;
[; ;pic18f27j53.h: 14109: unsigned STRB :1;
[; ;pic18f27j53.h: 14110: unsigned STRC :1;
[; ;pic18f27j53.h: 14111: unsigned STRD :1;
[; ;pic18f27j53.h: 14112: unsigned STRSYNC :1;
[; ;pic18f27j53.h: 14113: unsigned :1;
[; ;pic18f27j53.h: 14114: unsigned CMPL0 :1;
[; ;pic18f27j53.h: 14115: unsigned CMPL1 :1;
[; ;pic18f27j53.h: 14116: };
[; ;pic18f27j53.h: 14117: } PSTR1CONbits_t;
[; ;pic18f27j53.h: 14118: extern volatile PSTR1CONbits_t PSTR1CONbits @ 0xFBF;
[; ;pic18f27j53.h: 14157: extern volatile unsigned char WDTCON @ 0xFC0;
"14159
[; ;pic18f27j53.h: 14159: asm("WDTCON equ 0FC0h");
[; <" WDTCON equ 0FC0h ;# ">
[; ;pic18f27j53.h: 14162: typedef union {
[; ;pic18f27j53.h: 14163: struct {
[; ;pic18f27j53.h: 14164: unsigned SWDTEN :1;
[; ;pic18f27j53.h: 14165: unsigned ULPSINK :1;
[; ;pic18f27j53.h: 14166: unsigned ULPEN :1;
[; ;pic18f27j53.h: 14167: unsigned DS :1;
[; ;pic18f27j53.h: 14168: unsigned VBGOE :1;
[; ;pic18f27j53.h: 14169: unsigned ULPLVL :1;
[; ;pic18f27j53.h: 14170: unsigned LVDSTAT :1;
[; ;pic18f27j53.h: 14171: unsigned REGSLP :1;
[; ;pic18f27j53.h: 14172: };
[; ;pic18f27j53.h: 14173: struct {
[; ;pic18f27j53.h: 14174: unsigned SWDTE :1;
[; ;pic18f27j53.h: 14175: };
[; ;pic18f27j53.h: 14176: } WDTCONbits_t;
[; ;pic18f27j53.h: 14177: extern volatile WDTCONbits_t WDTCONbits @ 0xFC0;
[; ;pic18f27j53.h: 14226: extern volatile unsigned char ADCON1 @ 0xFC1;
"14228
[; ;pic18f27j53.h: 14228: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f27j53.h: 14231: typedef union {
[; ;pic18f27j53.h: 14232: struct {
[; ;pic18f27j53.h: 14233: unsigned ADCS :3;
[; ;pic18f27j53.h: 14234: unsigned ACQT :3;
[; ;pic18f27j53.h: 14235: unsigned ADCAL :1;
[; ;pic18f27j53.h: 14236: unsigned ADFM :1;
[; ;pic18f27j53.h: 14237: };
[; ;pic18f27j53.h: 14238: struct {
[; ;pic18f27j53.h: 14239: unsigned ADCS0 :1;
[; ;pic18f27j53.h: 14240: unsigned ADCS1 :1;
[; ;pic18f27j53.h: 14241: unsigned ADCS2 :1;
[; ;pic18f27j53.h: 14242: unsigned ACQT0 :1;
[; ;pic18f27j53.h: 14243: unsigned ACQT1 :1;
[; ;pic18f27j53.h: 14244: unsigned ACQT2 :1;
[; ;pic18f27j53.h: 14245: };
[; ;pic18f27j53.h: 14246: struct {
[; ;pic18f27j53.h: 14247: unsigned :3;
[; ;pic18f27j53.h: 14248: unsigned CHSN3 :1;
[; ;pic18f27j53.h: 14249: };
[; ;pic18f27j53.h: 14250: struct {
[; ;pic18f27j53.h: 14251: unsigned :4;
[; ;pic18f27j53.h: 14252: unsigned VCFG01 :1;
[; ;pic18f27j53.h: 14253: };
[; ;pic18f27j53.h: 14254: struct {
[; ;pic18f27j53.h: 14255: unsigned :5;
[; ;pic18f27j53.h: 14256: unsigned VCFG11 :1;
[; ;pic18f27j53.h: 14257: };
[; ;pic18f27j53.h: 14258: } ADCON1bits_t;
[; ;pic18f27j53.h: 14259: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f27j53.h: 14328: extern volatile unsigned char ADCON0 @ 0xFC2;
"14330
[; ;pic18f27j53.h: 14330: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f27j53.h: 14333: typedef union {
[; ;pic18f27j53.h: 14334: struct {
[; ;pic18f27j53.h: 14335: unsigned :1;
[; ;pic18f27j53.h: 14336: unsigned GO_NOT_DONE :1;
[; ;pic18f27j53.h: 14337: };
[; ;pic18f27j53.h: 14338: struct {
[; ;pic18f27j53.h: 14339: unsigned ADON :1;
[; ;pic18f27j53.h: 14340: unsigned GO_nDONE :1;
[; ;pic18f27j53.h: 14341: unsigned CHS :4;
[; ;pic18f27j53.h: 14342: unsigned VCFG :2;
[; ;pic18f27j53.h: 14343: };
[; ;pic18f27j53.h: 14344: struct {
[; ;pic18f27j53.h: 14345: unsigned :1;
[; ;pic18f27j53.h: 14346: unsigned GO_DONE :1;
[; ;pic18f27j53.h: 14347: unsigned CHS0 :1;
[; ;pic18f27j53.h: 14348: unsigned CHS1 :1;
[; ;pic18f27j53.h: 14349: unsigned CHS2 :1;
[; ;pic18f27j53.h: 14350: unsigned CHS3 :1;
[; ;pic18f27j53.h: 14351: unsigned VCFG0 :1;
[; ;pic18f27j53.h: 14352: unsigned VCFG1 :1;
[; ;pic18f27j53.h: 14353: };
[; ;pic18f27j53.h: 14354: struct {
[; ;pic18f27j53.h: 14355: unsigned :1;
[; ;pic18f27j53.h: 14356: unsigned DONE :1;
[; ;pic18f27j53.h: 14357: };
[; ;pic18f27j53.h: 14358: struct {
[; ;pic18f27j53.h: 14359: unsigned :1;
[; ;pic18f27j53.h: 14360: unsigned GO :1;
[; ;pic18f27j53.h: 14361: };
[; ;pic18f27j53.h: 14362: struct {
[; ;pic18f27j53.h: 14363: unsigned :1;
[; ;pic18f27j53.h: 14364: unsigned NOT_DONE :1;
[; ;pic18f27j53.h: 14365: };
[; ;pic18f27j53.h: 14366: struct {
[; ;pic18f27j53.h: 14367: unsigned :1;
[; ;pic18f27j53.h: 14368: unsigned nDONE :1;
[; ;pic18f27j53.h: 14369: };
[; ;pic18f27j53.h: 14370: struct {
[; ;pic18f27j53.h: 14371: unsigned :7;
[; ;pic18f27j53.h: 14372: unsigned ADCAL :1;
[; ;pic18f27j53.h: 14373: };
[; ;pic18f27j53.h: 14374: struct {
[; ;pic18f27j53.h: 14375: unsigned :1;
[; ;pic18f27j53.h: 14376: unsigned GODONE :1;
[; ;pic18f27j53.h: 14377: };
[; ;pic18f27j53.h: 14378: } ADCON0bits_t;
[; ;pic18f27j53.h: 14379: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f27j53.h: 14473: extern volatile unsigned short ADRES @ 0xFC3;
"14475
[; ;pic18f27j53.h: 14475: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f27j53.h: 14479: extern volatile unsigned char ADRESL @ 0xFC3;
"14481
[; ;pic18f27j53.h: 14481: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f27j53.h: 14484: typedef union {
[; ;pic18f27j53.h: 14485: struct {
[; ;pic18f27j53.h: 14486: unsigned ADRESL :8;
[; ;pic18f27j53.h: 14487: };
[; ;pic18f27j53.h: 14488: } ADRESLbits_t;
[; ;pic18f27j53.h: 14489: extern volatile ADRESLbits_t ADRESLbits @ 0xFC3;
[; ;pic18f27j53.h: 14498: extern volatile unsigned char ADRESH @ 0xFC4;
"14500
[; ;pic18f27j53.h: 14500: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f27j53.h: 14503: typedef union {
[; ;pic18f27j53.h: 14504: struct {
[; ;pic18f27j53.h: 14505: unsigned ADRESH :8;
[; ;pic18f27j53.h: 14506: };
[; ;pic18f27j53.h: 14507: } ADRESHbits_t;
[; ;pic18f27j53.h: 14508: extern volatile ADRESHbits_t ADRESHbits @ 0xFC4;
[; ;pic18f27j53.h: 14517: extern volatile unsigned char SSP1CON2 @ 0xFC5;
"14519
[; ;pic18f27j53.h: 14519: asm("SSP1CON2 equ 0FC5h");
[; <" SSP1CON2 equ 0FC5h ;# ">
[; ;pic18f27j53.h: 14522: extern volatile unsigned char SSPCON2 @ 0xFC5;
"14524
[; ;pic18f27j53.h: 14524: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f27j53.h: 14527: typedef union {
[; ;pic18f27j53.h: 14528: struct {
[; ;pic18f27j53.h: 14529: unsigned SEN :1;
[; ;pic18f27j53.h: 14530: unsigned RSEN :1;
[; ;pic18f27j53.h: 14531: unsigned PEN :1;
[; ;pic18f27j53.h: 14532: unsigned RCEN :1;
[; ;pic18f27j53.h: 14533: unsigned ACKEN :1;
[; ;pic18f27j53.h: 14534: unsigned ACKDT :1;
[; ;pic18f27j53.h: 14535: unsigned ACKSTAT :1;
[; ;pic18f27j53.h: 14536: unsigned GCEN :1;
[; ;pic18f27j53.h: 14537: };
[; ;pic18f27j53.h: 14538: struct {
[; ;pic18f27j53.h: 14539: unsigned :1;
[; ;pic18f27j53.h: 14540: unsigned ADMSK1 :1;
[; ;pic18f27j53.h: 14541: unsigned ADMSK2 :1;
[; ;pic18f27j53.h: 14542: unsigned ADMSK3 :1;
[; ;pic18f27j53.h: 14543: unsigned ADMSK4 :1;
[; ;pic18f27j53.h: 14544: unsigned ADMSK5 :1;
[; ;pic18f27j53.h: 14545: };
[; ;pic18f27j53.h: 14546: struct {
[; ;pic18f27j53.h: 14547: unsigned :5;
[; ;pic18f27j53.h: 14548: unsigned ACKDT1 :1;
[; ;pic18f27j53.h: 14549: };
[; ;pic18f27j53.h: 14550: struct {
[; ;pic18f27j53.h: 14551: unsigned :4;
[; ;pic18f27j53.h: 14552: unsigned ACKEN1 :1;
[; ;pic18f27j53.h: 14553: };
[; ;pic18f27j53.h: 14554: struct {
[; ;pic18f27j53.h: 14555: unsigned :6;
[; ;pic18f27j53.h: 14556: unsigned ACKSTAT1 :1;
[; ;pic18f27j53.h: 14557: };
[; ;pic18f27j53.h: 14558: struct {
[; ;pic18f27j53.h: 14559: unsigned :1;
[; ;pic18f27j53.h: 14560: unsigned ADMSK11 :1;
[; ;pic18f27j53.h: 14561: };
[; ;pic18f27j53.h: 14562: struct {
[; ;pic18f27j53.h: 14563: unsigned :2;
[; ;pic18f27j53.h: 14564: unsigned ADMSK21 :1;
[; ;pic18f27j53.h: 14565: };
[; ;pic18f27j53.h: 14566: struct {
[; ;pic18f27j53.h: 14567: unsigned :3;
[; ;pic18f27j53.h: 14568: unsigned ADMSK31 :1;
[; ;pic18f27j53.h: 14569: };
[; ;pic18f27j53.h: 14570: struct {
[; ;pic18f27j53.h: 14571: unsigned :4;
[; ;pic18f27j53.h: 14572: unsigned ADMSK41 :1;
[; ;pic18f27j53.h: 14573: };
[; ;pic18f27j53.h: 14574: struct {
[; ;pic18f27j53.h: 14575: unsigned :5;
[; ;pic18f27j53.h: 14576: unsigned ADMSK51 :1;
[; ;pic18f27j53.h: 14577: };
[; ;pic18f27j53.h: 14578: struct {
[; ;pic18f27j53.h: 14579: unsigned :7;
[; ;pic18f27j53.h: 14580: unsigned GCEN1 :1;
[; ;pic18f27j53.h: 14581: };
[; ;pic18f27j53.h: 14582: struct {
[; ;pic18f27j53.h: 14583: unsigned :2;
[; ;pic18f27j53.h: 14584: unsigned PEN1 :1;
[; ;pic18f27j53.h: 14585: };
[; ;pic18f27j53.h: 14586: struct {
[; ;pic18f27j53.h: 14587: unsigned :3;
[; ;pic18f27j53.h: 14588: unsigned RCEN1 :1;
[; ;pic18f27j53.h: 14589: };
[; ;pic18f27j53.h: 14590: struct {
[; ;pic18f27j53.h: 14591: unsigned :1;
[; ;pic18f27j53.h: 14592: unsigned RSEN1 :1;
[; ;pic18f27j53.h: 14593: };
[; ;pic18f27j53.h: 14594: struct {
[; ;pic18f27j53.h: 14595: unsigned SEN1 :1;
[; ;pic18f27j53.h: 14596: };
[; ;pic18f27j53.h: 14597: } SSP1CON2bits_t;
[; ;pic18f27j53.h: 14598: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0xFC5;
[; ;pic18f27j53.h: 14731: typedef union {
[; ;pic18f27j53.h: 14732: struct {
[; ;pic18f27j53.h: 14733: unsigned SEN :1;
[; ;pic18f27j53.h: 14734: unsigned RSEN :1;
[; ;pic18f27j53.h: 14735: unsigned PEN :1;
[; ;pic18f27j53.h: 14736: unsigned RCEN :1;
[; ;pic18f27j53.h: 14737: unsigned ACKEN :1;
[; ;pic18f27j53.h: 14738: unsigned ACKDT :1;
[; ;pic18f27j53.h: 14739: unsigned ACKSTAT :1;
[; ;pic18f27j53.h: 14740: unsigned GCEN :1;
[; ;pic18f27j53.h: 14741: };
[; ;pic18f27j53.h: 14742: struct {
[; ;pic18f27j53.h: 14743: unsigned :1;
[; ;pic18f27j53.h: 14744: unsigned ADMSK1 :1;
[; ;pic18f27j53.h: 14745: unsigned ADMSK2 :1;
[; ;pic18f27j53.h: 14746: unsigned ADMSK3 :1;
[; ;pic18f27j53.h: 14747: unsigned ADMSK4 :1;
[; ;pic18f27j53.h: 14748: unsigned ADMSK5 :1;
[; ;pic18f27j53.h: 14749: };
[; ;pic18f27j53.h: 14750: struct {
[; ;pic18f27j53.h: 14751: unsigned :5;
[; ;pic18f27j53.h: 14752: unsigned ACKDT1 :1;
[; ;pic18f27j53.h: 14753: };
[; ;pic18f27j53.h: 14754: struct {
[; ;pic18f27j53.h: 14755: unsigned :4;
[; ;pic18f27j53.h: 14756: unsigned ACKEN1 :1;
[; ;pic18f27j53.h: 14757: };
[; ;pic18f27j53.h: 14758: struct {
[; ;pic18f27j53.h: 14759: unsigned :6;
[; ;pic18f27j53.h: 14760: unsigned ACKSTAT1 :1;
[; ;pic18f27j53.h: 14761: };
[; ;pic18f27j53.h: 14762: struct {
[; ;pic18f27j53.h: 14763: unsigned :1;
[; ;pic18f27j53.h: 14764: unsigned ADMSK11 :1;
[; ;pic18f27j53.h: 14765: };
[; ;pic18f27j53.h: 14766: struct {
[; ;pic18f27j53.h: 14767: unsigned :2;
[; ;pic18f27j53.h: 14768: unsigned ADMSK21 :1;
[; ;pic18f27j53.h: 14769: };
[; ;pic18f27j53.h: 14770: struct {
[; ;pic18f27j53.h: 14771: unsigned :3;
[; ;pic18f27j53.h: 14772: unsigned ADMSK31 :1;
[; ;pic18f27j53.h: 14773: };
[; ;pic18f27j53.h: 14774: struct {
[; ;pic18f27j53.h: 14775: unsigned :4;
[; ;pic18f27j53.h: 14776: unsigned ADMSK41 :1;
[; ;pic18f27j53.h: 14777: };
[; ;pic18f27j53.h: 14778: struct {
[; ;pic18f27j53.h: 14779: unsigned :5;
[; ;pic18f27j53.h: 14780: unsigned ADMSK51 :1;
[; ;pic18f27j53.h: 14781: };
[; ;pic18f27j53.h: 14782: struct {
[; ;pic18f27j53.h: 14783: unsigned :7;
[; ;pic18f27j53.h: 14784: unsigned GCEN1 :1;
[; ;pic18f27j53.h: 14785: };
[; ;pic18f27j53.h: 14786: struct {
[; ;pic18f27j53.h: 14787: unsigned :2;
[; ;pic18f27j53.h: 14788: unsigned PEN1 :1;
[; ;pic18f27j53.h: 14789: };
[; ;pic18f27j53.h: 14790: struct {
[; ;pic18f27j53.h: 14791: unsigned :3;
[; ;pic18f27j53.h: 14792: unsigned RCEN1 :1;
[; ;pic18f27j53.h: 14793: };
[; ;pic18f27j53.h: 14794: struct {
[; ;pic18f27j53.h: 14795: unsigned :1;
[; ;pic18f27j53.h: 14796: unsigned RSEN1 :1;
[; ;pic18f27j53.h: 14797: };
[; ;pic18f27j53.h: 14798: struct {
[; ;pic18f27j53.h: 14799: unsigned SEN1 :1;
[; ;pic18f27j53.h: 14800: };
[; ;pic18f27j53.h: 14801: } SSPCON2bits_t;
[; ;pic18f27j53.h: 14802: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f27j53.h: 14936: extern volatile unsigned char SSP1CON1 @ 0xFC6;
"14938
[; ;pic18f27j53.h: 14938: asm("SSP1CON1 equ 0FC6h");
[; <" SSP1CON1 equ 0FC6h ;# ">
[; ;pic18f27j53.h: 14941: extern volatile unsigned char SSPCON1 @ 0xFC6;
"14943
[; ;pic18f27j53.h: 14943: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f27j53.h: 14946: typedef union {
[; ;pic18f27j53.h: 14947: struct {
[; ;pic18f27j53.h: 14948: unsigned SSPM :4;
[; ;pic18f27j53.h: 14949: unsigned CKP :1;
[; ;pic18f27j53.h: 14950: unsigned SSPEN :1;
[; ;pic18f27j53.h: 14951: unsigned SSPOV :1;
[; ;pic18f27j53.h: 14952: unsigned WCOL :1;
[; ;pic18f27j53.h: 14953: };
[; ;pic18f27j53.h: 14954: struct {
[; ;pic18f27j53.h: 14955: unsigned SSPM0 :1;
[; ;pic18f27j53.h: 14956: unsigned SSPM1 :1;
[; ;pic18f27j53.h: 14957: unsigned SSPM2 :1;
[; ;pic18f27j53.h: 14958: unsigned SSPM3 :1;
[; ;pic18f27j53.h: 14959: };
[; ;pic18f27j53.h: 14960: struct {
[; ;pic18f27j53.h: 14961: unsigned :4;
[; ;pic18f27j53.h: 14962: unsigned CKP1 :1;
[; ;pic18f27j53.h: 14963: };
[; ;pic18f27j53.h: 14964: struct {
[; ;pic18f27j53.h: 14965: unsigned :5;
[; ;pic18f27j53.h: 14966: unsigned SSPEN1 :1;
[; ;pic18f27j53.h: 14967: };
[; ;pic18f27j53.h: 14968: struct {
[; ;pic18f27j53.h: 14969: unsigned SSPM01 :1;
[; ;pic18f27j53.h: 14970: };
[; ;pic18f27j53.h: 14971: struct {
[; ;pic18f27j53.h: 14972: unsigned :1;
[; ;pic18f27j53.h: 14973: unsigned SSPM11 :1;
[; ;pic18f27j53.h: 14974: };
[; ;pic18f27j53.h: 14975: struct {
[; ;pic18f27j53.h: 14976: unsigned :2;
[; ;pic18f27j53.h: 14977: unsigned SSPM21 :1;
[; ;pic18f27j53.h: 14978: };
[; ;pic18f27j53.h: 14979: struct {
[; ;pic18f27j53.h: 14980: unsigned :3;
[; ;pic18f27j53.h: 14981: unsigned SSPM31 :1;
[; ;pic18f27j53.h: 14982: };
[; ;pic18f27j53.h: 14983: struct {
[; ;pic18f27j53.h: 14984: unsigned :6;
[; ;pic18f27j53.h: 14985: unsigned SSPOV1 :1;
[; ;pic18f27j53.h: 14986: };
[; ;pic18f27j53.h: 14987: struct {
[; ;pic18f27j53.h: 14988: unsigned :7;
[; ;pic18f27j53.h: 14989: unsigned WCOL1 :1;
[; ;pic18f27j53.h: 14990: };
[; ;pic18f27j53.h: 14991: } SSP1CON1bits_t;
[; ;pic18f27j53.h: 14992: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0xFC6;
[; ;pic18f27j53.h: 15080: typedef union {
[; ;pic18f27j53.h: 15081: struct {
[; ;pic18f27j53.h: 15082: unsigned SSPM :4;
[; ;pic18f27j53.h: 15083: unsigned CKP :1;
[; ;pic18f27j53.h: 15084: unsigned SSPEN :1;
[; ;pic18f27j53.h: 15085: unsigned SSPOV :1;
[; ;pic18f27j53.h: 15086: unsigned WCOL :1;
[; ;pic18f27j53.h: 15087: };
[; ;pic18f27j53.h: 15088: struct {
[; ;pic18f27j53.h: 15089: unsigned SSPM0 :1;
[; ;pic18f27j53.h: 15090: unsigned SSPM1 :1;
[; ;pic18f27j53.h: 15091: unsigned SSPM2 :1;
[; ;pic18f27j53.h: 15092: unsigned SSPM3 :1;
[; ;pic18f27j53.h: 15093: };
[; ;pic18f27j53.h: 15094: struct {
[; ;pic18f27j53.h: 15095: unsigned :4;
[; ;pic18f27j53.h: 15096: unsigned CKP1 :1;
[; ;pic18f27j53.h: 15097: };
[; ;pic18f27j53.h: 15098: struct {
[; ;pic18f27j53.h: 15099: unsigned :5;
[; ;pic18f27j53.h: 15100: unsigned SSPEN1 :1;
[; ;pic18f27j53.h: 15101: };
[; ;pic18f27j53.h: 15102: struct {
[; ;pic18f27j53.h: 15103: unsigned SSPM01 :1;
[; ;pic18f27j53.h: 15104: };
[; ;pic18f27j53.h: 15105: struct {
[; ;pic18f27j53.h: 15106: unsigned :1;
[; ;pic18f27j53.h: 15107: unsigned SSPM11 :1;
[; ;pic18f27j53.h: 15108: };
[; ;pic18f27j53.h: 15109: struct {
[; ;pic18f27j53.h: 15110: unsigned :2;
[; ;pic18f27j53.h: 15111: unsigned SSPM21 :1;
[; ;pic18f27j53.h: 15112: };
[; ;pic18f27j53.h: 15113: struct {
[; ;pic18f27j53.h: 15114: unsigned :3;
[; ;pic18f27j53.h: 15115: unsigned SSPM31 :1;
[; ;pic18f27j53.h: 15116: };
[; ;pic18f27j53.h: 15117: struct {
[; ;pic18f27j53.h: 15118: unsigned :6;
[; ;pic18f27j53.h: 15119: unsigned SSPOV1 :1;
[; ;pic18f27j53.h: 15120: };
[; ;pic18f27j53.h: 15121: struct {
[; ;pic18f27j53.h: 15122: unsigned :7;
[; ;pic18f27j53.h: 15123: unsigned WCOL1 :1;
[; ;pic18f27j53.h: 15124: };
[; ;pic18f27j53.h: 15125: } SSPCON1bits_t;
[; ;pic18f27j53.h: 15126: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f27j53.h: 15215: extern volatile unsigned char SSP1STAT @ 0xFC7;
"15217
[; ;pic18f27j53.h: 15217: asm("SSP1STAT equ 0FC7h");
[; <" SSP1STAT equ 0FC7h ;# ">
[; ;pic18f27j53.h: 15220: extern volatile unsigned char SSPSTAT @ 0xFC7;
"15222
[; ;pic18f27j53.h: 15222: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f27j53.h: 15225: typedef union {
[; ;pic18f27j53.h: 15226: struct {
[; ;pic18f27j53.h: 15227: unsigned :2;
[; ;pic18f27j53.h: 15228: unsigned R_NOT_W :1;
[; ;pic18f27j53.h: 15229: };
[; ;pic18f27j53.h: 15230: struct {
[; ;pic18f27j53.h: 15231: unsigned :5;
[; ;pic18f27j53.h: 15232: unsigned D_NOT_A :1;
[; ;pic18f27j53.h: 15233: };
[; ;pic18f27j53.h: 15234: struct {
[; ;pic18f27j53.h: 15235: unsigned BF :1;
[; ;pic18f27j53.h: 15236: unsigned UA :1;
[; ;pic18f27j53.h: 15237: unsigned R_nW :1;
[; ;pic18f27j53.h: 15238: unsigned S :1;
[; ;pic18f27j53.h: 15239: unsigned P :1;
[; ;pic18f27j53.h: 15240: unsigned D_nA :1;
[; ;pic18f27j53.h: 15241: unsigned CKE :1;
[; ;pic18f27j53.h: 15242: unsigned SMP :1;
[; ;pic18f27j53.h: 15243: };
[; ;pic18f27j53.h: 15244: struct {
[; ;pic18f27j53.h: 15245: unsigned :2;
[; ;pic18f27j53.h: 15246: unsigned R :1;
[; ;pic18f27j53.h: 15247: unsigned :2;
[; ;pic18f27j53.h: 15248: unsigned D :1;
[; ;pic18f27j53.h: 15249: };
[; ;pic18f27j53.h: 15250: struct {
[; ;pic18f27j53.h: 15251: unsigned :2;
[; ;pic18f27j53.h: 15252: unsigned R_W :1;
[; ;pic18f27j53.h: 15253: unsigned :2;
[; ;pic18f27j53.h: 15254: unsigned D_A :1;
[; ;pic18f27j53.h: 15255: };
[; ;pic18f27j53.h: 15256: struct {
[; ;pic18f27j53.h: 15257: unsigned :2;
[; ;pic18f27j53.h: 15258: unsigned nW :1;
[; ;pic18f27j53.h: 15259: unsigned :2;
[; ;pic18f27j53.h: 15260: unsigned nA :1;
[; ;pic18f27j53.h: 15261: };
[; ;pic18f27j53.h: 15262: struct {
[; ;pic18f27j53.h: 15263: unsigned :2;
[; ;pic18f27j53.h: 15264: unsigned NOT_WRITE :1;
[; ;pic18f27j53.h: 15265: };
[; ;pic18f27j53.h: 15266: struct {
[; ;pic18f27j53.h: 15267: unsigned :5;
[; ;pic18f27j53.h: 15268: unsigned NOT_ADDRESS :1;
[; ;pic18f27j53.h: 15269: };
[; ;pic18f27j53.h: 15270: struct {
[; ;pic18f27j53.h: 15271: unsigned :2;
[; ;pic18f27j53.h: 15272: unsigned nWRITE :1;
[; ;pic18f27j53.h: 15273: unsigned :2;
[; ;pic18f27j53.h: 15274: unsigned nADDRESS :1;
[; ;pic18f27j53.h: 15275: };
[; ;pic18f27j53.h: 15276: struct {
[; ;pic18f27j53.h: 15277: unsigned :2;
[; ;pic18f27j53.h: 15278: unsigned READ_WRITE :1;
[; ;pic18f27j53.h: 15279: unsigned :2;
[; ;pic18f27j53.h: 15280: unsigned DATA_ADDRESS :1;
[; ;pic18f27j53.h: 15281: };
[; ;pic18f27j53.h: 15282: struct {
[; ;pic18f27j53.h: 15283: unsigned :2;
[; ;pic18f27j53.h: 15284: unsigned I2C_READ :1;
[; ;pic18f27j53.h: 15285: unsigned I2C_START :1;
[; ;pic18f27j53.h: 15286: unsigned I2C_STOP :1;
[; ;pic18f27j53.h: 15287: unsigned I2C_DAT :1;
[; ;pic18f27j53.h: 15288: };
[; ;pic18f27j53.h: 15289: struct {
[; ;pic18f27j53.h: 15290: unsigned BF1 :1;
[; ;pic18f27j53.h: 15291: };
[; ;pic18f27j53.h: 15292: struct {
[; ;pic18f27j53.h: 15293: unsigned :6;
[; ;pic18f27j53.h: 15294: unsigned CKE1 :1;
[; ;pic18f27j53.h: 15295: };
[; ;pic18f27j53.h: 15296: struct {
[; ;pic18f27j53.h: 15297: unsigned :5;
[; ;pic18f27j53.h: 15298: unsigned DA :1;
[; ;pic18f27j53.h: 15299: };
[; ;pic18f27j53.h: 15300: struct {
[; ;pic18f27j53.h: 15301: unsigned :5;
[; ;pic18f27j53.h: 15302: unsigned DA1 :1;
[; ;pic18f27j53.h: 15303: };
[; ;pic18f27j53.h: 15304: struct {
[; ;pic18f27j53.h: 15305: unsigned :2;
[; ;pic18f27j53.h: 15306: unsigned RW :1;
[; ;pic18f27j53.h: 15307: };
[; ;pic18f27j53.h: 15308: struct {
[; ;pic18f27j53.h: 15309: unsigned :2;
[; ;pic18f27j53.h: 15310: unsigned RW1 :1;
[; ;pic18f27j53.h: 15311: };
[; ;pic18f27j53.h: 15312: struct {
[; ;pic18f27j53.h: 15313: unsigned :7;
[; ;pic18f27j53.h: 15314: unsigned SMP1 :1;
[; ;pic18f27j53.h: 15315: };
[; ;pic18f27j53.h: 15316: struct {
[; ;pic18f27j53.h: 15317: unsigned :3;
[; ;pic18f27j53.h: 15318: unsigned START :1;
[; ;pic18f27j53.h: 15319: };
[; ;pic18f27j53.h: 15320: struct {
[; ;pic18f27j53.h: 15321: unsigned :3;
[; ;pic18f27j53.h: 15322: unsigned START1 :1;
[; ;pic18f27j53.h: 15323: };
[; ;pic18f27j53.h: 15324: struct {
[; ;pic18f27j53.h: 15325: unsigned :4;
[; ;pic18f27j53.h: 15326: unsigned STOP :1;
[; ;pic18f27j53.h: 15327: };
[; ;pic18f27j53.h: 15328: struct {
[; ;pic18f27j53.h: 15329: unsigned :4;
[; ;pic18f27j53.h: 15330: unsigned STOP1 :1;
[; ;pic18f27j53.h: 15331: };
[; ;pic18f27j53.h: 15332: struct {
[; ;pic18f27j53.h: 15333: unsigned :1;
[; ;pic18f27j53.h: 15334: unsigned UA1 :1;
[; ;pic18f27j53.h: 15335: };
[; ;pic18f27j53.h: 15336: struct {
[; ;pic18f27j53.h: 15337: unsigned :2;
[; ;pic18f27j53.h: 15338: unsigned NOT_W :1;
[; ;pic18f27j53.h: 15339: };
[; ;pic18f27j53.h: 15340: struct {
[; ;pic18f27j53.h: 15341: unsigned :5;
[; ;pic18f27j53.h: 15342: unsigned NOT_A :1;
[; ;pic18f27j53.h: 15343: };
[; ;pic18f27j53.h: 15344: } SSP1STATbits_t;
[; ;pic18f27j53.h: 15345: extern volatile SSP1STATbits_t SSP1STATbits @ 0xFC7;
[; ;pic18f27j53.h: 15548: typedef union {
[; ;pic18f27j53.h: 15549: struct {
[; ;pic18f27j53.h: 15550: unsigned :2;
[; ;pic18f27j53.h: 15551: unsigned R_NOT_W :1;
[; ;pic18f27j53.h: 15552: };
[; ;pic18f27j53.h: 15553: struct {
[; ;pic18f27j53.h: 15554: unsigned :5;
[; ;pic18f27j53.h: 15555: unsigned D_NOT_A :1;
[; ;pic18f27j53.h: 15556: };
[; ;pic18f27j53.h: 15557: struct {
[; ;pic18f27j53.h: 15558: unsigned BF :1;
[; ;pic18f27j53.h: 15559: unsigned UA :1;
[; ;pic18f27j53.h: 15560: unsigned R_nW :1;
[; ;pic18f27j53.h: 15561: unsigned S :1;
[; ;pic18f27j53.h: 15562: unsigned P :1;
[; ;pic18f27j53.h: 15563: unsigned D_nA :1;
[; ;pic18f27j53.h: 15564: unsigned CKE :1;
[; ;pic18f27j53.h: 15565: unsigned SMP :1;
[; ;pic18f27j53.h: 15566: };
[; ;pic18f27j53.h: 15567: struct {
[; ;pic18f27j53.h: 15568: unsigned :2;
[; ;pic18f27j53.h: 15569: unsigned R :1;
[; ;pic18f27j53.h: 15570: unsigned :2;
[; ;pic18f27j53.h: 15571: unsigned D :1;
[; ;pic18f27j53.h: 15572: };
[; ;pic18f27j53.h: 15573: struct {
[; ;pic18f27j53.h: 15574: unsigned :2;
[; ;pic18f27j53.h: 15575: unsigned R_W :1;
[; ;pic18f27j53.h: 15576: unsigned :2;
[; ;pic18f27j53.h: 15577: unsigned D_A :1;
[; ;pic18f27j53.h: 15578: };
[; ;pic18f27j53.h: 15579: struct {
[; ;pic18f27j53.h: 15580: unsigned :2;
[; ;pic18f27j53.h: 15581: unsigned nW :1;
[; ;pic18f27j53.h: 15582: unsigned :2;
[; ;pic18f27j53.h: 15583: unsigned nA :1;
[; ;pic18f27j53.h: 15584: };
[; ;pic18f27j53.h: 15585: struct {
[; ;pic18f27j53.h: 15586: unsigned :2;
[; ;pic18f27j53.h: 15587: unsigned NOT_WRITE :1;
[; ;pic18f27j53.h: 15588: };
[; ;pic18f27j53.h: 15589: struct {
[; ;pic18f27j53.h: 15590: unsigned :5;
[; ;pic18f27j53.h: 15591: unsigned NOT_ADDRESS :1;
[; ;pic18f27j53.h: 15592: };
[; ;pic18f27j53.h: 15593: struct {
[; ;pic18f27j53.h: 15594: unsigned :2;
[; ;pic18f27j53.h: 15595: unsigned nWRITE :1;
[; ;pic18f27j53.h: 15596: unsigned :2;
[; ;pic18f27j53.h: 15597: unsigned nADDRESS :1;
[; ;pic18f27j53.h: 15598: };
[; ;pic18f27j53.h: 15599: struct {
[; ;pic18f27j53.h: 15600: unsigned :2;
[; ;pic18f27j53.h: 15601: unsigned READ_WRITE :1;
[; ;pic18f27j53.h: 15602: unsigned :2;
[; ;pic18f27j53.h: 15603: unsigned DATA_ADDRESS :1;
[; ;pic18f27j53.h: 15604: };
[; ;pic18f27j53.h: 15605: struct {
[; ;pic18f27j53.h: 15606: unsigned :2;
[; ;pic18f27j53.h: 15607: unsigned I2C_READ :1;
[; ;pic18f27j53.h: 15608: unsigned I2C_START :1;
[; ;pic18f27j53.h: 15609: unsigned I2C_STOP :1;
[; ;pic18f27j53.h: 15610: unsigned I2C_DAT :1;
[; ;pic18f27j53.h: 15611: };
[; ;pic18f27j53.h: 15612: struct {
[; ;pic18f27j53.h: 15613: unsigned BF1 :1;
[; ;pic18f27j53.h: 15614: };
[; ;pic18f27j53.h: 15615: struct {
[; ;pic18f27j53.h: 15616: unsigned :6;
[; ;pic18f27j53.h: 15617: unsigned CKE1 :1;
[; ;pic18f27j53.h: 15618: };
[; ;pic18f27j53.h: 15619: struct {
[; ;pic18f27j53.h: 15620: unsigned :5;
[; ;pic18f27j53.h: 15621: unsigned DA :1;
[; ;pic18f27j53.h: 15622: };
[; ;pic18f27j53.h: 15623: struct {
[; ;pic18f27j53.h: 15624: unsigned :5;
[; ;pic18f27j53.h: 15625: unsigned DA1 :1;
[; ;pic18f27j53.h: 15626: };
[; ;pic18f27j53.h: 15627: struct {
[; ;pic18f27j53.h: 15628: unsigned :2;
[; ;pic18f27j53.h: 15629: unsigned RW :1;
[; ;pic18f27j53.h: 15630: };
[; ;pic18f27j53.h: 15631: struct {
[; ;pic18f27j53.h: 15632: unsigned :2;
[; ;pic18f27j53.h: 15633: unsigned RW1 :1;
[; ;pic18f27j53.h: 15634: };
[; ;pic18f27j53.h: 15635: struct {
[; ;pic18f27j53.h: 15636: unsigned :7;
[; ;pic18f27j53.h: 15637: unsigned SMP1 :1;
[; ;pic18f27j53.h: 15638: };
[; ;pic18f27j53.h: 15639: struct {
[; ;pic18f27j53.h: 15640: unsigned :3;
[; ;pic18f27j53.h: 15641: unsigned START :1;
[; ;pic18f27j53.h: 15642: };
[; ;pic18f27j53.h: 15643: struct {
[; ;pic18f27j53.h: 15644: unsigned :3;
[; ;pic18f27j53.h: 15645: unsigned START1 :1;
[; ;pic18f27j53.h: 15646: };
[; ;pic18f27j53.h: 15647: struct {
[; ;pic18f27j53.h: 15648: unsigned :4;
[; ;pic18f27j53.h: 15649: unsigned STOP :1;
[; ;pic18f27j53.h: 15650: };
[; ;pic18f27j53.h: 15651: struct {
[; ;pic18f27j53.h: 15652: unsigned :4;
[; ;pic18f27j53.h: 15653: unsigned STOP1 :1;
[; ;pic18f27j53.h: 15654: };
[; ;pic18f27j53.h: 15655: struct {
[; ;pic18f27j53.h: 15656: unsigned :1;
[; ;pic18f27j53.h: 15657: unsigned UA1 :1;
[; ;pic18f27j53.h: 15658: };
[; ;pic18f27j53.h: 15659: struct {
[; ;pic18f27j53.h: 15660: unsigned :2;
[; ;pic18f27j53.h: 15661: unsigned NOT_W :1;
[; ;pic18f27j53.h: 15662: };
[; ;pic18f27j53.h: 15663: struct {
[; ;pic18f27j53.h: 15664: unsigned :5;
[; ;pic18f27j53.h: 15665: unsigned NOT_A :1;
[; ;pic18f27j53.h: 15666: };
[; ;pic18f27j53.h: 15667: } SSPSTATbits_t;
[; ;pic18f27j53.h: 15668: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f27j53.h: 15872: extern volatile unsigned char SSP1ADD @ 0xFC8;
"15874
[; ;pic18f27j53.h: 15874: asm("SSP1ADD equ 0FC8h");
[; <" SSP1ADD equ 0FC8h ;# ">
[; ;pic18f27j53.h: 15877: extern volatile unsigned char SSPADD @ 0xFC8;
"15879
[; ;pic18f27j53.h: 15879: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f27j53.h: 15882: typedef union {
[; ;pic18f27j53.h: 15883: struct {
[; ;pic18f27j53.h: 15884: unsigned SSPADD :8;
[; ;pic18f27j53.h: 15885: };
[; ;pic18f27j53.h: 15886: struct {
[; ;pic18f27j53.h: 15887: unsigned MSK0 :1;
[; ;pic18f27j53.h: 15888: };
[; ;pic18f27j53.h: 15889: struct {
[; ;pic18f27j53.h: 15890: unsigned MSK01 :1;
[; ;pic18f27j53.h: 15891: };
[; ;pic18f27j53.h: 15892: struct {
[; ;pic18f27j53.h: 15893: unsigned :1;
[; ;pic18f27j53.h: 15894: unsigned MSK1 :1;
[; ;pic18f27j53.h: 15895: };
[; ;pic18f27j53.h: 15896: struct {
[; ;pic18f27j53.h: 15897: unsigned :1;
[; ;pic18f27j53.h: 15898: unsigned MSK11 :1;
[; ;pic18f27j53.h: 15899: };
[; ;pic18f27j53.h: 15900: struct {
[; ;pic18f27j53.h: 15901: unsigned :2;
[; ;pic18f27j53.h: 15902: unsigned MSK2 :1;
[; ;pic18f27j53.h: 15903: };
[; ;pic18f27j53.h: 15904: struct {
[; ;pic18f27j53.h: 15905: unsigned :2;
[; ;pic18f27j53.h: 15906: unsigned MSK21 :1;
[; ;pic18f27j53.h: 15907: };
[; ;pic18f27j53.h: 15908: struct {
[; ;pic18f27j53.h: 15909: unsigned :3;
[; ;pic18f27j53.h: 15910: unsigned MSK3 :1;
[; ;pic18f27j53.h: 15911: };
[; ;pic18f27j53.h: 15912: struct {
[; ;pic18f27j53.h: 15913: unsigned :3;
[; ;pic18f27j53.h: 15914: unsigned MSK31 :1;
[; ;pic18f27j53.h: 15915: };
[; ;pic18f27j53.h: 15916: struct {
[; ;pic18f27j53.h: 15917: unsigned :4;
[; ;pic18f27j53.h: 15918: unsigned MSK4 :1;
[; ;pic18f27j53.h: 15919: };
[; ;pic18f27j53.h: 15920: struct {
[; ;pic18f27j53.h: 15921: unsigned :4;
[; ;pic18f27j53.h: 15922: unsigned MSK41 :1;
[; ;pic18f27j53.h: 15923: };
[; ;pic18f27j53.h: 15924: struct {
[; ;pic18f27j53.h: 15925: unsigned :5;
[; ;pic18f27j53.h: 15926: unsigned MSK5 :1;
[; ;pic18f27j53.h: 15927: };
[; ;pic18f27j53.h: 15928: struct {
[; ;pic18f27j53.h: 15929: unsigned :5;
[; ;pic18f27j53.h: 15930: unsigned MSK51 :1;
[; ;pic18f27j53.h: 15931: };
[; ;pic18f27j53.h: 15932: struct {
[; ;pic18f27j53.h: 15933: unsigned :6;
[; ;pic18f27j53.h: 15934: unsigned MSK6 :1;
[; ;pic18f27j53.h: 15935: };
[; ;pic18f27j53.h: 15936: struct {
[; ;pic18f27j53.h: 15937: unsigned :6;
[; ;pic18f27j53.h: 15938: unsigned MSK61 :1;
[; ;pic18f27j53.h: 15939: };
[; ;pic18f27j53.h: 15940: struct {
[; ;pic18f27j53.h: 15941: unsigned :7;
[; ;pic18f27j53.h: 15942: unsigned MSK7 :1;
[; ;pic18f27j53.h: 15943: };
[; ;pic18f27j53.h: 15944: struct {
[; ;pic18f27j53.h: 15945: unsigned :7;
[; ;pic18f27j53.h: 15946: unsigned MSK71 :1;
[; ;pic18f27j53.h: 15947: };
[; ;pic18f27j53.h: 15948: } SSP1ADDbits_t;
[; ;pic18f27j53.h: 15949: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0xFC8;
[; ;pic18f27j53.h: 16037: typedef union {
[; ;pic18f27j53.h: 16038: struct {
[; ;pic18f27j53.h: 16039: unsigned SSPADD :8;
[; ;pic18f27j53.h: 16040: };
[; ;pic18f27j53.h: 16041: struct {
[; ;pic18f27j53.h: 16042: unsigned MSK0 :1;
[; ;pic18f27j53.h: 16043: };
[; ;pic18f27j53.h: 16044: struct {
[; ;pic18f27j53.h: 16045: unsigned MSK01 :1;
[; ;pic18f27j53.h: 16046: };
[; ;pic18f27j53.h: 16047: struct {
[; ;pic18f27j53.h: 16048: unsigned :1;
[; ;pic18f27j53.h: 16049: unsigned MSK1 :1;
[; ;pic18f27j53.h: 16050: };
[; ;pic18f27j53.h: 16051: struct {
[; ;pic18f27j53.h: 16052: unsigned :1;
[; ;pic18f27j53.h: 16053: unsigned MSK11 :1;
[; ;pic18f27j53.h: 16054: };
[; ;pic18f27j53.h: 16055: struct {
[; ;pic18f27j53.h: 16056: unsigned :2;
[; ;pic18f27j53.h: 16057: unsigned MSK2 :1;
[; ;pic18f27j53.h: 16058: };
[; ;pic18f27j53.h: 16059: struct {
[; ;pic18f27j53.h: 16060: unsigned :2;
[; ;pic18f27j53.h: 16061: unsigned MSK21 :1;
[; ;pic18f27j53.h: 16062: };
[; ;pic18f27j53.h: 16063: struct {
[; ;pic18f27j53.h: 16064: unsigned :3;
[; ;pic18f27j53.h: 16065: unsigned MSK3 :1;
[; ;pic18f27j53.h: 16066: };
[; ;pic18f27j53.h: 16067: struct {
[; ;pic18f27j53.h: 16068: unsigned :3;
[; ;pic18f27j53.h: 16069: unsigned MSK31 :1;
[; ;pic18f27j53.h: 16070: };
[; ;pic18f27j53.h: 16071: struct {
[; ;pic18f27j53.h: 16072: unsigned :4;
[; ;pic18f27j53.h: 16073: unsigned MSK4 :1;
[; ;pic18f27j53.h: 16074: };
[; ;pic18f27j53.h: 16075: struct {
[; ;pic18f27j53.h: 16076: unsigned :4;
[; ;pic18f27j53.h: 16077: unsigned MSK41 :1;
[; ;pic18f27j53.h: 16078: };
[; ;pic18f27j53.h: 16079: struct {
[; ;pic18f27j53.h: 16080: unsigned :5;
[; ;pic18f27j53.h: 16081: unsigned MSK5 :1;
[; ;pic18f27j53.h: 16082: };
[; ;pic18f27j53.h: 16083: struct {
[; ;pic18f27j53.h: 16084: unsigned :5;
[; ;pic18f27j53.h: 16085: unsigned MSK51 :1;
[; ;pic18f27j53.h: 16086: };
[; ;pic18f27j53.h: 16087: struct {
[; ;pic18f27j53.h: 16088: unsigned :6;
[; ;pic18f27j53.h: 16089: unsigned MSK6 :1;
[; ;pic18f27j53.h: 16090: };
[; ;pic18f27j53.h: 16091: struct {
[; ;pic18f27j53.h: 16092: unsigned :6;
[; ;pic18f27j53.h: 16093: unsigned MSK61 :1;
[; ;pic18f27j53.h: 16094: };
[; ;pic18f27j53.h: 16095: struct {
[; ;pic18f27j53.h: 16096: unsigned :7;
[; ;pic18f27j53.h: 16097: unsigned MSK7 :1;
[; ;pic18f27j53.h: 16098: };
[; ;pic18f27j53.h: 16099: struct {
[; ;pic18f27j53.h: 16100: unsigned :7;
[; ;pic18f27j53.h: 16101: unsigned MSK71 :1;
[; ;pic18f27j53.h: 16102: };
[; ;pic18f27j53.h: 16103: } SSPADDbits_t;
[; ;pic18f27j53.h: 16104: extern volatile SSPADDbits_t SSPADDbits @ 0xFC8;
[; ;pic18f27j53.h: 16193: extern volatile unsigned char SSP1MSK @ 0xFC8;
"16195
[; ;pic18f27j53.h: 16195: asm("SSP1MSK equ 0FC8h");
[; <" SSP1MSK equ 0FC8h ;# ">
[; ;pic18f27j53.h: 16198: typedef union {
[; ;pic18f27j53.h: 16199: struct {
[; ;pic18f27j53.h: 16200: unsigned MSK0 :1;
[; ;pic18f27j53.h: 16201: unsigned MSK1 :1;
[; ;pic18f27j53.h: 16202: unsigned MSK2 :1;
[; ;pic18f27j53.h: 16203: unsigned MSK3 :1;
[; ;pic18f27j53.h: 16204: unsigned MSK4 :1;
[; ;pic18f27j53.h: 16205: unsigned MSK5 :1;
[; ;pic18f27j53.h: 16206: unsigned MSK6 :1;
[; ;pic18f27j53.h: 16207: unsigned MSK7 :1;
[; ;pic18f27j53.h: 16208: };
[; ;pic18f27j53.h: 16209: } SSP1MSKbits_t;
[; ;pic18f27j53.h: 16210: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0xFC8;
[; ;pic18f27j53.h: 16254: extern volatile unsigned char SSP1BUF @ 0xFC9;
"16256
[; ;pic18f27j53.h: 16256: asm("SSP1BUF equ 0FC9h");
[; <" SSP1BUF equ 0FC9h ;# ">
[; ;pic18f27j53.h: 16259: extern volatile unsigned char SSPBUF @ 0xFC9;
"16261
[; ;pic18f27j53.h: 16261: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f27j53.h: 16264: typedef union {
[; ;pic18f27j53.h: 16265: struct {
[; ;pic18f27j53.h: 16266: unsigned SSPBUF :8;
[; ;pic18f27j53.h: 16267: };
[; ;pic18f27j53.h: 16268: } SSP1BUFbits_t;
[; ;pic18f27j53.h: 16269: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0xFC9;
[; ;pic18f27j53.h: 16277: typedef union {
[; ;pic18f27j53.h: 16278: struct {
[; ;pic18f27j53.h: 16279: unsigned SSPBUF :8;
[; ;pic18f27j53.h: 16280: };
[; ;pic18f27j53.h: 16281: } SSPBUFbits_t;
[; ;pic18f27j53.h: 16282: extern volatile SSPBUFbits_t SSPBUFbits @ 0xFC9;
[; ;pic18f27j53.h: 16291: extern volatile unsigned char T2CON @ 0xFCA;
"16293
[; ;pic18f27j53.h: 16293: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f27j53.h: 16296: typedef union {
[; ;pic18f27j53.h: 16297: struct {
[; ;pic18f27j53.h: 16298: unsigned T2CKPS :2;
[; ;pic18f27j53.h: 16299: unsigned TMR2ON :1;
[; ;pic18f27j53.h: 16300: unsigned T2OUTPS :4;
[; ;pic18f27j53.h: 16301: };
[; ;pic18f27j53.h: 16302: struct {
[; ;pic18f27j53.h: 16303: unsigned T2CKPS0 :1;
[; ;pic18f27j53.h: 16304: unsigned T2CKPS1 :1;
[; ;pic18f27j53.h: 16305: unsigned :1;
[; ;pic18f27j53.h: 16306: unsigned T2OUTPS0 :1;
[; ;pic18f27j53.h: 16307: unsigned T2OUTPS1 :1;
[; ;pic18f27j53.h: 16308: unsigned T2OUTPS2 :1;
[; ;pic18f27j53.h: 16309: unsigned T2OUTPS3 :1;
[; ;pic18f27j53.h: 16310: };
[; ;pic18f27j53.h: 16311: } T2CONbits_t;
[; ;pic18f27j53.h: 16312: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f27j53.h: 16361: extern volatile unsigned char PR2 @ 0xFCB;
"16363
[; ;pic18f27j53.h: 16363: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f27j53.h: 16366: extern volatile unsigned char MEMCON @ 0xFCB;
"16368
[; ;pic18f27j53.h: 16368: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f27j53.h: 16371: typedef union {
[; ;pic18f27j53.h: 16372: struct {
[; ;pic18f27j53.h: 16373: unsigned PR2 :8;
[; ;pic18f27j53.h: 16374: };
[; ;pic18f27j53.h: 16375: struct {
[; ;pic18f27j53.h: 16376: unsigned :7;
[; ;pic18f27j53.h: 16377: unsigned EBDIS :1;
[; ;pic18f27j53.h: 16378: };
[; ;pic18f27j53.h: 16379: struct {
[; ;pic18f27j53.h: 16380: unsigned :4;
[; ;pic18f27j53.h: 16381: unsigned WAIT0 :1;
[; ;pic18f27j53.h: 16382: };
[; ;pic18f27j53.h: 16383: struct {
[; ;pic18f27j53.h: 16384: unsigned :5;
[; ;pic18f27j53.h: 16385: unsigned WAIT1 :1;
[; ;pic18f27j53.h: 16386: };
[; ;pic18f27j53.h: 16387: struct {
[; ;pic18f27j53.h: 16388: unsigned WM0 :1;
[; ;pic18f27j53.h: 16389: };
[; ;pic18f27j53.h: 16390: struct {
[; ;pic18f27j53.h: 16391: unsigned :1;
[; ;pic18f27j53.h: 16392: unsigned WM1 :1;
[; ;pic18f27j53.h: 16393: };
[; ;pic18f27j53.h: 16394: } PR2bits_t;
[; ;pic18f27j53.h: 16395: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f27j53.h: 16428: typedef union {
[; ;pic18f27j53.h: 16429: struct {
[; ;pic18f27j53.h: 16430: unsigned PR2 :8;
[; ;pic18f27j53.h: 16431: };
[; ;pic18f27j53.h: 16432: struct {
[; ;pic18f27j53.h: 16433: unsigned :7;
[; ;pic18f27j53.h: 16434: unsigned EBDIS :1;
[; ;pic18f27j53.h: 16435: };
[; ;pic18f27j53.h: 16436: struct {
[; ;pic18f27j53.h: 16437: unsigned :4;
[; ;pic18f27j53.h: 16438: unsigned WAIT0 :1;
[; ;pic18f27j53.h: 16439: };
[; ;pic18f27j53.h: 16440: struct {
[; ;pic18f27j53.h: 16441: unsigned :5;
[; ;pic18f27j53.h: 16442: unsigned WAIT1 :1;
[; ;pic18f27j53.h: 16443: };
[; ;pic18f27j53.h: 16444: struct {
[; ;pic18f27j53.h: 16445: unsigned WM0 :1;
[; ;pic18f27j53.h: 16446: };
[; ;pic18f27j53.h: 16447: struct {
[; ;pic18f27j53.h: 16448: unsigned :1;
[; ;pic18f27j53.h: 16449: unsigned WM1 :1;
[; ;pic18f27j53.h: 16450: };
[; ;pic18f27j53.h: 16451: } MEMCONbits_t;
[; ;pic18f27j53.h: 16452: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f27j53.h: 16486: extern volatile unsigned char TMR2 @ 0xFCC;
"16488
[; ;pic18f27j53.h: 16488: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f27j53.h: 16491: typedef union {
[; ;pic18f27j53.h: 16492: struct {
[; ;pic18f27j53.h: 16493: unsigned TMR2 :8;
[; ;pic18f27j53.h: 16494: };
[; ;pic18f27j53.h: 16495: } TMR2bits_t;
[; ;pic18f27j53.h: 16496: extern volatile TMR2bits_t TMR2bits @ 0xFCC;
[; ;pic18f27j53.h: 16505: extern volatile unsigned char T1CON @ 0xFCD;
"16507
[; ;pic18f27j53.h: 16507: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f27j53.h: 16510: typedef union {
[; ;pic18f27j53.h: 16511: struct {
[; ;pic18f27j53.h: 16512: unsigned :2;
[; ;pic18f27j53.h: 16513: unsigned NOT_T1SYNC :1;
[; ;pic18f27j53.h: 16514: };
[; ;pic18f27j53.h: 16515: struct {
[; ;pic18f27j53.h: 16516: unsigned TMR1ON :1;
[; ;pic18f27j53.h: 16517: unsigned RD16 :1;
[; ;pic18f27j53.h: 16518: unsigned nT1SYNC :1;
[; ;pic18f27j53.h: 16519: unsigned T1OSCEN :1;
[; ;pic18f27j53.h: 16520: unsigned T1CKPS :2;
[; ;pic18f27j53.h: 16521: unsigned TMR1CS :2;
[; ;pic18f27j53.h: 16522: };
[; ;pic18f27j53.h: 16523: struct {
[; ;pic18f27j53.h: 16524: unsigned :4;
[; ;pic18f27j53.h: 16525: unsigned T1CKPS0 :1;
[; ;pic18f27j53.h: 16526: unsigned T1CKPS1 :1;
[; ;pic18f27j53.h: 16527: unsigned TMR1CS0 :1;
[; ;pic18f27j53.h: 16528: unsigned TMR1CS1 :1;
[; ;pic18f27j53.h: 16529: };
[; ;pic18f27j53.h: 16530: struct {
[; ;pic18f27j53.h: 16531: unsigned :3;
[; ;pic18f27j53.h: 16532: unsigned SOSCEN :1;
[; ;pic18f27j53.h: 16533: };
[; ;pic18f27j53.h: 16534: struct {
[; ;pic18f27j53.h: 16535: unsigned :7;
[; ;pic18f27j53.h: 16536: unsigned T1RD16 :1;
[; ;pic18f27j53.h: 16537: };
[; ;pic18f27j53.h: 16538: } T1CONbits_t;
[; ;pic18f27j53.h: 16539: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f27j53.h: 16608: extern volatile unsigned short TMR1 @ 0xFCE;
"16610
[; ;pic18f27j53.h: 16610: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f27j53.h: 16614: extern volatile unsigned char TMR1L @ 0xFCE;
"16616
[; ;pic18f27j53.h: 16616: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f27j53.h: 16619: typedef union {
[; ;pic18f27j53.h: 16620: struct {
[; ;pic18f27j53.h: 16621: unsigned TMR1L :8;
[; ;pic18f27j53.h: 16622: };
[; ;pic18f27j53.h: 16623: } TMR1Lbits_t;
[; ;pic18f27j53.h: 16624: extern volatile TMR1Lbits_t TMR1Lbits @ 0xFCE;
[; ;pic18f27j53.h: 16633: extern volatile unsigned char TMR1H @ 0xFCF;
"16635
[; ;pic18f27j53.h: 16635: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f27j53.h: 16638: typedef union {
[; ;pic18f27j53.h: 16639: struct {
[; ;pic18f27j53.h: 16640: unsigned TMR1H :8;
[; ;pic18f27j53.h: 16641: };
[; ;pic18f27j53.h: 16642: } TMR1Hbits_t;
[; ;pic18f27j53.h: 16643: extern volatile TMR1Hbits_t TMR1Hbits @ 0xFCF;
[; ;pic18f27j53.h: 16652: extern volatile unsigned char RCON @ 0xFD0;
"16654
[; ;pic18f27j53.h: 16654: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f27j53.h: 16657: typedef union {
[; ;pic18f27j53.h: 16658: struct {
[; ;pic18f27j53.h: 16659: unsigned NOT_BOR :1;
[; ;pic18f27j53.h: 16660: };
[; ;pic18f27j53.h: 16661: struct {
[; ;pic18f27j53.h: 16662: unsigned :1;
[; ;pic18f27j53.h: 16663: unsigned NOT_POR :1;
[; ;pic18f27j53.h: 16664: };
[; ;pic18f27j53.h: 16665: struct {
[; ;pic18f27j53.h: 16666: unsigned :2;
[; ;pic18f27j53.h: 16667: unsigned NOT_PD :1;
[; ;pic18f27j53.h: 16668: };
[; ;pic18f27j53.h: 16669: struct {
[; ;pic18f27j53.h: 16670: unsigned :3;
[; ;pic18f27j53.h: 16671: unsigned NOT_TO :1;
[; ;pic18f27j53.h: 16672: };
[; ;pic18f27j53.h: 16673: struct {
[; ;pic18f27j53.h: 16674: unsigned :4;
[; ;pic18f27j53.h: 16675: unsigned NOT_RI :1;
[; ;pic18f27j53.h: 16676: };
[; ;pic18f27j53.h: 16677: struct {
[; ;pic18f27j53.h: 16678: unsigned :5;
[; ;pic18f27j53.h: 16679: unsigned NOT_CM :1;
[; ;pic18f27j53.h: 16680: };
[; ;pic18f27j53.h: 16681: struct {
[; ;pic18f27j53.h: 16682: unsigned nBOR :1;
[; ;pic18f27j53.h: 16683: unsigned nPOR :1;
[; ;pic18f27j53.h: 16684: unsigned nPD :1;
[; ;pic18f27j53.h: 16685: unsigned nTO :1;
[; ;pic18f27j53.h: 16686: unsigned nRI :1;
[; ;pic18f27j53.h: 16687: unsigned nCM :1;
[; ;pic18f27j53.h: 16688: unsigned :1;
[; ;pic18f27j53.h: 16689: unsigned IPEN :1;
[; ;pic18f27j53.h: 16690: };
[; ;pic18f27j53.h: 16691: struct {
[; ;pic18f27j53.h: 16692: unsigned BOR :1;
[; ;pic18f27j53.h: 16693: unsigned POR :1;
[; ;pic18f27j53.h: 16694: unsigned PD :1;
[; ;pic18f27j53.h: 16695: unsigned TO :1;
[; ;pic18f27j53.h: 16696: unsigned RI :1;
[; ;pic18f27j53.h: 16697: unsigned CM :1;
[; ;pic18f27j53.h: 16698: };
[; ;pic18f27j53.h: 16699: } RCONbits_t;
[; ;pic18f27j53.h: 16700: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f27j53.h: 16799: extern volatile unsigned char CM2CON @ 0xFD1;
"16801
[; ;pic18f27j53.h: 16801: asm("CM2CON equ 0FD1h");
[; <" CM2CON equ 0FD1h ;# ">
[; ;pic18f27j53.h: 16804: extern volatile unsigned char CM2CON1 @ 0xFD1;
"16806
[; ;pic18f27j53.h: 16806: asm("CM2CON1 equ 0FD1h");
[; <" CM2CON1 equ 0FD1h ;# ">
[; ;pic18f27j53.h: 16809: typedef union {
[; ;pic18f27j53.h: 16810: struct {
[; ;pic18f27j53.h: 16811: unsigned CCH :2;
[; ;pic18f27j53.h: 16812: unsigned CREF :1;
[; ;pic18f27j53.h: 16813: unsigned EVPOL :2;
[; ;pic18f27j53.h: 16814: unsigned CPOL :1;
[; ;pic18f27j53.h: 16815: unsigned COE :1;
[; ;pic18f27j53.h: 16816: unsigned CON :1;
[; ;pic18f27j53.h: 16817: };
[; ;pic18f27j53.h: 16818: struct {
[; ;pic18f27j53.h: 16819: unsigned CCH0 :1;
[; ;pic18f27j53.h: 16820: unsigned CCH1 :1;
[; ;pic18f27j53.h: 16821: unsigned :1;
[; ;pic18f27j53.h: 16822: unsigned EVPOL0 :1;
[; ;pic18f27j53.h: 16823: unsigned EVPOL1 :1;
[; ;pic18f27j53.h: 16824: };
[; ;pic18f27j53.h: 16825: struct {
[; ;pic18f27j53.h: 16826: unsigned CCH02 :1;
[; ;pic18f27j53.h: 16827: };
[; ;pic18f27j53.h: 16828: struct {
[; ;pic18f27j53.h: 16829: unsigned :1;
[; ;pic18f27j53.h: 16830: unsigned CCH12 :1;
[; ;pic18f27j53.h: 16831: };
[; ;pic18f27j53.h: 16832: struct {
[; ;pic18f27j53.h: 16833: unsigned :6;
[; ;pic18f27j53.h: 16834: unsigned COE2 :1;
[; ;pic18f27j53.h: 16835: };
[; ;pic18f27j53.h: 16836: struct {
[; ;pic18f27j53.h: 16837: unsigned :7;
[; ;pic18f27j53.h: 16838: unsigned CON2 :1;
[; ;pic18f27j53.h: 16839: };
[; ;pic18f27j53.h: 16840: struct {
[; ;pic18f27j53.h: 16841: unsigned :5;
[; ;pic18f27j53.h: 16842: unsigned CPOL2 :1;
[; ;pic18f27j53.h: 16843: };
[; ;pic18f27j53.h: 16844: struct {
[; ;pic18f27j53.h: 16845: unsigned :2;
[; ;pic18f27j53.h: 16846: unsigned CREF2 :1;
[; ;pic18f27j53.h: 16847: };
[; ;pic18f27j53.h: 16848: struct {
[; ;pic18f27j53.h: 16849: unsigned :3;
[; ;pic18f27j53.h: 16850: unsigned EVPOL02 :1;
[; ;pic18f27j53.h: 16851: };
[; ;pic18f27j53.h: 16852: struct {
[; ;pic18f27j53.h: 16853: unsigned :4;
[; ;pic18f27j53.h: 16854: unsigned EVPOL12 :1;
[; ;pic18f27j53.h: 16855: };
[; ;pic18f27j53.h: 16856: } CM2CONbits_t;
[; ;pic18f27j53.h: 16857: extern volatile CM2CONbits_t CM2CONbits @ 0xFD1;
[; ;pic18f27j53.h: 16950: typedef union {
[; ;pic18f27j53.h: 16951: struct {
[; ;pic18f27j53.h: 16952: unsigned CCH :2;
[; ;pic18f27j53.h: 16953: unsigned CREF :1;
[; ;pic18f27j53.h: 16954: unsigned EVPOL :2;
[; ;pic18f27j53.h: 16955: unsigned CPOL :1;
[; ;pic18f27j53.h: 16956: unsigned COE :1;
[; ;pic18f27j53.h: 16957: unsigned CON :1;
[; ;pic18f27j53.h: 16958: };
[; ;pic18f27j53.h: 16959: struct {
[; ;pic18f27j53.h: 16960: unsigned CCH0 :1;
[; ;pic18f27j53.h: 16961: unsigned CCH1 :1;
[; ;pic18f27j53.h: 16962: unsigned :1;
[; ;pic18f27j53.h: 16963: unsigned EVPOL0 :1;
[; ;pic18f27j53.h: 16964: unsigned EVPOL1 :1;
[; ;pic18f27j53.h: 16965: };
[; ;pic18f27j53.h: 16966: struct {
[; ;pic18f27j53.h: 16967: unsigned CCH02 :1;
[; ;pic18f27j53.h: 16968: };
[; ;pic18f27j53.h: 16969: struct {
[; ;pic18f27j53.h: 16970: unsigned :1;
[; ;pic18f27j53.h: 16971: unsigned CCH12 :1;
[; ;pic18f27j53.h: 16972: };
[; ;pic18f27j53.h: 16973: struct {
[; ;pic18f27j53.h: 16974: unsigned :6;
[; ;pic18f27j53.h: 16975: unsigned COE2 :1;
[; ;pic18f27j53.h: 16976: };
[; ;pic18f27j53.h: 16977: struct {
[; ;pic18f27j53.h: 16978: unsigned :7;
[; ;pic18f27j53.h: 16979: unsigned CON2 :1;
[; ;pic18f27j53.h: 16980: };
[; ;pic18f27j53.h: 16981: struct {
[; ;pic18f27j53.h: 16982: unsigned :5;
[; ;pic18f27j53.h: 16983: unsigned CPOL2 :1;
[; ;pic18f27j53.h: 16984: };
[; ;pic18f27j53.h: 16985: struct {
[; ;pic18f27j53.h: 16986: unsigned :2;
[; ;pic18f27j53.h: 16987: unsigned CREF2 :1;
[; ;pic18f27j53.h: 16988: };
[; ;pic18f27j53.h: 16989: struct {
[; ;pic18f27j53.h: 16990: unsigned :3;
[; ;pic18f27j53.h: 16991: unsigned EVPOL02 :1;
[; ;pic18f27j53.h: 16992: };
[; ;pic18f27j53.h: 16993: struct {
[; ;pic18f27j53.h: 16994: unsigned :4;
[; ;pic18f27j53.h: 16995: unsigned EVPOL12 :1;
[; ;pic18f27j53.h: 16996: };
[; ;pic18f27j53.h: 16997: } CM2CON1bits_t;
[; ;pic18f27j53.h: 16998: extern volatile CM2CON1bits_t CM2CON1bits @ 0xFD1;
[; ;pic18f27j53.h: 17092: extern volatile unsigned char CM1CON @ 0xFD2;
"17094
[; ;pic18f27j53.h: 17094: asm("CM1CON equ 0FD2h");
[; <" CM1CON equ 0FD2h ;# ">
[; ;pic18f27j53.h: 17097: extern volatile unsigned char CM1CON1 @ 0xFD2;
"17099
[; ;pic18f27j53.h: 17099: asm("CM1CON1 equ 0FD2h");
[; <" CM1CON1 equ 0FD2h ;# ">
[; ;pic18f27j53.h: 17102: typedef union {
[; ;pic18f27j53.h: 17103: struct {
[; ;pic18f27j53.h: 17104: unsigned CCH :2;
[; ;pic18f27j53.h: 17105: unsigned CREF :1;
[; ;pic18f27j53.h: 17106: unsigned EVPOL :2;
[; ;pic18f27j53.h: 17107: unsigned CPOL :1;
[; ;pic18f27j53.h: 17108: unsigned COE :1;
[; ;pic18f27j53.h: 17109: unsigned CON :1;
[; ;pic18f27j53.h: 17110: };
[; ;pic18f27j53.h: 17111: struct {
[; ;pic18f27j53.h: 17112: unsigned CCH0 :1;
[; ;pic18f27j53.h: 17113: unsigned CCH1 :1;
[; ;pic18f27j53.h: 17114: unsigned :1;
[; ;pic18f27j53.h: 17115: unsigned EVPOL0 :1;
[; ;pic18f27j53.h: 17116: unsigned EVPOL1 :1;
[; ;pic18f27j53.h: 17117: };
[; ;pic18f27j53.h: 17118: struct {
[; ;pic18f27j53.h: 17119: unsigned C1CH0 :1;
[; ;pic18f27j53.h: 17120: };
[; ;pic18f27j53.h: 17121: struct {
[; ;pic18f27j53.h: 17122: unsigned :1;
[; ;pic18f27j53.h: 17123: unsigned C1CH1 :1;
[; ;pic18f27j53.h: 17124: };
[; ;pic18f27j53.h: 17125: struct {
[; ;pic18f27j53.h: 17126: unsigned CCH01 :1;
[; ;pic18f27j53.h: 17127: };
[; ;pic18f27j53.h: 17128: struct {
[; ;pic18f27j53.h: 17129: unsigned :1;
[; ;pic18f27j53.h: 17130: unsigned CCH11 :1;
[; ;pic18f27j53.h: 17131: };
[; ;pic18f27j53.h: 17132: struct {
[; ;pic18f27j53.h: 17133: unsigned :6;
[; ;pic18f27j53.h: 17134: unsigned COE1 :1;
[; ;pic18f27j53.h: 17135: };
[; ;pic18f27j53.h: 17136: struct {
[; ;pic18f27j53.h: 17137: unsigned :7;
[; ;pic18f27j53.h: 17138: unsigned CON1 :1;
[; ;pic18f27j53.h: 17139: };
[; ;pic18f27j53.h: 17140: struct {
[; ;pic18f27j53.h: 17141: unsigned :5;
[; ;pic18f27j53.h: 17142: unsigned CPOL1 :1;
[; ;pic18f27j53.h: 17143: };
[; ;pic18f27j53.h: 17144: struct {
[; ;pic18f27j53.h: 17145: unsigned :2;
[; ;pic18f27j53.h: 17146: unsigned CREF1 :1;
[; ;pic18f27j53.h: 17147: };
[; ;pic18f27j53.h: 17148: struct {
[; ;pic18f27j53.h: 17149: unsigned :3;
[; ;pic18f27j53.h: 17150: unsigned EVPOL01 :1;
[; ;pic18f27j53.h: 17151: };
[; ;pic18f27j53.h: 17152: struct {
[; ;pic18f27j53.h: 17153: unsigned :4;
[; ;pic18f27j53.h: 17154: unsigned EVPOL11 :1;
[; ;pic18f27j53.h: 17155: };
[; ;pic18f27j53.h: 17156: } CM1CONbits_t;
[; ;pic18f27j53.h: 17157: extern volatile CM1CONbits_t CM1CONbits @ 0xFD2;
[; ;pic18f27j53.h: 17260: typedef union {
[; ;pic18f27j53.h: 17261: struct {
[; ;pic18f27j53.h: 17262: unsigned CCH :2;
[; ;pic18f27j53.h: 17263: unsigned CREF :1;
[; ;pic18f27j53.h: 17264: unsigned EVPOL :2;
[; ;pic18f27j53.h: 17265: unsigned CPOL :1;
[; ;pic18f27j53.h: 17266: unsigned COE :1;
[; ;pic18f27j53.h: 17267: unsigned CON :1;
[; ;pic18f27j53.h: 17268: };
[; ;pic18f27j53.h: 17269: struct {
[; ;pic18f27j53.h: 17270: unsigned CCH0 :1;
[; ;pic18f27j53.h: 17271: unsigned CCH1 :1;
[; ;pic18f27j53.h: 17272: unsigned :1;
[; ;pic18f27j53.h: 17273: unsigned EVPOL0 :1;
[; ;pic18f27j53.h: 17274: unsigned EVPOL1 :1;
[; ;pic18f27j53.h: 17275: };
[; ;pic18f27j53.h: 17276: struct {
[; ;pic18f27j53.h: 17277: unsigned C1CH0 :1;
[; ;pic18f27j53.h: 17278: };
[; ;pic18f27j53.h: 17279: struct {
[; ;pic18f27j53.h: 17280: unsigned :1;
[; ;pic18f27j53.h: 17281: unsigned C1CH1 :1;
[; ;pic18f27j53.h: 17282: };
[; ;pic18f27j53.h: 17283: struct {
[; ;pic18f27j53.h: 17284: unsigned CCH01 :1;
[; ;pic18f27j53.h: 17285: };
[; ;pic18f27j53.h: 17286: struct {
[; ;pic18f27j53.h: 17287: unsigned :1;
[; ;pic18f27j53.h: 17288: unsigned CCH11 :1;
[; ;pic18f27j53.h: 17289: };
[; ;pic18f27j53.h: 17290: struct {
[; ;pic18f27j53.h: 17291: unsigned :6;
[; ;pic18f27j53.h: 17292: unsigned COE1 :1;
[; ;pic18f27j53.h: 17293: };
[; ;pic18f27j53.h: 17294: struct {
[; ;pic18f27j53.h: 17295: unsigned :7;
[; ;pic18f27j53.h: 17296: unsigned CON1 :1;
[; ;pic18f27j53.h: 17297: };
[; ;pic18f27j53.h: 17298: struct {
[; ;pic18f27j53.h: 17299: unsigned :5;
[; ;pic18f27j53.h: 17300: unsigned CPOL1 :1;
[; ;pic18f27j53.h: 17301: };
[; ;pic18f27j53.h: 17302: struct {
[; ;pic18f27j53.h: 17303: unsigned :2;
[; ;pic18f27j53.h: 17304: unsigned CREF1 :1;
[; ;pic18f27j53.h: 17305: };
[; ;pic18f27j53.h: 17306: struct {
[; ;pic18f27j53.h: 17307: unsigned :3;
[; ;pic18f27j53.h: 17308: unsigned EVPOL01 :1;
[; ;pic18f27j53.h: 17309: };
[; ;pic18f27j53.h: 17310: struct {
[; ;pic18f27j53.h: 17311: unsigned :4;
[; ;pic18f27j53.h: 17312: unsigned EVPOL11 :1;
[; ;pic18f27j53.h: 17313: };
[; ;pic18f27j53.h: 17314: } CM1CON1bits_t;
[; ;pic18f27j53.h: 17315: extern volatile CM1CON1bits_t CM1CON1bits @ 0xFD2;
[; ;pic18f27j53.h: 17419: extern volatile unsigned char OSCCON @ 0xFD3;
"17421
[; ;pic18f27j53.h: 17421: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f27j53.h: 17424: typedef union {
[; ;pic18f27j53.h: 17425: struct {
[; ;pic18f27j53.h: 17426: unsigned SCS :2;
[; ;pic18f27j53.h: 17427: unsigned FLTS :1;
[; ;pic18f27j53.h: 17428: unsigned OSTS :1;
[; ;pic18f27j53.h: 17429: unsigned IRCF :3;
[; ;pic18f27j53.h: 17430: unsigned IDLEN :1;
[; ;pic18f27j53.h: 17431: };
[; ;pic18f27j53.h: 17432: struct {
[; ;pic18f27j53.h: 17433: unsigned SCS0 :1;
[; ;pic18f27j53.h: 17434: unsigned SCS1 :1;
[; ;pic18f27j53.h: 17435: unsigned :2;
[; ;pic18f27j53.h: 17436: unsigned IRCF0 :1;
[; ;pic18f27j53.h: 17437: unsigned IRCF1 :1;
[; ;pic18f27j53.h: 17438: unsigned IRCF2 :1;
[; ;pic18f27j53.h: 17439: };
[; ;pic18f27j53.h: 17440: } OSCCONbits_t;
[; ;pic18f27j53.h: 17441: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f27j53.h: 17495: extern volatile unsigned char T0CON @ 0xFD5;
"17497
[; ;pic18f27j53.h: 17497: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f27j53.h: 17500: typedef union {
[; ;pic18f27j53.h: 17501: struct {
[; ;pic18f27j53.h: 17502: unsigned T0PS :3;
[; ;pic18f27j53.h: 17503: unsigned PSA :1;
[; ;pic18f27j53.h: 17504: unsigned T0SE :1;
[; ;pic18f27j53.h: 17505: unsigned T0CS :1;
[; ;pic18f27j53.h: 17506: unsigned T08BIT :1;
[; ;pic18f27j53.h: 17507: unsigned TMR0ON :1;
[; ;pic18f27j53.h: 17508: };
[; ;pic18f27j53.h: 17509: struct {
[; ;pic18f27j53.h: 17510: unsigned T0PS0 :1;
[; ;pic18f27j53.h: 17511: unsigned T0PS1 :1;
[; ;pic18f27j53.h: 17512: unsigned T0PS2 :1;
[; ;pic18f27j53.h: 17513: };
[; ;pic18f27j53.h: 17514: } T0CONbits_t;
[; ;pic18f27j53.h: 17515: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f27j53.h: 17564: extern volatile unsigned short TMR0 @ 0xFD6;
"17566
[; ;pic18f27j53.h: 17566: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f27j53.h: 17570: extern volatile unsigned char TMR0L @ 0xFD6;
"17572
[; ;pic18f27j53.h: 17572: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f27j53.h: 17575: typedef union {
[; ;pic18f27j53.h: 17576: struct {
[; ;pic18f27j53.h: 17577: unsigned TMR0L :8;
[; ;pic18f27j53.h: 17578: };
[; ;pic18f27j53.h: 17579: } TMR0Lbits_t;
[; ;pic18f27j53.h: 17580: extern volatile TMR0Lbits_t TMR0Lbits @ 0xFD6;
[; ;pic18f27j53.h: 17589: extern volatile unsigned char TMR0H @ 0xFD7;
"17591
[; ;pic18f27j53.h: 17591: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f27j53.h: 17594: typedef union {
[; ;pic18f27j53.h: 17595: struct {
[; ;pic18f27j53.h: 17596: unsigned TMR0H :8;
[; ;pic18f27j53.h: 17597: };
[; ;pic18f27j53.h: 17598: } TMR0Hbits_t;
[; ;pic18f27j53.h: 17599: extern volatile TMR0Hbits_t TMR0Hbits @ 0xFD7;
[; ;pic18f27j53.h: 17608: extern volatile unsigned char STATUS @ 0xFD8;
"17610
[; ;pic18f27j53.h: 17610: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f27j53.h: 17613: typedef union {
[; ;pic18f27j53.h: 17614: struct {
[; ;pic18f27j53.h: 17615: unsigned C :1;
[; ;pic18f27j53.h: 17616: unsigned DC :1;
[; ;pic18f27j53.h: 17617: unsigned Z :1;
[; ;pic18f27j53.h: 17618: unsigned OV :1;
[; ;pic18f27j53.h: 17619: unsigned N :1;
[; ;pic18f27j53.h: 17620: };
[; ;pic18f27j53.h: 17621: struct {
[; ;pic18f27j53.h: 17622: unsigned CARRY :1;
[; ;pic18f27j53.h: 17623: };
[; ;pic18f27j53.h: 17624: struct {
[; ;pic18f27j53.h: 17625: unsigned :4;
[; ;pic18f27j53.h: 17626: unsigned NEGATIVE :1;
[; ;pic18f27j53.h: 17627: };
[; ;pic18f27j53.h: 17628: struct {
[; ;pic18f27j53.h: 17629: unsigned :3;
[; ;pic18f27j53.h: 17630: unsigned OVERFLOW :1;
[; ;pic18f27j53.h: 17631: };
[; ;pic18f27j53.h: 17632: struct {
[; ;pic18f27j53.h: 17633: unsigned :2;
[; ;pic18f27j53.h: 17634: unsigned ZERO :1;
[; ;pic18f27j53.h: 17635: };
[; ;pic18f27j53.h: 17636: } STATUSbits_t;
[; ;pic18f27j53.h: 17637: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f27j53.h: 17686: extern volatile unsigned short FSR2 @ 0xFD9;
"17688
[; ;pic18f27j53.h: 17688: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f27j53.h: 17692: extern volatile unsigned char FSR2L @ 0xFD9;
"17694
[; ;pic18f27j53.h: 17694: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f27j53.h: 17697: typedef union {
[; ;pic18f27j53.h: 17698: struct {
[; ;pic18f27j53.h: 17699: unsigned FSR2L :8;
[; ;pic18f27j53.h: 17700: };
[; ;pic18f27j53.h: 17701: } FSR2Lbits_t;
[; ;pic18f27j53.h: 17702: extern volatile FSR2Lbits_t FSR2Lbits @ 0xFD9;
[; ;pic18f27j53.h: 17711: extern volatile unsigned char FSR2H @ 0xFDA;
"17713
[; ;pic18f27j53.h: 17713: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f27j53.h: 17717: extern volatile unsigned char PLUSW2 @ 0xFDB;
"17719
[; ;pic18f27j53.h: 17719: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f27j53.h: 17722: typedef union {
[; ;pic18f27j53.h: 17723: struct {
[; ;pic18f27j53.h: 17724: unsigned PLUSW2 :8;
[; ;pic18f27j53.h: 17725: };
[; ;pic18f27j53.h: 17726: } PLUSW2bits_t;
[; ;pic18f27j53.h: 17727: extern volatile PLUSW2bits_t PLUSW2bits @ 0xFDB;
[; ;pic18f27j53.h: 17736: extern volatile unsigned char PREINC2 @ 0xFDC;
"17738
[; ;pic18f27j53.h: 17738: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f27j53.h: 17741: typedef union {
[; ;pic18f27j53.h: 17742: struct {
[; ;pic18f27j53.h: 17743: unsigned PREINC2 :8;
[; ;pic18f27j53.h: 17744: };
[; ;pic18f27j53.h: 17745: } PREINC2bits_t;
[; ;pic18f27j53.h: 17746: extern volatile PREINC2bits_t PREINC2bits @ 0xFDC;
[; ;pic18f27j53.h: 17755: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"17757
[; ;pic18f27j53.h: 17757: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f27j53.h: 17760: typedef union {
[; ;pic18f27j53.h: 17761: struct {
[; ;pic18f27j53.h: 17762: unsigned POSTDEC2 :8;
[; ;pic18f27j53.h: 17763: };
[; ;pic18f27j53.h: 17764: } POSTDEC2bits_t;
[; ;pic18f27j53.h: 17765: extern volatile POSTDEC2bits_t POSTDEC2bits @ 0xFDD;
[; ;pic18f27j53.h: 17774: extern volatile unsigned char POSTINC2 @ 0xFDE;
"17776
[; ;pic18f27j53.h: 17776: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f27j53.h: 17779: typedef union {
[; ;pic18f27j53.h: 17780: struct {
[; ;pic18f27j53.h: 17781: unsigned POSTINC2 :8;
[; ;pic18f27j53.h: 17782: };
[; ;pic18f27j53.h: 17783: } POSTINC2bits_t;
[; ;pic18f27j53.h: 17784: extern volatile POSTINC2bits_t POSTINC2bits @ 0xFDE;
[; ;pic18f27j53.h: 17793: extern volatile unsigned char INDF2 @ 0xFDF;
"17795
[; ;pic18f27j53.h: 17795: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f27j53.h: 17798: typedef union {
[; ;pic18f27j53.h: 17799: struct {
[; ;pic18f27j53.h: 17800: unsigned INDF2 :8;
[; ;pic18f27j53.h: 17801: };
[; ;pic18f27j53.h: 17802: } INDF2bits_t;
[; ;pic18f27j53.h: 17803: extern volatile INDF2bits_t INDF2bits @ 0xFDF;
[; ;pic18f27j53.h: 17812: extern volatile unsigned char BSR @ 0xFE0;
"17814
[; ;pic18f27j53.h: 17814: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f27j53.h: 17818: extern volatile unsigned short FSR1 @ 0xFE1;
"17820
[; ;pic18f27j53.h: 17820: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f27j53.h: 17824: extern volatile unsigned char FSR1L @ 0xFE1;
"17826
[; ;pic18f27j53.h: 17826: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f27j53.h: 17829: typedef union {
[; ;pic18f27j53.h: 17830: struct {
[; ;pic18f27j53.h: 17831: unsigned FSR1L :8;
[; ;pic18f27j53.h: 17832: };
[; ;pic18f27j53.h: 17833: } FSR1Lbits_t;
[; ;pic18f27j53.h: 17834: extern volatile FSR1Lbits_t FSR1Lbits @ 0xFE1;
[; ;pic18f27j53.h: 17843: extern volatile unsigned char FSR1H @ 0xFE2;
"17845
[; ;pic18f27j53.h: 17845: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f27j53.h: 17849: extern volatile unsigned char PLUSW1 @ 0xFE3;
"17851
[; ;pic18f27j53.h: 17851: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f27j53.h: 17854: typedef union {
[; ;pic18f27j53.h: 17855: struct {
[; ;pic18f27j53.h: 17856: unsigned PLUSW1 :8;
[; ;pic18f27j53.h: 17857: };
[; ;pic18f27j53.h: 17858: } PLUSW1bits_t;
[; ;pic18f27j53.h: 17859: extern volatile PLUSW1bits_t PLUSW1bits @ 0xFE3;
[; ;pic18f27j53.h: 17868: extern volatile unsigned char PREINC1 @ 0xFE4;
"17870
[; ;pic18f27j53.h: 17870: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f27j53.h: 17873: typedef union {
[; ;pic18f27j53.h: 17874: struct {
[; ;pic18f27j53.h: 17875: unsigned PREINC1 :8;
[; ;pic18f27j53.h: 17876: };
[; ;pic18f27j53.h: 17877: } PREINC1bits_t;
[; ;pic18f27j53.h: 17878: extern volatile PREINC1bits_t PREINC1bits @ 0xFE4;
[; ;pic18f27j53.h: 17887: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"17889
[; ;pic18f27j53.h: 17889: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f27j53.h: 17892: typedef union {
[; ;pic18f27j53.h: 17893: struct {
[; ;pic18f27j53.h: 17894: unsigned POSTDEC1 :8;
[; ;pic18f27j53.h: 17895: };
[; ;pic18f27j53.h: 17896: } POSTDEC1bits_t;
[; ;pic18f27j53.h: 17897: extern volatile POSTDEC1bits_t POSTDEC1bits @ 0xFE5;
[; ;pic18f27j53.h: 17906: extern volatile unsigned char POSTINC1 @ 0xFE6;
"17908
[; ;pic18f27j53.h: 17908: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f27j53.h: 17911: typedef union {
[; ;pic18f27j53.h: 17912: struct {
[; ;pic18f27j53.h: 17913: unsigned POSTINC1 :8;
[; ;pic18f27j53.h: 17914: };
[; ;pic18f27j53.h: 17915: } POSTINC1bits_t;
[; ;pic18f27j53.h: 17916: extern volatile POSTINC1bits_t POSTINC1bits @ 0xFE6;
[; ;pic18f27j53.h: 17925: extern volatile unsigned char INDF1 @ 0xFE7;
"17927
[; ;pic18f27j53.h: 17927: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f27j53.h: 17930: typedef union {
[; ;pic18f27j53.h: 17931: struct {
[; ;pic18f27j53.h: 17932: unsigned INDF1 :8;
[; ;pic18f27j53.h: 17933: };
[; ;pic18f27j53.h: 17934: } INDF1bits_t;
[; ;pic18f27j53.h: 17935: extern volatile INDF1bits_t INDF1bits @ 0xFE7;
[; ;pic18f27j53.h: 17944: extern volatile unsigned char WREG @ 0xFE8;
"17946
[; ;pic18f27j53.h: 17946: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f27j53.h: 17949: typedef union {
[; ;pic18f27j53.h: 17950: struct {
[; ;pic18f27j53.h: 17951: unsigned WREG :8;
[; ;pic18f27j53.h: 17952: };
[; ;pic18f27j53.h: 17953: } WREGbits_t;
[; ;pic18f27j53.h: 17954: extern volatile WREGbits_t WREGbits @ 0xFE8;
[; ;pic18f27j53.h: 17963: extern volatile unsigned short FSR0 @ 0xFE9;
"17965
[; ;pic18f27j53.h: 17965: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f27j53.h: 17969: extern volatile unsigned char FSR0L @ 0xFE9;
"17971
[; ;pic18f27j53.h: 17971: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f27j53.h: 17974: typedef union {
[; ;pic18f27j53.h: 17975: struct {
[; ;pic18f27j53.h: 17976: unsigned FSR0L :8;
[; ;pic18f27j53.h: 17977: };
[; ;pic18f27j53.h: 17978: } FSR0Lbits_t;
[; ;pic18f27j53.h: 17979: extern volatile FSR0Lbits_t FSR0Lbits @ 0xFE9;
[; ;pic18f27j53.h: 17988: extern volatile unsigned char FSR0H @ 0xFEA;
"17990
[; ;pic18f27j53.h: 17990: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f27j53.h: 17994: extern volatile unsigned char PLUSW0 @ 0xFEB;
"17996
[; ;pic18f27j53.h: 17996: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f27j53.h: 17999: typedef union {
[; ;pic18f27j53.h: 18000: struct {
[; ;pic18f27j53.h: 18001: unsigned PLUSW0 :8;
[; ;pic18f27j53.h: 18002: };
[; ;pic18f27j53.h: 18003: } PLUSW0bits_t;
[; ;pic18f27j53.h: 18004: extern volatile PLUSW0bits_t PLUSW0bits @ 0xFEB;
[; ;pic18f27j53.h: 18013: extern volatile unsigned char PREINC0 @ 0xFEC;
"18015
[; ;pic18f27j53.h: 18015: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f27j53.h: 18018: typedef union {
[; ;pic18f27j53.h: 18019: struct {
[; ;pic18f27j53.h: 18020: unsigned PREINC0 :8;
[; ;pic18f27j53.h: 18021: };
[; ;pic18f27j53.h: 18022: } PREINC0bits_t;
[; ;pic18f27j53.h: 18023: extern volatile PREINC0bits_t PREINC0bits @ 0xFEC;
[; ;pic18f27j53.h: 18032: extern volatile unsigned char POSTDEC0 @ 0xFED;
"18034
[; ;pic18f27j53.h: 18034: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f27j53.h: 18037: typedef union {
[; ;pic18f27j53.h: 18038: struct {
[; ;pic18f27j53.h: 18039: unsigned POSTDEC0 :8;
[; ;pic18f27j53.h: 18040: };
[; ;pic18f27j53.h: 18041: } POSTDEC0bits_t;
[; ;pic18f27j53.h: 18042: extern volatile POSTDEC0bits_t POSTDEC0bits @ 0xFED;
[; ;pic18f27j53.h: 18051: extern volatile unsigned char POSTINC0 @ 0xFEE;
"18053
[; ;pic18f27j53.h: 18053: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f27j53.h: 18056: typedef union {
[; ;pic18f27j53.h: 18057: struct {
[; ;pic18f27j53.h: 18058: unsigned POSTINC0 :8;
[; ;pic18f27j53.h: 18059: };
[; ;pic18f27j53.h: 18060: } POSTINC0bits_t;
[; ;pic18f27j53.h: 18061: extern volatile POSTINC0bits_t POSTINC0bits @ 0xFEE;
[; ;pic18f27j53.h: 18070: extern volatile unsigned char INDF0 @ 0xFEF;
"18072
[; ;pic18f27j53.h: 18072: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f27j53.h: 18075: typedef union {
[; ;pic18f27j53.h: 18076: struct {
[; ;pic18f27j53.h: 18077: unsigned INDF0 :8;
[; ;pic18f27j53.h: 18078: };
[; ;pic18f27j53.h: 18079: } INDF0bits_t;
[; ;pic18f27j53.h: 18080: extern volatile INDF0bits_t INDF0bits @ 0xFEF;
[; ;pic18f27j53.h: 18089: extern volatile unsigned char INTCON3 @ 0xFF0;
"18091
[; ;pic18f27j53.h: 18091: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f27j53.h: 18094: typedef union {
[; ;pic18f27j53.h: 18095: struct {
[; ;pic18f27j53.h: 18096: unsigned INT1IF :1;
[; ;pic18f27j53.h: 18097: unsigned INT2IF :1;
[; ;pic18f27j53.h: 18098: unsigned INT3IF :1;
[; ;pic18f27j53.h: 18099: unsigned INT1IE :1;
[; ;pic18f27j53.h: 18100: unsigned INT2IE :1;
[; ;pic18f27j53.h: 18101: unsigned INT3IE :1;
[; ;pic18f27j53.h: 18102: unsigned INT1IP :1;
[; ;pic18f27j53.h: 18103: unsigned INT2IP :1;
[; ;pic18f27j53.h: 18104: };
[; ;pic18f27j53.h: 18105: struct {
[; ;pic18f27j53.h: 18106: unsigned INT1F :1;
[; ;pic18f27j53.h: 18107: unsigned INT2F :1;
[; ;pic18f27j53.h: 18108: unsigned INT3F :1;
[; ;pic18f27j53.h: 18109: unsigned INT1E :1;
[; ;pic18f27j53.h: 18110: unsigned INT2E :1;
[; ;pic18f27j53.h: 18111: unsigned INT3E :1;
[; ;pic18f27j53.h: 18112: unsigned INT1P :1;
[; ;pic18f27j53.h: 18113: unsigned INT2P :1;
[; ;pic18f27j53.h: 18114: };
[; ;pic18f27j53.h: 18115: } INTCON3bits_t;
[; ;pic18f27j53.h: 18116: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f27j53.h: 18200: extern volatile unsigned char INTCON2 @ 0xFF1;
"18202
[; ;pic18f27j53.h: 18202: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f27j53.h: 18205: typedef union {
[; ;pic18f27j53.h: 18206: struct {
[; ;pic18f27j53.h: 18207: unsigned :7;
[; ;pic18f27j53.h: 18208: unsigned NOT_RBPU :1;
[; ;pic18f27j53.h: 18209: };
[; ;pic18f27j53.h: 18210: struct {
[; ;pic18f27j53.h: 18211: unsigned RBIP :1;
[; ;pic18f27j53.h: 18212: unsigned INT3IP :1;
[; ;pic18f27j53.h: 18213: unsigned TMR0IP :1;
[; ;pic18f27j53.h: 18214: unsigned INTEDG3 :1;
[; ;pic18f27j53.h: 18215: unsigned INTEDG2 :1;
[; ;pic18f27j53.h: 18216: unsigned INTEDG1 :1;
[; ;pic18f27j53.h: 18217: unsigned INTEDG0 :1;
[; ;pic18f27j53.h: 18218: unsigned nRBPU :1;
[; ;pic18f27j53.h: 18219: };
[; ;pic18f27j53.h: 18220: struct {
[; ;pic18f27j53.h: 18221: unsigned :1;
[; ;pic18f27j53.h: 18222: unsigned INT3P :1;
[; ;pic18f27j53.h: 18223: unsigned T0IP :1;
[; ;pic18f27j53.h: 18224: unsigned :4;
[; ;pic18f27j53.h: 18225: unsigned RBPU :1;
[; ;pic18f27j53.h: 18226: };
[; ;pic18f27j53.h: 18227: } INTCON2bits_t;
[; ;pic18f27j53.h: 18228: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f27j53.h: 18292: extern volatile unsigned char INTCON @ 0xFF2;
"18294
[; ;pic18f27j53.h: 18294: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f27j53.h: 18297: typedef union {
[; ;pic18f27j53.h: 18298: struct {
[; ;pic18f27j53.h: 18299: unsigned RBIF :1;
[; ;pic18f27j53.h: 18300: unsigned INT0IF :1;
[; ;pic18f27j53.h: 18301: unsigned TMR0IF :1;
[; ;pic18f27j53.h: 18302: unsigned RBIE :1;
[; ;pic18f27j53.h: 18303: unsigned INT0IE :1;
[; ;pic18f27j53.h: 18304: unsigned TMR0IE :1;
[; ;pic18f27j53.h: 18305: unsigned PEIE_GIEL :1;
[; ;pic18f27j53.h: 18306: unsigned GIE_GIEH :1;
[; ;pic18f27j53.h: 18307: };
[; ;pic18f27j53.h: 18308: struct {
[; ;pic18f27j53.h: 18309: unsigned :1;
[; ;pic18f27j53.h: 18310: unsigned INT0F :1;
[; ;pic18f27j53.h: 18311: unsigned T0IF :1;
[; ;pic18f27j53.h: 18312: unsigned :1;
[; ;pic18f27j53.h: 18313: unsigned INT0E :1;
[; ;pic18f27j53.h: 18314: unsigned T0IE :1;
[; ;pic18f27j53.h: 18315: unsigned PEIE :1;
[; ;pic18f27j53.h: 18316: unsigned GIE :1;
[; ;pic18f27j53.h: 18317: };
[; ;pic18f27j53.h: 18318: struct {
[; ;pic18f27j53.h: 18319: unsigned :6;
[; ;pic18f27j53.h: 18320: unsigned GIEL :1;
[; ;pic18f27j53.h: 18321: unsigned GIEH :1;
[; ;pic18f27j53.h: 18322: };
[; ;pic18f27j53.h: 18323: struct {
[; ;pic18f27j53.h: 18324: unsigned :1;
[; ;pic18f27j53.h: 18325: unsigned INT0F :1;
[; ;pic18f27j53.h: 18326: unsigned T0IF :1;
[; ;pic18f27j53.h: 18327: unsigned :1;
[; ;pic18f27j53.h: 18328: unsigned INT0E :1;
[; ;pic18f27j53.h: 18329: unsigned T0IE :1;
[; ;pic18f27j53.h: 18330: unsigned PEIE :1;
[; ;pic18f27j53.h: 18331: unsigned GIE :1;
[; ;pic18f27j53.h: 18332: };
[; ;pic18f27j53.h: 18333: struct {
[; ;pic18f27j53.h: 18334: unsigned :6;
[; ;pic18f27j53.h: 18335: unsigned GIEL :1;
[; ;pic18f27j53.h: 18336: unsigned GIEH :1;
[; ;pic18f27j53.h: 18337: };
[; ;pic18f27j53.h: 18338: } INTCONbits_t;
[; ;pic18f27j53.h: 18339: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f27j53.h: 18423: extern volatile unsigned short PROD @ 0xFF3;
"18425
[; ;pic18f27j53.h: 18425: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f27j53.h: 18429: extern volatile unsigned char PRODL @ 0xFF3;
"18431
[; ;pic18f27j53.h: 18431: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f27j53.h: 18434: typedef union {
[; ;pic18f27j53.h: 18435: struct {
[; ;pic18f27j53.h: 18436: unsigned PRODL :8;
[; ;pic18f27j53.h: 18437: };
[; ;pic18f27j53.h: 18438: } PRODLbits_t;
[; ;pic18f27j53.h: 18439: extern volatile PRODLbits_t PRODLbits @ 0xFF3;
[; ;pic18f27j53.h: 18448: extern volatile unsigned char PRODH @ 0xFF4;
"18450
[; ;pic18f27j53.h: 18450: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f27j53.h: 18453: typedef union {
[; ;pic18f27j53.h: 18454: struct {
[; ;pic18f27j53.h: 18455: unsigned PRODH :8;
[; ;pic18f27j53.h: 18456: };
[; ;pic18f27j53.h: 18457: } PRODHbits_t;
[; ;pic18f27j53.h: 18458: extern volatile PRODHbits_t PRODHbits @ 0xFF4;
[; ;pic18f27j53.h: 18467: extern volatile unsigned char TABLAT @ 0xFF5;
"18469
[; ;pic18f27j53.h: 18469: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f27j53.h: 18472: typedef union {
[; ;pic18f27j53.h: 18473: struct {
[; ;pic18f27j53.h: 18474: unsigned TABLAT :8;
[; ;pic18f27j53.h: 18475: };
[; ;pic18f27j53.h: 18476: } TABLATbits_t;
[; ;pic18f27j53.h: 18477: extern volatile TABLATbits_t TABLATbits @ 0xFF5;
[; ;pic18f27j53.h: 18487: extern volatile unsigned short long TBLPTR @ 0xFF6;
"18490
[; ;pic18f27j53.h: 18490: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f27j53.h: 18494: extern volatile unsigned char TBLPTRL @ 0xFF6;
"18496
[; ;pic18f27j53.h: 18496: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f27j53.h: 18499: typedef union {
[; ;pic18f27j53.h: 18500: struct {
[; ;pic18f27j53.h: 18501: unsigned TBLPTRL :8;
[; ;pic18f27j53.h: 18502: };
[; ;pic18f27j53.h: 18503: } TBLPTRLbits_t;
[; ;pic18f27j53.h: 18504: extern volatile TBLPTRLbits_t TBLPTRLbits @ 0xFF6;
[; ;pic18f27j53.h: 18513: extern volatile unsigned char TBLPTRH @ 0xFF7;
"18515
[; ;pic18f27j53.h: 18515: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f27j53.h: 18518: typedef union {
[; ;pic18f27j53.h: 18519: struct {
[; ;pic18f27j53.h: 18520: unsigned TBLPTRH :8;
[; ;pic18f27j53.h: 18521: };
[; ;pic18f27j53.h: 18522: } TBLPTRHbits_t;
[; ;pic18f27j53.h: 18523: extern volatile TBLPTRHbits_t TBLPTRHbits @ 0xFF7;
[; ;pic18f27j53.h: 18532: extern volatile unsigned char TBLPTRU @ 0xFF8;
"18534
[; ;pic18f27j53.h: 18534: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f27j53.h: 18539: extern volatile unsigned short long PCLAT @ 0xFF9;
"18542
[; ;pic18f27j53.h: 18542: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f27j53.h: 18546: extern volatile unsigned short long PC @ 0xFF9;
"18549
[; ;pic18f27j53.h: 18549: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f27j53.h: 18553: extern volatile unsigned char PCL @ 0xFF9;
"18555
[; ;pic18f27j53.h: 18555: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f27j53.h: 18558: typedef union {
[; ;pic18f27j53.h: 18559: struct {
[; ;pic18f27j53.h: 18560: unsigned PCL :8;
[; ;pic18f27j53.h: 18561: };
[; ;pic18f27j53.h: 18562: } PCLbits_t;
[; ;pic18f27j53.h: 18563: extern volatile PCLbits_t PCLbits @ 0xFF9;
[; ;pic18f27j53.h: 18572: extern volatile unsigned char PCLATH @ 0xFFA;
"18574
[; ;pic18f27j53.h: 18574: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f27j53.h: 18577: typedef union {
[; ;pic18f27j53.h: 18578: struct {
[; ;pic18f27j53.h: 18579: unsigned PCH :8;
[; ;pic18f27j53.h: 18580: };
[; ;pic18f27j53.h: 18581: } PCLATHbits_t;
[; ;pic18f27j53.h: 18582: extern volatile PCLATHbits_t PCLATHbits @ 0xFFA;
[; ;pic18f27j53.h: 18591: extern volatile unsigned char PCLATU @ 0xFFB;
"18593
[; ;pic18f27j53.h: 18593: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f27j53.h: 18597: extern volatile unsigned char STKPTR @ 0xFFC;
"18599
[; ;pic18f27j53.h: 18599: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f27j53.h: 18602: typedef union {
[; ;pic18f27j53.h: 18603: struct {
[; ;pic18f27j53.h: 18604: unsigned STKPTR :5;
[; ;pic18f27j53.h: 18605: unsigned :1;
[; ;pic18f27j53.h: 18606: unsigned STKUNF :1;
[; ;pic18f27j53.h: 18607: unsigned STKFUL :1;
[; ;pic18f27j53.h: 18608: };
[; ;pic18f27j53.h: 18609: struct {
[; ;pic18f27j53.h: 18610: unsigned SP0 :1;
[; ;pic18f27j53.h: 18611: unsigned SP1 :1;
[; ;pic18f27j53.h: 18612: unsigned SP2 :1;
[; ;pic18f27j53.h: 18613: unsigned SP3 :1;
[; ;pic18f27j53.h: 18614: unsigned SP4 :1;
[; ;pic18f27j53.h: 18615: unsigned :2;
[; ;pic18f27j53.h: 18616: unsigned STKOVF :1;
[; ;pic18f27j53.h: 18617: };
[; ;pic18f27j53.h: 18618: } STKPTRbits_t;
[; ;pic18f27j53.h: 18619: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f27j53.h: 18669: extern volatile unsigned short long TOS @ 0xFFD;
"18672
[; ;pic18f27j53.h: 18672: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f27j53.h: 18676: extern volatile unsigned char TOSL @ 0xFFD;
"18678
[; ;pic18f27j53.h: 18678: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f27j53.h: 18681: typedef union {
[; ;pic18f27j53.h: 18682: struct {
[; ;pic18f27j53.h: 18683: unsigned TOSL :8;
[; ;pic18f27j53.h: 18684: };
[; ;pic18f27j53.h: 18685: } TOSLbits_t;
[; ;pic18f27j53.h: 18686: extern volatile TOSLbits_t TOSLbits @ 0xFFD;
[; ;pic18f27j53.h: 18695: extern volatile unsigned char TOSH @ 0xFFE;
"18697
[; ;pic18f27j53.h: 18697: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f27j53.h: 18700: typedef union {
[; ;pic18f27j53.h: 18701: struct {
[; ;pic18f27j53.h: 18702: unsigned TOSH :8;
[; ;pic18f27j53.h: 18703: };
[; ;pic18f27j53.h: 18704: } TOSHbits_t;
[; ;pic18f27j53.h: 18705: extern volatile TOSHbits_t TOSHbits @ 0xFFE;
[; ;pic18f27j53.h: 18714: extern volatile unsigned char TOSU @ 0xFFF;
"18716
[; ;pic18f27j53.h: 18716: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f27j53.h: 18726: extern volatile __bit ABDEN1 @ (((unsigned) &BAUDCON1)*8) + 0;
[; ;pic18f27j53.h: 18728: extern volatile __bit ABDEN2 @ (((unsigned) &BAUDCON2)*8) + 0;
[; ;pic18f27j53.h: 18730: extern volatile __bit ABDOVF1 @ (((unsigned) &BAUDCON1)*8) + 7;
[; ;pic18f27j53.h: 18732: extern volatile __bit ABDOVF2 @ (((unsigned) &BAUDCON2)*8) + 7;
[; ;pic18f27j53.h: 18734: extern volatile __bit ACKDT1 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f27j53.h: 18736: extern volatile __bit ACKDT2 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f27j53.h: 18738: extern volatile __bit ACKEN1 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f27j53.h: 18740: extern volatile __bit ACKEN2 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f27j53.h: 18742: extern volatile __bit ACKSTAT1 @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic18f27j53.h: 18744: extern volatile __bit ACKSTAT2 @ (((unsigned) &SSP2CON2)*8) + 6;
[; ;pic18f27j53.h: 18746: extern volatile __bit ACQT0 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f27j53.h: 18748: extern volatile __bit ACQT1 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f27j53.h: 18750: extern volatile __bit ACQT2 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f27j53.h: 18752: extern volatile __bit ACTVIE @ (((unsigned) &UIE)*8) + 2;
[; ;pic18f27j53.h: 18754: extern volatile __bit ACTVIF @ (((unsigned) &UIR)*8) + 2;
[; ;pic18f27j53.h: 18756: extern volatile __bit __attribute__((__deprecated__)) ADCAL @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic18f27j53.h: 18758: extern volatile __bit ADCMD @ (((unsigned) &PMDIS0)*8) + 0;
[; ;pic18f27j53.h: 18760: extern volatile __bit ADCS0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f27j53.h: 18762: extern volatile __bit ADCS1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f27j53.h: 18764: extern volatile __bit ADCS2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f27j53.h: 18766: extern volatile __bit ADDEN1 @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18f27j53.h: 18768: extern volatile __bit ADDEN2 @ (((unsigned) &RCSTA2)*8) + 3;
[; ;pic18f27j53.h: 18770: extern volatile __bit ADDR0 @ (((unsigned) &UADDR)*8) + 0;
[; ;pic18f27j53.h: 18772: extern volatile __bit ADDR1 @ (((unsigned) &UADDR)*8) + 1;
[; ;pic18f27j53.h: 18774: extern volatile __bit ADDR2 @ (((unsigned) &UADDR)*8) + 2;
[; ;pic18f27j53.h: 18776: extern volatile __bit ADDR3 @ (((unsigned) &UADDR)*8) + 3;
[; ;pic18f27j53.h: 18778: extern volatile __bit ADDR4 @ (((unsigned) &UADDR)*8) + 4;
[; ;pic18f27j53.h: 18780: extern volatile __bit ADDR5 @ (((unsigned) &UADDR)*8) + 5;
[; ;pic18f27j53.h: 18782: extern volatile __bit ADDR6 @ (((unsigned) &UADDR)*8) + 6;
[; ;pic18f27j53.h: 18784: extern volatile __bit ADEN @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18f27j53.h: 18786: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic18f27j53.h: 18788: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f27j53.h: 18790: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f27j53.h: 18792: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f27j53.h: 18794: extern volatile __bit ADMSK11 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f27j53.h: 18796: extern volatile __bit ADMSK12 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f27j53.h: 18798: extern volatile __bit ADMSK21 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f27j53.h: 18800: extern volatile __bit ADMSK22 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f27j53.h: 18802: extern volatile __bit ADMSK31 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f27j53.h: 18804: extern volatile __bit ADMSK32 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f27j53.h: 18806: extern volatile __bit ADMSK41 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f27j53.h: 18808: extern volatile __bit ADMSK42 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f27j53.h: 18810: extern volatile __bit ADMSK51 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f27j53.h: 18812: extern volatile __bit ADMSK52 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f27j53.h: 18814: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f27j53.h: 18816: extern volatile __bit ALRMEN @ (((unsigned) &ALRMCFG)*8) + 7;
[; ;pic18f27j53.h: 18818: extern volatile __bit ALRMPTR0 @ (((unsigned) &ALRMCFG)*8) + 0;
[; ;pic18f27j53.h: 18820: extern volatile __bit ALRMPTR1 @ (((unsigned) &ALRMCFG)*8) + 1;
[; ;pic18f27j53.h: 18822: extern volatile __bit AMASK0 @ (((unsigned) &ALRMCFG)*8) + 2;
[; ;pic18f27j53.h: 18824: extern volatile __bit AMASK1 @ (((unsigned) &ALRMCFG)*8) + 3;
[; ;pic18f27j53.h: 18826: extern volatile __bit AMASK2 @ (((unsigned) &ALRMCFG)*8) + 4;
[; ;pic18f27j53.h: 18828: extern volatile __bit AMASK3 @ (((unsigned) &ALRMCFG)*8) + 5;
[; ;pic18f27j53.h: 18830: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f27j53.h: 18832: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f27j53.h: 18834: extern volatile __bit AN10 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f27j53.h: 18836: extern volatile __bit AN11 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f27j53.h: 18838: extern volatile __bit AN12 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f27j53.h: 18840: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f27j53.h: 18842: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f27j53.h: 18844: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f27j53.h: 18846: extern volatile __bit AN8 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f27j53.h: 18848: extern volatile __bit AN9 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f27j53.h: 18850: extern volatile __bit ARPT0 @ (((unsigned) &ALRMRPT)*8) + 0;
[; ;pic18f27j53.h: 18852: extern volatile __bit ARPT1 @ (((unsigned) &ALRMRPT)*8) + 1;
[; ;pic18f27j53.h: 18854: extern volatile __bit ARPT2 @ (((unsigned) &ALRMRPT)*8) + 2;
[; ;pic18f27j53.h: 18856: extern volatile __bit ARPT3 @ (((unsigned) &ALRMRPT)*8) + 3;
[; ;pic18f27j53.h: 18858: extern volatile __bit ARPT4 @ (((unsigned) &ALRMRPT)*8) + 4;
[; ;pic18f27j53.h: 18860: extern volatile __bit ARPT5 @ (((unsigned) &ALRMRPT)*8) + 5;
[; ;pic18f27j53.h: 18862: extern volatile __bit ARPT6 @ (((unsigned) &ALRMRPT)*8) + 6;
[; ;pic18f27j53.h: 18864: extern volatile __bit ARPT7 @ (((unsigned) &ALRMRPT)*8) + 7;
[; ;pic18f27j53.h: 18866: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f27j53.h: 18868: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f27j53.h: 18870: extern volatile __bit BCL1IP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f27j53.h: 18872: extern volatile __bit BCL2IE @ (((unsigned) &PIE3)*8) + 6;
[; ;pic18f27j53.h: 18874: extern volatile __bit BCL2IF @ (((unsigned) &PIR3)*8) + 6;
[; ;pic18f27j53.h: 18876: extern volatile __bit BCL2IP @ (((unsigned) &IPR3)*8) + 6;
[; ;pic18f27j53.h: 18878: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f27j53.h: 18880: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f27j53.h: 18882: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f27j53.h: 18884: extern volatile __bit BF1 @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic18f27j53.h: 18886: extern volatile __bit BF2 @ (((unsigned) &SSP2STAT)*8) + 0;
[; ;pic18f27j53.h: 18888: extern volatile __bit BGVST @ (((unsigned) &HLVDCON)*8) + 6;
[; ;pic18f27j53.h: 18890: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f27j53.h: 18892: extern volatile __bit BRG161 @ (((unsigned) &BAUDCON1)*8) + 3;
[; ;pic18f27j53.h: 18894: extern volatile __bit BRG162 @ (((unsigned) &BAUDCON2)*8) + 3;
[; ;pic18f27j53.h: 18896: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA1)*8) + 2;
[; ;pic18f27j53.h: 18898: extern volatile __bit BRGH2 @ (((unsigned) &TXSTA2)*8) + 2;
[; ;pic18f27j53.h: 18900: extern volatile __bit BTOEE @ (((unsigned) &UEIE)*8) + 4;
[; ;pic18f27j53.h: 18902: extern volatile __bit BTOEF @ (((unsigned) &UEIR)*8) + 4;
[; ;pic18f27j53.h: 18904: extern volatile __bit BTSEE @ (((unsigned) &UEIE)*8) + 7;
[; ;pic18f27j53.h: 18906: extern volatile __bit BTSEF @ (((unsigned) &UEIR)*8) + 7;
[; ;pic18f27j53.h: 18908: extern volatile __bit C10TSEL0 @ (((unsigned) &CCPTMRS2)*8) + 4;
[; ;pic18f27j53.h: 18910: extern volatile __bit C1CH0 @ (((unsigned) &CM1CON)*8) + 0;
[; ;pic18f27j53.h: 18912: extern volatile __bit C1CH1 @ (((unsigned) &CM1CON)*8) + 1;
[; ;pic18f27j53.h: 18914: extern volatile __bit C1INA @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f27j53.h: 18916: extern volatile __bit C1INB @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f27j53.h: 18918: extern volatile __bit C1INC @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f27j53.h: 18920: extern volatile __bit C1IND @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f27j53.h: 18922: extern volatile __bit C1TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 0;
[; ;pic18f27j53.h: 18924: extern volatile __bit C1TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 1;
[; ;pic18f27j53.h: 18926: extern volatile __bit C1TSEL2 @ (((unsigned) &CCPTMRS0)*8) + 2;
[; ;pic18f27j53.h: 18928: extern volatile __bit C2INA @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f27j53.h: 18930: extern volatile __bit C2INB @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f27j53.h: 18932: extern volatile __bit C2INC @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f27j53.h: 18934: extern volatile __bit C2IND @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f27j53.h: 18936: extern volatile __bit C2TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 3;
[; ;pic18f27j53.h: 18938: extern volatile __bit C2TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 4;
[; ;pic18f27j53.h: 18940: extern volatile __bit C2TSEL2 @ (((unsigned) &CCPTMRS0)*8) + 5;
[; ;pic18f27j53.h: 18942: extern volatile __bit C3INA @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f27j53.h: 18944: extern volatile __bit C3INB @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f27j53.h: 18946: extern volatile __bit C3INC @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f27j53.h: 18948: extern volatile __bit C3IND @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f27j53.h: 18950: extern volatile __bit C3TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 6;
[; ;pic18f27j53.h: 18952: extern volatile __bit C3TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 7;
[; ;pic18f27j53.h: 18954: extern volatile __bit C4TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 0;
[; ;pic18f27j53.h: 18956: extern volatile __bit C4TSEL1 @ (((unsigned) &CCPTMRS1)*8) + 1;
[; ;pic18f27j53.h: 18958: extern volatile __bit C5TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 2;
[; ;pic18f27j53.h: 18960: extern volatile __bit C6TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 4;
[; ;pic18f27j53.h: 18962: extern volatile __bit C7TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 6;
[; ;pic18f27j53.h: 18964: extern volatile __bit C7TSEL1 @ (((unsigned) &CCPTMRS1)*8) + 7;
[; ;pic18f27j53.h: 18966: extern volatile __bit C8TSEL0 @ (((unsigned) &CCPTMRS2)*8) + 0;
[; ;pic18f27j53.h: 18968: extern volatile __bit C8TSEL1 @ (((unsigned) &CCPTMRS2)*8) + 1;
[; ;pic18f27j53.h: 18970: extern volatile __bit C9TSEL0 @ (((unsigned) &CCPTMRS2)*8) + 2;
[; ;pic18f27j53.h: 18972: extern volatile __bit CAL0 @ (((unsigned) &RTCCAL)*8) + 0;
[; ;pic18f27j53.h: 18974: extern volatile __bit CAL1 @ (((unsigned) &RTCCAL)*8) + 1;
[; ;pic18f27j53.h: 18976: extern volatile __bit CAL2 @ (((unsigned) &RTCCAL)*8) + 2;
[; ;pic18f27j53.h: 18978: extern volatile __bit CAL3 @ (((unsigned) &RTCCAL)*8) + 3;
[; ;pic18f27j53.h: 18980: extern volatile __bit CAL4 @ (((unsigned) &RTCCAL)*8) + 4;
[; ;pic18f27j53.h: 18982: extern volatile __bit CAL5 @ (((unsigned) &RTCCAL)*8) + 5;
[; ;pic18f27j53.h: 18984: extern volatile __bit CAL6 @ (((unsigned) &RTCCAL)*8) + 6;
[; ;pic18f27j53.h: 18986: extern volatile __bit CAL7 @ (((unsigned) &RTCCAL)*8) + 7;
[; ;pic18f27j53.h: 18988: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f27j53.h: 18990: extern volatile __bit CCH01 @ (((unsigned) &CM1CON)*8) + 0;
[; ;pic18f27j53.h: 18992: extern volatile __bit CCH02 @ (((unsigned) &CM2CON)*8) + 0;
[; ;pic18f27j53.h: 18994: extern volatile __bit CCH03 @ (((unsigned) &CM3CON)*8) + 0;
[; ;pic18f27j53.h: 18996: extern volatile __bit CCH05 @ (((unsigned) &IPR5)*8) + 0;
[; ;pic18f27j53.h: 18998: extern volatile __bit CCH11 @ (((unsigned) &CM1CON)*8) + 1;
[; ;pic18f27j53.h: 19000: extern volatile __bit CCH12 @ (((unsigned) &CM2CON)*8) + 1;
[; ;pic18f27j53.h: 19002: extern volatile __bit CCH13 @ (((unsigned) &CM3CON)*8) + 1;
[; ;pic18f27j53.h: 19004: extern volatile __bit CCH15 @ (((unsigned) &IPR5)*8) + 1;
[; ;pic18f27j53.h: 19006: extern volatile __bit CCIP3IP @ (((unsigned) &IPR4)*8) + 0;
[; ;pic18f27j53.h: 19008: extern volatile __bit CCP10 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f27j53.h: 19010: extern volatile __bit CCP10IE @ (((unsigned) &PIE4)*8) + 7;
[; ;pic18f27j53.h: 19012: extern volatile __bit CCP10IF @ (((unsigned) &PIR4)*8) + 7;
[; ;pic18f27j53.h: 19014: extern volatile __bit CCP10IP @ (((unsigned) &IPR4)*8) + 7;
[; ;pic18f27j53.h: 19016: extern volatile __bit CCP10M0 @ (((unsigned) &CCP10CON)*8) + 0;
[; ;pic18f27j53.h: 19018: extern volatile __bit CCP10M1 @ (((unsigned) &CCP10CON)*8) + 1;
[; ;pic18f27j53.h: 19020: extern volatile __bit CCP10M2 @ (((unsigned) &CCP10CON)*8) + 2;
[; ;pic18f27j53.h: 19022: extern volatile __bit CCP10M3 @ (((unsigned) &CCP10CON)*8) + 3;
[; ;pic18f27j53.h: 19024: extern volatile __bit CCP10MD @ (((unsigned) &PMDIS3)*8) + 7;
[; ;pic18f27j53.h: 19026: extern volatile __bit CCP10OD @ (((unsigned) &ODCON2)*8) + 3;
[; ;pic18f27j53.h: 19028: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f27j53.h: 19030: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f27j53.h: 19032: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f27j53.h: 19034: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f27j53.h: 19036: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f27j53.h: 19038: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f27j53.h: 19040: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f27j53.h: 19042: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f27j53.h: 19044: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f27j53.h: 19046: extern volatile __bit CCP2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f27j53.h: 19048: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f27j53.h: 19050: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f27j53.h: 19052: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f27j53.h: 19054: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f27j53.h: 19056: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f27j53.h: 19058: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f27j53.h: 19060: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f27j53.h: 19062: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f27j53.h: 19064: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f27j53.h: 19066: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f27j53.h: 19068: extern volatile __bit CCP3IE @ (((unsigned) &PIE4)*8) + 0;
[; ;pic18f27j53.h: 19070: extern volatile __bit CCP3IF @ (((unsigned) &PIR4)*8) + 0;
[; ;pic18f27j53.h: 19072: extern volatile __bit CCP3IP @ (((unsigned) &IPR4)*8) + 0;
[; ;pic18f27j53.h: 19074: extern volatile __bit CCP3M0 @ (((unsigned) &CCP3CON)*8) + 0;
[; ;pic18f27j53.h: 19076: extern volatile __bit CCP3M1 @ (((unsigned) &CCP3CON)*8) + 1;
[; ;pic18f27j53.h: 19078: extern volatile __bit CCP3M2 @ (((unsigned) &CCP3CON)*8) + 2;
[; ;pic18f27j53.h: 19080: extern volatile __bit CCP3M3 @ (((unsigned) &CCP3CON)*8) + 3;
[; ;pic18f27j53.h: 19082: extern volatile __bit CCP4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f27j53.h: 19084: extern volatile __bit CCP4IE @ (((unsigned) &PIE4)*8) + 1;
[; ;pic18f27j53.h: 19086: extern volatile __bit CCP4IF @ (((unsigned) &PIR4)*8) + 1;
[; ;pic18f27j53.h: 19088: extern volatile __bit CCP4IP @ (((unsigned) &IPR4)*8) + 1;
[; ;pic18f27j53.h: 19090: extern volatile __bit CCP4M0 @ (((unsigned) &CCP4CON)*8) + 0;
[; ;pic18f27j53.h: 19092: extern volatile __bit CCP4M1 @ (((unsigned) &CCP4CON)*8) + 1;
[; ;pic18f27j53.h: 19094: extern volatile __bit CCP4M2 @ (((unsigned) &CCP4CON)*8) + 2;
[; ;pic18f27j53.h: 19096: extern volatile __bit CCP4M3 @ (((unsigned) &CCP4CON)*8) + 3;
[; ;pic18f27j53.h: 19098: extern volatile __bit CCP4MD @ (((unsigned) &PMDIS3)*8) + 1;
[; ;pic18f27j53.h: 19100: extern volatile __bit CCP4OD @ (((unsigned) &ODCON1)*8) + 3;
[; ;pic18f27j53.h: 19102: extern volatile __bit CCP5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f27j53.h: 19104: extern volatile __bit CCP5IE @ (((unsigned) &PIE4)*8) + 2;
[; ;pic18f27j53.h: 19106: extern volatile __bit CCP5IF @ (((unsigned) &PIR4)*8) + 2;
[; ;pic18f27j53.h: 19108: extern volatile __bit CCP5IP @ (((unsigned) &IPR4)*8) + 2;
[; ;pic18f27j53.h: 19110: extern volatile __bit CCP5M0 @ (((unsigned) &CCP5CON)*8) + 0;
[; ;pic18f27j53.h: 19112: extern volatile __bit CCP5M1 @ (((unsigned) &CCP5CON)*8) + 1;
[; ;pic18f27j53.h: 19114: extern volatile __bit CCP5M2 @ (((unsigned) &CCP5CON)*8) + 2;
[; ;pic18f27j53.h: 19116: extern volatile __bit CCP5M3 @ (((unsigned) &CCP5CON)*8) + 3;
[; ;pic18f27j53.h: 19118: extern volatile __bit CCP5MD @ (((unsigned) &PMDIS3)*8) + 2;
[; ;pic18f27j53.h: 19120: extern volatile __bit CCP5OD @ (((unsigned) &ODCON1)*8) + 4;
[; ;pic18f27j53.h: 19122: extern volatile __bit CCP6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f27j53.h: 19124: extern volatile __bit CCP6IE @ (((unsigned) &PIE4)*8) + 3;
[; ;pic18f27j53.h: 19126: extern volatile __bit CCP6IF @ (((unsigned) &PIR4)*8) + 3;
[; ;pic18f27j53.h: 19128: extern volatile __bit CCP6IP @ (((unsigned) &IPR4)*8) + 3;
[; ;pic18f27j53.h: 19130: extern volatile __bit CCP6M0 @ (((unsigned) &CCP6CON)*8) + 0;
[; ;pic18f27j53.h: 19132: extern volatile __bit CCP6M1 @ (((unsigned) &CCP6CON)*8) + 1;
[; ;pic18f27j53.h: 19134: extern volatile __bit CCP6M2 @ (((unsigned) &CCP6CON)*8) + 2;
[; ;pic18f27j53.h: 19136: extern volatile __bit CCP6M3 @ (((unsigned) &CCP6CON)*8) + 3;
[; ;pic18f27j53.h: 19138: extern volatile __bit CCP6MD @ (((unsigned) &PMDIS3)*8) + 3;
[; ;pic18f27j53.h: 19140: extern volatile __bit CCP6OD @ (((unsigned) &ODCON1)*8) + 5;
[; ;pic18f27j53.h: 19142: extern volatile __bit CCP7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f27j53.h: 19144: extern volatile __bit CCP7IE @ (((unsigned) &PIE4)*8) + 4;
[; ;pic18f27j53.h: 19146: extern volatile __bit CCP7IF @ (((unsigned) &PIR4)*8) + 4;
[; ;pic18f27j53.h: 19148: extern volatile __bit CCP7IP @ (((unsigned) &IPR4)*8) + 4;
[; ;pic18f27j53.h: 19150: extern volatile __bit CCP7M0 @ (((unsigned) &CCP7CON)*8) + 0;
[; ;pic18f27j53.h: 19152: extern volatile __bit CCP7M1 @ (((unsigned) &CCP7CON)*8) + 1;
[; ;pic18f27j53.h: 19154: extern volatile __bit CCP7M2 @ (((unsigned) &CCP7CON)*8) + 2;
[; ;pic18f27j53.h: 19156: extern volatile __bit CCP7M3 @ (((unsigned) &CCP7CON)*8) + 3;
[; ;pic18f27j53.h: 19158: extern volatile __bit CCP7MD @ (((unsigned) &PMDIS3)*8) + 4;
[; ;pic18f27j53.h: 19160: extern volatile __bit CCP7OD @ (((unsigned) &ODCON1)*8) + 6;
[; ;pic18f27j53.h: 19162: extern volatile __bit CCP8 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f27j53.h: 19164: extern volatile __bit CCP8IE @ (((unsigned) &PIE4)*8) + 5;
[; ;pic18f27j53.h: 19166: extern volatile __bit CCP8IF @ (((unsigned) &PIR4)*8) + 5;
[; ;pic18f27j53.h: 19168: extern volatile __bit CCP8IP @ (((unsigned) &IPR4)*8) + 5;
[; ;pic18f27j53.h: 19170: extern volatile __bit CCP8M0 @ (((unsigned) &CCP8CON)*8) + 0;
[; ;pic18f27j53.h: 19172: extern volatile __bit CCP8M1 @ (((unsigned) &CCP8CON)*8) + 1;
[; ;pic18f27j53.h: 19174: extern volatile __bit CCP8M2 @ (((unsigned) &CCP8CON)*8) + 2;
[; ;pic18f27j53.h: 19176: extern volatile __bit CCP8M3 @ (((unsigned) &CCP8CON)*8) + 3;
[; ;pic18f27j53.h: 19178: extern volatile __bit CCP8MD @ (((unsigned) &PMDIS3)*8) + 5;
[; ;pic18f27j53.h: 19180: extern volatile __bit CCP8OD @ (((unsigned) &ODCON1)*8) + 7;
[; ;pic18f27j53.h: 19182: extern volatile __bit CCP9 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f27j53.h: 19184: extern volatile __bit CCP9IE @ (((unsigned) &PIE4)*8) + 6;
[; ;pic18f27j53.h: 19186: extern volatile __bit CCP9IF @ (((unsigned) &PIR4)*8) + 6;
[; ;pic18f27j53.h: 19188: extern volatile __bit CCP9IP @ (((unsigned) &IPR4)*8) + 6;
[; ;pic18f27j53.h: 19190: extern volatile __bit CCP9M0 @ (((unsigned) &CCP9CON)*8) + 0;
[; ;pic18f27j53.h: 19192: extern volatile __bit CCP9M1 @ (((unsigned) &CCP9CON)*8) + 1;
[; ;pic18f27j53.h: 19194: extern volatile __bit CCP9M2 @ (((unsigned) &CCP9CON)*8) + 2;
[; ;pic18f27j53.h: 19196: extern volatile __bit CCP9M3 @ (((unsigned) &CCP9CON)*8) + 3;
[; ;pic18f27j53.h: 19198: extern volatile __bit CCP9MD @ (((unsigned) &PMDIS3)*8) + 6;
[; ;pic18f27j53.h: 19200: extern volatile __bit CCP9OD @ (((unsigned) &ODCON2)*8) + 2;
[; ;pic18f27j53.h: 19202: extern volatile __bit CHIME @ (((unsigned) &ALRMCFG)*8) + 6;
[; ;pic18f27j53.h: 19204: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f27j53.h: 19206: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f27j53.h: 19208: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f27j53.h: 19210: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f27j53.h: 19212: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f27j53.h: 19214: extern volatile __bit CK1 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f27j53.h: 19216: extern volatile __bit CKE1 @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic18f27j53.h: 19218: extern volatile __bit CKE2 @ (((unsigned) &SSP2STAT)*8) + 6;
[; ;pic18f27j53.h: 19220: extern volatile __bit CKP1 @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic18f27j53.h: 19222: extern volatile __bit CKP2 @ (((unsigned) &SSP2CON1)*8) + 4;
[; ;pic18f27j53.h: 19224: extern volatile __bit CKTXP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f27j53.h: 19226: extern volatile __bit CLKI @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f27j53.h: 19228: extern volatile __bit CLKO @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f27j53.h: 19230: extern volatile __bit CM @ (((unsigned) &RCON)*8) + 5;
[; ;pic18f27j53.h: 19232: extern volatile __bit CM1IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic18f27j53.h: 19234: extern volatile __bit CM1IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic18f27j53.h: 19236: extern volatile __bit CM1IP @ (((unsigned) &IPR2)*8) + 5;
[; ;pic18f27j53.h: 19238: extern volatile __bit CM2IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f27j53.h: 19240: extern volatile __bit CM2IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f27j53.h: 19242: extern volatile __bit CM2IP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f27j53.h: 19244: extern volatile __bit CM3IE @ (((unsigned) &PIE5)*8) + 5;
[; ;pic18f27j53.h: 19246: extern volatile __bit CM3IF @ (((unsigned) &PIR5)*8) + 5;
[; ;pic18f27j53.h: 19248: extern volatile __bit CM3IP @ (((unsigned) &IPR5)*8) + 5;
[; ;pic18f27j53.h: 19250: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f27j53.h: 19252: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f27j53.h: 19254: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f27j53.h: 19256: extern volatile __bit CMP1MD @ (((unsigned) &PMDIS2)*8) + 0;
[; ;pic18f27j53.h: 19258: extern volatile __bit CMP2MD @ (((unsigned) &PMDIS2)*8) + 1;
[; ;pic18f27j53.h: 19260: extern volatile __bit CMP3MD @ (((unsigned) &PMDIS2)*8) + 2;
[; ;pic18f27j53.h: 19262: extern volatile __bit CMPL02 @ (((unsigned) &PSTR2CON)*8) + 6;
[; ;pic18f27j53.h: 19264: extern volatile __bit CMPL03 @ (((unsigned) &PSTR3CON)*8) + 6;
[; ;pic18f27j53.h: 19266: extern volatile __bit CMPL12 @ (((unsigned) &PSTR2CON)*8) + 7;
[; ;pic18f27j53.h: 19268: extern volatile __bit CMPL13 @ (((unsigned) &PSTR3CON)*8) + 7;
[; ;pic18f27j53.h: 19270: extern volatile __bit COE1 @ (((unsigned) &CM1CON)*8) + 6;
[; ;pic18f27j53.h: 19272: extern volatile __bit COE2 @ (((unsigned) &CM2CON)*8) + 6;
[; ;pic18f27j53.h: 19274: extern volatile __bit COE3 @ (((unsigned) &CM3CON)*8) + 6;
[; ;pic18f27j53.h: 19276: extern volatile __bit CON1 @ (((unsigned) &CM1CON)*8) + 7;
[; ;pic18f27j53.h: 19278: extern volatile __bit CON2 @ (((unsigned) &CM2CON)*8) + 7;
[; ;pic18f27j53.h: 19280: extern volatile __bit CON3 @ (((unsigned) &CM3CON)*8) + 7;
[; ;pic18f27j53.h: 19282: extern volatile __bit COUT1 @ (((unsigned) &CMSTAT)*8) + 0;
[; ;pic18f27j53.h: 19284: extern volatile __bit COUT2 @ (((unsigned) &CMSTAT)*8) + 1;
[; ;pic18f27j53.h: 19286: extern volatile __bit COUT3 @ (((unsigned) &CMSTAT)*8) + 2;
[; ;pic18f27j53.h: 19288: extern volatile __bit CPOL1 @ (((unsigned) &CM1CON)*8) + 5;
[; ;pic18f27j53.h: 19290: extern volatile __bit CPOL2 @ (((unsigned) &CM2CON)*8) + 5;
[; ;pic18f27j53.h: 19292: extern volatile __bit CPOL3 @ (((unsigned) &CM3CON)*8) + 5;
[; ;pic18f27j53.h: 19294: extern volatile __bit CRC16EE @ (((unsigned) &UEIE)*8) + 2;
[; ;pic18f27j53.h: 19296: extern volatile __bit CRC16EF @ (((unsigned) &UEIR)*8) + 2;
[; ;pic18f27j53.h: 19298: extern volatile __bit CRC5EE @ (((unsigned) &UEIE)*8) + 1;
[; ;pic18f27j53.h: 19300: extern volatile __bit CRC5EF @ (((unsigned) &UEIR)*8) + 1;
[; ;pic18f27j53.h: 19302: extern volatile __bit CREF1 @ (((unsigned) &CM1CON)*8) + 2;
[; ;pic18f27j53.h: 19304: extern volatile __bit CREF2 @ (((unsigned) &CM2CON)*8) + 2;
[; ;pic18f27j53.h: 19306: extern volatile __bit CREF3 @ (((unsigned) &CM3CON)*8) + 2;
[; ;pic18f27j53.h: 19308: extern volatile __bit CREN1 @ (((unsigned) &RCSTA1)*8) + 4;
[; ;pic18f27j53.h: 19310: extern volatile __bit CREN2 @ (((unsigned) &RCSTA2)*8) + 4;
[; ;pic18f27j53.h: 19312: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA1)*8) + 7;
[; ;pic18f27j53.h: 19314: extern volatile __bit CSRC2 @ (((unsigned) &TXSTA2)*8) + 7;
[; ;pic18f27j53.h: 19316: extern volatile __bit CTED1 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f27j53.h: 19318: extern volatile __bit CTED2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f27j53.h: 19320: extern volatile __bit CTMUEN @ (((unsigned) &CTMUCONH)*8) + 7;
[; ;pic18f27j53.h: 19322: extern volatile __bit CTMUIE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f27j53.h: 19324: extern volatile __bit CTMUIF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic18f27j53.h: 19326: extern volatile __bit CTMUIP @ (((unsigned) &IPR3)*8) + 2;
[; ;pic18f27j53.h: 19328: extern volatile __bit CTMUMD @ (((unsigned) &PMDIS1)*8) + 6;
[; ;pic18f27j53.h: 19330: extern volatile __bit CTMUSIDL @ (((unsigned) &CTMUCONH)*8) + 5;
[; ;pic18f27j53.h: 19332: extern volatile __bit CTPLS @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f27j53.h: 19334: extern volatile __bit CTTRIG @ (((unsigned) &CTMUCONH)*8) + 0;
[; ;pic18f27j53.h: 19336: extern volatile __bit CVR0 @ (((unsigned) &CVRCON)*8) + 0;
[; ;pic18f27j53.h: 19338: extern volatile __bit CVR1 @ (((unsigned) &CVRCON)*8) + 1;
[; ;pic18f27j53.h: 19340: extern volatile __bit CVR2 @ (((unsigned) &CVRCON)*8) + 2;
[; ;pic18f27j53.h: 19342: extern volatile __bit CVR3 @ (((unsigned) &CVRCON)*8) + 3;
[; ;pic18f27j53.h: 19344: extern volatile __bit CVREF @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f27j53.h: 19346: extern volatile __bit CVREN @ (((unsigned) &CVRCON)*8) + 7;
[; ;pic18f27j53.h: 19348: extern volatile __bit CVROE @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f27j53.h: 19350: extern volatile __bit CVROEN @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f27j53.h: 19352: extern volatile __bit CVRR @ (((unsigned) &CVRCON)*8) + 5;
[; ;pic18f27j53.h: 19354: extern volatile __bit CVRSS @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f27j53.h: 19356: extern volatile __bit DA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f27j53.h: 19358: extern volatile __bit DA1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f27j53.h: 19360: extern volatile __bit DA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f27j53.h: 19362: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f27j53.h: 19364: extern volatile __bit DATA_ADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f27j53.h: 19366: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f27j53.h: 19368: extern volatile __bit DC10B0 @ (((unsigned) &CCP10CON)*8) + 4;
[; ;pic18f27j53.h: 19370: extern volatile __bit DC10B1 @ (((unsigned) &CCP10CON)*8) + 5;
[; ;pic18f27j53.h: 19372: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f27j53.h: 19374: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f27j53.h: 19376: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f27j53.h: 19378: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f27j53.h: 19380: extern volatile __bit DC3B0 @ (((unsigned) &CCP3CON)*8) + 4;
[; ;pic18f27j53.h: 19382: extern volatile __bit DC3B1 @ (((unsigned) &CCP3CON)*8) + 5;
[; ;pic18f27j53.h: 19384: extern volatile __bit DC4B0 @ (((unsigned) &CCP4CON)*8) + 4;
[; ;pic18f27j53.h: 19386: extern volatile __bit DC4B1 @ (((unsigned) &CCP4CON)*8) + 5;
[; ;pic18f27j53.h: 19388: extern volatile __bit DC5B0 @ (((unsigned) &CCP5CON)*8) + 4;
[; ;pic18f27j53.h: 19390: extern volatile __bit DC5B1 @ (((unsigned) &CCP5CON)*8) + 5;
[; ;pic18f27j53.h: 19392: extern volatile __bit DC6B0 @ (((unsigned) &CCP6CON)*8) + 4;
[; ;pic18f27j53.h: 19394: extern volatile __bit DC6B1 @ (((unsigned) &CCP6CON)*8) + 5;
[; ;pic18f27j53.h: 19396: extern volatile __bit DC7B0 @ (((unsigned) &CCP7CON)*8) + 4;
[; ;pic18f27j53.h: 19398: extern volatile __bit DC7B1 @ (((unsigned) &CCP7CON)*8) + 5;
[; ;pic18f27j53.h: 19400: extern volatile __bit DC8B0 @ (((unsigned) &CCP8CON)*8) + 4;
[; ;pic18f27j53.h: 19402: extern volatile __bit DC8B1 @ (((unsigned) &CCP8CON)*8) + 5;
[; ;pic18f27j53.h: 19404: extern volatile __bit DC9B0 @ (((unsigned) &CCP9CON)*8) + 4;
[; ;pic18f27j53.h: 19406: extern volatile __bit DC9B1 @ (((unsigned) &CCP9CON)*8) + 5;
[; ;pic18f27j53.h: 19408: extern volatile __bit DFN8EE @ (((unsigned) &UEIE)*8) + 3;
[; ;pic18f27j53.h: 19410: extern volatile __bit DFN8EF @ (((unsigned) &UEIR)*8) + 3;
[; ;pic18f27j53.h: 19412: extern volatile __bit DIR @ (((unsigned) &USTAT)*8) + 2;
[; ;pic18f27j53.h: 19414: extern volatile __bit DLYCYC0 @ (((unsigned) &DMACON2)*8) + 4;
[; ;pic18f27j53.h: 19416: extern volatile __bit DLYCYC1 @ (((unsigned) &DMACON2)*8) + 5;
[; ;pic18f27j53.h: 19418: extern volatile __bit DLYCYC2 @ (((unsigned) &DMACON2)*8) + 6;
[; ;pic18f27j53.h: 19420: extern volatile __bit DLYCYC3 @ (((unsigned) &DMACON2)*8) + 7;
[; ;pic18f27j53.h: 19422: extern volatile __bit DLYINTEN @ (((unsigned) &DMACON1)*8) + 1;
[; ;pic18f27j53.h: 19424: extern volatile __bit DMAEN @ (((unsigned) &DMACON1)*8) + 0;
[; ;pic18f27j53.h: 19426: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f27j53.h: 19428: extern volatile __bit DS @ (((unsigned) &WDTCON)*8) + 3;
[; ;pic18f27j53.h: 19430: extern volatile __bit DSBOR @ (((unsigned) &DSCONL)*8) + 1;
[; ;pic18f27j53.h: 19432: extern volatile __bit DSEN @ (((unsigned) &DSCONH)*8) + 7;
[; ;pic18f27j53.h: 19434: extern volatile __bit DSFLT @ (((unsigned) &DSWAKEL)*8) + 7;
[; ;pic18f27j53.h: 19436: extern volatile __bit DSINT0 @ (((unsigned) &DSWAKEH)*8) + 0;
[; ;pic18f27j53.h: 19438: extern volatile __bit DSMCLR @ (((unsigned) &DSWAKEL)*8) + 2;
[; ;pic18f27j53.h: 19440: extern volatile __bit DSPOR @ (((unsigned) &DSWAKEL)*8) + 0;
[; ;pic18f27j53.h: 19442: extern volatile __bit DSRTC @ (((unsigned) &DSWAKEL)*8) + 3;
[; ;pic18f27j53.h: 19444: extern volatile __bit DSULP @ (((unsigned) &DSWAKEL)*8) + 5;
[; ;pic18f27j53.h: 19446: extern volatile __bit DSULPEN @ (((unsigned) &DSCONH)*8) + 1;
[; ;pic18f27j53.h: 19448: extern volatile __bit DSWDT @ (((unsigned) &DSWAKEL)*8) + 4;
[; ;pic18f27j53.h: 19450: extern volatile __bit DT1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f27j53.h: 19452: extern volatile __bit DTRXP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f27j53.h: 19454: extern volatile __bit DTRXP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f27j53.h: 19456: extern volatile __bit DTRXP2 @ (((unsigned) &BAUDCON2)*8) + 5;
[; ;pic18f27j53.h: 19458: extern volatile __bit DUPLEX0 @ (((unsigned) &DMACON1)*8) + 2;
[; ;pic18f27j53.h: 19460: extern volatile __bit DUPLEX1 @ (((unsigned) &DMACON1)*8) + 3;
[; ;pic18f27j53.h: 19462: extern volatile __bit D_A @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f27j53.h: 19464: extern volatile __bit D_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f27j53.h: 19466: extern volatile __bit D_MINUS @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f27j53.h: 19468: extern volatile __bit D_PLUS @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f27j53.h: 19470: extern volatile __bit D_nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f27j53.h: 19472: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18f27j53.h: 19474: extern volatile __bit ECCP1AS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f27j53.h: 19476: extern volatile __bit ECCP1AS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f27j53.h: 19478: extern volatile __bit ECCP1AS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f27j53.h: 19480: extern volatile __bit ECCP1ASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f27j53.h: 19482: extern volatile __bit ECCP1MD @ (((unsigned) &PMDIS0)*8) + 5;
[; ;pic18f27j53.h: 19484: extern volatile __bit ECCP1OD @ (((unsigned) &ODCON1)*8) + 0;
[; ;pic18f27j53.h: 19486: extern volatile __bit ECCP2AS0 @ (((unsigned) &ECCP2AS)*8) + 4;
[; ;pic18f27j53.h: 19488: extern volatile __bit ECCP2AS1 @ (((unsigned) &ECCP2AS)*8) + 5;
[; ;pic18f27j53.h: 19490: extern volatile __bit ECCP2AS2 @ (((unsigned) &ECCP2AS)*8) + 6;
[; ;pic18f27j53.h: 19492: extern volatile __bit ECCP2ASE @ (((unsigned) &ECCP2AS)*8) + 7;
[; ;pic18f27j53.h: 19494: extern volatile __bit ECCP2MD @ (((unsigned) &PMDIS0)*8) + 6;
[; ;pic18f27j53.h: 19496: extern volatile __bit ECCP2OD @ (((unsigned) &ODCON1)*8) + 1;
[; ;pic18f27j53.h: 19498: extern volatile __bit ECCP3AS0 @ (((unsigned) &ECCP3AS)*8) + 4;
[; ;pic18f27j53.h: 19500: extern volatile __bit ECCP3AS1 @ (((unsigned) &ECCP3AS)*8) + 5;
[; ;pic18f27j53.h: 19502: extern volatile __bit ECCP3AS2 @ (((unsigned) &ECCP3AS)*8) + 6;
[; ;pic18f27j53.h: 19504: extern volatile __bit ECCP3ASE @ (((unsigned) &ECCP3AS)*8) + 7;
[; ;pic18f27j53.h: 19506: extern volatile __bit ECCP3MD @ (((unsigned) &PMDIS0)*8) + 7;
[; ;pic18f27j53.h: 19508: extern volatile __bit ECCP3OD @ (((unsigned) &ODCON1)*8) + 2;
[; ;pic18f27j53.h: 19510: extern volatile __bit EDG1POL @ (((unsigned) &CTMUCONL)*8) + 4;
[; ;pic18f27j53.h: 19512: extern volatile __bit EDG1SEL0 @ (((unsigned) &CTMUCONL)*8) + 2;
[; ;pic18f27j53.h: 19514: extern volatile __bit EDG1SEL1 @ (((unsigned) &CTMUCONL)*8) + 3;
[; ;pic18f27j53.h: 19516: extern volatile __bit EDG1STAT @ (((unsigned) &CTMUCONL)*8) + 0;
[; ;pic18f27j53.h: 19518: extern volatile __bit EDG2POL @ (((unsigned) &CTMUCONL)*8) + 7;
[; ;pic18f27j53.h: 19520: extern volatile __bit EDG2SEL0 @ (((unsigned) &CTMUCONL)*8) + 5;
[; ;pic18f27j53.h: 19522: extern volatile __bit EDG2SEL1 @ (((unsigned) &CTMUCONL)*8) + 6;
[; ;pic18f27j53.h: 19524: extern volatile __bit EDG2STAT @ (((unsigned) &CTMUCONL)*8) + 1;
[; ;pic18f27j53.h: 19526: extern volatile __bit EDGEN @ (((unsigned) &CTMUCONH)*8) + 3;
[; ;pic18f27j53.h: 19528: extern volatile __bit EDGSEQEN @ (((unsigned) &CTMUCONH)*8) + 2;
[; ;pic18f27j53.h: 19530: extern volatile __bit ENDP0 @ (((unsigned) &USTAT)*8) + 3;
[; ;pic18f27j53.h: 19532: extern volatile __bit ENDP1 @ (((unsigned) &USTAT)*8) + 4;
[; ;pic18f27j53.h: 19534: extern volatile __bit ENDP2 @ (((unsigned) &USTAT)*8) + 5;
[; ;pic18f27j53.h: 19536: extern volatile __bit ENDP3 @ (((unsigned) &USTAT)*8) + 6;
[; ;pic18f27j53.h: 19538: extern volatile __bit EP0CONDIS @ (((unsigned) &UEP0)*8) + 3;
[; ;pic18f27j53.h: 19540: extern volatile __bit EP0HSHK @ (((unsigned) &UEP0)*8) + 4;
[; ;pic18f27j53.h: 19542: extern volatile __bit EP0INEN @ (((unsigned) &UEP0)*8) + 1;
[; ;pic18f27j53.h: 19544: extern volatile __bit EP0OUTEN @ (((unsigned) &UEP0)*8) + 2;
[; ;pic18f27j53.h: 19546: extern volatile __bit EP0STALL @ (((unsigned) &UEP0)*8) + 0;
[; ;pic18f27j53.h: 19548: extern volatile __bit EP1CONDIS @ (((unsigned) &UEP1)*8) + 3;
[; ;pic18f27j53.h: 19550: extern volatile __bit EP1HSHK @ (((unsigned) &UEP1)*8) + 4;
[; ;pic18f27j53.h: 19552: extern volatile __bit EP1INEN @ (((unsigned) &UEP1)*8) + 1;
[; ;pic18f27j53.h: 19554: extern volatile __bit EP1OUTEN @ (((unsigned) &UEP1)*8) + 2;
[; ;pic18f27j53.h: 19556: extern volatile __bit EP1STALL @ (((unsigned) &UEP1)*8) + 0;
[; ;pic18f27j53.h: 19558: extern volatile __bit EP2CONDIS @ (((unsigned) &UEP2)*8) + 3;
[; ;pic18f27j53.h: 19560: extern volatile __bit EP2HSHK @ (((unsigned) &UEP2)*8) + 4;
[; ;pic18f27j53.h: 19562: extern volatile __bit EP2INEN @ (((unsigned) &UEP2)*8) + 1;
[; ;pic18f27j53.h: 19564: extern volatile __bit EP2OUTEN @ (((unsigned) &UEP2)*8) + 2;
[; ;pic18f27j53.h: 19566: extern volatile __bit EP2STALL @ (((unsigned) &UEP2)*8) + 0;
[; ;pic18f27j53.h: 19568: extern volatile __bit EP3CONDIS @ (((unsigned) &UEP3)*8) + 3;
[; ;pic18f27j53.h: 19570: extern volatile __bit EP3HSHK @ (((unsigned) &UEP3)*8) + 4;
[; ;pic18f27j53.h: 19572: extern volatile __bit EP3INEN @ (((unsigned) &UEP3)*8) + 1;
[; ;pic18f27j53.h: 19574: extern volatile __bit EP3OUTEN @ (((unsigned) &UEP3)*8) + 2;
[; ;pic18f27j53.h: 19576: extern volatile __bit EP3STALL @ (((unsigned) &UEP3)*8) + 0;
[; ;pic18f27j53.h: 19578: extern volatile __bit EP4CONDIS @ (((unsigned) &UEP4)*8) + 3;
[; ;pic18f27j53.h: 19580: extern volatile __bit EP4HSHK @ (((unsigned) &UEP4)*8) + 4;
[; ;pic18f27j53.h: 19582: extern volatile __bit EP4INEN @ (((unsigned) &UEP4)*8) + 1;
[; ;pic18f27j53.h: 19584: extern volatile __bit EP4OUTEN @ (((unsigned) &UEP4)*8) + 2;
[; ;pic18f27j53.h: 19586: extern volatile __bit EP4STALL @ (((unsigned) &UEP4)*8) + 0;
[; ;pic18f27j53.h: 19588: extern volatile __bit EP5CONDIS @ (((unsigned) &UEP5)*8) + 3;
[; ;pic18f27j53.h: 19590: extern volatile __bit EP5HSHK @ (((unsigned) &UEP5)*8) + 4;
[; ;pic18f27j53.h: 19592: extern volatile __bit EP5INEN @ (((unsigned) &UEP5)*8) + 1;
[; ;pic18f27j53.h: 19594: extern volatile __bit EP5OUTEN @ (((unsigned) &UEP5)*8) + 2;
[; ;pic18f27j53.h: 19596: extern volatile __bit EP5STALL @ (((unsigned) &UEP5)*8) + 0;
[; ;pic18f27j53.h: 19598: extern volatile __bit EP6CONDIS @ (((unsigned) &UEP6)*8) + 3;
[; ;pic18f27j53.h: 19600: extern volatile __bit EP6HSHK @ (((unsigned) &UEP6)*8) + 4;
[; ;pic18f27j53.h: 19602: extern volatile __bit EP6INEN @ (((unsigned) &UEP6)*8) + 1;
[; ;pic18f27j53.h: 19604: extern volatile __bit EP6OUTEN @ (((unsigned) &UEP6)*8) + 2;
[; ;pic18f27j53.h: 19606: extern volatile __bit EP6STALL @ (((unsigned) &UEP6)*8) + 0;
[; ;pic18f27j53.h: 19608: extern volatile __bit EP7CONDIS @ (((unsigned) &UEP7)*8) + 3;
[; ;pic18f27j53.h: 19610: extern volatile __bit EP7HSHK @ (((unsigned) &UEP7)*8) + 4;
[; ;pic18f27j53.h: 19612: extern volatile __bit EP7INEN @ (((unsigned) &UEP7)*8) + 1;
[; ;pic18f27j53.h: 19614: extern volatile __bit EP7OUTEN @ (((unsigned) &UEP7)*8) + 2;
[; ;pic18f27j53.h: 19616: extern volatile __bit EP7STALL @ (((unsigned) &UEP7)*8) + 0;
[; ;pic18f27j53.h: 19618: extern volatile __bit EPCONDIS0 @ (((unsigned) &UEP0)*8) + 3;
[; ;pic18f27j53.h: 19620: extern volatile __bit EPCONDIS1 @ (((unsigned) &UEP1)*8) + 3;
[; ;pic18f27j53.h: 19622: extern volatile __bit EPCONDIS10 @ (((unsigned) &UEP10)*8) + 3;
[; ;pic18f27j53.h: 19624: extern volatile __bit EPCONDIS11 @ (((unsigned) &UEP11)*8) + 3;
[; ;pic18f27j53.h: 19626: extern volatile __bit EPCONDIS12 @ (((unsigned) &UEP12)*8) + 3;
[; ;pic18f27j53.h: 19628: extern volatile __bit EPCONDIS13 @ (((unsigned) &UEP13)*8) + 3;
[; ;pic18f27j53.h: 19630: extern volatile __bit EPCONDIS14 @ (((unsigned) &UEP14)*8) + 3;
[; ;pic18f27j53.h: 19632: extern volatile __bit EPCONDIS15 @ (((unsigned) &UEP15)*8) + 3;
[; ;pic18f27j53.h: 19634: extern volatile __bit EPCONDIS2 @ (((unsigned) &UEP2)*8) + 3;
[; ;pic18f27j53.h: 19636: extern volatile __bit EPCONDIS3 @ (((unsigned) &UEP3)*8) + 3;
[; ;pic18f27j53.h: 19638: extern volatile __bit EPCONDIS4 @ (((unsigned) &UEP4)*8) + 3;
[; ;pic18f27j53.h: 19640: extern volatile __bit EPCONDIS5 @ (((unsigned) &UEP5)*8) + 3;
[; ;pic18f27j53.h: 19642: extern volatile __bit EPCONDIS6 @ (((unsigned) &UEP6)*8) + 3;
[; ;pic18f27j53.h: 19644: extern volatile __bit EPCONDIS7 @ (((unsigned) &UEP7)*8) + 3;
[; ;pic18f27j53.h: 19646: extern volatile __bit EPCONDIS8 @ (((unsigned) &UEP8)*8) + 3;
[; ;pic18f27j53.h: 19648: extern volatile __bit EPCONDIS9 @ (((unsigned) &UEP9)*8) + 3;
[; ;pic18f27j53.h: 19650: extern volatile __bit EPHSHK0 @ (((unsigned) &UEP0)*8) + 4;
[; ;pic18f27j53.h: 19652: extern volatile __bit EPHSHK1 @ (((unsigned) &UEP1)*8) + 4;
[; ;pic18f27j53.h: 19654: extern volatile __bit EPHSHK10 @ (((unsigned) &UEP10)*8) + 4;
[; ;pic18f27j53.h: 19656: extern volatile __bit EPHSHK11 @ (((unsigned) &UEP11)*8) + 4;
[; ;pic18f27j53.h: 19658: extern volatile __bit EPHSHK12 @ (((unsigned) &UEP12)*8) + 4;
[; ;pic18f27j53.h: 19660: extern volatile __bit EPHSHK13 @ (((unsigned) &UEP13)*8) + 4;
[; ;pic18f27j53.h: 19662: extern volatile __bit EPHSHK14 @ (((unsigned) &UEP14)*8) + 4;
[; ;pic18f27j53.h: 19664: extern volatile __bit EPHSHK15 @ (((unsigned) &UEP15)*8) + 4;
[; ;pic18f27j53.h: 19666: extern volatile __bit EPHSHK2 @ (((unsigned) &UEP2)*8) + 4;
[; ;pic18f27j53.h: 19668: extern volatile __bit EPHSHK3 @ (((unsigned) &UEP3)*8) + 4;
[; ;pic18f27j53.h: 19670: extern volatile __bit EPHSHK4 @ (((unsigned) &UEP4)*8) + 4;
[; ;pic18f27j53.h: 19672: extern volatile __bit EPHSHK5 @ (((unsigned) &UEP5)*8) + 4;
[; ;pic18f27j53.h: 19674: extern volatile __bit EPHSHK6 @ (((unsigned) &UEP6)*8) + 4;
[; ;pic18f27j53.h: 19676: extern volatile __bit EPHSHK7 @ (((unsigned) &UEP7)*8) + 4;
[; ;pic18f27j53.h: 19678: extern volatile __bit EPHSHK8 @ (((unsigned) &UEP8)*8) + 4;
[; ;pic18f27j53.h: 19680: extern volatile __bit EPHSHK9 @ (((unsigned) &UEP9)*8) + 4;
[; ;pic18f27j53.h: 19682: extern volatile __bit EPINEN0 @ (((unsigned) &UEP0)*8) + 1;
[; ;pic18f27j53.h: 19684: extern volatile __bit EPINEN1 @ (((unsigned) &UEP1)*8) + 1;
[; ;pic18f27j53.h: 19686: extern volatile __bit EPINEN10 @ (((unsigned) &UEP10)*8) + 1;
[; ;pic18f27j53.h: 19688: extern volatile __bit EPINEN11 @ (((unsigned) &UEP11)*8) + 1;
[; ;pic18f27j53.h: 19690: extern volatile __bit EPINEN12 @ (((unsigned) &UEP12)*8) + 1;
[; ;pic18f27j53.h: 19692: extern volatile __bit EPINEN13 @ (((unsigned) &UEP13)*8) + 1;
[; ;pic18f27j53.h: 19694: extern volatile __bit EPINEN14 @ (((unsigned) &UEP14)*8) + 1;
[; ;pic18f27j53.h: 19696: extern volatile __bit EPINEN15 @ (((unsigned) &UEP15)*8) + 1;
[; ;pic18f27j53.h: 19698: extern volatile __bit EPINEN2 @ (((unsigned) &UEP2)*8) + 1;
[; ;pic18f27j53.h: 19700: extern volatile __bit EPINEN3 @ (((unsigned) &UEP3)*8) + 1;
[; ;pic18f27j53.h: 19702: extern volatile __bit EPINEN4 @ (((unsigned) &UEP4)*8) + 1;
[; ;pic18f27j53.h: 19704: extern volatile __bit EPINEN5 @ (((unsigned) &UEP5)*8) + 1;
[; ;pic18f27j53.h: 19706: extern volatile __bit EPINEN6 @ (((unsigned) &UEP6)*8) + 1;
[; ;pic18f27j53.h: 19708: extern volatile __bit EPINEN7 @ (((unsigned) &UEP7)*8) + 1;
[; ;pic18f27j53.h: 19710: extern volatile __bit EPINEN8 @ (((unsigned) &UEP8)*8) + 1;
[; ;pic18f27j53.h: 19712: extern volatile __bit EPINEN9 @ (((unsigned) &UEP9)*8) + 1;
[; ;pic18f27j53.h: 19714: extern volatile __bit EPOUTEN0 @ (((unsigned) &UEP0)*8) + 2;
[; ;pic18f27j53.h: 19716: extern volatile __bit EPOUTEN1 @ (((unsigned) &UEP1)*8) + 2;
[; ;pic18f27j53.h: 19718: extern volatile __bit EPOUTEN10 @ (((unsigned) &UEP10)*8) + 2;
[; ;pic18f27j53.h: 19720: extern volatile __bit EPOUTEN11 @ (((unsigned) &UEP11)*8) + 2;
[; ;pic18f27j53.h: 19722: extern volatile __bit EPOUTEN12 @ (((unsigned) &UEP12)*8) + 2;
[; ;pic18f27j53.h: 19724: extern volatile __bit EPOUTEN13 @ (((unsigned) &UEP13)*8) + 2;
[; ;pic18f27j53.h: 19726: extern volatile __bit EPOUTEN14 @ (((unsigned) &UEP14)*8) + 2;
[; ;pic18f27j53.h: 19728: extern volatile __bit EPOUTEN15 @ (((unsigned) &UEP15)*8) + 2;
[; ;pic18f27j53.h: 19730: extern volatile __bit EPOUTEN2 @ (((unsigned) &UEP2)*8) + 2;
[; ;pic18f27j53.h: 19732: extern volatile __bit EPOUTEN3 @ (((unsigned) &UEP3)*8) + 2;
[; ;pic18f27j53.h: 19734: extern volatile __bit EPOUTEN4 @ (((unsigned) &UEP4)*8) + 2;
[; ;pic18f27j53.h: 19736: extern volatile __bit EPOUTEN5 @ (((unsigned) &UEP5)*8) + 2;
[; ;pic18f27j53.h: 19738: extern volatile __bit EPOUTEN6 @ (((unsigned) &UEP6)*8) + 2;
[; ;pic18f27j53.h: 19740: extern volatile __bit EPOUTEN7 @ (((unsigned) &UEP7)*8) + 2;
[; ;pic18f27j53.h: 19742: extern volatile __bit EPOUTEN8 @ (((unsigned) &UEP8)*8) + 2;
[; ;pic18f27j53.h: 19744: extern volatile __bit EPOUTEN9 @ (((unsigned) &UEP9)*8) + 2;
[; ;pic18f27j53.h: 19746: extern volatile __bit EPSTALL0 @ (((unsigned) &UEP0)*8) + 0;
[; ;pic18f27j53.h: 19748: extern volatile __bit EPSTALL1 @ (((unsigned) &UEP1)*8) + 0;
[; ;pic18f27j53.h: 19750: extern volatile __bit EPSTALL10 @ (((unsigned) &UEP10)*8) + 0;
[; ;pic18f27j53.h: 19752: extern volatile __bit EPSTALL11 @ (((unsigned) &UEP11)*8) + 0;
[; ;pic18f27j53.h: 19754: extern volatile __bit EPSTALL12 @ (((unsigned) &UEP12)*8) + 0;
[; ;pic18f27j53.h: 19756: extern volatile __bit EPSTALL13 @ (((unsigned) &UEP13)*8) + 0;
[; ;pic18f27j53.h: 19758: extern volatile __bit EPSTALL14 @ (((unsigned) &UEP14)*8) + 0;
[; ;pic18f27j53.h: 19760: extern volatile __bit EPSTALL15 @ (((unsigned) &UEP15)*8) + 0;
[; ;pic18f27j53.h: 19762: extern volatile __bit EPSTALL2 @ (((unsigned) &UEP2)*8) + 0;
[; ;pic18f27j53.h: 19764: extern volatile __bit EPSTALL3 @ (((unsigned) &UEP3)*8) + 0;
[; ;pic18f27j53.h: 19766: extern volatile __bit EPSTALL4 @ (((unsigned) &UEP4)*8) + 0;
[; ;pic18f27j53.h: 19768: extern volatile __bit EPSTALL5 @ (((unsigned) &UEP5)*8) + 0;
[; ;pic18f27j53.h: 19770: extern volatile __bit EPSTALL6 @ (((unsigned) &UEP6)*8) + 0;
[; ;pic18f27j53.h: 19772: extern volatile __bit EPSTALL7 @ (((unsigned) &UEP7)*8) + 0;
[; ;pic18f27j53.h: 19774: extern volatile __bit EPSTALL8 @ (((unsigned) &UEP8)*8) + 0;
[; ;pic18f27j53.h: 19776: extern volatile __bit EPSTALL9 @ (((unsigned) &UEP9)*8) + 0;
[; ;pic18f27j53.h: 19778: extern volatile __bit EVPOL01 @ (((unsigned) &CM1CON)*8) + 3;
[; ;pic18f27j53.h: 19780: extern volatile __bit EVPOL02 @ (((unsigned) &CM2CON)*8) + 3;
[; ;pic18f27j53.h: 19782: extern volatile __bit EVPOL03 @ (((unsigned) &CM3CON)*8) + 3;
[; ;pic18f27j53.h: 19784: extern volatile __bit EVPOL05 @ (((unsigned) &IPR5)*8) + 3;
[; ;pic18f27j53.h: 19786: extern volatile __bit EVPOL11 @ (((unsigned) &CM1CON)*8) + 4;
[; ;pic18f27j53.h: 19788: extern volatile __bit EVPOL12 @ (((unsigned) &CM2CON)*8) + 4;
[; ;pic18f27j53.h: 19790: extern volatile __bit EVPOL13 @ (((unsigned) &CM3CON)*8) + 4;
[; ;pic18f27j53.h: 19792: extern volatile __bit EVPOL15 @ (((unsigned) &IPR5)*8) + 4;
[; ;pic18f27j53.h: 19794: extern volatile __bit FERR1 @ (((unsigned) &RCSTA1)*8) + 2;
[; ;pic18f27j53.h: 19796: extern volatile __bit FERR2 @ (((unsigned) &RCSTA2)*8) + 2;
[; ;pic18f27j53.h: 19798: extern volatile __bit FLTS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f27j53.h: 19800: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f27j53.h: 19802: extern volatile __bit FRM0 @ (((unsigned) &UFRML)*8) + 0;
[; ;pic18f27j53.h: 19804: extern volatile __bit FRM1 @ (((unsigned) &UFRML)*8) + 1;
[; ;pic18f27j53.h: 19806: extern volatile __bit FRM10 @ (((unsigned) &UFRMH)*8) + 2;
[; ;pic18f27j53.h: 19808: extern volatile __bit FRM2 @ (((unsigned) &UFRML)*8) + 2;
[; ;pic18f27j53.h: 19810: extern volatile __bit FRM3 @ (((unsigned) &UFRML)*8) + 3;
[; ;pic18f27j53.h: 19812: extern volatile __bit FRM4 @ (((unsigned) &UFRML)*8) + 4;
[; ;pic18f27j53.h: 19814: extern volatile __bit FRM5 @ (((unsigned) &UFRML)*8) + 5;
[; ;pic18f27j53.h: 19816: extern volatile __bit FRM6 @ (((unsigned) &UFRML)*8) + 6;
[; ;pic18f27j53.h: 19818: extern volatile __bit FRM7 @ (((unsigned) &UFRML)*8) + 7;
[; ;pic18f27j53.h: 19820: extern volatile __bit FRM8 @ (((unsigned) &UFRMH)*8) + 0;
[; ;pic18f27j53.h: 19822: extern volatile __bit FRM9 @ (((unsigned) &UFRMH)*8) + 1;
[; ;pic18f27j53.h: 19824: extern volatile __bit FSEN @ (((unsigned) &UCFG)*8) + 2;
[; ;pic18f27j53.h: 19826: extern volatile __bit GCEN1 @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic18f27j53.h: 19828: extern volatile __bit GCEN2 @ (((unsigned) &SSP2CON2)*8) + 7;
[; ;pic18f27j53.h: 19830: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f27j53.h: 19832: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f27j53.h: 19834: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f27j53.h: 19836: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f27j53.h: 19838: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f27j53.h: 19840: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f27j53.h: 19842: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f27j53.h: 19844: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f27j53.h: 19846: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f27j53.h: 19848: extern volatile __bit HALFSEC @ (((unsigned) &RTCCFG)*8) + 3;
[; ;pic18f27j53.h: 19850: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f27j53.h: 19852: extern volatile __bit HLVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f27j53.h: 19854: extern volatile __bit HLVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f27j53.h: 19856: extern volatile __bit HLVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f27j53.h: 19858: extern volatile __bit HLVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f27j53.h: 19860: extern volatile __bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f27j53.h: 19862: extern volatile __bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f27j53.h: 19864: extern volatile __bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f27j53.h: 19866: extern volatile __bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f27j53.h: 19868: extern volatile __bit I2C_DAT @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f27j53.h: 19870: extern volatile __bit I2C_DAT2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f27j53.h: 19872: extern volatile __bit I2C_READ @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f27j53.h: 19874: extern volatile __bit I2C_READ2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f27j53.h: 19876: extern volatile __bit I2C_START @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f27j53.h: 19878: extern volatile __bit I2C_START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f27j53.h: 19880: extern volatile __bit I2C_STOP @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f27j53.h: 19882: extern volatile __bit I2C_STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f27j53.h: 19884: extern volatile __bit IDISSEN @ (((unsigned) &CTMUCONH)*8) + 1;
[; ;pic18f27j53.h: 19886: extern volatile __bit IDLEIE @ (((unsigned) &UIE)*8) + 4;
[; ;pic18f27j53.h: 19888: extern volatile __bit IDLEIF @ (((unsigned) &UIR)*8) + 4;
[; ;pic18f27j53.h: 19890: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f27j53.h: 19892: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f27j53.h: 19894: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f27j53.h: 19896: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f27j53.h: 19898: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f27j53.h: 19900: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f27j53.h: 19902: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f27j53.h: 19904: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f27j53.h: 19906: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f27j53.h: 19908: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f27j53.h: 19910: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f27j53.h: 19912: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f27j53.h: 19914: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f27j53.h: 19916: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f27j53.h: 19918: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f27j53.h: 19920: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f27j53.h: 19922: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f27j53.h: 19924: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f27j53.h: 19926: extern volatile __bit INT3E @ (((unsigned) &INTCON3)*8) + 5;
[; ;pic18f27j53.h: 19928: extern volatile __bit INT3F @ (((unsigned) &INTCON3)*8) + 2;
[; ;pic18f27j53.h: 19930: extern volatile __bit INT3IE @ (((unsigned) &INTCON3)*8) + 5;
[; ;pic18f27j53.h: 19932: extern volatile __bit INT3IF @ (((unsigned) &INTCON3)*8) + 2;
[; ;pic18f27j53.h: 19934: extern volatile __bit INT3IP @ (((unsigned) &INTCON2)*8) + 1;
[; ;pic18f27j53.h: 19936: extern volatile __bit INT3P @ (((unsigned) &INTCON2)*8) + 1;
[; ;pic18f27j53.h: 19938: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f27j53.h: 19940: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f27j53.h: 19942: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f27j53.h: 19944: extern volatile __bit INTEDG3 @ (((unsigned) &INTCON2)*8) + 3;
[; ;pic18f27j53.h: 19946: extern volatile __bit INTLVL0 @ (((unsigned) &DMACON2)*8) + 0;
[; ;pic18f27j53.h: 19948: extern volatile __bit INTLVL1 @ (((unsigned) &DMACON2)*8) + 1;
[; ;pic18f27j53.h: 19950: extern volatile __bit INTLVL2 @ (((unsigned) &DMACON2)*8) + 2;
[; ;pic18f27j53.h: 19952: extern volatile __bit INTLVL3 @ (((unsigned) &DMACON2)*8) + 3;
[; ;pic18f27j53.h: 19954: extern volatile __bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f27j53.h: 19956: extern volatile __bit IOLOCK @ (((unsigned) &PPSCON)*8) + 0;
[; ;pic18f27j53.h: 19958: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f27j53.h: 19960: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f27j53.h: 19962: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f27j53.h: 19964: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f27j53.h: 19966: extern volatile __bit IRNG0 @ (((unsigned) &CTMUICON)*8) + 0;
[; ;pic18f27j53.h: 19968: extern volatile __bit IRNG1 @ (((unsigned) &CTMUICON)*8) + 1;
[; ;pic18f27j53.h: 19970: extern volatile __bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f27j53.h: 19972: extern volatile __bit ITRIM0 @ (((unsigned) &CTMUICON)*8) + 2;
[; ;pic18f27j53.h: 19974: extern volatile __bit ITRIM1 @ (((unsigned) &CTMUICON)*8) + 3;
[; ;pic18f27j53.h: 19976: extern volatile __bit ITRIM2 @ (((unsigned) &CTMUICON)*8) + 4;
[; ;pic18f27j53.h: 19978: extern volatile __bit ITRIM3 @ (((unsigned) &CTMUICON)*8) + 5;
[; ;pic18f27j53.h: 19980: extern volatile __bit ITRIM4 @ (((unsigned) &CTMUICON)*8) + 6;
[; ;pic18f27j53.h: 19982: extern volatile __bit ITRIM5 @ (((unsigned) &CTMUICON)*8) + 7;
[; ;pic18f27j53.h: 19984: extern volatile __bit KBI0 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f27j53.h: 19986: extern volatile __bit KBI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f27j53.h: 19988: extern volatile __bit KBI2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f27j53.h: 19990: extern volatile __bit KBI3 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f27j53.h: 19992: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f27j53.h: 19994: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f27j53.h: 19996: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f27j53.h: 19998: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f27j53.h: 20000: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f27j53.h: 20002: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f27j53.h: 20004: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f27j53.h: 20006: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f27j53.h: 20008: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f27j53.h: 20010: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f27j53.h: 20012: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f27j53.h: 20014: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f27j53.h: 20016: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f27j53.h: 20018: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f27j53.h: 20020: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f27j53.h: 20022: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f27j53.h: 20024: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f27j53.h: 20026: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f27j53.h: 20028: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f27j53.h: 20030: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f27j53.h: 20032: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f27j53.h: 20034: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f27j53.h: 20036: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f27j53.h: 20038: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f27j53.h: 20040: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f27j53.h: 20042: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f27j53.h: 20044: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f27j53.h: 20046: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f27j53.h: 20048: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f27j53.h: 20050: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f27j53.h: 20052: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f27j53.h: 20054: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f27j53.h: 20056: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f27j53.h: 20058: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f27j53.h: 20060: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f27j53.h: 20062: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f27j53.h: 20064: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f27j53.h: 20066: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f27j53.h: 20068: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f27j53.h: 20070: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f27j53.h: 20072: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f27j53.h: 20074: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f27j53.h: 20076: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f27j53.h: 20078: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f27j53.h: 20080: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f27j53.h: 20082: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f27j53.h: 20084: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f27j53.h: 20086: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f27j53.h: 20088: extern volatile __bit LVDSTAT @ (((unsigned) &WDTCON)*8) + 6;
[; ;pic18f27j53.h: 20090: extern volatile __bit MSK01 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic18f27j53.h: 20092: extern volatile __bit MSK02 @ (((unsigned) &SSP2ADD)*8) + 0;
[; ;pic18f27j53.h: 20094: extern volatile __bit MSK11 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic18f27j53.h: 20096: extern volatile __bit MSK12 @ (((unsigned) &SSP2ADD)*8) + 1;
[; ;pic18f27j53.h: 20098: extern volatile __bit MSK21 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic18f27j53.h: 20100: extern volatile __bit MSK22 @ (((unsigned) &SSP2ADD)*8) + 2;
[; ;pic18f27j53.h: 20102: extern volatile __bit MSK31 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic18f27j53.h: 20104: extern volatile __bit MSK32 @ (((unsigned) &SSP2ADD)*8) + 3;
[; ;pic18f27j53.h: 20106: extern volatile __bit MSK41 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic18f27j53.h: 20108: extern volatile __bit MSK42 @ (((unsigned) &SSP2ADD)*8) + 4;
[; ;pic18f27j53.h: 20110: extern volatile __bit MSK51 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic18f27j53.h: 20112: extern volatile __bit MSK52 @ (((unsigned) &SSP2ADD)*8) + 5;
[; ;pic18f27j53.h: 20114: extern volatile __bit MSK61 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic18f27j53.h: 20116: extern volatile __bit MSK62 @ (((unsigned) &SSP2ADD)*8) + 6;
[; ;pic18f27j53.h: 20118: extern volatile __bit MSK71 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic18f27j53.h: 20120: extern volatile __bit MSK72 @ (((unsigned) &SSP2ADD)*8) + 7;
[; ;pic18f27j53.h: 20122: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f27j53.h: 20124: extern volatile __bit NOT_A @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f27j53.h: 20126: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f27j53.h: 20128: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f27j53.h: 20130: extern volatile __bit NOT_CM @ (((unsigned) &RCON)*8) + 5;
[; ;pic18f27j53.h: 20132: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f27j53.h: 20134: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f27j53.h: 20136: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f27j53.h: 20138: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f27j53.h: 20140: extern volatile __bit NOT_RC8 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f27j53.h: 20142: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f27j53.h: 20144: extern volatile __bit NOT_SS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f27j53.h: 20146: extern volatile __bit NOT_T1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f27j53.h: 20148: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f27j53.h: 20150: extern volatile __bit NOT_T3DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f27j53.h: 20152: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f27j53.h: 20154: extern volatile __bit NOT_T5DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f27j53.h: 20156: extern volatile __bit NOT_T5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f27j53.h: 20158: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f27j53.h: 20160: extern volatile __bit NOT_TX8 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f27j53.h: 20162: extern volatile __bit NOT_UOE @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f27j53.h: 20164: extern volatile __bit NOT_W @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f27j53.h: 20166: extern volatile __bit NOT_WRITE @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f27j53.h: 20168: extern volatile __bit OERR1 @ (((unsigned) &RCSTA1)*8) + 1;
[; ;pic18f27j53.h: 20170: extern volatile __bit OERR2 @ (((unsigned) &RCSTA2)*8) + 1;
[; ;pic18f27j53.h: 20172: extern volatile __bit OSC1 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f27j53.h: 20174: extern volatile __bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f27j53.h: 20176: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f27j53.h: 20178: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f27j53.h: 20180: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f27j53.h: 20182: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f27j53.h: 20184: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f27j53.h: 20186: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f27j53.h: 20188: extern volatile __bit P1DC0 @ (((unsigned) &ECCP1DEL)*8) + 0;
[; ;pic18f27j53.h: 20190: extern volatile __bit P1DC1 @ (((unsigned) &ECCP1DEL)*8) + 1;
[; ;pic18f27j53.h: 20192: extern volatile __bit P1DC2 @ (((unsigned) &ECCP1DEL)*8) + 2;
[; ;pic18f27j53.h: 20194: extern volatile __bit P1DC3 @ (((unsigned) &ECCP1DEL)*8) + 3;
[; ;pic18f27j53.h: 20196: extern volatile __bit P1DC4 @ (((unsigned) &ECCP1DEL)*8) + 4;
[; ;pic18f27j53.h: 20198: extern volatile __bit P1DC5 @ (((unsigned) &ECCP1DEL)*8) + 5;
[; ;pic18f27j53.h: 20200: extern volatile __bit P1DC6 @ (((unsigned) &ECCP1DEL)*8) + 6;
[; ;pic18f27j53.h: 20202: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic18f27j53.h: 20204: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18f27j53.h: 20206: extern volatile __bit P1RSEN @ (((unsigned) &ECCP1DEL)*8) + 7;
[; ;pic18f27j53.h: 20208: extern volatile __bit P2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f27j53.h: 20210: extern volatile __bit P2DC02 @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f27j53.h: 20212: extern volatile __bit P2DC0CON @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f27j53.h: 20214: extern volatile __bit P2DC12 @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f27j53.h: 20216: extern volatile __bit P2DC1CON @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f27j53.h: 20218: extern volatile __bit P2DC22 @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f27j53.h: 20220: extern volatile __bit P2DC2CON @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f27j53.h: 20222: extern volatile __bit P2DC32 @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f27j53.h: 20224: extern volatile __bit P2DC3CON @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f27j53.h: 20226: extern volatile __bit P2DC42 @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f27j53.h: 20228: extern volatile __bit P2DC4CON @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f27j53.h: 20230: extern volatile __bit P2DC52 @ (((unsigned) &PSTR2CON)*8) + 5;
[; ;pic18f27j53.h: 20232: extern volatile __bit P2DC5CON @ (((unsigned) &PSTR2CON)*8) + 5;
[; ;pic18f27j53.h: 20234: extern volatile __bit P2DC62 @ (((unsigned) &PSTR2CON)*8) + 6;
[; ;pic18f27j53.h: 20236: extern volatile __bit P2DC6CON @ (((unsigned) &PSTR2CON)*8) + 6;
[; ;pic18f27j53.h: 20238: extern volatile __bit P2M0 @ (((unsigned) &CCP2CON)*8) + 6;
[; ;pic18f27j53.h: 20240: extern volatile __bit P2M1 @ (((unsigned) &CCP2CON)*8) + 7;
[; ;pic18f27j53.h: 20242: extern volatile __bit P2RSEN @ (((unsigned) &ECCP2DEL)*8) + 7;
[; ;pic18f27j53.h: 20244: extern volatile __bit P3DC0 @ (((unsigned) &ECCP3DEL)*8) + 0;
[; ;pic18f27j53.h: 20246: extern volatile __bit P3DC1 @ (((unsigned) &ECCP3DEL)*8) + 1;
[; ;pic18f27j53.h: 20248: extern volatile __bit P3DC2 @ (((unsigned) &ECCP3DEL)*8) + 2;
[; ;pic18f27j53.h: 20250: extern volatile __bit P3DC3 @ (((unsigned) &ECCP3DEL)*8) + 3;
[; ;pic18f27j53.h: 20252: extern volatile __bit P3DC4 @ (((unsigned) &ECCP3DEL)*8) + 4;
[; ;pic18f27j53.h: 20254: extern volatile __bit P3DC5 @ (((unsigned) &ECCP3DEL)*8) + 5;
[; ;pic18f27j53.h: 20256: extern volatile __bit P3DC6 @ (((unsigned) &ECCP3DEL)*8) + 6;
[; ;pic18f27j53.h: 20258: extern volatile __bit P3M0 @ (((unsigned) &CCP3CON)*8) + 6;
[; ;pic18f27j53.h: 20260: extern volatile __bit P3M1 @ (((unsigned) &CCP3CON)*8) + 7;
[; ;pic18f27j53.h: 20262: extern volatile __bit P3RSEN @ (((unsigned) &ECCP3DEL)*8) + 7;
[; ;pic18f27j53.h: 20264: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f27j53.h: 20266: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f27j53.h: 20268: extern volatile __bit PCFG0 @ (((unsigned) &ANCON0)*8) + 0;
[; ;pic18f27j53.h: 20270: extern volatile __bit PCFG1 @ (((unsigned) &ANCON0)*8) + 1;
[; ;pic18f27j53.h: 20272: extern volatile __bit PCFG10 @ (((unsigned) &ANCON1)*8) + 2;
[; ;pic18f27j53.h: 20274: extern volatile __bit PCFG11 @ (((unsigned) &ANCON1)*8) + 3;
[; ;pic18f27j53.h: 20276: extern volatile __bit PCFG12 @ (((unsigned) &ANCON1)*8) + 4;
[; ;pic18f27j53.h: 20278: extern volatile __bit PCFG15 @ (((unsigned) &ANCON1)*8) + 7;
[; ;pic18f27j53.h: 20280: extern volatile __bit PCFG2 @ (((unsigned) &ANCON0)*8) + 2;
[; ;pic18f27j53.h: 20282: extern volatile __bit PCFG3 @ (((unsigned) &ANCON0)*8) + 3;
[; ;pic18f27j53.h: 20284: extern volatile __bit PCFG4 @ (((unsigned) &ANCON0)*8) + 4;
[; ;pic18f27j53.h: 20286: extern volatile __bit PCFG8 @ (((unsigned) &ANCON1)*8) + 0;
[; ;pic18f27j53.h: 20288: extern volatile __bit PCFG9 @ (((unsigned) &ANCON1)*8) + 1;
[; ;pic18f27j53.h: 20290: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f27j53.h: 20292: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f27j53.h: 20294: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f27j53.h: 20296: extern volatile __bit PEN1 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f27j53.h: 20298: extern volatile __bit PEN2 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f27j53.h: 20300: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f27j53.h: 20302: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f27j53.h: 20304: extern volatile __bit PIDEE @ (((unsigned) &UEIE)*8) + 0;
[; ;pic18f27j53.h: 20306: extern volatile __bit PIDEF @ (((unsigned) &UEIR)*8) + 0;
[; ;pic18f27j53.h: 20308: extern volatile __bit PKTDIS @ (((unsigned) &UCON)*8) + 4;
[; ;pic18f27j53.h: 20310: extern volatile __bit PLLEN @ (((unsigned) &OSCTUNE)*8) + 6;
[; ;pic18f27j53.h: 20312: extern volatile __bit PMDADC @ (((unsigned) &PMDIS0)*8) + 0;
[; ;pic18f27j53.h: 20314: extern volatile __bit PMDCCP10 @ (((unsigned) &PMDIS3)*8) + 7;
[; ;pic18f27j53.h: 20316: extern volatile __bit PMDCCP4 @ (((unsigned) &PMDIS3)*8) + 1;
[; ;pic18f27j53.h: 20318: extern volatile __bit PMDCCP5 @ (((unsigned) &PMDIS3)*8) + 2;
[; ;pic18f27j53.h: 20320: extern volatile __bit PMDCCP6 @ (((unsigned) &PMDIS3)*8) + 3;
[; ;pic18f27j53.h: 20322: extern volatile __bit PMDCCP7 @ (((unsigned) &PMDIS3)*8) + 4;
[; ;pic18f27j53.h: 20324: extern volatile __bit PMDCCP8 @ (((unsigned) &PMDIS3)*8) + 5;
[; ;pic18f27j53.h: 20326: extern volatile __bit PMDCCP9 @ (((unsigned) &PMDIS3)*8) + 6;
[; ;pic18f27j53.h: 20328: extern volatile __bit PMDCMP1 @ (((unsigned) &PMDIS2)*8) + 0;
[; ;pic18f27j53.h: 20330: extern volatile __bit PMDCMP2 @ (((unsigned) &PMDIS2)*8) + 1;
[; ;pic18f27j53.h: 20332: extern volatile __bit PMDCMP3 @ (((unsigned) &PMDIS2)*8) + 2;
[; ;pic18f27j53.h: 20334: extern volatile __bit PMDCTMU @ (((unsigned) &PMDIS1)*8) + 6;
[; ;pic18f27j53.h: 20336: extern volatile __bit PMDECCP1 @ (((unsigned) &PMDIS0)*8) + 5;
[; ;pic18f27j53.h: 20338: extern volatile __bit PMDECCP2 @ (((unsigned) &PMDIS0)*8) + 6;
[; ;pic18f27j53.h: 20340: extern volatile __bit PMDECCP3 @ (((unsigned) &PMDIS0)*8) + 7;
[; ;pic18f27j53.h: 20342: extern volatile __bit PMDMSSP1 @ (((unsigned) &PMDIS0)*8) + 1;
[; ;pic18f27j53.h: 20344: extern volatile __bit PMDMSSP2 @ (((unsigned) &PMDIS0)*8) + 2;
[; ;pic18f27j53.h: 20346: extern volatile __bit PMDRTCC @ (((unsigned) &PMDIS1)*8) + 5;
[; ;pic18f27j53.h: 20348: extern volatile __bit PMDTMR1 @ (((unsigned) &PMDIS1)*8) + 1;
[; ;pic18f27j53.h: 20350: extern volatile __bit PMDTMR2 @ (((unsigned) &PMDIS1)*8) + 2;
[; ;pic18f27j53.h: 20352: extern volatile __bit PMDTMR3 @ (((unsigned) &PMDIS1)*8) + 3;
[; ;pic18f27j53.h: 20354: extern volatile __bit PMDTMR4 @ (((unsigned) &PMDIS1)*8) + 4;
[; ;pic18f27j53.h: 20356: extern volatile __bit PMDTMR5 @ (((unsigned) &PMDIS2)*8) + 3;
[; ;pic18f27j53.h: 20358: extern volatile __bit PMDTMR6 @ (((unsigned) &PMDIS2)*8) + 4;
[; ;pic18f27j53.h: 20360: extern volatile __bit PMDTMR8 @ (((unsigned) &PMDIS2)*8) + 6;
[; ;pic18f27j53.h: 20362: extern volatile __bit PMDUART1 @ (((unsigned) &PMDIS0)*8) + 3;
[; ;pic18f27j53.h: 20364: extern volatile __bit PMDUART2 @ (((unsigned) &PMDIS0)*8) + 4;
[; ;pic18f27j53.h: 20366: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f27j53.h: 20368: extern volatile __bit PPB0 @ (((unsigned) &UCFG)*8) + 0;
[; ;pic18f27j53.h: 20370: extern volatile __bit PPB1 @ (((unsigned) &UCFG)*8) + 1;
[; ;pic18f27j53.h: 20372: extern volatile __bit PPBI @ (((unsigned) &USTAT)*8) + 1;
[; ;pic18f27j53.h: 20374: extern volatile __bit PPBRST @ (((unsigned) &UCON)*8) + 6;
[; ;pic18f27j53.h: 20376: extern volatile __bit PRISD @ (((unsigned) &OSCCON2)*8) + 2;
[; ;pic18f27j53.h: 20378: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f27j53.h: 20380: extern volatile __bit PSS1AC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f27j53.h: 20382: extern volatile __bit PSS1AC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f27j53.h: 20384: extern volatile __bit PSS1BD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f27j53.h: 20386: extern volatile __bit PSS1BD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f27j53.h: 20388: extern volatile __bit PSS2AC0 @ (((unsigned) &ECCP2AS)*8) + 2;
[; ;pic18f27j53.h: 20390: extern volatile __bit PSS2AC1 @ (((unsigned) &ECCP2AS)*8) + 3;
[; ;pic18f27j53.h: 20392: extern volatile __bit PSS2BD0 @ (((unsigned) &ECCP2AS)*8) + 0;
[; ;pic18f27j53.h: 20394: extern volatile __bit PSS2BD1 @ (((unsigned) &ECCP2AS)*8) + 1;
[; ;pic18f27j53.h: 20396: extern volatile __bit PSS3AC0 @ (((unsigned) &ECCP3AS)*8) + 2;
[; ;pic18f27j53.h: 20398: extern volatile __bit PSS3AC1 @ (((unsigned) &ECCP3AS)*8) + 3;
[; ;pic18f27j53.h: 20400: extern volatile __bit PSS3BD0 @ (((unsigned) &ECCP3AS)*8) + 0;
[; ;pic18f27j53.h: 20402: extern volatile __bit PSS3BD1 @ (((unsigned) &ECCP3AS)*8) + 1;
[; ;pic18f27j53.h: 20404: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f27j53.h: 20406: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f27j53.h: 20408: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f27j53.h: 20410: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f27j53.h: 20412: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f27j53.h: 20414: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f27j53.h: 20416: extern volatile __bit RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f27j53.h: 20418: extern volatile __bit RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f27j53.h: 20420: extern volatile __bit RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f27j53.h: 20422: extern volatile __bit RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f27j53.h: 20424: extern volatile __bit RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f27j53.h: 20426: extern volatile __bit RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f27j53.h: 20428: extern volatile __bit RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f27j53.h: 20430: extern volatile __bit RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f27j53.h: 20432: extern volatile __bit RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f27j53.h: 20434: extern volatile __bit RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f27j53.h: 20436: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f27j53.h: 20438: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f27j53.h: 20440: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f27j53.h: 20442: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f27j53.h: 20444: extern volatile __bit RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f27j53.h: 20446: extern volatile __bit RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f27j53.h: 20448: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f27j53.h: 20450: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f27j53.h: 20452: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f27j53.h: 20454: extern volatile __bit RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f27j53.h: 20456: extern volatile __bit RC2IE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic18f27j53.h: 20458: extern volatile __bit RC2IF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic18f27j53.h: 20460: extern volatile __bit RC2IP @ (((unsigned) &IPR3)*8) + 5;
[; ;pic18f27j53.h: 20462: extern volatile __bit RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f27j53.h: 20464: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f27j53.h: 20466: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f27j53.h: 20468: extern volatile __bit RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f27j53.h: 20470: extern volatile __bit RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f27j53.h: 20472: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f27j53.h: 20474: extern volatile __bit RC8_92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f27j53.h: 20476: extern volatile __bit RC9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f27j53.h: 20478: extern volatile __bit RC92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f27j53.h: 20480: extern volatile __bit RCD8 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f27j53.h: 20482: extern volatile __bit RCD82 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f27j53.h: 20484: extern volatile __bit RCEN1 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f27j53.h: 20486: extern volatile __bit RCEN2 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f27j53.h: 20488: extern volatile __bit RCIDL1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f27j53.h: 20490: extern volatile __bit RCIDL2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f27j53.h: 20492: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f27j53.h: 20494: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f27j53.h: 20496: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f27j53.h: 20498: extern volatile __bit RCMT @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f27j53.h: 20500: extern volatile __bit RCMT1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f27j53.h: 20502: extern volatile __bit RCMT2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f27j53.h: 20504: extern volatile __bit RCV @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f27j53.h: 20506: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f27j53.h: 20508: extern volatile __bit RD165 @ (((unsigned) &T5CON)*8) + 1;
[; ;pic18f27j53.h: 20510: extern volatile __bit READ_WRITE @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f27j53.h: 20512: extern volatile __bit READ_WRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f27j53.h: 20514: extern volatile __bit REFO @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f27j53.h: 20516: extern volatile __bit REGSLP @ (((unsigned) &WDTCON)*8) + 7;
[; ;pic18f27j53.h: 20518: extern volatile __bit RELEASE @ (((unsigned) &DSCONL)*8) + 0;
[; ;pic18f27j53.h: 20520: extern volatile __bit RESUME @ (((unsigned) &UCON)*8) + 2;
[; ;pic18f27j53.h: 20522: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f27j53.h: 20524: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f27j53.h: 20526: extern volatile __bit RODIV0 @ (((unsigned) &REFOCON)*8) + 0;
[; ;pic18f27j53.h: 20528: extern volatile __bit RODIV1 @ (((unsigned) &REFOCON)*8) + 1;
[; ;pic18f27j53.h: 20530: extern volatile __bit RODIV2 @ (((unsigned) &REFOCON)*8) + 2;
[; ;pic18f27j53.h: 20532: extern volatile __bit RODIV3 @ (((unsigned) &REFOCON)*8) + 3;
[; ;pic18f27j53.h: 20534: extern volatile __bit ROON @ (((unsigned) &REFOCON)*8) + 7;
[; ;pic18f27j53.h: 20536: extern volatile __bit ROSEL @ (((unsigned) &REFOCON)*8) + 4;
[; ;pic18f27j53.h: 20538: extern volatile __bit ROSSLP @ (((unsigned) &REFOCON)*8) + 5;
[; ;pic18f27j53.h: 20540: extern volatile __bit RP0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f27j53.h: 20542: extern volatile __bit RP1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f27j53.h: 20544: extern volatile __bit RP10 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f27j53.h: 20546: extern volatile __bit RP11 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f27j53.h: 20548: extern volatile __bit RP12 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f27j53.h: 20550: extern volatile __bit RP13 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f27j53.h: 20552: extern volatile __bit RP17 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f27j53.h: 20554: extern volatile __bit RP18 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f27j53.h: 20556: extern volatile __bit RP2 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f27j53.h: 20558: extern volatile __bit RP3 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f27j53.h: 20560: extern volatile __bit RP4 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f27j53.h: 20562: extern volatile __bit RP5 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f27j53.h: 20564: extern volatile __bit RP6 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f27j53.h: 20566: extern volatile __bit RP7 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f27j53.h: 20568: extern volatile __bit RP8 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f27j53.h: 20570: extern volatile __bit RP9 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f27j53.h: 20572: extern volatile __bit RSEN1 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f27j53.h: 20574: extern volatile __bit RSEN2 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f27j53.h: 20576: extern volatile __bit RTCC @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f27j53.h: 20578: extern volatile __bit RTCCIE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f27j53.h: 20580: extern volatile __bit RTCCIF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic18f27j53.h: 20582: extern volatile __bit RTCCIP @ (((unsigned) &IPR3)*8) + 0;
[; ;pic18f27j53.h: 20584: extern volatile __bit RTCCMD @ (((unsigned) &PMDIS1)*8) + 5;
[; ;pic18f27j53.h: 20586: extern volatile __bit RTCEN @ (((unsigned) &RTCCFG)*8) + 7;
[; ;pic18f27j53.h: 20588: extern volatile __bit RTCOE @ (((unsigned) &RTCCFG)*8) + 2;
[; ;pic18f27j53.h: 20590: extern volatile __bit RTCPTR0 @ (((unsigned) &RTCCFG)*8) + 0;
[; ;pic18f27j53.h: 20592: extern volatile __bit RTCPTR1 @ (((unsigned) &RTCCFG)*8) + 1;
[; ;pic18f27j53.h: 20594: extern volatile __bit RTCSYNC @ (((unsigned) &RTCCFG)*8) + 4;
[; ;pic18f27j53.h: 20596: extern volatile __bit RTCWDIS @ (((unsigned) &DSCONH)*8) + 0;
[; ;pic18f27j53.h: 20598: extern volatile __bit RTCWREN @ (((unsigned) &RTCCFG)*8) + 5;
[; ;pic18f27j53.h: 20600: extern volatile __bit RTSECSEL0 @ (((unsigned) &PADCFG1)*8) + 1;
[; ;pic18f27j53.h: 20602: extern volatile __bit RTSECSEL1 @ (((unsigned) &PADCFG1)*8) + 2;
[; ;pic18f27j53.h: 20604: extern volatile __bit RW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f27j53.h: 20606: extern volatile __bit RW1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f27j53.h: 20608: extern volatile __bit RW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f27j53.h: 20610: extern volatile __bit RX1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f27j53.h: 20612: extern volatile __bit RX91 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f27j53.h: 20614: extern volatile __bit RX92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f27j53.h: 20616: extern volatile __bit RX9D1 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f27j53.h: 20618: extern volatile __bit RX9D2 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f27j53.h: 20620: extern volatile __bit RXB0IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f27j53.h: 20622: extern volatile __bit RXB1IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f27j53.h: 20624: extern volatile __bit RXBNIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f27j53.h: 20626: extern volatile __bit RXBNIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f27j53.h: 20628: extern volatile __bit RXBNIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f27j53.h: 20630: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f27j53.h: 20632: extern volatile __bit RXDTP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f27j53.h: 20634: extern volatile __bit RXDTP2 @ (((unsigned) &BAUDCON2)*8) + 5;
[; ;pic18f27j53.h: 20636: extern volatile __bit RXINC @ (((unsigned) &DMACON1)*8) + 4;
[; ;pic18f27j53.h: 20638: extern volatile __bit R_W @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f27j53.h: 20640: extern volatile __bit R_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f27j53.h: 20642: extern volatile __bit R_nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f27j53.h: 20644: extern volatile __bit S2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f27j53.h: 20646: extern volatile __bit SCK1 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f27j53.h: 20648: extern volatile __bit SCKP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f27j53.h: 20650: extern volatile __bit SCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f27j53.h: 20652: extern volatile __bit SCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f27j53.h: 20654: extern volatile __bit SCL1 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f27j53.h: 20656: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f27j53.h: 20658: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f27j53.h: 20660: extern volatile __bit SDA1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f27j53.h: 20662: extern volatile __bit SDI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f27j53.h: 20664: extern volatile __bit SDO1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f27j53.h: 20666: extern volatile __bit SE0 @ (((unsigned) &UCON)*8) + 5;
[; ;pic18f27j53.h: 20668: extern volatile __bit SEN1 @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic18f27j53.h: 20670: extern volatile __bit SEN2 @ (((unsigned) &SSP2CON2)*8) + 0;
[; ;pic18f27j53.h: 20672: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA1)*8) + 3;
[; ;pic18f27j53.h: 20674: extern volatile __bit SENDB2 @ (((unsigned) &TXSTA2)*8) + 3;
[; ;pic18f27j53.h: 20676: extern volatile __bit SMP1 @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic18f27j53.h: 20678: extern volatile __bit SMP2 @ (((unsigned) &SSP2STAT)*8) + 7;
[; ;pic18f27j53.h: 20680: extern volatile __bit SOFIE @ (((unsigned) &UIE)*8) + 6;
[; ;pic18f27j53.h: 20682: extern volatile __bit SOFIF @ (((unsigned) &UIR)*8) + 6;
[; ;pic18f27j53.h: 20684: extern volatile __bit SOSCDRV @ (((unsigned) &OSCCON2)*8) + 4;
[; ;pic18f27j53.h: 20686: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f27j53.h: 20688: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f27j53.h: 20690: extern volatile __bit SOSCEN5 @ (((unsigned) &T5CON)*8) + 3;
[; ;pic18f27j53.h: 20692: extern volatile __bit SOSCGO @ (((unsigned) &OSCCON2)*8) + 3;
[; ;pic18f27j53.h: 20694: extern volatile __bit SOSCRUN @ (((unsigned) &OSCCON2)*8) + 6;
[; ;pic18f27j53.h: 20696: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f27j53.h: 20698: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f27j53.h: 20700: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f27j53.h: 20702: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f27j53.h: 20704: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f27j53.h: 20706: extern volatile __bit SPEN1 @ (((unsigned) &RCSTA1)*8) + 7;
[; ;pic18f27j53.h: 20708: extern volatile __bit SPEN2 @ (((unsigned) &RCSTA2)*8) + 7;
[; ;pic18f27j53.h: 20710: extern volatile __bit SPI1MD @ (((unsigned) &PMDIS0)*8) + 1;
[; ;pic18f27j53.h: 20712: extern volatile __bit SPI1OD @ (((unsigned) &ODCON3)*8) + 0;
[; ;pic18f27j53.h: 20714: extern volatile __bit SPI2MD @ (((unsigned) &PMDIS0)*8) + 2;
[; ;pic18f27j53.h: 20716: extern volatile __bit SPI2OD @ (((unsigned) &ODCON3)*8) + 1;
[; ;pic18f27j53.h: 20718: extern volatile __bit SRC0 @ (((unsigned) &ADCTRIG)*8) + 0;
[; ;pic18f27j53.h: 20720: extern volatile __bit SRC1 @ (((unsigned) &ADCTRIG)*8) + 1;
[; ;pic18f27j53.h: 20722: extern volatile __bit SREN1 @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f27j53.h: 20724: extern volatile __bit SREN2 @ (((unsigned) &RCSTA2)*8) + 5;
[; ;pic18f27j53.h: 20726: extern volatile __bit SRENA @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f27j53.h: 20728: extern volatile __bit SSCON0 @ (((unsigned) &DMACON1)*8) + 6;
[; ;pic18f27j53.h: 20730: extern volatile __bit SSCON1 @ (((unsigned) &DMACON1)*8) + 7;
[; ;pic18f27j53.h: 20732: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f27j53.h: 20734: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f27j53.h: 20736: extern volatile __bit SSP1IP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f27j53.h: 20738: extern volatile __bit SSP2IE @ (((unsigned) &PIE3)*8) + 7;
[; ;pic18f27j53.h: 20740: extern volatile __bit SSP2IF @ (((unsigned) &PIR3)*8) + 7;
[; ;pic18f27j53.h: 20742: extern volatile __bit SSP2IP @ (((unsigned) &IPR3)*8) + 7;
[; ;pic18f27j53.h: 20744: extern volatile __bit SSPEN1 @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic18f27j53.h: 20746: extern volatile __bit SSPEN2 @ (((unsigned) &SSP2CON1)*8) + 5;
[; ;pic18f27j53.h: 20748: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f27j53.h: 20750: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f27j53.h: 20752: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f27j53.h: 20754: extern volatile __bit SSPM01 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic18f27j53.h: 20756: extern volatile __bit SSPM02 @ (((unsigned) &SSP2CON1)*8) + 0;
[; ;pic18f27j53.h: 20758: extern volatile __bit SSPM11 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic18f27j53.h: 20760: extern volatile __bit SSPM12 @ (((unsigned) &SSP2CON1)*8) + 1;
[; ;pic18f27j53.h: 20762: extern volatile __bit SSPM21 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic18f27j53.h: 20764: extern volatile __bit SSPM22 @ (((unsigned) &SSP2CON1)*8) + 2;
[; ;pic18f27j53.h: 20766: extern volatile __bit SSPM31 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic18f27j53.h: 20768: extern volatile __bit SSPM32 @ (((unsigned) &SSP2CON1)*8) + 3;
[; ;pic18f27j53.h: 20770: extern volatile __bit SSPOV1 @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic18f27j53.h: 20772: extern volatile __bit SSPOV2 @ (((unsigned) &SSP2CON1)*8) + 6;
[; ;pic18f27j53.h: 20774: extern volatile __bit STALLIE @ (((unsigned) &UIE)*8) + 5;
[; ;pic18f27j53.h: 20776: extern volatile __bit STALLIF @ (((unsigned) &UIR)*8) + 5;
[; ;pic18f27j53.h: 20778: extern volatile __bit START @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f27j53.h: 20780: extern volatile __bit START1 @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f27j53.h: 20782: extern volatile __bit START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f27j53.h: 20784: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f27j53.h: 20786: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f27j53.h: 20788: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f27j53.h: 20790: extern volatile __bit STOP @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f27j53.h: 20792: extern volatile __bit STOP1 @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f27j53.h: 20794: extern volatile __bit STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f27j53.h: 20796: extern volatile __bit STRA2 @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f27j53.h: 20798: extern volatile __bit STRA3 @ (((unsigned) &PSTR3CON)*8) + 0;
[; ;pic18f27j53.h: 20800: extern volatile __bit STRB2 @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f27j53.h: 20802: extern volatile __bit STRB3 @ (((unsigned) &PSTR3CON)*8) + 1;
[; ;pic18f27j53.h: 20804: extern volatile __bit STRC2 @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f27j53.h: 20806: extern volatile __bit STRC3 @ (((unsigned) &PSTR3CON)*8) + 2;
[; ;pic18f27j53.h: 20808: extern volatile __bit STRD2 @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f27j53.h: 20810: extern volatile __bit STRD3 @ (((unsigned) &PSTR3CON)*8) + 3;
[; ;pic18f27j53.h: 20812: extern volatile __bit STRSYNC2 @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f27j53.h: 20814: extern volatile __bit STRSYNC3 @ (((unsigned) &PSTR3CON)*8) + 4;
[; ;pic18f27j53.h: 20816: extern volatile __bit SUSPND @ (((unsigned) &UCON)*8) + 1;
[; ;pic18f27j53.h: 20818: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f27j53.h: 20820: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f27j53.h: 20822: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA1)*8) + 4;
[; ;pic18f27j53.h: 20824: extern volatile __bit SYNC2 @ (((unsigned) &TXSTA2)*8) + 4;
[; ;pic18f27j53.h: 20826: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f27j53.h: 20828: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f27j53.h: 20830: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f27j53.h: 20832: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f27j53.h: 20834: extern volatile __bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f27j53.h: 20836: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f27j53.h: 20838: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f27j53.h: 20840: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f27j53.h: 20842: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f27j53.h: 20844: extern volatile __bit T1CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f27j53.h: 20846: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f27j53.h: 20848: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f27j53.h: 20850: extern volatile __bit T1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f27j53.h: 20852: extern volatile __bit T1GGO @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f27j53.h: 20854: extern volatile __bit T1GGO_NOT_T1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f27j53.h: 20856: extern volatile __bit T1GGO_nT1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f27j53.h: 20858: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic18f27j53.h: 20860: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic18f27j53.h: 20862: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic18f27j53.h: 20864: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic18f27j53.h: 20866: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic18f27j53.h: 20868: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic18f27j53.h: 20870: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f27j53.h: 20872: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f27j53.h: 20874: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f27j53.h: 20876: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f27j53.h: 20878: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f27j53.h: 20880: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f27j53.h: 20882: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f27j53.h: 20884: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f27j53.h: 20886: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f27j53.h: 20888: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f27j53.h: 20890: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f27j53.h: 20892: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f27j53.h: 20894: extern volatile __bit T3GGO @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f27j53.h: 20896: extern volatile __bit T3GGO_T3DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f27j53.h: 20898: extern volatile __bit T3GPOL @ (((unsigned) &T3GCON)*8) + 6;
[; ;pic18f27j53.h: 20900: extern volatile __bit T3GSPM @ (((unsigned) &T3GCON)*8) + 4;
[; ;pic18f27j53.h: 20902: extern volatile __bit T3GSS0 @ (((unsigned) &T3GCON)*8) + 0;
[; ;pic18f27j53.h: 20904: extern volatile __bit T3GSS1 @ (((unsigned) &T3GCON)*8) + 1;
[; ;pic18f27j53.h: 20906: extern volatile __bit T3GTM @ (((unsigned) &T3GCON)*8) + 5;
[; ;pic18f27j53.h: 20908: extern volatile __bit T3GVAL @ (((unsigned) &T3GCON)*8) + 2;
[; ;pic18f27j53.h: 20910: extern volatile __bit T3OSCEN @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f27j53.h: 20912: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f27j53.h: 20914: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic18f27j53.h: 20916: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic18f27j53.h: 20918: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic18f27j53.h: 20920: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic18f27j53.h: 20922: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic18f27j53.h: 20924: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic18f27j53.h: 20926: extern volatile __bit T5CKPS0 @ (((unsigned) &T5CON)*8) + 4;
[; ;pic18f27j53.h: 20928: extern volatile __bit T5CKPS1 @ (((unsigned) &T5CON)*8) + 5;
[; ;pic18f27j53.h: 20930: extern volatile __bit T5DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f27j53.h: 20932: extern volatile __bit T5GGO @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f27j53.h: 20934: extern volatile __bit T5GGO_NOT_T5DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f27j53.h: 20936: extern volatile __bit T5GGO_nT5DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f27j53.h: 20938: extern volatile __bit T5GPOL @ (((unsigned) &T5GCON)*8) + 6;
[; ;pic18f27j53.h: 20940: extern volatile __bit T5GSPM @ (((unsigned) &T5GCON)*8) + 4;
[; ;pic18f27j53.h: 20942: extern volatile __bit T5GSS0 @ (((unsigned) &T5GCON)*8) + 0;
[; ;pic18f27j53.h: 20944: extern volatile __bit T5GSS1 @ (((unsigned) &T5GCON)*8) + 1;
[; ;pic18f27j53.h: 20946: extern volatile __bit T5GTM @ (((unsigned) &T5GCON)*8) + 5;
[; ;pic18f27j53.h: 20948: extern volatile __bit T5GVAL @ (((unsigned) &T5GCON)*8) + 2;
[; ;pic18f27j53.h: 20950: extern volatile __bit T5OSCEN @ (((unsigned) &T5CON)*8) + 3;
[; ;pic18f27j53.h: 20952: extern volatile __bit T6CKPS0 @ (((unsigned) &T6CON)*8) + 0;
[; ;pic18f27j53.h: 20954: extern volatile __bit T6CKPS1 @ (((unsigned) &T6CON)*8) + 1;
[; ;pic18f27j53.h: 20956: extern volatile __bit T6OUTPS0 @ (((unsigned) &T6CON)*8) + 3;
[; ;pic18f27j53.h: 20958: extern volatile __bit T6OUTPS1 @ (((unsigned) &T6CON)*8) + 4;
[; ;pic18f27j53.h: 20960: extern volatile __bit T6OUTPS2 @ (((unsigned) &T6CON)*8) + 5;
[; ;pic18f27j53.h: 20962: extern volatile __bit T6OUTPS3 @ (((unsigned) &T6CON)*8) + 6;
[; ;pic18f27j53.h: 20964: extern volatile __bit T8CKPS0 @ (((unsigned) &T8CON)*8) + 0;
[; ;pic18f27j53.h: 20966: extern volatile __bit T8CKPS1 @ (((unsigned) &T8CON)*8) + 1;
[; ;pic18f27j53.h: 20968: extern volatile __bit T8OUTPS0 @ (((unsigned) &T8CON)*8) + 3;
[; ;pic18f27j53.h: 20970: extern volatile __bit T8OUTPS1 @ (((unsigned) &T8CON)*8) + 4;
[; ;pic18f27j53.h: 20972: extern volatile __bit T8OUTPS2 @ (((unsigned) &T8CON)*8) + 5;
[; ;pic18f27j53.h: 20974: extern volatile __bit T8OUTPS3 @ (((unsigned) &T8CON)*8) + 6;
[; ;pic18f27j53.h: 20976: extern volatile __bit TGEN @ (((unsigned) &CTMUCONH)*8) + 4;
[; ;pic18f27j53.h: 20978: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f27j53.h: 20980: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f27j53.h: 20982: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f27j53.h: 20984: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f27j53.h: 20986: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f27j53.h: 20988: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f27j53.h: 20990: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic18f27j53.h: 20992: extern volatile __bit TMR1GIE @ (((unsigned) &PIE5)*8) + 0;
[; ;pic18f27j53.h: 20994: extern volatile __bit TMR1GIF @ (((unsigned) &PIR5)*8) + 0;
[; ;pic18f27j53.h: 20996: extern volatile __bit TMR1GIP @ (((unsigned) &IPR5)*8) + 0;
[; ;pic18f27j53.h: 20998: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f27j53.h: 21000: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f27j53.h: 21002: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f27j53.h: 21004: extern volatile __bit TMR1MD @ (((unsigned) &PMDIS1)*8) + 1;
[; ;pic18f27j53.h: 21006: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f27j53.h: 21008: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f27j53.h: 21010: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f27j53.h: 21012: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f27j53.h: 21014: extern volatile __bit TMR2MD @ (((unsigned) &PMDIS1)*8) + 2;
[; ;pic18f27j53.h: 21016: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f27j53.h: 21018: extern volatile __bit TMR3CS0 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f27j53.h: 21020: extern volatile __bit TMR3CS1 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f27j53.h: 21022: extern volatile __bit TMR3GE @ (((unsigned) &T3GCON)*8) + 7;
[; ;pic18f27j53.h: 21024: extern volatile __bit TMR3GIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f27j53.h: 21026: extern volatile __bit TMR3GIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f27j53.h: 21028: extern volatile __bit TMR3GIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f27j53.h: 21030: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f27j53.h: 21032: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f27j53.h: 21034: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f27j53.h: 21036: extern volatile __bit TMR3MD @ (((unsigned) &PMDIS1)*8) + 3;
[; ;pic18f27j53.h: 21038: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f27j53.h: 21040: extern volatile __bit TMR4IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f27j53.h: 21042: extern volatile __bit TMR4IF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic18f27j53.h: 21044: extern volatile __bit TMR4IP @ (((unsigned) &IPR3)*8) + 3;
[; ;pic18f27j53.h: 21046: extern volatile __bit TMR4MD @ (((unsigned) &PMDIS1)*8) + 4;
[; ;pic18f27j53.h: 21048: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 2;
[; ;pic18f27j53.h: 21050: extern volatile __bit TMR5CS0 @ (((unsigned) &T5CON)*8) + 6;
[; ;pic18f27j53.h: 21052: extern volatile __bit TMR5CS1 @ (((unsigned) &T5CON)*8) + 7;
[; ;pic18f27j53.h: 21054: extern volatile __bit TMR5GE @ (((unsigned) &T5GCON)*8) + 7;
[; ;pic18f27j53.h: 21056: extern volatile __bit TMR5GIE @ (((unsigned) &PIE5)*8) + 1;
[; ;pic18f27j53.h: 21058: extern volatile __bit TMR5GIF @ (((unsigned) &PIR5)*8) + 1;
[; ;pic18f27j53.h: 21060: extern volatile __bit TMR5GIP @ (((unsigned) &IPR5)*8) + 1;
[; ;pic18f27j53.h: 21062: extern volatile __bit TMR5IE @ (((unsigned) &PIE5)*8) + 2;
[; ;pic18f27j53.h: 21064: extern volatile __bit TMR5IF @ (((unsigned) &PIR5)*8) + 2;
[; ;pic18f27j53.h: 21066: extern volatile __bit TMR5IP @ (((unsigned) &IPR5)*8) + 2;
[; ;pic18f27j53.h: 21068: extern volatile __bit TMR5MD @ (((unsigned) &PMDIS2)*8) + 3;
[; ;pic18f27j53.h: 21070: extern volatile __bit TMR5ON @ (((unsigned) &T5CON)*8) + 0;
[; ;pic18f27j53.h: 21072: extern volatile __bit TMR6IE @ (((unsigned) &PIE5)*8) + 3;
[; ;pic18f27j53.h: 21074: extern volatile __bit TMR6IF @ (((unsigned) &PIR5)*8) + 3;
[; ;pic18f27j53.h: 21076: extern volatile __bit TMR6IP @ (((unsigned) &IPR5)*8) + 3;
[; ;pic18f27j53.h: 21078: extern volatile __bit TMR6MD @ (((unsigned) &PMDIS2)*8) + 4;
[; ;pic18f27j53.h: 21080: extern volatile __bit TMR6ON @ (((unsigned) &T6CON)*8) + 2;
[; ;pic18f27j53.h: 21082: extern volatile __bit TMR8IE @ (((unsigned) &PIE5)*8) + 4;
[; ;pic18f27j53.h: 21084: extern volatile __bit TMR8IF @ (((unsigned) &PIR5)*8) + 4;
[; ;pic18f27j53.h: 21086: extern volatile __bit TMR8IP @ (((unsigned) &IPR5)*8) + 4;
[; ;pic18f27j53.h: 21088: extern volatile __bit TMR8MD @ (((unsigned) &PMDIS2)*8) + 6;
[; ;pic18f27j53.h: 21090: extern volatile __bit TMR8ON @ (((unsigned) &T8CON)*8) + 2;
[; ;pic18f27j53.h: 21092: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f27j53.h: 21094: extern volatile __bit TRIGSEL0 @ (((unsigned) &ADCTRIG)*8) + 0;
[; ;pic18f27j53.h: 21096: extern volatile __bit TRIGSEL1 @ (((unsigned) &ADCTRIG)*8) + 1;
[; ;pic18f27j53.h: 21098: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f27j53.h: 21100: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f27j53.h: 21102: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f27j53.h: 21104: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f27j53.h: 21106: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f27j53.h: 21108: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f27j53.h: 21110: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f27j53.h: 21112: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f27j53.h: 21114: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f27j53.h: 21116: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f27j53.h: 21118: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f27j53.h: 21120: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f27j53.h: 21122: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f27j53.h: 21124: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f27j53.h: 21126: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f27j53.h: 21128: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f27j53.h: 21130: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f27j53.h: 21132: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f27j53.h: 21134: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f27j53.h: 21136: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f27j53.h: 21138: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f27j53.h: 21140: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA1)*8) + 1;
[; ;pic18f27j53.h: 21142: extern volatile __bit TRMT2 @ (((unsigned) &TXSTA2)*8) + 1;
[; ;pic18f27j53.h: 21144: extern volatile __bit TRNIE @ (((unsigned) &UIE)*8) + 3;
[; ;pic18f27j53.h: 21146: extern volatile __bit TRNIF @ (((unsigned) &UIR)*8) + 3;
[; ;pic18f27j53.h: 21148: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f27j53.h: 21150: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f27j53.h: 21152: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f27j53.h: 21154: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f27j53.h: 21156: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f27j53.h: 21158: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic18f27j53.h: 21160: extern volatile __bit TX1 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f27j53.h: 21162: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f27j53.h: 21164: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f27j53.h: 21166: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f27j53.h: 21168: extern volatile __bit TX2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f27j53.h: 21170: extern volatile __bit TX2IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f27j53.h: 21172: extern volatile __bit TX2IP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f27j53.h: 21174: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f27j53.h: 21176: extern volatile __bit TX8_92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f27j53.h: 21178: extern volatile __bit TX91 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f27j53.h: 21180: extern volatile __bit TX92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f27j53.h: 21182: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f27j53.h: 21184: extern volatile __bit TX9D2 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f27j53.h: 21186: extern volatile __bit TXB0IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f27j53.h: 21188: extern volatile __bit TXB1IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f27j53.h: 21190: extern volatile __bit TXB2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f27j53.h: 21192: extern volatile __bit TXBNIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f27j53.h: 21194: extern volatile __bit TXBNIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f27j53.h: 21196: extern volatile __bit TXBNIP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f27j53.h: 21198: extern volatile __bit TXCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f27j53.h: 21200: extern volatile __bit TXCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f27j53.h: 21202: extern volatile __bit TXD8 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f27j53.h: 21204: extern volatile __bit TXD82 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f27j53.h: 21206: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA1)*8) + 5;
[; ;pic18f27j53.h: 21208: extern volatile __bit TXEN2 @ (((unsigned) &TXSTA2)*8) + 5;
[; ;pic18f27j53.h: 21210: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f27j53.h: 21212: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f27j53.h: 21214: extern volatile __bit TXINC @ (((unsigned) &DMACON1)*8) + 5;
[; ;pic18f27j53.h: 21216: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f27j53.h: 21218: extern volatile __bit U1OD @ (((unsigned) &ODCON2)*8) + 0;
[; ;pic18f27j53.h: 21220: extern volatile __bit U2OD @ (((unsigned) &ODCON2)*8) + 1;
[; ;pic18f27j53.h: 21222: extern volatile __bit UA1 @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic18f27j53.h: 21224: extern volatile __bit UA2 @ (((unsigned) &SSP2STAT)*8) + 1;
[; ;pic18f27j53.h: 21226: extern volatile __bit UART1MD @ (((unsigned) &PMDIS0)*8) + 3;
[; ;pic18f27j53.h: 21228: extern volatile __bit UART2MD @ (((unsigned) &PMDIS0)*8) + 4;
[; ;pic18f27j53.h: 21230: extern volatile __bit UERRIE @ (((unsigned) &UIE)*8) + 1;
[; ;pic18f27j53.h: 21232: extern volatile __bit UERRIF @ (((unsigned) &UIR)*8) + 1;
[; ;pic18f27j53.h: 21234: extern volatile __bit ULPEN @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic18f27j53.h: 21236: extern volatile __bit ULPLVL @ (((unsigned) &WDTCON)*8) + 5;
[; ;pic18f27j53.h: 21238: extern volatile __bit ULPSINK @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic18f27j53.h: 21240: extern volatile __bit ULPWDIS @ (((unsigned) &DSCONL)*8) + 2;
[; ;pic18f27j53.h: 21242: extern volatile __bit ULPWU @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f27j53.h: 21244: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f27j53.h: 21246: extern volatile __bit UOEMON @ (((unsigned) &UCFG)*8) + 6;
[; ;pic18f27j53.h: 21248: extern volatile __bit UPP0 @ (((unsigned) &UCFG)*8) + 0;
[; ;pic18f27j53.h: 21250: extern volatile __bit UPP1 @ (((unsigned) &UCFG)*8) + 1;
[; ;pic18f27j53.h: 21252: extern volatile __bit UPUEN @ (((unsigned) &UCFG)*8) + 4;
[; ;pic18f27j53.h: 21254: extern volatile __bit URSTIE @ (((unsigned) &UIE)*8) + 0;
[; ;pic18f27j53.h: 21256: extern volatile __bit URSTIF @ (((unsigned) &UIR)*8) + 0;
[; ;pic18f27j53.h: 21258: extern volatile __bit USBEN @ (((unsigned) &UCON)*8) + 3;
[; ;pic18f27j53.h: 21260: extern volatile __bit USBIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f27j53.h: 21262: extern volatile __bit USBIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f27j53.h: 21264: extern volatile __bit USBIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f27j53.h: 21266: extern volatile __bit UTEYE @ (((unsigned) &UCFG)*8) + 7;
[; ;pic18f27j53.h: 21268: extern volatile __bit UTRDIS @ (((unsigned) &UCFG)*8) + 3;
[; ;pic18f27j53.h: 21270: extern volatile __bit VBG @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f27j53.h: 21272: extern volatile __bit VBGEN @ (((unsigned) &ANCON1)*8) + 7;
[; ;pic18f27j53.h: 21274: extern volatile __bit VBGOE @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic18f27j53.h: 21276: extern volatile __bit VCFG0 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic18f27j53.h: 21278: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f27j53.h: 21280: extern volatile __bit VCFG1 @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic18f27j53.h: 21282: extern volatile __bit VCFG11 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f27j53.h: 21284: extern volatile __bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f27j53.h: 21286: extern volatile __bit VM @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f27j53.h: 21288: extern volatile __bit VMO @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f27j53.h: 21290: extern volatile __bit VP @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f27j53.h: 21292: extern volatile __bit VPO @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f27j53.h: 21294: extern volatile __bit VREF_MINUS @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f27j53.h: 21296: extern volatile __bit VREF_PLUS @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f27j53.h: 21298: extern volatile __bit W4E @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f27j53.h: 21300: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18f27j53.h: 21302: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18f27j53.h: 21304: extern volatile __bit WAITB0 @ (((unsigned) &RTCVALH)*8) + 6;
[; ;pic18f27j53.h: 21306: extern volatile __bit WAITB1 @ (((unsigned) &RTCVALH)*8) + 7;
[; ;pic18f27j53.h: 21308: extern volatile __bit WAITE0 @ (((unsigned) &RTCVALH)*8) + 0;
[; ;pic18f27j53.h: 21310: extern volatile __bit WAITE1 @ (((unsigned) &RTCVALH)*8) + 1;
[; ;pic18f27j53.h: 21312: extern volatile __bit WAITM0 @ (((unsigned) &RTCVALH)*8) + 2;
[; ;pic18f27j53.h: 21314: extern volatile __bit WAITM1 @ (((unsigned) &RTCVALH)*8) + 3;
[; ;pic18f27j53.h: 21316: extern volatile __bit WAITM2 @ (((unsigned) &RTCVALH)*8) + 4;
[; ;pic18f27j53.h: 21318: extern volatile __bit WAITM3 @ (((unsigned) &RTCVALH)*8) + 5;
[; ;pic18f27j53.h: 21320: extern volatile __bit WCOL1 @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic18f27j53.h: 21322: extern volatile __bit WCOL2 @ (((unsigned) &SSP2CON1)*8) + 7;
[; ;pic18f27j53.h: 21324: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18f27j53.h: 21326: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18f27j53.h: 21328: extern volatile __bit WPROG @ (((unsigned) &EECON1)*8) + 5;
[; ;pic18f27j53.h: 21330: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f27j53.h: 21332: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f27j53.h: 21334: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f27j53.h: 21336: extern volatile __bit WUE1 @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f27j53.h: 21338: extern volatile __bit WUE2 @ (((unsigned) &BAUDCON2)*8) + 1;
[; ;pic18f27j53.h: 21340: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f27j53.h: 21342: extern volatile __bit nA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f27j53.h: 21344: extern volatile __bit nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f27j53.h: 21346: extern volatile __bit nADDRESS @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f27j53.h: 21348: extern volatile __bit nADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f27j53.h: 21350: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f27j53.h: 21352: extern volatile __bit nCM @ (((unsigned) &RCON)*8) + 5;
[; ;pic18f27j53.h: 21354: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f27j53.h: 21356: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f27j53.h: 21358: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f27j53.h: 21360: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f27j53.h: 21362: extern volatile __bit nRC8 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f27j53.h: 21364: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f27j53.h: 21366: extern volatile __bit nSS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f27j53.h: 21368: extern volatile __bit nT1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f27j53.h: 21370: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f27j53.h: 21372: extern volatile __bit nT3DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f27j53.h: 21374: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f27j53.h: 21376: extern volatile __bit nT5DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f27j53.h: 21378: extern volatile __bit nT5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f27j53.h: 21380: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f27j53.h: 21382: extern volatile __bit nTX8 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f27j53.h: 21384: extern volatile __bit nUOE @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f27j53.h: 21386: extern volatile __bit nW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f27j53.h: 21388: extern volatile __bit nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f27j53.h: 21390: extern volatile __bit nWRITE @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f27j53.h: 21392: extern volatile __bit nWRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;adc.h: 2008: union ADCResult
[; ;adc.h: 2009: {
[; ;adc.h: 2010: int lr;
[; ;adc.h: 2011: char br[2];
[; ;adc.h: 2012: };
[; ;adc.h: 2014: char BusyADC (void);
[; ;adc.h: 2016: void ConvertADC (void);
[; ;adc.h: 2018: void CloseADC(void);
[; ;adc.h: 2026: int ReadADC(void);
[; ;adc.h: 2052: void OpenADC ( unsigned char ,
[; ;adc.h: 2053: unsigned char ,
[; ;adc.h: 2054: unsigned char ,
[; ;adc.h: 2055: unsigned int );
[; ;adc.h: 2084: void SetChanADC(unsigned char );
[; ;adc.h: 2100: void SelChanConvADC( unsigned char );
[; ;ancomp.h: 202: void Close_ancomp1( void );
[; ;ancomp.h: 203: void Open_ancomp1(unsigned char config);
[; ;ancomp.h: 204: void Close_ancomp2( void );
[; ;ancomp.h: 205: void Open_ancomp2(unsigned char config);
[; ;ancomp.h: 208: void Close_ancomp3( void );
[; ;ancomp.h: 209: void Open_ancomp3(unsigned char config);
[; ;spi.h: 236: void OpenSPI1( unsigned char sync_mode,
[; ;spi.h: 237: unsigned char bus_mode,
[; ;spi.h: 238: unsigned char smp_phase );
[; ;spi.h: 240: signed char WriteSPI1( unsigned char data_out );
[; ;spi.h: 242: void getsSPI1( unsigned char *rdptr, unsigned char length );
[; ;spi.h: 244: void putsSPI1( unsigned char *wrptr );
[; ;spi.h: 246: unsigned char ReadSPI1( void );
[; ;spi.h: 441: void OpenSPI2( unsigned char sync_mode,
[; ;spi.h: 442: unsigned char bus_mode,
[; ;spi.h: 443: unsigned char smp_phase );
[; ;spi.h: 445: signed char WriteSPI2( unsigned char data_out );
[; ;spi.h: 447: void getsSPI2( unsigned char *rdptr, unsigned char length );
[; ;spi.h: 449: void putsSPI2( unsigned char *wrptr );
[; ;spi.h: 451: unsigned char ReadSPI2( void );
[; ;can2510.h: 414: void CAN2510Initialize(  unsigned int configuration,
[; ;can2510.h: 415: unsigned char brp,
[; ;can2510.h: 416: unsigned char interruptFlags,
[; ;can2510.h: 417: unsigned char SPI_syncMode,
[; ;can2510.h: 418: unsigned char SPI_busMode,
[; ;can2510.h: 419: unsigned char SPI_smpPhase );
[; ;can2510.h: 421: signed char CAN2510Init(  unsigned long BufferConfig,
[; ;can2510.h: 422: unsigned long BitTimeConfig,
[; ;can2510.h: 423: unsigned char interruptEnables,
[; ;can2510.h: 424: unsigned char SPI_syncMode,
[; ;can2510.h: 425: unsigned char SPI_busMode,
[; ;can2510.h: 426: unsigned char SPI_smpPhase );
[; ;can2510.h: 428: void CAN2510Enable( void );
[; ;can2510.h: 430: void CAN2510Disable( void );
[; ;can2510.h: 432: void CAN2510Reset( void );
[; ;can2510.h: 434: void CAN2510SetMode(  unsigned char mode );
[; ;can2510.h: 436: unsigned char CAN2510ReadMode( void );
[; ;can2510.h: 438: unsigned char CAN2510ReadStatus( void );
[; ;can2510.h: 440: unsigned char CAN2510ErrorState( void );
[; ;can2510.h: 442: unsigned char CAN2510InterruptStatus( void );
[; ;can2510.h: 444: void CAN2510InterruptEnable( unsigned char interruptFlags );
[; ;can2510.h: 446: unsigned char CAN2510ByteRead(  unsigned char addr );
[; ;can2510.h: 448: void CAN2510ByteWrite(  unsigned char addr,  unsigned char value );
[; ;can2510.h: 450: void CAN2510SequentialRead(  unsigned char *DataArray,
[; ;can2510.h: 451: unsigned char CAN2510addr,
[; ;can2510.h: 452: unsigned char numbytes );
[; ;can2510.h: 454: void CAN2510SequentialWrite(  unsigned char *DataArray,
[; ;can2510.h: 455: unsigned char CAN2510addr,
[; ;can2510.h: 456: unsigned char numbytes );
[; ;can2510.h: 458: void CAN2510BitModify(  unsigned char address,
[; ;can2510.h: 459: unsigned char mask,
[; ;can2510.h: 460: unsigned char data );
[; ;can2510.h: 462: void CAN2510SetSingleMaskStd(  unsigned char maskNum,  unsigned int mask );
[; ;can2510.h: 464: void CAN2510SetSingleMaskXtd(  unsigned char maskNum,  unsigned long mask );
[; ;can2510.h: 466: void CAN2510SetSingleFilterStd(  unsigned char filterNum,  unsigned int filter );
[; ;can2510.h: 468: void CAN2510SetSingleFilterXtd(  unsigned char filterNum,  unsigned long filter );
[; ;can2510.h: 470: signed char CAN2510SetMsgFilterStd(  unsigned char bufferNum,
[; ;can2510.h: 471: unsigned int mask,
[; ;can2510.h: 472: unsigned int *filters );
[; ;can2510.h: 474: signed char CAN2510SetMsgFilterXtd(  unsigned char bufferNum,
[; ;can2510.h: 475: unsigned long mask,
[; ;can2510.h: 476: unsigned long *filters );
[; ;can2510.h: 478: signed char CAN2510WriteStd(  unsigned int msgId,
[; ;can2510.h: 479: unsigned char msgPriority,
[; ;can2510.h: 480: unsigned char numBytes,
[; ;can2510.h: 481: unsigned char *data );
[; ;can2510.h: 483: signed char CAN2510WriteXtd(  unsigned long msgId,
[; ;can2510.h: 484: unsigned char msgPriority,
[; ;can2510.h: 485: unsigned char numBytes,
[; ;can2510.h: 486: unsigned char *data );
[; ;can2510.h: 488: void CAN2510LoadBufferStd(  unsigned char bufferNum,
[; ;can2510.h: 489: unsigned int msgId,
[; ;can2510.h: 490: unsigned char numBytes,
[; ;can2510.h: 491: unsigned char *data );
[; ;can2510.h: 493: void CAN2510LoadBufferXtd(  unsigned char bufferNum,
[; ;can2510.h: 494: unsigned long msgId,
[; ;can2510.h: 495: unsigned char numBytes,
[; ;can2510.h: 496: unsigned char *data );
[; ;can2510.h: 498: void CAN2510LoadRTRStd(  unsigned char bufferNum,
[; ;can2510.h: 499: unsigned int msgId,
[; ;can2510.h: 500: unsigned char numBytes );
[; ;can2510.h: 502: void CAN2510LoadRTRXtd(  unsigned char bufferNum,
[; ;can2510.h: 503: unsigned long msgId,
[; ;can2510.h: 504: unsigned char numBytes );
[; ;can2510.h: 506: void CAN2510SetBufferPriority(  unsigned char bufferNum,
[; ;can2510.h: 507: unsigned char bufferPriority );
[; ;can2510.h: 509: void CAN2510SendBuffer(  unsigned char bufferNumber );
[; ;can2510.h: 511: signed char CAN2510WriteBuffer(  unsigned char bufferNum );
[; ;can2510.h: 513: unsigned char CAN2510DataReady(  unsigned char bufferNum );
[; ;can2510.h: 515: unsigned char CAN2510DataRead(  unsigned char bufferNum,
[; ;can2510.h: 516: unsigned long *msgId,
[; ;can2510.h: 517: unsigned char *numBytes,
[; ;can2510.h: 518: unsigned char *data );
[; ;capture.h: 64: union capstatus
[; ;capture.h: 65: {
[; ;capture.h: 73: struct
[; ;capture.h: 74: {
[; ;capture.h: 91: unsigned Cap4OVF:1;
[; ;capture.h: 92: unsigned Cap5OVF:1;
[; ;capture.h: 96: unsigned Cap6OVF:1;
[; ;capture.h: 97: unsigned Cap7OVF:1;
[; ;capture.h: 98: unsigned Cap8OVF:1;
[; ;capture.h: 107: unsigned ECap1OVF:1;
[; ;capture.h: 111: unsigned ECap2OVF:1;
[; ;capture.h: 112: unsigned ECap3OVF:1;
[; ;capture.h: 115: };
[; ;capture.h: 117: unsigned :8;
[; ;capture.h: 119: };
[; ;capture.h: 121: extern union capstatus CapStatus;
[; ;capture.h: 123: union CapResult
[; ;capture.h: 124: {
[; ;capture.h: 125: unsigned int lc;
[; ;capture.h: 126: char bc[2];
[; ;capture.h: 127: };
[; ;capture.h: 507: void OpenCapture4 ( unsigned char config);
[; ;capture.h: 508: unsigned int ReadCapture4 (void);
[; ;capture.h: 509: void CloseCapture4 (void);
[; ;capture.h: 511: void OpenCapture5 ( unsigned char config);
[; ;capture.h: 512: unsigned int ReadCapture5 (void);
[; ;capture.h: 513: void CloseCapture5 (void);
[; ;capture.h: 520: void OpenCapture6 ( unsigned char config);
[; ;capture.h: 521: unsigned int ReadCapture6 (void);
[; ;capture.h: 522: void CloseCapture6 (void);
[; ;capture.h: 524: void OpenCapture7 ( unsigned char config);
[; ;capture.h: 525: unsigned int ReadCapture7 (void);
[; ;capture.h: 526: void CloseCapture7 (void);
[; ;capture.h: 528: void OpenCapture8 ( unsigned char config);
[; ;capture.h: 529: unsigned int ReadCapture8 (void);
[; ;capture.h: 530: void CloseCapture8 (void);
[; ;capture.h: 568: void OpenECapture1 ( unsigned char config);
[; ;capture.h: 569: unsigned int ReadECapture1 (void);
[; ;capture.h: 570: void CloseECapture1 (void);
[; ;capture.h: 573: void OpenECapture2 ( unsigned char config);
[; ;capture.h: 574: unsigned int ReadECapture2 (void);
[; ;capture.h: 575: void CloseECapture2 (void);
[; ;capture.h: 577: void OpenECapture3 ( unsigned char config);
[; ;capture.h: 578: unsigned int ReadECapture3 (void);
[; ;capture.h: 579: void CloseECapture3 (void);
[; ;compare.h: 403: void OpenCompare4(unsigned char config,unsigned int period);
[; ;compare.h: 404: void CloseCompare4(void);
[; ;compare.h: 406: void OpenCompare5(unsigned char config,unsigned int period);
[; ;compare.h: 407: void CloseCompare5(void);
[; ;compare.h: 411: void OpenCompare6(unsigned char config,unsigned int period);
[; ;compare.h: 412: void CloseCompare6(void);
[; ;compare.h: 414: void OpenCompare7(unsigned char config,unsigned int period);
[; ;compare.h: 415: void CloseCompare7(void);
[; ;compare.h: 417: void OpenCompare8(unsigned char config,unsigned int period);
[; ;compare.h: 418: void CloseCompare8(void);
[; ;compare.h: 433: void OpenECompare1(unsigned char config,unsigned int period);
[; ;compare.h: 434: void CloseECompare1(void);
[; ;compare.h: 439: void OpenECompare2(unsigned char config,unsigned int period);
[; ;compare.h: 440: void CloseECompare2(void);
[; ;compare.h: 442: void OpenECompare3(unsigned char config,unsigned int period);
[; ;compare.h: 443: void CloseECompare3(void);
[; ;ctmu.h: 374: void OpenCTMU(unsigned char config1,unsigned char config2,unsigned char config3);
[; ;ctmu.h: 379: void CurrentControlCTMU(unsigned char config);
[; ;ctmu.h: 380: void CloseCTMU(void);
[; ;dpslp.h: 49: typedef union
[; ;dpslp.h: 50: {
[; ;dpslp.h: 51: struct
[; ;dpslp.h: 52: {
[; ;dpslp.h: 53: unsigned char DS_POR:1;
[; ;dpslp.h: 54: unsigned char DS_MCLR:1;
[; ;dpslp.h: 55: unsigned char DS_RTC:1;
[; ;dpslp.h: 56: unsigned char DS_WDT:1;
[; ;dpslp.h: 57: unsigned char DS_FLT:1;
[; ;dpslp.h: 58: unsigned char DS_INT0:1;
[; ;dpslp.h: 59: unsigned char DS_BOR:1;
[; ;dpslp.h: 60: unsigned char DS_ULP:1;
[; ;dpslp.h: 61: }WK_SRC;
[; ;dpslp.h: 63: unsigned char WKSRC;
[; ;dpslp.h: 65: }SRC;
[; ;dpslp.h: 68: typedef struct
[; ;dpslp.h: 69: {
[; ;dpslp.h: 70: unsigned char Reg0;
[; ;dpslp.h: 71: unsigned char Reg1;
[; ;dpslp.h: 72: }CONTEXT;
[; ;dpslp.h: 164: extern void DeepSleepWakeUpSource(SRC* ptr);
[; ;dpslp.h: 165: extern void GotoDeepSleep( unsigned int config);
[; ;dpslp.h: 166: extern signed char IsResetFromDeepSleep( void );
[; ;dpslp.h: 167: extern void ReadDSGPR( CONTEXT* ptr );
[; ;dpslp.h: 171: extern void ULPWakeUpEnable( void );
[; ;stddef.h: 2: typedef int ptrdiff_t;
[; ;stddef.h: 3: typedef unsigned size_t;
[; ;stddef.h: 4: typedef unsigned short wchar_t;
[; ;stddef.h: 13: extern int errno;
[; ;GenericTypeDefs.h: 65: typedef enum _BOOL { FALSE = 0, TRUE } BOOL;
[; ;GenericTypeDefs.h: 68: typedef enum _BIT { CLEAR = 0, SET } BIT;
[; ;GenericTypeDefs.h: 75: typedef signed int INT;
[; ;GenericTypeDefs.h: 76: typedef signed char INT8;
[; ;GenericTypeDefs.h: 77: typedef signed short int INT16;
[; ;GenericTypeDefs.h: 78: typedef signed long int INT32;
[; ;GenericTypeDefs.h: 82: typedef signed long long INT64;
[; ;GenericTypeDefs.h: 86: typedef unsigned int UINT;
[; ;GenericTypeDefs.h: 87: typedef unsigned char UINT8;
[; ;GenericTypeDefs.h: 88: typedef unsigned short int UINT16;
[; ;GenericTypeDefs.h: 93: typedef unsigned long int UINT32;
[; ;GenericTypeDefs.h: 96: typedef unsigned long long UINT64;
[; ;GenericTypeDefs.h: 99: typedef union
[; ;GenericTypeDefs.h: 100: {
[; ;GenericTypeDefs.h: 101: UINT8 Val;
[; ;GenericTypeDefs.h: 102: struct
[; ;GenericTypeDefs.h: 103: {
[; ;GenericTypeDefs.h: 104: UINT8 b0:1;
[; ;GenericTypeDefs.h: 105: UINT8 b1:1;
[; ;GenericTypeDefs.h: 106: UINT8 b2:1;
[; ;GenericTypeDefs.h: 107: UINT8 b3:1;
[; ;GenericTypeDefs.h: 108: UINT8 b4:1;
[; ;GenericTypeDefs.h: 109: UINT8 b5:1;
[; ;GenericTypeDefs.h: 110: UINT8 b6:1;
[; ;GenericTypeDefs.h: 111: UINT8 b7:1;
[; ;GenericTypeDefs.h: 112: } bits;
[; ;GenericTypeDefs.h: 113: } UINT8_VAL, UINT8_BITS;
[; ;GenericTypeDefs.h: 115: typedef union
[; ;GenericTypeDefs.h: 116: {
[; ;GenericTypeDefs.h: 117: UINT16 Val;
[; ;GenericTypeDefs.h: 118: UINT8 v[2] ;
[; ;GenericTypeDefs.h: 119: struct 
[; ;GenericTypeDefs.h: 120: {
[; ;GenericTypeDefs.h: 121: UINT8 LB;
[; ;GenericTypeDefs.h: 122: UINT8 HB;
[; ;GenericTypeDefs.h: 123: } byte;
[; ;GenericTypeDefs.h: 124: struct 
[; ;GenericTypeDefs.h: 125: {
[; ;GenericTypeDefs.h: 126: UINT8 b0:1;
[; ;GenericTypeDefs.h: 127: UINT8 b1:1;
[; ;GenericTypeDefs.h: 128: UINT8 b2:1;
[; ;GenericTypeDefs.h: 129: UINT8 b3:1;
[; ;GenericTypeDefs.h: 130: UINT8 b4:1;
[; ;GenericTypeDefs.h: 131: UINT8 b5:1;
[; ;GenericTypeDefs.h: 132: UINT8 b6:1;
[; ;GenericTypeDefs.h: 133: UINT8 b7:1;
[; ;GenericTypeDefs.h: 134: UINT8 b8:1;
[; ;GenericTypeDefs.h: 135: UINT8 b9:1;
[; ;GenericTypeDefs.h: 136: UINT8 b10:1;
[; ;GenericTypeDefs.h: 137: UINT8 b11:1;
[; ;GenericTypeDefs.h: 138: UINT8 b12:1;
[; ;GenericTypeDefs.h: 139: UINT8 b13:1;
[; ;GenericTypeDefs.h: 140: UINT8 b14:1;
[; ;GenericTypeDefs.h: 141: UINT8 b15:1;
[; ;GenericTypeDefs.h: 142: } bits;
[; ;GenericTypeDefs.h: 143: } UINT16_VAL, UINT16_BITS;
[; ;GenericTypeDefs.h: 187: typedef union
[; ;GenericTypeDefs.h: 188: {
[; ;GenericTypeDefs.h: 189: UINT32 Val;
[; ;GenericTypeDefs.h: 190: UINT16 w[2] ;
[; ;GenericTypeDefs.h: 191: UINT8 v[4] ;
[; ;GenericTypeDefs.h: 192: struct 
[; ;GenericTypeDefs.h: 193: {
[; ;GenericTypeDefs.h: 194: UINT16 LW;
[; ;GenericTypeDefs.h: 195: UINT16 HW;
[; ;GenericTypeDefs.h: 196: } word;
[; ;GenericTypeDefs.h: 197: struct 
[; ;GenericTypeDefs.h: 198: {
[; ;GenericTypeDefs.h: 199: UINT8 LB;
[; ;GenericTypeDefs.h: 200: UINT8 HB;
[; ;GenericTypeDefs.h: 201: UINT8 UB;
[; ;GenericTypeDefs.h: 202: UINT8 MB;
[; ;GenericTypeDefs.h: 203: } byte;
[; ;GenericTypeDefs.h: 204: struct 
[; ;GenericTypeDefs.h: 205: {
[; ;GenericTypeDefs.h: 206: UINT16_VAL low;
[; ;GenericTypeDefs.h: 207: UINT16_VAL high;
[; ;GenericTypeDefs.h: 208: }wordUnion;
[; ;GenericTypeDefs.h: 209: struct 
[; ;GenericTypeDefs.h: 210: {
[; ;GenericTypeDefs.h: 211: UINT8 b0:1;
[; ;GenericTypeDefs.h: 212: UINT8 b1:1;
[; ;GenericTypeDefs.h: 213: UINT8 b2:1;
[; ;GenericTypeDefs.h: 214: UINT8 b3:1;
[; ;GenericTypeDefs.h: 215: UINT8 b4:1;
[; ;GenericTypeDefs.h: 216: UINT8 b5:1;
[; ;GenericTypeDefs.h: 217: UINT8 b6:1;
[; ;GenericTypeDefs.h: 218: UINT8 b7:1;
[; ;GenericTypeDefs.h: 219: UINT8 b8:1;
[; ;GenericTypeDefs.h: 220: UINT8 b9:1;
[; ;GenericTypeDefs.h: 221: UINT8 b10:1;
[; ;GenericTypeDefs.h: 222: UINT8 b11:1;
[; ;GenericTypeDefs.h: 223: UINT8 b12:1;
[; ;GenericTypeDefs.h: 224: UINT8 b13:1;
[; ;GenericTypeDefs.h: 225: UINT8 b14:1;
[; ;GenericTypeDefs.h: 226: UINT8 b15:1;
[; ;GenericTypeDefs.h: 227: UINT8 b16:1;
[; ;GenericTypeDefs.h: 228: UINT8 b17:1;
[; ;GenericTypeDefs.h: 229: UINT8 b18:1;
[; ;GenericTypeDefs.h: 230: UINT8 b19:1;
[; ;GenericTypeDefs.h: 231: UINT8 b20:1;
[; ;GenericTypeDefs.h: 232: UINT8 b21:1;
[; ;GenericTypeDefs.h: 233: UINT8 b22:1;
[; ;GenericTypeDefs.h: 234: UINT8 b23:1;
[; ;GenericTypeDefs.h: 235: UINT8 b24:1;
[; ;GenericTypeDefs.h: 236: UINT8 b25:1;
[; ;GenericTypeDefs.h: 237: UINT8 b26:1;
[; ;GenericTypeDefs.h: 238: UINT8 b27:1;
[; ;GenericTypeDefs.h: 239: UINT8 b28:1;
[; ;GenericTypeDefs.h: 240: UINT8 b29:1;
[; ;GenericTypeDefs.h: 241: UINT8 b30:1;
[; ;GenericTypeDefs.h: 242: UINT8 b31:1;
[; ;GenericTypeDefs.h: 243: } bits;
[; ;GenericTypeDefs.h: 244: } UINT32_VAL;
[; ;GenericTypeDefs.h: 248: typedef union
[; ;GenericTypeDefs.h: 249: {
[; ;GenericTypeDefs.h: 250: UINT64 Val;
[; ;GenericTypeDefs.h: 251: UINT32 d[2] ;
[; ;GenericTypeDefs.h: 252: UINT16 w[4] ;
[; ;GenericTypeDefs.h: 253: UINT8 v[8] ;
[; ;GenericTypeDefs.h: 254: struct 
[; ;GenericTypeDefs.h: 255: {
[; ;GenericTypeDefs.h: 256: UINT32 LD;
[; ;GenericTypeDefs.h: 257: UINT32 HD;
[; ;GenericTypeDefs.h: 258: } dword;
[; ;GenericTypeDefs.h: 259: struct 
[; ;GenericTypeDefs.h: 260: {
[; ;GenericTypeDefs.h: 261: UINT16 LW;
[; ;GenericTypeDefs.h: 262: UINT16 HW;
[; ;GenericTypeDefs.h: 263: UINT16 UW;
[; ;GenericTypeDefs.h: 264: UINT16 MW;
[; ;GenericTypeDefs.h: 265: } word;
[; ;GenericTypeDefs.h: 266: struct 
[; ;GenericTypeDefs.h: 267: {
[; ;GenericTypeDefs.h: 268: UINT8 b0:1;
[; ;GenericTypeDefs.h: 269: UINT8 b1:1;
[; ;GenericTypeDefs.h: 270: UINT8 b2:1;
[; ;GenericTypeDefs.h: 271: UINT8 b3:1;
[; ;GenericTypeDefs.h: 272: UINT8 b4:1;
[; ;GenericTypeDefs.h: 273: UINT8 b5:1;
[; ;GenericTypeDefs.h: 274: UINT8 b6:1;
[; ;GenericTypeDefs.h: 275: UINT8 b7:1;
[; ;GenericTypeDefs.h: 276: UINT8 b8:1;
[; ;GenericTypeDefs.h: 277: UINT8 b9:1;
[; ;GenericTypeDefs.h: 278: UINT8 b10:1;
[; ;GenericTypeDefs.h: 279: UINT8 b11:1;
[; ;GenericTypeDefs.h: 280: UINT8 b12:1;
[; ;GenericTypeDefs.h: 281: UINT8 b13:1;
[; ;GenericTypeDefs.h: 282: UINT8 b14:1;
[; ;GenericTypeDefs.h: 283: UINT8 b15:1;
[; ;GenericTypeDefs.h: 284: UINT8 b16:1;
[; ;GenericTypeDefs.h: 285: UINT8 b17:1;
[; ;GenericTypeDefs.h: 286: UINT8 b18:1;
[; ;GenericTypeDefs.h: 287: UINT8 b19:1;
[; ;GenericTypeDefs.h: 288: UINT8 b20:1;
[; ;GenericTypeDefs.h: 289: UINT8 b21:1;
[; ;GenericTypeDefs.h: 290: UINT8 b22:1;
[; ;GenericTypeDefs.h: 291: UINT8 b23:1;
[; ;GenericTypeDefs.h: 292: UINT8 b24:1;
[; ;GenericTypeDefs.h: 293: UINT8 b25:1;
[; ;GenericTypeDefs.h: 294: UINT8 b26:1;
[; ;GenericTypeDefs.h: 295: UINT8 b27:1;
[; ;GenericTypeDefs.h: 296: UINT8 b28:1;
[; ;GenericTypeDefs.h: 297: UINT8 b29:1;
[; ;GenericTypeDefs.h: 298: UINT8 b30:1;
[; ;GenericTypeDefs.h: 299: UINT8 b31:1;
[; ;GenericTypeDefs.h: 300: UINT8 b32:1;
[; ;GenericTypeDefs.h: 301: UINT8 b33:1;
[; ;GenericTypeDefs.h: 302: UINT8 b34:1;
[; ;GenericTypeDefs.h: 303: UINT8 b35:1;
[; ;GenericTypeDefs.h: 304: UINT8 b36:1;
[; ;GenericTypeDefs.h: 305: UINT8 b37:1;
[; ;GenericTypeDefs.h: 306: UINT8 b38:1;
[; ;GenericTypeDefs.h: 307: UINT8 b39:1;
[; ;GenericTypeDefs.h: 308: UINT8 b40:1;
[; ;GenericTypeDefs.h: 309: UINT8 b41:1;
[; ;GenericTypeDefs.h: 310: UINT8 b42:1;
[; ;GenericTypeDefs.h: 311: UINT8 b43:1;
[; ;GenericTypeDefs.h: 312: UINT8 b44:1;
[; ;GenericTypeDefs.h: 313: UINT8 b45:1;
[; ;GenericTypeDefs.h: 314: UINT8 b46:1;
[; ;GenericTypeDefs.h: 315: UINT8 b47:1;
[; ;GenericTypeDefs.h: 316: UINT8 b48:1;
[; ;GenericTypeDefs.h: 317: UINT8 b49:1;
[; ;GenericTypeDefs.h: 318: UINT8 b50:1;
[; ;GenericTypeDefs.h: 319: UINT8 b51:1;
[; ;GenericTypeDefs.h: 320: UINT8 b52:1;
[; ;GenericTypeDefs.h: 321: UINT8 b53:1;
[; ;GenericTypeDefs.h: 322: UINT8 b54:1;
[; ;GenericTypeDefs.h: 323: UINT8 b55:1;
[; ;GenericTypeDefs.h: 324: UINT8 b56:1;
[; ;GenericTypeDefs.h: 325: UINT8 b57:1;
[; ;GenericTypeDefs.h: 326: UINT8 b58:1;
[; ;GenericTypeDefs.h: 327: UINT8 b59:1;
[; ;GenericTypeDefs.h: 328: UINT8 b60:1;
[; ;GenericTypeDefs.h: 329: UINT8 b61:1;
[; ;GenericTypeDefs.h: 330: UINT8 b62:1;
[; ;GenericTypeDefs.h: 331: UINT8 b63:1;
[; ;GenericTypeDefs.h: 332: } bits;
[; ;GenericTypeDefs.h: 333: } UINT64_VAL;
[; ;GenericTypeDefs.h: 339: typedef void VOID;
[; ;GenericTypeDefs.h: 341: typedef char CHAR8;
[; ;GenericTypeDefs.h: 342: typedef unsigned char UCHAR8;
[; ;GenericTypeDefs.h: 344: typedef unsigned char BYTE;
[; ;GenericTypeDefs.h: 345: typedef unsigned short int WORD;
[; ;GenericTypeDefs.h: 346: typedef unsigned long DWORD;
[; ;GenericTypeDefs.h: 349: typedef unsigned long long QWORD;
[; ;GenericTypeDefs.h: 350: typedef signed char CHAR;
[; ;GenericTypeDefs.h: 351: typedef signed short int SHORT;
[; ;GenericTypeDefs.h: 352: typedef signed long LONG;
[; ;GenericTypeDefs.h: 355: typedef signed long long LONGLONG;
[; ;GenericTypeDefs.h: 356: typedef union
[; ;GenericTypeDefs.h: 357: {
[; ;GenericTypeDefs.h: 358: BYTE Val;
[; ;GenericTypeDefs.h: 359: struct 
[; ;GenericTypeDefs.h: 360: {
[; ;GenericTypeDefs.h: 361: BYTE b0:1;
[; ;GenericTypeDefs.h: 362: BYTE b1:1;
[; ;GenericTypeDefs.h: 363: BYTE b2:1;
[; ;GenericTypeDefs.h: 364: BYTE b3:1;
[; ;GenericTypeDefs.h: 365: BYTE b4:1;
[; ;GenericTypeDefs.h: 366: BYTE b5:1;
[; ;GenericTypeDefs.h: 367: BYTE b6:1;
[; ;GenericTypeDefs.h: 368: BYTE b7:1;
[; ;GenericTypeDefs.h: 369: } bits;
[; ;GenericTypeDefs.h: 370: } BYTE_VAL, BYTE_BITS;
[; ;GenericTypeDefs.h: 372: typedef union
[; ;GenericTypeDefs.h: 373: {
[; ;GenericTypeDefs.h: 374: WORD Val;
[; ;GenericTypeDefs.h: 375: BYTE v[2] ;
[; ;GenericTypeDefs.h: 376: struct 
[; ;GenericTypeDefs.h: 377: {
[; ;GenericTypeDefs.h: 378: BYTE LB;
[; ;GenericTypeDefs.h: 379: BYTE HB;
[; ;GenericTypeDefs.h: 380: } byte;
[; ;GenericTypeDefs.h: 381: struct 
[; ;GenericTypeDefs.h: 382: {
[; ;GenericTypeDefs.h: 383: BYTE b0:1;
[; ;GenericTypeDefs.h: 384: BYTE b1:1;
[; ;GenericTypeDefs.h: 385: BYTE b2:1;
[; ;GenericTypeDefs.h: 386: BYTE b3:1;
[; ;GenericTypeDefs.h: 387: BYTE b4:1;
[; ;GenericTypeDefs.h: 388: BYTE b5:1;
[; ;GenericTypeDefs.h: 389: BYTE b6:1;
[; ;GenericTypeDefs.h: 390: BYTE b7:1;
[; ;GenericTypeDefs.h: 391: BYTE b8:1;
[; ;GenericTypeDefs.h: 392: BYTE b9:1;
[; ;GenericTypeDefs.h: 393: BYTE b10:1;
[; ;GenericTypeDefs.h: 394: BYTE b11:1;
[; ;GenericTypeDefs.h: 395: BYTE b12:1;
[; ;GenericTypeDefs.h: 396: BYTE b13:1;
[; ;GenericTypeDefs.h: 397: BYTE b14:1;
[; ;GenericTypeDefs.h: 398: BYTE b15:1;
[; ;GenericTypeDefs.h: 399: } bits;
[; ;GenericTypeDefs.h: 400: } WORD_VAL, WORD_BITS;
[; ;GenericTypeDefs.h: 402: typedef union
[; ;GenericTypeDefs.h: 403: {
[; ;GenericTypeDefs.h: 404: DWORD Val;
[; ;GenericTypeDefs.h: 405: WORD w[2] ;
[; ;GenericTypeDefs.h: 406: BYTE v[4] ;
[; ;GenericTypeDefs.h: 407: struct 
[; ;GenericTypeDefs.h: 408: {
[; ;GenericTypeDefs.h: 409: WORD LW;
[; ;GenericTypeDefs.h: 410: WORD HW;
[; ;GenericTypeDefs.h: 411: } word;
[; ;GenericTypeDefs.h: 412: struct 
[; ;GenericTypeDefs.h: 413: {
[; ;GenericTypeDefs.h: 414: BYTE LB;
[; ;GenericTypeDefs.h: 415: BYTE HB;
[; ;GenericTypeDefs.h: 416: BYTE UB;
[; ;GenericTypeDefs.h: 417: BYTE MB;
[; ;GenericTypeDefs.h: 418: } byte;
[; ;GenericTypeDefs.h: 419: struct 
[; ;GenericTypeDefs.h: 420: {
[; ;GenericTypeDefs.h: 421: WORD_VAL low;
[; ;GenericTypeDefs.h: 422: WORD_VAL high;
[; ;GenericTypeDefs.h: 423: }wordUnion;
[; ;GenericTypeDefs.h: 424: struct 
[; ;GenericTypeDefs.h: 425: {
[; ;GenericTypeDefs.h: 426: BYTE b0:1;
[; ;GenericTypeDefs.h: 427: BYTE b1:1;
[; ;GenericTypeDefs.h: 428: BYTE b2:1;
[; ;GenericTypeDefs.h: 429: BYTE b3:1;
[; ;GenericTypeDefs.h: 430: BYTE b4:1;
[; ;GenericTypeDefs.h: 431: BYTE b5:1;
[; ;GenericTypeDefs.h: 432: BYTE b6:1;
[; ;GenericTypeDefs.h: 433: BYTE b7:1;
[; ;GenericTypeDefs.h: 434: BYTE b8:1;
[; ;GenericTypeDefs.h: 435: BYTE b9:1;
[; ;GenericTypeDefs.h: 436: BYTE b10:1;
[; ;GenericTypeDefs.h: 437: BYTE b11:1;
[; ;GenericTypeDefs.h: 438: BYTE b12:1;
[; ;GenericTypeDefs.h: 439: BYTE b13:1;
[; ;GenericTypeDefs.h: 440: BYTE b14:1;
[; ;GenericTypeDefs.h: 441: BYTE b15:1;
[; ;GenericTypeDefs.h: 442: BYTE b16:1;
[; ;GenericTypeDefs.h: 443: BYTE b17:1;
[; ;GenericTypeDefs.h: 444: BYTE b18:1;
[; ;GenericTypeDefs.h: 445: BYTE b19:1;
[; ;GenericTypeDefs.h: 446: BYTE b20:1;
[; ;GenericTypeDefs.h: 447: BYTE b21:1;
[; ;GenericTypeDefs.h: 448: BYTE b22:1;
[; ;GenericTypeDefs.h: 449: BYTE b23:1;
[; ;GenericTypeDefs.h: 450: BYTE b24:1;
[; ;GenericTypeDefs.h: 451: BYTE b25:1;
[; ;GenericTypeDefs.h: 452: BYTE b26:1;
[; ;GenericTypeDefs.h: 453: BYTE b27:1;
[; ;GenericTypeDefs.h: 454: BYTE b28:1;
[; ;GenericTypeDefs.h: 455: BYTE b29:1;
[; ;GenericTypeDefs.h: 456: BYTE b30:1;
[; ;GenericTypeDefs.h: 457: BYTE b31:1;
[; ;GenericTypeDefs.h: 458: } bits;
[; ;GenericTypeDefs.h: 459: } DWORD_VAL;
[; ;GenericTypeDefs.h: 462: typedef union
[; ;GenericTypeDefs.h: 463: {
[; ;GenericTypeDefs.h: 464: QWORD Val;
[; ;GenericTypeDefs.h: 465: DWORD d[2] ;
[; ;GenericTypeDefs.h: 466: WORD w[4] ;
[; ;GenericTypeDefs.h: 467: BYTE v[8] ;
[; ;GenericTypeDefs.h: 468: struct 
[; ;GenericTypeDefs.h: 469: {
[; ;GenericTypeDefs.h: 470: DWORD LD;
[; ;GenericTypeDefs.h: 471: DWORD HD;
[; ;GenericTypeDefs.h: 472: } dword;
[; ;GenericTypeDefs.h: 473: struct 
[; ;GenericTypeDefs.h: 474: {
[; ;GenericTypeDefs.h: 475: WORD LW;
[; ;GenericTypeDefs.h: 476: WORD HW;
[; ;GenericTypeDefs.h: 477: WORD UW;
[; ;GenericTypeDefs.h: 478: WORD MW;
[; ;GenericTypeDefs.h: 479: } word;
[; ;GenericTypeDefs.h: 480: struct 
[; ;GenericTypeDefs.h: 481: {
[; ;GenericTypeDefs.h: 482: BYTE b0:1;
[; ;GenericTypeDefs.h: 483: BYTE b1:1;
[; ;GenericTypeDefs.h: 484: BYTE b2:1;
[; ;GenericTypeDefs.h: 485: BYTE b3:1;
[; ;GenericTypeDefs.h: 486: BYTE b4:1;
[; ;GenericTypeDefs.h: 487: BYTE b5:1;
[; ;GenericTypeDefs.h: 488: BYTE b6:1;
[; ;GenericTypeDefs.h: 489: BYTE b7:1;
[; ;GenericTypeDefs.h: 490: BYTE b8:1;
[; ;GenericTypeDefs.h: 491: BYTE b9:1;
[; ;GenericTypeDefs.h: 492: BYTE b10:1;
[; ;GenericTypeDefs.h: 493: BYTE b11:1;
[; ;GenericTypeDefs.h: 494: BYTE b12:1;
[; ;GenericTypeDefs.h: 495: BYTE b13:1;
[; ;GenericTypeDefs.h: 496: BYTE b14:1;
[; ;GenericTypeDefs.h: 497: BYTE b15:1;
[; ;GenericTypeDefs.h: 498: BYTE b16:1;
[; ;GenericTypeDefs.h: 499: BYTE b17:1;
[; ;GenericTypeDefs.h: 500: BYTE b18:1;
[; ;GenericTypeDefs.h: 501: BYTE b19:1;
[; ;GenericTypeDefs.h: 502: BYTE b20:1;
[; ;GenericTypeDefs.h: 503: BYTE b21:1;
[; ;GenericTypeDefs.h: 504: BYTE b22:1;
[; ;GenericTypeDefs.h: 505: BYTE b23:1;
[; ;GenericTypeDefs.h: 506: BYTE b24:1;
[; ;GenericTypeDefs.h: 507: BYTE b25:1;
[; ;GenericTypeDefs.h: 508: BYTE b26:1;
[; ;GenericTypeDefs.h: 509: BYTE b27:1;
[; ;GenericTypeDefs.h: 510: BYTE b28:1;
[; ;GenericTypeDefs.h: 511: BYTE b29:1;
[; ;GenericTypeDefs.h: 512: BYTE b30:1;
[; ;GenericTypeDefs.h: 513: BYTE b31:1;
[; ;GenericTypeDefs.h: 514: BYTE b32:1;
[; ;GenericTypeDefs.h: 515: BYTE b33:1;
[; ;GenericTypeDefs.h: 516: BYTE b34:1;
[; ;GenericTypeDefs.h: 517: BYTE b35:1;
[; ;GenericTypeDefs.h: 518: BYTE b36:1;
[; ;GenericTypeDefs.h: 519: BYTE b37:1;
[; ;GenericTypeDefs.h: 520: BYTE b38:1;
[; ;GenericTypeDefs.h: 521: BYTE b39:1;
[; ;GenericTypeDefs.h: 522: BYTE b40:1;
[; ;GenericTypeDefs.h: 523: BYTE b41:1;
[; ;GenericTypeDefs.h: 524: BYTE b42:1;
[; ;GenericTypeDefs.h: 525: BYTE b43:1;
[; ;GenericTypeDefs.h: 526: BYTE b44:1;
[; ;GenericTypeDefs.h: 527: BYTE b45:1;
[; ;GenericTypeDefs.h: 528: BYTE b46:1;
[; ;GenericTypeDefs.h: 529: BYTE b47:1;
[; ;GenericTypeDefs.h: 530: BYTE b48:1;
[; ;GenericTypeDefs.h: 531: BYTE b49:1;
[; ;GenericTypeDefs.h: 532: BYTE b50:1;
[; ;GenericTypeDefs.h: 533: BYTE b51:1;
[; ;GenericTypeDefs.h: 534: BYTE b52:1;
[; ;GenericTypeDefs.h: 535: BYTE b53:1;
[; ;GenericTypeDefs.h: 536: BYTE b54:1;
[; ;GenericTypeDefs.h: 537: BYTE b55:1;
[; ;GenericTypeDefs.h: 538: BYTE b56:1;
[; ;GenericTypeDefs.h: 539: BYTE b57:1;
[; ;GenericTypeDefs.h: 540: BYTE b58:1;
[; ;GenericTypeDefs.h: 541: BYTE b59:1;
[; ;GenericTypeDefs.h: 542: BYTE b60:1;
[; ;GenericTypeDefs.h: 543: BYTE b61:1;
[; ;GenericTypeDefs.h: 544: BYTE b62:1;
[; ;GenericTypeDefs.h: 545: BYTE b63:1;
[; ;GenericTypeDefs.h: 546: } bits;
[; ;GenericTypeDefs.h: 547: } QWORD_VAL;
[; ;flash.h: 113: extern void ReadFlash(unsigned long startaddr, unsigned int num_bytes, unsigned char *flash_array);
[; ;flash.h: 120: extern void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;flash.h: 122: extern void WriteBlockFlash(unsigned long startaddr, unsigned char num_blocks, unsigned char *flash_array);
[; ;flash.h: 124: extern void WriteBytesFlash(unsigned long startaddr, unsigned int num_bytes, unsigned char *flash_array);
[; ;flash.h: 127: extern void WriteWordFlash(unsigned long startaddr, unsigned int data);
[; ;i2c.h: 244: void OpenI2C1( unsigned char sync_mode, unsigned char slew );
[; ;i2c.h: 264: unsigned char ReadI2C1( void );
[; ;i2c.h: 279: signed char WriteI2C1( unsigned char data_out );
[; ;i2c.h: 294: signed char getsI2C1( unsigned char *rdptr, unsigned char length );
[; ;i2c.h: 297: signed char putsI2C1( unsigned char *wrptr );
[; ;i2c.h: 305: signed char EEAckPolling1( unsigned char control );
[; ;i2c.h: 308: signed char EEByteWrite1( unsigned char control,
[; ;i2c.h: 309: unsigned char address,
[; ;i2c.h: 310: unsigned char data );
[; ;i2c.h: 313: signed int EECurrentAddRead1( unsigned char control );
[; ;i2c.h: 316: signed char EEPageWrite1( unsigned char control,
[; ;i2c.h: 317: unsigned char address,
[; ;i2c.h: 318: unsigned char *wrptr );
[; ;i2c.h: 321: signed int EERandomRead1( unsigned char control, unsigned char address );
[; ;i2c.h: 324: signed char EESequentialRead1( unsigned char control,
[; ;i2c.h: 325: unsigned char address,
[; ;i2c.h: 326: unsigned char *rdptr,
[; ;i2c.h: 327: unsigned char length );
[; ;mwire.h: 200: void OpenMwire1( unsigned char sync_mode );
[; ;mwire.h: 203: unsigned char ReadMwire1( unsigned char high_byte,
[; ;mwire.h: 204: unsigned char low_byte );
[; ;mwire.h: 219: signed char WriteMwire1( unsigned char data_out );
[; ;mwire.h: 234: void getsMwire1( unsigned char *rdptr, unsigned char length );
[; ;portb.h: 126: void OpenPORTB( unsigned char config);
[; ;portb.h: 176: void OpenRB0INT( unsigned char config);
[; ;portb.h: 194: void OpenRB1INT( unsigned char config);
[; ;portb.h: 211: void OpenRB2INT( unsigned char config);
[; ;portb.h: 230: void OpenRB3INT( unsigned char config);
[; ;pwm.h: 85: union PWMDC
[; ;pwm.h: 86: {
[; ;pwm.h: 87: unsigned int lpwm;
[; ;pwm.h: 88: char bpwm[2];
[; ;pwm.h: 89: };
[; ;pwm.h: 467: void OpenPWM1 ( char period);
[; ;pwm.h: 468: void SetDCPWM1 ( unsigned int duty_cycle);
[; ;pwm.h: 477: void ClosePWM1 (void);
[; ;pwm.h: 538: void OpenPWM4 ( unsigned char period, unsigned char timer_source );
[; ;pwm.h: 539: void SetDCPWM4 ( unsigned int duty_cycle);
[; ;pwm.h: 540: void ClosePWM4 (void);
[; ;pwm.h: 542: void OpenPWM5 ( unsigned char period, unsigned char timer_source );
[; ;pwm.h: 543: void SetDCPWM5 ( unsigned int duty_cycle);
[; ;pwm.h: 544: void ClosePWM5 (void);
[; ;pwm.h: 547: void OpenPWM6 ( unsigned char period, unsigned char timer_source );
[; ;pwm.h: 548: void SetDCPWM6 ( unsigned int duty_cycle);
[; ;pwm.h: 549: void ClosePWM6 (void);
[; ;pwm.h: 551: void OpenPWM7 ( unsigned char period, unsigned char timer_source );
[; ;pwm.h: 552: void SetDCPWM7 ( unsigned int duty_cycle);
[; ;pwm.h: 553: void ClosePWM7 (void);
[; ;pwm.h: 555: void OpenPWM8 ( unsigned char period, unsigned char timer_source );
[; ;pwm.h: 556: void SetDCPWM8 ( unsigned int duty_cycle);
[; ;pwm.h: 557: void ClosePWM8 (void);
[; ;pwm.h: 586: void OpenEPWM1( unsigned char period, unsigned char timer_source );
[; ;pwm.h: 587: void SetDCEPWM1 ( unsigned int duty_cycle);
[; ;pwm.h: 588: void SetOutputEPWM1 ( unsigned char output_config,
[; ;pwm.h: 589: unsigned char pwm_mode);
[; ;pwm.h: 590: void CloseEPWM1 (void);
[; ;pwm.h: 594: void OpenEPWM2( unsigned char period, unsigned char timer_source );
[; ;pwm.h: 595: void SetDCEPWM2 ( unsigned int duty_cycle);
[; ;pwm.h: 596: void SetOutputEPWM2 ( unsigned char output_config,
[; ;pwm.h: 597: unsigned char pwm_mode);
[; ;pwm.h: 598: void CloseEPWM2 (void);
[; ;pwm.h: 601: void OpenEPWM3( unsigned char period, unsigned char timer_source );
[; ;pwm.h: 602: void SetDCEPWM3 ( unsigned int duty_cycle);
[; ;pwm.h: 603: void SetOutputEPWM3 ( unsigned char output_config,
[; ;pwm.h: 604: unsigned char pwm_mode);
[; ;pwm.h: 605: void CloseEPWM3 (void);
[; ;reset.h: 16: char isMCLR(void);
[; ;reset.h: 17: void StatusReset(void);
[; ;reset.h: 18: char isPOR(void);
[; ;reset.h: 19: char isWU(void);
[; ;reset.h: 22: char isBOR(void);
[; ;reset.h: 26: char isWDTTO(void);
[; ;reset.h: 27: char isWDTWU(void);
[; ;reset.h: 31: char isLVD(void);
[; ;rtcc.h: 43: typedef union _WORD_VAL
[; ;rtcc.h: 44: {
[; ;rtcc.h: 45: unsigned int Val;
[; ;rtcc.h: 46: unsigned char v[2];
[; ;rtcc.h: 47: struct
[; ;rtcc.h: 48: {
[; ;rtcc.h: 49: unsigned char LB;
[; ;rtcc.h: 50: unsigned char HB;
[; ;rtcc.h: 51: } byte;
[; ;rtcc.h: 52: struct
[; ;rtcc.h: 53: {
[; ;rtcc.h: 54: unsigned char b0:1;
[; ;rtcc.h: 55: unsigned char b1:1;
[; ;rtcc.h: 56: unsigned char b2:1;
[; ;rtcc.h: 57: unsigned char b3:1;
[; ;rtcc.h: 58: unsigned char b4:1;
[; ;rtcc.h: 59: unsigned char b5:1;
[; ;rtcc.h: 60: unsigned char b6:1;
[; ;rtcc.h: 61: unsigned char b7:1;
[; ;rtcc.h: 62: unsigned char b8:1;
[; ;rtcc.h: 63: unsigned char b9:1;
[; ;rtcc.h: 64: unsigned char b10:1;
[; ;rtcc.h: 65: unsigned char b11:1;
[; ;rtcc.h: 66: unsigned char b12:1;
[; ;rtcc.h: 67: unsigned char b13:1;
[; ;rtcc.h: 68: unsigned char b14:1;
[; ;rtcc.h: 69: unsigned char b15:1;
[; ;rtcc.h: 70: } bits;
[; ;rtcc.h: 71: } WORD_VAL, WORD_BITS;
[; ;rtcc.h: 75: typedef enum
[; ;rtcc.h: 76: {
[; ;rtcc.h: 77: RTCCFG_MASK_RTCEN = 0x80,
[; ;rtcc.h: 78: RTCCFG_MASK_FRZ = 0x40,
[; ;rtcc.h: 79: RTCCFG_MASK_RTCWREN = 0x20,
[; ;rtcc.h: 80: RTCCFG_MASK_RTCSYNC = 0x10,
[; ;rtcc.h: 81: RTCCFG_MASK_HALFSEC = 0x08,
[; ;rtcc.h: 82: RTCCFG_MASK_RTCOE = 0x04,
[; ;rtcc.h: 83: RTCCFG_MASK_RTCPTR = 0x03
[; ;rtcc.h: 84: }RTCCFG_MASK;
[; ;rtcc.h: 89: typedef enum
[; ;rtcc.h: 90: {
[; ;rtcc.h: 91: ALRMCFG_MASK_ALRMEN = 0x80,
[; ;rtcc.h: 92: ALRMCFG_MASK_CHIME = 0x40,
[; ;rtcc.h: 93: ALRMCFG_MASK_AMASK = 0x3c,
[; ;rtcc.h: 94: ALRMCFG_MASK_ALRMPTR = 0x03
[; ;rtcc.h: 95: }ALRMCFG_MASK;
[; ;rtcc.h: 100: typedef enum
[; ;rtcc.h: 101: {
[; ;rtcc.h: 102: RTCCPTR_MASK_SECMIN = 0x00,
[; ;rtcc.h: 103: RTCCPTR_MASK_HRSWEEK = 0x01,
[; ;rtcc.h: 104: RTCCPTR_MASK_DAYMON = 0x02,
[; ;rtcc.h: 105: RTCCPTR_MASK_YEAR = 0x03
[; ;rtcc.h: 106: }RTCCPTR_MASK;
[; ;rtcc.h: 110: typedef union
[; ;rtcc.h: 111: {
[; ;rtcc.h: 112: struct
[; ;rtcc.h: 113: {
[; ;rtcc.h: 114: unsigned char rsvd;
[; ;rtcc.h: 115: unsigned char sec;
[; ;rtcc.h: 116: unsigned char min;
[; ;rtcc.h: 117: unsigned char hour;
[; ;rtcc.h: 118: }f;
[; ;rtcc.h: 119: unsigned char b[4];
[; ;rtcc.h: 120: unsigned int w[2];
[; ;rtcc.h: 121: unsigned long l;
[; ;rtcc.h: 122: }rtccTime;
[; ;rtcc.h: 125: typedef union
[; ;rtcc.h: 126: {
[; ;rtcc.h: 127: struct
[; ;rtcc.h: 128: {
[; ;rtcc.h: 129: unsigned char wday;
[; ;rtcc.h: 130: unsigned char mday;
[; ;rtcc.h: 131: unsigned char mon;
[; ;rtcc.h: 132: unsigned char year;
[; ;rtcc.h: 133: }f;
[; ;rtcc.h: 134: unsigned char b[4];
[; ;rtcc.h: 135: unsigned int w[2];
[; ;rtcc.h: 136: unsigned long l;
[; ;rtcc.h: 137: }rtccDate;
[; ;rtcc.h: 141: typedef union
[; ;rtcc.h: 142: {
[; ;rtcc.h: 143: struct
[; ;rtcc.h: 144: {
[; ;rtcc.h: 145: unsigned char year;
[; ;rtcc.h: 146: unsigned char rsvd;
[; ;rtcc.h: 147: unsigned char mday;
[; ;rtcc.h: 148: unsigned char mon;
[; ;rtcc.h: 149: unsigned char hour;
[; ;rtcc.h: 150: unsigned char wday;
[; ;rtcc.h: 151: unsigned char sec;
[; ;rtcc.h: 152: unsigned char min;
[; ;rtcc.h: 153: }f;
[; ;rtcc.h: 154: unsigned char b[8];
[; ;rtcc.h: 155: unsigned int w[4];
[; ;rtcc.h: 156: unsigned long l[2];
[; ;rtcc.h: 157: }rtccTimeDate;
[; ;rtcc.h: 162: typedef enum
[; ;rtcc.h: 163: {
[; ;rtcc.h: 164: RTCC_RPT_HALF_SEC,
[; ;rtcc.h: 165: RTCC_RPT_SEC,
[; ;rtcc.h: 166: RTCC_RPT_TEN_SEC,
[; ;rtcc.h: 167: RTCC_RPT_MIN,
[; ;rtcc.h: 168: RTCC_RPT_TEN_MIN,
[; ;rtcc.h: 169: RTCC_RPT_HOUR,
[; ;rtcc.h: 170: RTCC_RPT_DAY,
[; ;rtcc.h: 171: RTCC_RPT_WEEK,
[; ;rtcc.h: 172: RTCC_RPT_MON,
[; ;rtcc.h: 173: RTCC_RPT_YEAR
[; ;rtcc.h: 174: }rtccRepeat;
[; ;rtcc.h: 646: extern void RtccInitClock(void) ;
[; ;rtcc.h: 648: extern void RtccReadAlrmDate(rtccDate* pDt) ;
[; ;rtcc.h: 650: extern void RtccReadAlrmTime(rtccTime* pTm);
[; ;rtcc.h: 652: extern void RtccReadAlrmTimeDate(rtccTimeDate* pTD) ;
[; ;rtcc.h: 654: extern void RtccReadDate(rtccDate* pDt) ;
[; ;rtcc.h: 656: extern void RtccReadTime(rtccTime* pTm) ;
[; ;rtcc.h: 658: extern void RtccReadTimeDate(rtccTimeDate* pTD) ;
[; ;rtcc.h: 660: extern void RtccSetAlarmRpt(rtccRepeat rpt, BOOL dsblAlrm) ;
[; ;rtcc.h: 662: extern void RtccSetAlarmRptCount(unsigned char rptCnt, BOOL dsblAlrm) ;
[; ;rtcc.h: 664: extern void RtccSetCalibration(int drift) ;
[; ;rtcc.h: 666: extern void RtccSetChimeEnable(BOOL enable, BOOL dsblAlrm) ;
[; ;rtcc.h: 668: extern BOOL RtccWriteAlrmDate(const rtccDate* pDt) ;
[; ;rtcc.h: 670: extern BOOL RtccWriteAlrmTime(const rtccTime* pTm) ;
[; ;rtcc.h: 672: extern BOOL RtccWriteAlrmTimeDate(const rtccTimeDate* pTD) ;
[; ;rtcc.h: 674: extern BOOL RtccWriteDate(const rtccDate* pDt , BOOL di);
[; ;rtcc.h: 676: extern BOOL RtccWriteTime(const rtccTime* pTm , BOOL di) ;
[; ;rtcc.h: 678: extern BOOL RtccWriteTimeDate(const rtccTimeDate* pTD , BOOL di) ;
[; ;rtcc.h: 680: extern void RtccWrOn(void);
[; ;rtcc.h: 687: void Open_RTCC(void);
[; ;rtcc.h: 688: void Close_RTCC(void);
[; ;rtcc.h: 689: unsigned char update_RTCC(void);
[; ;sw_i2c.h: 97: void SWStopI2C ( void );
[; ;sw_i2c.h: 98: void SWStartI2C ( void );
[; ;sw_i2c.h: 99: void SWRestartI2C ( void );
[; ;sw_i2c.h: 100: void SWStopI2C ( void );
[; ;sw_i2c.h: 102: signed char SWAckI2C( void );
[; ;sw_i2c.h: 103: signed char Clock_test( void );
[; ;sw_i2c.h: 104: signed int SWReadI2C( void );
[; ;sw_i2c.h: 105: signed char SWWriteI2C(  unsigned char data_out );
[; ;sw_i2c.h: 106: signed char SWGetsI2C(  unsigned char *rdptr,  unsigned char length );
[; ;sw_i2c.h: 107: signed char SWPutsI2C(  unsigned char *wrptr );
[; ;sw_spi.h: 84: void OpenSWSPI(void);
[; ;sw_spi.h: 87: char WriteSWSPI( char output);
[; ;sw_spi.h: 90: void SetCSSWSPI(void);
[; ;sw_spi.h: 93: void ClearCSSWSPI(void);
[; ;sw_uart.h: 47: void OpenUART(void);
[; ;sw_uart.h: 49: unsigned char ReadUART(void);
[; ;sw_uart.h: 51: void WriteUART( unsigned char);
[; ;sw_uart.h: 53: void getsUART( char *, unsigned char);
[; ;sw_uart.h: 55: void putsUART( char *);
[; ;sw_uart.h: 79: extern void DelayRXBitUART (void);
[; ;sw_uart.h: 80: extern void DelayRXHalfBitUART(void);
[; ;sw_uart.h: 81: extern void DelayTXBitUART (void);
[; ;timers.h: 36: union Timers
[; ;timers.h: 37: {
[; ;timers.h: 38: unsigned int lt;
[; ;timers.h: 39: char bt[2];
[; ;timers.h: 40: };
[; ;timers.h: 118: void OpenTimer0 ( unsigned char config);
[; ;timers.h: 119: void CloseTimer0 (void);
[; ;timers.h: 120: unsigned int ReadTimer0 (void);
[; ;timers.h: 121: void WriteTimer0 ( unsigned int timer0);
[; ;timers.h: 185: void OpenTimer1 ( unsigned char config, unsigned char config1);
[; ;timers.h: 186: void CloseTimer1 (void);
[; ;timers.h: 187: unsigned int ReadTimer1 (void);
[; ;timers.h: 188: void WriteTimer1 ( unsigned int timer1);
[; ;timers.h: 325: void OpenTimer2 ( unsigned char config);
[; ;timers.h: 326: void CloseTimer2 (void);
[; ;timers.h: 452: void OpenTimer3 ( unsigned char config, unsigned char config1);
[; ;timers.h: 453: void CloseTimer3 (void);
[; ;timers.h: 454: unsigned int ReadTimer3 (void);
[; ;timers.h: 455: void WriteTimer3 ( unsigned int timer3);
[; ;timers.h: 541: void OpenTimer4 ( unsigned char config);
[; ;timers.h: 542: void CloseTimer4 (void);
[; ;timers.h: 657: void OpenTimer5 ( unsigned char config, unsigned char config1);
[; ;timers.h: 658: void CloseTimer5 (void);
[; ;timers.h: 659: unsigned int ReadTimer5 (void);
[; ;timers.h: 660: void WriteTimer5 ( unsigned int Timer5);
[; ;timers.h: 746: void OpenTimer6 ( unsigned char config);
[; ;timers.h: 747: void CloseTimer6 (void);
[; ;timers.h: 892: void OpenTimer8 ( unsigned char config);
[; ;timers.h: 893: void CloseTimer8 (void);
[; ;usart.h: 200: union USART1
[; ;usart.h: 201: {
[; ;usart.h: 202: unsigned char val;
[; ;usart.h: 203: struct
[; ;usart.h: 204: {
[; ;usart.h: 205: unsigned RX_NINE:1;
[; ;usart.h: 206: unsigned TX_NINE:1;
[; ;usart.h: 207: unsigned FRAME_ERROR:1;
[; ;usart.h: 208: unsigned OVERRUN_ERROR:1;
[; ;usart.h: 209: unsigned fill:4;
[; ;usart.h: 210: };
[; ;usart.h: 211: };
[; ;usart.h: 212: extern union USART1 USART1_Status;
[; ;usart.h: 214: void Open1USART ( unsigned char config, unsigned int spbrg);
[; ;usart.h: 244: char Read1USART (void);
[; ;usart.h: 245: void Write1USART ( char data);
[; ;usart.h: 246: void gets1USART ( char *buffer, unsigned char len);
[; ;usart.h: 247: void puts1USART ( char *data);
[; ;usart.h: 248: void putrs1USART ( const  char *data);
[; ;usart.h: 305: union USART2
[; ;usart.h: 306: {
[; ;usart.h: 307: unsigned char val;
[; ;usart.h: 308: struct
[; ;usart.h: 309: {
[; ;usart.h: 310: unsigned RX_NINE:1;
[; ;usart.h: 311: unsigned TX_NINE:1;
[; ;usart.h: 312: unsigned FRAME_ERROR:1;
[; ;usart.h: 313: unsigned OVERRUN_ERROR:1;
[; ;usart.h: 314: unsigned fill:4;
[; ;usart.h: 315: };
[; ;usart.h: 316: };
[; ;usart.h: 317: extern union USART2 USART2_Status;
[; ;usart.h: 318: void Open2USART ( unsigned char config, unsigned int spbrg);
[; ;usart.h: 333: char Read2USART (void);
[; ;usart.h: 334: void Write2USART ( char data);
[; ;usart.h: 335: void gets2USART ( char *buffer, unsigned char len);
[; ;usart.h: 336: void puts2USART ( char *data);
[; ;usart.h: 337: void putrs2USART ( const  char *data);
[; ;usart.h: 660: void baud1USART ( unsigned char baudconfig);
[; ;usart.h: 665: void baud2USART ( unsigned char baudconfig);
[; ;xlcd.h: 87: void OpenXLCD( unsigned char);
[; ;xlcd.h: 92: void SetCGRamAddr( unsigned char);
[; ;xlcd.h: 97: void SetDDRamAddr( unsigned char);
[; ;xlcd.h: 102: unsigned char BusyXLCD(void);
[; ;xlcd.h: 107: unsigned char ReadAddrXLCD(void);
[; ;xlcd.h: 112: char ReadDataXLCD(void);
[; ;xlcd.h: 117: void WriteCmdXLCD( unsigned char);
[; ;xlcd.h: 122: void WriteDataXLCD( char);
[; ;xlcd.h: 132: void putsXLCD( char *);
[; ;xlcd.h: 137: void putrsXLCD(const char *);
[; ;xlcd.h: 140: extern void DelayFor18TCY(void);
[; ;xlcd.h: 141: extern void DelayPORXLCD(void);
[; ;xlcd.h: 142: extern void DelayXLCD(void);
[; ;delays.h: 13: void Delay1TCYx(unsigned char);
[; ;delays.h: 19: void Delay10TCYx(unsigned char);
[; ;delays.h: 25: void Delay100TCYx(unsigned char);
[; ;delays.h: 31: void Delay1KTCYx(unsigned char);
[; ;delays.h: 37: void Delay10KTCYx(unsigned char);
[; ;pic18.h: 18: __attribute__((__unsupported__("The flash_write routine is no longer supported. Please use the peripheral library functions: WriteBytesFlash, WriteBlockFlash or WriteWordFlash"))) void flash_write(const unsigned char *, unsigned int, __far unsigned c
[; ;pic18.h: 42: extern void __nop(void);
[; ;pic18.h: 147: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 149: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 151: extern __nonreentrant void _delay3(unsigned char);
[; ;stdint.h: 13: typedef signed char int8_t;
[; ;stdint.h: 20: typedef signed int int16_t;
[; ;stdint.h: 28: typedef signed short long int int24_t;
[; ;stdint.h: 36: typedef signed long int int32_t;
[; ;stdint.h: 43: typedef unsigned char uint8_t;
[; ;stdint.h: 49: typedef unsigned int uint16_t;
[; ;stdint.h: 56: typedef unsigned short long int uint24_t;
[; ;stdint.h: 63: typedef unsigned long int uint32_t;
[; ;stdint.h: 71: typedef signed char int_least8_t;
[; ;stdint.h: 78: typedef signed int int_least16_t;
[; ;stdint.h: 90: typedef signed short long int int_least24_t;
[; ;stdint.h: 98: typedef signed long int int_least32_t;
[; ;stdint.h: 105: typedef unsigned char uint_least8_t;
[; ;stdint.h: 111: typedef unsigned int uint_least16_t;
[; ;stdint.h: 121: typedef unsigned short long int uint_least24_t;
[; ;stdint.h: 128: typedef unsigned long int uint_least32_t;
[; ;stdint.h: 137: typedef signed char int_fast8_t;
[; ;stdint.h: 144: typedef signed int int_fast16_t;
[; ;stdint.h: 156: typedef signed short long int int_fast24_t;
[; ;stdint.h: 164: typedef signed long int int_fast32_t;
[; ;stdint.h: 171: typedef unsigned char uint_fast8_t;
[; ;stdint.h: 177: typedef unsigned int uint_fast16_t;
[; ;stdint.h: 187: typedef unsigned short long int uint_fast24_t;
[; ;stdint.h: 194: typedef unsigned long int uint_fast32_t;
[; ;stdint.h: 200: typedef int32_t intmax_t;
[; ;stdint.h: 205: typedef uint32_t uintmax_t;
[; ;stdint.h: 210: typedef int16_t intptr_t;
[; ;stdint.h: 215: typedef uint16_t uintptr_t;
"10 PIC18F27J53-RTCC01.c
[p x WDTEN=OFF ]
[p x PLLDIV=2 ]
[p x CFGPLLEN=ON ]
[p x STVREN=OFF ]
[p x XINST=OFF ]
"12
[p x CPUDIV=OSC1 ]
[p x CP0=OFF ]
"14
[p x OSC=INTOSCPLL ]
[p x SOSCSEL=LOW ]
[p x CLKOEC=OFF ]
[p x FCMEN=OFF ]
[p x IESO=OFF ]
"16
[p x WDTPS=1024 ]
"18
[p x DSWDTOSC=T1OSCREF ]
[p x RTCOSC=T1OSCREF ]
[p x DSBOREN=OFF ]
[p x DSWDTEN=OFF ]
[p x DSWDTPS=G2 ]
"20
[p x IOL1WAY=OFF ]
[p x ADCSEL=BIT12 ]
[p x MSSP7B_EN=MSK7 ]
"22
[p x WPFP=PAGE_127 ]
[p x WPCFG=OFF ]
"24
[p x WPDIS=OFF ]
[p x WPEND=PAGE_WPFP ]
[p x LS48MHZ=SYS48X8 ]
"29
[v _cursor_up `uc ~T0 @X0 -> 0 `x e ]
[i _cursor_up
:U ..
-> -> 27 `i `uc
-> -> 91 `i `uc
-> -> 65 `i `uc
-> -> 0 `i `uc
..
]
[; ;PIC18F27J53-RTCC01.c: 29: uint8_t cursor_up[] = {0x1B, 0x5B, 0x41, 0x00};
"30
[v _cursor_down `uc ~T0 @X0 -> 0 `x e ]
[i _cursor_down
:U ..
-> -> 27 `i `uc
-> -> 91 `i `uc
-> -> 66 `i `uc
-> -> 0 `i `uc
..
]
[; ;PIC18F27J53-RTCC01.c: 30: uint8_t cursor_down[] = {0x1B, 0x5B, 0x42, 0x00};
"31
[v _cursor_right `uc ~T0 @X0 -> 0 `x e ]
[i _cursor_right
:U ..
-> -> 27 `i `uc
-> -> 91 `i `uc
-> -> 67 `i `uc
-> -> 0 `i `uc
..
]
[; ;PIC18F27J53-RTCC01.c: 31: uint8_t cursor_right[] = {0x1B, 0x5B, 0x43, 0x00};
"32
[v _cursor_left `uc ~T0 @X0 -> 0 `x e ]
[i _cursor_left
:U ..
-> -> 27 `i `uc
-> -> 91 `i `uc
-> -> 68 `i `uc
-> -> 0 `i `uc
..
]
[; ;PIC18F27J53-RTCC01.c: 32: uint8_t cursor_left[] = {0x1B, 0x5B, 0x44, 0x00};
"16 ../My_header\My_header.h
[v _timer0_init `(v ~T0 @X0 1 ef1`uc ]
{
[; ;My_header\My_header.h: 16: void timer0_init(uint8_t prescaler) {
[e :U _timer0_init ]
[v _prescaler `uc ~T0 @X0 1 r1 ]
[f ]
[; ;My_header\My_header.h: 17: T0CONbits.TMR0ON = 1;
"17
[e = . . _T0CONbits 0 5 -> -> 1 `i `uc ]
[; ;My_header\My_header.h: 18: T0CONbits.T08BIT = 1;
"18
[e = . . _T0CONbits 0 4 -> -> 1 `i `uc ]
[; ;My_header\My_header.h: 19: T0CONbits.T0CS = 0;
"19
[e = . . _T0CONbits 0 3 -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 20: if (prescaler == 0) {
"20
[e $ ! == -> _prescaler `i -> 0 `i 1269  ]
{
[; ;My_header\My_header.h: 21: T0CONbits.PSA = 1;
"21
[e = . . _T0CONbits 0 1 -> -> 1 `i `uc ]
"22
}
[; ;My_header\My_header.h: 22: } else {
[e $U 1270  ]
[e :U 1269 ]
{
[; ;My_header\My_header.h: 23: T0CONbits.PSA = 0;
"23
[e = . . _T0CONbits 0 1 -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 24: T0CONbits.T0PS = prescaler - 1;
"24
[e = . . _T0CONbits 0 0 -> - -> _prescaler `i -> 1 `i `uc ]
"25
}
[e :U 1270 ]
[; ;My_header\My_header.h: 25: }
[; ;My_header\My_header.h: 26: INTCONbits.T0IE = 1;
"26
[e = . . _INTCONbits 1 5 -> -> 1 `i `uc ]
[; ;My_header\My_header.h: 27: INTCONbits.TMR0IF = 0;
"27
[e = . . _INTCONbits 0 2 -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 28: INTCON2bits.TMR0IP = 0;
"28
[e = . . _INTCON2bits 1 2 -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 29: INTCONbits.PEIE = 1;
"29
[e = . . _INTCONbits 1 6 -> -> 1 `i `uc ]
[; ;My_header\My_header.h: 30: }
"30
[e :UE 1268 ]
}
"55
[v _timer1_init `(v ~T0 @X0 1 ef2`uc`uc ]
{
[; ;My_header\My_header.h: 55: void timer1_init(uint8_t prescaler, uint8_t clock_select) {
[e :U _timer1_init ]
[v _prescaler `uc ~T0 @X0 1 r1 ]
[v _clock_select `uc ~T0 @X0 1 r2 ]
[f ]
[; ;My_header\My_header.h: 56: T1CONbits.TMR1CS = clock_select;
"56
[e = . . _T1CONbits 1 5 _clock_select ]
[; ;My_header\My_header.h: 57: if (clock_select == 2) T1CONbits.T1OSCEN = 1;
"57
[e $ ! == -> _clock_select `i -> 2 `i 1272  ]
[e = . . _T1CONbits 1 3 -> -> 1 `i `uc ]
[e $U 1273  ]
"58
[e :U 1272 ]
[; ;My_header\My_header.h: 58: else T1CONbits.T1OSCEN = 0;
[e = . . _T1CONbits 1 3 -> -> 0 `i `uc ]
[e :U 1273 ]
[; ;My_header\My_header.h: 59: T1CONbits.T1CKPS = prescaler;
"59
[e = . . _T1CONbits 1 4 _prescaler ]
[; ;My_header\My_header.h: 60: T1CONbits.nT1SYNC = 1;
"60
[e = . . _T1CONbits 1 2 -> -> 1 `i `uc ]
[; ;My_header\My_header.h: 61: T1CONbits.RD16 = 0;
"61
[e = . . _T1CONbits 1 1 -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 62: T1CONbits.TMR1ON = 1;
"62
[e = . . _T1CONbits 1 0 -> -> 1 `i `uc ]
[; ;My_header\My_header.h: 63: IPR1bits.TMR1IP = 0;
"63
[e = . . _IPR1bits 0 0 -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 64: PIR1bits.TMR1IF = 0;
"64
[e = . . _PIR1bits 0 0 -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 65: PIE1bits.TMR1IE = 1;
"65
[e = . . _PIE1bits 0 0 -> -> 1 `i `uc ]
[; ;My_header\My_header.h: 66: INTCONbits.PEIE = 1;
"66
[e = . . _INTCONbits 1 6 -> -> 1 `i `uc ]
[; ;My_header\My_header.h: 67: }
"67
[e :UE 1271 ]
}
"86
[v _timer3_init `(v ~T0 @X0 1 ef1`uc ]
{
[; ;My_header\My_header.h: 86: void timer3_init(uint8_t prescaler) {
[e :U _timer3_init ]
[v _prescaler `uc ~T0 @X0 1 r1 ]
[f ]
[; ;My_header\My_header.h: 87: T3CONbits.TMR3CS = 0;
"87
[e = . . _T3CONbits 1 5 -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 88: T3CONbits.T3OSCEN = 0;
"88
[e = . . _T3CONbits 1 3 -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 89: T3CONbits.T3CKPS = prescaler;
"89
[e = . . _T3CONbits 1 4 _prescaler ]
[; ;My_header\My_header.h: 90: T3CONbits.RD163 = 0;
"90
[e = . . _T3CONbits 3 1 -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 91: T3CONbits.TMR3ON = 1;
"91
[e = . . _T3CONbits 1 0 -> -> 1 `i `uc ]
[; ;My_header\My_header.h: 92: IPR2bits.TMR3IP = 0;
"92
[e = . . _IPR2bits 0 1 -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 93: PIR2bits.TMR3IF = 0;
"93
[e = . . _PIR2bits 0 1 -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 94: PIE2bits.TMR3IE = 1;
"94
[e = . . _PIE2bits 0 1 -> -> 1 `i `uc ]
[; ;My_header\My_header.h: 95: INTCONbits.PEIE = 1;
"95
[e = . . _INTCONbits 1 6 -> -> 1 `i `uc ]
[; ;My_header\My_header.h: 96: }
"96
[e :UE 1274 ]
}
"101
[v _timer5_init `(v ~T0 @X0 1 ef1`uc ]
{
[; ;My_header\My_header.h: 101: void timer5_init(uint8_t prescaler) {
[e :U _timer5_init ]
[v _prescaler `uc ~T0 @X0 1 r1 ]
[f ]
[; ;My_header\My_header.h: 102: T5CONbits.TMR5CS = 0;
"102
[e = . . _T5CONbits 1 5 -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 103: T5CONbits.T5OSCEN = 0;
"103
[e = . . _T5CONbits 1 3 -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 104: T5CONbits.T5CKPS = prescaler;
"104
[e = . . _T5CONbits 1 4 _prescaler ]
[; ;My_header\My_header.h: 105: T5CONbits.RD165 = 0;
"105
[e = . . _T5CONbits 3 1 -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 106: T5CONbits.TMR5ON = 1;
"106
[e = . . _T5CONbits 1 0 -> -> 1 `i `uc ]
[; ;My_header\My_header.h: 107: IPR5bits.TMR5IP = 0;
"107
[e = . . _IPR5bits 0 2 -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 108: PIR5bits.TMR5IF = 0;
"108
[e = . . _PIR5bits 0 2 -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 109: PIE5bits.TMR5IE = 1;
"109
[e = . . _PIE5bits 0 2 -> -> 1 `i `uc ]
[; ;My_header\My_header.h: 110: INTCONbits.PEIE = 1;
"110
[e = . . _INTCONbits 1 6 -> -> 1 `i `uc ]
[; ;My_header\My_header.h: 111: }
"111
[e :UE 1275 ]
}
"135
[v _OSC_init `(v ~T0 @X0 1 ef ]
{
[; ;My_header\My_header.h: 135: void OSC_init(void) {
[e :U _OSC_init ]
[f ]
[; ;My_header\My_header.h: 136: OSCCONbits.IRCF = 7;
"136
[e = . . _OSCCONbits 0 3 -> -> 7 `i `uc ]
[; ;My_header\My_header.h: 137: OSCTUNEbits.PLLEN = 1;
"137
[e = . . _OSCTUNEbits 0 1 -> -> 1 `i `uc ]
[; ;My_header\My_header.h: 138: OSCCONbits.SCS = 0;
"138
[e = . . _OSCCONbits 0 0 -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 139: }
"139
[e :UE 1276 ]
}
"148
[v _ADC_init `(v ~T0 @X0 1 ef1`uc ]
{
[; ;My_header\My_header.h: 148: void ADC_init(uint8_t p_ref) {
[e :U _ADC_init ]
[v _p_ref `uc ~T0 @X0 1 r1 ]
[f ]
[; ;My_header\My_header.h: 149: ADCON0bits.VCFG1 = 0;
"149
[e = . . _ADCON0bits 2 7 -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 150: ADCON0bits.VCFG0 = p_ref;
"150
[e = . . _ADCON0bits 2 6 _p_ref ]
[; ;My_header\My_header.h: 152: ADCON1bits.ADFM = 1;
"152
[e = . . _ADCON1bits 0 3 -> -> 1 `i `uc ]
[; ;My_header\My_header.h: 153: ADCON1bits.ADCAL = 0;
"153
[e = . . _ADCON1bits 0 2 -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 154: ADCON1bits.ADCS = 2;
"154
[e = . . _ADCON1bits 0 0 -> -> 2 `i `uc ]
[; ;My_header\My_header.h: 155: }
"155
[e :UE 1277 ]
}
"169
[v _ADC `(ui ~T0 @X0 1 ef1`uc ]
{
[; ;My_header\My_header.h: 169: uint16_t ADC(uint8_t ch) {
[e :U _ADC ]
[v _ch `uc ~T0 @X0 1 r1 ]
[f ]
[; ;My_header\My_header.h: 170: ADCON0bits.CHS = ch;
"170
[e = . . _ADCON0bits 1 2 _ch ]
[; ;My_header\My_header.h: 171: ADCON0bits.ADON = 1;
"171
[e = . . _ADCON0bits 1 0 -> -> 1 `i `uc ]
[; ;My_header\My_header.h: 173: ADCON0bits.GO_nDONE = 1;
"173
[e = . . _ADCON0bits 1 1 -> -> 1 `i `uc ]
[; ;My_header\My_header.h: 174: while (ADCON0bits.GO_nDONE);
"174
[e $U 1279  ]
[e :U 1280 ]
[e :U 1279 ]
[e $ != -> . . _ADCON0bits 1 1 `i -> -> -> 0 `i `Vuc `i 1280  ]
[e :U 1281 ]
[; ;My_header\My_header.h: 175: return ADRES;
"175
[e ) -> _ADRES `ui ]
[e $UE 1278  ]
[; ;My_header\My_header.h: 176: }
"176
[e :UE 1278 ]
}
[; ;My_header\My_ringbuf.h: 15: typedef struct ringbuf {
[; ;My_header\My_ringbuf.h: 16: char *buf;
[; ;My_header\My_ringbuf.h: 17: uint8_t size;
[; ;My_header\My_ringbuf.h: 18: uint8_t head;
[; ;My_header\My_ringbuf.h: 19: uint8_t tail;
[; ;My_header\My_ringbuf.h: 20: } ringbuf_t;
"22 ../My_header\My_ringbuf.h
[v _ringbuf_init `(v ~T0 @X0 1 ef3`*S1282`*uc`uc ]
{
[; ;My_header\My_ringbuf.h: 22: void ringbuf_init(ringbuf_t *rb, char *internal_buf, uint8_t bufsize) {
[e :U _ringbuf_init ]
[v _rb `*S1282 ~T0 @X0 1 r1 ]
[v _internal_buf `*uc ~T0 @X0 1 r2 ]
[v _bufsize `uc ~T0 @X0 1 r3 ]
[f ]
[; ;My_header\My_ringbuf.h: 23: rb->buf = internal_buf;
"23
[e = . *U _rb 0 _internal_buf ]
[; ;My_header\My_ringbuf.h: 24: rb->size = bufsize;
"24
[e = . *U _rb 1 _bufsize ]
[; ;My_header\My_ringbuf.h: 25: rb->head = 0;
"25
[e = . *U _rb 2 -> -> 0 `i `uc ]
[; ;My_header\My_ringbuf.h: 26: rb->tail = 0;
"26
[e = . *U _rb 3 -> -> 0 `i `uc ]
[; ;My_header\My_ringbuf.h: 27: }
"27
[e :UE 1283 ]
}
"29
[v _ringbuf_num `(uc ~T0 @X0 1 ef1`*S1282 ]
{
[; ;My_header\My_ringbuf.h: 29: uint8_t ringbuf_num(ringbuf_t *rb) {
[e :U _ringbuf_num ]
[v _rb `*S1282 ~T0 @X0 1 r1 ]
[f ]
[; ;My_header\My_ringbuf.h: 30: if (rb->head >= rb->tail) {
"30
[e $ ! >= -> . *U _rb 2 `i -> . *U _rb 3 `i 1285  ]
{
[; ;My_header\My_ringbuf.h: 31: return (rb->head - rb->tail);
"31
[e ) -> - -> . *U _rb 2 `i -> . *U _rb 3 `i `uc ]
[e $UE 1284  ]
"32
}
[; ;My_header\My_ringbuf.h: 32: } else {
[e $U 1286  ]
[e :U 1285 ]
{
[; ;My_header\My_ringbuf.h: 33: return (rb->size + rb->head - rb->tail);
"33
[e ) -> - + -> . *U _rb 1 `i -> . *U _rb 2 `i -> . *U _rb 3 `i `uc ]
[e $UE 1284  ]
"34
}
[e :U 1286 ]
[; ;My_header\My_ringbuf.h: 34: }
[; ;My_header\My_ringbuf.h: 35: }
"35
[e :UE 1284 ]
}
"37
[v _ringbuf_push `(v ~T0 @X0 1 ef2`*S1282`uc ]
{
[; ;My_header\My_ringbuf.h: 37: void ringbuf_push(ringbuf_t *rb, char asciicode) {
[e :U _ringbuf_push ]
[v _rb `*S1282 ~T0 @X0 1 r1 ]
[v _asciicode `uc ~T0 @X0 1 r2 ]
[f ]
[; ;My_header\My_ringbuf.h: 38: if (ringbuf_num(rb) < rb->size) {
"38
[e $ ! < -> ( _ringbuf_num (1 _rb `i -> . *U _rb 1 `i 1288  ]
{
[; ;My_header\My_ringbuf.h: 39: rb->buf[rb->head] = asciicode;
"39
[e = *U + . *U _rb 0 * -> . *U _rb 2 `ux -> -> # *U . *U _rb 0 `ui `ux _asciicode ]
[; ;My_header\My_ringbuf.h: 40: if (rb->head + 1 < rb->size) rb->head++;
"40
[e $ ! < + -> . *U _rb 2 `i -> 1 `i -> . *U _rb 1 `i 1289  ]
[e ++ . *U _rb 2 -> -> 1 `i `uc ]
[e $U 1290  ]
"41
[e :U 1289 ]
[; ;My_header\My_ringbuf.h: 41: else rb->head = 0;
[e = . *U _rb 2 -> -> 0 `i `uc ]
[e :U 1290 ]
"42
}
[e :U 1288 ]
[; ;My_header\My_ringbuf.h: 42: }
[; ;My_header\My_ringbuf.h: 43: }
"43
[e :UE 1287 ]
}
"45
[v _ringbuf_pop `(uc ~T0 @X0 1 ef1`*S1282 ]
{
[; ;My_header\My_ringbuf.h: 45: char ringbuf_pop(ringbuf_t *rb) {
[e :U _ringbuf_pop ]
[v _rb `*S1282 ~T0 @X0 1 r1 ]
[f ]
[; ;My_header\My_ringbuf.h: 46: if (ringbuf_num(rb)) {
"46
[e $ ! != -> ( _ringbuf_num (1 _rb `i -> -> -> 0 `i `uc `i 1292  ]
{
"47
[v _ret `uc ~T0 @X0 1 a ]
[; ;My_header\My_ringbuf.h: 47: uint8_t ret = rb->buf[rb->tail];
[e = _ret *U + . *U _rb 0 * -> . *U _rb 3 `ux -> -> # *U . *U _rb 0 `ui `ux ]
[; ;My_header\My_ringbuf.h: 48: rb->tail++;
"48
[e ++ . *U _rb 3 -> -> 1 `i `uc ]
[; ;My_header\My_ringbuf.h: 49: if (rb->tail >= rb->size) {
"49
[e $ ! >= -> . *U _rb 3 `i -> . *U _rb 1 `i 1293  ]
{
[; ;My_header\My_ringbuf.h: 50: rb->tail = 0;
"50
[e = . *U _rb 3 -> -> 0 `i `uc ]
"51
}
[e :U 1293 ]
[; ;My_header\My_ringbuf.h: 51: }
[; ;My_header\My_ringbuf.h: 52: return ret;
"52
[e ) _ret ]
[e $UE 1291  ]
"53
}
[; ;My_header\My_ringbuf.h: 53: } else {
[e $U 1294  ]
[e :U 1292 ]
{
[; ;My_header\My_ringbuf.h: 54: return 0;
"54
[e ) -> -> 0 `i `uc ]
[e $UE 1291  ]
"55
}
[e :U 1294 ]
[; ;My_header\My_ringbuf.h: 55: }
[; ;My_header\My_ringbuf.h: 56: }
"56
[e :UE 1291 ]
}
"58
[v _ringbuf_backspace `(v ~T0 @X0 1 ef1`*S1282 ]
{
[; ;My_header\My_ringbuf.h: 58: void ringbuf_backspace(ringbuf_t *rb) {
[e :U _ringbuf_backspace ]
[v _rb `*S1282 ~T0 @X0 1 r1 ]
[f ]
[; ;My_header\My_ringbuf.h: 59: if (ringbuf_num(rb)) {
"59
[e $ ! != -> ( _ringbuf_num (1 _rb `i -> -> -> 0 `i `uc `i 1296  ]
{
[; ;My_header\My_ringbuf.h: 60: if (rb->head) rb->head--;
"60
[e $ ! != -> . *U _rb 2 `i -> -> -> 0 `i `uc `i 1297  ]
[e -- . *U _rb 2 -> -> 1 `i `uc ]
[e $U 1298  ]
"61
[e :U 1297 ]
[; ;My_header\My_ringbuf.h: 61: else rb->head = rb->size - 1;
[e = . *U _rb 2 -> - -> . *U _rb 1 `i -> 1 `i `uc ]
[e :U 1298 ]
"62
}
[e :U 1296 ]
[; ;My_header\My_ringbuf.h: 62: }
[; ;My_header\My_ringbuf.h: 63: }
"63
[e :UE 1295 ]
}
"65
[v _ringbuf_delete `(v ~T0 @X0 1 ef1`*S1282 ]
{
[; ;My_header\My_ringbuf.h: 65: void ringbuf_delete(ringbuf_t *rb) {
[e :U _ringbuf_delete ]
[v _rb `*S1282 ~T0 @X0 1 r1 ]
[f ]
[; ;My_header\My_ringbuf.h: 66: rb->head = rb->tail;
"66
[e = . *U _rb 2 . *U _rb 3 ]
[; ;My_header\My_ringbuf.h: 67: }
"67
[e :UE 1299 ]
}
"185 ../My_header\My_header.h
[v _tx_buf `S1282 ~T0 @X0 1 e ]
[; ;My_header\My_header.h: 185: ringbuf_t tx_buf;
"189
[v _UART_init `(v ~T0 @X0 1 ef ]
{
[; ;My_header\My_header.h: 189: void UART_init(void) {
[e :U _UART_init ]
[f ]
[; ;My_header\My_header.h: 190: TXSTA1bits.TX9 = 0;
"190
[e = . . _TXSTA1bits 0 6 -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 191: TXSTA1bits.TXEN = 1;
"191
[e = . . _TXSTA1bits 0 5 -> -> 1 `i `uc ]
[; ;My_header\My_header.h: 192: TXSTA1bits.SYNC = 0;
"192
[e = . . _TXSTA1bits 0 4 -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 193: TXSTA1bits.BRGH = 0;
"193
[e = . . _TXSTA1bits 0 2 -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 194: RCSTA1bits.SPEN = 1;
"194
[e = . . _RCSTA1bits 0 7 -> -> 1 `i `uc ]
[; ;My_header\My_header.h: 195: RCSTA1bits.RX9 = 0;
"195
[e = . . _RCSTA1bits 0 6 -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 196: RCSTA1bits.CREN = 1;
"196
[e = . . _RCSTA1bits 0 4 -> -> 1 `i `uc ]
[; ;My_header\My_header.h: 197: BAUDCON1bits.BRG16 = 0;
"197
[e = . . _BAUDCON1bits 0 3 -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 198: SPBRG1 = 48000000 / 64 / 9600 - 1;
"198
[e = _SPBRG1 -> - / / -> 48000000 `l -> -> 64 `i `l -> -> 9600 `i `l -> -> 1 `i `l `uc ]
[; ;My_header\My_header.h: 199: SPBRGH1 = 0;
"199
[e = _SPBRGH1 -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 200: IPR1bits.RC1IP = 0;
"200
[e = . . _IPR1bits 0 5 -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 201: PIE1bits.RC1IE = 1;
"201
[e = . . _PIE1bits 0 5 -> -> 1 `i `uc ]
[; ;My_header\My_header.h: 202: INTCONbits.PEIE = 1;
"202
[e = . . _INTCONbits 1 6 -> -> 1 `i `uc ]
[; ;My_header\My_header.h: 203: }
"203
[e :UE 1300 ]
}
"223
[v _interrupt_TXIF `(v ~T0 @X0 1 ef ]
{
[; ;My_header\My_header.h: 223: void interrupt_TXIF(void) {
[e :U _interrupt_TXIF ]
[f ]
[; ;My_header\My_header.h: 224: if (PIE1bits.TX1IE && PIR1bits.TX1IF) {
"224
[e $ ! && != -> . . _PIE1bits 0 4 `i -> -> -> 0 `i `Vuc `i != -> . . _PIR1bits 0 4 `i -> -> -> 0 `i `Vuc `i 1302  ]
{
[; ;My_header\My_header.h: 225: PIR1bits.TX1IF = 0;
"225
[e = . . _PIR1bits 0 4 -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 226: if (ringbuf_num(&tx_buf) > 0) {
"226
[e $ ! > -> ( _ringbuf_num (1 &U _tx_buf `i -> 0 `i 1303  ]
{
[; ;My_header\My_header.h: 227: TXREG1 = ringbuf_pop(&tx_buf);
"227
[e = _TXREG1 ( _ringbuf_pop (1 &U _tx_buf ]
"228
}
[; ;My_header\My_header.h: 228: } else {
[e $U 1304  ]
[e :U 1303 ]
{
[; ;My_header\My_header.h: 229: PIE1bits.TX1IE = 0;
"229
[e = . . _PIE1bits 0 4 -> -> 0 `i `uc ]
"230
}
[e :U 1304 ]
"231
}
[e :U 1302 ]
[; ;My_header\My_header.h: 230: }
[; ;My_header\My_header.h: 231: }
[; ;My_header\My_header.h: 232: }
"232
[e :UE 1301 ]
}
"234
[v _tx_send `(v ~T0 @X0 1 ef1`Cuc ]
{
[; ;My_header\My_header.h: 234: void tx_send(const uint8_t asciicode) {
[e :U _tx_send ]
[v _asciicode `Cuc ~T0 @X0 1 r1 ]
[f ]
[; ;My_header\My_header.h: 235: ringbuf_push(&tx_buf, asciicode);
"235
[e ( _ringbuf_push (2 , &U _tx_buf _asciicode ]
[; ;My_header\My_header.h: 236: PIE1bits.TX1IE = 1;
"236
[e = . . _PIE1bits 0 4 -> -> 1 `i `uc ]
[; ;My_header\My_header.h: 237: }
"237
[e :UE 1305 ]
}
"239
[v _tx_sends `(v ~T0 @X0 1 ef1`*Cuc ]
{
[; ;My_header\My_header.h: 239: void tx_sends(const uint8_t *asciicode) {
[e :U _tx_sends ]
[v _asciicode `*Cuc ~T0 @X0 1 r1 ]
[f ]
[; ;My_header\My_header.h: 240: while (*asciicode) {
"240
[e $U 1307  ]
[e :U 1308 ]
{
[; ;My_header\My_header.h: 241: ringbuf_push(&tx_buf, *asciicode++);
"241
[e ( _ringbuf_push (2 , &U _tx_buf *U ++ _asciicode * -> -> 1 `i `x -> -> # *U _asciicode `i `x ]
"242
}
[e :U 1307 ]
"240
[e $ != -> *U _asciicode `i -> -> -> 0 `i `Cuc `i 1308  ]
[e :U 1309 ]
[; ;My_header\My_header.h: 242: }
[; ;My_header\My_header.h: 243: PIE1bits.TX1IE = 1;
"243
[e = . . _PIE1bits 0 4 -> -> 1 `i `uc ]
[; ;My_header\My_header.h: 244: }
"244
[e :UE 1306 ]
}
"284
[v _tx_sendn `(v ~T0 @X0 1 ef2`Cui`uc ]
{
[; ;My_header\My_header.h: 284: void tx_sendn(const uint16_t value, uint8_t digits) {
[e :U _tx_sendn ]
[v _value `Cui ~T0 @X0 1 r1 ]
[v _digits `uc ~T0 @X0 1 r2 ]
[f ]
[; ;My_header\My_header.h: 285: while (digits--) {
"285
[e $U 1311  ]
[e :U 1312 ]
{
"286
[v _temp `ui ~T0 @X0 1 a ]
[; ;My_header\My_header.h: 286: uint16_t temp = value;
[e = _temp _value ]
[; ;My_header\My_header.h: 287: for (uint8_t i = 0; i < digits; i++) {
"287
{
[v _i `uc ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `uc ]
[e $U 1317  ]
[e :U 1314 ]
{
[; ;My_header\My_header.h: 288: temp /= 10;
"288
[e =/ _temp -> -> 10 `uc `ui ]
"289
}
"287
[e ++ _i -> -> 1 `i `uc ]
[e :U 1317 ]
[e $ < -> _i `i -> _digits `i 1314  ]
[e :U 1315 ]
"289
}
[; ;My_header\My_header.h: 289: }
[; ;My_header\My_header.h: 290: temp %= 10;
"290
[e =% _temp -> -> 10 `uc `ui ]
[; ;My_header\My_header.h: 291: tx_send('0' + temp);
"291
[e ( _tx_send (1 -> + -> 48 `ui _temp `uc ]
"292
}
[e :U 1311 ]
"285
[e $ != -> -- _digits -> -> 1 `i `uc `i -> -> -> 0 `i `uc `i 1312  ]
[e :U 1313 ]
[; ;My_header\My_header.h: 292: }
[; ;My_header\My_header.h: 293: }
"293
[e :UE 1310 ]
}
"302
[v _CTMU_init `(v ~T0 @X0 1 ef ]
{
[; ;My_header\My_header.h: 302: void CTMU_init(void) {
[e :U _CTMU_init ]
[f ]
[; ;My_header\My_header.h: 303: CTMUCONH = 0x00;
"303
[e = _CTMUCONH -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 304: CTMUCONL = 0x90;
"304
[e = _CTMUCONL -> -> 144 `i `uc ]
[; ;My_header\My_header.h: 305: CTMUICON = 0x01;
"305
[e = _CTMUICON -> -> 1 `i `uc ]
[; ;My_header\My_header.h: 306: ADCON0 = 0xFB;
"306
[e = _ADCON0 -> -> 251 `i `uc ]
[; ;My_header\My_header.h: 307: ADCON1 = 0x1F;
"307
[e = _ADCON1 -> -> 31 `i `uc ]
[; ;My_header\My_header.h: 309: ADCON1bits.ADFM = 1;
"309
[e = . . _ADCON1bits 0 3 -> -> 1 `i `uc ]
[; ;My_header\My_header.h: 310: ADCON1bits.ADCAL = 0;
"310
[e = . . _ADCON1bits 0 2 -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 311: ADCON1bits.ACQT = 1;
"311
[e = . . _ADCON1bits 0 1 -> -> 1 `i `uc ]
[; ;My_header\My_header.h: 312: ADCON1bits.ADCS = 2;
"312
[e = . . _ADCON1bits 0 0 -> -> 2 `i `uc ]
[; ;My_header\My_header.h: 314: ADCON0bits.VCFG0 = 0;
"314
[e = . . _ADCON0bits 2 6 -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 315: ADCON0bits.VCFG1 = 0;
"315
[e = . . _ADCON0bits 2 7 -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 316: ADCON0bits.ADON = 1;
"316
[e = . . _ADCON0bits 1 0 -> -> 1 `i `uc ]
[; ;My_header\My_header.h: 317: }
"317
[e :UE 1318 ]
}
"319
[v _CTMU_read `(ui ~T0 @X0 1 ef1`uc ]
{
[; ;My_header\My_header.h: 319: uint16_t CTMU_read(uint8_t ch) {
[e :U _CTMU_read ]
[v _ch `uc ~T0 @X0 1 r1 ]
[f ]
"320
[v _sum `ul ~T0 @X0 1 a ]
[; ;My_header\My_header.h: 320: uint32_t sum = 0;
[e = _sum -> -> -> 0 `i `l `ul ]
[; ;My_header\My_header.h: 321: for (uint8_t i = 0; i < 10; i++) {
"321
{
[v _i `uc ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 10 `i 1320  ]
[e $U 1321  ]
[e :U 1320 ]
{
[; ;My_header\My_header.h: 322: ADCON0bits.CHS = ch;
"322
[e = . . _ADCON0bits 1 2 _ch ]
[; ;My_header\My_header.h: 323: CTMUCONHbits.CTMUEN = 1;
"323
[e = . . _CTMUCONHbits 0 7 -> -> 1 `i `uc ]
[; ;My_header\My_header.h: 324: CTMUCONLbits.EDG1STAT = 0;
"324
[e = . . _CTMUCONLbits 0 0 -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 325: CTMUCONLbits.EDG2STAT = 0;
"325
[e = . . _CTMUCONLbits 0 1 -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 328: CTMUCONHbits.IDISSEN = 1;
"328
[e = . . _CTMUCONHbits 0 1 -> -> 1 `i `uc ]
[; ;My_header\My_header.h: 329: _delay((unsigned long)((20)*(48000000/4000000.0)));
"329
[e ( __delay (1 -> * -> -> 20 `i `d / -> -> 48000000 `l `d .4000000.0 `ul ]
[; ;My_header\My_header.h: 330: CTMUCONHbits.IDISSEN = 0;
"330
[e = . . _CTMUCONHbits 0 1 -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 332: CTMUCONLbits.EDG1STAT = 1;
"332
[e = . . _CTMUCONLbits 0 0 -> -> 1 `i `uc ]
[; ;My_header\My_header.h: 333: _delay((unsigned long)((5)*(48000000/4000000.0)));
"333
[e ( __delay (1 -> * -> -> 5 `i `d / -> -> 48000000 `l `d .4000000.0 `ul ]
[; ;My_header\My_header.h: 334: CTMUCONLbits.EDG1STAT = 0;
"334
[e = . . _CTMUCONLbits 0 0 -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 336: PIR1bits.ADIF = 0;
"336
[e = . . _PIR1bits 0 6 -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 337: ADCON0bits.GO = 1;
"337
[e = . . _ADCON0bits 4 1 -> -> 1 `i `uc ]
[; ;My_header\My_header.h: 338: while (!PIR1bits.ADIF);
"338
[e $U 1323  ]
[e :U 1324 ]
[e :U 1323 ]
[e $ ! != -> . . _PIR1bits 0 6 `i -> -> -> 0 `i `Vuc `i 1324  ]
[e :U 1325 ]
[; ;My_header\My_header.h: 339: sum += ADRES;
"339
[e =+ _sum -> _ADRES `ul ]
"340
}
"321
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 10 `i 1320  ]
[e :U 1321 ]
"340
}
[; ;My_header\My_header.h: 340: }
[; ;My_header\My_header.h: 341: return sum / 10;
"341
[e ) -> / _sum -> -> -> 10 `i `l `ul `ui ]
[e $UE 1319  ]
[; ;My_header\My_header.h: 342: }
"342
[e :UE 1319 ]
}
"348
[v _Delay_ms `(v ~T0 @X0 1 ef1`ui ]
{
[; ;My_header\My_header.h: 348: void Delay_ms(uint16_t ms) {
[e :U _Delay_ms ]
[v _ms `ui ~T0 @X0 1 r1 ]
[f ]
[; ;My_header\My_header.h: 349: while (ms--)_delay((unsigned long)((1)*(48000000/4000.0)));
"349
[e $U 1327  ]
[e :U 1328 ]
[e ( __delay (1 -> * -> -> 1 `i `d / -> -> 48000000 `l `d .4000.0 `ul ]
[e :U 1327 ]
[e $ != -- _ms -> -> 1 `i `ui -> -> 0 `i `ui 1328  ]
[e :U 1329 ]
[; ;My_header\My_header.h: 350: }
"350
[e :UE 1326 ]
}
[; ;My_header\My_header.h: 352: typedef struct Delay {
[; ;My_header\My_header.h: 353: uint8_t flag;
[; ;My_header\My_header.h: 354: uint16_t cnt;
[; ;My_header\My_header.h: 355: } delay_t;
"357
[v _d1 `S1330 ~T0 @X0 1 e ]
[; ;My_header\My_header.h: 357: delay_t d1;
"359
[v _delay_timer_interrupt `(v ~T0 @X0 1 ef1`*S1330 ]
{
[; ;My_header\My_header.h: 359: void delay_timer_interrupt(delay_t *d) {
[e :U _delay_timer_interrupt ]
[v _d `*S1330 ~T0 @X0 1 r1 ]
[f ]
[; ;My_header\My_header.h: 360: if (d->cnt)d->cnt--;
"360
[e $ ! != . *U _d 1 -> -> 0 `i `ui 1332  ]
[e -- . *U _d 1 -> -> 1 `i `ui ]
[e :U 1332 ]
[; ;My_header\My_header.h: 361: if (d->cnt == 1)d->flag = 1;
"361
[e $ ! == . *U _d 1 -> -> 1 `i `ui 1333  ]
[e = . *U _d 0 -> -> 1 `i `uc ]
[e :U 1333 ]
[; ;My_header\My_header.h: 362: }
"362
[e :UE 1331 ]
}
"364
[v _delay_set `(v ~T0 @X0 1 ef2`*S1330`ui ]
{
[; ;My_header\My_header.h: 364: void delay_set(delay_t *d, uint16_t value) {
[e :U _delay_set ]
[v _d `*S1330 ~T0 @X0 1 r1 ]
[v _value `ui ~T0 @X0 1 r2 ]
[f ]
[; ;My_header\My_header.h: 365: d->cnt = value;
"365
[e = . *U _d 1 _value ]
[; ;My_header\My_header.h: 366: d->flag = 0;
"366
[e = . *U _d 0 -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 367: }
"367
[e :UE 1334 ]
}
"371
[v _utoa `(v ~T0 @X0 1 ef3`*uc`ui`uc ]
{
[; ;My_header\My_header.h: 371: void utoa(uint8_t *str, uint16_t value, uint8_t digits) {
[e :U _utoa ]
[v _str `*uc ~T0 @X0 1 r1 ]
[v _value `ui ~T0 @X0 1 r2 ]
[v _digits `uc ~T0 @X0 1 r3 ]
[f ]
"372
[v _v `ui ~T0 @X0 1 a ]
"373
[v _d `uc ~T0 @X0 1 a ]
[; ;My_header\My_header.h: 372: uint16_t v;
[; ;My_header\My_header.h: 373: uint8_t d;
[; ;My_header\My_header.h: 374: while (digits--) {
"374
[e $U 1336  ]
[e :U 1337 ]
{
[; ;My_header\My_header.h: 375: v = value;
"375
[e = _v _value ]
[; ;My_header\My_header.h: 376: d = digits;
"376
[e = _d _digits ]
[; ;My_header\My_header.h: 377: while (d--) {
"377
[e $U 1339  ]
[e :U 1340 ]
{
[; ;My_header\My_header.h: 378: v /= 10;
"378
[e =/ _v -> -> 10 `uc `ui ]
"379
}
[e :U 1339 ]
"377
[e $ != -> -- _d -> -> 1 `i `uc `i -> -> -> 0 `i `uc `i 1340  ]
[e :U 1341 ]
[; ;My_header\My_header.h: 379: }
[; ;My_header\My_header.h: 380: v %= 10;
"380
[e =% _v -> -> 10 `uc `ui ]
[; ;My_header\My_header.h: 381: *str++ = '0' + v;
"381
[e = *U ++ _str * -> -> 1 `i `x -> -> # *U _str `i `x -> + -> 48 `ui _v `uc ]
"382
}
[e :U 1336 ]
"374
[e $ != -> -- _digits -> -> 1 `i `uc `i -> -> -> 0 `i `uc `i 1337  ]
[e :U 1338 ]
[; ;My_header\My_header.h: 382: }
[; ;My_header\My_header.h: 383: *str = '\0';
"383
[e = *U _str -> -> 0 `ui `uc ]
[; ;My_header\My_header.h: 384: }
"384
[e :UE 1335 ]
}
"386
[v _atoi `(uc ~T0 @X0 1 ef1`*Cuc ]
{
[; ;My_header\My_header.h: 386: uint8_t atoi(const uint8_t *str) {
[e :U _atoi ]
[v _str `*Cuc ~T0 @X0 1 r1 ]
[f ]
"387
[v _ret `uc ~T0 @X0 1 a ]
[; ;My_header\My_header.h: 387: uint8_t ret = 0;
[e = _ret -> -> 0 `i `uc ]
[; ;My_header\My_header.h: 388: while (*str) {
"388
[e $U 1343  ]
[e :U 1344 ]
{
[; ;My_header\My_header.h: 389: if (*str >= '0' && *str <= '9') {
"389
[e $ ! && >= -> *U _str `ui -> 48 `ui <= -> *U _str `ui -> 57 `ui 1346  ]
{
[; ;My_header\My_header.h: 390: ret *= 10;
"390
[e =* _ret -> -> 10 `i `uc ]
[; ;My_header\My_header.h: 391: ret += *str - '0';
"391
[e =+ _ret -> - -> *U _str `ui -> 48 `ui `uc ]
"392
}
[e :U 1346 ]
[; ;My_header\My_header.h: 392: }
[; ;My_header\My_header.h: 393: str++;
"393
[e ++ _str * -> -> 1 `i `x -> -> # *U _str `i `x ]
"394
}
[e :U 1343 ]
"388
[e $ != -> *U _str `i -> -> -> 0 `i `Cuc `i 1344  ]
[e :U 1345 ]
[; ;My_header\My_header.h: 394: }
[; ;My_header\My_header.h: 395: return ret;
"395
[e ) _ret ]
[e $UE 1342  ]
[; ;My_header\My_header.h: 396: }
"396
[e :UE 1342 ]
}
"398
[v _strcmp `(c ~T0 @X0 1 ef2`*Cuc`*Cuc ]
{
[; ;My_header\My_header.h: 398: int8_t strcmp(const uint8_t *str1, const uint8_t *str2) {
[e :U _strcmp ]
[v _str1 `*Cuc ~T0 @X0 1 r1 ]
[v _str2 `*Cuc ~T0 @X0 1 r2 ]
[f ]
[; ;My_header\My_header.h: 399: while (*str1 && *str2) {
"399
[e $U 1348  ]
[e :U 1349 ]
{
[; ;My_header\My_header.h: 400: if (*str1 != *str2)return (*str1 - *str2);
"400
[e $ ! != -> *U _str1 `i -> *U _str2 `i 1351  ]
[e ) -> - -> *U _str1 `i -> *U _str2 `i `c ]
[e $UE 1347  ]
[e :U 1351 ]
[; ;My_header\My_header.h: 401: str1++;
"401
[e ++ _str1 * -> -> 1 `i `x -> -> # *U _str1 `i `x ]
[; ;My_header\My_header.h: 402: str2++;
"402
[e ++ _str2 * -> -> 1 `i `x -> -> # *U _str2 `i `x ]
"403
}
[e :U 1348 ]
"399
[e $ && != -> *U _str1 `i -> -> -> 0 `i `Cuc `i != -> *U _str2 `i -> -> -> 0 `i `Cuc `i 1349  ]
[e :U 1350 ]
[; ;My_header\My_header.h: 403: }
[; ;My_header\My_header.h: 404: return (*str1 - *str2);
"404
[e ) -> - -> *U _str1 `i -> *U _str2 `i `c ]
[e $UE 1347  ]
[; ;My_header\My_header.h: 405: }
"405
[e :UE 1347 ]
}
[; ;My_header\My_button.h: 24: typedef struct button {
[; ;My_header\My_button.h: 25: uint16_t cnt_sw;
[; ;My_header\My_button.h: 27: union {
[; ;My_header\My_button.h: 28: uint16_t flags;
[; ;My_header\My_button.h: 30: struct {
[; ;My_header\My_button.h: 31: uint8_t press : 1;
[; ;My_header\My_button.h: 32: uint8_t long_hold_1 : 1;
[; ;My_header\My_button.h: 33: uint8_t long_hold_2 : 1;
[; ;My_header\My_button.h: 34: uint8_t long_hold_3 : 1;
[; ;My_header\My_button.h: 35: uint8_t long_hold_4 : 1;
[; ;My_header\My_button.h: 36: uint8_t long_hold_5 : 1;
[; ;My_header\My_button.h: 37: uint8_t long_hold_6 : 1;
[; ;My_header\My_button.h: 38: uint8_t long_hold_7 : 1;
[; ;My_header\My_button.h: 39: uint8_t pressing : 1;
[; ;My_header\My_button.h: 40: uint8_t long_holding_1 : 1;
[; ;My_header\My_button.h: 41: uint8_t long_holding_2 : 1;
[; ;My_header\My_button.h: 42: uint8_t long_holding_3 : 1;
[; ;My_header\My_button.h: 43: uint8_t long_holding_4 : 1;
[; ;My_header\My_button.h: 44: uint8_t long_holding_5 : 1;
[; ;My_header\My_button.h: 45: uint8_t long_holding_6 : 1;
[; ;My_header\My_button.h: 46: uint8_t long_holding_7 : 1;
[; ;My_header\My_button.h: 47: } flag;
[; ;My_header\My_button.h: 48: };
[; ;My_header\My_button.h: 49: } button_t;
"51 ../My_header\My_button.h
[v _button_timer_interrupt `(v ~T0 @X0 1 ef2`*S1352`uc ]
{
[; ;My_header\My_button.h: 51: void button_timer_interrupt(button_t *bt, uint8_t sw_value) {
[e :U _button_timer_interrupt ]
[v _bt `*S1352 ~T0 @X0 1 r1 ]
[v _sw_value `uc ~T0 @X0 1 r2 ]
[f ]
[; ;My_header\My_button.h: 52: if (sw_value) {
"52
[e $ ! != -> _sw_value `i -> -> -> 0 `i `uc `i 1356  ]
{
[; ;My_header\My_button.h: 53: if (bt->cnt_sw < 350 + 1) bt->cnt_sw++;
"53
[e $ ! < . *U _bt 0 -> + -> 350 `i -> 1 `i `ui 1357  ]
[e ++ . *U _bt 0 -> -> 1 `i `ui ]
[e :U 1357 ]
[; ;My_header\My_button.h: 54: if (bt->cnt_sw == 350)bt->flag.long_holding_7 = 1;
"54
[e $ ! == . *U _bt 0 -> -> 350 `i `ui 1358  ]
[e = . . . *U _bt 1 1 15 -> -> 1 `i `uc ]
[e :U 1358 ]
[; ;My_header\My_button.h: 55: if (bt->cnt_sw == 300)bt->flag.long_holding_6 = 1;
"55
[e $ ! == . *U _bt 0 -> -> 300 `i `ui 1359  ]
[e = . . . *U _bt 1 1 14 -> -> 1 `i `uc ]
[e :U 1359 ]
[; ;My_header\My_button.h: 56: if (bt->cnt_sw == 250)bt->flag.long_holding_5 = 1;
"56
[e $ ! == . *U _bt 0 -> -> 250 `i `ui 1360  ]
[e = . . . *U _bt 1 1 13 -> -> 1 `i `uc ]
[e :U 1360 ]
[; ;My_header\My_button.h: 57: if (bt->cnt_sw == 200)bt->flag.long_holding_4 = 1;
"57
[e $ ! == . *U _bt 0 -> -> 200 `i `ui 1361  ]
[e = . . . *U _bt 1 1 12 -> -> 1 `i `uc ]
[e :U 1361 ]
[; ;My_header\My_button.h: 58: if (bt->cnt_sw == 150)bt->flag.long_holding_3 = 1;
"58
[e $ ! == . *U _bt 0 -> -> 150 `i `ui 1362  ]
[e = . . . *U _bt 1 1 11 -> -> 1 `i `uc ]
[e :U 1362 ]
[; ;My_header\My_button.h: 59: if (bt->cnt_sw == 60)bt->flag.long_holding_2 = 1;
"59
[e $ ! == . *U _bt 0 -> -> 60 `i `ui 1363  ]
[e = . . . *U _bt 1 1 10 -> -> 1 `i `uc ]
[e :U 1363 ]
[; ;My_header\My_button.h: 60: if (bt->cnt_sw == 16)bt->flag.long_holding_1 = 1;
"60
[e $ ! == . *U _bt 0 -> -> 16 `i `ui 1364  ]
[e = . . . *U _bt 1 1 9 -> -> 1 `i `uc ]
[e :U 1364 ]
[; ;My_header\My_button.h: 61: if (bt->cnt_sw == 2)bt->flag.pressing = 1;
"61
[e $ ! == . *U _bt 0 -> -> 2 `i `ui 1365  ]
[e = . . . *U _bt 1 1 8 -> -> 1 `i `uc ]
[e :U 1365 ]
"62
}
[; ;My_header\My_button.h: 62: } else {
[e $U 1366  ]
[e :U 1356 ]
{
[; ;My_header\My_button.h: 63: if (bt->cnt_sw >= 350)bt->flag.long_hold_7 = 1;
"63
[e $ ! >= . *U _bt 0 -> -> 350 `i `ui 1367  ]
[e = . . . *U _bt 1 1 7 -> -> 1 `i `uc ]
[e $U 1368  ]
"64
[e :U 1367 ]
[; ;My_header\My_button.h: 64: else if (bt->cnt_sw >= 300)bt->flag.long_hold_6 = 1;
[e $ ! >= . *U _bt 0 -> -> 300 `i `ui 1369  ]
[e = . . . *U _bt 1 1 6 -> -> 1 `i `uc ]
[e $U 1370  ]
"65
[e :U 1369 ]
[; ;My_header\My_button.h: 65: else if (bt->cnt_sw >= 250)bt->flag.long_hold_5 = 1;
[e $ ! >= . *U _bt 0 -> -> 250 `i `ui 1371  ]
[e = . . . *U _bt 1 1 5 -> -> 1 `i `uc ]
[e $U 1372  ]
"66
[e :U 1371 ]
[; ;My_header\My_button.h: 66: else if (bt->cnt_sw >= 200)bt->flag.long_hold_4 = 1;
[e $ ! >= . *U _bt 0 -> -> 200 `i `ui 1373  ]
[e = . . . *U _bt 1 1 4 -> -> 1 `i `uc ]
[e $U 1374  ]
"67
[e :U 1373 ]
[; ;My_header\My_button.h: 67: else if (bt->cnt_sw >= 150)bt->flag.long_hold_3 = 1;
[e $ ! >= . *U _bt 0 -> -> 150 `i `ui 1375  ]
[e = . . . *U _bt 1 1 3 -> -> 1 `i `uc ]
[e $U 1376  ]
"68
[e :U 1375 ]
[; ;My_header\My_button.h: 68: else if (bt->cnt_sw >= 60)bt->flag.long_hold_2 = 1;
[e $ ! >= . *U _bt 0 -> -> 60 `i `ui 1377  ]
[e = . . . *U _bt 1 1 2 -> -> 1 `i `uc ]
[e $U 1378  ]
"69
[e :U 1377 ]
[; ;My_header\My_button.h: 69: else if (bt->cnt_sw >= 16)bt->flag.long_hold_1 = 1;
[e $ ! >= . *U _bt 0 -> -> 16 `i `ui 1379  ]
[e = . . . *U _bt 1 1 1 -> -> 1 `i `uc ]
[e $U 1380  ]
"70
[e :U 1379 ]
[; ;My_header\My_button.h: 70: else if (bt->cnt_sw >= 2)bt->flag.press = 1;
[e $ ! >= . *U _bt 0 -> -> 2 `i `ui 1381  ]
[e = . . . *U _bt 1 1 0 -> -> 1 `i `uc ]
[e :U 1381 ]
"71
[e :U 1380 ]
[e :U 1378 ]
[e :U 1376 ]
[e :U 1374 ]
[e :U 1372 ]
[e :U 1370 ]
[e :U 1368 ]
[; ;My_header\My_button.h: 71: bt->cnt_sw = 0;
[e = . *U _bt 0 -> -> 0 `i `ui ]
[; ;My_header\My_button.h: 72: bt->flags &= 0x00FF;
"72
[e =& . . *U _bt 1 0 -> -> 255 `i `ui ]
"73
}
[e :U 1366 ]
[; ;My_header\My_button.h: 73: }
[; ;My_header\My_button.h: 74: }
"74
[e :UE 1355 ]
}
"19 ../My_header\My_I2C.h
[v _I2C_IdleCheck `(v ~T0 @X0 1 ef1`uc ]
{
[; ;My_header\My_I2C.h: 19: void I2C_IdleCheck(char mask) {
[e :U _I2C_IdleCheck ]
[v _mask `uc ~T0 @X0 1 r1 ]
[f ]
[; ;My_header\My_I2C.h: 20: while ((SSP1CON2 & 0x1F) | (SSP1STAT & mask));
"20
[e $U 1383  ]
[e :U 1384 ]
[e :U 1383 ]
[e $ != | & -> _SSP1CON2 `i -> 31 `i & -> _SSP1STAT `i -> _mask `i -> 0 `i 1384  ]
[e :U 1385 ]
[; ;My_header\My_I2C.h: 21: }
"21
[e :UE 1382 ]
}
"23
[v _I2C_init `(v ~T0 @X0 1 ef ]
{
[; ;My_header\My_I2C.h: 23: void I2C_init(void) {
[e :U _I2C_init ]
[f ]
[; ;My_header\My_I2C.h: 24: SSP1STAT = 0b10000000;
"24
[e = _SSP1STAT -> -> 128 `i `uc ]
[; ;My_header\My_I2C.h: 25: SSP1CON1 = 0b00101000;
"25
[e = _SSP1CON1 -> -> 40 `i `uc ]
[; ;My_header\My_I2C.h: 26: SSP1ADD = 0x13;
"26
[e = _SSP1ADD -> -> 19 `i `uc ]
[; ;My_header\My_I2C.h: 29: SSP1IF = 0;
"29
[e = _SSP1IF -> -> 0 `i `b ]
[; ;My_header\My_I2C.h: 30: BCL1IF = 0;
"30
[e = _BCL1IF -> -> 0 `i `b ]
[; ;My_header\My_I2C.h: 31: }
"31
[e :UE 1386 ]
}
"33
[v _I2C_Start `(uc ~T0 @X0 1 ef2`uc`uc ]
{
[; ;My_header\My_I2C.h: 33: uint8_t I2C_Start(uint8_t adrs, uint8_t rw) {
[e :U _I2C_Start ]
[v _adrs `uc ~T0 @X0 1 r1 ]
[v _rw `uc ~T0 @X0 1 r2 ]
[f ]
[; ;My_header\My_I2C.h: 35: I2C_IdleCheck(0x5);
"35
[e ( _I2C_IdleCheck (1 -> -> 5 `i `uc ]
[; ;My_header\My_I2C.h: 36: SSP1CON2bits.SEN = 1;
"36
[e = . . _SSP1CON2bits 0 0 -> -> 1 `i `uc ]
[; ;My_header\My_I2C.h: 38: I2C_IdleCheck(0x5);
"38
[e ( _I2C_IdleCheck (1 -> -> 5 `i `uc ]
[; ;My_header\My_I2C.h: 39: SSP1IF = 0;
"39
[e = _SSP1IF -> -> 0 `i `b ]
[; ;My_header\My_I2C.h: 40: SSP1BUF = (uint8_t) ((adrs << 1) + rw);
"40
[e = _SSP1BUF -> + << -> _adrs `i -> 1 `i -> _rw `i `uc ]
[; ;My_header\My_I2C.h: 41: while (!SSP1IF);
"41
[e $U 1388  ]
[e :U 1389 ]
[e :U 1388 ]
[e $ ! _SSP1IF 1389  ]
[e :U 1390 ]
[; ;My_header\My_I2C.h: 42: return SSP1CON2bits.ACKSTAT;
"42
[e ) . . _SSP1CON2bits 0 6 ]
[e $UE 1387  ]
[; ;My_header\My_I2C.h: 43: }
"43
[e :UE 1387 ]
}
"45
[v _I2C_rStart `(uc ~T0 @X0 1 ef2`i`i ]
{
[; ;My_header\My_I2C.h: 45: uint8_t I2C_rStart(int adrs, int rw) {
[e :U _I2C_rStart ]
[v _adrs `i ~T0 @X0 1 r1 ]
[v _rw `i ~T0 @X0 1 r2 ]
[f ]
[; ;My_header\My_I2C.h: 47: I2C_IdleCheck(0x5);
"47
[e ( _I2C_IdleCheck (1 -> -> 5 `i `uc ]
[; ;My_header\My_I2C.h: 48: SSP1CON2bits.RSEN = 1;
"48
[e = . . _SSP1CON2bits 0 1 -> -> 1 `i `uc ]
[; ;My_header\My_I2C.h: 50: I2C_IdleCheck(0x5);
"50
[e ( _I2C_IdleCheck (1 -> -> 5 `i `uc ]
[; ;My_header\My_I2C.h: 51: SSP1IF = 0;
"51
[e = _SSP1IF -> -> 0 `i `b ]
[; ;My_header\My_I2C.h: 52: SSP1BUF = (char) ((adrs << 1) + rw);
"52
[e = _SSP1BUF -> + << _adrs -> 1 `i _rw `uc ]
[; ;My_header\My_I2C.h: 53: while (!SSP1IF);
"53
[e $U 1392  ]
[e :U 1393 ]
[e :U 1392 ]
[e $ ! _SSP1IF 1393  ]
[e :U 1394 ]
[; ;My_header\My_I2C.h: 54: return SSP1CON2bits.ACKSTAT;
"54
[e ) . . _SSP1CON2bits 0 6 ]
[e $UE 1391  ]
[; ;My_header\My_I2C.h: 55: }
"55
[e :UE 1391 ]
}
"57
[v _I2C_Stop `(v ~T0 @X0 1 ef ]
{
[; ;My_header\My_I2C.h: 57: void I2C_Stop(void) {
[e :U _I2C_Stop ]
[f ]
[; ;My_header\My_I2C.h: 59: I2C_IdleCheck(0x5);
"59
[e ( _I2C_IdleCheck (1 -> -> 5 `i `uc ]
[; ;My_header\My_I2C.h: 60: SSP1CON2bits.PEN = 1;
"60
[e = . . _SSP1CON2bits 0 2 -> -> 1 `i `uc ]
[; ;My_header\My_I2C.h: 61: }
"61
[e :UE 1395 ]
}
"63
[v _I2C_Send `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;My_header\My_I2C.h: 63: uint8_t I2C_Send(uint8_t data) {
[e :U _I2C_Send ]
[v _data `uc ~T0 @X0 1 r1 ]
[f ]
[; ;My_header\My_I2C.h: 64: I2C_IdleCheck(0x5);
"64
[e ( _I2C_IdleCheck (1 -> -> 5 `i `uc ]
[; ;My_header\My_I2C.h: 65: SSP1IF = 0;
"65
[e = _SSP1IF -> -> 0 `i `b ]
[; ;My_header\My_I2C.h: 66: SSP1BUF = data;
"66
[e = _SSP1BUF _data ]
[; ;My_header\My_I2C.h: 67: while (!SSP1IF);
"67
[e $U 1397  ]
[e :U 1398 ]
[e :U 1397 ]
[e $ ! _SSP1IF 1398  ]
[e :U 1399 ]
[; ;My_header\My_I2C.h: 68: return SSP1CON2bits.ACKSTAT;
"68
[e ) . . _SSP1CON2bits 0 6 ]
[e $UE 1396  ]
[; ;My_header\My_I2C.h: 69: }
"69
[e :UE 1396 ]
}
"71
[v _I2C_Receive `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;My_header\My_I2C.h: 71: uint8_t I2C_Receive(uint8_t ack) {
[e :U _I2C_Receive ]
[v _ack `uc ~T0 @X0 1 r1 ]
[f ]
"72
[v _data `uc ~T0 @X0 1 a ]
[; ;My_header\My_I2C.h: 72: uint8_t data;
[; ;My_header\My_I2C.h: 74: I2C_IdleCheck(0x5);
"74
[e ( _I2C_IdleCheck (1 -> -> 5 `i `uc ]
[; ;My_header\My_I2C.h: 75: SSP1CON2bits.RCEN = 1;
"75
[e = . . _SSP1CON2bits 0 3 -> -> 1 `i `uc ]
[; ;My_header\My_I2C.h: 76: I2C_IdleCheck(0x4);
"76
[e ( _I2C_IdleCheck (1 -> -> 4 `i `uc ]
[; ;My_header\My_I2C.h: 77: data = SSP1BUF;
"77
[e = _data _SSP1BUF ]
[; ;My_header\My_I2C.h: 78: I2C_IdleCheck(0x5);
"78
[e ( _I2C_IdleCheck (1 -> -> 5 `i `uc ]
[; ;My_header\My_I2C.h: 79: SSP1CON2bits.ACKDT = ack;
"79
[e = . . _SSP1CON2bits 0 5 _ack ]
[; ;My_header\My_I2C.h: 80: SSP1CON2bits.ACKEN = 1;
"80
[e = . . _SSP1CON2bits 0 4 -> -> 1 `i `uc ]
[; ;My_header\My_I2C.h: 81: return data;
"81
[e ) _data ]
[e $UE 1400  ]
[; ;My_header\My_I2C.h: 82: }
"82
[e :UE 1400 ]
}
"93
[v _I2C_LCD_Command `(v ~T0 @X0 1 ef1`uc ]
{
[; ;My_header\My_I2C.h: 93: void I2C_LCD_Command(uint8_t c) {
[e :U _I2C_LCD_Command ]
[v _c `uc ~T0 @X0 1 r1 ]
[f ]
"94
[v _ans `uc ~T0 @X0 1 a ]
[; ;My_header\My_I2C.h: 94: uint8_t ans;
[; ;My_header\My_I2C.h: 96: ans = I2C_Start(0x3E, 0);
"96
[e = _ans ( _I2C_Start (2 , -> -> 62 `i `uc -> -> 0 `i `uc ]
[; ;My_header\My_I2C.h: 97: if (ans == 0) {
"97
[e $ ! == -> _ans `i -> 0 `i 1402  ]
{
[; ;My_header\My_I2C.h: 99: I2C_Send(0b10000000);
"99
[e ( _I2C_Send (1 -> -> 128 `i `uc ]
[; ;My_header\My_I2C.h: 100: I2C_Send(c);
"100
[e ( _I2C_Send (1 _c ]
"101
}
[e :U 1402 ]
[; ;My_header\My_I2C.h: 101: }
[; ;My_header\My_I2C.h: 102: I2C_Stop();
"102
[e ( _I2C_Stop ..  ]
[; ;My_header\My_I2C.h: 103: _delay((unsigned long)((26)*(48000000/4000000.0)));
"103
[e ( __delay (1 -> * -> -> 26 `i `d / -> -> 48000000 `l `d .4000000.0 `ul ]
[; ;My_header\My_I2C.h: 104: }
"104
[e :UE 1401 ]
}
"106
[v _I2C_LCD_Clear `(v ~T0 @X0 1 ef ]
{
[; ;My_header\My_I2C.h: 106: void I2C_LCD_Clear(void) {
[e :U _I2C_LCD_Clear ]
[f ]
[; ;My_header\My_I2C.h: 107: I2C_LCD_Command(0x01);
"107
[e ( _I2C_LCD_Command (1 -> -> 1 `i `uc ]
[; ;My_header\My_I2C.h: 108: _delay((unsigned long)((1100)*(48000000/4000000.0)));
"108
[e ( __delay (1 -> * -> -> 1100 `i `d / -> -> 48000000 `l `d .4000000.0 `ul ]
[; ;My_header\My_I2C.h: 109: }
"109
[e :UE 1403 ]
}
"111
[v _I2C_LCD_SetCursor `(v ~T0 @X0 1 ef2`uc`uc ]
{
[; ;My_header\My_I2C.h: 111: void I2C_LCD_SetCursor(uint8_t col, uint8_t row) {
[e :U _I2C_LCD_SetCursor ]
[v _col `uc ~T0 @X0 1 r1 ]
[v _row `uc ~T0 @X0 1 r2 ]
[f ]
[v F9850 `uc ~T0 @X0 -> 0 `x s ]
[i F9850
:U ..
"112
-> -> 0 `i `uc
-> -> 64 `i `uc
..
]
[v _row_offsets `uc ~T0 @X0 2  a ]
[; ;My_header\My_I2C.h: 112: uint8_t row_offsets[] = {0x00, 0x40};
[e = _row_offsets F9850 ]
[; ;My_header\My_I2C.h: 114: I2C_LCD_Command(0x80 | (col + row_offsets[row]));
"114
[e ( _I2C_LCD_Command (1 -> | -> 128 `i + -> _col `i -> *U + &U _row_offsets * -> _row `ux -> -> # *U &U _row_offsets `ui `ux `i `uc ]
[; ;My_header\My_I2C.h: 115: }
"115
[e :UE 1404 ]
}
"117
[v _I2C_LCD_Putc `(v ~T0 @X0 1 ef1`uc ]
{
[; ;My_header\My_I2C.h: 117: void I2C_LCD_Putc(uint8_t c) {
[e :U _I2C_LCD_Putc ]
[v _c `uc ~T0 @X0 1 r1 ]
[f ]
"118
[v _ans `uc ~T0 @X0 1 a ]
[; ;My_header\My_I2C.h: 118: uint8_t ans;
[; ;My_header\My_I2C.h: 120: ans = I2C_Start(0x3E, 0);
"120
[e = _ans ( _I2C_Start (2 , -> -> 62 `i `uc -> -> 0 `i `uc ]
[; ;My_header\My_I2C.h: 121: if (ans == 0) {
"121
[e $ ! == -> _ans `i -> 0 `i 1406  ]
{
[; ;My_header\My_I2C.h: 123: I2C_Send(0b11000000);
"123
[e ( _I2C_Send (1 -> -> 192 `i `uc ]
[; ;My_header\My_I2C.h: 124: I2C_Send(c);
"124
[e ( _I2C_Send (1 _c ]
"125
}
[e :U 1406 ]
[; ;My_header\My_I2C.h: 125: }
[; ;My_header\My_I2C.h: 126: I2C_Stop();
"126
[e ( _I2C_Stop ..  ]
[; ;My_header\My_I2C.h: 127: _delay((unsigned long)((26)*(48000000/4000000.0)));
"127
[e ( __delay (1 -> * -> -> 26 `i `d / -> -> 48000000 `l `d .4000000.0 `ul ]
[; ;My_header\My_I2C.h: 128: }
"128
[e :UE 1405 ]
}
"130
[v _I2C_LCD_Puts `(v ~T0 @X0 1 ef1`*Cuc ]
{
[; ;My_header\My_I2C.h: 130: void I2C_LCD_Puts(const uint8_t * s) {
[e :U _I2C_LCD_Puts ]
[v _s `*Cuc ~T0 @X0 1 r1 ]
[f ]
"131
[v _ans `i ~T0 @X0 1 a ]
[; ;My_header\My_I2C.h: 131: int ans;
[; ;My_header\My_I2C.h: 133: ans = I2C_Start(0x3E, 0);
"133
[e = _ans -> ( _I2C_Start (2 , -> -> 62 `i `uc -> -> 0 `i `uc `i ]
[; ;My_header\My_I2C.h: 134: if (ans == 0) {
"134
[e $ ! == _ans -> 0 `i 1408  ]
{
[; ;My_header\My_I2C.h: 135: I2C_Send(0b01000000);
"135
[e ( _I2C_Send (1 -> -> 64 `i `uc ]
[; ;My_header\My_I2C.h: 136: while (*s) {
"136
[e $U 1409  ]
[e :U 1410 ]
{
[; ;My_header\My_I2C.h: 137: I2C_Send(*s++);
"137
[e ( _I2C_Send (1 *U ++ _s * -> -> 1 `i `x -> -> # *U _s `i `x ]
[; ;My_header\My_I2C.h: 138: _delay((unsigned long)((26)*(48000000/4000000.0)));
"138
[e ( __delay (1 -> * -> -> 26 `i `d / -> -> 48000000 `l `d .4000000.0 `ul ]
"139
}
[e :U 1409 ]
"136
[e $ != -> *U _s `i -> -> -> 0 `i `Cuc `i 1410  ]
[e :U 1411 ]
"140
}
[e :U 1408 ]
[; ;My_header\My_I2C.h: 139: }
[; ;My_header\My_I2C.h: 140: }
[; ;My_header\My_I2C.h: 141: I2C_Stop();
"141
[e ( _I2C_Stop ..  ]
[; ;My_header\My_I2C.h: 142: }
"142
[e :UE 1407 ]
}
"144
[v _I2C_LCD_CreateChar `(v ~T0 @X0 1 ef2`i`*uc ]
{
[; ;My_header\My_I2C.h: 144: void I2C_LCD_CreateChar(int p, char *dt) {
[e :U _I2C_LCD_CreateChar ]
[v _p `i ~T0 @X0 1 r1 ]
[v _dt `*uc ~T0 @X0 1 r2 ]
[f ]
"145
[v _ans `uc ~T0 @X0 1 a ]
[; ;My_header\My_I2C.h: 145: uint8_t ans;
[; ;My_header\My_I2C.h: 147: ans = I2C_Start(0x3E, 0);
"147
[e = _ans ( _I2C_Start (2 , -> -> 62 `i `uc -> -> 0 `i `uc ]
[; ;My_header\My_I2C.h: 148: if (ans == 0) {
"148
[e $ ! == -> _ans `i -> 0 `i 1413  ]
{
[; ;My_header\My_I2C.h: 150: I2C_Send(0b10000000);
"150
[e ( _I2C_Send (1 -> -> 128 `i `uc ]
[; ;My_header\My_I2C.h: 151: I2C_Send(0x40 | (p << 3));
"151
[e ( _I2C_Send (1 -> | -> 64 `i << _p -> 3 `i `uc ]
[; ;My_header\My_I2C.h: 152: _delay((unsigned long)((26)*(48000000/4000000.0)));
"152
[e ( __delay (1 -> * -> -> 26 `i `d / -> -> 48000000 `l `d .4000000.0 `ul ]
[; ;My_header\My_I2C.h: 154: I2C_Send(0b01000000);
"154
[e ( _I2C_Send (1 -> -> 64 `i `uc ]
[; ;My_header\My_I2C.h: 155: for (uint8_t i = 0; i < 7; i++) {
"155
{
[v _i `uc ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 7 `i 1414  ]
[e $U 1415  ]
[e :U 1414 ]
{
[; ;My_header\My_I2C.h: 156: I2C_Send(*dt++);
"156
[e ( _I2C_Send (1 *U ++ _dt * -> -> 1 `i `x -> -> # *U _dt `i `x ]
[; ;My_header\My_I2C.h: 157: _delay((unsigned long)((26)*(48000000/4000000.0)));
"157
[e ( __delay (1 -> * -> -> 26 `i `d / -> -> 48000000 `l `d .4000000.0 `ul ]
"158
}
"155
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 7 `i 1414  ]
[e :U 1415 ]
"158
}
"159
}
[e :U 1413 ]
[; ;My_header\My_I2C.h: 158: }
[; ;My_header\My_I2C.h: 159: }
[; ;My_header\My_I2C.h: 160: I2C_Stop();
"160
[e ( _I2C_Stop ..  ]
[; ;My_header\My_I2C.h: 161: }
"161
[e :UE 1412 ]
}
"163
[v _I2C_LCD_init `(v ~T0 @X0 1 ef ]
{
[; ;My_header\My_I2C.h: 163: void I2C_LCD_init(void) {
[e :U _I2C_LCD_init ]
[f ]
[; ;My_header\My_I2C.h: 164: Delay_ms(40);
"164
[e ( _Delay_ms (1 -> -> 40 `i `ui ]
[; ;My_header\My_I2C.h: 165: I2C_LCD_Command(0x38);
"165
[e ( _I2C_LCD_Command (1 -> -> 56 `i `uc ]
[; ;My_header\My_I2C.h: 166: I2C_LCD_Command(0x39);
"166
[e ( _I2C_LCD_Command (1 -> -> 57 `i `uc ]
[; ;My_header\My_I2C.h: 167: I2C_LCD_Command(0x14);
"167
[e ( _I2C_LCD_Command (1 -> -> 20 `i `uc ]
[; ;My_header\My_I2C.h: 168: I2C_LCD_Command(0x70);
"168
[e ( _I2C_LCD_Command (1 -> -> 112 `i `uc ]
[; ;My_header\My_I2C.h: 169: I2C_LCD_Command(0x56);
"169
[e ( _I2C_LCD_Command (1 -> -> 86 `i `uc ]
[; ;My_header\My_I2C.h: 170: I2C_LCD_Command(0x6C);
"170
[e ( _I2C_LCD_Command (1 -> -> 108 `i `uc ]
[; ;My_header\My_I2C.h: 171: Delay_ms(200);
"171
[e ( _Delay_ms (1 -> -> 200 `i `ui ]
[; ;My_header\My_I2C.h: 172: I2C_LCD_Command(0x38);
"172
[e ( _I2C_LCD_Command (1 -> -> 56 `i `uc ]
[; ;My_header\My_I2C.h: 173: I2C_LCD_Command(0x0C);
"173
[e ( _I2C_LCD_Command (1 -> -> 12 `i `uc ]
[; ;My_header\My_I2C.h: 174: I2C_LCD_Command(0x06);
"174
[e ( _I2C_LCD_Command (1 -> -> 6 `i `uc ]
[; ;My_header\My_I2C.h: 175: I2C_LCD_Clear();
"175
[e ( _I2C_LCD_Clear ..  ]
[; ;My_header\My_I2C.h: 176: }
"176
[e :UE 1417 ]
}
[; ;My_header\My_RTCC.h: 14: typedef struct {
[; ;My_header\My_RTCC.h: 16: union {
[; ;My_header\My_RTCC.h: 17: uint8_t flags;
[; ;My_header\My_RTCC.h: 19: struct {
[; ;My_header\My_RTCC.h: 20: uint8_t ss : 1;
[; ;My_header\My_RTCC.h: 21: uint8_t mm : 1;
[; ;My_header\My_RTCC.h: 22: uint8_t hh : 1;
[; ;My_header\My_RTCC.h: 23: uint8_t DD : 1;
[; ;My_header\My_RTCC.h: 24: uint8_t MM : 1;
[; ;My_header\My_RTCC.h: 25: uint8_t YY : 1;
[; ;My_header\My_RTCC.h: 26: } flag;
[; ;My_header\My_RTCC.h: 27: };
[; ;My_header\My_RTCC.h: 28: } edit_flag_t;
[; ;My_header\My_RTCC.h: 30: typedef struct {
[; ;My_header\My_RTCC.h: 31: uint8_t ss;
[; ;My_header\My_RTCC.h: 32: uint8_t mm;
[; ;My_header\My_RTCC.h: 33: uint8_t hh;
[; ;My_header\My_RTCC.h: 34: uint8_t EE;
[; ;My_header\My_RTCC.h: 35: uint8_t DD;
[; ;My_header\My_RTCC.h: 36: uint8_t MM;
[; ;My_header\My_RTCC.h: 37: uint8_t YY;
[; ;My_header\My_RTCC.h: 38: } caltime_t;
[; ;My_header\My_RTCC.h: 39: typedef uint32_t epoch_t;
"40 ../My_header\My_RTCC.h
[v _weekday_char `*Cuc ~T0 @X0 -> 7 `i e ]
[i _weekday_char
:U ..
:s 1C
:s 2C
:s 3C
:s 4C
:s 5C
:s 6C
:s 7C
..
]
[; ;My_header\My_RTCC.h: 40: const char *weekday_char[7] = {"SUN", "MON", "TUE", "WED", "THU", "FRI", "SAT"};
"41
[v _weekday_char_full `*Cuc ~T0 @X0 -> 7 `i e ]
[i _weekday_char_full
:U ..
:s 8C
:s 9C
:s 10C
:s 11C
:s 12C
:s 13C
:s 14C
..
]
[; ;My_header\My_RTCC.h: 41: const char *weekday_char_full[7] = {"Sunday", "Monday", "Tuesday", "Wednesday", "Thursday", "Fryday", "Saturday"};
"43
[v _epoch_now `ul ~T0 @X0 1 e ]
[; ;My_header\My_RTCC.h: 43: epoch_t epoch_now;
"44
[v _caltime_now `S1421 ~T0 @X0 1 e ]
[; ;My_header\My_RTCC.h: 44: caltime_t caltime_now;
"45
[v _edit_flag `S1418 ~T0 @X0 1 e ]
[; ;My_header\My_RTCC.h: 45: edit_flag_t edit_flag;
"46
[v _colon `uc ~T0 @X0 1 e ]
[; ;My_header\My_RTCC.h: 46: uint8_t colon;
"47
[v _time_change_flag `uc ~T0 @X0 1 e ]
[; ;My_header\My_RTCC.h: 47: uint8_t time_change_flag;
"53
[v _RTCC_init `(v ~T0 @X0 1 ef ]
{
[; ;My_header\My_RTCC.h: 53: void RTCC_init(void) {
[e :U _RTCC_init ]
[f ]
[; ;My_header\My_RTCC.h: 54: RTCCFGbits.RTCWREN = 1;
"54
[e = . . _RTCCFGbits 0 5 -> -> 1 `i `uc ]
[; ;My_header\My_RTCC.h: 55: if (RTCCFGbits.RTCWREN != 1) {
"55
[e $ ! != -> . . _RTCCFGbits 0 5 `i -> 1 `i 1423  ]
{
[; ;My_header\My_RTCC.h: 56: EECON2 = 0x55;
"56
[e = _EECON2 -> -> 85 `i `uc ]
[; ;My_header\My_RTCC.h: 57: EECON2 = 0xAA;
"57
[e = _EECON2 -> -> 170 `i `uc ]
[; ;My_header\My_RTCC.h: 58: RTCCFGbits.RTCWREN = 1;
"58
[e = . . _RTCCFGbits 0 5 -> -> 1 `i `uc ]
"59
}
[e :U 1423 ]
[; ;My_header\My_RTCC.h: 59: }
[; ;My_header\My_RTCC.h: 60: RTCCFGbits.RTCEN = 1;
"60
[e = . . _RTCCFGbits 0 7 -> -> 1 `i `uc ]
[; ;My_header\My_RTCC.h: 61: RTCCFGbits.RTCOE = 0;
"61
[e = . . _RTCCFGbits 0 2 -> -> 0 `i `uc ]
[; ;My_header\My_RTCC.h: 62: PADCFG1bits.RTSECSEL0 = 0;
"62
[e = . . _PADCFG1bits 0 1 -> -> 0 `i `uc ]
[; ;My_header\My_RTCC.h: 63: PADCFG1bits.RTSECSEL1 = 1;
"63
[e = . . _PADCFG1bits 0 2 -> -> 1 `i `uc ]
[; ;My_header\My_RTCC.h: 64: RTCCAL = 0x00;
"64
[e = _RTCCAL -> -> 0 `i `uc ]
[; ;My_header\My_RTCC.h: 65: }
"65
[e :UE 1422 ]
}
"70
[v _d_to_x `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;My_header\My_RTCC.h: 70: uint8_t d_to_x(uint8_t dec) {
[e :U _d_to_x ]
[v _dec `uc ~T0 @X0 1 r1 ]
[f ]
[; ;My_header\My_RTCC.h: 73: return dec / 10 * 6 + dec;
"73
[e ) -> + * / -> _dec `i -> 10 `i -> 6 `i -> _dec `i `uc ]
[e $UE 1424  ]
[; ;My_header\My_RTCC.h: 74: }
"74
[e :UE 1424 ]
}
"78
[v _x_to_d `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;My_header\My_RTCC.h: 78: uint8_t x_to_d(uint8_t hex) {
[e :U _x_to_d ]
[v _hex `uc ~T0 @X0 1 r1 ]
[f ]
[; ;My_header\My_RTCC.h: 79: return 10 * (0x0F & (hex >> 4)) + (0x0F & hex);
"79
[e ) -> + * -> 10 `i & -> 15 `i >> -> _hex `i -> 4 `i & -> 15 `i -> _hex `i `uc ]
[e $UE 1425  ]
[; ;My_header\My_RTCC.h: 80: }
"80
[e :UE 1425 ]
}
"84
[v _month_length `(uc ~T0 @X0 1 ef2`uc`uc ]
{
[; ;My_header\My_RTCC.h: 84: uint8_t month_length(uint8_t year, uint8_t month) {
[e :U _month_length ]
[v _year `uc ~T0 @X0 1 r1 ]
[v _month `uc ~T0 @X0 1 r2 ]
[f ]
[; ;My_header\My_RTCC.h: 85: if (month == 2) return 28 + !(year & 3)-!(year % 100)+!(year % 400);
"85
[e $ ! == -> _month `i -> 2 `i 1427  ]
[e ) -> + - + -> 28 `i -> ! != & -> _year `i -> 3 `i -> 0 `i `i -> ! != % -> _year `i -> 100 `i -> 0 `i `i -> ! != % -> _year `i -> 400 `i -> 0 `i `i `uc ]
[e $UE 1426  ]
[e $U 1428  ]
"86
[e :U 1427 ]
[; ;My_header\My_RTCC.h: 86: else return 31 - (((-(month & 1)^month)&13) == 4);
[e ) -> - -> 31 `i -> == & ^ -U & -> _month `i -> 1 `i -> _month `i -> 13 `i -> 4 `i `i `uc ]
[e $UE 1426  ]
[e :U 1428 ]
[; ;My_header\My_RTCC.h: 107: }
"107
[e :UE 1426 ]
}
"117
[v _get_quot_rem `(ul ~T0 @X0 1 ef2`*ul`uc ]
{
[; ;My_header\My_RTCC.h: 117: epoch_t get_quot_rem(epoch_t *quot, uint8_t div) {
[e :U _get_quot_rem ]
[v _quot `*ul ~T0 @X0 1 r1 ]
[v _div `uc ~T0 @X0 1 r2 ]
[f ]
"120
[v _num `ul ~T0 @X0 1 a ]
[; ;My_header\My_RTCC.h: 120: epoch_t num = *quot;
[e = _num *U _quot ]
[; ;My_header\My_RTCC.h: 121: return num - (*quot = num / div) * div;
"121
[e ) - _num * = *U _quot / _num -> _div `ul -> _div `ul ]
[e $UE 1429  ]
[; ;My_header\My_RTCC.h: 122: }
"122
[e :UE 1429 ]
}
"126
[v _RTCC_to_caltime `(v ~T0 @X0 1 ef1`*S1421 ]
{
[; ;My_header\My_RTCC.h: 126: void RTCC_to_caltime(caltime_t *ct) {
[e :U _RTCC_to_caltime ]
[v _ct `*S1421 ~T0 @X0 1 r1 ]
[f ]
[; ;My_header\My_RTCC.h: 129: RTCCFGbits.RTCPTR0 = 1;
"129
[e = . . _RTCCFGbits 0 0 -> -> 1 `i `uc ]
[; ;My_header\My_RTCC.h: 130: RTCCFGbits.RTCPTR1 = 1;
"130
[e = . . _RTCCFGbits 0 1 -> -> 1 `i `uc ]
[; ;My_header\My_RTCC.h: 132: ct->YY = x_to_d(RTCVALL);
"132
[e = . *U _ct 6 ( _x_to_d (1 _RTCVALL ]
"133
[v _dumy `uc ~T0 @X0 1 a ]
[; ;My_header\My_RTCC.h: 133: uint8_t dumy = RTCVALH;
[e = _dumy _RTCVALH ]
[; ;My_header\My_RTCC.h: 134: ct->DD = x_to_d(RTCVALL);
"134
[e = . *U _ct 4 ( _x_to_d (1 _RTCVALL ]
[; ;My_header\My_RTCC.h: 135: ct->MM = x_to_d(RTCVALH);
"135
[e = . *U _ct 5 ( _x_to_d (1 _RTCVALH ]
[; ;My_header\My_RTCC.h: 136: ct->hh = x_to_d(RTCVALL);
"136
[e = . *U _ct 2 ( _x_to_d (1 _RTCVALL ]
[; ;My_header\My_RTCC.h: 137: ct->EE = x_to_d(RTCVALH);
"137
[e = . *U _ct 3 ( _x_to_d (1 _RTCVALH ]
[; ;My_header\My_RTCC.h: 138: ct->ss = x_to_d(RTCVALL);
"138
[e = . *U _ct 0 ( _x_to_d (1 _RTCVALL ]
[; ;My_header\My_RTCC.h: 139: ct->mm = x_to_d(RTCVALH);
"139
[e = . *U _ct 1 ( _x_to_d (1 _RTCVALH ]
[; ;My_header\My_RTCC.h: 140: }
"140
[e :UE 1430 ]
}
"142
[v _caltime_to_RTCC `(v ~T0 @X0 1 ef1`*S1421 ]
{
[; ;My_header\My_RTCC.h: 142: void caltime_to_RTCC(caltime_t *ct) {
[e :U _caltime_to_RTCC ]
[v _ct `*S1421 ~T0 @X0 1 r1 ]
[f ]
[; ;My_header\My_RTCC.h: 144: RTCCFGbits.RTCPTR0 = 1;
"144
[e = . . _RTCCFGbits 0 0 -> -> 1 `i `uc ]
[; ;My_header\My_RTCC.h: 145: RTCCFGbits.RTCPTR1 = 1;
"145
[e = . . _RTCCFGbits 0 1 -> -> 1 `i `uc ]
[; ;My_header\My_RTCC.h: 146: RTCVALL = d_to_x(ct->YY);
"146
[e = _RTCVALL ( _d_to_x (1 . *U _ct 6 ]
[; ;My_header\My_RTCC.h: 147: RTCVALH = 0x00;
"147
[e = _RTCVALH -> -> 0 `i `uc ]
[; ;My_header\My_RTCC.h: 148: RTCCFGbits.RTCPTR0 = 0;
"148
[e = . . _RTCCFGbits 0 0 -> -> 0 `i `uc ]
[; ;My_header\My_RTCC.h: 149: RTCCFGbits.RTCPTR1 = 1;
"149
[e = . . _RTCCFGbits 0 1 -> -> 1 `i `uc ]
[; ;My_header\My_RTCC.h: 150: RTCVALL = d_to_x(ct->DD);
"150
[e = _RTCVALL ( _d_to_x (1 . *U _ct 4 ]
[; ;My_header\My_RTCC.h: 151: RTCVALH = d_to_x(ct->MM);
"151
[e = _RTCVALH ( _d_to_x (1 . *U _ct 5 ]
[; ;My_header\My_RTCC.h: 152: RTCCFGbits.RTCPTR0 = 1;
"152
[e = . . _RTCCFGbits 0 0 -> -> 1 `i `uc ]
[; ;My_header\My_RTCC.h: 153: RTCCFGbits.RTCPTR1 = 0;
"153
[e = . . _RTCCFGbits 0 1 -> -> 0 `i `uc ]
[; ;My_header\My_RTCC.h: 154: RTCVALL = d_to_x(ct->hh);
"154
[e = _RTCVALL ( _d_to_x (1 . *U _ct 2 ]
[; ;My_header\My_RTCC.h: 155: RTCVALH = d_to_x(ct->EE);
"155
[e = _RTCVALH ( _d_to_x (1 . *U _ct 3 ]
[; ;My_header\My_RTCC.h: 156: RTCCFGbits.RTCPTR0 = 0;
"156
[e = . . _RTCCFGbits 0 0 -> -> 0 `i `uc ]
[; ;My_header\My_RTCC.h: 157: RTCCFGbits.RTCPTR1 = 0;
"157
[e = . . _RTCCFGbits 0 1 -> -> 0 `i `uc ]
[; ;My_header\My_RTCC.h: 158: RTCVALL = d_to_x(ct->ss);
"158
[e = _RTCVALL ( _d_to_x (1 . *U _ct 0 ]
[; ;My_header\My_RTCC.h: 159: RTCVALH = d_to_x(ct->mm);
"159
[e = _RTCVALH ( _d_to_x (1 . *U _ct 1 ]
[; ;My_header\My_RTCC.h: 160: }
"160
[e :UE 1431 ]
}
"162
[v _epoch_to_caltime `(v ~T0 @X0 1 ef2`*S1421`*ul ]
{
[; ;My_header\My_RTCC.h: 162: void epoch_to_caltime(caltime_t *ct, epoch_t *ep) {
[e :U _epoch_to_caltime ]
[v _ct `*S1421 ~T0 @X0 1 r1 ]
[v _ep `*ul ~T0 @X0 1 r2 ]
[f ]
"165
[v F9919 `ui ~T0 @X0 1 s day_cache ]
[i F9919
-> -> 0 `i `ui
]
"166
[v F9920 `uc ~T0 @X0 1 s month_cache ]
[i F9920
-> -> 1 `i `uc
]
"167
[v F9921 `uc ~T0 @X0 1 s year_cache ]
[i F9921
-> -> 0 `i `uc
]
"168
[v _day_since_epoch `ui ~T0 @X0 1 a ]
"169
[v _day `ui ~T0 @X0 1 a ]
"170
[v _year `uc ~T0 @X0 1 a ]
[; ;My_header\My_RTCC.h: 165: static uint16_t day_cache = 0;
[; ;My_header\My_RTCC.h: 166: static uint8_t month_cache = 1;
[; ;My_header\My_RTCC.h: 167: static uint8_t year_cache = 0;
[; ;My_header\My_RTCC.h: 168: uint16_t day_since_epoch;
[; ;My_header\My_RTCC.h: 169: uint16_t day;
[; ;My_header\My_RTCC.h: 170: uint8_t year = 0;
[e = _year -> -> 0 `i `uc ]
"171
[v _month `uc ~T0 @X0 1 a ]
[; ;My_header\My_RTCC.h: 171: uint8_t month = 1;
[e = _month -> -> 1 `i `uc ]
"172
[v _num `ul ~T0 @X0 1 a ]
[; ;My_header\My_RTCC.h: 172: epoch_t num;
[; ;My_header\My_RTCC.h: 174: num = *ep;
"174
[e = _num *U _ep ]
[; ;My_header\My_RTCC.h: 175: ct->ss = get_quot_rem(&num, 60);
"175
[e = . *U _ct 0 -> ( _get_quot_rem (2 , &U _num -> -> 60 `i `uc `uc ]
[; ;My_header\My_RTCC.h: 176: ct->mm = get_quot_rem(&num, 60);
"176
[e = . *U _ct 1 -> ( _get_quot_rem (2 , &U _num -> -> 60 `i `uc `uc ]
[; ;My_header\My_RTCC.h: 177: ct->hh = get_quot_rem(&num, 24);
"177
[e = . *U _ct 2 -> ( _get_quot_rem (2 , &U _num -> -> 24 `i `uc `uc ]
[; ;My_header\My_RTCC.h: 181: day = num;
"181
[e = _day -> _num `ui ]
[; ;My_header\My_RTCC.h: 182: day_since_epoch = day;
"182
[e = _day_since_epoch _day ]
[; ;My_header\My_RTCC.h: 184: num += 6;
"184
[e =+ _num -> -> -> 6 `i `l `ul ]
[; ;My_header\My_RTCC.h: 185: ct->EE = get_quot_rem(&num, 7);
"185
[e = . *U _ct 3 -> ( _get_quot_rem (2 , &U _num -> -> 7 `i `uc `uc ]
[; ;My_header\My_RTCC.h: 194: while (day >= month_length(year, month)) {
"194
[e $U 1433  ]
[e :U 1434 ]
{
[; ;My_header\My_RTCC.h: 195: LATB2 = 1;
"195
[e = _LATB2 -> -> 1 `i `b ]
[; ;My_header\My_RTCC.h: 196: day = day - month_length(year, month);
"196
[e = _day - _day -> ( _month_length (2 , _year _month `ui ]
[; ;My_header\My_RTCC.h: 197: if (month == 12) {
"197
[e $ ! == -> _month `i -> 12 `i 1436  ]
{
[; ;My_header\My_RTCC.h: 198: month = 1;
"198
[e = _month -> -> 1 `i `uc ]
[; ;My_header\My_RTCC.h: 199: year++;
"199
[e ++ _year -> -> 1 `i `uc ]
[; ;My_header\My_RTCC.h: 201: if (year >= 100) {
"201
[e $ ! >= -> _year `i -> 100 `i 1437  ]
{
[; ;My_header\My_RTCC.h: 202: *ep -= 3155760000;
"202
[e =- *U _ep -> -1139207296 `ul ]
[; ;My_header\My_RTCC.h: 203: year = 0;
"203
[e = _year -> -> 0 `i `uc ]
"204
}
[e :U 1437 ]
"205
}
[; ;My_header\My_RTCC.h: 204: }
[; ;My_header\My_RTCC.h: 205: } else {
[e $U 1438  ]
[e :U 1436 ]
{
[; ;My_header\My_RTCC.h: 206: month++;
"206
[e ++ _month -> -> 1 `i `uc ]
"207
}
[e :U 1438 ]
[; ;My_header\My_RTCC.h: 207: }
[; ;My_header\My_RTCC.h: 208: month_cache = month;
"208
[e = F9920 _month ]
[; ;My_header\My_RTCC.h: 209: year_cache = year;
"209
[e = F9921 _year ]
"210
}
[e :U 1433 ]
"194
[e $ >= _day -> ( _month_length (2 , _year _month `ui 1434  ]
[e :U 1435 ]
[; ;My_header\My_RTCC.h: 210: }
[; ;My_header\My_RTCC.h: 211: day_cache = day_since_epoch - day;
"211
[e = F9919 - _day_since_epoch _day ]
[; ;My_header\My_RTCC.h: 212: day++;
"212
[e ++ _day -> -> 1 `i `ui ]
[; ;My_header\My_RTCC.h: 214: ct->YY = year;
"214
[e = . *U _ct 6 _year ]
[; ;My_header\My_RTCC.h: 215: ct->MM = month;
"215
[e = . *U _ct 5 _month ]
[; ;My_header\My_RTCC.h: 216: ct->DD = day;
"216
[e = . *U _ct 4 -> _day `uc ]
[; ;My_header\My_RTCC.h: 217: }
"217
[e :UE 1432 ]
}
"219
[v _caltime_to_epoch `(v ~T0 @X0 1 ef2`*S1421`*ul ]
{
[; ;My_header\My_RTCC.h: 219: void caltime_to_epoch(caltime_t *ct, epoch_t *ep) {
[e :U _caltime_to_epoch ]
[v _ct `*S1421 ~T0 @X0 1 r1 ]
[v _ep `*ul ~T0 @X0 1 r2 ]
[f ]
"220
[v _epoch `ul ~T0 @X0 1 a ]
[; ;My_header\My_RTCC.h: 220: epoch_t epoch = 0;
[e = _epoch -> -> -> 0 `i `l `ul ]
[; ;My_header\My_RTCC.h: 221: for (uint8_t year = 0; year < ct->YY; year++) {
"221
{
[v _year `uc ~T0 @X0 1 a ]
[e = _year -> -> 0 `i `uc ]
[e $U 1443  ]
[e :U 1440 ]
{
[; ;My_header\My_RTCC.h: 222: for (uint8_t month = 1; month <= 12; month++) {
"222
{
[v _month `uc ~T0 @X0 1 a ]
[e = _month -> -> 1 `i `uc ]
[e $ <= -> _month `i -> 12 `i 1444  ]
[e $U 1445  ]
[e :U 1444 ]
{
[; ;My_header\My_RTCC.h: 223: epoch += ((epoch_t)60*60*24) * month_length(year, month);
"223
[e =+ _epoch * * * -> -> 60 `i `ul -> -> -> 60 `i `l `ul -> -> -> 24 `i `l `ul -> ( _month_length (2 , _year _month `ul ]
"224
}
"222
[e ++ _month -> -> 1 `i `uc ]
[e $ <= -> _month `i -> 12 `i 1444  ]
[e :U 1445 ]
"224
}
"225
}
"221
[e ++ _year -> -> 1 `i `uc ]
[e :U 1443 ]
[e $ < -> _year `i -> . *U _ct 6 `i 1440  ]
[e :U 1441 ]
"225
}
[; ;My_header\My_RTCC.h: 224: }
[; ;My_header\My_RTCC.h: 225: }
[; ;My_header\My_RTCC.h: 226: for (uint8_t month = 1; month < ct->MM; month++) {
"226
{
[v _month `uc ~T0 @X0 1 a ]
[e = _month -> -> 1 `i `uc ]
[e $U 1450  ]
[e :U 1447 ]
{
[; ;My_header\My_RTCC.h: 227: epoch += ((epoch_t)60*60*24) * month_length(ct->YY, month);
"227
[e =+ _epoch * * * -> -> 60 `i `ul -> -> -> 60 `i `l `ul -> -> -> 24 `i `l `ul -> ( _month_length (2 , . *U _ct 6 _month `ul ]
"228
}
"226
[e ++ _month -> -> 1 `i `uc ]
[e :U 1450 ]
[e $ < -> _month `i -> . *U _ct 5 `i 1447  ]
[e :U 1448 ]
"228
}
[; ;My_header\My_RTCC.h: 228: }
[; ;My_header\My_RTCC.h: 229: epoch += ((epoch_t)60*60*24) * (ct->DD - 1);
"229
[e =+ _epoch * * * -> -> 60 `i `ul -> -> -> 60 `i `l `ul -> -> -> 24 `i `l `ul -> -> - -> . *U _ct 4 `i -> 1 `i `l `ul ]
[; ;My_header\My_RTCC.h: 230: epoch += ((epoch_t)60*60) * ct->hh;
"230
[e =+ _epoch * * -> -> 60 `i `ul -> -> -> 60 `i `l `ul -> . *U _ct 2 `ul ]
[; ;My_header\My_RTCC.h: 231: epoch += ((epoch_t)60) * ct->mm;
"231
[e =+ _epoch * -> -> 60 `i `ul -> . *U _ct 1 `ul ]
[; ;My_header\My_RTCC.h: 232: epoch += ct->ss;
"232
[e =+ _epoch -> . *U _ct 0 `ul ]
[; ;My_header\My_RTCC.h: 234: *ep = epoch;
"234
[e = *U _ep _epoch ]
[; ;My_header\My_RTCC.h: 235: }
"235
[e :UE 1439 ]
}
"237
[v _RTCC_from_RTCC `(v ~T0 @X0 1 ef2`*S1421`*ul ]
{
[; ;My_header\My_RTCC.h: 237: void RTCC_from_RTCC(caltime_t *ct, epoch_t *ep) {
[e :U _RTCC_from_RTCC ]
[v _ct `*S1421 ~T0 @X0 1 r1 ]
[v _ep `*ul ~T0 @X0 1 r2 ]
[f ]
[; ;My_header\My_RTCC.h: 238: RTCC_to_caltime(ct);
"238
[e ( _RTCC_to_caltime (1 _ct ]
[; ;My_header\My_RTCC.h: 239: caltime_to_epoch(ct, ep);
"239
[e ( _caltime_to_epoch (2 , _ct _ep ]
[; ;My_header\My_RTCC.h: 240: }
"240
[e :UE 1451 ]
}
"242
[v _RTCC_from_caltime `(v ~T0 @X0 1 ef2`*S1421`*ul ]
{
[; ;My_header\My_RTCC.h: 242: void RTCC_from_caltime(caltime_t *ct, epoch_t *ep) {
[e :U _RTCC_from_caltime ]
[v _ct `*S1421 ~T0 @X0 1 r1 ]
[v _ep `*ul ~T0 @X0 1 r2 ]
[f ]
[; ;My_header\My_RTCC.h: 243: caltime_to_RTCC(ct);
"243
[e ( _caltime_to_RTCC (1 _ct ]
[; ;My_header\My_RTCC.h: 244: caltime_to_epoch(ct, ep);
"244
[e ( _caltime_to_epoch (2 , _ct _ep ]
[; ;My_header\My_RTCC.h: 245: }
"245
[e :UE 1452 ]
}
"247
[v _RTCC_from_epoch `(v ~T0 @X0 1 ef2`*S1421`*ul ]
{
[; ;My_header\My_RTCC.h: 247: void RTCC_from_epoch(caltime_t *ct, epoch_t *ep) {
[e :U _RTCC_from_epoch ]
[v _ct `*S1421 ~T0 @X0 1 r1 ]
[v _ep `*ul ~T0 @X0 1 r2 ]
[f ]
[; ;My_header\My_RTCC.h: 248: epoch_to_caltime(ct, ep);
"248
[e ( _epoch_to_caltime (2 , _ct _ep ]
[; ;My_header\My_RTCC.h: 249: caltime_to_RTCC(ct);
"249
[e ( _caltime_to_RTCC (1 _ct ]
[; ;My_header\My_RTCC.h: 250: }
"250
[e :UE 1453 ]
}
"254
[v _display_dec `(v ~T0 @X0 1 ef2`uc`uc ]
{
[; ;My_header\My_RTCC.h: 254: void display_dec(uint8_t dec, uint8_t edit) {
[e :U _display_dec ]
[v _dec `uc ~T0 @X0 1 r1 ]
[v _edit `uc ~T0 @X0 1 r2 ]
[f ]
"255
[v _str `uc ~T0 @X0 -> 10 `i a ]
[; ;My_header\My_RTCC.h: 255: uint8_t str[10];
[; ;My_header\My_RTCC.h: 256: utoa(&str, dec, 2);
"256
[e ( _utoa (3 , , &U _str -> _dec `ui -> -> 2 `i `uc ]
[; ;My_header\My_RTCC.h: 257: if (edit && RTCCFGbits.HALFSEC)I2C_LCD_Puts("  ");
"257
[e $ ! && != -> _edit `i -> -> -> 0 `i `uc `i != -> . . _RTCCFGbits 0 3 `i -> -> -> 0 `i `Vuc `i 1455  ]
[e ( _I2C_LCD_Puts (1 :s 15C ]
[e $U 1456  ]
"258
[e :U 1455 ]
[; ;My_header\My_RTCC.h: 258: else I2C_LCD_Puts(str);
[e ( _I2C_LCD_Puts (1 -> &U _str `*Cuc ]
[e :U 1456 ]
[; ;My_header\My_RTCC.h: 259: }
"259
[e :UE 1454 ]
}
"261
[v _display_time `(v ~T0 @X0 1 ef2`*S1421`*ul ]
{
[; ;My_header\My_RTCC.h: 261: void display_time(caltime_t *ct, epoch_t *ep) {
[e :U _display_time ]
[v _ct `*S1421 ~T0 @X0 1 r1 ]
[v _ep `*ul ~T0 @X0 1 r2 ]
[f ]
[; ;My_header\My_RTCC.h: 262: RTCC_from_RTCC(ct, ep);
"262
[e ( _RTCC_from_RTCC (2 , _ct _ep ]
[; ;My_header\My_RTCC.h: 264: I2C_LCD_SetCursor(0, 0);
"264
[e ( _I2C_LCD_SetCursor (2 , -> -> 0 `i `uc -> -> 0 `i `uc ]
[; ;My_header\My_RTCC.h: 265: display_dec(ct->YY, edit_flag.flag.YY);
"265
[e ( _display_dec (2 , . *U _ct 6 . . . _edit_flag 0 1 5 ]
[; ;My_header\My_RTCC.h: 266: I2C_LCD_Putc('/');
"266
[e ( _I2C_LCD_Putc (1 -> -> 47 `ui `uc ]
[; ;My_header\My_RTCC.h: 267: display_dec(ct->MM, edit_flag.flag.MM);
"267
[e ( _display_dec (2 , . *U _ct 5 . . . _edit_flag 0 1 4 ]
[; ;My_header\My_RTCC.h: 268: I2C_LCD_Putc('/');
"268
[e ( _I2C_LCD_Putc (1 -> -> 47 `ui `uc ]
[; ;My_header\My_RTCC.h: 269: display_dec(ct->DD, edit_flag.flag.DD);
"269
[e ( _display_dec (2 , . *U _ct 4 . . . _edit_flag 0 1 3 ]
[; ;My_header\My_RTCC.h: 270: I2C_LCD_Putc('/');
"270
[e ( _I2C_LCD_Putc (1 -> -> 47 `ui `uc ]
[; ;My_header\My_RTCC.h: 271: I2C_LCD_Puts(weekday_char[ct->EE]);
"271
[e ( _I2C_LCD_Puts (1 *U + &U _weekday_char * -> . *U _ct 3 `ux -> -> # *U &U _weekday_char `ui `ux ]
[; ;My_header\My_RTCC.h: 273: I2C_LCD_SetCursor(0, 1);
"273
[e ( _I2C_LCD_SetCursor (2 , -> -> 0 `i `uc -> -> 1 `i `uc ]
[; ;My_header\My_RTCC.h: 274: display_dec(ct->hh, edit_flag.flag.hh);
"274
[e ( _display_dec (2 , . *U _ct 2 . . . _edit_flag 0 1 2 ]
[; ;My_header\My_RTCC.h: 275: if (colon) I2C_LCD_Putc(':');
"275
[e $ ! != -> _colon `i -> -> -> 0 `i `uc `i 1458  ]
[e ( _I2C_LCD_Putc (1 -> -> 58 `ui `uc ]
[e $U 1459  ]
"277
[e :U 1458 ]
[; ;My_header\My_RTCC.h: 277: else I2C_LCD_Putc(' ');
[e ( _I2C_LCD_Putc (1 -> -> 32 `ui `uc ]
[e :U 1459 ]
[; ;My_header\My_RTCC.h: 278: display_dec(ct->mm, edit_flag.flag.mm);
"278
[e ( _display_dec (2 , . *U _ct 1 . . . _edit_flag 0 1 1 ]
[; ;My_header\My_RTCC.h: 279: I2C_LCD_Putc('-');
"279
[e ( _I2C_LCD_Putc (1 -> -> 45 `ui `uc ]
[; ;My_header\My_RTCC.h: 280: display_dec(ct->ss, edit_flag.flag.ss);
"280
[e ( _display_dec (2 , . *U _ct 0 . . . _edit_flag 0 1 0 ]
[; ;My_header\My_RTCC.h: 281: }
"281
[e :UE 1457 ]
}
"285
[v _RTCC_time_set_toggle `(v ~T0 @X0 1 ef ]
{
[; ;My_header\My_RTCC.h: 285: void RTCC_time_set_toggle(void) {
[e :U _RTCC_time_set_toggle ]
[f ]
[; ;My_header\My_RTCC.h: 286: if (edit_flag.flags) {
"286
[e $ ! != -> . . _edit_flag 0 0 `i -> -> -> 0 `i `uc `i 1461  ]
{
[; ;My_header\My_RTCC.h: 287: edit_flag.flags = 0;
"287
[e = . . _edit_flag 0 0 -> -> 0 `i `uc ]
"288
}
[; ;My_header\My_RTCC.h: 288: } else {
[e $U 1462  ]
[e :U 1461 ]
{
[; ;My_header\My_RTCC.h: 289: edit_flag.flag.ss = 1;
"289
[e = . . . _edit_flag 0 1 0 -> -> 1 `i `uc ]
"290
}
[e :U 1462 ]
[; ;My_header\My_RTCC.h: 290: }
[; ;My_header\My_RTCC.h: 291: }
"291
[e :UE 1460 ]
}
"293
[v _RTCC_time_set_cursor `(v ~T0 @X0 1 ef ]
{
[; ;My_header\My_RTCC.h: 293: void RTCC_time_set_cursor(void) {
[e :U _RTCC_time_set_cursor ]
[f ]
[; ;My_header\My_RTCC.h: 294: if (edit_flag.flag.ss)edit_flag.flags = 0x02;
"294
[e $ ! != -> . . . _edit_flag 0 1 0 `i -> -> -> 0 `i `uc `i 1464  ]
[e = . . _edit_flag 0 0 -> -> 2 `i `uc ]
[e $U 1465  ]
"295
[e :U 1464 ]
[; ;My_header\My_RTCC.h: 295: else if (edit_flag.flag.mm)edit_flag.flags = 0x04;
[e $ ! != -> . . . _edit_flag 0 1 1 `i -> -> -> 0 `i `uc `i 1466  ]
[e = . . _edit_flag 0 0 -> -> 4 `i `uc ]
[e $U 1467  ]
"296
[e :U 1466 ]
[; ;My_header\My_RTCC.h: 296: else if (edit_flag.flag.hh)edit_flag.flags = 0x08;
[e $ ! != -> . . . _edit_flag 0 1 2 `i -> -> -> 0 `i `uc `i 1468  ]
[e = . . _edit_flag 0 0 -> -> 8 `i `uc ]
[e $U 1469  ]
"297
[e :U 1468 ]
[; ;My_header\My_RTCC.h: 297: else if (edit_flag.flag.DD)edit_flag.flags = 0x10;
[e $ ! != -> . . . _edit_flag 0 1 3 `i -> -> -> 0 `i `uc `i 1470  ]
[e = . . _edit_flag 0 0 -> -> 16 `i `uc ]
[e $U 1471  ]
"298
[e :U 1470 ]
[; ;My_header\My_RTCC.h: 298: else if (edit_flag.flag.MM)edit_flag.flags = 0x20;
[e $ ! != -> . . . _edit_flag 0 1 4 `i -> -> -> 0 `i `uc `i 1472  ]
[e = . . _edit_flag 0 0 -> -> 32 `i `uc ]
[e $U 1473  ]
"299
[e :U 1472 ]
[; ;My_header\My_RTCC.h: 299: else if (edit_flag.flag.YY)edit_flag.flags = 0x01;
[e $ ! != -> . . . _edit_flag 0 1 5 `i -> -> -> 0 `i `uc `i 1474  ]
[e = . . _edit_flag 0 0 -> -> 1 `i `uc ]
[e :U 1474 ]
"300
[e :U 1473 ]
[e :U 1471 ]
[e :U 1469 ]
[e :U 1467 ]
[e :U 1465 ]
[; ;My_header\My_RTCC.h: 300: }
[e :UE 1463 ]
}
"302
[v _RTCC_time_set_inc `(v ~T0 @X0 1 ef2`*S1421`*ul ]
{
[; ;My_header\My_RTCC.h: 302: void RTCC_time_set_inc(caltime_t *ct, epoch_t *ep) {
[e :U _RTCC_time_set_inc ]
[v _ct `*S1421 ~T0 @X0 1 r1 ]
[v _ep `*ul ~T0 @X0 1 r2 ]
[f ]
[; ;My_header\My_RTCC.h: 303: RTCC_from_RTCC(ct, ep);
"303
[e ( _RTCC_from_RTCC (2 , _ct _ep ]
[; ;My_header\My_RTCC.h: 304: if (edit_flag.flag.ss) *ep += 1;
"304
[e $ ! != -> . . . _edit_flag 0 1 0 `i -> -> -> 0 `i `uc `i 1476  ]
[e =+ *U _ep -> -> -> 1 `i `l `ul ]
[e :U 1476 ]
[; ;My_header\My_RTCC.h: 305: if (edit_flag.flag.mm) *ep += ((epoch_t)60);
"305
[e $ ! != -> . . . _edit_flag 0 1 1 `i -> -> -> 0 `i `uc `i 1477  ]
[e =+ *U _ep -> -> 60 `i `ul ]
[e :U 1477 ]
[; ;My_header\My_RTCC.h: 306: if (edit_flag.flag.hh) *ep += ((epoch_t)60*60);
"306
[e $ ! != -> . . . _edit_flag 0 1 2 `i -> -> -> 0 `i `uc `i 1478  ]
[e =+ *U _ep * -> -> 60 `i `ul -> -> -> 60 `i `l `ul ]
[e :U 1478 ]
[; ;My_header\My_RTCC.h: 307: if (edit_flag.flag.DD) *ep += ((epoch_t)60*60*24);
"307
[e $ ! != -> . . . _edit_flag 0 1 3 `i -> -> -> 0 `i `uc `i 1479  ]
[e =+ *U _ep * * -> -> 60 `i `ul -> -> -> 60 `i `l `ul -> -> -> 24 `i `l `ul ]
[e :U 1479 ]
[; ;My_header\My_RTCC.h: 308: if (edit_flag.flag.MM) *ep += ((epoch_t)60*60*24) * month_length(ct->YY, ct->MM);
"308
[e $ ! != -> . . . _edit_flag 0 1 4 `i -> -> -> 0 `i `uc `i 1480  ]
[e =+ *U _ep * * * -> -> 60 `i `ul -> -> -> 60 `i `l `ul -> -> -> 24 `i `l `ul -> ( _month_length (2 , . *U _ct 6 . *U _ct 5 `ul ]
[e :U 1480 ]
[; ;My_header\My_RTCC.h: 309: if (edit_flag.flag.YY) {
"309
[e $ ! != -> . . . _edit_flag 0 1 5 `i -> -> -> 0 `i `uc `i 1481  ]
{
[; ;My_header\My_RTCC.h: 310: for (uint8_t i = ct->MM; i <= 12; i++) {
"310
{
[v _i `uc ~T0 @X0 1 a ]
[e = _i . *U _ct 5 ]
[e $ <= -> _i `i -> 12 `i 1482  ]
[e $U 1483  ]
[e :U 1482 ]
{
[; ;My_header\My_RTCC.h: 311: *ep += ((epoch_t)60*60*24) * month_length(ct->YY, i);
"311
[e =+ *U _ep * * * -> -> 60 `i `ul -> -> -> 60 `i `l `ul -> -> -> 24 `i `l `ul -> ( _month_length (2 , . *U _ct 6 _i `ul ]
"312
}
"310
[e ++ _i -> -> 1 `i `uc ]
[e $ <= -> _i `i -> 12 `i 1482  ]
[e :U 1483 ]
"312
}
[; ;My_header\My_RTCC.h: 312: }
[; ;My_header\My_RTCC.h: 313: for (uint8_t i = 1; i < ct->MM; i++) {
"313
{
[v _i `uc ~T0 @X0 1 a ]
[e = _i -> -> 1 `i `uc ]
[e $U 1488  ]
[e :U 1485 ]
{
[; ;My_header\My_RTCC.h: 314: *ep += ((epoch_t)60*60*24) * month_length(ct->YY + 1, i);
"314
[e =+ *U _ep * * * -> -> 60 `i `ul -> -> -> 60 `i `l `ul -> -> -> 24 `i `l `ul -> ( _month_length (2 , -> + -> . *U _ct 6 `i -> 1 `i `uc _i `ul ]
"315
}
"313
[e ++ _i -> -> 1 `i `uc ]
[e :U 1488 ]
[e $ < -> _i `i -> . *U _ct 5 `i 1485  ]
[e :U 1486 ]
"315
}
"316
}
[e :U 1481 ]
[; ;My_header\My_RTCC.h: 315: }
[; ;My_header\My_RTCC.h: 316: }
[; ;My_header\My_RTCC.h: 318: if (*ep >= 3155760000)*ep -= 3155760000;
"318
[e $ ! >= *U _ep -> -1139207296 `ul 1489  ]
[e =- *U _ep -> -1139207296 `ul ]
[e :U 1489 ]
[; ;My_header\My_RTCC.h: 319: RTCC_from_epoch(&caltime_now, &epoch_now);
"319
[e ( _RTCC_from_epoch (2 , &U _caltime_now &U _epoch_now ]
[; ;My_header\My_RTCC.h: 320: time_change_flag = 1;
"320
[e = _time_change_flag -> -> 1 `i `uc ]
[; ;My_header\My_RTCC.h: 321: }
"321
[e :UE 1475 ]
}
"323
[v _RTCC_time_set_dec `(v ~T0 @X0 1 ef2`*S1421`*ul ]
{
[; ;My_header\My_RTCC.h: 323: void RTCC_time_set_dec(caltime_t *ct, epoch_t *ep) {
[e :U _RTCC_time_set_dec ]
[v _ct `*S1421 ~T0 @X0 1 r1 ]
[v _ep `*ul ~T0 @X0 1 r2 ]
[f ]
[; ;My_header\My_RTCC.h: 324: RTCC_from_RTCC(ct, ep);
"324
[e ( _RTCC_from_RTCC (2 , _ct _ep ]
[; ;My_header\My_RTCC.h: 325: if (edit_flag.flag.ss) *ep -= 1;
"325
[e $ ! != -> . . . _edit_flag 0 1 0 `i -> -> -> 0 `i `uc `i 1491  ]
[e =- *U _ep -> -> -> 1 `i `l `ul ]
[e :U 1491 ]
[; ;My_header\My_RTCC.h: 326: if (edit_flag.flag.mm) *ep -= ((epoch_t)60);
"326
[e $ ! != -> . . . _edit_flag 0 1 1 `i -> -> -> 0 `i `uc `i 1492  ]
[e =- *U _ep -> -> 60 `i `ul ]
[e :U 1492 ]
[; ;My_header\My_RTCC.h: 327: if (edit_flag.flag.hh) *ep -= ((epoch_t)60*60);
"327
[e $ ! != -> . . . _edit_flag 0 1 2 `i -> -> -> 0 `i `uc `i 1493  ]
[e =- *U _ep * -> -> 60 `i `ul -> -> -> 60 `i `l `ul ]
[e :U 1493 ]
[; ;My_header\My_RTCC.h: 328: if (edit_flag.flag.DD) *ep -= ((epoch_t)60*60*24);
"328
[e $ ! != -> . . . _edit_flag 0 1 3 `i -> -> -> 0 `i `uc `i 1494  ]
[e =- *U _ep * * -> -> 60 `i `ul -> -> -> 60 `i `l `ul -> -> -> 24 `i `l `ul ]
[e :U 1494 ]
[; ;My_header\My_RTCC.h: 329: if (edit_flag.flag.MM) *ep -= ((epoch_t)60*60*24) * month_length(ct->YY, ct->MM);
"329
[e $ ! != -> . . . _edit_flag 0 1 4 `i -> -> -> 0 `i `uc `i 1495  ]
[e =- *U _ep * * * -> -> 60 `i `ul -> -> -> 60 `i `l `ul -> -> -> 24 `i `l `ul -> ( _month_length (2 , . *U _ct 6 . *U _ct 5 `ul ]
[e :U 1495 ]
[; ;My_header\My_RTCC.h: 330: if (edit_flag.flag.YY) {
"330
[e $ ! != -> . . . _edit_flag 0 1 5 `i -> -> -> 0 `i `uc `i 1496  ]
{
[; ;My_header\My_RTCC.h: 331: for (uint8_t i = ct->MM; i >= 1; i--) {
"331
{
[v _i `uc ~T0 @X0 1 a ]
[e = _i . *U _ct 5 ]
[e $ >= -> _i `i -> 1 `i 1497  ]
[e $U 1498  ]
[e :U 1497 ]
{
[; ;My_header\My_RTCC.h: 332: *ep -= ((epoch_t)60*60*24) * month_length(ct->YY, i);
"332
[e =- *U _ep * * * -> -> 60 `i `ul -> -> -> 60 `i `l `ul -> -> -> 24 `i `l `ul -> ( _month_length (2 , . *U _ct 6 _i `ul ]
"333
}
"331
[e -- _i -> -> 1 `i `uc ]
[e $ >= -> _i `i -> 1 `i 1497  ]
[e :U 1498 ]
"333
}
[; ;My_header\My_RTCC.h: 333: }
[; ;My_header\My_RTCC.h: 334: for (uint8_t i = 12; i > ct->MM; i--) {
"334
{
[v _i `uc ~T0 @X0 1 a ]
[e = _i -> -> 12 `i `uc ]
[e $U 1503  ]
[e :U 1500 ]
{
[; ;My_header\My_RTCC.h: 335: *ep -= ((epoch_t)60*60*24) * month_length(ct->YY - 1, i);
"335
[e =- *U _ep * * * -> -> 60 `i `ul -> -> -> 60 `i `l `ul -> -> -> 24 `i `l `ul -> ( _month_length (2 , -> - -> . *U _ct 6 `i -> 1 `i `uc _i `ul ]
"336
}
"334
[e -- _i -> -> 1 `i `uc ]
[e :U 1503 ]
[e $ > -> _i `i -> . *U _ct 5 `i 1500  ]
[e :U 1501 ]
"336
}
"337
}
[e :U 1496 ]
[; ;My_header\My_RTCC.h: 336: }
[; ;My_header\My_RTCC.h: 337: }
[; ;My_header\My_RTCC.h: 339: if (*ep >= 3155760000)*ep += 3155760000;
"339
[e $ ! >= *U _ep -> -1139207296 `ul 1504  ]
[e =+ *U _ep -> -1139207296 `ul ]
[e :U 1504 ]
[; ;My_header\My_RTCC.h: 340: RTCC_from_epoch(&caltime_now, &epoch_now);
"340
[e ( _RTCC_from_epoch (2 , &U _caltime_now &U _epoch_now ]
[; ;My_header\My_RTCC.h: 341: time_change_flag = 1;
"341
[e = _time_change_flag -> -> 1 `i `uc ]
[; ;My_header\My_RTCC.h: 342: }
"342
[e :UE 1490 ]
}
"344
[v _RTCC_time_set `(v ~T0 @X0 1 ef3`*S1352`*S1352`*S1352 ]
{
[; ;My_header\My_RTCC.h: 344: void RTCC_time_set(button_t *mode, button_t *cnt_inc, button_t *cnt_dec) {
[e :U _RTCC_time_set ]
[v _mode `*S1352 ~T0 @X0 1 r1 ]
[v _cnt_inc `*S1352 ~T0 @X0 1 r2 ]
[v _cnt_dec `*S1352 ~T0 @X0 1 r3 ]
[f ]
[; ;My_header\My_RTCC.h: 345: if (mode->flag.long_holding_3) {
"345
[e $ ! != -> . . . *U _mode 1 1 11 `i -> -> -> 0 `i `uc `i 1506  ]
{
[; ;My_header\My_RTCC.h: 346: mode->flag.long_holding_3 = 0;
"346
[e = . . . *U _mode 1 1 11 -> -> 0 `i `uc ]
[; ;My_header\My_RTCC.h: 347: RTCC_time_set_toggle();
"347
[e ( _RTCC_time_set_toggle ..  ]
[; ;My_header\My_RTCC.h: 348: mode->flags = 0;
"348
[e = . . *U _mode 1 0 -> -> 0 `i `ui ]
[; ;My_header\My_RTCC.h: 349: cnt_inc->flags = 0;
"349
[e = . . *U _cnt_inc 1 0 -> -> 0 `i `ui ]
[; ;My_header\My_RTCC.h: 350: cnt_dec->flags = 0;
"350
[e = . . *U _cnt_dec 1 0 -> -> 0 `i `ui ]
"351
}
[e :U 1506 ]
[; ;My_header\My_RTCC.h: 351: }
[; ;My_header\My_RTCC.h: 352: if (edit_flag.flags) {
"352
[e $ ! != -> . . _edit_flag 0 0 `i -> -> -> 0 `i `uc `i 1507  ]
{
[; ;My_header\My_RTCC.h: 353: if (mode->flag.press) {
"353
[e $ ! != -> . . . *U _mode 1 1 0 `i -> -> -> 0 `i `uc `i 1508  ]
{
[; ;My_header\My_RTCC.h: 354: mode->flag.press = 0;
"354
[e = . . . *U _mode 1 1 0 -> -> 0 `i `uc ]
[; ;My_header\My_RTCC.h: 355: RTCC_time_set_cursor();
"355
[e ( _RTCC_time_set_cursor ..  ]
"356
}
[e :U 1508 ]
[; ;My_header\My_RTCC.h: 356: }
[; ;My_header\My_RTCC.h: 357: if (cnt_inc->flag.press) {
"357
[e $ ! != -> . . . *U _cnt_inc 1 1 0 `i -> -> -> 0 `i `uc `i 1509  ]
{
[; ;My_header\My_RTCC.h: 358: cnt_inc->flag.press = 0;
"358
[e = . . . *U _cnt_inc 1 1 0 -> -> 0 `i `uc ]
[; ;My_header\My_RTCC.h: 359: RTCC_time_set_inc(&caltime_now, &epoch_now);
"359
[e ( _RTCC_time_set_inc (2 , &U _caltime_now &U _epoch_now ]
"360
}
[e :U 1509 ]
[; ;My_header\My_RTCC.h: 360: }
[; ;My_header\My_RTCC.h: 361: if (cnt_dec->flag.press) {
"361
[e $ ! != -> . . . *U _cnt_dec 1 1 0 `i -> -> -> 0 `i `uc `i 1510  ]
{
[; ;My_header\My_RTCC.h: 362: cnt_dec->flag.press = 0;
"362
[e = . . . *U _cnt_dec 1 1 0 -> -> 0 `i `uc ]
[; ;My_header\My_RTCC.h: 363: RTCC_time_set_dec(&caltime_now, &epoch_now);
"363
[e ( _RTCC_time_set_dec (2 , &U _caltime_now &U _epoch_now ]
"364
}
[e :U 1510 ]
"365
}
[e :U 1507 ]
[; ;My_header\My_RTCC.h: 364: }
[; ;My_header\My_RTCC.h: 365: }
[; ;My_header\My_RTCC.h: 366: }
"366
[e :UE 1505 ]
}
"368
[v _RTCC_loop `(v ~T0 @X0 1 ef ]
{
[; ;My_header\My_RTCC.h: 368: void RTCC_loop(void) {
[e :U _RTCC_loop ]
[f ]
"369
[v F9987 `uc ~T0 @X0 1 s prev_halfsec ]
[; ;My_header\My_RTCC.h: 369: static uint8_t prev_halfsec;
[; ;My_header\My_RTCC.h: 370: if (RTCCFGbits.HALFSEC != prev_halfsec) {
"370
[e $ ! != -> . . _RTCCFGbits 0 3 `i -> F9987 `i 1512  ]
{
[; ;My_header\My_RTCC.h: 371: prev_halfsec = RTCCFGbits.HALFSEC;
"371
[e = F9987 . . _RTCCFGbits 0 3 ]
[; ;My_header\My_RTCC.h: 372: colon = RTCCFGbits.HALFSEC;
"372
[e = _colon . . _RTCCFGbits 0 3 ]
[; ;My_header\My_RTCC.h: 373: if (!RTCCFGbits.HALFSEC) {
"373
[e $ ! ! != -> . . _RTCCFGbits 0 3 `i -> -> -> 0 `i `Vuc `i 1513  ]
{
[; ;My_header\My_RTCC.h: 374: epoch_now++;
"374
[e ++ _epoch_now -> -> -> 1 `i `l `ul ]
[; ;My_header\My_RTCC.h: 375: if (epoch_now >= 3155760000)epoch_now -= 3155760000;
"375
[e $ ! >= _epoch_now -> -1139207296 `ul 1514  ]
[e =- _epoch_now -> -1139207296 `ul ]
[e :U 1514 ]
"376
}
[e :U 1513 ]
[; ;My_header\My_RTCC.h: 376: }
[; ;My_header\My_RTCC.h: 377: time_change_flag = 1;
"377
[e = _time_change_flag -> -> 1 `i `uc ]
"378
}
[e :U 1512 ]
[; ;My_header\My_RTCC.h: 378: }
[; ;My_header\My_RTCC.h: 379: }
"379
[e :UE 1511 ]
}
"42 PIC18F27J53-RTCC01.c
[v _sw `S1352 ~T0 @X0 1 e ]
[; ;PIC18F27J53-RTCC01.c: 42: button_t sw;
"43
[v _display_flag `uc ~T0 @X0 1 e ]
[; ;PIC18F27J53-RTCC01.c: 43: uint8_t display_flag;
"44
[v _rx_flag `uc ~T0 @X0 1 e ]
[; ;PIC18F27J53-RTCC01.c: 44: uint8_t rx_flag;
"45
[v _rx_buf `S1282 ~T0 @X0 1 e ]
[; ;PIC18F27J53-RTCC01.c: 45: ringbuf_t rx_buf;
"47
[v _judgement `(v ~T0 @X0 1 ef1`uc ]
{
[; ;PIC18F27J53-RTCC01.c: 47: void judgement(uint8_t ascii) {
[e :U _judgement ]
[v _ascii `uc ~T0 @X0 1 r1 ]
[f ]
"48
[v _i `uc ~T0 @X0 1 a ]
[; ;PIC18F27J53-RTCC01.c: 48: uint8_t i;
[; ;PIC18F27J53-RTCC01.c: 49: tx_sends(cursor_down);
"49
[e ( _tx_sends (1 -> &U _cursor_down `*Cuc ]
[; ;PIC18F27J53-RTCC01.c: 50: for (i = 0; i < ringbuf_num(&rx_buf); i++) tx_sends(cursor_right);
"50
{
[e = _i -> -> 0 `i `uc ]
[e $U 1519  ]
[e :U 1516 ]
[e ( _tx_sends (1 -> &U _cursor_right `*Cuc ]
[e ++ _i -> -> 1 `i `uc ]
[e :U 1519 ]
[e $ < -> _i `i -> ( _ringbuf_num (1 &U _rx_buf `i 1516  ]
[e :U 1517 ]
}
[; ;PIC18F27J53-RTCC01.c: 52: switch (ascii) {
"52
[e $U 1521  ]
{
[; ;PIC18F27J53-RTCC01.c: 53: case '\r':
"53
[e :U 1522 ]
[; ;PIC18F27J53-RTCC01.c: 54: rx_flag = 1;
"54
[e = _rx_flag -> -> 1 `i `uc ]
[; ;PIC18F27J53-RTCC01.c: 55: ringbuf_push(&rx_buf, '\0');
"55
[e ( _ringbuf_push (2 , &U _rx_buf -> -> 0 `ui `uc ]
[; ;PIC18F27J53-RTCC01.c: 56: tx_send(' ');
"56
[e ( _tx_send (1 -> -> 32 `ui `uc ]
[; ;PIC18F27J53-RTCC01.c: 57: break;
"57
[e $U 1520  ]
[; ;PIC18F27J53-RTCC01.c: 58: case ' ':
"58
[e :U 1523 ]
[; ;PIC18F27J53-RTCC01.c: 59: ringbuf_push(&rx_buf, '\0');
"59
[e ( _ringbuf_push (2 , &U _rx_buf -> -> 0 `ui `uc ]
[; ;PIC18F27J53-RTCC01.c: 60: tx_send(' ');
"60
[e ( _tx_send (1 -> -> 32 `ui `uc ]
[; ;PIC18F27J53-RTCC01.c: 61: tx_sends("_\b");
"61
[e ( _tx_sends (1 :s 16C ]
[; ;PIC18F27J53-RTCC01.c: 62: break;
"62
[e $U 1520  ]
[; ;PIC18F27J53-RTCC01.c: 63: case '\b':
"63
[e :U 1524 ]
[; ;PIC18F27J53-RTCC01.c: 64: ringbuf_backspace(&rx_buf);
"64
[e ( _ringbuf_backspace (1 &U _rx_buf ]
[; ;PIC18F27J53-RTCC01.c: 65: tx_sends("\b_ \b\b");
"65
[e ( _tx_sends (1 :s 17C ]
[; ;PIC18F27J53-RTCC01.c: 66: break;
"66
[e $U 1520  ]
[; ;PIC18F27J53-RTCC01.c: 67: case 0x7F:
"67
[e :U 1525 ]
[; ;PIC18F27J53-RTCC01.c: 68: for (i = 0; i < ringbuf_num(&rx_buf); i++) tx_sends("\b_ \b\b");
"68
{
[e = _i -> -> 0 `i `uc ]
[e $U 1529  ]
[e :U 1526 ]
[e ( _tx_sends (1 :s 18C ]
[e ++ _i -> -> 1 `i `uc ]
[e :U 1529 ]
[e $ < -> _i `i -> ( _ringbuf_num (1 &U _rx_buf `i 1526  ]
[e :U 1527 ]
}
[; ;PIC18F27J53-RTCC01.c: 69: ringbuf_delete(&rx_buf);
"69
[e ( _ringbuf_delete (1 &U _rx_buf ]
[; ;PIC18F27J53-RTCC01.c: 70: break;
"70
[e $U 1520  ]
[; ;PIC18F27J53-RTCC01.c: 71: default:
"71
[e :U 1530 ]
[; ;PIC18F27J53-RTCC01.c: 72: if (ascii >= ' ' && ascii <= '~') {
"72
[e $ ! && >= -> _ascii `ui -> 32 `ui <= -> _ascii `ui -> 126 `ui 1531  ]
{
[; ;PIC18F27J53-RTCC01.c: 73: ringbuf_push(&rx_buf, ascii);
"73
[e ( _ringbuf_push (2 , &U _rx_buf _ascii ]
[; ;PIC18F27J53-RTCC01.c: 74: tx_send(ascii);
"74
[e ( _tx_send (1 _ascii ]
[; ;PIC18F27J53-RTCC01.c: 75: tx_sends("_\b");
"75
[e ( _tx_sends (1 :s 19C ]
"76
}
[e :U 1531 ]
[; ;PIC18F27J53-RTCC01.c: 76: }
[; ;PIC18F27J53-RTCC01.c: 77: break;
"77
[e $U 1520  ]
"78
}
[; ;PIC18F27J53-RTCC01.c: 78: }
[e $U 1520  ]
"52
[e :U 1521 ]
[e [\ _ascii , $ -> -> 13 `ui `uc 1522
 , $ -> -> 32 `ui `uc 1523
 , $ -> -> 8 `ui `uc 1524
 , $ -> -> 127 `i `uc 1525
 1530 ]
"78
[e :U 1520 ]
[; ;PIC18F27J53-RTCC01.c: 79: if (rx_flag) {
"79
[e $ ! != -> _rx_flag `i -> -> -> 0 `i `uc `i 1532  ]
{
[; ;PIC18F27J53-RTCC01.c: 80: for (i = 0; i < ringbuf_num(&rx_buf); i++) tx_send('\b');
"80
{
[e = _i -> -> 0 `i `uc ]
[e $U 1536  ]
[e :U 1533 ]
[e ( _tx_send (1 -> -> 8 `ui `uc ]
[e ++ _i -> -> 1 `i `uc ]
[e :U 1536 ]
[e $ < -> _i `i -> ( _ringbuf_num (1 &U _rx_buf `i 1533  ]
[e :U 1534 ]
}
[; ;PIC18F27J53-RTCC01.c: 81: for (i = 0; i < ringbuf_num(&rx_buf); i++) tx_send(' ');
"81
{
[e = _i -> -> 0 `i `uc ]
[e $U 1540  ]
[e :U 1537 ]
[e ( _tx_send (1 -> -> 32 `ui `uc ]
[e ++ _i -> -> 1 `i `uc ]
[e :U 1540 ]
[e $ < -> _i `i -> ( _ringbuf_num (1 &U _rx_buf `i 1537  ]
[e :U 1538 ]
}
"82
}
[e :U 1532 ]
[; ;PIC18F27J53-RTCC01.c: 82: }
[; ;PIC18F27J53-RTCC01.c: 83: for (i = 0; i < ringbuf_num(&rx_buf); i++) tx_send('\b');
"83
{
[e = _i -> -> 0 `i `uc ]
[e $U 1544  ]
[e :U 1541 ]
[e ( _tx_send (1 -> -> 8 `ui `uc ]
[e ++ _i -> -> 1 `i `uc ]
[e :U 1544 ]
[e $ < -> _i `i -> ( _ringbuf_num (1 &U _rx_buf `i 1541  ]
[e :U 1542 ]
}
[; ;PIC18F27J53-RTCC01.c: 84: tx_sends(cursor_up);
"84
[e ( _tx_sends (1 -> &U _cursor_up `*Cuc ]
[; ;PIC18F27J53-RTCC01.c: 85: }
"85
[e :UE 1515 ]
}
[v F9997 `(v ~T0 @X0 1 tf ]
"87
[v _ISR `IF9997 ~T0 @X0 1 e ]
{
[; ;PIC18F27J53-RTCC01.c: 87: void interrupt ISR(void) {
[e :U _ISR ]
[f ]
[; ;PIC18F27J53-RTCC01.c: 88: interrupt_TXIF();
"88
[e ( _interrupt_TXIF ..  ]
[; ;PIC18F27J53-RTCC01.c: 89: if (PIR1bits.RC1IF) {
"89
[e $ ! != -> . . _PIR1bits 0 5 `i -> -> -> 0 `i `Vuc `i 1546  ]
{
[; ;PIC18F27J53-RTCC01.c: 90: PIR1bits.RC1IF = 0;
"90
[e = . . _PIR1bits 0 5 -> -> 0 `i `uc ]
"91
[v _ascii `uc ~T0 @X0 1 a ]
[; ;PIC18F27J53-RTCC01.c: 91: uint8_t ascii = RCREG1;
[e = _ascii _RCREG1 ]
[; ;PIC18F27J53-RTCC01.c: 92: judgement(ascii);
"92
[e ( _judgement (1 _ascii ]
"93
}
[e :U 1546 ]
[; ;PIC18F27J53-RTCC01.c: 93: }
[; ;PIC18F27J53-RTCC01.c: 94: if (INTCONbits.T0IF) {
"94
[e $ ! != -> . . _INTCONbits 1 2 `i -> -> -> 0 `i `Vuc `i 1547  ]
{
[; ;PIC18F27J53-RTCC01.c: 95: INTCONbits.T0IF = 0;
"95
[e = . . _INTCONbits 1 2 -> -> 0 `i `uc ]
"96
}
[e :U 1547 ]
[; ;PIC18F27J53-RTCC01.c: 96: }
[; ;PIC18F27J53-RTCC01.c: 97: if (PIR1bits.TMR1IF) {
"97
[e $ ! != -> . . _PIR1bits 0 0 `i -> -> -> 0 `i `Vuc `i 1548  ]
{
[; ;PIC18F27J53-RTCC01.c: 98: PIR1bits.TMR1IF = 0;
"98
[e = . . _PIR1bits 0 0 -> -> 0 `i `uc ]
[; ;PIC18F27J53-RTCC01.c: 99: TMR1H = 0x80;
"99
[e = _TMR1H -> -> 128 `i `uc ]
"100
}
[e :U 1548 ]
[; ;PIC18F27J53-RTCC01.c: 100: }
[; ;PIC18F27J53-RTCC01.c: 101: if (PIR2bits.TMR3IF) {
"101
[e $ ! != -> . . _PIR2bits 0 1 `i -> -> -> 0 `i `Vuc `i 1549  ]
{
[; ;PIC18F27J53-RTCC01.c: 102: PIR2bits.TMR3IF = 0;
"102
[e = . . _PIR2bits 0 1 -> -> 0 `i `uc ]
[; ;PIC18F27J53-RTCC01.c: 103: button_timer_interrupt(&sw, !PORTAbits.RA6);
"103
[e ( _button_timer_interrupt (2 , &U _sw -> -> ! != -> . . _PORTAbits 0 6 `i -> -> -> 0 `i `Vuc `i `i `uc ]
[; ;PIC18F27J53-RTCC01.c: 104: delay_timer_interrupt(&d1);
"104
[e ( _delay_timer_interrupt (1 &U _d1 ]
"105
}
[e :U 1549 ]
[; ;PIC18F27J53-RTCC01.c: 105: }
[; ;PIC18F27J53-RTCC01.c: 106: }
"106
[e :UE 1545 ]
}
"108
[v _tx_send_dec `(v ~T0 @X0 1 ef2`uc`uc ]
{
[; ;PIC18F27J53-RTCC01.c: 108: void tx_send_dec(uint8_t dec, uint8_t edit) {
[e :U _tx_send_dec ]
[v _dec `uc ~T0 @X0 1 r1 ]
[v _edit `uc ~T0 @X0 1 r2 ]
[f ]
"109
[v _str `uc ~T0 @X0 -> 10 `i a ]
[; ;PIC18F27J53-RTCC01.c: 109: uint8_t str[10];
[; ;PIC18F27J53-RTCC01.c: 110: utoa(&str, dec, 2);
"110
[e ( _utoa (3 , , &U _str -> _dec `ui -> -> 2 `i `uc ]
[; ;PIC18F27J53-RTCC01.c: 111: if (edit && RTCCFGbits.HALFSEC)tx_sends("  ");
"111
[e $ ! && != -> _edit `i -> -> -> 0 `i `uc `i != -> . . _RTCCFGbits 0 3 `i -> -> -> 0 `i `Vuc `i 1551  ]
[e ( _tx_sends (1 :s 20C ]
[e $U 1552  ]
"112
[e :U 1551 ]
[; ;PIC18F27J53-RTCC01.c: 112: else tx_sends(str);
[e ( _tx_sends (1 -> &U _str `*Cuc ]
[e :U 1552 ]
[; ;PIC18F27J53-RTCC01.c: 113: }
"113
[e :UE 1550 ]
}
"115
[v _tx_send_time `(v ~T0 @X0 1 ef ]
{
[; ;PIC18F27J53-RTCC01.c: 115: void tx_send_time(void) {
[e :U _tx_send_time ]
[f ]
[; ;PIC18F27J53-RTCC01.c: 116: RTCC_from_RTCC(&caltime_now, &epoch_now);
"116
[e ( _RTCC_from_RTCC (2 , &U _caltime_now &U _epoch_now ]
[; ;PIC18F27J53-RTCC01.c: 118: tx_send_dec(20, edit_flag.flag.YY);
"118
[e ( _tx_send_dec (2 , -> -> 20 `i `uc . . . _edit_flag 0 1 5 ]
[; ;PIC18F27J53-RTCC01.c: 119: tx_send_dec(caltime_now.YY, edit_flag.flag.YY);
"119
[e ( _tx_send_dec (2 , . _caltime_now 6 . . . _edit_flag 0 1 5 ]
[; ;PIC18F27J53-RTCC01.c: 120: tx_sends("/");
"120
[e ( _tx_sends (1 :s 21C ]
[; ;PIC18F27J53-RTCC01.c: 121: tx_send_dec(caltime_now.MM, edit_flag.flag.MM);
"121
[e ( _tx_send_dec (2 , . _caltime_now 5 . . . _edit_flag 0 1 4 ]
[; ;PIC18F27J53-RTCC01.c: 122: tx_sends("/");
"122
[e ( _tx_sends (1 :s 22C ]
[; ;PIC18F27J53-RTCC01.c: 123: tx_send_dec(caltime_now.DD, edit_flag.flag.DD);
"123
[e ( _tx_send_dec (2 , . _caltime_now 4 . . . _edit_flag 0 1 3 ]
[; ;PIC18F27J53-RTCC01.c: 124: tx_sends(" (");
"124
[e ( _tx_sends (1 :s 23C ]
[; ;PIC18F27J53-RTCC01.c: 125: tx_sends(weekday_char[caltime_now.EE]);
"125
[e ( _tx_sends (1 *U + &U _weekday_char * -> . _caltime_now 3 `ux -> -> # *U &U _weekday_char `ui `ux ]
[; ;PIC18F27J53-RTCC01.c: 126: tx_sends(") ");
"126
[e ( _tx_sends (1 :s 24C ]
[; ;PIC18F27J53-RTCC01.c: 127: tx_send_dec(caltime_now.hh, edit_flag.flag.hh);
"127
[e ( _tx_send_dec (2 , . _caltime_now 2 . . . _edit_flag 0 1 2 ]
[; ;PIC18F27J53-RTCC01.c: 128: if (colon)tx_send(':');
"128
[e $ ! != -> _colon `i -> -> -> 0 `i `uc `i 1554  ]
[e ( _tx_send (1 -> -> 58 `ui `uc ]
[e $U 1555  ]
"129
[e :U 1554 ]
[; ;PIC18F27J53-RTCC01.c: 129: else tx_send(' ');
[e ( _tx_send (1 -> -> 32 `ui `uc ]
[e :U 1555 ]
[; ;PIC18F27J53-RTCC01.c: 130: tx_send_dec(caltime_now.mm, edit_flag.flag.mm);
"130
[e ( _tx_send_dec (2 , . _caltime_now 1 . . . _edit_flag 0 1 1 ]
[; ;PIC18F27J53-RTCC01.c: 131: tx_sends("-");
"131
[e ( _tx_sends (1 :s 25C ]
[; ;PIC18F27J53-RTCC01.c: 132: tx_send_dec(caltime_now.ss, edit_flag.flag.ss);
"132
[e ( _tx_send_dec (2 , . _caltime_now 0 . . . _edit_flag 0 1 0 ]
[; ;PIC18F27J53-RTCC01.c: 133: tx_sends(" ");
"133
[e ( _tx_sends (1 :s 26C ]
[; ;PIC18F27J53-RTCC01.c: 134: }
"134
[e :UE 1553 ]
}
"136
[v _print_time `(v ~T0 @X0 1 ef1`uc ]
{
[; ;PIC18F27J53-RTCC01.c: 136: void print_time(uint8_t row) {
[e :U _print_time ]
[v _row `uc ~T0 @X0 1 r1 ]
[f ]
"137
[v _i `uc ~T0 @X0 1 a ]
[; ;PIC18F27J53-RTCC01.c: 137: uint8_t i;
[; ;PIC18F27J53-RTCC01.c: 138: GIE = 0;
"138
[e = _GIE -> -> 0 `i `b ]
[; ;PIC18F27J53-RTCC01.c: 139: for (i = 0; i < row; i++) tx_sends(cursor_down);
"139
{
[e = _i -> -> 0 `i `uc ]
[e $U 1560  ]
[e :U 1557 ]
[e ( _tx_sends (1 -> &U _cursor_down `*Cuc ]
[e ++ _i -> -> 1 `i `uc ]
[e :U 1560 ]
[e $ < -> _i `i -> _row `i 1557  ]
[e :U 1558 ]
}
[; ;PIC18F27J53-RTCC01.c: 140: tx_send_time();
"140
[e ( _tx_send_time ..  ]
[; ;PIC18F27J53-RTCC01.c: 141: for (i = 0; i < 26; i++) tx_send('\b');
"141
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 26 `i 1561  ]
[e $U 1562  ]
[e :U 1561 ]
[e ( _tx_send (1 -> -> 8 `ui `uc ]
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 26 `i 1561  ]
[e :U 1562 ]
}
[; ;PIC18F27J53-RTCC01.c: 142: for (i = 0; i < row; i++) tx_sends(cursor_up);
"142
{
[e = _i -> -> 0 `i `uc ]
[e $U 1567  ]
[e :U 1564 ]
[e ( _tx_sends (1 -> &U _cursor_up `*Cuc ]
[e ++ _i -> -> 1 `i `uc ]
[e :U 1567 ]
[e $ < -> _i `i -> _row `i 1564  ]
[e :U 1565 ]
}
[; ;PIC18F27J53-RTCC01.c: 143: GIE = 1;
"143
[e = _GIE -> -> 1 `i `b ]
[; ;PIC18F27J53-RTCC01.c: 144: }
"144
[e :UE 1556 ]
}
"146
[v _print `(v ~T0 @X0 1 ef2`*uc`uc ]
{
[; ;PIC18F27J53-RTCC01.c: 146: void print(uint8_t * str, uint8_t row) {
[e :U _print ]
[v _str `*uc ~T0 @X0 1 r1 ]
[v _row `uc ~T0 @X0 1 r2 ]
[f ]
"147
[v _i `uc ~T0 @X0 1 a ]
[; ;PIC18F27J53-RTCC01.c: 147: uint8_t i;
[; ;PIC18F27J53-RTCC01.c: 148: GIE = 0;
"148
[e = _GIE -> -> 0 `i `b ]
[; ;PIC18F27J53-RTCC01.c: 149: for (i = 0; i < row; i++) tx_sends(cursor_down);
"149
{
[e = _i -> -> 0 `i `uc ]
[e $U 1572  ]
[e :U 1569 ]
[e ( _tx_sends (1 -> &U _cursor_down `*Cuc ]
[e ++ _i -> -> 1 `i `uc ]
[e :U 1572 ]
[e $ < -> _i `i -> _row `i 1569  ]
[e :U 1570 ]
}
[; ;PIC18F27J53-RTCC01.c: 150: tx_sends(str);
"150
[e ( _tx_sends (1 -> _str `*Cuc ]
[; ;PIC18F27J53-RTCC01.c: 151: while (*str++)tx_send('\b');
"151
[e $U 1573  ]
[e :U 1574 ]
[e ( _tx_send (1 -> -> 8 `ui `uc ]
[e :U 1573 ]
[e $ != -> *U ++ _str * -> -> 1 `i `x -> -> # *U _str `i `x `i -> -> -> 0 `i `uc `i 1574  ]
[e :U 1575 ]
[; ;PIC18F27J53-RTCC01.c: 152: for (i = 0; i < row; i++) tx_sends(cursor_up);
"152
{
[e = _i -> -> 0 `i `uc ]
[e $U 1579  ]
[e :U 1576 ]
[e ( _tx_sends (1 -> &U _cursor_up `*Cuc ]
[e ++ _i -> -> 1 `i `uc ]
[e :U 1579 ]
[e $ < -> _i `i -> _row `i 1576  ]
[e :U 1577 ]
}
[; ;PIC18F27J53-RTCC01.c: 153: GIE = 1;
"153
[e = _GIE -> -> 1 `i `b ]
[; ;PIC18F27J53-RTCC01.c: 154: }
"154
[e :UE 1568 ]
}
"156
[v _rx_operation `(v ~T0 @X0 1 ef ]
{
[; ;PIC18F27J53-RTCC01.c: 156: void rx_operation(void) {
[e :U _rx_operation ]
[f ]
[; ;PIC18F27J53-RTCC01.c: 157: if (rx_flag) {
"157
[e $ ! != -> _rx_flag `i -> -> -> 0 `i `uc `i 1581  ]
{
"158
[v _i `uc ~T0 @X0 1 a ]
[; ;PIC18F27J53-RTCC01.c: 158: uint8_t i;
[; ;PIC18F27J53-RTCC01.c: 159: rx_flag = 0;
"159
[e = _rx_flag -> -> 0 `i `uc ]
"160
[v _opcode `uc ~T0 @X0 -> 250 `i a ]
"161
[v _opland1 `uc ~T0 @X0 -> 250 `i a ]
"162
[v _opland2 `uc ~T0 @X0 -> 250 `i a ]
"164
[v _cnt_char `uc ~T0 @X0 1 a ]
[; ;PIC18F27J53-RTCC01.c: 160: uint8_t opcode[250];
[; ;PIC18F27J53-RTCC01.c: 161: uint8_t opland1[250];
[; ;PIC18F27J53-RTCC01.c: 162: uint8_t opland2[250];
[; ;PIC18F27J53-RTCC01.c: 164: uint8_t cnt_char = 0;
[e = _cnt_char -> -> 0 `i `uc ]
"165
[v _cmd `uc ~T0 @X0 -> 250 `i a ]
[; ;PIC18F27J53-RTCC01.c: 165: uint8_t cmd[250];
[; ;PIC18F27J53-RTCC01.c: 167: for (i = 0; opcode[i] = ringbuf_pop(&rx_buf); i++) {
"167
{
[e = _i -> -> 0 `i `uc ]
[e $U 1585  ]
[e :U 1582 ]
{
[; ;PIC18F27J53-RTCC01.c: 168: cmd[cnt_char++] = opcode[i];
"168
[e = *U + &U _cmd * -> ++ _cnt_char -> -> 1 `i `uc `ux -> -> # *U &U _cmd `ui `ux *U + &U _opcode * -> _i `ux -> -> # *U &U _opcode `ui `ux ]
"169
}
"167
[e ++ _i -> -> 1 `i `uc ]
[e :U 1585 ]
[e $ != -> = *U + &U _opcode * -> _i `ux -> -> # *U &U _opcode `ui `ux ( _ringbuf_pop (1 &U _rx_buf `i -> -> -> 0 `i `uc `i 1582  ]
[e :U 1583 ]
"169
}
[; ;PIC18F27J53-RTCC01.c: 169: }
[; ;PIC18F27J53-RTCC01.c: 170: opcode[i] = '\0';
"170
[e = *U + &U _opcode * -> _i `ux -> -> # *U &U _opcode `ui `ux -> -> 0 `ui `uc ]
[; ;PIC18F27J53-RTCC01.c: 171: cmd[cnt_char++] = ' ';
"171
[e = *U + &U _cmd * -> ++ _cnt_char -> -> 1 `i `uc `ux -> -> # *U &U _cmd `ui `ux -> -> 32 `ui `uc ]
[; ;PIC18F27J53-RTCC01.c: 172: for (i = 0; opland1[i] = ringbuf_pop(&rx_buf); i++) {
"172
{
[e = _i -> -> 0 `i `uc ]
[e $U 1589  ]
[e :U 1586 ]
{
[; ;PIC18F27J53-RTCC01.c: 173: cmd[cnt_char++] = opcode[i];
"173
[e = *U + &U _cmd * -> ++ _cnt_char -> -> 1 `i `uc `ux -> -> # *U &U _cmd `ui `ux *U + &U _opcode * -> _i `ux -> -> # *U &U _opcode `ui `ux ]
"174
}
"172
[e ++ _i -> -> 1 `i `uc ]
[e :U 1589 ]
[e $ != -> = *U + &U _opland1 * -> _i `ux -> -> # *U &U _opland1 `ui `ux ( _ringbuf_pop (1 &U _rx_buf `i -> -> -> 0 `i `uc `i 1586  ]
[e :U 1587 ]
"174
}
[; ;PIC18F27J53-RTCC01.c: 174: }
[; ;PIC18F27J53-RTCC01.c: 175: opland1[i] = '\0';
"175
[e = *U + &U _opland1 * -> _i `ux -> -> # *U &U _opland1 `ui `ux -> -> 0 `ui `uc ]
[; ;PIC18F27J53-RTCC01.c: 176: cmd[cnt_char++] = ' ';
"176
[e = *U + &U _cmd * -> ++ _cnt_char -> -> 1 `i `uc `ux -> -> # *U &U _cmd `ui `ux -> -> 32 `ui `uc ]
[; ;PIC18F27J53-RTCC01.c: 177: for (i = 0; opland2[i] = ringbuf_pop(&rx_buf); i++) {
"177
{
[e = _i -> -> 0 `i `uc ]
[e $U 1593  ]
[e :U 1590 ]
{
[; ;PIC18F27J53-RTCC01.c: 178: cmd[cnt_char++] = opcode[i];
"178
[e = *U + &U _cmd * -> ++ _cnt_char -> -> 1 `i `uc `ux -> -> # *U &U _cmd `ui `ux *U + &U _opcode * -> _i `ux -> -> # *U &U _opcode `ui `ux ]
"179
}
"177
[e ++ _i -> -> 1 `i `uc ]
[e :U 1593 ]
[e $ != -> = *U + &U _opland2 * -> _i `ux -> -> # *U &U _opland2 `ui `ux ( _ringbuf_pop (1 &U _rx_buf `i -> -> -> 0 `i `uc `i 1590  ]
[e :U 1591 ]
"179
}
[; ;PIC18F27J53-RTCC01.c: 179: }
[; ;PIC18F27J53-RTCC01.c: 180: opland2[i] = '\0';
"180
[e = *U + &U _opland2 * -> _i `ux -> -> # *U &U _opland2 `ui `ux -> -> 0 `ui `uc ]
[; ;PIC18F27J53-RTCC01.c: 181: cmd[cnt_char] = '\0';
"181
[e = *U + &U _cmd * -> _cnt_char `ux -> -> # *U &U _cmd `ui `ux -> -> 0 `ui `uc ]
[; ;PIC18F27J53-RTCC01.c: 183: if (!strcmp(opcode, "ts")) {
"183
[e $ ! ! != -> ( _strcmp (2 , -> &U _opcode `*Cuc :s 27C `i -> -> -> 0 `i `c `i 1594  ]
{
[; ;PIC18F27J53-RTCC01.c: 184: if (!strcmp(opland1, "y")) {
"184
[e $ ! ! != -> ( _strcmp (2 , -> &U _opland1 `*Cuc :s 28C `i -> -> -> 0 `i `c `i 1595  ]
{
[; ;PIC18F27J53-RTCC01.c: 185: caltime_now.YY = atoi(opland2);
"185
[e = . _caltime_now 6 ( _atoi (1 -> &U _opland2 `*Cuc ]
"186
}
[e :U 1595 ]
[; ;PIC18F27J53-RTCC01.c: 186: }
[; ;PIC18F27J53-RTCC01.c: 187: if (!strcmp(opland1, "M")) {
"187
[e $ ! ! != -> ( _strcmp (2 , -> &U _opland1 `*Cuc :s 29C `i -> -> -> 0 `i `c `i 1596  ]
{
[; ;PIC18F27J53-RTCC01.c: 188: caltime_now.MM = atoi(opland2);
"188
[e = . _caltime_now 5 ( _atoi (1 -> &U _opland2 `*Cuc ]
"189
}
[e :U 1596 ]
[; ;PIC18F27J53-RTCC01.c: 189: }
[; ;PIC18F27J53-RTCC01.c: 190: if (!strcmp(opland1, "d")) {
"190
[e $ ! ! != -> ( _strcmp (2 , -> &U _opland1 `*Cuc :s 30C `i -> -> -> 0 `i `c `i 1597  ]
{
[; ;PIC18F27J53-RTCC01.c: 191: caltime_now.DD = atoi(opland2);
"191
[e = . _caltime_now 4 ( _atoi (1 -> &U _opland2 `*Cuc ]
"192
}
[e :U 1597 ]
[; ;PIC18F27J53-RTCC01.c: 192: }
[; ;PIC18F27J53-RTCC01.c: 193: if (!strcmp(opland1, "h")) {
"193
[e $ ! ! != -> ( _strcmp (2 , -> &U _opland1 `*Cuc :s 31C `i -> -> -> 0 `i `c `i 1598  ]
{
[; ;PIC18F27J53-RTCC01.c: 194: caltime_now.hh = atoi(opland2);
"194
[e = . _caltime_now 2 ( _atoi (1 -> &U _opland2 `*Cuc ]
"195
}
[e :U 1598 ]
[; ;PIC18F27J53-RTCC01.c: 195: }
[; ;PIC18F27J53-RTCC01.c: 196: if (!strcmp(opland1, "m")) {
"196
[e $ ! ! != -> ( _strcmp (2 , -> &U _opland1 `*Cuc :s 32C `i -> -> -> 0 `i `c `i 1599  ]
{
[; ;PIC18F27J53-RTCC01.c: 197: caltime_now.mm = atoi(opland2);
"197
[e = . _caltime_now 1 ( _atoi (1 -> &U _opland2 `*Cuc ]
"198
}
[e :U 1599 ]
[; ;PIC18F27J53-RTCC01.c: 198: }
[; ;PIC18F27J53-RTCC01.c: 199: if (!strcmp(opland1, "s")) {
"199
[e $ ! ! != -> ( _strcmp (2 , -> &U _opland1 `*Cuc :s 33C `i -> -> -> 0 `i `c `i 1600  ]
{
[; ;PIC18F27J53-RTCC01.c: 200: caltime_now.ss = atoi(opland2);
"200
[e = . _caltime_now 0 ( _atoi (1 -> &U _opland2 `*Cuc ]
"201
}
[e :U 1600 ]
[; ;PIC18F27J53-RTCC01.c: 201: }
[; ;PIC18F27J53-RTCC01.c: 202: RTCC_from_caltime(&caltime_now, &epoch_now);
"202
[e ( _RTCC_from_caltime (2 , &U _caltime_now &U _epoch_now ]
[; ;PIC18F27J53-RTCC01.c: 203: time_change_flag = 1;
"203
[e = _time_change_flag -> -> 1 `i `uc ]
"204
}
[e :U 1594 ]
"205
}
[e :U 1581 ]
[; ;PIC18F27J53-RTCC01.c: 204: }
[; ;PIC18F27J53-RTCC01.c: 205: }
[; ;PIC18F27J53-RTCC01.c: 206: }
"206
[e :UE 1580 ]
}
"208
[v _main_init `(v ~T0 @X0 1 ef ]
{
[; ;PIC18F27J53-RTCC01.c: 208: void main_init(void) {
[e :U _main_init ]
[f ]
[; ;PIC18F27J53-RTCC01.c: 209: OSC_init();
"209
[e ( _OSC_init ..  ]
[; ;PIC18F27J53-RTCC01.c: 210: TRISA = 0b01000000;
"210
[e = _TRISA -> -> 64 `i `uc ]
[; ;PIC18F27J53-RTCC01.c: 211: TRISB = 0b00110000;
"211
[e = _TRISB -> -> 48 `i `uc ]
[; ;PIC18F27J53-RTCC01.c: 212: TRISC = 0b10110010;
"212
[e = _TRISC -> -> 178 `i `uc ]
[; ;PIC18F27J53-RTCC01.c: 213: ANCON0 = 0b11111000;
"213
[e = _ANCON0 -> -> 248 `i `uc ]
[; ;PIC18F27J53-RTCC01.c: 214: ANCON1 = 0b00011111;
"214
[e = _ANCON1 -> -> 31 `i `uc ]
[; ;PIC18F27J53-RTCC01.c: 215: INTCON2bits.RBPU = 0;
"215
[e = . . _INTCON2bits 2 4 -> -> 0 `i `uc ]
[; ;PIC18F27J53-RTCC01.c: 217: UCFGbits.UOEMON = 0;
"217
[e = . . _UCFGbits 0 6 -> -> 0 `i `uc ]
[; ;PIC18F27J53-RTCC01.c: 220: timer1_init(0, 2);
"220
[e ( _timer1_init (2 , -> -> 0 `i `uc -> -> 2 `i `uc ]
[; ;PIC18F27J53-RTCC01.c: 221: timer3_init(2);
"221
[e ( _timer3_init (1 -> -> 2 `i `uc ]
[; ;PIC18F27J53-RTCC01.c: 222: I2C_init();
"222
[e ( _I2C_init ..  ]
[; ;PIC18F27J53-RTCC01.c: 223: I2C_LCD_init();
"223
[e ( _I2C_LCD_init ..  ]
[; ;PIC18F27J53-RTCC01.c: 224: RTCC_init();
"224
[e ( _RTCC_init ..  ]
[; ;PIC18F27J53-RTCC01.c: 226: UART_init();
"226
[e ( _UART_init ..  ]
"227
[v F10022 `uc ~T0 @X0 -> 250 `i s txbuf ]
[; ;PIC18F27J53-RTCC01.c: 227: static uint8_t txbuf[250];
[; ;PIC18F27J53-RTCC01.c: 228: ringbuf_init(&tx_buf, txbuf, sizeof (txbuf));
"228
[e ( _ringbuf_init (3 , , &U _tx_buf &U F10022 -> -> # F10022 `ui `uc ]
"229
[v F10023 `uc ~T0 @X0 -> 250 `i s rxbuf ]
[; ;PIC18F27J53-RTCC01.c: 229: static uint8_t rxbuf[250];
[; ;PIC18F27J53-RTCC01.c: 230: ringbuf_init(&rx_buf, rxbuf, sizeof (rxbuf));
"230
[e ( _ringbuf_init (3 , , &U _rx_buf &U F10023 -> -> # F10023 `ui `uc ]
[; ;PIC18F27J53-RTCC01.c: 231: }
"231
[e :UE 1601 ]
}
"233
[v _main `(i ~T0 @X0 1 ef ]
{
[; ;PIC18F27J53-RTCC01.c: 233: int main(void) {
[e :U _main ]
[f ]
[; ;PIC18F27J53-RTCC01.c: 234: main_init();
"234
[e ( _main_init ..  ]
[; ;PIC18F27J53-RTCC01.c: 235: INTCONbits.GIE = 1;
"235
[e = . . _INTCONbits 1 7 -> -> 1 `i `uc ]
[; ;PIC18F27J53-RTCC01.c: 237: I2C_LCD_Clear();
"237
[e ( _I2C_LCD_Clear ..  ]
[; ;PIC18F27J53-RTCC01.c: 238: I2C_LCD_SetCursor(0, 0);
"238
[e ( _I2C_LCD_SetCursor (2 , -> -> 0 `i `uc -> -> 0 `i `uc ]
[; ;PIC18F27J53-RTCC01.c: 239: I2C_LCD_Puts("18F27J53");
"239
[e ( _I2C_LCD_Puts (1 :s 34C ]
[; ;PIC18F27J53-RTCC01.c: 240: I2C_LCD_SetCursor(0, 1);
"240
[e ( _I2C_LCD_SetCursor (2 , -> -> 0 `i `uc -> -> 1 `i `uc ]
[; ;PIC18F27J53-RTCC01.c: 241: I2C_LCD_Puts("**RTCC**");
"241
[e ( _I2C_LCD_Puts (1 :s 35C ]
[; ;PIC18F27J53-RTCC01.c: 243: epoch_now = 3155759990;
"243
[e = _epoch_now -> -1139207306 `ul ]
[; ;PIC18F27J53-RTCC01.c: 244: RTCC_from_epoch(&caltime_now, &epoch_now);
"244
[e ( _RTCC_from_epoch (2 , &U _caltime_now &U _epoch_now ]
[; ;PIC18F27J53-RTCC01.c: 245: tx_sends("\n\n\n");
"245
[e ( _tx_sends (1 :s 36C ]
[; ;PIC18F27J53-RTCC01.c: 247: while (1) {
"247
[e :U 1604 ]
{
[; ;PIC18F27J53-RTCC01.c: 248: RTCC_loop();
"248
[e ( _RTCC_loop ..  ]
[; ;PIC18F27J53-RTCC01.c: 249: rx_operation();
"249
[e ( _rx_operation ..  ]
[; ;PIC18F27J53-RTCC01.c: 250: if (time_change_flag) {
"250
[e $ ! != -> _time_change_flag `i -> -> -> 0 `i `uc `i 1606  ]
{
[; ;PIC18F27J53-RTCC01.c: 251: time_change_flag = 0;
"251
[e = _time_change_flag -> -> 0 `i `uc ]
[; ;PIC18F27J53-RTCC01.c: 252: print_time(2);
"252
[e ( _print_time (1 -> -> 2 `i `uc ]
[; ;PIC18F27J53-RTCC01.c: 253: display_time(&caltime_now, &epoch_now);
"253
[e ( _display_time (2 , &U _caltime_now &U _epoch_now ]
"254
}
[e :U 1606 ]
[; ;PIC18F27J53-RTCC01.c: 254: }
[; ;PIC18F27J53-RTCC01.c: 255: if (sw.flag.long_holding_3) {
"255
[e $ ! != -> . . . _sw 1 1 11 `i -> -> -> 0 `i `uc `i 1607  ]
{
[; ;PIC18F27J53-RTCC01.c: 256: sw.flags = 0;
"256
[e = . . _sw 1 0 -> -> 0 `i `ui ]
[; ;PIC18F27J53-RTCC01.c: 257: RTCC_time_set_toggle();
"257
[e ( _RTCC_time_set_toggle ..  ]
"258
}
[e :U 1607 ]
[; ;PIC18F27J53-RTCC01.c: 258: }
[; ;PIC18F27J53-RTCC01.c: 259: if (edit_flag.flags) {
"259
[e $ ! != -> . . _edit_flag 0 0 `i -> -> -> 0 `i `uc `i 1608  ]
{
[; ;PIC18F27J53-RTCC01.c: 260: if (sw.flag.long_hold_1) {
"260
[e $ ! != -> . . . _sw 1 1 1 `i -> -> -> 0 `i `uc `i 1609  ]
{
[; ;PIC18F27J53-RTCC01.c: 261: sw.flags = 0;
"261
[e = . . _sw 1 0 -> -> 0 `i `ui ]
[; ;PIC18F27J53-RTCC01.c: 262: RTCC_time_set_cursor();
"262
[e ( _RTCC_time_set_cursor ..  ]
"263
}
[e :U 1609 ]
[; ;PIC18F27J53-RTCC01.c: 263: }
[; ;PIC18F27J53-RTCC01.c: 264: if (sw.flag.press) {
"264
[e $ ! != -> . . . _sw 1 1 0 `i -> -> -> 0 `i `uc `i 1610  ]
{
[; ;PIC18F27J53-RTCC01.c: 265: sw.flags = 0;
"265
[e = . . _sw 1 0 -> -> 0 `i `ui ]
[; ;PIC18F27J53-RTCC01.c: 266: RTCC_time_set_inc(&caltime_now, &epoch_now);
"266
[e ( _RTCC_time_set_inc (2 , &U _caltime_now &U _epoch_now ]
"267
}
[e :U 1610 ]
"268
}
[e :U 1608 ]
"269
}
[e :U 1603 ]
"247
[e $U 1604  ]
[e :U 1605 ]
[; ;PIC18F27J53-RTCC01.c: 267: }
[; ;PIC18F27J53-RTCC01.c: 268: }
[; ;PIC18F27J53-RTCC01.c: 269: }
[; ;PIC18F27J53-RTCC01.c: 270: return 0;
"270
[e ) -> 0 `i ]
[e $UE 1602  ]
[; ;PIC18F27J53-RTCC01.c: 271: }
"271
[e :UE 1602 ]
}
[a 13C 70 114 121 100 97 121 0 ]
[a 12C 84 104 117 114 115 100 97 121 0 ]
[a 10C 84 117 101 115 100 97 121 0 ]
[a 11C 87 101 100 110 101 115 100 97 121 0 ]
[a 14C 83 97 116 117 114 100 97 121 0 ]
[a 8C 83 117 110 100 97 121 0 ]
[a 9C 77 111 110 100 97 121 0 ]
[a 28C 121 0 ]
[a 27C 116 115 0 ]
[a 33C 115 0 ]
[a 32C 109 0 ]
[a 31C 104 0 ]
[a 30C 100 0 ]
[a 5C 84 72 85 0 ]
[a 7C 83 65 84 0 ]
[a 1C 83 85 78 0 ]
[a 2C 77 79 78 0 ]
[a 29C 77 0 ]
[a 6C 70 82 73 0 ]
[a 3C 84 85 69 0 ]
[a 4C 87 69 68 0 ]
[a 34C 49 56 70 50 55 74 53 51 0 ]
[a 21C 47 0 ]
[a 22C 47 0 ]
[a 25C 45 0 ]
[a 35C 42 42 82 84 67 67 42 42 0 ]
[a 23C 32 40 0 ]
[a 24C 41 32 0 ]
[a 15C 32 32 0 ]
[a 20C 32 32 0 ]
[a 26C 32 0 ]
[a 36C 10 10 10 0 ]
[a 16C 95 8 0 ]
[a 19C 95 8 0 ]
[a 17C 8 95 32 8 8 0 ]
[a 18C 8 95 32 8 8 0 ]
