begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* cris-opc.c -- Table of opcodes for the CRIS processor.    Copyright 2000 Free Software Foundation, Inc.    Contributed by Axis Communications AB, Lund, Sweden.    Originally written for GAS 1.38.1 by Mikael Asker.    Reorganized by Hans-Peter Nilsson.  This file is part of GAS, GDB and the GNU binutils.  GAS, GDB, and GNU binutils is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2, or (at your option) any later version.  GAS, GDB, and GNU binutils are distributed in the hope that they will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for more details.  You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */
end_comment

begin_include
include|#
directive|include
file|"opcode/cris.h"
end_include

begin_ifndef
ifndef|#
directive|ifndef
name|NULL
end_ifndef

begin_define
define|#
directive|define
name|NULL
value|(0)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|const
name|struct
name|cris_spec_reg
name|cris_spec_regs
index|[]
init|=
block|{
block|{
literal|"p0"
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
name|NULL
block|}
block|,
block|{
literal|"vr"
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
name|NULL
block|}
block|,
block|{
literal|"p1"
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
name|NULL
block|}
block|,
block|{
literal|"p2"
block|,
literal|2
block|,
literal|1
block|,
name|cris_ver_warning
block|,
name|NULL
block|}
block|,
block|{
literal|"p3"
block|,
literal|3
block|,
literal|1
block|,
name|cris_ver_warning
block|,
name|NULL
block|}
block|,
block|{
literal|"p4"
block|,
literal|4
block|,
literal|2
block|,
literal|0
block|,
name|NULL
block|}
block|,
block|{
literal|"ccr"
block|,
literal|5
block|,
literal|2
block|,
literal|0
block|,
name|NULL
block|}
block|,
block|{
literal|"p5"
block|,
literal|5
block|,
literal|2
block|,
literal|0
block|,
name|NULL
block|}
block|,
block|{
literal|"dcr0"
block|,
literal|6
block|,
literal|2
block|,
name|cris_ver_v0_3
block|,
name|NULL
block|}
block|,
block|{
literal|"p6"
block|,
literal|6
block|,
literal|2
block|,
name|cris_ver_v0_3
block|,
name|NULL
block|}
block|,
block|{
literal|"dcr1/mof"
block|,
literal|7
block|,
literal|4
block|,
name|cris_ver_v10p
block|,
literal|"Register `dcr1/mof' with ambiguous size specified.  Guessing 4 bytes"
block|}
block|,
block|{
literal|"dcr1/mof"
block|,
literal|7
block|,
literal|2
block|,
name|cris_ver_v0_3
block|,
literal|"Register `dcr1/mof' with ambiguous size specified.  Guessing 2 bytes"
block|}
block|,
block|{
literal|"mof"
block|,
literal|7
block|,
literal|4
block|,
name|cris_ver_v10p
block|,
name|NULL
block|}
block|,
block|{
literal|"dcr1"
block|,
literal|7
block|,
literal|2
block|,
name|cris_ver_v0_3
block|,
name|NULL
block|}
block|,
block|{
literal|"p7"
block|,
literal|7
block|,
literal|4
block|,
name|cris_ver_v10p
block|,
name|NULL
block|}
block|,
block|{
literal|"p7"
block|,
literal|7
block|,
literal|2
block|,
name|cris_ver_v0_3
block|,
name|NULL
block|}
block|,
block|{
literal|"p8"
block|,
literal|8
block|,
literal|4
block|,
literal|0
block|,
name|NULL
block|}
block|,
block|{
literal|"ibr"
block|,
literal|9
block|,
literal|4
block|,
literal|0
block|,
name|NULL
block|}
block|,
block|{
literal|"p9"
block|,
literal|9
block|,
literal|4
block|,
literal|0
block|,
name|NULL
block|}
block|,
block|{
literal|"irp"
block|,
literal|10
block|,
literal|4
block|,
literal|0
block|,
name|NULL
block|}
block|,
block|{
literal|"p10"
block|,
literal|10
block|,
literal|4
block|,
literal|0
block|,
name|NULL
block|}
block|,
block|{
literal|"srp"
block|,
literal|11
block|,
literal|4
block|,
literal|0
block|,
name|NULL
block|}
block|,
block|{
literal|"p11"
block|,
literal|11
block|,
literal|4
block|,
literal|0
block|,
name|NULL
block|}
block|,
comment|/* For disassembly use only.  Accept at assembly with a warning.  */
block|{
literal|"bar/dtp0"
block|,
literal|12
block|,
literal|4
block|,
name|cris_ver_warning
block|,
literal|"Ambiguous register `bar/dtp0' specified"
block|}
block|,
block|{
literal|"bar"
block|,
literal|12
block|,
literal|4
block|,
name|cris_ver_v8p
block|,
name|NULL
block|}
block|,
block|{
literal|"dtp0"
block|,
literal|12
block|,
literal|4
block|,
name|cris_ver_v0_3
block|,
name|NULL
block|}
block|,
block|{
literal|"p12"
block|,
literal|12
block|,
literal|4
block|,
literal|0
block|,
name|NULL
block|}
block|,
comment|/* For disassembly use only.  Accept at assembly with a warning.  */
block|{
literal|"dccr/dtp1"
block|,
literal|13
block|,
literal|4
block|,
name|cris_ver_warning
block|,
literal|"Ambiguous register `dccr/dtp1' specified"
block|}
block|,
block|{
literal|"dccr"
block|,
literal|13
block|,
literal|4
block|,
name|cris_ver_v8p
block|,
name|NULL
block|}
block|,
block|{
literal|"dtp1"
block|,
literal|13
block|,
literal|4
block|,
name|cris_ver_v0_3
block|,
name|NULL
block|}
block|,
block|{
literal|"p13"
block|,
literal|13
block|,
literal|4
block|,
literal|0
block|,
name|NULL
block|}
block|,
block|{
literal|"brp"
block|,
literal|14
block|,
literal|4
block|,
name|cris_ver_v3p
block|,
name|NULL
block|}
block|,
block|{
literal|"p14"
block|,
literal|14
block|,
literal|4
block|,
name|cris_ver_v3p
block|,
name|NULL
block|}
block|,
block|{
literal|"usp"
block|,
literal|15
block|,
literal|4
block|,
name|cris_ver_v10p
block|,
name|NULL
block|}
block|,
block|{
literal|"p15"
block|,
literal|15
block|,
literal|4
block|,
name|cris_ver_v10p
block|,
name|NULL
block|}
block|,
block|{
name|NULL
block|,
literal|0
block|,
literal|0
block|,
name|cris_ver_version_all
block|,
name|NULL
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* All CRIS opcodes are 16 bits.     - The match component is a mask saying which bits must match a      particular opcode in order for an instruction to be an instance      of that opcode.     - The args component is a string containing characters symbolically      matching the operands of an instruction.  Used for both assembly      and disassembly.       Operand-matching characters:      B	Not really an operand.  It causes a "BDAP -size,SP" prefix to be 	output for the PUSH alias-instructions and recognizes a 	push-prefix at disassembly.  Must be followed by a R or P letter.      !	Non-match pattern, will not match if there's a prefix insn.      b	Non-matching operand, used for branches with 16-bit 	displacement. Only recognized by the disassembler.      c	5-bit unsigned immediate in bits<4:0>.      C	4-bit unsigned immediate in bits<3:0>.      D	General register in bits<15:12> and<3:0>.      f	List of flags in bits<15:12> and<3:0>.      i	6-bit signed immediate in bits<5:0>.      I	6-bit unsigned immediate in bits<5:0>.      M	Size modifier (B, W or D) for CLEAR instructions.      m	Size modifier (B, W or D) in bits<5:4>      o	[-128..127] word offset in bits<7:1> and<0>.  Used by 8-bit 	branch instructions.      O	[-128..127] offset in bits<7:0>.  Also matches a comma and a 	general register after the expression.  Used only for the BDAP 	prefix insn.      P	Special register in bits<15:12>.      p	Indicates that the insn is a prefix insn.  Must be first 	character.      R	General register in bits<15:12>.      r	General register in bits<3:0>.      S	Source operand in bit<10> and a prefix; a 3-operand prefix 	without side-effect.      s	Source operand in bits<10> and<3:0>, optionally with a 	side-effect prefix.      x	Register-dot-modifier, for example "r5.w" in bits<15:12> and<5:4>.      y	Like 's' but do not allow an integer at assembly.      z	Size modifier (B or W) in bit<4>.  */
end_comment

begin_comment
comment|/* Please note the order of the opcodes in this table is significant.    The assembler requires that all instances of the same mnemonic must    be consecutive.  If they aren't, the assembler might not recognize    them, or may indicate and internal error.     The disassembler should not normally care about the order of the    opcodes, but will prefer an earlier alternative if the "match-score"    (see cris-dis.c) is computed as equal.     It should not be significant for proper execution that this table is    in alphabetical order, but please follow that convention for an easy    overview.  */
end_comment

begin_decl_stmt
specifier|const
name|struct
name|cris_opcode
name|cris_opcodes
index|[]
init|=
block|{
block|{
literal|"abs"
block|,
literal|0x06B0
block|,
literal|0x0940
block|,
literal|"r,R"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_abs_op
block|}
block|,
block|{
literal|"add"
block|,
literal|0x0600
block|,
literal|0x09c0
block|,
literal|"m r,R"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"add"
block|,
literal|0x0A00
block|,
literal|0x01c0
block|,
literal|"m s,R"
block|,
literal|0
block|,
name|SIZE_FIELD
block|,
literal|0
block|,
name|cris_none_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"add"
block|,
literal|0x0A00
block|,
literal|0x01c0
block|,
literal|"m S,D"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_none_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"add"
block|,
literal|0x0a00
block|,
literal|0x05c0
block|,
literal|"m S,R,r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_three_operand_add_sub_cmp_and_or_op
block|}
block|,
block|{
literal|"addi"
block|,
literal|0x0500
block|,
literal|0x0Ac0
block|,
literal|"x,r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_addi_op
block|}
block|,
block|{
literal|"addq"
block|,
literal|0x0200
block|,
literal|0x0Dc0
block|,
literal|"I,R"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_quick_mode_add_sub_op
block|}
block|,
block|{
literal|"adds"
block|,
literal|0x0420
block|,
literal|0x0Bc0
block|,
literal|"z r,R"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"adds"
block|,
literal|0x0820
block|,
literal|0x03c0
block|,
literal|"z s,R"
block|,
literal|0
block|,
name|SIZE_FIELD
block|,
literal|0
block|,
name|cris_none_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"adds"
block|,
literal|0x0820
block|,
literal|0x03c0
block|,
literal|"z S,D"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_none_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"adds"
block|,
literal|0x0820
block|,
literal|0x07c0
block|,
literal|"z S,R,r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_three_operand_add_sub_cmp_and_or_op
block|}
block|,
block|{
literal|"addu"
block|,
literal|0x0400
block|,
literal|0x0be0
block|,
literal|"z r,R"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"addu"
block|,
literal|0x0800
block|,
literal|0x03e0
block|,
literal|"z s,R"
block|,
literal|0
block|,
name|SIZE_FIELD
block|,
literal|0
block|,
name|cris_none_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"addu"
block|,
literal|0x0800
block|,
literal|0x03e0
block|,
literal|"z S,D"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_none_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"addu"
block|,
literal|0x0800
block|,
literal|0x07e0
block|,
literal|"z S,R,r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_three_operand_add_sub_cmp_and_or_op
block|}
block|,
block|{
literal|"and"
block|,
literal|0x0700
block|,
literal|0x08C0
block|,
literal|"m r,R"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"and"
block|,
literal|0x0B00
block|,
literal|0x00C0
block|,
literal|"m s,R"
block|,
literal|0
block|,
name|SIZE_FIELD
block|,
literal|0
block|,
name|cris_none_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"and"
block|,
literal|0x0B00
block|,
literal|0x00C0
block|,
literal|"m S,D"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_none_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"and"
block|,
literal|0x0B00
block|,
literal|0x04C0
block|,
literal|"m S,R,r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_three_operand_add_sub_cmp_and_or_op
block|}
block|,
block|{
literal|"andq"
block|,
literal|0x0300
block|,
literal|0x0CC0
block|,
literal|"i,R"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_quick_mode_and_cmp_move_or_op
block|}
block|,
block|{
literal|"asr"
block|,
literal|0x0780
block|,
literal|0x0840
block|,
literal|"m r,R"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_asr_op
block|}
block|,
block|{
literal|"asrq"
block|,
literal|0x03a0
block|,
literal|0x0c40
block|,
literal|"c,R"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_asrq_op
block|}
block|,
block|{
literal|"ax"
block|,
literal|0x15B0
block|,
literal|0xEA4F
block|,
literal|""
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_ax_ei_setf_op
block|}
block|,
comment|/* FIXME: Should use branch #defines.  */
block|{
literal|"b"
block|,
literal|0x0dff
block|,
literal|0x0200
block|,
literal|"b"
block|,
literal|1
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_sixteen_bit_offset_branch_op
block|}
block|,
block|{
literal|"ba"
block|,
name|BA_QUICK_OPCODE
block|,
literal|0x0F00
operator|+
operator|(
literal|0xF
operator|-
name|CC_A
operator|)
operator|*
literal|0x1000
block|,
literal|"o"
block|,
literal|1
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_eight_bit_offset_branch_op
block|}
block|,
block|{
literal|"bcc"
block|,
name|BRANCH_QUICK_OPCODE
operator|+
name|CC_CC
operator|*
literal|0x1000
block|,
literal|0x0f00
operator|+
operator|(
literal|0xF
operator|-
name|CC_CC
operator|)
operator|*
literal|0x1000
block|,
literal|"o"
block|,
literal|1
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_eight_bit_offset_branch_op
block|}
block|,
block|{
literal|"bcs"
block|,
name|BRANCH_QUICK_OPCODE
operator|+
name|CC_CS
operator|*
literal|0x1000
block|,
literal|0x0f00
operator|+
operator|(
literal|0xF
operator|-
name|CC_CS
operator|)
operator|*
literal|0x1000
block|,
literal|"o"
block|,
literal|1
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_eight_bit_offset_branch_op
block|}
block|,
block|{
literal|"bdap"
block|,
name|BDAP_INDIR_OPCODE
block|,
name|BDAP_INDIR_Z_BITS
block|,
literal|"pm s,R"
block|,
literal|0
block|,
name|SIZE_FIELD
block|,
literal|0
block|,
name|cris_bdap_prefix
block|}
block|,
block|{
literal|"bdap"
block|,
name|BDAP_QUICK_OPCODE
block|,
name|BDAP_QUICK_Z_BITS
block|,
literal|"pO"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_quick_mode_bdap_prefix
block|}
block|,
block|{
literal|"beq"
block|,
name|BRANCH_QUICK_OPCODE
operator|+
name|CC_EQ
operator|*
literal|0x1000
block|,
literal|0x0f00
operator|+
operator|(
literal|0xF
operator|-
name|CC_EQ
operator|)
operator|*
literal|0x1000
block|,
literal|"o"
block|,
literal|1
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_eight_bit_offset_branch_op
block|}
block|,
comment|/* This is deliberately put before "bext" to trump it, even though not      in alphabetical order.  */
block|{
literal|"bwf"
block|,
name|BRANCH_QUICK_OPCODE
operator|+
name|CC_EXT
operator|*
literal|0x1000
block|,
literal|0x0f00
operator|+
operator|(
literal|0xF
operator|-
name|CC_EXT
operator|)
operator|*
literal|0x1000
block|,
literal|"o"
block|,
literal|1
block|,
name|SIZE_NONE
block|,
name|cris_ver_v10p
block|,
name|cris_eight_bit_offset_branch_op
block|}
block|,
block|{
literal|"bext"
block|,
name|BRANCH_QUICK_OPCODE
operator|+
name|CC_EXT
operator|*
literal|0x1000
block|,
literal|0x0f00
operator|+
operator|(
literal|0xF
operator|-
name|CC_EXT
operator|)
operator|*
literal|0x1000
block|,
literal|"o"
block|,
literal|1
block|,
name|SIZE_NONE
block|,
name|cris_ver_v0_3
block|,
name|cris_eight_bit_offset_branch_op
block|}
block|,
block|{
literal|"bge"
block|,
name|BRANCH_QUICK_OPCODE
operator|+
name|CC_GE
operator|*
literal|0x1000
block|,
literal|0x0f00
operator|+
operator|(
literal|0xF
operator|-
name|CC_GE
operator|)
operator|*
literal|0x1000
block|,
literal|"o"
block|,
literal|1
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_eight_bit_offset_branch_op
block|}
block|,
block|{
literal|"bgt"
block|,
name|BRANCH_QUICK_OPCODE
operator|+
name|CC_GT
operator|*
literal|0x1000
block|,
literal|0x0f00
operator|+
operator|(
literal|0xF
operator|-
name|CC_GT
operator|)
operator|*
literal|0x1000
block|,
literal|"o"
block|,
literal|1
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_eight_bit_offset_branch_op
block|}
block|,
block|{
literal|"bhi"
block|,
name|BRANCH_QUICK_OPCODE
operator|+
name|CC_HI
operator|*
literal|0x1000
block|,
literal|0x0f00
operator|+
operator|(
literal|0xF
operator|-
name|CC_HI
operator|)
operator|*
literal|0x1000
block|,
literal|"o"
block|,
literal|1
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_eight_bit_offset_branch_op
block|}
block|,
block|{
literal|"bhs"
block|,
name|BRANCH_QUICK_OPCODE
operator|+
name|CC_HS
operator|*
literal|0x1000
block|,
literal|0x0f00
operator|+
operator|(
literal|0xF
operator|-
name|CC_HS
operator|)
operator|*
literal|0x1000
block|,
literal|"o"
block|,
literal|1
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_eight_bit_offset_branch_op
block|}
block|,
block|{
literal|"biap"
block|,
name|BIAP_OPCODE
block|,
name|BIAP_Z_BITS
block|,
literal|"pm r,R"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_biap_prefix
block|}
block|,
block|{
literal|"ble"
block|,
name|BRANCH_QUICK_OPCODE
operator|+
name|CC_LE
operator|*
literal|0x1000
block|,
literal|0x0f00
operator|+
operator|(
literal|0xF
operator|-
name|CC_LE
operator|)
operator|*
literal|0x1000
block|,
literal|"o"
block|,
literal|1
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_eight_bit_offset_branch_op
block|}
block|,
block|{
literal|"blo"
block|,
name|BRANCH_QUICK_OPCODE
operator|+
name|CC_LO
operator|*
literal|0x1000
block|,
literal|0x0f00
operator|+
operator|(
literal|0xF
operator|-
name|CC_LO
operator|)
operator|*
literal|0x1000
block|,
literal|"o"
block|,
literal|1
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_eight_bit_offset_branch_op
block|}
block|,
block|{
literal|"bls"
block|,
name|BRANCH_QUICK_OPCODE
operator|+
name|CC_LS
operator|*
literal|0x1000
block|,
literal|0x0f00
operator|+
operator|(
literal|0xF
operator|-
name|CC_LS
operator|)
operator|*
literal|0x1000
block|,
literal|"o"
block|,
literal|1
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_eight_bit_offset_branch_op
block|}
block|,
block|{
literal|"blt"
block|,
name|BRANCH_QUICK_OPCODE
operator|+
name|CC_LT
operator|*
literal|0x1000
block|,
literal|0x0f00
operator|+
operator|(
literal|0xF
operator|-
name|CC_LT
operator|)
operator|*
literal|0x1000
block|,
literal|"o"
block|,
literal|1
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_eight_bit_offset_branch_op
block|}
block|,
block|{
literal|"bmi"
block|,
name|BRANCH_QUICK_OPCODE
operator|+
name|CC_MI
operator|*
literal|0x1000
block|,
literal|0x0f00
operator|+
operator|(
literal|0xF
operator|-
name|CC_MI
operator|)
operator|*
literal|0x1000
block|,
literal|"o"
block|,
literal|1
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_eight_bit_offset_branch_op
block|}
block|,
block|{
literal|"bmod"
block|,
literal|0x0ab0
block|,
literal|0x0140
block|,
literal|"s,R"
block|,
literal|0
block|,
name|SIZE_FIX_32
block|,
name|cris_ver_sim
block|,
name|cris_not_implemented_op
block|}
block|,
block|{
literal|"bmod"
block|,
literal|0x0ab0
block|,
literal|0x0140
block|,
literal|"S,D"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
name|cris_ver_sim
block|,
name|cris_not_implemented_op
block|}
block|,
block|{
literal|"bmod"
block|,
literal|0x0ab0
block|,
literal|0x0540
block|,
literal|"S,R,r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
name|cris_ver_sim
block|,
name|cris_not_implemented_op
block|}
block|,
block|{
literal|"bne"
block|,
name|BRANCH_QUICK_OPCODE
operator|+
name|CC_NE
operator|*
literal|0x1000
block|,
literal|0x0f00
operator|+
operator|(
literal|0xF
operator|-
name|CC_NE
operator|)
operator|*
literal|0x1000
block|,
literal|"o"
block|,
literal|1
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_eight_bit_offset_branch_op
block|}
block|,
block|{
literal|"bound"
block|,
literal|0x05c0
block|,
literal|0x0A00
block|,
literal|"m r,R"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_two_operand_bound_op
block|}
block|,
block|{
literal|"bound"
block|,
literal|0x09c0
block|,
literal|0x0200
block|,
literal|"m s,R"
block|,
literal|0
block|,
name|SIZE_FIELD
block|,
literal|0
block|,
name|cris_two_operand_bound_op
block|}
block|,
block|{
literal|"bound"
block|,
literal|0x09c0
block|,
literal|0x0200
block|,
literal|"m S,D"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_two_operand_bound_op
block|}
block|,
block|{
literal|"bound"
block|,
literal|0x09c0
block|,
literal|0x0600
block|,
literal|"m S,R,r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_three_operand_bound_op
block|}
block|,
block|{
literal|"bpl"
block|,
name|BRANCH_QUICK_OPCODE
operator|+
name|CC_PL
operator|*
literal|0x1000
block|,
literal|0x0f00
operator|+
operator|(
literal|0xF
operator|-
name|CC_PL
operator|)
operator|*
literal|0x1000
block|,
literal|"o"
block|,
literal|1
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_eight_bit_offset_branch_op
block|}
block|,
block|{
literal|"break"
block|,
literal|0xe930
block|,
literal|0x16c0
block|,
literal|"C"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
name|cris_ver_v3p
block|,
name|cris_break_op
block|}
block|,
block|{
literal|"bstore"
block|,
literal|0x0af0
block|,
literal|0x0100
block|,
literal|"s,R"
block|,
literal|0
block|,
name|SIZE_FIX_32
block|,
name|cris_ver_warning
block|,
name|cris_not_implemented_op
block|}
block|,
block|{
literal|"bstore"
block|,
literal|0x0af0
block|,
literal|0x0100
block|,
literal|"S,D"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
name|cris_ver_warning
block|,
name|cris_not_implemented_op
block|}
block|,
block|{
literal|"bstore"
block|,
literal|0x0af0
block|,
literal|0x0500
block|,
literal|"S,R,r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
name|cris_ver_warning
block|,
name|cris_not_implemented_op
block|}
block|,
block|{
literal|"btst"
block|,
literal|0x04F0
block|,
literal|0x0B00
block|,
literal|"r,R"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_btst_nop_op
block|}
block|,
block|{
literal|"btstq"
block|,
literal|0x0380
block|,
literal|0x0C60
block|,
literal|"c,R"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_btst_nop_op
block|}
block|,
block|{
literal|"bvc"
block|,
name|BRANCH_QUICK_OPCODE
operator|+
name|CC_VC
operator|*
literal|0x1000
block|,
literal|0x0f00
operator|+
operator|(
literal|0xF
operator|-
name|CC_VC
operator|)
operator|*
literal|0x1000
block|,
literal|"o"
block|,
literal|1
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_eight_bit_offset_branch_op
block|}
block|,
block|{
literal|"bvs"
block|,
name|BRANCH_QUICK_OPCODE
operator|+
name|CC_VS
operator|*
literal|0x1000
block|,
literal|0x0f00
operator|+
operator|(
literal|0xF
operator|-
name|CC_VS
operator|)
operator|*
literal|0x1000
block|,
literal|"o"
block|,
literal|1
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_eight_bit_offset_branch_op
block|}
block|,
block|{
literal|"clear"
block|,
literal|0x0670
block|,
literal|0x3980
block|,
literal|"M r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_reg_mode_clear_op
block|}
block|,
block|{
literal|"clear"
block|,
literal|0x0A70
block|,
literal|0x3180
block|,
literal|"M y"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_none_reg_mode_clear_test_op
block|}
block|,
block|{
literal|"clear"
block|,
literal|0x0A70
block|,
literal|0x3180
block|,
literal|"M S"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_none_reg_mode_clear_test_op
block|}
block|,
block|{
literal|"clearf"
block|,
literal|0x05F0
block|,
literal|0x0A00
block|,
literal|"f"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_clearf_di_op
block|}
block|,
block|{
literal|"cmp"
block|,
literal|0x06C0
block|,
literal|0x0900
block|,
literal|"m r,R"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"cmp"
block|,
literal|0x0Ac0
block|,
literal|0x0100
block|,
literal|"m s,R"
block|,
literal|0
block|,
name|SIZE_FIELD
block|,
literal|0
block|,
name|cris_none_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"cmp"
block|,
literal|0x0Ac0
block|,
literal|0x0100
block|,
literal|"m S,D"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_none_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"cmpq"
block|,
literal|0x02C0
block|,
literal|0x0D00
block|,
literal|"i,R"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_quick_mode_and_cmp_move_or_op
block|}
block|,
block|{
literal|"cmps"
block|,
literal|0x08e0
block|,
literal|0x0300
block|,
literal|"z s,R"
block|,
literal|0
block|,
name|SIZE_FIELD
block|,
literal|0
block|,
name|cris_none_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"cmps"
block|,
literal|0x08e0
block|,
literal|0x0300
block|,
literal|"z S,D"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_none_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"cmpu"
block|,
literal|0x08c0
block|,
literal|0x0320
block|,
literal|"z s,R"
block|,
literal|0
block|,
name|SIZE_FIELD
block|,
literal|0
block|,
name|cris_none_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"cmpu"
block|,
literal|0x08c0
block|,
literal|0x0320
block|,
literal|"z S,D"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_none_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"di"
block|,
literal|0x25F0
block|,
literal|0xDA0F
block|,
literal|""
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_clearf_di_op
block|}
block|,
block|{
literal|"dip"
block|,
name|DIP_OPCODE
block|,
name|DIP_Z_BITS
block|,
literal|"ps"
block|,
literal|0
block|,
name|SIZE_FIX_32
block|,
literal|0
block|,
name|cris_dip_prefix
block|}
block|,
block|{
literal|"div"
block|,
literal|0x0980
block|,
literal|0x0640
block|,
literal|"m R,r"
block|,
literal|0
block|,
name|SIZE_FIELD
block|,
literal|0
block|,
name|cris_not_implemented_op
block|}
block|,
block|{
literal|"dstep"
block|,
literal|0x06f0
block|,
literal|0x0900
block|,
literal|"r,R"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_dstep_logshift_mstep_neg_not_op
block|}
block|,
block|{
literal|"ei"
block|,
literal|0x25B0
block|,
literal|0xDA4F
block|,
literal|""
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_ax_ei_setf_op
block|}
block|,
block|{
literal|"jbrc"
block|,
literal|0x69b0
block|,
literal|0x9640
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
name|cris_ver_v8p
block|,
name|cris_reg_mode_jump_op
block|}
block|,
block|{
literal|"jbrc"
block|,
literal|0x6930
block|,
literal|0x92c0
block|,
literal|"s"
block|,
literal|0
block|,
name|SIZE_FIX_32
block|,
name|cris_ver_v8p
block|,
name|cris_none_reg_mode_jump_op
block|}
block|,
block|{
literal|"jbrc"
block|,
literal|0x6930
block|,
literal|0x92c0
block|,
literal|"S"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
name|cris_ver_v8p
block|,
name|cris_none_reg_mode_jump_op
block|}
block|,
block|{
literal|"jir"
block|,
literal|0xA9b0
block|,
literal|0x5640
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_reg_mode_jump_op
block|}
block|,
block|{
literal|"jir"
block|,
literal|0xA930
block|,
literal|0x52c0
block|,
literal|"s"
block|,
literal|0
block|,
name|SIZE_FIX_32
block|,
literal|0
block|,
name|cris_none_reg_mode_jump_op
block|}
block|,
block|{
literal|"jir"
block|,
literal|0xA930
block|,
literal|0x52c0
block|,
literal|"S"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_none_reg_mode_jump_op
block|}
block|,
block|{
literal|"jirc"
block|,
literal|0x29b0
block|,
literal|0xd640
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
name|cris_ver_v8p
block|,
name|cris_reg_mode_jump_op
block|}
block|,
block|{
literal|"jirc"
block|,
literal|0x2930
block|,
literal|0xd2c0
block|,
literal|"s"
block|,
literal|0
block|,
name|SIZE_FIX_32
block|,
name|cris_ver_v8p
block|,
name|cris_none_reg_mode_jump_op
block|}
block|,
block|{
literal|"jirc"
block|,
literal|0x2930
block|,
literal|0xd2c0
block|,
literal|"S"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
name|cris_ver_v8p
block|,
name|cris_none_reg_mode_jump_op
block|}
block|,
block|{
literal|"jsr"
block|,
literal|0xB9b0
block|,
literal|0x4640
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_reg_mode_jump_op
block|}
block|,
block|{
literal|"jsr"
block|,
literal|0xB930
block|,
literal|0x42c0
block|,
literal|"s"
block|,
literal|0
block|,
name|SIZE_FIX_32
block|,
literal|0
block|,
name|cris_none_reg_mode_jump_op
block|}
block|,
block|{
literal|"jsr"
block|,
literal|0xB930
block|,
literal|0x42c0
block|,
literal|"S"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_none_reg_mode_jump_op
block|}
block|,
block|{
literal|"jsrc"
block|,
literal|0x39b0
block|,
literal|0xc640
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
name|cris_ver_v8p
block|,
name|cris_reg_mode_jump_op
block|}
block|,
block|{
literal|"jsrc"
block|,
literal|0x3930
block|,
literal|0xc2c0
block|,
literal|"s"
block|,
literal|0
block|,
name|SIZE_FIX_32
block|,
name|cris_ver_v8p
block|,
name|cris_none_reg_mode_jump_op
block|}
block|,
block|{
literal|"jsrc"
block|,
literal|0x3930
block|,
literal|0xc2c0
block|,
literal|"S"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
name|cris_ver_v8p
block|,
name|cris_none_reg_mode_jump_op
block|}
block|,
block|{
literal|"jump"
block|,
literal|0x09b0
block|,
literal|0xF640
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_reg_mode_jump_op
block|}
block|,
block|{
literal|"jump"
block|,
name|JUMP_INDIR_OPCODE
block|,
name|JUMP_INDIR_Z_BITS
block|,
literal|"s"
block|,
literal|0
block|,
name|SIZE_FIX_32
block|,
literal|0
block|,
name|cris_none_reg_mode_jump_op
block|}
block|,
block|{
literal|"jump"
block|,
name|JUMP_INDIR_OPCODE
block|,
name|JUMP_INDIR_Z_BITS
block|,
literal|"S"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_none_reg_mode_jump_op
block|}
block|,
block|{
literal|"jmpu"
block|,
literal|0x8930
block|,
literal|0x72c0
block|,
literal|"s"
block|,
literal|0
block|,
name|SIZE_FIX_32
block|,
name|cris_ver_v10p
block|,
name|cris_none_reg_mode_jump_op
block|}
block|,
block|{
literal|"jmpu"
block|,
literal|0x8930
block|,
literal|0x72c0
block|,
literal|"S"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
name|cris_ver_v10p
block|,
name|cris_none_reg_mode_jump_op
block|}
block|,
block|{
literal|"lsl"
block|,
literal|0x04C0
block|,
literal|0x0B00
block|,
literal|"m r,R"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_dstep_logshift_mstep_neg_not_op
block|}
block|,
block|{
literal|"lslq"
block|,
literal|0x03c0
block|,
literal|0x0C20
block|,
literal|"c,R"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_dstep_logshift_mstep_neg_not_op
block|}
block|,
block|{
literal|"lsr"
block|,
literal|0x07C0
block|,
literal|0x0800
block|,
literal|"m r,R"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_dstep_logshift_mstep_neg_not_op
block|}
block|,
block|{
literal|"lsrq"
block|,
literal|0x03e0
block|,
literal|0x0C00
block|,
literal|"c,R"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_dstep_logshift_mstep_neg_not_op
block|}
block|,
block|{
literal|"lz"
block|,
literal|0x0730
block|,
literal|0x08C0
block|,
literal|"r,R"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
name|cris_ver_v3p
block|,
name|cris_not_implemented_op
block|}
block|,
block|{
literal|"move"
block|,
literal|0x0640
block|,
literal|0x0980
block|,
literal|"m r,R"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"move"
block|,
literal|0x0630
block|,
literal|0x09c0
block|,
literal|"r,P"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_move_to_preg_op
block|}
block|,
block|{
literal|"move"
block|,
literal|0x0670
block|,
literal|0x0980
block|,
literal|"P,r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_reg_mode_move_from_preg_op
block|}
block|,
block|{
literal|"move"
block|,
literal|0x0BC0
block|,
literal|0x0000
block|,
literal|"m R,y"
block|,
literal|0
block|,
name|SIZE_FIELD
block|,
literal|0
block|,
name|cris_none_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"move"
block|,
literal|0x0BC0
block|,
literal|0x0000
block|,
literal|"m D,S"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_none_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"move"
block|,
literal|0x0A40
block|,
literal|0x0180
block|,
literal|"m s,R"
block|,
literal|0
block|,
name|SIZE_FIELD
block|,
literal|0
block|,
name|cris_none_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"move"
block|,
literal|0x0A40
block|,
literal|0x0180
block|,
literal|"m S,D"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_none_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"move"
block|,
literal|0x0A30
block|,
literal|0x01c0
block|,
literal|"s,P"
block|,
literal|0
block|,
name|SIZE_SPEC_REG
block|,
literal|0
block|,
name|cris_move_to_preg_op
block|}
block|,
block|{
literal|"move"
block|,
literal|0x0A30
block|,
literal|0x01c0
block|,
literal|"S,P"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_move_to_preg_op
block|}
block|,
block|{
literal|"move"
block|,
literal|0x0A70
block|,
literal|0x0180
block|,
literal|"P,y"
block|,
literal|0
block|,
name|SIZE_SPEC_REG
block|,
literal|0
block|,
name|cris_none_reg_mode_move_from_preg_op
block|}
block|,
block|{
literal|"move"
block|,
literal|0x0A70
block|,
literal|0x0180
block|,
literal|"P,S"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_none_reg_mode_move_from_preg_op
block|}
block|,
block|{
literal|"movem"
block|,
literal|0x0BF0
block|,
literal|0x0000
block|,
literal|"R,y"
block|,
literal|0
block|,
name|SIZE_FIX_32
block|,
literal|0
block|,
name|cris_move_reg_to_mem_movem_op
block|}
block|,
block|{
literal|"movem"
block|,
literal|0x0BF0
block|,
literal|0x0000
block|,
literal|"D,S"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_move_reg_to_mem_movem_op
block|}
block|,
block|{
literal|"movem"
block|,
literal|0x0BB0
block|,
literal|0x0040
block|,
literal|"s,R"
block|,
literal|0
block|,
name|SIZE_FIX_32
block|,
literal|0
block|,
name|cris_move_mem_to_reg_movem_op
block|}
block|,
block|{
literal|"movem"
block|,
literal|0x0BB0
block|,
literal|0x0040
block|,
literal|"S,D"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_move_mem_to_reg_movem_op
block|}
block|,
block|{
literal|"moveq"
block|,
literal|0x0240
block|,
literal|0x0D80
block|,
literal|"i,R"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_quick_mode_and_cmp_move_or_op
block|}
block|,
block|{
literal|"movs"
block|,
literal|0x0460
block|,
literal|0x0B80
block|,
literal|"z r,R"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"movs"
block|,
literal|0x0860
block|,
literal|0x0380
block|,
literal|"z s,R"
block|,
literal|0
block|,
name|SIZE_FIELD
block|,
literal|0
block|,
name|cris_none_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"movs"
block|,
literal|0x0860
block|,
literal|0x0380
block|,
literal|"z S,D"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_none_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"movu"
block|,
literal|0x0440
block|,
literal|0x0Ba0
block|,
literal|"z r,R"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"movu"
block|,
literal|0x0840
block|,
literal|0x03a0
block|,
literal|"z s,R"
block|,
literal|0
block|,
name|SIZE_FIELD
block|,
literal|0
block|,
name|cris_none_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"movu"
block|,
literal|0x0840
block|,
literal|0x03a0
block|,
literal|"z S,D"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_none_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"mstep"
block|,
literal|0x07f0
block|,
literal|0x0800
block|,
literal|"r,R"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_dstep_logshift_mstep_neg_not_op
block|}
block|,
block|{
literal|"muls"
block|,
literal|0x0d00
block|,
literal|0x02c0
block|,
literal|"m r,R"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
name|cris_ver_v10p
block|,
name|cris_muls_op
block|}
block|,
block|{
literal|"mulu"
block|,
literal|0x0900
block|,
literal|0x06c0
block|,
literal|"m r,R"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
name|cris_ver_v10p
block|,
name|cris_mulu_op
block|}
block|,
block|{
literal|"neg"
block|,
literal|0x0580
block|,
literal|0x0A40
block|,
literal|"m r,R"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_dstep_logshift_mstep_neg_not_op
block|}
block|,
block|{
literal|"nop"
block|,
name|NOP_OPCODE
block|,
name|NOP_Z_BITS
block|,
literal|""
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_btst_nop_op
block|}
block|,
block|{
literal|"not"
block|,
literal|0x8770
block|,
literal|0x7880
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_dstep_logshift_mstep_neg_not_op
block|}
block|,
block|{
literal|"or"
block|,
literal|0x0740
block|,
literal|0x0880
block|,
literal|"m r,R"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"or"
block|,
literal|0x0B40
block|,
literal|0x0080
block|,
literal|"m s,R"
block|,
literal|0
block|,
name|SIZE_FIELD
block|,
literal|0
block|,
name|cris_none_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"or"
block|,
literal|0x0B40
block|,
literal|0x0080
block|,
literal|"m S,D"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_none_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"or"
block|,
literal|0x0B40
block|,
literal|0x0480
block|,
literal|"m S,R,r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_three_operand_add_sub_cmp_and_or_op
block|}
block|,
block|{
literal|"orq"
block|,
literal|0x0340
block|,
literal|0x0C80
block|,
literal|"i,R"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_quick_mode_and_cmp_move_or_op
block|}
block|,
block|{
literal|"pop"
block|,
literal|0x0E6E
block|,
literal|0x0191
block|,
literal|"!R"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_none_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"pop"
block|,
literal|0x0e3e
block|,
literal|0x01c1
block|,
literal|"!P"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_none_reg_mode_move_from_preg_op
block|}
block|,
block|{
literal|"push"
block|,
literal|0x0FEE
block|,
literal|0x0011
block|,
literal|"BR"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_none_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"push"
block|,
literal|0x0E7E
block|,
literal|0x0181
block|,
literal|"BP"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_move_to_preg_op
block|}
block|,
block|{
literal|"rbf"
block|,
literal|0x3b30
block|,
literal|0xc0c0
block|,
literal|"y"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
name|cris_ver_v10p
block|,
name|cris_not_implemented_op
block|}
block|,
block|{
literal|"rbf"
block|,
literal|0x3b30
block|,
literal|0xc0c0
block|,
literal|"S"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
name|cris_ver_v10p
block|,
name|cris_not_implemented_op
block|}
block|,
block|{
literal|"ret"
block|,
literal|0xB67F
block|,
literal|0x4980
block|,
literal|""
block|,
literal|1
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_reg_mode_move_from_preg_op
block|}
block|,
block|{
literal|"retb"
block|,
literal|0xe67f
block|,
literal|0x1980
block|,
literal|""
block|,
literal|1
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_reg_mode_move_from_preg_op
block|}
block|,
block|{
literal|"reti"
block|,
literal|0xA67F
block|,
literal|0x5980
block|,
literal|""
block|,
literal|1
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_reg_mode_move_from_preg_op
block|}
block|,
block|{
literal|"sbfs"
block|,
literal|0x3b70
block|,
literal|0xc080
block|,
literal|"y"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
name|cris_ver_v10p
block|,
name|cris_not_implemented_op
block|}
block|,
block|{
literal|"sbfs"
block|,
literal|0x3b70
block|,
literal|0xc080
block|,
literal|"S"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
name|cris_ver_v10p
block|,
name|cris_not_implemented_op
block|}
block|,
block|{
literal|"sa"
block|,
literal|0x0530
operator|+
name|CC_A
operator|*
literal|0x1000
block|,
literal|0x0AC0
operator|+
operator|(
literal|0xf
operator|-
name|CC_A
operator|)
operator|*
literal|0x1000
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_scc_op
block|}
block|,
block|{
literal|"scc"
block|,
literal|0x0530
operator|+
name|CC_CC
operator|*
literal|0x1000
block|,
literal|0x0AC0
operator|+
operator|(
literal|0xf
operator|-
name|CC_CC
operator|)
operator|*
literal|0x1000
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_scc_op
block|}
block|,
block|{
literal|"scs"
block|,
literal|0x0530
operator|+
name|CC_CS
operator|*
literal|0x1000
block|,
literal|0x0AC0
operator|+
operator|(
literal|0xf
operator|-
name|CC_CS
operator|)
operator|*
literal|0x1000
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_scc_op
block|}
block|,
block|{
literal|"seq"
block|,
literal|0x0530
operator|+
name|CC_EQ
operator|*
literal|0x1000
block|,
literal|0x0AC0
operator|+
operator|(
literal|0xf
operator|-
name|CC_EQ
operator|)
operator|*
literal|0x1000
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_scc_op
block|}
block|,
block|{
literal|"setf"
block|,
literal|0x05b0
block|,
literal|0x0A40
block|,
literal|"f"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_ax_ei_setf_op
block|}
block|,
comment|/* Need to have "swf" in front of "sext" so it is the one displayed in      disassembly.  */
block|{
literal|"swf"
block|,
literal|0x0530
operator|+
name|CC_EXT
operator|*
literal|0x1000
block|,
literal|0x0AC0
operator|+
operator|(
literal|0xf
operator|-
name|CC_EXT
operator|)
operator|*
literal|0x1000
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
name|cris_ver_v10p
block|,
name|cris_scc_op
block|}
block|,
block|{
literal|"sext"
block|,
literal|0x0530
operator|+
name|CC_EXT
operator|*
literal|0x1000
block|,
literal|0x0AC0
operator|+
operator|(
literal|0xf
operator|-
name|CC_EXT
operator|)
operator|*
literal|0x1000
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
name|cris_ver_v0_3
block|,
name|cris_scc_op
block|}
block|,
block|{
literal|"sge"
block|,
literal|0x0530
operator|+
name|CC_GE
operator|*
literal|0x1000
block|,
literal|0x0AC0
operator|+
operator|(
literal|0xf
operator|-
name|CC_GE
operator|)
operator|*
literal|0x1000
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_scc_op
block|}
block|,
block|{
literal|"sgt"
block|,
literal|0x0530
operator|+
name|CC_GT
operator|*
literal|0x1000
block|,
literal|0x0AC0
operator|+
operator|(
literal|0xf
operator|-
name|CC_GT
operator|)
operator|*
literal|0x1000
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_scc_op
block|}
block|,
block|{
literal|"shi"
block|,
literal|0x0530
operator|+
name|CC_HI
operator|*
literal|0x1000
block|,
literal|0x0AC0
operator|+
operator|(
literal|0xf
operator|-
name|CC_HI
operator|)
operator|*
literal|0x1000
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_scc_op
block|}
block|,
block|{
literal|"shs"
block|,
literal|0x0530
operator|+
name|CC_HS
operator|*
literal|0x1000
block|,
literal|0x0AC0
operator|+
operator|(
literal|0xf
operator|-
name|CC_HS
operator|)
operator|*
literal|0x1000
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_scc_op
block|}
block|,
block|{
literal|"sle"
block|,
literal|0x0530
operator|+
name|CC_LE
operator|*
literal|0x1000
block|,
literal|0x0AC0
operator|+
operator|(
literal|0xf
operator|-
name|CC_LE
operator|)
operator|*
literal|0x1000
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_scc_op
block|}
block|,
block|{
literal|"slo"
block|,
literal|0x0530
operator|+
name|CC_LO
operator|*
literal|0x1000
block|,
literal|0x0AC0
operator|+
operator|(
literal|0xf
operator|-
name|CC_LO
operator|)
operator|*
literal|0x1000
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_scc_op
block|}
block|,
block|{
literal|"sls"
block|,
literal|0x0530
operator|+
name|CC_LS
operator|*
literal|0x1000
block|,
literal|0x0AC0
operator|+
operator|(
literal|0xf
operator|-
name|CC_LS
operator|)
operator|*
literal|0x1000
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_scc_op
block|}
block|,
block|{
literal|"slt"
block|,
literal|0x0530
operator|+
name|CC_LT
operator|*
literal|0x1000
block|,
literal|0x0AC0
operator|+
operator|(
literal|0xf
operator|-
name|CC_LT
operator|)
operator|*
literal|0x1000
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_scc_op
block|}
block|,
block|{
literal|"smi"
block|,
literal|0x0530
operator|+
name|CC_MI
operator|*
literal|0x1000
block|,
literal|0x0AC0
operator|+
operator|(
literal|0xf
operator|-
name|CC_MI
operator|)
operator|*
literal|0x1000
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_scc_op
block|}
block|,
block|{
literal|"sne"
block|,
literal|0x0530
operator|+
name|CC_NE
operator|*
literal|0x1000
block|,
literal|0x0AC0
operator|+
operator|(
literal|0xf
operator|-
name|CC_NE
operator|)
operator|*
literal|0x1000
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_scc_op
block|}
block|,
block|{
literal|"spl"
block|,
literal|0x0530
operator|+
name|CC_PL
operator|*
literal|0x1000
block|,
literal|0x0AC0
operator|+
operator|(
literal|0xf
operator|-
name|CC_PL
operator|)
operator|*
literal|0x1000
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_scc_op
block|}
block|,
block|{
literal|"sub"
block|,
literal|0x0680
block|,
literal|0x0940
block|,
literal|"m r,R"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"sub"
block|,
literal|0x0a80
block|,
literal|0x0140
block|,
literal|"m s,R"
block|,
literal|0
block|,
name|SIZE_FIELD
block|,
literal|0
block|,
name|cris_none_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"sub"
block|,
literal|0x0a80
block|,
literal|0x0140
block|,
literal|"m S,D"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_none_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"sub"
block|,
literal|0x0a80
block|,
literal|0x0540
block|,
literal|"m S,R,r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_three_operand_add_sub_cmp_and_or_op
block|}
block|,
block|{
literal|"subq"
block|,
literal|0x0280
block|,
literal|0x0d40
block|,
literal|"I,R"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_quick_mode_add_sub_op
block|}
block|,
block|{
literal|"subs"
block|,
literal|0x04a0
block|,
literal|0x0b40
block|,
literal|"z r,R"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"subs"
block|,
literal|0x08a0
block|,
literal|0x0340
block|,
literal|"z s,R"
block|,
literal|0
block|,
name|SIZE_FIELD
block|,
literal|0
block|,
name|cris_none_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"subs"
block|,
literal|0x08a0
block|,
literal|0x0340
block|,
literal|"z S,D"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_none_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"subs"
block|,
literal|0x08a0
block|,
literal|0x0740
block|,
literal|"z S,R,r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_three_operand_add_sub_cmp_and_or_op
block|}
block|,
block|{
literal|"subu"
block|,
literal|0x0480
block|,
literal|0x0b60
block|,
literal|"z r,R"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"subu"
block|,
literal|0x0880
block|,
literal|0x0360
block|,
literal|"z s,R"
block|,
literal|0
block|,
name|SIZE_FIELD
block|,
literal|0
block|,
name|cris_none_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"subu"
block|,
literal|0x0880
block|,
literal|0x0360
block|,
literal|"z S,D"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_none_reg_mode_add_sub_cmp_and_or_move_op
block|}
block|,
block|{
literal|"subu"
block|,
literal|0x0880
block|,
literal|0x0760
block|,
literal|"z S,R,r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_three_operand_add_sub_cmp_and_or_op
block|}
block|,
block|{
literal|"svc"
block|,
literal|0x0530
operator|+
name|CC_VC
operator|*
literal|0x1000
block|,
literal|0x0AC0
operator|+
operator|(
literal|0xf
operator|-
name|CC_VC
operator|)
operator|*
literal|0x1000
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_scc_op
block|}
block|,
block|{
literal|"svs"
block|,
literal|0x0530
operator|+
name|CC_VS
operator|*
literal|0x1000
block|,
literal|0x0AC0
operator|+
operator|(
literal|0xf
operator|-
name|CC_VS
operator|)
operator|*
literal|0x1000
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_scc_op
block|}
block|,
comment|/* The insn "swapn" is the same as "not" and will be disassembled as      such, but the swap* family of mnmonics are generally v8-and-higher      only, so count it in.  */
block|{
literal|"swapn"
block|,
literal|0x8770
block|,
literal|0x7880
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
name|cris_ver_v8p
block|,
name|cris_not_implemented_op
block|}
block|,
block|{
literal|"swapw"
block|,
literal|0x4770
block|,
literal|0xb880
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
name|cris_ver_v8p
block|,
name|cris_not_implemented_op
block|}
block|,
block|{
literal|"swapnw"
block|,
literal|0xc770
block|,
literal|0x3880
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
name|cris_ver_v8p
block|,
name|cris_not_implemented_op
block|}
block|,
block|{
literal|"swapb"
block|,
literal|0x2770
block|,
literal|0xd880
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
name|cris_ver_v8p
block|,
name|cris_not_implemented_op
block|}
block|,
block|{
literal|"swapnb"
block|,
literal|0xA770
block|,
literal|0x5880
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
name|cris_ver_v8p
block|,
name|cris_not_implemented_op
block|}
block|,
block|{
literal|"swapwb"
block|,
literal|0x6770
block|,
literal|0x9880
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
name|cris_ver_v8p
block|,
name|cris_not_implemented_op
block|}
block|,
block|{
literal|"swapnwb"
block|,
literal|0xE770
block|,
literal|0x1880
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
name|cris_ver_v8p
block|,
name|cris_not_implemented_op
block|}
block|,
block|{
literal|"swapr"
block|,
literal|0x1770
block|,
literal|0xe880
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
name|cris_ver_v8p
block|,
name|cris_not_implemented_op
block|}
block|,
block|{
literal|"swapnr"
block|,
literal|0x9770
block|,
literal|0x6880
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
name|cris_ver_v8p
block|,
name|cris_not_implemented_op
block|}
block|,
block|{
literal|"swapwr"
block|,
literal|0x5770
block|,
literal|0xa880
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
name|cris_ver_v8p
block|,
name|cris_not_implemented_op
block|}
block|,
block|{
literal|"swapnwr"
block|,
literal|0xd770
block|,
literal|0x2880
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
name|cris_ver_v8p
block|,
name|cris_not_implemented_op
block|}
block|,
block|{
literal|"swapbr"
block|,
literal|0x3770
block|,
literal|0xc880
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
name|cris_ver_v8p
block|,
name|cris_not_implemented_op
block|}
block|,
block|{
literal|"swapnbr"
block|,
literal|0xb770
block|,
literal|0x4880
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
name|cris_ver_v8p
block|,
name|cris_not_implemented_op
block|}
block|,
block|{
literal|"swapwbr"
block|,
literal|0x7770
block|,
literal|0x8880
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
name|cris_ver_v8p
block|,
name|cris_not_implemented_op
block|}
block|,
block|{
literal|"swapnwbr"
block|,
literal|0xf770
block|,
literal|0x0880
block|,
literal|"r"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
name|cris_ver_v8p
block|,
name|cris_not_implemented_op
block|}
block|,
block|{
literal|"test"
block|,
literal|0x0640
block|,
literal|0x0980
block|,
literal|"m D"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_reg_mode_test_op
block|}
block|,
block|{
literal|"test"
block|,
literal|0x0b80
block|,
literal|0xf040
block|,
literal|"m s"
block|,
literal|0
block|,
name|SIZE_FIELD
block|,
literal|0
block|,
name|cris_none_reg_mode_clear_test_op
block|}
block|,
block|{
literal|"test"
block|,
literal|0x0b80
block|,
literal|0xf040
block|,
literal|"m S"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_none_reg_mode_clear_test_op
block|}
block|,
block|{
literal|"xor"
block|,
literal|0x07B0
block|,
literal|0x0840
block|,
literal|"r,R"
block|,
literal|0
block|,
name|SIZE_NONE
block|,
literal|0
block|,
name|cris_xor_op
block|}
block|,
block|{
name|NULL
block|,
literal|0
block|,
literal|0
block|,
name|NULL
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|cris_not_implemented_op
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Condition-names, indexed by the CC_* numbers as found in cris.h. */
end_comment

begin_decl_stmt
specifier|const
name|char
modifier|*
specifier|const
name|cris_cc_strings
index|[]
init|=
block|{
literal|"hs"
block|,
literal|"lo"
block|,
literal|"ne"
block|,
literal|"eq"
block|,
literal|"vc"
block|,
literal|"vs"
block|,
literal|"pl"
block|,
literal|"mi"
block|,
literal|"ls"
block|,
literal|"hi"
block|,
literal|"ge"
block|,
literal|"lt"
block|,
literal|"gt"
block|,
literal|"le"
block|,
literal|"a"
block|,
comment|/* In v0, this would be "ext".  */
literal|"wf"
block|, }
decl_stmt|;
end_decl_stmt

begin_comment
comment|/*  * Local variables:  * eval: (c-set-style "gnu")  * indent-tabs-mode: t  * End:  */
end_comment

end_unit

