// Seed: 1487234484
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  input id_5;
  input id_4;
  inout id_3;
  input id_2;
  inout id_1;
  logic id_6;
  wor   id_7;
  assign id_7[1] = id_3;
endmodule
