parent	,	V_35
IRQ_NOREQUEST	,	V_6
__iomem	,	T_1
sirfsoc_irq_get_regbase	,	F_1
sirfsoc_handle_irq	,	F_5
writel_relaxed	,	F_12
irq_gc_mask_clr_bit	,	V_24
IRQ_NOPROBE	,	V_7
u32	,	T_4
sirfsoc_irqdomain	,	V_2
sirfsoc_alloc_gc	,	F_2
"unable to map intc cpu registers\n"	,	L_2
irq_domain_add_linear	,	F_11
pt_regs	,	V_30
clr	,	V_5
sirfsoc_irq_init	,	F_8
handle_domain_irq	,	F_7
sirfsoc_irq_st	,	V_41
irq_get_domain_generic_chip	,	F_4
panic	,	F_10
readl_relaxed	,	F_6
SIRFSOC_INT_BASE_OFFSET	,	V_20
sirfsoc_irq_suspend	,	F_14
level1	,	V_45
level0	,	V_44
sirfsoc_irq_syscore_ops	,	V_46
irq_mask	,	V_23
"irq_sirfsoc"	,	L_1
np	,	V_34
IRQ_NOAUTOEN	,	V_8
__exception_irq_entry	,	T_3
IRQ_LEVEL	,	V_10
chip_types	,	V_21
irq_alloc_domain_generic_chips	,	F_3
SIRFSOC_INIT_IRQ_ID	,	V_32
irq_chip_type	,	V_13
handle_level_irq	,	V_16
device_node	,	V_33
SIRFSOC_INT_RISC_MASK0	,	V_29
IRQ_GC_INIT_MASK_CACHE	,	V_17
SIRFSOC_INT_RISC_MASK1	,	V_40
__force	,	V_1
host_data	,	V_3
irq_chip_generic	,	V_11
irqstat	,	V_31
reg_base	,	V_19
sirfsoc_irq_pm_init	,	F_16
gc	,	V_12
irq_generic_chip_ops	,	V_37
mask	,	V_28
SIRFSOC_NUM_BANKS	,	V_18
irq_gc_mask_set_bit	,	V_26
chip	,	V_22
set_handle_irq	,	F_13
set	,	V_9
mask1	,	V_43
i	,	V_15
irq_unmask	,	V_25
mask0	,	V_42
regs	,	V_27
ct	,	V_14
SIRFSOC_NUM_IRQS	,	V_36
sirfsoc_irq_resume	,	F_15
SIRFSOC_INT_RISC_LEVEL0	,	V_38
SIRFSOC_INT_RISC_LEVEL1	,	V_39
__init	,	T_2
of_iomap	,	F_9
register_syscore_ops	,	F_17
base	,	V_4
