{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670461162554 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670461162563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 18:59:22 2022 " "Processing started: Wed Dec 07 18:59:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670461162563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461162563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PokemonFPGA -c PokemonFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off PokemonFPGA -c PokemonFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461162564 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670461164075 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670461164075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2s_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2s_sr " "Found entity 1: i2s_sr" {  } { { "i2s_sr.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/i2s_sr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2s_xmit " "Found entity 1: i2s_xmit" {  } { { "i2s.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/i2s.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rams.sv 4 4 " "Found 4 design units, including 4 entities, in source file rams.sv" { { "Info" "ISGN_ENTITY_NAME" "1 characterRAM " "Found entity 1: characterRAM" {  } { { "RAMs.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/RAMs.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173312 ""} { "Info" "ISGN_ENTITY_NAME" "2 mapRAM " "Found entity 2: mapRAM" {  } { { "RAMs.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/RAMs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173312 ""} { "Info" "ISGN_ENTITY_NAME" "3 startmenuRAM " "Found entity 3: startmenuRAM" {  } { { "RAMs.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/RAMs.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173312 ""} { "Info" "ISGN_ENTITY_NAME" "4 collisionRAM " "Found entity 4: collisionRAM" {  } { { "RAMs.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/RAMs.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pkm_tb.sv 0 0 " "Found 0 design units, including 0 entities, in source file pkm_tb.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173317 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Character_Movement.sv(13) " "Verilog HDL information at Character_Movement.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "Character_Movement.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Character_Movement.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1670461173321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "character_movement.sv 1 1 " "Found 1 design units, including 1 entities, in source file character_movement.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Character_Movement " "Found entity 1: Character_Movement" {  } { { "Character_Movement.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Character_Movement.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/pokemon_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/pokemon_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc " "Found entity 1: Pokemon_soc" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Pokemon_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Pokemon_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_irq_mapper " "Found entity 1: Pokemon_soc_irq_mapper" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_irq_mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0 " "Found entity 1: Pokemon_soc_mm_interconnect_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Pokemon_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "Pokemon_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_rsp_mux " "Found entity 1: Pokemon_soc_mm_interconnect_0_rsp_mux" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173445 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_rsp_demux " "Found entity 1: Pokemon_soc_mm_interconnect_0_rsp_demux" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_cmd_mux " "Found entity 1: Pokemon_soc_mm_interconnect_0_cmd_mux" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_cmd_demux " "Found entity 1: Pokemon_soc_mm_interconnect_0_cmd_demux" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173485 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173485 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173485 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173485 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173485 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670461173492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Pokemon_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173501 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670461173505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Pokemon_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Pokemon_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Pokemon_soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at Pokemon_soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670461173523 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Pokemon_soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at Pokemon_soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670461173523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: Pokemon_soc_mm_interconnect_0_router_007_default_decode" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173527 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pokemon_soc_mm_interconnect_0_router_007 " "Found entity 2: Pokemon_soc_mm_interconnect_0_router_007" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173527 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Pokemon_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Pokemon_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670461173530 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Pokemon_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Pokemon_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670461173531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: Pokemon_soc_mm_interconnect_0_router_002_default_decode" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173534 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pokemon_soc_mm_interconnect_0_router_002 " "Found entity 2: Pokemon_soc_mm_interconnect_0_router_002" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173534 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Pokemon_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Pokemon_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670461173538 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Pokemon_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Pokemon_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670461173538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_router_default_decode " "Found entity 1: Pokemon_soc_mm_interconnect_0_router_default_decode" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173542 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pokemon_soc_mm_interconnect_0_router " "Found entity 2: Pokemon_soc_mm_interconnect_0_router" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_usb_rst " "Found entity 1: Pokemon_soc_usb_rst" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_usb_rst.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_timer_0 " "Found entity 1: Pokemon_soc_timer_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_timer_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_sysid_qsys_0 " "Found entity 1: Pokemon_soc_sysid_qsys_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sysid_qsys_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_spi_0 " "Found entity 1: Pokemon_soc_spi_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_sdram_pll_dffpipe_l2c " "Found entity 1: Pokemon_soc_sdram_pll_dffpipe_l2c" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173619 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pokemon_soc_sdram_pll_stdsync_sv6 " "Found entity 2: Pokemon_soc_sdram_pll_stdsync_sv6" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173619 ""} { "Info" "ISGN_ENTITY_NAME" "3 Pokemon_soc_sdram_pll_altpll_vg92 " "Found entity 3: Pokemon_soc_sdram_pll_altpll_vg92" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173619 ""} { "Info" "ISGN_ENTITY_NAME" "4 Pokemon_soc_sdram_pll " "Found entity 4: Pokemon_soc_sdram_pll" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_sdram_input_efifo_module " "Found entity 1: Pokemon_soc_sdram_input_efifo_module" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173630 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pokemon_soc_sdram " "Found entity 2: Pokemon_soc_sdram" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_onchip_memory2_0 " "Found entity 1: Pokemon_soc_onchip_memory2_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_nios2_gen2_0 " "Found entity 1: Pokemon_soc_nios2_gen2_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173698 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pokemon_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: Pokemon_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173698 ""} { "Info" "ISGN_ENTITY_NAME" "3 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173698 ""} { "Info" "ISGN_ENTITY_NAME" "4 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173698 ""} { "Info" "ISGN_ENTITY_NAME" "5 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173698 ""} { "Info" "ISGN_ENTITY_NAME" "6 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173698 ""} { "Info" "ISGN_ENTITY_NAME" "7 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173698 ""} { "Info" "ISGN_ENTITY_NAME" "8 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173698 ""} { "Info" "ISGN_ENTITY_NAME" "9 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173698 ""} { "Info" "ISGN_ENTITY_NAME" "10 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173698 ""} { "Info" "ISGN_ENTITY_NAME" "11 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173698 ""} { "Info" "ISGN_ENTITY_NAME" "12 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173698 ""} { "Info" "ISGN_ENTITY_NAME" "13 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173698 ""} { "Info" "ISGN_ENTITY_NAME" "14 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173698 ""} { "Info" "ISGN_ENTITY_NAME" "15 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173698 ""} { "Info" "ISGN_ENTITY_NAME" "16 Pokemon_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: Pokemon_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173698 ""} { "Info" "ISGN_ENTITY_NAME" "17 Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173698 ""} { "Info" "ISGN_ENTITY_NAME" "18 Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173698 ""} { "Info" "ISGN_ENTITY_NAME" "19 Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173698 ""} { "Info" "ISGN_ENTITY_NAME" "20 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173698 ""} { "Info" "ISGN_ENTITY_NAME" "21 Pokemon_soc_nios2_gen2_0_cpu " "Found entity 21: Pokemon_soc_nios2_gen2_0_cpu" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: Pokemon_soc_nios2_gen2_0_cpu_test_bench" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_leds_pio " "Found entity 1: Pokemon_soc_leds_pio" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_leds_pio.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_keycode " "Found entity 1: Pokemon_soc_keycode" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_keycode.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_key " "Found entity 1: Pokemon_soc_key" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_key.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: Pokemon_soc_jtag_uart_0_sim_scfifo_w" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173773 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pokemon_soc_jtag_uart_0_scfifo_w " "Found entity 2: Pokemon_soc_jtag_uart_0_scfifo_w" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173773 ""} { "Info" "ISGN_ENTITY_NAME" "3 Pokemon_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: Pokemon_soc_jtag_uart_0_sim_scfifo_r" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173773 ""} { "Info" "ISGN_ENTITY_NAME" "4 Pokemon_soc_jtag_uart_0_scfifo_r " "Found entity 4: Pokemon_soc_jtag_uart_0_scfifo_r" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173773 ""} { "Info" "ISGN_ENTITY_NAME" "5 Pokemon_soc_jtag_uart_0 " "Found entity 5: Pokemon_soc_jtag_uart_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_hex_digits_pio " "Found entity 1: Pokemon_soc_hex_digits_pio" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_hex_digits_pio.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_accumulate.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_accumulate.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_accumulate " "Found entity 1: Pokemon_soc_accumulate" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_accumulate.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_accumulate.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemonfpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemonfpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PokemonFPGA " "Found entity 1: PokemonFPGA" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/VGA_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173809 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1670461173814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173819 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Color_Mapper.sv(76) " "Verilog HDL Module Instantiation warning at Color_Mapper.sv(76): ignored dangling comma in List of Port Connections" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 76 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1670461173823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palettes.sv 1 1 " "Found 1 design units, including 1 entities, in source file palettes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 palettes " "Found entity 1: palettes" {  } { { "palettes.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/palettes.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461173840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461173840 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Pokemon_soc_sdram.v(318) " "Verilog HDL or VHDL warning at Pokemon_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670461173861 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Pokemon_soc_sdram.v(328) " "Verilog HDL or VHDL warning at Pokemon_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670461173861 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Pokemon_soc_sdram.v(338) " "Verilog HDL or VHDL warning at Pokemon_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670461173861 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Pokemon_soc_sdram.v(682) " "Verilog HDL or VHDL warning at Pokemon_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670461173863 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Pokemon_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at Pokemon_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670461173864 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PokemonFPGA " "Elaborating entity \"PokemonFPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670461174211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "PokemonFPGA.sv" "hex_driver4" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461174233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc Pokemon_soc:u0 " "Elaborating entity \"Pokemon_soc\" for hierarchy \"Pokemon_soc:u0\"" {  } { { "PokemonFPGA.sv" "u0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461174264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_accumulate Pokemon_soc:u0\|Pokemon_soc_accumulate:accumulate " "Elaborating entity \"Pokemon_soc_accumulate\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_accumulate:accumulate\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "accumulate" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461174308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_hex_digits_pio Pokemon_soc:u0\|Pokemon_soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"Pokemon_soc_hex_digits_pio\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_hex_digits_pio:hex_digits_pio\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "hex_digits_pio" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461174326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_jtag_uart_0 Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"Pokemon_soc_jtag_uart_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "jtag_uart_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461174345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_jtag_uart_0_scfifo_w Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"Pokemon_soc_jtag_uart_0_scfifo_w\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "the_Pokemon_soc_jtag_uart_0_scfifo_w" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461174365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "wfifo" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461174607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461174616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461174616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461174616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461174616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461174616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461174616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461174616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461174616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461174616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461174616 ""}  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670461174616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461174689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461174689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461174694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461174731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461174731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461174739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461174774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461174774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461174785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461174851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461174851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461174864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461174934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461174934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461174945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461175014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461175014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461175024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_jtag_uart_0_scfifo_r Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_r:the_Pokemon_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"Pokemon_soc_jtag_uart_0_scfifo_r\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_r:the_Pokemon_soc_jtag_uart_0_scfifo_r\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "the_Pokemon_soc_jtag_uart_0_scfifo_r" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461175072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "Pokemon_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461175459 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461175487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461175488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461175488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461175488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461175488 ""}  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670461175488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461176158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461176336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_key Pokemon_soc:u0\|Pokemon_soc_key:key " "Elaborating entity \"Pokemon_soc_key\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_key:key\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "key" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461176406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_keycode Pokemon_soc:u0\|Pokemon_soc_keycode:keycode " "Elaborating entity \"Pokemon_soc_keycode\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_keycode:keycode\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "keycode" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461176425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_leds_pio Pokemon_soc:u0\|Pokemon_soc_leds_pio:leds_pio " "Elaborating entity \"Pokemon_soc_leds_pio\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_leds_pio:leds_pio\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "leds_pio" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461176442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0 Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"Pokemon_soc_nios2_gen2_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "nios2_gen2_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461176460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0.v" "cpu" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461176480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_test_bench Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_test_bench:the_Pokemon_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_test_bench:the_Pokemon_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461176591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "Pokemon_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461176614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461176762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461176778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461176779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461176779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461176779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461176779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461176779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461176779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461176779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461176779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461176779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461176779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461176779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461176779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461176779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461176779 ""}  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670461176779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461176864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461176864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461176870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_register_bank_b_module Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_b_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_b_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "Pokemon_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461176921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461176985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461177019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461177077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461177085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461177085 ""}  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670461177085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461177098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461177152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461177168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461177186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461177203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_td_mode Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461177263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461177279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461177320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461177335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461177350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461177367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461177382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461177402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461177420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461177467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461177492 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461177507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461177507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461177507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461177507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461177507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461177507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461177507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461177507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461177507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461177507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461177507 ""}  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670461177507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461177591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461177591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461177597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461177644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461177663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461177733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461177843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461177851 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461177851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461177851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461177851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461177851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461177851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461177851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461177851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461177851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461177851 ""}  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670461177851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461177862 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461177873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461177886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461177910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_onchip_memory2_0 Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"Pokemon_soc_onchip_memory2_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "onchip_memory2_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461177943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461177967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461177981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461177981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Pokemon_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"Pokemon_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461177981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461177981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461177981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461177981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461177981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461177981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461177981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461177981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461177981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461177981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461177981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670461177981 ""}  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670461177981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ig1 " "Found entity 1: altsyncram_4ig1" {  } { { "db/altsyncram_4ig1.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4ig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670461178066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670461178066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ig1 Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4ig1:auto_generated " "Elaborating entity \"altsyncram_4ig1\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4ig1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461178072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_sdram Pokemon_soc:u0\|Pokemon_soc_sdram:sdram " "Elaborating entity \"Pokemon_soc_sdram\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_sdram:sdram\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "sdram" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461178467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_sdram_input_efifo_module Pokemon_soc:u0\|Pokemon_soc_sdram:sdram\|Pokemon_soc_sdram_input_efifo_module:the_Pokemon_soc_sdram_input_efifo_module " "Elaborating entity \"Pokemon_soc_sdram_input_efifo_module\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_sdram:sdram\|Pokemon_soc_sdram_input_efifo_module:the_Pokemon_soc_sdram_input_efifo_module\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "the_Pokemon_soc_sdram_input_efifo_module" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461178546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_sdram_pll Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll " "Elaborating entity \"Pokemon_soc_sdram_pll\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "sdram_pll" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461178570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_sdram_pll_stdsync_sv6 Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll\|Pokemon_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"Pokemon_soc_sdram_pll_stdsync_sv6\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll\|Pokemon_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "stdsync2" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461178586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_sdram_pll_dffpipe_l2c Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll\|Pokemon_soc_sdram_pll_stdsync_sv6:stdsync2\|Pokemon_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"Pokemon_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll\|Pokemon_soc_sdram_pll_stdsync_sv6:stdsync2\|Pokemon_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "dffpipe3" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461178599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_sdram_pll_altpll_vg92 Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll\|Pokemon_soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"Pokemon_soc_sdram_pll_altpll_vg92\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll\|Pokemon_soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "sd1" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461178615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_spi_0 Pokemon_soc:u0\|Pokemon_soc_spi_0:spi_0 " "Elaborating entity \"Pokemon_soc_spi_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_spi_0:spi_0\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "spi_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461178631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_sysid_qsys_0 Pokemon_soc:u0\|Pokemon_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"Pokemon_soc_sysid_qsys_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "sysid_qsys_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461178658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_timer_0 Pokemon_soc:u0\|Pokemon_soc_timer_0:timer_0 " "Elaborating entity \"Pokemon_soc_timer_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_timer_0:timer_0\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "timer_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461178673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_usb_rst Pokemon_soc:u0\|Pokemon_soc_usb_rst:usb_rst " "Elaborating entity \"Pokemon_soc_usb_rst\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_usb_rst:usb_rst\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "usb_rst" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461178726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0 Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Pokemon_soc_mm_interconnect_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "mm_interconnect_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461178740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461179345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461179368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461179390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461179415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461179438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461179462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461179486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461179508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accumulate_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accumulate_s1_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "accumulate_s1_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461179529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 2524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461179610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 2588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461179633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 2669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461179656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 2750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461179677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 2834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461179697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461179723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 2875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461179747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 3459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461179867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461179890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 3500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461179914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 3541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461179992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_router Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router:router " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_router\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router:router\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "router" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 4932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461180238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_router_default_decode Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router:router\|Pokemon_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router:router\|Pokemon_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461180281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_router_002 Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_router_002\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 4964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461180314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_router_002_default_decode Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_002:router_002\|Pokemon_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_002:router_002\|Pokemon_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461180332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_router_007 Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_router_007\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_007:router_007\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "router_007" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 5044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461180400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_router_007_default_decode Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_007:router_007\|Pokemon_soc_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_router_007_default_decode\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_007:router_007\|Pokemon_soc_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461180419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 5270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461180580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461180597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_cmd_demux Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 5383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461180614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_cmd_mux Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 5519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461180660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461180683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461180697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_rsp_demux Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 5910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461180999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_rsp_mux Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 6391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461181112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_rsp_mux.sv" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461181197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461181211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 6570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461181245 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670461181254 "|PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670461181255 "|PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670461181255 "|PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 6636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461181303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "crosser" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 6670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461181340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461181359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461181432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_avalon_st_adapter Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 6801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461181521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461181535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005 Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 6946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461181591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461181604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_irq_mapper Pokemon_soc:u0\|Pokemon_soc_irq_mapper:irq_mapper " "Elaborating entity \"Pokemon_soc_irq_mapper\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_irq_mapper:irq_mapper\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "irq_mapper" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461181737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Pokemon_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Pokemon_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "rst_controller" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461181751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Pokemon_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Pokemon_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461181766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Pokemon_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Pokemon_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461181779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Pokemon_soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Pokemon_soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "rst_controller_001" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461181791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vc " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vc\"" {  } { { "PokemonFPGA.sv" "vc" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461181813 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(52) " "Verilog HDL assignment warning at VGA_controller.sv(52): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/VGA_controller.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181814 "|PokemonFPGA|vga_controller:vc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(55) " "Verilog HDL assignment warning at VGA_controller.sv(55): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/VGA_controller.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181814 "|PokemonFPGA|vga_controller:vc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:cm " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:cm\"" {  } { { "PokemonFPGA.sv" "cm" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461181829 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(83) " "Verilog HDL assignment warning at Color_Mapper.sv(83): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181832 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(88) " "Verilog HDL assignment warning at Color_Mapper.sv(88): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181833 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(98) " "Verilog HDL assignment warning at Color_Mapper.sv(98): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181833 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(103) " "Verilog HDL assignment warning at Color_Mapper.sv(103): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181833 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(106) " "Verilog HDL assignment warning at Color_Mapper.sv(106): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181834 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(109) " "Verilog HDL assignment warning at Color_Mapper.sv(109): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181834 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(112) " "Verilog HDL assignment warning at Color_Mapper.sv(112): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181834 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(117) " "Verilog HDL assignment warning at Color_Mapper.sv(117): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181834 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(120) " "Verilog HDL assignment warning at Color_Mapper.sv(120): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181835 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(123) " "Verilog HDL assignment warning at Color_Mapper.sv(123): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181835 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(126) " "Verilog HDL assignment warning at Color_Mapper.sv(126): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181835 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(131) " "Verilog HDL assignment warning at Color_Mapper.sv(131): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181835 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(134) " "Verilog HDL assignment warning at Color_Mapper.sv(134): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181836 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(137) " "Verilog HDL assignment warning at Color_Mapper.sv(137): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181836 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(140) " "Verilog HDL assignment warning at Color_Mapper.sv(140): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181836 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(145) " "Verilog HDL assignment warning at Color_Mapper.sv(145): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181836 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(148) " "Verilog HDL assignment warning at Color_Mapper.sv(148): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181836 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(151) " "Verilog HDL assignment warning at Color_Mapper.sv(151): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181837 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(154) " "Verilog HDL assignment warning at Color_Mapper.sv(154): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181837 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(166) " "Verilog HDL assignment warning at Color_Mapper.sv(166): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181837 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(233) " "Verilog HDL assignment warning at Color_Mapper.sv(233): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181839 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(236) " "Verilog HDL assignment warning at Color_Mapper.sv(236): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181839 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(239) " "Verilog HDL assignment warning at Color_Mapper.sv(239): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181839 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(240) " "Verilog HDL assignment warning at Color_Mapper.sv(240): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181839 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(264) " "Verilog HDL assignment warning at Color_Mapper.sv(264): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181840 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(267) " "Verilog HDL assignment warning at Color_Mapper.sv(267): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181840 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(270) " "Verilog HDL assignment warning at Color_Mapper.sv(270): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181840 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(271) " "Verilog HDL assignment warning at Color_Mapper.sv(271): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181840 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(295) " "Verilog HDL assignment warning at Color_Mapper.sv(295): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181841 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(298) " "Verilog HDL assignment warning at Color_Mapper.sv(298): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181841 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(301) " "Verilog HDL assignment warning at Color_Mapper.sv(301): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181841 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(302) " "Verilog HDL assignment warning at Color_Mapper.sv(302): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181841 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(326) " "Verilog HDL assignment warning at Color_Mapper.sv(326): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181841 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(329) " "Verilog HDL assignment warning at Color_Mapper.sv(329): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181841 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(332) " "Verilog HDL assignment warning at Color_Mapper.sv(332): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181842 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(333) " "Verilog HDL assignment warning at Color_Mapper.sv(333): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181842 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(361) " "Verilog HDL assignment warning at Color_Mapper.sv(361): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181842 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(364) " "Verilog HDL assignment warning at Color_Mapper.sv(364): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181842 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(367) " "Verilog HDL assignment warning at Color_Mapper.sv(367): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181842 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(368) " "Verilog HDL assignment warning at Color_Mapper.sv(368): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181842 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(392) " "Verilog HDL assignment warning at Color_Mapper.sv(392): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181843 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(395) " "Verilog HDL assignment warning at Color_Mapper.sv(395): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181843 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(398) " "Verilog HDL assignment warning at Color_Mapper.sv(398): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181843 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(399) " "Verilog HDL assignment warning at Color_Mapper.sv(399): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181844 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(423) " "Verilog HDL assignment warning at Color_Mapper.sv(423): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181845 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(426) " "Verilog HDL assignment warning at Color_Mapper.sv(426): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181845 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(429) " "Verilog HDL assignment warning at Color_Mapper.sv(429): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181845 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(430) " "Verilog HDL assignment warning at Color_Mapper.sv(430): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181845 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(454) " "Verilog HDL assignment warning at Color_Mapper.sv(454): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181846 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(457) " "Verilog HDL assignment warning at Color_Mapper.sv(457): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181846 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(460) " "Verilog HDL assignment warning at Color_Mapper.sv(460): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181847 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(461) " "Verilog HDL assignment warning at Color_Mapper.sv(461): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181847 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(490) " "Verilog HDL assignment warning at Color_Mapper.sv(490): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181847 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(493) " "Verilog HDL assignment warning at Color_Mapper.sv(493): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181848 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(496) " "Verilog HDL assignment warning at Color_Mapper.sv(496): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181848 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(497) " "Verilog HDL assignment warning at Color_Mapper.sv(497): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181848 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(521) " "Verilog HDL assignment warning at Color_Mapper.sv(521): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181849 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(524) " "Verilog HDL assignment warning at Color_Mapper.sv(524): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181849 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(527) " "Verilog HDL assignment warning at Color_Mapper.sv(527): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181849 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(528) " "Verilog HDL assignment warning at Color_Mapper.sv(528): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181849 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(552) " "Verilog HDL assignment warning at Color_Mapper.sv(552): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181850 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(555) " "Verilog HDL assignment warning at Color_Mapper.sv(555): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181850 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(558) " "Verilog HDL assignment warning at Color_Mapper.sv(558): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181850 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(559) " "Verilog HDL assignment warning at Color_Mapper.sv(559): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181850 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(583) " "Verilog HDL assignment warning at Color_Mapper.sv(583): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181851 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(586) " "Verilog HDL assignment warning at Color_Mapper.sv(586): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181851 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(589) " "Verilog HDL assignment warning at Color_Mapper.sv(589): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181851 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(590) " "Verilog HDL assignment warning at Color_Mapper.sv(590): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181851 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(618) " "Verilog HDL assignment warning at Color_Mapper.sv(618): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181851 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(621) " "Verilog HDL assignment warning at Color_Mapper.sv(621): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181851 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(624) " "Verilog HDL assignment warning at Color_Mapper.sv(624): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181852 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(625) " "Verilog HDL assignment warning at Color_Mapper.sv(625): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181852 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(649) " "Verilog HDL assignment warning at Color_Mapper.sv(649): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181852 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(652) " "Verilog HDL assignment warning at Color_Mapper.sv(652): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181852 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(655) " "Verilog HDL assignment warning at Color_Mapper.sv(655): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181853 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(656) " "Verilog HDL assignment warning at Color_Mapper.sv(656): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181853 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(680) " "Verilog HDL assignment warning at Color_Mapper.sv(680): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181853 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(683) " "Verilog HDL assignment warning at Color_Mapper.sv(683): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181853 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(686) " "Verilog HDL assignment warning at Color_Mapper.sv(686): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181853 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(687) " "Verilog HDL assignment warning at Color_Mapper.sv(687): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181853 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(711) " "Verilog HDL assignment warning at Color_Mapper.sv(711): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181854 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(714) " "Verilog HDL assignment warning at Color_Mapper.sv(714): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181854 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(717) " "Verilog HDL assignment warning at Color_Mapper.sv(717): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181854 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(718) " "Verilog HDL assignment warning at Color_Mapper.sv(718): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670461181854 "|PokemonFPGA|color_mapper:cm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Color_Mapper.sv(729) " "Verilog HDL Case Statement information at Color_Mapper.sv(729): all case item expressions in this case statement are onehot" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 729 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1670461181856 "|PokemonFPGA|color_mapper:cm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "characterRAM color_mapper:cm\|characterRAM:CharacterRAM " "Elaborating entity \"characterRAM\" for hierarchy \"color_mapper:cm\|characterRAM:CharacterRAM\"" {  } { { "Color_Mapper.sv" "CharacterRAM" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670461181998 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6612 0 6612 RAMs.sv(14) " "Verilog HDL warning at RAMs.sv(14): number of words (6612) in memory file does not match the number of elements in the address range \[0:6612\]" {  } { { "RAMs.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/RAMs.sv" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1670461182008