
*** Running vivado
    with args -log lab_2_alu_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab_2_alu_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source lab_2_alu_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alexivensky/ADDLabs/Lab_1_repo/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top lab_2_alu_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3636 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 403.039 ; gain = 106.375
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab_2_alu_0_0' [c:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.srcs/sources_1/bd/lab_2/ip/lab_2_alu_0_0/synth/lab_2_alu_0_0.vhd:68]
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.srcs/sources_1/new/alu.vhd:5' bound to instance 'U0' of component 'alu' [c:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.srcs/sources_1/bd/lab_2/ip/lab_2_alu_0_0/synth/lab_2_alu_0_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.srcs/sources_1/new/alu.vhd:17]
INFO: [Synth 8-3491] module 'ALU_Logical' declared at 'C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.srcs/sources_1/new/ALU_Logical.vhd:4' bound to instance 'LOG' of component 'ALU_Logical' [C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.srcs/sources_1/new/alu.vhd:67]
INFO: [Synth 8-638] synthesizing module 'ALU_Logical' [C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.srcs/sources_1/new/ALU_Logical.vhd:13]
INFO: [Synth 8-226] default block is never used [C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.srcs/sources_1/new/ALU_Logical.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ALU_Logical' (1#1) [C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.srcs/sources_1/new/ALU_Logical.vhd:13]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Arith_Unit' declared at 'C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.srcs/sources_1/imports/src/Arith_Unit.vhd:9' bound to instance 'ARI' of component 'Arith_Unit' [C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.srcs/sources_1/new/alu.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Arith_Unit' [C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.srcs/sources_1/imports/src/Arith_Unit.vhd:27]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Arith_Unit' (2#1) [C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.srcs/sources_1/imports/src/Arith_Unit.vhd:27]
INFO: [Synth 8-3491] module 'ALU_Comp' declared at 'C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.srcs/sources_1/new/ALU_Comp.vhd:4' bound to instance 'COM' of component 'ALU_Comp' [C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.srcs/sources_1/new/alu.vhd:82]
INFO: [Synth 8-638] synthesizing module 'ALU_Comp' [C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.srcs/sources_1/new/ALU_Comp.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'ALU_Comp' (3#1) [C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.srcs/sources_1/new/ALU_Comp.vhd:15]
INFO: [Synth 8-3491] module 'ALU_Shift' declared at 'C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.srcs/sources_1/new/ALU_Shift.vhd:4' bound to instance 'SHI' of component 'ALU_Shift' [C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.srcs/sources_1/new/alu.vhd:90]
INFO: [Synth 8-638] synthesizing module 'ALU_Shift' [C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.srcs/sources_1/new/ALU_Shift.vhd:13]
INFO: [Synth 8-226] default block is never used [C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.srcs/sources_1/new/ALU_Shift.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ALU_Shift' (4#1) [C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.srcs/sources_1/new/ALU_Shift.vhd:13]
INFO: [Synth 8-3491] module 'ALU_Mux' declared at 'C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.srcs/sources_1/new/ALU_Mux.vhd:4' bound to instance 'MUX' of component 'ALU_Mux' [C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.srcs/sources_1/new/alu.vhd:96]
INFO: [Synth 8-638] synthesizing module 'ALU_Mux' [C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.srcs/sources_1/new/ALU_Mux.vhd:12]
INFO: [Synth 8-226] default block is never used [C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.srcs/sources_1/new/ALU_Mux.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ALU_Mux' (5#1) [C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.srcs/sources_1/new/ALU_Mux.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'alu' (6#1) [C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.srcs/sources_1/new/alu.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'lab_2_alu_0_0' (7#1) [c:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.srcs/sources_1/bd/lab_2/ip/lab_2_alu_0_0/synth/lab_2_alu_0_0.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 459.473 ; gain = 162.809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 459.473 ; gain = 162.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 459.473 ; gain = 162.809
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 788.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 788.855 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 790.594 ; gain = 1.738
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 790.594 ; gain = 493.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 790.594 ; gain = 493.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 790.594 ; gain = 493.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 790.594 ; gain = 493.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALU_Logical 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module Arith_Unit 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU_Shift 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
Module ALU_Mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 790.594 ; gain = 493.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:18 . Memory (MB): peak = 808.531 ; gain = 511.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:18 . Memory (MB): peak = 808.680 ; gain = 512.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:18 . Memory (MB): peak = 821.824 ; gain = 525.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:20 . Memory (MB): peak = 821.824 ; gain = 525.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:20 . Memory (MB): peak = 821.824 ; gain = 525.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:01:20 . Memory (MB): peak = 821.824 ; gain = 525.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:01:20 . Memory (MB): peak = 821.824 ; gain = 525.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:20 . Memory (MB): peak = 821.824 ; gain = 525.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:01:20 . Memory (MB): peak = 821.824 ; gain = 525.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     9|
|2     |LUT2   |     1|
|3     |LUT3   |    68|
|4     |LUT4   |    10|
|5     |LUT5   |    91|
|6     |LUT6   |   124|
|7     |MUXF7  |     8|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   311|
|2     |  U0     |alu        |    41|
|3     |    ARI  |Arith_Unit |    41|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:01:20 . Memory (MB): peak = 821.824 ; gain = 525.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:00:56 . Memory (MB): peak = 821.824 ; gain = 194.039
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:21 . Memory (MB): peak = 821.824 ; gain = 525.160
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 836.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:24 . Memory (MB): peak = 836.043 ; gain = 552.746
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 836.043 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.runs/lab_2_alu_0_0_synth_1/lab_2_alu_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 836.043 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/alexivensky/ADDLabs/Lab-2/lab_2/lab_2.runs/lab_2_alu_0_0_synth_1/lab_2_alu_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab_2_alu_0_0_utilization_synth.rpt -pb lab_2_alu_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb  1 22:53:26 2024...
