{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 22 16:45:22 2015 " "Info: Processing started: Tue Dec 22 16:45:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "Processor.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Processor.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ClkDiv:clk\|Clock " "Info: Detected ripple clock \"ClkDiv:clk\|Clock\" as buffer" {  } { { "ClkDiv.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/ClkDiv.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClkDiv:clk\|Clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register ControlUnit:CU\|state.decode register Datapath:DP\|InitRam:modifiedRam\|Q\[3\] 140.1 MHz 7.138 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 140.1 MHz between source register \"ControlUnit:CU\|state.decode\" and destination register \"Datapath:DP\|InitRam:modifiedRam\|Q\[3\]\" (period= 7.138 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.905 ns + Longest register register " "Info: + Longest register to register delay is 6.905 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ControlUnit:CU\|state.decode 1 REG LCFF_X39_Y14_N11 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y14_N11; Fanout = 14; REG Node = 'ControlUnit:CU\|state.decode'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:CU|state.decode } "NODE_NAME" } } { "ControlUnit.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/ControlUnit.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.545 ns) 1.011 ns Datapath:DP\|InsCycOp:ICO\|Multiplexer:mux2\|oDat\[1\]~0 2 COMB LCCOMB_X39_Y14_N6 80 " "Info: 2: + IC(0.466 ns) + CELL(0.545 ns) = 1.011 ns; Loc. = LCCOMB_X39_Y14_N6; Fanout = 80; COMB Node = 'Datapath:DP\|InsCycOp:ICO\|Multiplexer:mux2\|oDat\[1\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { ControlUnit:CU|state.decode Datapath:DP|InsCycOp:ICO|Multiplexer:mux2|oDat[1]~0 } "NODE_NAME" } } { "Multiplexer.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Multiplexer.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.491 ns) 2.744 ns Datapath:DP\|InitRam:modifiedRam\|Mux4~7 3 COMB LCCOMB_X38_Y13_N26 1 " "Info: 3: + IC(1.242 ns) + CELL(0.491 ns) = 2.744 ns; Loc. = LCCOMB_X38_Y13_N26; Fanout = 1; COMB Node = 'Datapath:DP\|InitRam:modifiedRam\|Mux4~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.733 ns" { Datapath:DP|InsCycOp:ICO|Multiplexer:mux2|oDat[1]~0 Datapath:DP|InitRam:modifiedRam|Mux4~7 } "NODE_NAME" } } { "InitRam.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/InitRam.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.178 ns) 4.522 ns Datapath:DP\|InitRam:modifiedRam\|Mux4~8 4 COMB LCCOMB_X34_Y14_N2 1 " "Info: 4: + IC(1.600 ns) + CELL(0.178 ns) = 4.522 ns; Loc. = LCCOMB_X34_Y14_N2; Fanout = 1; COMB Node = 'Datapath:DP\|InitRam:modifiedRam\|Mux4~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.778 ns" { Datapath:DP|InitRam:modifiedRam|Mux4~7 Datapath:DP|InitRam:modifiedRam|Mux4~8 } "NODE_NAME" } } { "InitRam.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/InitRam.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.521 ns) 6.193 ns Datapath:DP\|InitRam:modifiedRam\|Mux4~9 5 COMB LCCOMB_X37_Y13_N14 1 " "Info: 5: + IC(1.150 ns) + CELL(0.521 ns) = 6.193 ns; Loc. = LCCOMB_X37_Y13_N14; Fanout = 1; COMB Node = 'Datapath:DP\|InitRam:modifiedRam\|Mux4~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.671 ns" { Datapath:DP|InitRam:modifiedRam|Mux4~8 Datapath:DP|InitRam:modifiedRam|Mux4~9 } "NODE_NAME" } } { "InitRam.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/InitRam.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.319 ns) 6.809 ns Datapath:DP\|InitRam:modifiedRam\|Mux4~20 6 COMB LCCOMB_X37_Y13_N4 1 " "Info: 6: + IC(0.297 ns) + CELL(0.319 ns) = 6.809 ns; Loc. = LCCOMB_X37_Y13_N4; Fanout = 1; COMB Node = 'Datapath:DP\|InitRam:modifiedRam\|Mux4~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { Datapath:DP|InitRam:modifiedRam|Mux4~9 Datapath:DP|InitRam:modifiedRam|Mux4~20 } "NODE_NAME" } } { "InitRam.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/InitRam.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.905 ns Datapath:DP\|InitRam:modifiedRam\|Q\[3\] 7 REG LCFF_X37_Y13_N5 3 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 6.905 ns; Loc. = LCFF_X37_Y13_N5; Fanout = 3; REG Node = 'Datapath:DP\|InitRam:modifiedRam\|Q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Datapath:DP|InitRam:modifiedRam|Mux4~20 Datapath:DP|InitRam:modifiedRam|Q[3] } "NODE_NAME" } } { "InitRam.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/InitRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.150 ns ( 31.14 % ) " "Info: Total cell delay = 2.150 ns ( 31.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.755 ns ( 68.86 % ) " "Info: Total interconnect delay = 4.755 ns ( 68.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.905 ns" { ControlUnit:CU|state.decode Datapath:DP|InsCycOp:ICO|Multiplexer:mux2|oDat[1]~0 Datapath:DP|InitRam:modifiedRam|Mux4~7 Datapath:DP|InitRam:modifiedRam|Mux4~8 Datapath:DP|InitRam:modifiedRam|Mux4~9 Datapath:DP|InitRam:modifiedRam|Mux4~20 Datapath:DP|InitRam:modifiedRam|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.905 ns" { ControlUnit:CU|state.decode {} Datapath:DP|InsCycOp:ICO|Multiplexer:mux2|oDat[1]~0 {} Datapath:DP|InitRam:modifiedRam|Mux4~7 {} Datapath:DP|InitRam:modifiedRam|Mux4~8 {} Datapath:DP|InitRam:modifiedRam|Mux4~9 {} Datapath:DP|InitRam:modifiedRam|Mux4~20 {} Datapath:DP|InitRam:modifiedRam|Q[3] {} } { 0.000ns 0.466ns 1.242ns 1.600ns 1.150ns 0.297ns 0.000ns } { 0.000ns 0.545ns 0.491ns 0.178ns 0.521ns 0.319ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.006 ns - Smallest " "Info: - Smallest clock skew is 0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 5.182 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 5.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Processor.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.879 ns) 2.654 ns ClkDiv:clk\|Clock 2 REG LCFF_X1_Y12_N1 2 " "Info: 2: + IC(0.749 ns) + CELL(0.879 ns) = 2.654 ns; Loc. = LCFF_X1_Y12_N1; Fanout = 2; REG Node = 'ClkDiv:clk\|Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { Clock ClkDiv:clk|Clock } "NODE_NAME" } } { "ClkDiv.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/ClkDiv.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.000 ns) 3.579 ns ClkDiv:clk\|Clock~clkctrl 3 COMB CLKCTRL_G1 296 " "Info: 3: + IC(0.925 ns) + CELL(0.000 ns) = 3.579 ns; Loc. = CLKCTRL_G1; Fanout = 296; COMB Node = 'ClkDiv:clk\|Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { ClkDiv:clk|Clock ClkDiv:clk|Clock~clkctrl } "NODE_NAME" } } { "ClkDiv.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/ClkDiv.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.602 ns) 5.182 ns Datapath:DP\|InitRam:modifiedRam\|Q\[3\] 4 REG LCFF_X37_Y13_N5 3 " "Info: 4: + IC(1.001 ns) + CELL(0.602 ns) = 5.182 ns; Loc. = LCFF_X37_Y13_N5; Fanout = 3; REG Node = 'Datapath:DP\|InitRam:modifiedRam\|Q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { ClkDiv:clk|Clock~clkctrl Datapath:DP|InitRam:modifiedRam|Q[3] } "NODE_NAME" } } { "InitRam.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/InitRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 48.38 % ) " "Info: Total cell delay = 2.507 ns ( 48.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.675 ns ( 51.62 % ) " "Info: Total interconnect delay = 2.675 ns ( 51.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.182 ns" { Clock ClkDiv:clk|Clock ClkDiv:clk|Clock~clkctrl Datapath:DP|InitRam:modifiedRam|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.182 ns" { Clock {} Clock~combout {} ClkDiv:clk|Clock {} ClkDiv:clk|Clock~clkctrl {} Datapath:DP|InitRam:modifiedRam|Q[3] {} } { 0.000ns 0.000ns 0.749ns 0.925ns 1.001ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 5.176 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 5.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Processor.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.879 ns) 2.654 ns ClkDiv:clk\|Clock 2 REG LCFF_X1_Y12_N1 2 " "Info: 2: + IC(0.749 ns) + CELL(0.879 ns) = 2.654 ns; Loc. = LCFF_X1_Y12_N1; Fanout = 2; REG Node = 'ClkDiv:clk\|Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { Clock ClkDiv:clk|Clock } "NODE_NAME" } } { "ClkDiv.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/ClkDiv.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.000 ns) 3.579 ns ClkDiv:clk\|Clock~clkctrl 3 COMB CLKCTRL_G1 296 " "Info: 3: + IC(0.925 ns) + CELL(0.000 ns) = 3.579 ns; Loc. = CLKCTRL_G1; Fanout = 296; COMB Node = 'ClkDiv:clk\|Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { ClkDiv:clk|Clock ClkDiv:clk|Clock~clkctrl } "NODE_NAME" } } { "ClkDiv.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/ClkDiv.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 5.176 ns ControlUnit:CU\|state.decode 4 REG LCFF_X39_Y14_N11 14 " "Info: 4: + IC(0.995 ns) + CELL(0.602 ns) = 5.176 ns; Loc. = LCFF_X39_Y14_N11; Fanout = 14; REG Node = 'ControlUnit:CU\|state.decode'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { ClkDiv:clk|Clock~clkctrl ControlUnit:CU|state.decode } "NODE_NAME" } } { "ControlUnit.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/ControlUnit.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 48.44 % ) " "Info: Total cell delay = 2.507 ns ( 48.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.669 ns ( 51.56 % ) " "Info: Total interconnect delay = 2.669 ns ( 51.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.176 ns" { Clock ClkDiv:clk|Clock ClkDiv:clk|Clock~clkctrl ControlUnit:CU|state.decode } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.176 ns" { Clock {} Clock~combout {} ClkDiv:clk|Clock {} ClkDiv:clk|Clock~clkctrl {} ControlUnit:CU|state.decode {} } { 0.000ns 0.000ns 0.749ns 0.925ns 0.995ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.182 ns" { Clock ClkDiv:clk|Clock ClkDiv:clk|Clock~clkctrl Datapath:DP|InitRam:modifiedRam|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.182 ns" { Clock {} Clock~combout {} ClkDiv:clk|Clock {} ClkDiv:clk|Clock~clkctrl {} Datapath:DP|InitRam:modifiedRam|Q[3] {} } { 0.000ns 0.000ns 0.749ns 0.925ns 1.001ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.176 ns" { Clock ClkDiv:clk|Clock ClkDiv:clk|Clock~clkctrl ControlUnit:CU|state.decode } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.176 ns" { Clock {} Clock~combout {} ClkDiv:clk|Clock {} ClkDiv:clk|Clock~clkctrl {} ControlUnit:CU|state.decode {} } { 0.000ns 0.000ns 0.749ns 0.925ns 0.995ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "ControlUnit.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/ControlUnit.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "InitRam.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/InitRam.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.905 ns" { ControlUnit:CU|state.decode Datapath:DP|InsCycOp:ICO|Multiplexer:mux2|oDat[1]~0 Datapath:DP|InitRam:modifiedRam|Mux4~7 Datapath:DP|InitRam:modifiedRam|Mux4~8 Datapath:DP|InitRam:modifiedRam|Mux4~9 Datapath:DP|InitRam:modifiedRam|Mux4~20 Datapath:DP|InitRam:modifiedRam|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.905 ns" { ControlUnit:CU|state.decode {} Datapath:DP|InsCycOp:ICO|Multiplexer:mux2|oDat[1]~0 {} Datapath:DP|InitRam:modifiedRam|Mux4~7 {} Datapath:DP|InitRam:modifiedRam|Mux4~8 {} Datapath:DP|InitRam:modifiedRam|Mux4~9 {} Datapath:DP|InitRam:modifiedRam|Mux4~20 {} Datapath:DP|InitRam:modifiedRam|Q[3] {} } { 0.000ns 0.466ns 1.242ns 1.600ns 1.150ns 0.297ns 0.000ns } { 0.000ns 0.545ns 0.491ns 0.178ns 0.521ns 0.319ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.182 ns" { Clock ClkDiv:clk|Clock ClkDiv:clk|Clock~clkctrl Datapath:DP|InitRam:modifiedRam|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.182 ns" { Clock {} Clock~combout {} ClkDiv:clk|Clock {} ClkDiv:clk|Clock~clkctrl {} Datapath:DP|InitRam:modifiedRam|Q[3] {} } { 0.000ns 0.000ns 0.749ns 0.925ns 1.001ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.176 ns" { Clock ClkDiv:clk|Clock ClkDiv:clk|Clock~clkctrl ControlUnit:CU|state.decode } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.176 ns" { Clock {} Clock~combout {} ClkDiv:clk|Clock {} ClkDiv:clk|Clock~clkctrl {} ControlUnit:CU|state.decode {} } { 0.000ns 0.000ns 0.749ns 0.925ns 0.995ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Datapath:DP\|InitRam:modifiedRam\|RAM\[9\]\[1\] KEY\[1\] Clock 5.198 ns register " "Info: tsu for register \"Datapath:DP\|InitRam:modifiedRam\|RAM\[9\]\[1\]\" (data pin = \"KEY\[1\]\", clock pin = \"Clock\") is 5.198 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.412 ns + Longest pin register " "Info: + Longest pin to register delay is 10.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[1\] 1 PIN PIN_R21 49 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 49; PIN Node = 'KEY\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Processor.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.284 ns) + CELL(0.545 ns) 7.693 ns Datapath:DP\|InitRam:modifiedRam\|RAM~34 2 COMB LCCOMB_X38_Y12_N28 12 " "Info: 2: + IC(6.284 ns) + CELL(0.545 ns) = 7.693 ns; Loc. = LCCOMB_X38_Y12_N28; Fanout = 12; COMB Node = 'Datapath:DP\|InitRam:modifiedRam\|RAM~34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.829 ns" { KEY[1] Datapath:DP|InitRam:modifiedRam|RAM~34 } "NODE_NAME" } } { "InitRam.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/InitRam.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.306 ns) + CELL(0.413 ns) 10.412 ns Datapath:DP\|InitRam:modifiedRam\|RAM\[9\]\[1\] 3 REG LCFF_X39_Y13_N13 1 " "Info: 3: + IC(2.306 ns) + CELL(0.413 ns) = 10.412 ns; Loc. = LCFF_X39_Y13_N13; Fanout = 1; REG Node = 'Datapath:DP\|InitRam:modifiedRam\|RAM\[9\]\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { Datapath:DP|InitRam:modifiedRam|RAM~34 Datapath:DP|InitRam:modifiedRam|RAM[9][1] } "NODE_NAME" } } { "InitRam.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/InitRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.822 ns ( 17.50 % ) " "Info: Total cell delay = 1.822 ns ( 17.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.590 ns ( 82.50 % ) " "Info: Total interconnect delay = 8.590 ns ( 82.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.412 ns" { KEY[1] Datapath:DP|InitRam:modifiedRam|RAM~34 Datapath:DP|InitRam:modifiedRam|RAM[9][1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.412 ns" { KEY[1] {} KEY[1]~combout {} Datapath:DP|InitRam:modifiedRam|RAM~34 {} Datapath:DP|InitRam:modifiedRam|RAM[9][1] {} } { 0.000ns 0.000ns 6.284ns 2.306ns } { 0.000ns 0.864ns 0.545ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "InitRam.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/InitRam.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 5.176 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 5.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Processor.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.879 ns) 2.654 ns ClkDiv:clk\|Clock 2 REG LCFF_X1_Y12_N1 2 " "Info: 2: + IC(0.749 ns) + CELL(0.879 ns) = 2.654 ns; Loc. = LCFF_X1_Y12_N1; Fanout = 2; REG Node = 'ClkDiv:clk\|Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { Clock ClkDiv:clk|Clock } "NODE_NAME" } } { "ClkDiv.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/ClkDiv.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.000 ns) 3.579 ns ClkDiv:clk\|Clock~clkctrl 3 COMB CLKCTRL_G1 296 " "Info: 3: + IC(0.925 ns) + CELL(0.000 ns) = 3.579 ns; Loc. = CLKCTRL_G1; Fanout = 296; COMB Node = 'ClkDiv:clk\|Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { ClkDiv:clk|Clock ClkDiv:clk|Clock~clkctrl } "NODE_NAME" } } { "ClkDiv.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/ClkDiv.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 5.176 ns Datapath:DP\|InitRam:modifiedRam\|RAM\[9\]\[1\] 4 REG LCFF_X39_Y13_N13 1 " "Info: 4: + IC(0.995 ns) + CELL(0.602 ns) = 5.176 ns; Loc. = LCFF_X39_Y13_N13; Fanout = 1; REG Node = 'Datapath:DP\|InitRam:modifiedRam\|RAM\[9\]\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { ClkDiv:clk|Clock~clkctrl Datapath:DP|InitRam:modifiedRam|RAM[9][1] } "NODE_NAME" } } { "InitRam.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/InitRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 48.44 % ) " "Info: Total cell delay = 2.507 ns ( 48.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.669 ns ( 51.56 % ) " "Info: Total interconnect delay = 2.669 ns ( 51.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.176 ns" { Clock ClkDiv:clk|Clock ClkDiv:clk|Clock~clkctrl Datapath:DP|InitRam:modifiedRam|RAM[9][1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.176 ns" { Clock {} Clock~combout {} ClkDiv:clk|Clock {} ClkDiv:clk|Clock~clkctrl {} Datapath:DP|InitRam:modifiedRam|RAM[9][1] {} } { 0.000ns 0.000ns 0.749ns 0.925ns 0.995ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.412 ns" { KEY[1] Datapath:DP|InitRam:modifiedRam|RAM~34 Datapath:DP|InitRam:modifiedRam|RAM[9][1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.412 ns" { KEY[1] {} KEY[1]~combout {} Datapath:DP|InitRam:modifiedRam|RAM~34 {} Datapath:DP|InitRam:modifiedRam|RAM[9][1] {} } { 0.000ns 0.000ns 6.284ns 2.306ns } { 0.000ns 0.864ns 0.545ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.176 ns" { Clock ClkDiv:clk|Clock ClkDiv:clk|Clock~clkctrl Datapath:DP|InitRam:modifiedRam|RAM[9][1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.176 ns" { Clock {} Clock~combout {} ClkDiv:clk|Clock {} ClkDiv:clk|Clock~clkctrl {} Datapath:DP|InitRam:modifiedRam|RAM[9][1] {} } { 0.000ns 0.000ns 0.749ns 0.925ns 0.995ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock LEDG\[7\] Datapath:DP\|InsSetOp:ISO\|Register:A_reg\|Output\[7\] 10.942 ns register " "Info: tco from clock \"Clock\" to destination pin \"LEDG\[7\]\" through register \"Datapath:DP\|InsSetOp:ISO\|Register:A_reg\|Output\[7\]\" is 10.942 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 5.177 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 5.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Processor.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.879 ns) 2.654 ns ClkDiv:clk\|Clock 2 REG LCFF_X1_Y12_N1 2 " "Info: 2: + IC(0.749 ns) + CELL(0.879 ns) = 2.654 ns; Loc. = LCFF_X1_Y12_N1; Fanout = 2; REG Node = 'ClkDiv:clk\|Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { Clock ClkDiv:clk|Clock } "NODE_NAME" } } { "ClkDiv.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/ClkDiv.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.000 ns) 3.579 ns ClkDiv:clk\|Clock~clkctrl 3 COMB CLKCTRL_G1 296 " "Info: 3: + IC(0.925 ns) + CELL(0.000 ns) = 3.579 ns; Loc. = CLKCTRL_G1; Fanout = 296; COMB Node = 'ClkDiv:clk\|Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { ClkDiv:clk|Clock ClkDiv:clk|Clock~clkctrl } "NODE_NAME" } } { "ClkDiv.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/ClkDiv.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 5.177 ns Datapath:DP\|InsSetOp:ISO\|Register:A_reg\|Output\[7\] 4 REG LCFF_X36_Y11_N21 17 " "Info: 4: + IC(0.996 ns) + CELL(0.602 ns) = 5.177 ns; Loc. = LCFF_X36_Y11_N21; Fanout = 17; REG Node = 'Datapath:DP\|InsSetOp:ISO\|Register:A_reg\|Output\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { ClkDiv:clk|Clock~clkctrl Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[7] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 48.43 % ) " "Info: Total cell delay = 2.507 ns ( 48.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.670 ns ( 51.57 % ) " "Info: Total interconnect delay = 2.670 ns ( 51.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.177 ns" { Clock ClkDiv:clk|Clock ClkDiv:clk|Clock~clkctrl Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.177 ns" { Clock {} Clock~combout {} ClkDiv:clk|Clock {} ClkDiv:clk|Clock~clkctrl {} Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[7] {} } { 0.000ns 0.000ns 0.749ns 0.925ns 0.996ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.488 ns + Longest register pin " "Info: + Longest register to pin delay is 5.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Datapath:DP\|InsSetOp:ISO\|Register:A_reg\|Output\[7\] 1 REG LCFF_X36_Y11_N21 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y11_N21; Fanout = 17; REG Node = 'Datapath:DP\|InsSetOp:ISO\|Register:A_reg\|Output\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[7] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.618 ns) + CELL(2.870 ns) 5.488 ns LEDG\[7\] 2 PIN PIN_Y21 0 " "Info: 2: + IC(2.618 ns) + CELL(2.870 ns) = 5.488 ns; Loc. = PIN_Y21; Fanout = 0; PIN Node = 'LEDG\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.488 ns" { Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[7] LEDG[7] } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Processor.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.870 ns ( 52.30 % ) " "Info: Total cell delay = 2.870 ns ( 52.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.618 ns ( 47.70 % ) " "Info: Total interconnect delay = 2.618 ns ( 47.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.488 ns" { Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[7] LEDG[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.488 ns" { Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[7] {} LEDG[7] {} } { 0.000ns 2.618ns } { 0.000ns 2.870ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.177 ns" { Clock ClkDiv:clk|Clock ClkDiv:clk|Clock~clkctrl Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.177 ns" { Clock {} Clock~combout {} ClkDiv:clk|Clock {} ClkDiv:clk|Clock~clkctrl {} Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[7] {} } { 0.000ns 0.000ns 0.749ns 0.925ns 0.996ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.488 ns" { Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[7] LEDG[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.488 ns" { Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[7] {} LEDG[7] {} } { 0.000ns 2.618ns } { 0.000ns 2.870ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "KEY\[2\] LEDR\[8\] 8.897 ns Longest " "Info: Longest tpd from source pin \"KEY\[2\]\" to destination pin \"LEDR\[8\]\" is 8.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns KEY\[2\] 1 PIN PIN_T22 3 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 3; PIN Node = 'KEY\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Processor.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.203 ns) + CELL(2.820 ns) 8.897 ns LEDR\[8\] 2 PIN PIN_R18 0 " "Info: 2: + IC(5.203 ns) + CELL(2.820 ns) = 8.897 ns; Loc. = PIN_R18; Fanout = 0; PIN Node = 'LEDR\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.023 ns" { KEY[2] LEDR[8] } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Processor.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.694 ns ( 41.52 % ) " "Info: Total cell delay = 3.694 ns ( 41.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.203 ns ( 58.48 % ) " "Info: Total interconnect delay = 5.203 ns ( 58.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.897 ns" { KEY[2] LEDR[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.897 ns" { KEY[2] {} KEY[2]~combout {} LEDR[8] {} } { 0.000ns 0.000ns 5.203ns } { 0.000ns 0.874ns 2.820ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Datapath:DP\|InsSetOp:ISO\|Register:A_reg\|Output\[2\] SW\[2\] Clock 2.432 ns register " "Info: th for register \"Datapath:DP\|InsSetOp:ISO\|Register:A_reg\|Output\[2\]\" (data pin = \"SW\[2\]\", clock pin = \"Clock\") is 2.432 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 5.177 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 5.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Processor.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.879 ns) 2.654 ns ClkDiv:clk\|Clock 2 REG LCFF_X1_Y12_N1 2 " "Info: 2: + IC(0.749 ns) + CELL(0.879 ns) = 2.654 ns; Loc. = LCFF_X1_Y12_N1; Fanout = 2; REG Node = 'ClkDiv:clk\|Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { Clock ClkDiv:clk|Clock } "NODE_NAME" } } { "ClkDiv.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/ClkDiv.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.000 ns) 3.579 ns ClkDiv:clk\|Clock~clkctrl 3 COMB CLKCTRL_G1 296 " "Info: 3: + IC(0.925 ns) + CELL(0.000 ns) = 3.579 ns; Loc. = CLKCTRL_G1; Fanout = 296; COMB Node = 'ClkDiv:clk\|Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { ClkDiv:clk|Clock ClkDiv:clk|Clock~clkctrl } "NODE_NAME" } } { "ClkDiv.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/ClkDiv.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 5.177 ns Datapath:DP\|InsSetOp:ISO\|Register:A_reg\|Output\[2\] 4 REG LCFF_X36_Y11_N13 18 " "Info: 4: + IC(0.996 ns) + CELL(0.602 ns) = 5.177 ns; Loc. = LCFF_X36_Y11_N13; Fanout = 18; REG Node = 'Datapath:DP\|InsSetOp:ISO\|Register:A_reg\|Output\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { ClkDiv:clk|Clock~clkctrl Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[2] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 48.43 % ) " "Info: Total cell delay = 2.507 ns ( 48.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.670 ns ( 51.57 % ) " "Info: Total interconnect delay = 2.670 ns ( 51.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.177 ns" { Clock ClkDiv:clk|Clock ClkDiv:clk|Clock~clkctrl Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.177 ns" { Clock {} Clock~combout {} ClkDiv:clk|Clock {} ClkDiv:clk|Clock~clkctrl {} Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[2] {} } { 0.000ns 0.000ns 0.749ns 0.925ns 0.996ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.031 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns SW\[2\] 1 PIN PIN_M22 2 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_M22; Fanout = 2; PIN Node = 'SW\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Processor.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.413 ns) 3.031 ns Datapath:DP\|InsSetOp:ISO\|Register:A_reg\|Output\[2\] 2 REG LCFF_X36_Y11_N13 18 " "Info: 2: + IC(1.582 ns) + CELL(0.413 ns) = 3.031 ns; Loc. = LCFF_X36_Y11_N13; Fanout = 18; REG Node = 'Datapath:DP\|InsSetOp:ISO\|Register:A_reg\|Output\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.995 ns" { SW[2] Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[2] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.449 ns ( 47.81 % ) " "Info: Total cell delay = 1.449 ns ( 47.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.582 ns ( 52.19 % ) " "Info: Total interconnect delay = 1.582 ns ( 52.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.031 ns" { SW[2] Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.031 ns" { SW[2] {} SW[2]~combout {} Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[2] {} } { 0.000ns 0.000ns 1.582ns } { 0.000ns 1.036ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.177 ns" { Clock ClkDiv:clk|Clock ClkDiv:clk|Clock~clkctrl Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.177 ns" { Clock {} Clock~combout {} ClkDiv:clk|Clock {} ClkDiv:clk|Clock~clkctrl {} Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[2] {} } { 0.000ns 0.000ns 0.749ns 0.925ns 0.996ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.031 ns" { SW[2] Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.031 ns" { SW[2] {} SW[2]~combout {} Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[2] {} } { 0.000ns 0.000ns 1.582ns } { 0.000ns 1.036ns 0.413ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Peak virtual memory: 163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 22 16:45:23 2015 " "Info: Processing ended: Tue Dec 22 16:45:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
