Generate the report at 2025-02-27T14:39:46, GitVersion: aa25008b3778a76ae1975c839d4cc459f7f7b3b7.
+--------------------+-------------+------------+------------+---------------+-------+-------+-----------+
| Endpoint           | Clock Group | Delay Type | Path Delay | Path Required | CPPR  | Slack | Freq(MHz) |
+--------------------+-------------+------------+------------+---------------+-------+-------+-----------+
| u1_ps2_dsh/_102_:D | core_clock  | max        | 0.660r     | 1.967         | 0.000 | 1.307 | 1442.945  |
| u1_ps2_dsh/_100_:D | core_clock  | max        | 0.660r     | 1.967         | 0.000 | 1.307 | 1442.945  |
| u1_ps2_dsh/_098_:D | core_clock  | max        | 0.660r     | 1.967         | 0.000 | 1.307 | 1442.945  |
| u0_ps2_kb/_1062_:D | core_clock  | min        | 0.079f     | 0.002         | 0.000 | 0.078 | NA        |
| u0_ps2_kb/_1063_:D | core_clock  | min        | 0.079f     | 0.002         | 0.000 | 0.078 | NA        |
| _265_:D            | core_clock  | min        | 0.081f     | 0.003         | 0.000 | 0.079 | NA        |
+--------------------+-------------+------------+------------+---------------+-------+-------+-----------+
+------------+------------+-------+
| Clock      | Delay Type | TNS   |
+------------+------------+-------+
| core_clock | max        | 0.000 |
| core_clock | min        | 0.000 |
+------------+------------+-------+
+----------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                        | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+----------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                                   |        | 0.128       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                              | 134    |             |            |            | NA          |        |                 |
| _245_:CK (DFFR_X1)                           |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                 |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                  |        |             |            |            |             | 0.000  | 0.000           |
| _245_:CK (DFFR_X1)                           |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _245_:Q (DFFR_X1)                            |        | 0.003       | 0.000      | 0.013      |             | 0.103  | 0.103r          |
| data_d1[5] (net)                             | 3      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/key_ascii/i0/_2107_:A (BUF_X1)    |        | 0.001       | 0.000      | 0.013      |             | 0.000  | 0.103r          |
| u1_ps2_dsh/key_ascii/i0/_2107_:Z (BUF_X1)    |        | 0.022       | 0.000      | 0.053      |             | 0.073  | 0.175r          |
| u1_ps2_dsh/key_ascii/i0/_0013_ (net)         | 7      |             |            |            | 0.000       |        |                 |
| fanout_buf_25:A (BUF_X8)                     |        | 0.007       | 0.000      | 0.053      |             | 0.000  | 0.175r          |
| fanout_buf_25:Z (BUF_X8)                     |        | 0.085       | 0.000      | 0.028      |             | 0.052  | 0.227r          |
| fanout_net_25 (net)                          | 30     |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/key_ascii/i0/_1385_:A (XNOR2_X2)  |        | 0.004       | 0.000      | 0.028      |             | 0.000  | 0.227r          |
| u1_ps2_dsh/key_ascii/i0/_1385_:ZN (XNOR2_X2) |        | 0.003       | 0.000      | 0.012      |             | 0.019  | 0.246f          |
| u1_ps2_dsh/key_ascii/i0/_0978_ (net)         | 1      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/key_ascii/i0/_1386_:A4 (AND4_X4)  |        | 0.004       | 0.000      | 0.012      |             | 0.000  | 0.246f          |
| u1_ps2_dsh/key_ascii/i0/_1386_:ZN (AND4_X4)  |        | 0.012       | 0.000      | 0.008      |             | 0.041  | 0.287f          |
| u1_ps2_dsh/key_ascii/i0/_0979_ (net)         | 7      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/key_ascii/i0/_1387_:A2 (AND2_X4)  |        | 0.004       | 0.000      | 0.008      |             | 0.000  | 0.287f          |
| u1_ps2_dsh/key_ascii/i0/_1387_:ZN (AND2_X4)  |        | 0.007       | 0.000      | 0.006      |             | 0.029  | 0.316f          |
| u1_ps2_dsh/key_ascii/i0/_0980_ (net)         | 3      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/key_ascii/i0/_1388_:A4 (OR4_X4)   |        | 0.004       | 0.000      | 0.006      |             | 0.000  | 0.316f          |
| u1_ps2_dsh/key_ascii/i0/_1388_:ZN (OR4_X4)   |        | 0.005       | 0.000      | 0.016      |             | 0.105  | 0.422f          |
| u1_ps2_dsh/key_ascii/i0/_0981_ (net)         | 1      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/key_ascii/i0/_1434_:A1 (NOR4_X4)  |        | 0.007       | 0.000      | 0.016      |             | 0.000  | 0.422f          |
| u1_ps2_dsh/key_ascii/i0/_1434_:ZN (NOR4_X4)  |        | 0.003       | 0.000      | 0.034      |             | 0.038  | 0.460r          |
| u1_ps2_dsh/key_ascii/i0/_1027_ (net)         | 1      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/key_ascii/i0/_1611_:A1 (NAND4_X2) |        | 0.003       | 0.000      | 0.034      |             | 0.000  | 0.460r          |
| u1_ps2_dsh/key_ascii/i0/_1611_:ZN (NAND4_X2) |        | 0.006       | 0.000      | 0.023      |             | 0.040  | 0.500f          |
| u1_ps2_dsh/key_ascii/i0/_1204_ (net)         | 1      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/key_ascii/i0/_1746_:A1 (NOR2_X4)  |        | 0.007       | 0.000      | 0.023      |             | 0.000  | 0.500f          |
| u1_ps2_dsh/key_ascii/i0/_1746_:ZN (NOR2_X4)  |        | 0.013       | 0.000      | 0.023      |             | 0.038  | 0.537r          |
| u1_ps2_dsh/key_ascii/i0/_0595_ (net)         | 8      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/key_ascii/i0/_2010_:A1 (NAND2_X1) |        | 0.002       | 0.000      | 0.023      |             | 0.000  | 0.537r          |
| u1_ps2_dsh/key_ascii/i0/_2010_:ZN (NAND2_X1) |        | 0.002       | 0.000      | 0.010      |             | 0.017  | 0.554f          |
| u1_ps2_dsh/key_ascii/i0/_0853_ (net)         | 1      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/key_ascii/i0/_2051_:A1 (NAND4_X1) |        | 0.002       | 0.000      | 0.010      |             | 0.000  | 0.554f          |
| u1_ps2_dsh/key_ascii/i0/_2051_:ZN (NAND4_X1) |        | 0.001       | 0.000      | 0.013      |             | 0.016  | 0.570r          |
| u1_ps2_dsh/key_ascii/i0/_1342_ (net)         | 1      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/key_ascii/i0/_2657_:A (BUF_X1)    |        | 0.001       | 0.000      | 0.013      |             | 0.000  | 0.570r          |
| u1_ps2_dsh/key_ascii/i0/_2657_:Z (BUF_X1)    |        | 0.001       | 0.000      | 0.006      |             | 0.022  | 0.592r          |
| u1_ps2_dsh/ascii_result[6] (net)             | 1      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/_091_:A (BUF_X1)                  |        | 0.001       | 0.000      | 0.006      |             | 0.000  | 0.592r          |
| u1_ps2_dsh/_091_:Z (BUF_X1)                  |        | 0.001       | 0.000      | 0.006      |             | 0.019  | 0.611r          |
| u1_ps2_dsh/_024_ (net)                       | 1      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/_066_:A2 (AND2_X1)                |        | 0.001       | 0.000      | 0.006      |             | 0.000  | 0.611r          |
| u1_ps2_dsh/_066_:ZN (AND2_X1)                |        | 0.001       | 0.000      | 0.007      |             | 0.028  | 0.638r          |
| u1_ps2_dsh/_015_ (net)                       | 1      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/_092_:A (BUF_X1)                  |        | 0.001       | 0.000      | 0.007      |             | 0.000  | 0.638r          |
| u1_ps2_dsh/_092_:Z (BUF_X1)                  |        | 0.001       | 0.000      | 0.008      |             | 0.022  | 0.660r          |
| u1_ps2_dsh/_006_ (net)                       | 1      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/_102_:D (DFFR_X1)                 |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.660r          |
|                                              |        |             |            |            |             |        |                 |
| clk (port)                                   |        | 0.128       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                              | 134    |             |            |            | NA          |        |                 |
| u1_ps2_dsh/_102_:CK (DFFR_X1)                |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                 |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)                  |        |             |            |            |             | 0.000  | 2.000           |
| u1_ps2_dsh/_102_:CK (DFFR_X1)                |        |             |            |            |             |        | 2.000r          |
| library setup time                           |        |             |            |            |             | -0.033 | 1.967           |
| clock reconvergence pessimism                |        |             |            |            |             | 0.000  | 1.967           |
|                                              |        |             |            |            |             |        |                 |
| path cell delay                              |        |             |            |            |             |        | 0.660(100.000%) |
| path net delay                               |        |             |            |            |             |        | 0.000(0.000%)   |
|                                              |        |             |            |            |             |        |                 |
| data require time                            |        |             |            |            |             |        | 1.967           |
| data arrival time                            |        |             |            |            |             |        | 0.660           |
| slack (MET)                                  |        |             |            |            |             |        | 1.307           |
+----------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+----------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                        | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+----------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                                   |        | 0.128       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                              | 134    |             |            |            | NA          |        |                 |
| _245_:CK (DFFR_X1)                           |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                 |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                  |        |             |            |            |             | 0.000  | 0.000           |
| _245_:CK (DFFR_X1)                           |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _245_:Q (DFFR_X1)                            |        | 0.003       | 0.000      | 0.013      |             | 0.103  | 0.103r          |
| data_d1[5] (net)                             | 3      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/key_ascii/i0/_2107_:A (BUF_X1)    |        | 0.001       | 0.000      | 0.013      |             | 0.000  | 0.103r          |
| u1_ps2_dsh/key_ascii/i0/_2107_:Z (BUF_X1)    |        | 0.022       | 0.000      | 0.053      |             | 0.073  | 0.175r          |
| u1_ps2_dsh/key_ascii/i0/_0013_ (net)         | 7      |             |            |            | 0.000       |        |                 |
| fanout_buf_25:A (BUF_X8)                     |        | 0.007       | 0.000      | 0.053      |             | 0.000  | 0.175r          |
| fanout_buf_25:Z (BUF_X8)                     |        | 0.085       | 0.000      | 0.028      |             | 0.052  | 0.227r          |
| fanout_net_25 (net)                          | 30     |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/key_ascii/i0/_1385_:A (XNOR2_X2)  |        | 0.004       | 0.000      | 0.028      |             | 0.000  | 0.227r          |
| u1_ps2_dsh/key_ascii/i0/_1385_:ZN (XNOR2_X2) |        | 0.003       | 0.000      | 0.012      |             | 0.019  | 0.246f          |
| u1_ps2_dsh/key_ascii/i0/_0978_ (net)         | 1      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/key_ascii/i0/_1386_:A4 (AND4_X4)  |        | 0.004       | 0.000      | 0.012      |             | 0.000  | 0.246f          |
| u1_ps2_dsh/key_ascii/i0/_1386_:ZN (AND4_X4)  |        | 0.012       | 0.000      | 0.008      |             | 0.041  | 0.287f          |
| u1_ps2_dsh/key_ascii/i0/_0979_ (net)         | 7      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/key_ascii/i0/_1387_:A2 (AND2_X4)  |        | 0.004       | 0.000      | 0.008      |             | 0.000  | 0.287f          |
| u1_ps2_dsh/key_ascii/i0/_1387_:ZN (AND2_X4)  |        | 0.007       | 0.000      | 0.006      |             | 0.029  | 0.316f          |
| u1_ps2_dsh/key_ascii/i0/_0980_ (net)         | 3      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/key_ascii/i0/_1388_:A4 (OR4_X4)   |        | 0.004       | 0.000      | 0.006      |             | 0.000  | 0.316f          |
| u1_ps2_dsh/key_ascii/i0/_1388_:ZN (OR4_X4)   |        | 0.005       | 0.000      | 0.016      |             | 0.105  | 0.422f          |
| u1_ps2_dsh/key_ascii/i0/_0981_ (net)         | 1      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/key_ascii/i0/_1434_:A1 (NOR4_X4)  |        | 0.007       | 0.000      | 0.016      |             | 0.000  | 0.422f          |
| u1_ps2_dsh/key_ascii/i0/_1434_:ZN (NOR4_X4)  |        | 0.003       | 0.000      | 0.034      |             | 0.038  | 0.460r          |
| u1_ps2_dsh/key_ascii/i0/_1027_ (net)         | 1      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/key_ascii/i0/_1611_:A1 (NAND4_X2) |        | 0.003       | 0.000      | 0.034      |             | 0.000  | 0.460r          |
| u1_ps2_dsh/key_ascii/i0/_1611_:ZN (NAND4_X2) |        | 0.006       | 0.000      | 0.023      |             | 0.040  | 0.500f          |
| u1_ps2_dsh/key_ascii/i0/_1204_ (net)         | 1      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/key_ascii/i0/_1746_:A1 (NOR2_X4)  |        | 0.007       | 0.000      | 0.023      |             | 0.000  | 0.500f          |
| u1_ps2_dsh/key_ascii/i0/_1746_:ZN (NOR2_X4)  |        | 0.013       | 0.000      | 0.023      |             | 0.038  | 0.537r          |
| u1_ps2_dsh/key_ascii/i0/_0595_ (net)         | 8      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/key_ascii/i0/_1922_:A1 (NAND2_X1) |        | 0.002       | 0.000      | 0.023      |             | 0.000  | 0.537r          |
| u1_ps2_dsh/key_ascii/i0/_1922_:ZN (NAND2_X1) |        | 0.002       | 0.000      | 0.010      |             | 0.017  | 0.554f          |
| u1_ps2_dsh/key_ascii/i0/_0767_ (net)         | 1      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/key_ascii/i0/_1967_:A1 (NAND4_X1) |        | 0.002       | 0.000      | 0.010      |             | 0.000  | 0.554f          |
| u1_ps2_dsh/key_ascii/i0/_1967_:ZN (NAND4_X1) |        | 0.001       | 0.000      | 0.013      |             | 0.016  | 0.570r          |
| u1_ps2_dsh/key_ascii/i0/_1340_ (net)         | 1      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/key_ascii/i0/_2581_:A (BUF_X1)    |        | 0.001       | 0.000      | 0.013      |             | 0.000  | 0.570r          |
| u1_ps2_dsh/key_ascii/i0/_2581_:Z (BUF_X1)    |        | 0.001       | 0.000      | 0.006      |             | 0.022  | 0.592r          |
| u1_ps2_dsh/ascii_result[4] (net)             | 1      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/_087_:A (BUF_X1)                  |        | 0.001       | 0.000      | 0.006      |             | 0.000  | 0.592r          |
| u1_ps2_dsh/_087_:Z (BUF_X1)                  |        | 0.001       | 0.000      | 0.006      |             | 0.019  | 0.611r          |
| u1_ps2_dsh/_022_ (net)                       | 1      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/_064_:A2 (AND2_X1)                |        | 0.001       | 0.000      | 0.006      |             | 0.000  | 0.611r          |
| u1_ps2_dsh/_064_:ZN (AND2_X1)                |        | 0.001       | 0.000      | 0.007      |             | 0.028  | 0.638r          |
| u1_ps2_dsh/_013_ (net)                       | 1      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/_088_:A (BUF_X1)                  |        | 0.001       | 0.000      | 0.007      |             | 0.000  | 0.638r          |
| u1_ps2_dsh/_088_:Z (BUF_X1)                  |        | 0.001       | 0.000      | 0.008      |             | 0.022  | 0.660r          |
| u1_ps2_dsh/_004_ (net)                       | 1      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/_100_:D (DFFR_X1)                 |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.660r          |
|                                              |        |             |            |            |             |        |                 |
| clk (port)                                   |        | 0.128       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                              | 134    |             |            |            | NA          |        |                 |
| u1_ps2_dsh/_100_:CK (DFFR_X1)                |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                 |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)                  |        |             |            |            |             | 0.000  | 2.000           |
| u1_ps2_dsh/_100_:CK (DFFR_X1)                |        |             |            |            |             |        | 2.000r          |
| library setup time                           |        |             |            |            |             | -0.033 | 1.967           |
| clock reconvergence pessimism                |        |             |            |            |             | 0.000  | 1.967           |
|                                              |        |             |            |            |             |        |                 |
| path cell delay                              |        |             |            |            |             |        | 0.660(100.000%) |
| path net delay                               |        |             |            |            |             |        | 0.000(0.000%)   |
|                                              |        |             |            |            |             |        |                 |
| data require time                            |        |             |            |            |             |        | 1.967           |
| data arrival time                            |        |             |            |            |             |        | 0.660           |
| slack (MET)                                  |        |             |            |            |             |        | 1.307           |
+----------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+----------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                        | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+----------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                                   |        | 0.128       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                              | 134    |             |            |            | NA          |        |                 |
| _245_:CK (DFFR_X1)                           |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                 |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                  |        |             |            |            |             | 0.000  | 0.000           |
| _245_:CK (DFFR_X1)                           |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _245_:Q (DFFR_X1)                            |        | 0.003       | 0.000      | 0.013      |             | 0.103  | 0.103r          |
| data_d1[5] (net)                             | 3      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/key_ascii/i0/_2107_:A (BUF_X1)    |        | 0.001       | 0.000      | 0.013      |             | 0.000  | 0.103r          |
| u1_ps2_dsh/key_ascii/i0/_2107_:Z (BUF_X1)    |        | 0.022       | 0.000      | 0.053      |             | 0.073  | 0.175r          |
| u1_ps2_dsh/key_ascii/i0/_0013_ (net)         | 7      |             |            |            | 0.000       |        |                 |
| fanout_buf_25:A (BUF_X8)                     |        | 0.007       | 0.000      | 0.053      |             | 0.000  | 0.175r          |
| fanout_buf_25:Z (BUF_X8)                     |        | 0.085       | 0.000      | 0.028      |             | 0.052  | 0.227r          |
| fanout_net_25 (net)                          | 30     |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/key_ascii/i0/_1385_:A (XNOR2_X2)  |        | 0.004       | 0.000      | 0.028      |             | 0.000  | 0.227r          |
| u1_ps2_dsh/key_ascii/i0/_1385_:ZN (XNOR2_X2) |        | 0.003       | 0.000      | 0.012      |             | 0.019  | 0.246f          |
| u1_ps2_dsh/key_ascii/i0/_0978_ (net)         | 1      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/key_ascii/i0/_1386_:A4 (AND4_X4)  |        | 0.004       | 0.000      | 0.012      |             | 0.000  | 0.246f          |
| u1_ps2_dsh/key_ascii/i0/_1386_:ZN (AND4_X4)  |        | 0.012       | 0.000      | 0.008      |             | 0.041  | 0.287f          |
| u1_ps2_dsh/key_ascii/i0/_0979_ (net)         | 7      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/key_ascii/i0/_1387_:A2 (AND2_X4)  |        | 0.004       | 0.000      | 0.008      |             | 0.000  | 0.287f          |
| u1_ps2_dsh/key_ascii/i0/_1387_:ZN (AND2_X4)  |        | 0.007       | 0.000      | 0.006      |             | 0.029  | 0.316f          |
| u1_ps2_dsh/key_ascii/i0/_0980_ (net)         | 3      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/key_ascii/i0/_1388_:A4 (OR4_X4)   |        | 0.004       | 0.000      | 0.006      |             | 0.000  | 0.316f          |
| u1_ps2_dsh/key_ascii/i0/_1388_:ZN (OR4_X4)   |        | 0.005       | 0.000      | 0.016      |             | 0.105  | 0.422f          |
| u1_ps2_dsh/key_ascii/i0/_0981_ (net)         | 1      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/key_ascii/i0/_1434_:A1 (NOR4_X4)  |        | 0.007       | 0.000      | 0.016      |             | 0.000  | 0.422f          |
| u1_ps2_dsh/key_ascii/i0/_1434_:ZN (NOR4_X4)  |        | 0.003       | 0.000      | 0.034      |             | 0.038  | 0.460r          |
| u1_ps2_dsh/key_ascii/i0/_1027_ (net)         | 1      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/key_ascii/i0/_1611_:A1 (NAND4_X2) |        | 0.003       | 0.000      | 0.034      |             | 0.000  | 0.460r          |
| u1_ps2_dsh/key_ascii/i0/_1611_:ZN (NAND4_X2) |        | 0.006       | 0.000      | 0.023      |             | 0.040  | 0.500f          |
| u1_ps2_dsh/key_ascii/i0/_1204_ (net)         | 1      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/key_ascii/i0/_1746_:A1 (NOR2_X4)  |        | 0.007       | 0.000      | 0.023      |             | 0.000  | 0.500f          |
| u1_ps2_dsh/key_ascii/i0/_1746_:ZN (NOR2_X4)  |        | 0.013       | 0.000      | 0.023      |             | 0.038  | 0.537r          |
| u1_ps2_dsh/key_ascii/i0/_0595_ (net)         | 8      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/key_ascii/i0/_1833_:A1 (NAND2_X1) |        | 0.002       | 0.000      | 0.023      |             | 0.000  | 0.537r          |
| u1_ps2_dsh/key_ascii/i0/_1833_:ZN (NAND2_X1) |        | 0.002       | 0.000      | 0.010      |             | 0.017  | 0.554f          |
| u1_ps2_dsh/key_ascii/i0/_0680_ (net)         | 1      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/key_ascii/i0/_1878_:A1 (NAND4_X1) |        | 0.002       | 0.000      | 0.010      |             | 0.000  | 0.554f          |
| u1_ps2_dsh/key_ascii/i0/_1878_:ZN (NAND4_X1) |        | 0.001       | 0.000      | 0.013      |             | 0.016  | 0.570r          |
| u1_ps2_dsh/key_ascii/i0/_1338_ (net)         | 1      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/key_ascii/i0/_2505_:A (BUF_X1)    |        | 0.001       | 0.000      | 0.013      |             | 0.000  | 0.570r          |
| u1_ps2_dsh/key_ascii/i0/_2505_:Z (BUF_X1)    |        | 0.001       | 0.000      | 0.006      |             | 0.022  | 0.592r          |
| u1_ps2_dsh/ascii_result[2] (net)             | 1      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/_083_:A (BUF_X1)                  |        | 0.001       | 0.000      | 0.006      |             | 0.000  | 0.592r          |
| u1_ps2_dsh/_083_:Z (BUF_X1)                  |        | 0.001       | 0.000      | 0.006      |             | 0.019  | 0.611r          |
| u1_ps2_dsh/_020_ (net)                       | 1      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/_062_:A2 (AND2_X1)                |        | 0.001       | 0.000      | 0.006      |             | 0.000  | 0.611r          |
| u1_ps2_dsh/_062_:ZN (AND2_X1)                |        | 0.001       | 0.000      | 0.007      |             | 0.028  | 0.638r          |
| u1_ps2_dsh/_011_ (net)                       | 1      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/_084_:A (BUF_X1)                  |        | 0.001       | 0.000      | 0.007      |             | 0.000  | 0.638r          |
| u1_ps2_dsh/_084_:Z (BUF_X1)                  |        | 0.001       | 0.000      | 0.008      |             | 0.022  | 0.660r          |
| u1_ps2_dsh/_002_ (net)                       | 1      |             |            |            | 0.000       |        |                 |
| u1_ps2_dsh/_098_:D (DFFR_X1)                 |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.660r          |
|                                              |        |             |            |            |             |        |                 |
| clk (port)                                   |        | 0.128       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                              | 134    |             |            |            | NA          |        |                 |
| u1_ps2_dsh/_098_:CK (DFFR_X1)                |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                 |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)                  |        |             |            |            |             | 0.000  | 2.000           |
| u1_ps2_dsh/_098_:CK (DFFR_X1)                |        |             |            |            |             |        | 2.000r          |
| library setup time                           |        |             |            |            |             | -0.033 | 1.967           |
| clock reconvergence pessimism                |        |             |            |            |             | 0.000  | 1.967           |
|                                              |        |             |            |            |             |        |                 |
| path cell delay                              |        |             |            |            |             |        | 0.660(100.000%) |
| path net delay                               |        |             |            |            |             |        | 0.000(0.000%)   |
|                                              |        |             |            |            |             |        |                 |
| data require time                            |        |             |            |            |             |        | 1.967           |
| data arrival time                            |        |             |            |            |             |        | 0.660           |
| slack (MET)                                  |        |             |            |            |             |        | 1.307           |
+----------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+---------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                           | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+---------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                      |        | 0.128       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                 | 134    |             |            |            | NA          |        |                 |
| u0_ps2_kb/_1061_:CK (DFF_X1)    |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)    |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)     |        |             |            |            |             | 0.000  | 0.000           |
| u0_ps2_kb/_1061_:CK (DFF_X1)    |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| u0_ps2_kb/_1061_:Q (DFF_X1)     |        | 0.001       | 0.000      | 0.007      |             | 0.079  | 0.079f          |
| u0_ps2_kb/ps2_clk_sync[0] (net) | 1      |             |            |            | 0.000       |        |                 |
| u0_ps2_kb/_1062_:D (DFF_X1)     |        | 0.001       | 0.000      | 0.007      |             | 0.000  | 0.079f          |
|                                 |        |             |            |            |             |        |                 |
| clk (port)                      |        | 0.128       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                 | 134    |             |            |            | NA          |        |                 |
| u0_ps2_kb/_1062_:CK (DFF_X1)    |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)    |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)     |        |             |            |            |             | 0.000  | 0.000           |
| u0_ps2_kb/_1062_:CK (DFF_X1)    |        |             |            |            |             |        | 0.000r          |
| library hold time               |        |             |            |            |             | 0.002  | 0.002           |
| clock reconvergence pessimism   |        |             |            |            |             | -0.000 | 0.002           |
|                                 |        |             |            |            |             |        |                 |
| path cell delay                 |        |             |            |            |             |        | 0.079(100.000%) |
| path net delay                  |        |             |            |            |             |        | 0.000(0.000%)   |
|                                 |        |             |            |            |             |        |                 |
| data require time               |        |             |            |            |             |        | 0.002           |
| data arrival time               |        |             |            |            |             |        | 0.079           |
| slack (MET)                     |        |             |            |            |             |        | 0.078           |
+---------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+---------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                           | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+---------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                      |        | 0.128       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                 | 134    |             |            |            | NA          |        |                 |
| u0_ps2_kb/_1062_:CK (DFF_X1)    |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)    |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)     |        |             |            |            |             | 0.000  | 0.000           |
| u0_ps2_kb/_1062_:CK (DFF_X1)    |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| u0_ps2_kb/_1062_:Q (DFF_X1)     |        | 0.002       | 0.000      | 0.007      |             | 0.079  | 0.079f          |
| u0_ps2_kb/ps2_clk_sync[1] (net) | 2      |             |            |            | 0.000       |        |                 |
| u0_ps2_kb/_1063_:D (DFF_X1)     |        | 0.001       | 0.000      | 0.007      |             | 0.000  | 0.079f          |
|                                 |        |             |            |            |             |        |                 |
| clk (port)                      |        | 0.128       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                 | 134    |             |            |            | NA          |        |                 |
| u0_ps2_kb/_1063_:CK (DFF_X1)    |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)    |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)     |        |             |            |            |             | 0.000  | 0.000           |
| u0_ps2_kb/_1063_:CK (DFF_X1)    |        |             |            |            |             |        | 0.000r          |
| library hold time               |        |             |            |            |             | 0.002  | 0.002           |
| clock reconvergence pessimism   |        |             |            |            |             | -0.000 | 0.002           |
|                                 |        |             |            |            |             |        |                 |
| path cell delay                 |        |             |            |            |             |        | 0.079(100.000%) |
| path net delay                  |        |             |            |            |             |        | 0.000(0.000%)   |
|                                 |        |             |            |            |             |        |                 |
| data require time               |        |             |            |            |             |        | 0.002           |
| data arrival time               |        |             |            |            |             |        | 0.079           |
| slack (MET)                     |        |             |            |            |             |        | 0.078           |
+---------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                         | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                    |        | 0.128       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)               | 134    |             |            |            | NA          |        |                 |
| u0_ps2_kb/_1043_:CK (DFF_X1)  |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)  |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)   |        |             |            |            |             | 0.000  | 0.000           |
| u0_ps2_kb/_1043_:CK (DFF_X1)  |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| u0_ps2_kb/_1043_:Q (DFF_X1)   |        | 0.003       | 0.000      | 0.008      |             | 0.081  | 0.081f          |
| ready (net)                   | 3      |             |            |            | 0.000       |        |                 |
| _265_:D (DFFR_X1)             |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.081f          |
|                               |        |             |            |            |             |        |                 |
| clk (port)                    |        | 0.128       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)               | 134    |             |            |            | NA          |        |                 |
| _265_:CK (DFFR_X1)            |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)  |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)   |        |             |            |            |             | 0.000  | 0.000           |
| _265_:CK (DFFR_X1)            |        |             |            |            |             |        | 0.000r          |
| library hold time             |        |             |            |            |             | 0.003  | 0.003           |
| clock reconvergence pessimism |        |             |            |            |             | -0.000 | 0.003           |
|                               |        |             |            |            |             |        |                 |
| path cell delay               |        |             |            |            |             |        | 0.081(100.000%) |
| path net delay                |        |             |            |            |             |        | 0.000(0.000%)   |
|                               |        |             |            |            |             |        |                 |
| data require time             |        |             |            |            |             |        | 0.003           |
| data arrival time             |        |             |            |            |             |        | 0.081           |
| slack (MET)                   |        |             |            |            |             |        | 0.079           |
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
