
tasiyici1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012dbc  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000788  08012f60  08012f60  00013f60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080136e8  080136e8  000151f0  2**0
                  CONTENTS
  4 .ARM          00000008  080136e8  080136e8  000146e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080136f0  080136f0  000151f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080136f0  080136f0  000146f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080136f4  080136f4  000146f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f0  20000000  080136f8  00015000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002ab4  200001f0  080138e8  000151f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002ca4  080138e8  00015ca4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000151f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d0fa  00000000  00000000  00015220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000041fa  00000000  00000000  0003231a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001948  00000000  00000000  00036518  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013b1  00000000  00000000  00037e60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d074  00000000  00000000  00039211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022f58  00000000  00000000  00056285  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a722b  00000000  00000000  000791dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00120408  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008444  00000000  00000000  0012044c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  00128890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f0 	.word	0x200001f0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08012f44 	.word	0x08012f44

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f4 	.word	0x200001f4
 80001dc:	08012f44 	.word	0x08012f44

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a0 	b.w	8000ff0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	460c      	mov	r4, r1
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d14e      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d40:	4694      	mov	ip, r2
 8000d42:	458c      	cmp	ip, r1
 8000d44:	4686      	mov	lr, r0
 8000d46:	fab2 f282 	clz	r2, r2
 8000d4a:	d962      	bls.n	8000e12 <__udivmoddi4+0xde>
 8000d4c:	b14a      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d4e:	f1c2 0320 	rsb	r3, r2, #32
 8000d52:	4091      	lsls	r1, r2
 8000d54:	fa20 f303 	lsr.w	r3, r0, r3
 8000d58:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5c:	4319      	orrs	r1, r3
 8000d5e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d66:	fa1f f68c 	uxth.w	r6, ip
 8000d6a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb07 1114 	mls	r1, r7, r4, r1
 8000d76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d7a:	fb04 f106 	mul.w	r1, r4, r6
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d8a:	f080 8112 	bcs.w	8000fb2 <__udivmoddi4+0x27e>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 810f 	bls.w	8000fb2 <__udivmoddi4+0x27e>
 8000d94:	3c02      	subs	r4, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a59      	subs	r1, r3, r1
 8000d9a:	fa1f f38e 	uxth.w	r3, lr
 8000d9e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000da2:	fb07 1110 	mls	r1, r7, r0, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb00 f606 	mul.w	r6, r0, r6
 8000dae:	429e      	cmp	r6, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x94>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dba:	f080 80fc 	bcs.w	8000fb6 <__udivmoddi4+0x282>
 8000dbe:	429e      	cmp	r6, r3
 8000dc0:	f240 80f9 	bls.w	8000fb6 <__udivmoddi4+0x282>
 8000dc4:	4463      	add	r3, ip
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	1b9b      	subs	r3, r3, r6
 8000dca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dce:	2100      	movs	r1, #0
 8000dd0:	b11d      	cbz	r5, 8000dda <__udivmoddi4+0xa6>
 8000dd2:	40d3      	lsrs	r3, r2
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d905      	bls.n	8000dee <__udivmoddi4+0xba>
 8000de2:	b10d      	cbz	r5, 8000de8 <__udivmoddi4+0xb4>
 8000de4:	e9c5 0100 	strd	r0, r1, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	4608      	mov	r0, r1
 8000dec:	e7f5      	b.n	8000dda <__udivmoddi4+0xa6>
 8000dee:	fab3 f183 	clz	r1, r3
 8000df2:	2900      	cmp	r1, #0
 8000df4:	d146      	bne.n	8000e84 <__udivmoddi4+0x150>
 8000df6:	42a3      	cmp	r3, r4
 8000df8:	d302      	bcc.n	8000e00 <__udivmoddi4+0xcc>
 8000dfa:	4290      	cmp	r0, r2
 8000dfc:	f0c0 80f0 	bcc.w	8000fe0 <__udivmoddi4+0x2ac>
 8000e00:	1a86      	subs	r6, r0, r2
 8000e02:	eb64 0303 	sbc.w	r3, r4, r3
 8000e06:	2001      	movs	r0, #1
 8000e08:	2d00      	cmp	r5, #0
 8000e0a:	d0e6      	beq.n	8000dda <__udivmoddi4+0xa6>
 8000e0c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e10:	e7e3      	b.n	8000dda <__udivmoddi4+0xa6>
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	f040 8090 	bne.w	8000f38 <__udivmoddi4+0x204>
 8000e18:	eba1 040c 	sub.w	r4, r1, ip
 8000e1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e20:	fa1f f78c 	uxth.w	r7, ip
 8000e24:	2101      	movs	r1, #1
 8000e26:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e2e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e36:	fb07 f006 	mul.w	r0, r7, r6
 8000e3a:	4298      	cmp	r0, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x11c>
 8000e3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e42:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x11a>
 8000e48:	4298      	cmp	r0, r3
 8000e4a:	f200 80cd 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e4e:	4626      	mov	r6, r4
 8000e50:	1a1c      	subs	r4, r3, r0
 8000e52:	fa1f f38e 	uxth.w	r3, lr
 8000e56:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e5a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e62:	fb00 f707 	mul.w	r7, r0, r7
 8000e66:	429f      	cmp	r7, r3
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x148>
 8000e6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e72:	d202      	bcs.n	8000e7a <__udivmoddi4+0x146>
 8000e74:	429f      	cmp	r7, r3
 8000e76:	f200 80b0 	bhi.w	8000fda <__udivmoddi4+0x2a6>
 8000e7a:	4620      	mov	r0, r4
 8000e7c:	1bdb      	subs	r3, r3, r7
 8000e7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e82:	e7a5      	b.n	8000dd0 <__udivmoddi4+0x9c>
 8000e84:	f1c1 0620 	rsb	r6, r1, #32
 8000e88:	408b      	lsls	r3, r1
 8000e8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8e:	431f      	orrs	r7, r3
 8000e90:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e94:	fa04 f301 	lsl.w	r3, r4, r1
 8000e98:	ea43 030c 	orr.w	r3, r3, ip
 8000e9c:	40f4      	lsrs	r4, r6
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	0c38      	lsrs	r0, r7, #16
 8000ea4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ea8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eac:	fa1f fc87 	uxth.w	ip, r7
 8000eb0:	fb00 441e 	mls	r4, r0, lr, r4
 8000eb4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eb8:	fb0e f90c 	mul.w	r9, lr, ip
 8000ebc:	45a1      	cmp	r9, r4
 8000ebe:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec2:	d90a      	bls.n	8000eda <__udivmoddi4+0x1a6>
 8000ec4:	193c      	adds	r4, r7, r4
 8000ec6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eca:	f080 8084 	bcs.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ece:	45a1      	cmp	r9, r4
 8000ed0:	f240 8081 	bls.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ed4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ed8:	443c      	add	r4, r7
 8000eda:	eba4 0409 	sub.w	r4, r4, r9
 8000ede:	fa1f f983 	uxth.w	r9, r3
 8000ee2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ee6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eee:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ef2:	45a4      	cmp	ip, r4
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x1d2>
 8000ef6:	193c      	adds	r4, r7, r4
 8000ef8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000efc:	d267      	bcs.n	8000fce <__udivmoddi4+0x29a>
 8000efe:	45a4      	cmp	ip, r4
 8000f00:	d965      	bls.n	8000fce <__udivmoddi4+0x29a>
 8000f02:	3b02      	subs	r3, #2
 8000f04:	443c      	add	r4, r7
 8000f06:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f0a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f0e:	eba4 040c 	sub.w	r4, r4, ip
 8000f12:	429c      	cmp	r4, r3
 8000f14:	46ce      	mov	lr, r9
 8000f16:	469c      	mov	ip, r3
 8000f18:	d351      	bcc.n	8000fbe <__udivmoddi4+0x28a>
 8000f1a:	d04e      	beq.n	8000fba <__udivmoddi4+0x286>
 8000f1c:	b155      	cbz	r5, 8000f34 <__udivmoddi4+0x200>
 8000f1e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f22:	eb64 040c 	sbc.w	r4, r4, ip
 8000f26:	fa04 f606 	lsl.w	r6, r4, r6
 8000f2a:	40cb      	lsrs	r3, r1
 8000f2c:	431e      	orrs	r6, r3
 8000f2e:	40cc      	lsrs	r4, r1
 8000f30:	e9c5 6400 	strd	r6, r4, [r5]
 8000f34:	2100      	movs	r1, #0
 8000f36:	e750      	b.n	8000dda <__udivmoddi4+0xa6>
 8000f38:	f1c2 0320 	rsb	r3, r2, #32
 8000f3c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f40:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f44:	fa24 f303 	lsr.w	r3, r4, r3
 8000f48:	4094      	lsls	r4, r2
 8000f4a:	430c      	orrs	r4, r1
 8000f4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f50:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f54:	fa1f f78c 	uxth.w	r7, ip
 8000f58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f5c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f60:	0c23      	lsrs	r3, r4, #16
 8000f62:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f66:	fb00 f107 	mul.w	r1, r0, r7
 8000f6a:	4299      	cmp	r1, r3
 8000f6c:	d908      	bls.n	8000f80 <__udivmoddi4+0x24c>
 8000f6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f72:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f76:	d22c      	bcs.n	8000fd2 <__udivmoddi4+0x29e>
 8000f78:	4299      	cmp	r1, r3
 8000f7a:	d92a      	bls.n	8000fd2 <__udivmoddi4+0x29e>
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	1a5b      	subs	r3, r3, r1
 8000f82:	b2a4      	uxth	r4, r4
 8000f84:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f88:	fb08 3311 	mls	r3, r8, r1, r3
 8000f8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f90:	fb01 f307 	mul.w	r3, r1, r7
 8000f94:	42a3      	cmp	r3, r4
 8000f96:	d908      	bls.n	8000faa <__udivmoddi4+0x276>
 8000f98:	eb1c 0404 	adds.w	r4, ip, r4
 8000f9c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fa0:	d213      	bcs.n	8000fca <__udivmoddi4+0x296>
 8000fa2:	42a3      	cmp	r3, r4
 8000fa4:	d911      	bls.n	8000fca <__udivmoddi4+0x296>
 8000fa6:	3902      	subs	r1, #2
 8000fa8:	4464      	add	r4, ip
 8000faa:	1ae4      	subs	r4, r4, r3
 8000fac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fb0:	e739      	b.n	8000e26 <__udivmoddi4+0xf2>
 8000fb2:	4604      	mov	r4, r0
 8000fb4:	e6f0      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	e706      	b.n	8000dc8 <__udivmoddi4+0x94>
 8000fba:	45c8      	cmp	r8, r9
 8000fbc:	d2ae      	bcs.n	8000f1c <__udivmoddi4+0x1e8>
 8000fbe:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fc2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fc6:	3801      	subs	r0, #1
 8000fc8:	e7a8      	b.n	8000f1c <__udivmoddi4+0x1e8>
 8000fca:	4631      	mov	r1, r6
 8000fcc:	e7ed      	b.n	8000faa <__udivmoddi4+0x276>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	e799      	b.n	8000f06 <__udivmoddi4+0x1d2>
 8000fd2:	4630      	mov	r0, r6
 8000fd4:	e7d4      	b.n	8000f80 <__udivmoddi4+0x24c>
 8000fd6:	46d6      	mov	lr, sl
 8000fd8:	e77f      	b.n	8000eda <__udivmoddi4+0x1a6>
 8000fda:	4463      	add	r3, ip
 8000fdc:	3802      	subs	r0, #2
 8000fde:	e74d      	b.n	8000e7c <__udivmoddi4+0x148>
 8000fe0:	4606      	mov	r6, r0
 8000fe2:	4623      	mov	r3, r4
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e70f      	b.n	8000e08 <__udivmoddi4+0xd4>
 8000fe8:	3e02      	subs	r6, #2
 8000fea:	4463      	add	r3, ip
 8000fec:	e730      	b.n	8000e50 <__udivmoddi4+0x11c>
 8000fee:	bf00      	nop

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <PassiveBuzz_ON>:
 * @brief : Buzzer is set when the function is called(DutyCycle is configurated by the CCRx REG)
 * @param :  htim_X        : it's set by &htimX. X is the number of timers
 * @param :  PWM_Channel_X :  it's set by TIM_CHANNEL_X . X is the number of timer's channels
 * @retval: None
 */
void PassiveBuzz_ON(TIM_HandleTypeDef *htim_X, uint32_t PWM_Channel_X){
 8000ff4:	b590      	push	{r4, r7, lr}
 8000ff6:	b083      	sub	sp, #12
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	6039      	str	r1, [r7, #0]

	switch (PWM_Channel_X){
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	2b0c      	cmp	r3, #12
 8001002:	d875      	bhi.n	80010f0 <PassiveBuzz_ON+0xfc>
 8001004:	a201      	add	r2, pc, #4	@ (adr r2, 800100c <PassiveBuzz_ON+0x18>)
 8001006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800100a:	bf00      	nop
 800100c:	08001041 	.word	0x08001041
 8001010:	080010f1 	.word	0x080010f1
 8001014:	080010f1 	.word	0x080010f1
 8001018:	080010f1 	.word	0x080010f1
 800101c:	0800106d 	.word	0x0800106d
 8001020:	080010f1 	.word	0x080010f1
 8001024:	080010f1 	.word	0x080010f1
 8001028:	080010f1 	.word	0x080010f1
 800102c:	08001099 	.word	0x08001099
 8001030:	080010f1 	.word	0x080010f1
 8001034:	080010f1 	.word	0x080010f1
 8001038:	080010f1 	.word	0x080010f1
 800103c:	080010c5 	.word	0x080010c5

	case TIM_CHANNEL_1 :
		htim_X->Instance->CCR1 =  0.5 * (htim_X->Instance->ARR);
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff fa64 	bl	8000514 <__aeabi_ui2d>
 800104c:	f04f 0200 	mov.w	r2, #0
 8001050:	4b29      	ldr	r3, [pc, #164]	@ (80010f8 <PassiveBuzz_ON+0x104>)
 8001052:	f7ff fad9 	bl	8000608 <__aeabi_dmul>
 8001056:	4602      	mov	r2, r0
 8001058:	460b      	mov	r3, r1
 800105a:	4610      	mov	r0, r2
 800105c:	4619      	mov	r1, r3
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	681c      	ldr	r4, [r3, #0]
 8001062:	f7ff fda9 	bl	8000bb8 <__aeabi_d2uiz>
 8001066:	4603      	mov	r3, r0
 8001068:	6363      	str	r3, [r4, #52]	@ 0x34
	break;
 800106a:	e041      	b.n	80010f0 <PassiveBuzz_ON+0xfc>

	case TIM_CHANNEL_2 :
		htim_X->Instance->CCR2 =  0.5 * (htim_X->Instance->ARR);
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001072:	4618      	mov	r0, r3
 8001074:	f7ff fa4e 	bl	8000514 <__aeabi_ui2d>
 8001078:	f04f 0200 	mov.w	r2, #0
 800107c:	4b1e      	ldr	r3, [pc, #120]	@ (80010f8 <PassiveBuzz_ON+0x104>)
 800107e:	f7ff fac3 	bl	8000608 <__aeabi_dmul>
 8001082:	4602      	mov	r2, r0
 8001084:	460b      	mov	r3, r1
 8001086:	4610      	mov	r0, r2
 8001088:	4619      	mov	r1, r3
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681c      	ldr	r4, [r3, #0]
 800108e:	f7ff fd93 	bl	8000bb8 <__aeabi_d2uiz>
 8001092:	4603      	mov	r3, r0
 8001094:	63a3      	str	r3, [r4, #56]	@ 0x38
	break;
 8001096:	e02b      	b.n	80010f0 <PassiveBuzz_ON+0xfc>

	case TIM_CHANNEL_3 :
		htim_X->Instance->CCR3 =  0.5 * (htim_X->Instance->ARR);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800109e:	4618      	mov	r0, r3
 80010a0:	f7ff fa38 	bl	8000514 <__aeabi_ui2d>
 80010a4:	f04f 0200 	mov.w	r2, #0
 80010a8:	4b13      	ldr	r3, [pc, #76]	@ (80010f8 <PassiveBuzz_ON+0x104>)
 80010aa:	f7ff faad 	bl	8000608 <__aeabi_dmul>
 80010ae:	4602      	mov	r2, r0
 80010b0:	460b      	mov	r3, r1
 80010b2:	4610      	mov	r0, r2
 80010b4:	4619      	mov	r1, r3
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681c      	ldr	r4, [r3, #0]
 80010ba:	f7ff fd7d 	bl	8000bb8 <__aeabi_d2uiz>
 80010be:	4603      	mov	r3, r0
 80010c0:	63e3      	str	r3, [r4, #60]	@ 0x3c
	break;
 80010c2:	e015      	b.n	80010f0 <PassiveBuzz_ON+0xfc>

	case TIM_CHANNEL_4 :
		htim_X->Instance->CCR4 =  0.5 * (htim_X->Instance->ARR);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010ca:	4618      	mov	r0, r3
 80010cc:	f7ff fa22 	bl	8000514 <__aeabi_ui2d>
 80010d0:	f04f 0200 	mov.w	r2, #0
 80010d4:	4b08      	ldr	r3, [pc, #32]	@ (80010f8 <PassiveBuzz_ON+0x104>)
 80010d6:	f7ff fa97 	bl	8000608 <__aeabi_dmul>
 80010da:	4602      	mov	r2, r0
 80010dc:	460b      	mov	r3, r1
 80010de:	4610      	mov	r0, r2
 80010e0:	4619      	mov	r1, r3
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681c      	ldr	r4, [r3, #0]
 80010e6:	f7ff fd67 	bl	8000bb8 <__aeabi_d2uiz>
 80010ea:	4603      	mov	r3, r0
 80010ec:	6423      	str	r3, [r4, #64]	@ 0x40
	break;
 80010ee:	bf00      	nop
	}


}
 80010f0:	bf00      	nop
 80010f2:	370c      	adds	r7, #12
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd90      	pop	{r4, r7, pc}
 80010f8:	3fe00000 	.word	0x3fe00000

080010fc <PassiveBuzz_OFF>:
 * @brief  : Buzzer is deactivated when the function is called (DutyCycle is zero)
 * @param  : htim_X        : it's set by &htimX. X is the number of timers
 * @param  : PWM_Channel_X :  it's set by TIM_CHANNEL_X . X is the number of timer's channels
 * @retval : None
 */
void PassiveBuzz_OFF(TIM_HandleTypeDef *htim_X, uint32_t PWM_Channel_X){
 80010fc:	b480      	push	{r7}
 80010fe:	b083      	sub	sp, #12
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
 8001104:	6039      	str	r1, [r7, #0]
	switch (PWM_Channel_X){
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	2b0c      	cmp	r3, #12
 800110a:	d831      	bhi.n	8001170 <PassiveBuzz_OFF+0x74>
 800110c:	a201      	add	r2, pc, #4	@ (adr r2, 8001114 <PassiveBuzz_OFF+0x18>)
 800110e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001112:	bf00      	nop
 8001114:	08001149 	.word	0x08001149
 8001118:	08001171 	.word	0x08001171
 800111c:	08001171 	.word	0x08001171
 8001120:	08001171 	.word	0x08001171
 8001124:	08001153 	.word	0x08001153
 8001128:	08001171 	.word	0x08001171
 800112c:	08001171 	.word	0x08001171
 8001130:	08001171 	.word	0x08001171
 8001134:	0800115d 	.word	0x0800115d
 8001138:	08001171 	.word	0x08001171
 800113c:	08001171 	.word	0x08001171
 8001140:	08001171 	.word	0x08001171
 8001144:	08001167 	.word	0x08001167

	case TIM_CHANNEL_1 :
		htim_X->Instance->CCR1 = 0;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	2200      	movs	r2, #0
 800114e:	635a      	str	r2, [r3, #52]	@ 0x34
	break;
 8001150:	e00e      	b.n	8001170 <PassiveBuzz_OFF+0x74>

	case TIM_CHANNEL_2 :
		htim_X->Instance->CCR2 = 0;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	2200      	movs	r2, #0
 8001158:	639a      	str	r2, [r3, #56]	@ 0x38
	break;
 800115a:	e009      	b.n	8001170 <PassiveBuzz_OFF+0x74>

	case TIM_CHANNEL_3 :
		htim_X->Instance->CCR3 = 0;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	2200      	movs	r2, #0
 8001162:	63da      	str	r2, [r3, #60]	@ 0x3c
	break;
 8001164:	e004      	b.n	8001170 <PassiveBuzz_OFF+0x74>

	case TIM_CHANNEL_4 :
		htim_X->Instance->CCR4 = 0;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	2200      	movs	r2, #0
 800116c:	641a      	str	r2, [r3, #64]	@ 0x40
	break;
 800116e:	bf00      	nop
	}
}
 8001170:	bf00      	nop
 8001172:	370c      	adds	r7, #12
 8001174:	46bd      	mov	sp, r7
 8001176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117a:	4770      	bx	lr

0800117c <PassiveBuzz_Init>:
 * @param  : htim_X        : it's set by &htimX. X is the number of timers
 * @param  : PWM_Channel_X :  it's set by TIM_CHANNEL_X . X is the number of timer's channels
 * @param  : Buzzer_Frequency : it's necessary to calculate PSC value, it is recommended to look at product datasheet
 * @retval : None
 */
void PassiveBuzz_Init(TIM_HandleTypeDef *htim_X, uint32_t PWM_Channel_X){
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
 8001184:	6039      	str	r1, [r7, #0]

	switch (PWM_Channel_X){
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	2b0c      	cmp	r3, #12
 800118a:	d831      	bhi.n	80011f0 <PassiveBuzz_Init+0x74>
 800118c:	a201      	add	r2, pc, #4	@ (adr r2, 8001194 <PassiveBuzz_Init+0x18>)
 800118e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001192:	bf00      	nop
 8001194:	080011c9 	.word	0x080011c9
 8001198:	080011f1 	.word	0x080011f1
 800119c:	080011f1 	.word	0x080011f1
 80011a0:	080011f1 	.word	0x080011f1
 80011a4:	080011d3 	.word	0x080011d3
 80011a8:	080011f1 	.word	0x080011f1
 80011ac:	080011f1 	.word	0x080011f1
 80011b0:	080011f1 	.word	0x080011f1
 80011b4:	080011dd 	.word	0x080011dd
 80011b8:	080011f1 	.word	0x080011f1
 80011bc:	080011f1 	.word	0x080011f1
 80011c0:	080011f1 	.word	0x080011f1
 80011c4:	080011e7 	.word	0x080011e7
	case TIM_CHANNEL_1 :
		   htim_X->Instance->CCR1 = 0;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	2200      	movs	r2, #0
 80011ce:	635a      	str	r2, [r3, #52]	@ 0x34
	break;
 80011d0:	e00e      	b.n	80011f0 <PassiveBuzz_Init+0x74>

	case TIM_CHANNEL_2 :
		   htim_X->Instance->CCR2 = 0;
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	2200      	movs	r2, #0
 80011d8:	639a      	str	r2, [r3, #56]	@ 0x38
	break;
 80011da:	e009      	b.n	80011f0 <PassiveBuzz_Init+0x74>

	case TIM_CHANNEL_3 :
		   htim_X->Instance->CCR3 = 0;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	2200      	movs	r2, #0
 80011e2:	63da      	str	r2, [r3, #60]	@ 0x3c
	break;
 80011e4:	e004      	b.n	80011f0 <PassiveBuzz_Init+0x74>

	case TIM_CHANNEL_4 :
		   htim_X->Instance->CCR4 = 0;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	2200      	movs	r2, #0
 80011ec:	641a      	str	r2, [r3, #64]	@ 0x40
	break;
 80011ee:	bf00      	nop
	}

	HAL_TIM_PWM_Start(htim_X, PWM_Channel_X);
 80011f0:	6839      	ldr	r1, [r7, #0]
 80011f2:	6878      	ldr	r0, [r7, #4]
 80011f4:	f006 ffe0 	bl	80081b8 <HAL_TIM_PWM_Start>

	PassiveBuzz_ON(htim_X, PWM_Channel_X);
 80011f8:	6839      	ldr	r1, [r7, #0]
 80011fa:	6878      	ldr	r0, [r7, #4]
 80011fc:	f7ff fefa 	bl	8000ff4 <PassiveBuzz_ON>
	HAL_Delay(1000);
 8001200:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001204:	f002 fa6a 	bl	80036dc <HAL_Delay>
	PassiveBuzz_OFF(htim_X, PWM_Channel_X);
 8001208:	6839      	ldr	r1, [r7, #0]
 800120a:	6878      	ldr	r0, [r7, #4]
 800120c:	f7ff ff76 	bl	80010fc <PassiveBuzz_OFF>
}
 8001210:	bf00      	nop
 8001212:	3708      	adds	r7, #8
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}

08001218 <SD_FillVariables>:
extern float GPS_Latitude;				/*! Location info of satellite on the earth 	 */

extern float BatteryVoltage;


void SD_FillVariables(void){
 8001218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800121c:	b09d      	sub	sp, #116	@ 0x74
 800121e:	af12      	add	r7, sp, #72	@ 0x48

    	SD_Data.Carr_Pressure 	 = MS5611_Press;  // there will be "MS5611_Press" instead of "101325.12"
 8001220:	4b48      	ldr	r3, [pc, #288]	@ (8001344 <SD_FillVariables+0x12c>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	4a48      	ldr	r2, [pc, #288]	@ (8001348 <SD_FillVariables+0x130>)
 8001226:	6013      	str	r3, [r2, #0]
    	SD_Data.Carr_Temperature = MS5611_Temp;
 8001228:	4b48      	ldr	r3, [pc, #288]	@ (800134c <SD_FillVariables+0x134>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a46      	ldr	r2, [pc, #280]	@ (8001348 <SD_FillVariables+0x130>)
 800122e:	60d3      	str	r3, [r2, #12]
    	SD_Data.Carr_VertHeight  = MS5611_Altitude;
 8001230:	4b47      	ldr	r3, [pc, #284]	@ (8001350 <SD_FillVariables+0x138>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4a44      	ldr	r2, [pc, #272]	@ (8001348 <SD_FillVariables+0x130>)
 8001236:	6093      	str	r3, [r2, #8]
    	SD_Data.Carr_VertSpeed 	 =  MS5611_VertSpeed;
 8001238:	4b46      	ldr	r3, [pc, #280]	@ (8001354 <SD_FillVariables+0x13c>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a42      	ldr	r2, [pc, #264]	@ (8001348 <SD_FillVariables+0x130>)
 800123e:	6053      	str	r3, [r2, #4]

    	SD_Data.Carr_GPS_Latitude  = GPS_Latitude;
 8001240:	4b45      	ldr	r3, [pc, #276]	@ (8001358 <SD_FillVariables+0x140>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a40      	ldr	r2, [pc, #256]	@ (8001348 <SD_FillVariables+0x130>)
 8001246:	6153      	str	r3, [r2, #20]
    	SD_Data.Carr_GPS_Longitude = GPS_Longitude;
 8001248:	4b44      	ldr	r3, [pc, #272]	@ (800135c <SD_FillVariables+0x144>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4a3e      	ldr	r2, [pc, #248]	@ (8001348 <SD_FillVariables+0x130>)
 800124e:	6193      	str	r3, [r2, #24]
    	SD_Data.Carr_GPS_Altitude  = GPS_Altitude;
 8001250:	4b43      	ldr	r3, [pc, #268]	@ (8001360 <SD_FillVariables+0x148>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a3c      	ldr	r2, [pc, #240]	@ (8001348 <SD_FillVariables+0x130>)
 8001256:	61d3      	str	r3, [r2, #28]

    	SD_Data.Carr_gForce		   = MS5611_gForce;
 8001258:	4b42      	ldr	r3, [pc, #264]	@ (8001364 <SD_FillVariables+0x14c>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4a3a      	ldr	r2, [pc, #232]	@ (8001348 <SD_FillVariables+0x130>)
 800125e:	6213      	str	r3, [r2, #32]
    	SD_Data.Carr_Voltage   	   = BatteryVoltage;
 8001260:	4b41      	ldr	r3, [pc, #260]	@ (8001368 <SD_FillVariables+0x150>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4a38      	ldr	r2, [pc, #224]	@ (8001348 <SD_FillVariables+0x130>)
 8001266:	6113      	str	r3, [r2, #16]
    	SD_Data.Carr_PacketNO 	  += 1;
 8001268:	4b37      	ldr	r3, [pc, #220]	@ (8001348 <SD_FillVariables+0x130>)
 800126a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800126c:	3301      	adds	r3, #1
 800126e:	b29a      	uxth	r2, r3
 8001270:	4b35      	ldr	r3, [pc, #212]	@ (8001348 <SD_FillVariables+0x130>)
 8001272:	849a      	strh	r2, [r3, #36]	@ 0x24

    	sprintf(SdDatasBuf,"<%d>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>\n",
																											 SD_Data.Carr_PacketNO     ,SD_Data.Carr_Pressure	,
 8001274:	4b34      	ldr	r3, [pc, #208]	@ (8001348 <SD_FillVariables+0x130>)
 8001276:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
    	sprintf(SdDatasBuf,"<%d>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>\n",
 8001278:	461e      	mov	r6, r3
																											 SD_Data.Carr_PacketNO     ,SD_Data.Carr_Pressure	,
 800127a:	4b33      	ldr	r3, [pc, #204]	@ (8001348 <SD_FillVariables+0x130>)
 800127c:	681b      	ldr	r3, [r3, #0]
    	sprintf(SdDatasBuf,"<%d>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>\n",
 800127e:	4618      	mov	r0, r3
 8001280:	f7ff f96a 	bl	8000558 <__aeabi_f2d>
 8001284:	e9c7 0108 	strd	r0, r1, [r7, #32]
																											 SD_Data.Carr_Temperature  ,SD_Data.Carr_VertHeight  ,
 8001288:	4b2f      	ldr	r3, [pc, #188]	@ (8001348 <SD_FillVariables+0x130>)
 800128a:	68db      	ldr	r3, [r3, #12]
    	sprintf(SdDatasBuf,"<%d>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>\n",
 800128c:	4618      	mov	r0, r3
 800128e:	f7ff f963 	bl	8000558 <__aeabi_f2d>
 8001292:	e9c7 0106 	strd	r0, r1, [r7, #24]
																											 SD_Data.Carr_Temperature  ,SD_Data.Carr_VertHeight  ,
 8001296:	4b2c      	ldr	r3, [pc, #176]	@ (8001348 <SD_FillVariables+0x130>)
 8001298:	689b      	ldr	r3, [r3, #8]
    	sprintf(SdDatasBuf,"<%d>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>\n",
 800129a:	4618      	mov	r0, r3
 800129c:	f7ff f95c 	bl	8000558 <__aeabi_f2d>
 80012a0:	e9c7 0104 	strd	r0, r1, [r7, #16]
																											 SD_Data.Carr_VertSpeed    ,SD_Data.Carr_gForce		,
 80012a4:	4b28      	ldr	r3, [pc, #160]	@ (8001348 <SD_FillVariables+0x130>)
 80012a6:	685b      	ldr	r3, [r3, #4]
    	sprintf(SdDatasBuf,"<%d>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>\n",
 80012a8:	4618      	mov	r0, r3
 80012aa:	f7ff f955 	bl	8000558 <__aeabi_f2d>
 80012ae:	e9c7 0102 	strd	r0, r1, [r7, #8]
																											 SD_Data.Carr_VertSpeed    ,SD_Data.Carr_gForce		,
 80012b2:	4b25      	ldr	r3, [pc, #148]	@ (8001348 <SD_FillVariables+0x130>)
 80012b4:	6a1b      	ldr	r3, [r3, #32]
    	sprintf(SdDatasBuf,"<%d>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>\n",
 80012b6:	4618      	mov	r0, r3
 80012b8:	f7ff f94e 	bl	8000558 <__aeabi_f2d>
 80012bc:	e9c7 0100 	strd	r0, r1, [r7]
																											 SD_Data.Carr_GPS_Latitude ,SD_Data.Carr_GPS_Longitude,
 80012c0:	4b21      	ldr	r3, [pc, #132]	@ (8001348 <SD_FillVariables+0x130>)
 80012c2:	695b      	ldr	r3, [r3, #20]
    	sprintf(SdDatasBuf,"<%d>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>\n",
 80012c4:	4618      	mov	r0, r3
 80012c6:	f7ff f947 	bl	8000558 <__aeabi_f2d>
 80012ca:	4682      	mov	sl, r0
 80012cc:	468b      	mov	fp, r1
																											 SD_Data.Carr_GPS_Latitude ,SD_Data.Carr_GPS_Longitude,
 80012ce:	4b1e      	ldr	r3, [pc, #120]	@ (8001348 <SD_FillVariables+0x130>)
 80012d0:	699b      	ldr	r3, [r3, #24]
    	sprintf(SdDatasBuf,"<%d>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>\n",
 80012d2:	4618      	mov	r0, r3
 80012d4:	f7ff f940 	bl	8000558 <__aeabi_f2d>
 80012d8:	4680      	mov	r8, r0
 80012da:	4689      	mov	r9, r1
																											 SD_Data.Carr_GPS_Altitude ,SD_Data.Carr_Voltage);
 80012dc:	4b1a      	ldr	r3, [pc, #104]	@ (8001348 <SD_FillVariables+0x130>)
 80012de:	69db      	ldr	r3, [r3, #28]
    	sprintf(SdDatasBuf,"<%d>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>\n",
 80012e0:	4618      	mov	r0, r3
 80012e2:	f7ff f939 	bl	8000558 <__aeabi_f2d>
 80012e6:	4604      	mov	r4, r0
 80012e8:	460d      	mov	r5, r1
																											 SD_Data.Carr_GPS_Altitude ,SD_Data.Carr_Voltage);
 80012ea:	4b17      	ldr	r3, [pc, #92]	@ (8001348 <SD_FillVariables+0x130>)
 80012ec:	691b      	ldr	r3, [r3, #16]
    	sprintf(SdDatasBuf,"<%d>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>, <%.2f>\n",
 80012ee:	4618      	mov	r0, r3
 80012f0:	f7ff f932 	bl	8000558 <__aeabi_f2d>
 80012f4:	4602      	mov	r2, r0
 80012f6:	460b      	mov	r3, r1
 80012f8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80012fc:	e9cd 450e 	strd	r4, r5, [sp, #56]	@ 0x38
 8001300:	e9cd 890c 	strd	r8, r9, [sp, #48]	@ 0x30
 8001304:	e9cd ab0a 	strd	sl, fp, [sp, #40]	@ 0x28
 8001308:	ed97 7b00 	vldr	d7, [r7]
 800130c:	ed8d 7b08 	vstr	d7, [sp, #32]
 8001310:	ed97 7b02 	vldr	d7, [r7, #8]
 8001314:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001318:	ed97 7b04 	vldr	d7, [r7, #16]
 800131c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8001320:	ed97 7b06 	vldr	d7, [r7, #24]
 8001324:	ed8d 7b02 	vstr	d7, [sp, #8]
 8001328:	ed97 7b08 	vldr	d7, [r7, #32]
 800132c:	ed8d 7b00 	vstr	d7, [sp]
 8001330:	4632      	mov	r2, r6
 8001332:	490e      	ldr	r1, [pc, #56]	@ (800136c <SD_FillVariables+0x154>)
 8001334:	480e      	ldr	r0, [pc, #56]	@ (8001370 <SD_FillVariables+0x158>)
 8001336:	f00c fe43 	bl	800dfc0 <siprintf>




}
 800133a:	bf00      	nop
 800133c:	372c      	adds	r7, #44	@ 0x2c
 800133e:	46bd      	mov	sp, r7
 8001340:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001344:	200028f8 	.word	0x200028f8
 8001348:	20002274 	.word	0x20002274
 800134c:	200028fc 	.word	0x200028fc
 8001350:	20002900 	.word	0x20002900
 8001354:	20002904 	.word	0x20002904
 8001358:	2000291c 	.word	0x2000291c
 800135c:	20002918 	.word	0x20002918
 8001360:	20002914 	.word	0x20002914
 8001364:	2000290c 	.word	0x2000290c
 8001368:	2000288c 	.word	0x2000288c
 800136c:	08012ff0 	.word	0x08012ff0
 8001370:	2000229c 	.word	0x2000229c

08001374 <SD_Mount>:


FRESULT SD_Mount (const TCHAR* SD_path, BYTE Mount_Op)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
 800137c:	460b      	mov	r3, r1
 800137e:	70fb      	strb	r3, [r7, #3]

	SD_result = f_mount(&FATFS_Ob, SD_path, Mount_Op);
 8001380:	78fb      	ldrb	r3, [r7, #3]
 8001382:	461a      	mov	r2, r3
 8001384:	6879      	ldr	r1, [r7, #4]
 8001386:	4808      	ldr	r0, [pc, #32]	@ (80013a8 <SD_Mount+0x34>)
 8001388:	f00b f93a 	bl	800c600 <f_mount>
 800138c:	4603      	mov	r3, r0
 800138e:	461a      	mov	r2, r3
 8001390:	4b06      	ldr	r3, [pc, #24]	@ (80013ac <SD_Mount+0x38>)
 8001392:	701a      	strb	r2, [r3, #0]

	if(SD_result != FR_OK){
 8001394:	4b05      	ldr	r3, [pc, #20]	@ (80013ac <SD_Mount+0x38>)
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d101      	bne.n	80013a0 <SD_Mount+0x2c>
		 */
		//while(1);
	}
	else{

		return FR_OK;
 800139c:	2300      	movs	r3, #0
 800139e:	e7ff      	b.n	80013a0 <SD_Mount+0x2c>

	}
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	3708      	adds	r7, #8
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	2000020c 	.word	0x2000020c
 80013ac:	20002270 	.word	0x20002270

080013b0 <SD_Create_Dir_File>:


FRESULT SD_Create_Dir_File(const TCHAR* SD_Dir,const TCHAR* SD_FileName,char* SD_Buffer){
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b084      	sub	sp, #16
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	60f8      	str	r0, [r7, #12]
 80013b8:	60b9      	str	r1, [r7, #8]
 80013ba:	607a      	str	r2, [r7, #4]

	SD_result = f_mkdir(SD_Dir);
 80013bc:	68f8      	ldr	r0, [r7, #12]
 80013be:	f00b fd69 	bl	800ce94 <f_mkdir>
 80013c2:	4603      	mov	r3, r0
 80013c4:	461a      	mov	r2, r3
 80013c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001438 <SD_Create_Dir_File+0x88>)
 80013c8:	701a      	strb	r2, [r3, #0]

	if((SD_result != FR_OK)&&(SD_result != FR_EXIST)){
 80013ca:	4b1b      	ldr	r3, [pc, #108]	@ (8001438 <SD_Create_Dir_File+0x88>)
 80013cc:	781b      	ldrb	r3, [r3, #0]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d005      	beq.n	80013de <SD_Create_Dir_File+0x2e>
 80013d2:	4b19      	ldr	r3, [pc, #100]	@ (8001438 <SD_Create_Dir_File+0x88>)
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	2b08      	cmp	r3, #8
 80013d8:	d001      	beq.n	80013de <SD_Create_Dir_File+0x2e>
		/**
		 * Buzzer will be activated like biiip biip bip
		 */
		while(1);
 80013da:	bf00      	nop
 80013dc:	e7fd      	b.n	80013da <SD_Create_Dir_File+0x2a>
	}
	else{

		SD_result = f_open(&FilePage, SD_FileName, FA_CREATE_ALWAYS | FA_WRITE);
 80013de:	220a      	movs	r2, #10
 80013e0:	68b9      	ldr	r1, [r7, #8]
 80013e2:	4816      	ldr	r0, [pc, #88]	@ (800143c <SD_Create_Dir_File+0x8c>)
 80013e4:	f00b f952 	bl	800c68c <f_open>
 80013e8:	4603      	mov	r3, r0
 80013ea:	461a      	mov	r2, r3
 80013ec:	4b12      	ldr	r3, [pc, #72]	@ (8001438 <SD_Create_Dir_File+0x88>)
 80013ee:	701a      	strb	r2, [r3, #0]
		SD_result = f_close(&FilePage);
 80013f0:	4812      	ldr	r0, [pc, #72]	@ (800143c <SD_Create_Dir_File+0x8c>)
 80013f2:	f00b fd25 	bl	800ce40 <f_close>
 80013f6:	4603      	mov	r3, r0
 80013f8:	461a      	mov	r2, r3
 80013fa:	4b0f      	ldr	r3, [pc, #60]	@ (8001438 <SD_Create_Dir_File+0x88>)
 80013fc:	701a      	strb	r2, [r3, #0]

		sprintf(SD_Buffer,"%s\n",DataTopFrame);
 80013fe:	4b10      	ldr	r3, [pc, #64]	@ (8001440 <SD_Create_Dir_File+0x90>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	461a      	mov	r2, r3
 8001404:	490f      	ldr	r1, [pc, #60]	@ (8001444 <SD_Create_Dir_File+0x94>)
 8001406:	6878      	ldr	r0, [r7, #4]
 8001408:	f00c fdda 	bl	800dfc0 <siprintf>
		SD_Write(SD_Buffer,"SAT_CAR/STM32.TXT");
 800140c:	490e      	ldr	r1, [pc, #56]	@ (8001448 <SD_Create_Dir_File+0x98>)
 800140e:	6878      	ldr	r0, [r7, #4]
 8001410:	f000 f81c 	bl	800144c <SD_Write>

		if(SD_result != FR_OK){
 8001414:	4b08      	ldr	r3, [pc, #32]	@ (8001438 <SD_Create_Dir_File+0x88>)
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <SD_Create_Dir_File+0x70>
				/**
				 * Send to ground station error message
			     */
				while(1);
 800141c:	bf00      	nop
 800141e:	e7fd      	b.n	800141c <SD_Create_Dir_File+0x6c>
			}
		SD_result = f_close(&FilePage); //invalid object hatas verdi
 8001420:	4806      	ldr	r0, [pc, #24]	@ (800143c <SD_Create_Dir_File+0x8c>)
 8001422:	f00b fd0d 	bl	800ce40 <f_close>
 8001426:	4603      	mov	r3, r0
 8001428:	461a      	mov	r2, r3
 800142a:	4b03      	ldr	r3, [pc, #12]	@ (8001438 <SD_Create_Dir_File+0x88>)
 800142c:	701a      	strb	r2, [r3, #0]
		return FR_OK;
 800142e:	2300      	movs	r3, #0
	}

}
 8001430:	4618      	mov	r0, r3
 8001432:	3710      	adds	r7, #16
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	20002270 	.word	0x20002270
 800143c:	20001240 	.word	0x20001240
 8001440:	20000000 	.word	0x20000000
 8001444:	08013040 	.word	0x08013040
 8001448:	08013044 	.word	0x08013044

0800144c <SD_Write>:


FRESULT SD_Write(char* SD_Buffer,const TCHAR* SD_FileName){
 800144c:	b580      	push	{r7, lr}
 800144e:	b084      	sub	sp, #16
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
 8001454:	6039      	str	r1, [r7, #0]

	UINT written;

	SD_result = f_open(&FilePage, SD_FileName, FA_OPEN_APPEND | FA_WRITE);
 8001456:	2232      	movs	r2, #50	@ 0x32
 8001458:	6839      	ldr	r1, [r7, #0]
 800145a:	4810      	ldr	r0, [pc, #64]	@ (800149c <SD_Write+0x50>)
 800145c:	f00b f916 	bl	800c68c <f_open>
 8001460:	4603      	mov	r3, r0
 8001462:	461a      	mov	r2, r3
 8001464:	4b0e      	ldr	r3, [pc, #56]	@ (80014a0 <SD_Write+0x54>)
 8001466:	701a      	strb	r2, [r3, #0]

	SD_result =  f_write(&FilePage,SD_Buffer,strlen(SD_Buffer),&written);
 8001468:	6878      	ldr	r0, [r7, #4]
 800146a:	f7fe ff09 	bl	8000280 <strlen>
 800146e:	4602      	mov	r2, r0
 8001470:	f107 030c 	add.w	r3, r7, #12
 8001474:	6879      	ldr	r1, [r7, #4]
 8001476:	4809      	ldr	r0, [pc, #36]	@ (800149c <SD_Write+0x50>)
 8001478:	f00b fad0 	bl	800ca1c <f_write>
 800147c:	4603      	mov	r3, r0
 800147e:	461a      	mov	r2, r3
 8001480:	4b07      	ldr	r3, [pc, #28]	@ (80014a0 <SD_Write+0x54>)
 8001482:	701a      	strb	r2, [r3, #0]

	SD_result = f_close(&FilePage);
 8001484:	4805      	ldr	r0, [pc, #20]	@ (800149c <SD_Write+0x50>)
 8001486:	f00b fcdb 	bl	800ce40 <f_close>
 800148a:	4603      	mov	r3, r0
 800148c:	461a      	mov	r2, r3
 800148e:	4b04      	ldr	r3, [pc, #16]	@ (80014a0 <SD_Write+0x54>)
 8001490:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8001492:	2300      	movs	r3, #0
}
 8001494:	4618      	mov	r0, r3
 8001496:	3710      	adds	r7, #16
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	20001240 	.word	0x20001240
 80014a0:	20002270 	.word	0x20002270
 80014a4:	00000000 	.word	0x00000000

080014a8 <MeasBattery_Init>:
float maxVoltage;
float CriticalVoltageLimit;
float ConstantOfVoltage;
float MinLimitVoltage;

void  MeasBattery_Init(int NumSerialBat){
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]

	maxVoltage = NumSerialBat * 4.2 ;
 80014b0:	6878      	ldr	r0, [r7, #4]
 80014b2:	f7ff f83f 	bl	8000534 <__aeabi_i2d>
 80014b6:	a322      	add	r3, pc, #136	@ (adr r3, 8001540 <MeasBattery_Init+0x98>)
 80014b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014bc:	f7ff f8a4 	bl	8000608 <__aeabi_dmul>
 80014c0:	4602      	mov	r2, r0
 80014c2:	460b      	mov	r3, r1
 80014c4:	4610      	mov	r0, r2
 80014c6:	4619      	mov	r1, r3
 80014c8:	f7ff fb96 	bl	8000bf8 <__aeabi_d2f>
 80014cc:	4603      	mov	r3, r0
 80014ce:	4a18      	ldr	r2, [pc, #96]	@ (8001530 <MeasBattery_Init+0x88>)
 80014d0:	6013      	str	r3, [r2, #0]

	ConstantOfVoltage = maxVoltage / ConstantOfReferanceVoltage;
 80014d2:	4b17      	ldr	r3, [pc, #92]	@ (8001530 <MeasBattery_Init+0x88>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4618      	mov	r0, r3
 80014d8:	f7ff f83e 	bl	8000558 <__aeabi_f2d>
 80014dc:	a312      	add	r3, pc, #72	@ (adr r3, 8001528 <MeasBattery_Init+0x80>)
 80014de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014e2:	f7ff f9bb 	bl	800085c <__aeabi_ddiv>
 80014e6:	4602      	mov	r2, r0
 80014e8:	460b      	mov	r3, r1
 80014ea:	4610      	mov	r0, r2
 80014ec:	4619      	mov	r1, r3
 80014ee:	f7ff fb83 	bl	8000bf8 <__aeabi_d2f>
 80014f2:	4603      	mov	r3, r0
 80014f4:	4a0f      	ldr	r2, [pc, #60]	@ (8001534 <MeasBattery_Init+0x8c>)
 80014f6:	6013      	str	r3, [r2, #0]

	MinLimitVoltage = 3.5 * NumSerialBat;
 80014f8:	6878      	ldr	r0, [r7, #4]
 80014fa:	f7ff f81b 	bl	8000534 <__aeabi_i2d>
 80014fe:	f04f 0200 	mov.w	r2, #0
 8001502:	4b0d      	ldr	r3, [pc, #52]	@ (8001538 <MeasBattery_Init+0x90>)
 8001504:	f7ff f880 	bl	8000608 <__aeabi_dmul>
 8001508:	4602      	mov	r2, r0
 800150a:	460b      	mov	r3, r1
 800150c:	4610      	mov	r0, r2
 800150e:	4619      	mov	r1, r3
 8001510:	f7ff fb72 	bl	8000bf8 <__aeabi_d2f>
 8001514:	4603      	mov	r3, r0
 8001516:	4a09      	ldr	r2, [pc, #36]	@ (800153c <MeasBattery_Init+0x94>)
 8001518:	6013      	str	r3, [r2, #0]

}
 800151a:	bf00      	nop
 800151c:	3708      	adds	r7, #8
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	f3af 8000 	nop.w
 8001528:	66666666 	.word	0x66666666
 800152c:	400a6666 	.word	0x400a6666
 8001530:	20002480 	.word	0x20002480
 8001534:	20002484 	.word	0x20002484
 8001538:	400c0000 	.word	0x400c0000
 800153c:	20002488 	.word	0x20002488
 8001540:	cccccccd 	.word	0xcccccccd
 8001544:	4010cccc 	.word	0x4010cccc

08001548 <ReadBatteryVoltage>:
 * @brief Read value of battery voltage by using ADC
 * @param hadc
 * @retval Value of Battery Voltage
 */

float ReadBatteryVoltage(ADC_HandleTypeDef *hadc){
 8001548:	b5b0      	push	{r4, r5, r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]

   HAL_ADC_Start(hadc);
 8001550:	6878      	ldr	r0, [r7, #4]
 8001552:	f002 f92b 	bl	80037ac <HAL_ADC_Start>

   if(HAL_ADC_PollForConversion(hadc, 1000)==HAL_OK)
 8001556:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800155a:	6878      	ldr	r0, [r7, #4]
 800155c:	f002 fa0d 	bl	800397a <HAL_ADC_PollForConversion>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d131      	bne.n	80015ca <ReadBatteryVoltage+0x82>
   {

      Value_ADC = HAL_ADC_GetValue(hadc);
 8001566:	6878      	ldr	r0, [r7, #4]
 8001568:	f002 fa92 	bl	8003a90 <HAL_ADC_GetValue>
 800156c:	4603      	mov	r3, r0
 800156e:	b29a      	uxth	r2, r3
 8001570:	4b21      	ldr	r3, [pc, #132]	@ (80015f8 <ReadBatteryVoltage+0xb0>)
 8001572:	801a      	strh	r2, [r3, #0]
      BatteryVoltage = (Value_ADC * (ConstantOfReferanceVoltage / ResolationValueOfBits)  *  ConstantOfVoltage )+ 0.15 ;
 8001574:	4b20      	ldr	r3, [pc, #128]	@ (80015f8 <ReadBatteryVoltage+0xb0>)
 8001576:	881b      	ldrh	r3, [r3, #0]
 8001578:	4618      	mov	r0, r3
 800157a:	f7fe ffdb 	bl	8000534 <__aeabi_i2d>
 800157e:	a31a      	add	r3, pc, #104	@ (adr r3, 80015e8 <ReadBatteryVoltage+0xa0>)
 8001580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001584:	f7ff f840 	bl	8000608 <__aeabi_dmul>
 8001588:	4602      	mov	r2, r0
 800158a:	460b      	mov	r3, r1
 800158c:	4614      	mov	r4, r2
 800158e:	461d      	mov	r5, r3
 8001590:	4b1a      	ldr	r3, [pc, #104]	@ (80015fc <ReadBatteryVoltage+0xb4>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4618      	mov	r0, r3
 8001596:	f7fe ffdf 	bl	8000558 <__aeabi_f2d>
 800159a:	4602      	mov	r2, r0
 800159c:	460b      	mov	r3, r1
 800159e:	4620      	mov	r0, r4
 80015a0:	4629      	mov	r1, r5
 80015a2:	f7ff f831 	bl	8000608 <__aeabi_dmul>
 80015a6:	4602      	mov	r2, r0
 80015a8:	460b      	mov	r3, r1
 80015aa:	4610      	mov	r0, r2
 80015ac:	4619      	mov	r1, r3
 80015ae:	a310      	add	r3, pc, #64	@ (adr r3, 80015f0 <ReadBatteryVoltage+0xa8>)
 80015b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015b4:	f7fe fe72 	bl	800029c <__adddf3>
 80015b8:	4602      	mov	r2, r0
 80015ba:	460b      	mov	r3, r1
 80015bc:	4610      	mov	r0, r2
 80015be:	4619      	mov	r1, r3
 80015c0:	f7ff fb1a 	bl	8000bf8 <__aeabi_d2f>
 80015c4:	4603      	mov	r3, r0
 80015c6:	4a0e      	ldr	r2, [pc, #56]	@ (8001600 <ReadBatteryVoltage+0xb8>)
 80015c8:	6013      	str	r3, [r2, #0]
        	//while(1);
         }

   }

   HAL_ADC_Stop(hadc);
 80015ca:	6878      	ldr	r0, [r7, #4]
 80015cc:	f002 f9a2 	bl	8003914 <HAL_ADC_Stop>
   return BatteryVoltage;
 80015d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001600 <ReadBatteryVoltage+0xb8>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	ee07 3a90 	vmov	s15, r3
}
 80015d8:	eeb0 0a67 	vmov.f32	s0, s15
 80015dc:	3708      	adds	r7, #8
 80015de:	46bd      	mov	sp, r7
 80015e0:	bdb0      	pop	{r4, r5, r7, pc}
 80015e2:	bf00      	nop
 80015e4:	f3af 8000 	nop.w
 80015e8:	e734d9b4 	.word	0xe734d9b4
 80015ec:	3f4a680c 	.word	0x3f4a680c
 80015f0:	33333333 	.word	0x33333333
 80015f4:	3fc33333 	.word	0x3fc33333
 80015f8:	2000247c 	.word	0x2000247c
 80015fc:	20002484 	.word	0x20002484
 8001600:	2000288c 	.word	0x2000288c

08001604 <GPS_Init>:

extern float GPS_Altitude;				/*! Vertical distance info of satellite beetween */
extern float GPS_Longitude;				/*! Location info of satellite on the earth 	 */
extern float GPS_Latitude;				/*! Location info of satellite on the earth 	 */
void GPS_Init()
{
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(GPS_USART, &rx_data, 1);
 8001608:	2201      	movs	r2, #1
 800160a:	4903      	ldr	r1, [pc, #12]	@ (8001618 <GPS_Init+0x14>)
 800160c:	4803      	ldr	r0, [pc, #12]	@ (800161c <GPS_Init+0x18>)
 800160e:	f007 facc 	bl	8008baa <HAL_UART_Receive_IT>
}
 8001612:	bf00      	nop
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	2000248c 	.word	0x2000248c
 800161c:	200027e0 	.word	0x200027e0

08001620 <GPS_UART_CallBack>:


void GPS_UART_CallBack(){
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0
	if (rx_data != '\n' && rx_index < sizeof(rx_buffer)) {
 8001624:	4b16      	ldr	r3, [pc, #88]	@ (8001680 <GPS_UART_CallBack+0x60>)
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	2b0a      	cmp	r3, #10
 800162a:	d010      	beq.n	800164e <GPS_UART_CallBack+0x2e>
 800162c:	4b15      	ldr	r3, [pc, #84]	@ (8001684 <GPS_UART_CallBack+0x64>)
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	b25b      	sxtb	r3, r3
 8001632:	2b00      	cmp	r3, #0
 8001634:	db0b      	blt.n	800164e <GPS_UART_CallBack+0x2e>
		rx_buffer[rx_index++] = rx_data;
 8001636:	4b13      	ldr	r3, [pc, #76]	@ (8001684 <GPS_UART_CallBack+0x64>)
 8001638:	781b      	ldrb	r3, [r3, #0]
 800163a:	1c5a      	adds	r2, r3, #1
 800163c:	b2d1      	uxtb	r1, r2
 800163e:	4a11      	ldr	r2, [pc, #68]	@ (8001684 <GPS_UART_CallBack+0x64>)
 8001640:	7011      	strb	r1, [r2, #0]
 8001642:	461a      	mov	r2, r3
 8001644:	4b0e      	ldr	r3, [pc, #56]	@ (8001680 <GPS_UART_CallBack+0x60>)
 8001646:	7819      	ldrb	r1, [r3, #0]
 8001648:	4b0f      	ldr	r3, [pc, #60]	@ (8001688 <GPS_UART_CallBack+0x68>)
 800164a:	5499      	strb	r1, [r3, r2]
 800164c:	e010      	b.n	8001670 <GPS_UART_CallBack+0x50>
	} else {

		if(GPS_validate((char*) rx_buffer))
 800164e:	480e      	ldr	r0, [pc, #56]	@ (8001688 <GPS_UART_CallBack+0x68>)
 8001650:	f000 f81e 	bl	8001690 <GPS_validate>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d002      	beq.n	8001660 <GPS_UART_CallBack+0x40>
			GPS_parse((char*) rx_buffer);
 800165a:	480b      	ldr	r0, [pc, #44]	@ (8001688 <GPS_UART_CallBack+0x68>)
 800165c:	f000 f87a 	bl	8001754 <GPS_parse>
		rx_index = 0;
 8001660:	4b08      	ldr	r3, [pc, #32]	@ (8001684 <GPS_UART_CallBack+0x64>)
 8001662:	2200      	movs	r2, #0
 8001664:	701a      	strb	r2, [r3, #0]
		memset(rx_buffer, 0, sizeof(rx_buffer));
 8001666:	2280      	movs	r2, #128	@ 0x80
 8001668:	2100      	movs	r1, #0
 800166a:	4807      	ldr	r0, [pc, #28]	@ (8001688 <GPS_UART_CallBack+0x68>)
 800166c:	f00c fd37 	bl	800e0de <memset>
	}
	HAL_UART_Receive_IT(GPS_USART, &rx_data, 1);
 8001670:	2201      	movs	r2, #1
 8001672:	4903      	ldr	r1, [pc, #12]	@ (8001680 <GPS_UART_CallBack+0x60>)
 8001674:	4805      	ldr	r0, [pc, #20]	@ (800168c <GPS_UART_CallBack+0x6c>)
 8001676:	f007 fa98 	bl	8008baa <HAL_UART_Receive_IT>
}
 800167a:	bf00      	nop
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	2000248c 	.word	0x2000248c
 8001684:	20002510 	.word	0x20002510
 8001688:	20002490 	.word	0x20002490
 800168c:	200027e0 	.word	0x200027e0

08001690 <GPS_validate>:


int GPS_validate(char *nmeastr){
 8001690:	b580      	push	{r7, lr}
 8001692:	b086      	sub	sp, #24
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
    char check[3];
    char checkcalcstr[3];
    int i;
    int calculated_check;

    i=0;
 8001698:	2300      	movs	r3, #0
 800169a:	617b      	str	r3, [r7, #20]
    calculated_check=0;
 800169c:	2300      	movs	r3, #0
 800169e:	613b      	str	r3, [r7, #16]

    // check to ensure that the string starts with a $
    if(nmeastr[i] == '$')
 80016a0:	697b      	ldr	r3, [r7, #20]
 80016a2:	687a      	ldr	r2, [r7, #4]
 80016a4:	4413      	add	r3, r2
 80016a6:	781b      	ldrb	r3, [r3, #0]
 80016a8:	2b24      	cmp	r3, #36	@ 0x24
 80016aa:	d103      	bne.n	80016b4 <GPS_validate+0x24>
        i++;
 80016ac:	697b      	ldr	r3, [r7, #20]
 80016ae:	3301      	adds	r3, #1
 80016b0:	617b      	str	r3, [r7, #20]
    else
        return 0;

    //No NULL reached, 75 char largest possible NMEA message, no '*' reached
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 80016b2:	e00c      	b.n	80016ce <GPS_validate+0x3e>
        return 0;
 80016b4:	2300      	movs	r3, #0
 80016b6:	e047      	b.n	8001748 <GPS_validate+0xb8>
        calculated_check ^= nmeastr[i];// calculate the checksum
 80016b8:	697b      	ldr	r3, [r7, #20]
 80016ba:	687a      	ldr	r2, [r7, #4]
 80016bc:	4413      	add	r3, r2
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	461a      	mov	r2, r3
 80016c2:	693b      	ldr	r3, [r7, #16]
 80016c4:	4053      	eors	r3, r2
 80016c6:	613b      	str	r3, [r7, #16]
        i++;
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	3301      	adds	r3, #1
 80016cc:	617b      	str	r3, [r7, #20]
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	687a      	ldr	r2, [r7, #4]
 80016d2:	4413      	add	r3, r2
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d008      	beq.n	80016ec <GPS_validate+0x5c>
 80016da:	697b      	ldr	r3, [r7, #20]
 80016dc:	687a      	ldr	r2, [r7, #4]
 80016de:	4413      	add	r3, r2
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80016e4:	d002      	beq.n	80016ec <GPS_validate+0x5c>
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	2b4a      	cmp	r3, #74	@ 0x4a
 80016ea:	dde5      	ble.n	80016b8 <GPS_validate+0x28>
    }

    if(i >= 75){
 80016ec:	697b      	ldr	r3, [r7, #20]
 80016ee:	2b4a      	cmp	r3, #74	@ 0x4a
 80016f0:	dd01      	ble.n	80016f6 <GPS_validate+0x66>
        return 0;// the string was too long so return an error
 80016f2:	2300      	movs	r3, #0
 80016f4:	e028      	b.n	8001748 <GPS_validate+0xb8>
    }

    if (nmeastr[i] == '*'){
 80016f6:	697b      	ldr	r3, [r7, #20]
 80016f8:	687a      	ldr	r2, [r7, #4]
 80016fa:	4413      	add	r3, r2
 80016fc:	781b      	ldrb	r3, [r3, #0]
 80016fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8001700:	d119      	bne.n	8001736 <GPS_validate+0xa6>
        check[0] = nmeastr[i+1];    //put hex chars in check string
 8001702:	697b      	ldr	r3, [r7, #20]
 8001704:	3301      	adds	r3, #1
 8001706:	687a      	ldr	r2, [r7, #4]
 8001708:	4413      	add	r3, r2
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	733b      	strb	r3, [r7, #12]
        check[1] = nmeastr[i+2];
 800170e:	697b      	ldr	r3, [r7, #20]
 8001710:	3302      	adds	r3, #2
 8001712:	687a      	ldr	r2, [r7, #4]
 8001714:	4413      	add	r3, r2
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	737b      	strb	r3, [r7, #13]
        check[2] = 0;
 800171a:	2300      	movs	r3, #0
 800171c:	73bb      	strb	r3, [r7, #14]
    }
    else
        return 0;// no checksum separator found there for invalid

    sprintf(checkcalcstr,"%02X",calculated_check);
 800171e:	f107 0308 	add.w	r3, r7, #8
 8001722:	693a      	ldr	r2, [r7, #16]
 8001724:	490a      	ldr	r1, [pc, #40]	@ (8001750 <GPS_validate+0xc0>)
 8001726:	4618      	mov	r0, r3
 8001728:	f00c fc4a 	bl	800dfc0 <siprintf>
    return((checkcalcstr[0] == check[0])
 800172c:	7a3a      	ldrb	r2, [r7, #8]
 800172e:	7b3b      	ldrb	r3, [r7, #12]
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 8001730:	429a      	cmp	r2, r3
 8001732:	d108      	bne.n	8001746 <GPS_validate+0xb6>
 8001734:	e001      	b.n	800173a <GPS_validate+0xaa>
        return 0;// no checksum separator found there for invalid
 8001736:	2300      	movs	r3, #0
 8001738:	e006      	b.n	8001748 <GPS_validate+0xb8>
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 800173a:	7a7a      	ldrb	r2, [r7, #9]
 800173c:	7b7b      	ldrb	r3, [r7, #13]
 800173e:	429a      	cmp	r2, r3
 8001740:	d101      	bne.n	8001746 <GPS_validate+0xb6>
 8001742:	2301      	movs	r3, #1
 8001744:	e000      	b.n	8001748 <GPS_validate+0xb8>
 8001746:	2300      	movs	r3, #0
}
 8001748:	4618      	mov	r0, r3
 800174a:	3718      	adds	r7, #24
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}
 8001750:	08013058 	.word	0x08013058

08001754 <GPS_parse>:

void GPS_parse(char *GPSstrParse){
 8001754:	b580      	push	{r7, lr}
 8001756:	b08a      	sub	sp, #40	@ 0x28
 8001758:	af08      	add	r7, sp, #32
 800175a:	6078      	str	r0, [r7, #4]
    if(!strncmp(GPSstrParse, "$GPGGA", 6)){
 800175c:	2206      	movs	r2, #6
 800175e:	4950      	ldr	r1, [pc, #320]	@ (80018a0 <GPS_parse+0x14c>)
 8001760:	6878      	ldr	r0, [r7, #4]
 8001762:	f00c fcc4 	bl	800e0ee <strncmp>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d143      	bne.n	80017f4 <GPS_parse+0xa0>
    	if (sscanf(GPSstrParse, "$GPGGA,%f,%f,%c,%f,%c,%d,%d,%f,%f,%c", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.lock, &GPS.satelites, &GPS.hdop, &GPS.msl_altitude, &GPS.msl_units) >= 1){
 800176c:	4b4d      	ldr	r3, [pc, #308]	@ (80018a4 <GPS_parse+0x150>)
 800176e:	9307      	str	r3, [sp, #28]
 8001770:	4b4d      	ldr	r3, [pc, #308]	@ (80018a8 <GPS_parse+0x154>)
 8001772:	9306      	str	r3, [sp, #24]
 8001774:	4b4d      	ldr	r3, [pc, #308]	@ (80018ac <GPS_parse+0x158>)
 8001776:	9305      	str	r3, [sp, #20]
 8001778:	4b4d      	ldr	r3, [pc, #308]	@ (80018b0 <GPS_parse+0x15c>)
 800177a:	9304      	str	r3, [sp, #16]
 800177c:	4b4d      	ldr	r3, [pc, #308]	@ (80018b4 <GPS_parse+0x160>)
 800177e:	9303      	str	r3, [sp, #12]
 8001780:	4b4d      	ldr	r3, [pc, #308]	@ (80018b8 <GPS_parse+0x164>)
 8001782:	9302      	str	r3, [sp, #8]
 8001784:	4b4d      	ldr	r3, [pc, #308]	@ (80018bc <GPS_parse+0x168>)
 8001786:	9301      	str	r3, [sp, #4]
 8001788:	4b4d      	ldr	r3, [pc, #308]	@ (80018c0 <GPS_parse+0x16c>)
 800178a:	9300      	str	r3, [sp, #0]
 800178c:	4b4d      	ldr	r3, [pc, #308]	@ (80018c4 <GPS_parse+0x170>)
 800178e:	4a4e      	ldr	r2, [pc, #312]	@ (80018c8 <GPS_parse+0x174>)
 8001790:	494e      	ldr	r1, [pc, #312]	@ (80018cc <GPS_parse+0x178>)
 8001792:	6878      	ldr	r0, [r7, #4]
 8001794:	f00c fc34 	bl	800e000 <siscanf>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	dd7c      	ble.n	8001898 <GPS_parse+0x144>
    		GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 800179e:	4b4c      	ldr	r3, [pc, #304]	@ (80018d0 <GPS_parse+0x17c>)
 80017a0:	edd3 7a04 	vldr	s15, [r3, #16]
 80017a4:	4b4a      	ldr	r3, [pc, #296]	@ (80018d0 <GPS_parse+0x17c>)
 80017a6:	7e1b      	ldrb	r3, [r3, #24]
 80017a8:	4618      	mov	r0, r3
 80017aa:	eeb0 0a67 	vmov.f32	s0, s15
 80017ae:	f000 f8b9 	bl	8001924 <GPS_nmea_to_dec>
 80017b2:	eef0 7a40 	vmov.f32	s15, s0
 80017b6:	4b46      	ldr	r3, [pc, #280]	@ (80018d0 <GPS_parse+0x17c>)
 80017b8:	edc3 7a01 	vstr	s15, [r3, #4]
    		GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 80017bc:	4b44      	ldr	r3, [pc, #272]	@ (80018d0 <GPS_parse+0x17c>)
 80017be:	edd3 7a03 	vldr	s15, [r3, #12]
 80017c2:	4b43      	ldr	r3, [pc, #268]	@ (80018d0 <GPS_parse+0x17c>)
 80017c4:	7e5b      	ldrb	r3, [r3, #25]
 80017c6:	4618      	mov	r0, r3
 80017c8:	eeb0 0a67 	vmov.f32	s0, s15
 80017cc:	f000 f8aa 	bl	8001924 <GPS_nmea_to_dec>
 80017d0:	eef0 7a40 	vmov.f32	s15, s0
 80017d4:	4b3e      	ldr	r3, [pc, #248]	@ (80018d0 <GPS_parse+0x17c>)
 80017d6:	edc3 7a00 	vstr	s15, [r3]

    		GPS_Latitude = GPS.dec_latitude;
 80017da:	4b3d      	ldr	r3, [pc, #244]	@ (80018d0 <GPS_parse+0x17c>)
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	4a3d      	ldr	r2, [pc, #244]	@ (80018d4 <GPS_parse+0x180>)
 80017e0:	6013      	str	r3, [r2, #0]
    		GPS_Longitude = GPS.dec_longitude;
 80017e2:	4b3b      	ldr	r3, [pc, #236]	@ (80018d0 <GPS_parse+0x17c>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4a3c      	ldr	r2, [pc, #240]	@ (80018d8 <GPS_parse+0x184>)
 80017e8:	6013      	str	r3, [r2, #0]
			GPS_Altitude = GPS.msl_altitude;
 80017ea:	4b39      	ldr	r3, [pc, #228]	@ (80018d0 <GPS_parse+0x17c>)
 80017ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017ee:	4a3b      	ldr	r2, [pc, #236]	@ (80018dc <GPS_parse+0x188>)
 80017f0:	6013      	str	r3, [r2, #0]
    		return;
 80017f2:	e051      	b.n	8001898 <GPS_parse+0x144>
    	}
    }
    else if (!strncmp(GPSstrParse, "$GPRMC", 6)){
 80017f4:	2206      	movs	r2, #6
 80017f6:	493a      	ldr	r1, [pc, #232]	@ (80018e0 <GPS_parse+0x18c>)
 80017f8:	6878      	ldr	r0, [r7, #4]
 80017fa:	f00c fc78 	bl	800e0ee <strncmp>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d114      	bne.n	800182e <GPS_parse+0xda>
    	if(sscanf(GPSstrParse, "$GPRMC,%f,%f,%c,%f,%c,%f,%f,%d", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.speed_k, &GPS.course_d, &GPS.date) >= 1)
 8001804:	4b37      	ldr	r3, [pc, #220]	@ (80018e4 <GPS_parse+0x190>)
 8001806:	9305      	str	r3, [sp, #20]
 8001808:	4b37      	ldr	r3, [pc, #220]	@ (80018e8 <GPS_parse+0x194>)
 800180a:	9304      	str	r3, [sp, #16]
 800180c:	4b37      	ldr	r3, [pc, #220]	@ (80018ec <GPS_parse+0x198>)
 800180e:	9303      	str	r3, [sp, #12]
 8001810:	4b29      	ldr	r3, [pc, #164]	@ (80018b8 <GPS_parse+0x164>)
 8001812:	9302      	str	r3, [sp, #8]
 8001814:	4b29      	ldr	r3, [pc, #164]	@ (80018bc <GPS_parse+0x168>)
 8001816:	9301      	str	r3, [sp, #4]
 8001818:	4b29      	ldr	r3, [pc, #164]	@ (80018c0 <GPS_parse+0x16c>)
 800181a:	9300      	str	r3, [sp, #0]
 800181c:	4b29      	ldr	r3, [pc, #164]	@ (80018c4 <GPS_parse+0x170>)
 800181e:	4a2a      	ldr	r2, [pc, #168]	@ (80018c8 <GPS_parse+0x174>)
 8001820:	4933      	ldr	r1, [pc, #204]	@ (80018f0 <GPS_parse+0x19c>)
 8001822:	6878      	ldr	r0, [r7, #4]
 8001824:	f00c fbec 	bl	800e000 <siscanf>
 8001828:	4603      	mov	r3, r0
 800182a:	2b00      	cmp	r3, #0
 800182c:	e034      	b.n	8001898 <GPS_parse+0x144>
    		return;

    }
    else if (!strncmp(GPSstrParse, "$GPGLL", 6)){
 800182e:	2206      	movs	r2, #6
 8001830:	4930      	ldr	r1, [pc, #192]	@ (80018f4 <GPS_parse+0x1a0>)
 8001832:	6878      	ldr	r0, [r7, #4]
 8001834:	f00c fc5b 	bl	800e0ee <strncmp>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d110      	bne.n	8001860 <GPS_parse+0x10c>
        if(sscanf(GPSstrParse, "$GPGLL,%f,%c,%f,%c,%f,%c", &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.utc_time, &GPS.gll_status) >= 1)
 800183e:	4b2e      	ldr	r3, [pc, #184]	@ (80018f8 <GPS_parse+0x1a4>)
 8001840:	9303      	str	r3, [sp, #12]
 8001842:	4b21      	ldr	r3, [pc, #132]	@ (80018c8 <GPS_parse+0x174>)
 8001844:	9302      	str	r3, [sp, #8]
 8001846:	4b1c      	ldr	r3, [pc, #112]	@ (80018b8 <GPS_parse+0x164>)
 8001848:	9301      	str	r3, [sp, #4]
 800184a:	4b1c      	ldr	r3, [pc, #112]	@ (80018bc <GPS_parse+0x168>)
 800184c:	9300      	str	r3, [sp, #0]
 800184e:	4b1c      	ldr	r3, [pc, #112]	@ (80018c0 <GPS_parse+0x16c>)
 8001850:	4a1c      	ldr	r2, [pc, #112]	@ (80018c4 <GPS_parse+0x170>)
 8001852:	492a      	ldr	r1, [pc, #168]	@ (80018fc <GPS_parse+0x1a8>)
 8001854:	6878      	ldr	r0, [r7, #4]
 8001856:	f00c fbd3 	bl	800e000 <siscanf>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	e01b      	b.n	8001898 <GPS_parse+0x144>
            return;
    }
    else if (!strncmp(GPSstrParse, "$GPVTG", 6)){
 8001860:	2206      	movs	r2, #6
 8001862:	4927      	ldr	r1, [pc, #156]	@ (8001900 <GPS_parse+0x1ac>)
 8001864:	6878      	ldr	r0, [r7, #4]
 8001866:	f00c fc42 	bl	800e0ee <strncmp>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d113      	bne.n	8001898 <GPS_parse+0x144>
        if(sscanf(GPSstrParse, "$GPVTG,%f,%c,%f,%c,%f,%c,%f,%c", &GPS.course_t, &GPS.course_t_unit, &GPS.course_m, &GPS.course_m_unit, &GPS.speed_k, &GPS.speed_k_unit, &GPS.speed_km, &GPS.speed_km_unit) >= 1)
 8001870:	4b24      	ldr	r3, [pc, #144]	@ (8001904 <GPS_parse+0x1b0>)
 8001872:	9305      	str	r3, [sp, #20]
 8001874:	4b24      	ldr	r3, [pc, #144]	@ (8001908 <GPS_parse+0x1b4>)
 8001876:	9304      	str	r3, [sp, #16]
 8001878:	4b24      	ldr	r3, [pc, #144]	@ (800190c <GPS_parse+0x1b8>)
 800187a:	9303      	str	r3, [sp, #12]
 800187c:	4b1b      	ldr	r3, [pc, #108]	@ (80018ec <GPS_parse+0x198>)
 800187e:	9302      	str	r3, [sp, #8]
 8001880:	4b23      	ldr	r3, [pc, #140]	@ (8001910 <GPS_parse+0x1bc>)
 8001882:	9301      	str	r3, [sp, #4]
 8001884:	4b23      	ldr	r3, [pc, #140]	@ (8001914 <GPS_parse+0x1c0>)
 8001886:	9300      	str	r3, [sp, #0]
 8001888:	4b23      	ldr	r3, [pc, #140]	@ (8001918 <GPS_parse+0x1c4>)
 800188a:	4a24      	ldr	r2, [pc, #144]	@ (800191c <GPS_parse+0x1c8>)
 800188c:	4924      	ldr	r1, [pc, #144]	@ (8001920 <GPS_parse+0x1cc>)
 800188e:	6878      	ldr	r0, [r7, #4]
 8001890:	f00c fbb6 	bl	800e000 <siscanf>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
            return;
    }
}
 8001898:	3708      	adds	r7, #8
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	08013060 	.word	0x08013060
 80018a4:	20002540 	.word	0x20002540
 80018a8:	2000253c 	.word	0x2000253c
 80018ac:	20002538 	.word	0x20002538
 80018b0:	20002534 	.word	0x20002534
 80018b4:	20002530 	.word	0x20002530
 80018b8:	2000252d 	.word	0x2000252d
 80018bc:	20002520 	.word	0x20002520
 80018c0:	2000252c 	.word	0x2000252c
 80018c4:	20002524 	.word	0x20002524
 80018c8:	20002528 	.word	0x20002528
 80018cc:	08013068 	.word	0x08013068
 80018d0:	20002514 	.word	0x20002514
 80018d4:	2000291c 	.word	0x2000291c
 80018d8:	20002918 	.word	0x20002918
 80018dc:	20002914 	.word	0x20002914
 80018e0:	08013090 	.word	0x08013090
 80018e4:	2000254c 	.word	0x2000254c
 80018e8:	20002548 	.word	0x20002548
 80018ec:	20002544 	.word	0x20002544
 80018f0:	08013098 	.word	0x08013098
 80018f4:	080130b8 	.word	0x080130b8
 80018f8:	20002550 	.word	0x20002550
 80018fc:	080130c0 	.word	0x080130c0
 8001900:	080130dc 	.word	0x080130dc
 8001904:	20002568 	.word	0x20002568
 8001908:	20002564 	.word	0x20002564
 800190c:	20002561 	.word	0x20002561
 8001910:	20002560 	.word	0x20002560
 8001914:	2000255c 	.word	0x2000255c
 8001918:	20002558 	.word	0x20002558
 800191c:	20002554 	.word	0x20002554
 8001920:	080130e4 	.word	0x080130e4

08001924 <GPS_nmea_to_dec>:

float GPS_nmea_to_dec(float deg_coord, char nsew) {
 8001924:	b480      	push	{r7}
 8001926:	b087      	sub	sp, #28
 8001928:	af00      	add	r7, sp, #0
 800192a:	ed87 0a01 	vstr	s0, [r7, #4]
 800192e:	4603      	mov	r3, r0
 8001930:	70fb      	strb	r3, [r7, #3]
    int degree = (int)(deg_coord/100);
 8001932:	ed97 7a01 	vldr	s14, [r7, #4]
 8001936:	eddf 6a20 	vldr	s13, [pc, #128]	@ 80019b8 <GPS_nmea_to_dec+0x94>
 800193a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800193e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001942:	ee17 3a90 	vmov	r3, s15
 8001946:	613b      	str	r3, [r7, #16]
    float minutes = deg_coord - degree*100;
 8001948:	693b      	ldr	r3, [r7, #16]
 800194a:	2264      	movs	r2, #100	@ 0x64
 800194c:	fb02 f303 	mul.w	r3, r2, r3
 8001950:	ee07 3a90 	vmov	s15, r3
 8001954:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001958:	ed97 7a01 	vldr	s14, [r7, #4]
 800195c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001960:	edc7 7a03 	vstr	s15, [r7, #12]
    float dec_deg = minutes / 60;
 8001964:	ed97 7a03 	vldr	s14, [r7, #12]
 8001968:	eddf 6a14 	vldr	s13, [pc, #80]	@ 80019bc <GPS_nmea_to_dec+0x98>
 800196c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001970:	edc7 7a02 	vstr	s15, [r7, #8]
    float decimal = degree + dec_deg;
 8001974:	693b      	ldr	r3, [r7, #16]
 8001976:	ee07 3a90 	vmov	s15, r3
 800197a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800197e:	ed97 7a02 	vldr	s14, [r7, #8]
 8001982:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001986:	edc7 7a05 	vstr	s15, [r7, #20]
    if (nsew == 'S' || nsew == 'W') { // return negative
 800198a:	78fb      	ldrb	r3, [r7, #3]
 800198c:	2b53      	cmp	r3, #83	@ 0x53
 800198e:	d002      	beq.n	8001996 <GPS_nmea_to_dec+0x72>
 8001990:	78fb      	ldrb	r3, [r7, #3]
 8001992:	2b57      	cmp	r3, #87	@ 0x57
 8001994:	d105      	bne.n	80019a2 <GPS_nmea_to_dec+0x7e>
        decimal *= -1;
 8001996:	edd7 7a05 	vldr	s15, [r7, #20]
 800199a:	eef1 7a67 	vneg.f32	s15, s15
 800199e:	edc7 7a05 	vstr	s15, [r7, #20]
    }
    return decimal;
 80019a2:	697b      	ldr	r3, [r7, #20]
 80019a4:	ee07 3a90 	vmov	s15, r3
}
 80019a8:	eeb0 0a67 	vmov.f32	s0, s15
 80019ac:	371c      	adds	r7, #28
 80019ae:	46bd      	mov	sp, r7
 80019b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b4:	4770      	bx	lr
 80019b6:	bf00      	nop
 80019b8:	42c80000 	.word	0x42c80000
 80019bc:	42700000 	.word	0x42700000

080019c0 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b082      	sub	sp, #8
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
	GPS_UART_CallBack();
 80019c8:	f7ff fe2a 	bl	8001620 <GPS_UART_CallBack>
   // do nothing here
}
 80019cc:	bf00      	nop
 80019ce:	3708      	adds	r7, #8
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}

080019d4 <MS5611_Init>:


/******************************************************************************
         			#### MS5611 FUNCTIONS ####
******************************************************************************/
MS5611_StatusTypeDef MS5611_Init(MS5611_HandleTypeDef *dev){
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]

	 MS5611_Reset(dev);
 80019dc:	6878      	ldr	r0, [r7, #4]
 80019de:	f000 f86d 	bl	8001abc <MS5611_Reset>

	 if(HAL_I2C_IsDeviceReady(dev->i2c, dev->I2C_ADDRESS, 1, 1000) != HAL_OK){
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6818      	ldr	r0, [r3, #0]
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	8899      	ldrh	r1, [r3, #4]
 80019ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019ee:	2201      	movs	r2, #1
 80019f0:	f003 feb6 	bl	8005760 <HAL_I2C_IsDeviceReady>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d000      	beq.n	80019fc <MS5611_Init+0x28>

			__NOP();
 80019fa:	bf00      	nop

	 }

	MS5611_Get_CalibCoeff(dev);
 80019fc:	6878      	ldr	r0, [r7, #4]
 80019fe:	f000 f877 	bl	8001af0 <MS5611_Get_CalibCoeff>

	/**
	 * It is calculated average vertical altitude for set to zero our actual altitude
	 */
	if(dev->Ref_Alt_Sel == 'm'){
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 8001a08:	2b6d      	cmp	r3, #109	@ 0x6d
 8001a0a:	d10c      	bne.n	8001a26 <MS5611_Init+0x52>

		dev->FixedAltitude = 0.0; //We set zero at the first time because gets the real place altitude value
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	f04f 0200 	mov.w	r2, #0
 8001a12:	661a      	str	r2, [r3, #96]	@ 0x60

		dev->FixedAltitude = MS5611_Calc_TemporaryAltitude(dev);
 8001a14:	6878      	ldr	r0, [r7, #4]
 8001a16:	f000 f817 	bl	8001a48 <MS5611_Calc_TemporaryAltitude>
 8001a1a:	eef0 7a40 	vmov.f32	s15, s0
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60
 8001a24:	e008      	b.n	8001a38 <MS5611_Init+0x64>

		 }
		 else if(dev->Ref_Alt_Sel == 'M'){
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 8001a2c:	2b4d      	cmp	r3, #77	@ 0x4d
 8001a2e:	d103      	bne.n	8001a38 <MS5611_Init+0x64>

			 dev->FixedAltitude = 0.0;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	f04f 0200 	mov.w	r2, #0
 8001a36:	661a      	str	r2, [r3, #96]	@ 0x60

		 }
	/**
	 * In the beginning, variables that record the amounts of change are reset for security measures
	 */
	MS5611_ResetRef_DeltaVal(dev);
 8001a38:	6878      	ldr	r0, [r7, #4]
 8001a3a:	f000 fcd7 	bl	80023ec <MS5611_ResetRef_DeltaVal>

	return MS5611_OK;
 8001a3e:	2300      	movs	r3, #0
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3708      	adds	r7, #8
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <MS5611_Calc_TemporaryAltitude>:

float MS5611_Calc_TemporaryAltitude(MS5611_HandleTypeDef *dev){
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b084      	sub	sp, #16
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]

	 float tempAltitude = 0;
 8001a50:	f04f 0300 	mov.w	r3, #0
 8001a54:	60fb      	str	r3, [r7, #12]

	 for(int cnt = 0 ; cnt < 20 ; cnt++){
 8001a56:	2300      	movs	r3, #0
 8001a58:	60bb      	str	r3, [r7, #8]
 8001a5a:	e01d      	b.n	8001a98 <MS5611_Calc_TemporaryAltitude+0x50>

		 MS5611_Read_ActVal(dev);
 8001a5c:	6878      	ldr	r0, [r7, #4]
 8001a5e:	f000 fc5b 	bl	8002318 <MS5611_Read_ActVal>
		 tempAltitude = (float)(tempAltitude + (float)(MS5611_Altitude * 0.05));
 8001a62:	4b15      	ldr	r3, [pc, #84]	@ (8001ab8 <MS5611_Calc_TemporaryAltitude+0x70>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4618      	mov	r0, r3
 8001a68:	f7fe fd76 	bl	8000558 <__aeabi_f2d>
 8001a6c:	a310      	add	r3, pc, #64	@ (adr r3, 8001ab0 <MS5611_Calc_TemporaryAltitude+0x68>)
 8001a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a72:	f7fe fdc9 	bl	8000608 <__aeabi_dmul>
 8001a76:	4602      	mov	r2, r0
 8001a78:	460b      	mov	r3, r1
 8001a7a:	4610      	mov	r0, r2
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	f7ff f8bb 	bl	8000bf8 <__aeabi_d2f>
 8001a82:	ee07 0a10 	vmov	s14, r0
 8001a86:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a8a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001a8e:	edc7 7a03 	vstr	s15, [r7, #12]
	 for(int cnt = 0 ; cnt < 20 ; cnt++){
 8001a92:	68bb      	ldr	r3, [r7, #8]
 8001a94:	3301      	adds	r3, #1
 8001a96:	60bb      	str	r3, [r7, #8]
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	2b13      	cmp	r3, #19
 8001a9c:	ddde      	ble.n	8001a5c <MS5611_Calc_TemporaryAltitude+0x14>

	  }

	 return tempAltitude;
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	ee07 3a90 	vmov	s15, r3

}
 8001aa4:	eeb0 0a67 	vmov.f32	s0, s15
 8001aa8:	3710      	adds	r7, #16
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	9999999a 	.word	0x9999999a
 8001ab4:	3fa99999 	.word	0x3fa99999
 8001ab8:	20002900 	.word	0x20002900

08001abc <MS5611_Reset>:
void MS5611_Reset(MS5611_HandleTypeDef *dev){
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b086      	sub	sp, #24
 8001ac0:	af04      	add	r7, sp, #16
 8001ac2:	6078      	str	r0, [r7, #4]

	HAL_I2C_Mem_Write(dev->i2c, dev->I2C_ADDRESS, dev->I2C_ADDRESS, 1, &ResetCom, 1, 1000);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6818      	ldr	r0, [r3, #0]
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	8899      	ldrh	r1, [r3, #4]
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	889a      	ldrh	r2, [r3, #4]
 8001ad0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ad4:	9302      	str	r3, [sp, #8]
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	9301      	str	r3, [sp, #4]
 8001ada:	4b04      	ldr	r3, [pc, #16]	@ (8001aec <MS5611_Reset+0x30>)
 8001adc:	9300      	str	r3, [sp, #0]
 8001ade:	2301      	movs	r3, #1
 8001ae0:	f003 fd44 	bl	800556c <HAL_I2C_Mem_Write>

}
 8001ae4:	bf00      	nop
 8001ae6:	3708      	adds	r7, #8
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	20000006 	.word	0x20000006

08001af0 <MS5611_Get_CalibCoeff>:


void MS5611_Get_CalibCoeff(MS5611_HandleTypeDef *dev){
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b08e      	sub	sp, #56	@ 0x38
 8001af4:	af02      	add	r7, sp, #8
 8001af6:	6078      	str	r0, [r7, #4]

	uint8_t CalibCoefAddrss[7] = {0xA2, //C1
 8001af8:	4a8c      	ldr	r2, [pc, #560]	@ (8001d2c <MS5611_Get_CalibCoeff+0x23c>)
 8001afa:	f107 0320 	add.w	r3, r7, #32
 8001afe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b02:	6018      	str	r0, [r3, #0]
 8001b04:	3304      	adds	r3, #4
 8001b06:	8019      	strh	r1, [r3, #0]
 8001b08:	3302      	adds	r3, #2
 8001b0a:	0c0a      	lsrs	r2, r1, #16
 8001b0c:	701a      	strb	r2, [r3, #0]
								  0xA8, //C4
								  0xAA, //C5
								  0xAC, //C6
								  0xAE}; /*! The last address is for CRC*/

	uint8_t TempryCalibCoefVal[2] = {0};	/*! Temporary buffer that gets two complement of each calibration coefficient*/
 8001b0e:	2300      	movs	r3, #0
 8001b10:	83bb      	strh	r3, [r7, #28]
	uint8_t CalibCoefVal[14] = {0};			/*! Stable buffer that collects all complements of calibration coefficients*/
 8001b12:	2300      	movs	r3, #0
 8001b14:	60fb      	str	r3, [r7, #12]
 8001b16:	f107 0310 	add.w	r3, r7, #16
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	601a      	str	r2, [r3, #0]
 8001b1e:	605a      	str	r2, [r3, #4]
 8001b20:	811a      	strh	r2, [r3, #8]
	uint8_t cnt = 0;
 8001b22:	2300      	movs	r3, #0
 8001b24:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f


	for(cnt = 0; cnt <= 6 ; cnt++){
 8001b28:	2300      	movs	r3, #0
 8001b2a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001b2e:	e03b      	b.n	8001ba8 <MS5611_Get_CalibCoeff+0xb8>

		HAL_I2C_Master_Transmit(dev->i2c, dev->I2C_ADDRESS, &CalibCoefAddrss[cnt], 1, 1000);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6818      	ldr	r0, [r3, #0]
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	8899      	ldrh	r1, [r3, #4]
 8001b38:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001b3c:	f107 0220 	add.w	r2, r7, #32
 8001b40:	441a      	add	r2, r3
 8001b42:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b46:	9300      	str	r3, [sp, #0]
 8001b48:	2301      	movs	r3, #1
 8001b4a:	f003 f9df 	bl	8004f0c <HAL_I2C_Master_Transmit>

				for(int cnt_2 = 0; cnt_2 <= 1 ; cnt_2++){
 8001b4e:	2300      	movs	r3, #0
 8001b50:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001b52:	e010      	b.n	8001b76 <MS5611_Get_CalibCoeff+0x86>

					HAL_I2C_Master_Receive(dev->i2c, dev->I2C_ADDRESS, &TempryCalibCoefVal[cnt_2], 2, 1000);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6818      	ldr	r0, [r3, #0]
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	8899      	ldrh	r1, [r3, #4]
 8001b5c:	f107 021c 	add.w	r2, r7, #28
 8001b60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b62:	441a      	add	r2, r3
 8001b64:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b68:	9300      	str	r3, [sp, #0]
 8001b6a:	2302      	movs	r3, #2
 8001b6c:	f003 facc 	bl	8005108 <HAL_I2C_Master_Receive>
				for(int cnt_2 = 0; cnt_2 <= 1 ; cnt_2++){
 8001b70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b72:	3301      	adds	r3, #1
 8001b74:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001b76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b78:	2b01      	cmp	r3, #1
 8001b7a:	ddeb      	ble.n	8001b54 <MS5611_Get_CalibCoeff+0x64>

				}

		CalibCoefVal[(cnt*2)]   = TempryCalibCoefVal[0];
 8001b7c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001b80:	005b      	lsls	r3, r3, #1
 8001b82:	7f3a      	ldrb	r2, [r7, #28]
 8001b84:	3330      	adds	r3, #48	@ 0x30
 8001b86:	443b      	add	r3, r7
 8001b88:	f803 2c24 	strb.w	r2, [r3, #-36]
		CalibCoefVal[(cnt*2+1)] = TempryCalibCoefVal[1];
 8001b8c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001b90:	005b      	lsls	r3, r3, #1
 8001b92:	3301      	adds	r3, #1
 8001b94:	7f7a      	ldrb	r2, [r7, #29]
 8001b96:	3330      	adds	r3, #48	@ 0x30
 8001b98:	443b      	add	r3, r7
 8001b9a:	f803 2c24 	strb.w	r2, [r3, #-36]
	for(cnt = 0; cnt <= 6 ; cnt++){
 8001b9e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001ba2:	3301      	adds	r3, #1
 8001ba4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001ba8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001bac:	2b06      	cmp	r3, #6
 8001bae:	d9bf      	bls.n	8001b30 <MS5611_Get_CalibCoeff+0x40>

	}

	cnt = 0;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	/*! Complements of each calibration coefficient consists MSB and LSB bits*/
	dev->Clb_Cf.C1  = ((CalibCoefVal[cnt]<<8) | CalibCoefVal[cnt+1]); cnt+=2; // uint16_t <== |MSB_C1|LSB_C1|
 8001bb6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001bba:	3330      	adds	r3, #48	@ 0x30
 8001bbc:	443b      	add	r3, r7
 8001bbe:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001bc2:	021b      	lsls	r3, r3, #8
 8001bc4:	b21a      	sxth	r2, r3
 8001bc6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001bca:	3301      	adds	r3, #1
 8001bcc:	3330      	adds	r3, #48	@ 0x30
 8001bce:	443b      	add	r3, r7
 8001bd0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001bd4:	b21b      	sxth	r3, r3
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	b21b      	sxth	r3, r3
 8001bda:	b29a      	uxth	r2, r3
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	80da      	strh	r2, [r3, #6]
 8001be0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001be4:	3302      	adds	r3, #2
 8001be6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	dev->Clb_Cf.C2  = ((CalibCoefVal[cnt]<<8) | CalibCoefVal[cnt+1]); cnt+=2;
 8001bea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001bee:	3330      	adds	r3, #48	@ 0x30
 8001bf0:	443b      	add	r3, r7
 8001bf2:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001bf6:	021b      	lsls	r3, r3, #8
 8001bf8:	b21a      	sxth	r2, r3
 8001bfa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001bfe:	3301      	adds	r3, #1
 8001c00:	3330      	adds	r3, #48	@ 0x30
 8001c02:	443b      	add	r3, r7
 8001c04:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001c08:	b21b      	sxth	r3, r3
 8001c0a:	4313      	orrs	r3, r2
 8001c0c:	b21b      	sxth	r3, r3
 8001c0e:	b29a      	uxth	r2, r3
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	811a      	strh	r2, [r3, #8]
 8001c14:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001c18:	3302      	adds	r3, #2
 8001c1a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	dev->Clb_Cf.C3  = ((CalibCoefVal[cnt]<<8) | CalibCoefVal[cnt+1]); cnt+=2;
 8001c1e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001c22:	3330      	adds	r3, #48	@ 0x30
 8001c24:	443b      	add	r3, r7
 8001c26:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001c2a:	021b      	lsls	r3, r3, #8
 8001c2c:	b21a      	sxth	r2, r3
 8001c2e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001c32:	3301      	adds	r3, #1
 8001c34:	3330      	adds	r3, #48	@ 0x30
 8001c36:	443b      	add	r3, r7
 8001c38:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001c3c:	b21b      	sxth	r3, r3
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	b21b      	sxth	r3, r3
 8001c42:	b29a      	uxth	r2, r3
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	815a      	strh	r2, [r3, #10]
 8001c48:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001c4c:	3302      	adds	r3, #2
 8001c4e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	dev->Clb_Cf.C4  = ((CalibCoefVal[cnt]<<8) | CalibCoefVal[cnt+1]); cnt+=2;
 8001c52:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001c56:	3330      	adds	r3, #48	@ 0x30
 8001c58:	443b      	add	r3, r7
 8001c5a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001c5e:	021b      	lsls	r3, r3, #8
 8001c60:	b21a      	sxth	r2, r3
 8001c62:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001c66:	3301      	adds	r3, #1
 8001c68:	3330      	adds	r3, #48	@ 0x30
 8001c6a:	443b      	add	r3, r7
 8001c6c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001c70:	b21b      	sxth	r3, r3
 8001c72:	4313      	orrs	r3, r2
 8001c74:	b21b      	sxth	r3, r3
 8001c76:	b29a      	uxth	r2, r3
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	819a      	strh	r2, [r3, #12]
 8001c7c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001c80:	3302      	adds	r3, #2
 8001c82:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	dev->Clb_Cf.C5  = ((CalibCoefVal[cnt]<<8) | CalibCoefVal[cnt+1]); cnt+=2;
 8001c86:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001c8a:	3330      	adds	r3, #48	@ 0x30
 8001c8c:	443b      	add	r3, r7
 8001c8e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001c92:	021b      	lsls	r3, r3, #8
 8001c94:	b21a      	sxth	r2, r3
 8001c96:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001c9a:	3301      	adds	r3, #1
 8001c9c:	3330      	adds	r3, #48	@ 0x30
 8001c9e:	443b      	add	r3, r7
 8001ca0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001ca4:	b21b      	sxth	r3, r3
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	b21b      	sxth	r3, r3
 8001caa:	b29a      	uxth	r2, r3
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	81da      	strh	r2, [r3, #14]
 8001cb0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001cb4:	3302      	adds	r3, #2
 8001cb6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	dev->Clb_Cf.C6  = ((CalibCoefVal[cnt]<<8) | CalibCoefVal[cnt+1]); cnt+=2;
 8001cba:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001cbe:	3330      	adds	r3, #48	@ 0x30
 8001cc0:	443b      	add	r3, r7
 8001cc2:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001cc6:	021b      	lsls	r3, r3, #8
 8001cc8:	b21a      	sxth	r2, r3
 8001cca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001cce:	3301      	adds	r3, #1
 8001cd0:	3330      	adds	r3, #48	@ 0x30
 8001cd2:	443b      	add	r3, r7
 8001cd4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001cd8:	b21b      	sxth	r3, r3
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	b21b      	sxth	r3, r3
 8001cde:	b29a      	uxth	r2, r3
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	821a      	strh	r2, [r3, #16]
 8001ce4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001ce8:	3302      	adds	r3, #2
 8001cea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	dev->Clb_Cf.crc = ((CalibCoefVal[cnt]<<8) | CalibCoefVal[cnt+1]); cnt+=2;
 8001cee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001cf2:	3330      	adds	r3, #48	@ 0x30
 8001cf4:	443b      	add	r3, r7
 8001cf6:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001cfa:	021b      	lsls	r3, r3, #8
 8001cfc:	b21a      	sxth	r2, r3
 8001cfe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001d02:	3301      	adds	r3, #1
 8001d04:	3330      	adds	r3, #48	@ 0x30
 8001d06:	443b      	add	r3, r7
 8001d08:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001d0c:	b21b      	sxth	r3, r3
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	b21b      	sxth	r3, r3
 8001d12:	b29a      	uxth	r2, r3
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	825a      	strh	r2, [r3, #18]
 8001d18:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001d1c:	3302      	adds	r3, #2
 8001d1e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

}
 8001d22:	bf00      	nop
 8001d24:	3730      	adds	r7, #48	@ 0x30
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	08013104 	.word	0x08013104

08001d30 <MS5611_ReadRaw_Press_Temp>:


void MS5611_ReadRaw_Press_Temp(MS5611_HandleTypeDef *dev){
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b086      	sub	sp, #24
 8001d34:	af02      	add	r7, sp, #8
 8001d36:	6078      	str	r0, [r7, #4]

	uint8_t RawDataD1[3]  = {0}; /*! D1 = Raw pressure value that will be compensated at other functions*/
 8001d38:	4b38      	ldr	r3, [pc, #224]	@ (8001e1c <MS5611_ReadRaw_Press_Temp+0xec>)
 8001d3a:	881b      	ldrh	r3, [r3, #0]
 8001d3c:	81bb      	strh	r3, [r7, #12]
 8001d3e:	2300      	movs	r3, #0
 8001d40:	73bb      	strb	r3, [r7, #14]
	uint8_t RawDataD2[3]  = {0}; /*! D2 = Raw temperature value that will be compensated at other functions*/
 8001d42:	4b36      	ldr	r3, [pc, #216]	@ (8001e1c <MS5611_ReadRaw_Press_Temp+0xec>)
 8001d44:	881b      	ldrh	r3, [r3, #0]
 8001d46:	813b      	strh	r3, [r7, #8]
 8001d48:	2300      	movs	r3, #0
 8001d4a:	72bb      	strb	r3, [r7, #10]
	 *
	 * @Attention! you must wait minimum 15 milisecond after each i2c command because of clock line and calculation times.
	 */

	/*! Gets D1(Raw Pressure)*/
	HAL_I2C_Master_Transmit(dev->i2c, dev->I2C_ADDRESS, &osrs_4096_D1, 1, 1000); //(1)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6818      	ldr	r0, [r3, #0]
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	8899      	ldrh	r1, [r3, #4]
 8001d54:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d58:	9300      	str	r3, [sp, #0]
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	4a30      	ldr	r2, [pc, #192]	@ (8001e20 <MS5611_ReadRaw_Press_Temp+0xf0>)
 8001d5e:	f003 f8d5 	bl	8004f0c <HAL_I2C_Master_Transmit>
	HAL_Delay(20);
 8001d62:	2014      	movs	r0, #20
 8001d64:	f001 fcba 	bl	80036dc <HAL_Delay>
	HAL_I2C_Master_Transmit(dev->i2c, dev->I2C_ADDRESS, &adcReadCom , 1, 1000);	 //(2)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6818      	ldr	r0, [r3, #0]
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	8899      	ldrh	r1, [r3, #4]
 8001d70:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d74:	9300      	str	r3, [sp, #0]
 8001d76:	2301      	movs	r3, #1
 8001d78:	4a2a      	ldr	r2, [pc, #168]	@ (8001e24 <MS5611_ReadRaw_Press_Temp+0xf4>)
 8001d7a:	f003 f8c7 	bl	8004f0c <HAL_I2C_Master_Transmit>
	HAL_Delay(20);
 8001d7e:	2014      	movs	r0, #20
 8001d80:	f001 fcac 	bl	80036dc <HAL_Delay>
	HAL_I2C_Master_Receive(dev->i2c, dev->I2C_ADDRESS, &RawDataD1[0], 3, 10000);	 //(3)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6818      	ldr	r0, [r3, #0]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	8899      	ldrh	r1, [r3, #4]
 8001d8c:	f107 020c 	add.w	r2, r7, #12
 8001d90:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001d94:	9300      	str	r3, [sp, #0]
 8001d96:	2303      	movs	r3, #3
 8001d98:	f003 f9b6 	bl	8005108 <HAL_I2C_Master_Receive>
	dev->ClcPrms.D1 = (uint32_t)((RawDataD1[0]<<16) | (RawDataD1[1]<<8) | (RawDataD1[2]<<0)); // MSB|LSB|XLSB
 8001d9c:	7b3b      	ldrb	r3, [r7, #12]
 8001d9e:	041a      	lsls	r2, r3, #16
 8001da0:	7b7b      	ldrb	r3, [r7, #13]
 8001da2:	021b      	lsls	r3, r3, #8
 8001da4:	4313      	orrs	r3, r2
 8001da6:	7bba      	ldrb	r2, [r7, #14]
 8001da8:	4313      	orrs	r3, r2
 8001daa:	461a      	mov	r2, r3
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	615a      	str	r2, [r3, #20]

	/*! Gets D2(Raw Temperature)*/
	HAL_I2C_Master_Transmit(dev->i2c, dev->I2C_ADDRESS, &osrs_4096_D2, 1, 1000); //(1)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6818      	ldr	r0, [r3, #0]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	8899      	ldrh	r1, [r3, #4]
 8001db8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001dbc:	9300      	str	r3, [sp, #0]
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	4a19      	ldr	r2, [pc, #100]	@ (8001e28 <MS5611_ReadRaw_Press_Temp+0xf8>)
 8001dc2:	f003 f8a3 	bl	8004f0c <HAL_I2C_Master_Transmit>
	HAL_Delay(20);
 8001dc6:	2014      	movs	r0, #20
 8001dc8:	f001 fc88 	bl	80036dc <HAL_Delay>
	HAL_I2C_Master_Transmit(dev->i2c, dev->I2C_ADDRESS, &adcReadCom , 1, 1000);  	 //(2)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6818      	ldr	r0, [r3, #0]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	8899      	ldrh	r1, [r3, #4]
 8001dd4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001dd8:	9300      	str	r3, [sp, #0]
 8001dda:	2301      	movs	r3, #1
 8001ddc:	4a11      	ldr	r2, [pc, #68]	@ (8001e24 <MS5611_ReadRaw_Press_Temp+0xf4>)
 8001dde:	f003 f895 	bl	8004f0c <HAL_I2C_Master_Transmit>
	HAL_Delay(20);
 8001de2:	2014      	movs	r0, #20
 8001de4:	f001 fc7a 	bl	80036dc <HAL_Delay>
	HAL_I2C_Master_Receive(dev->i2c, dev->I2C_ADDRESS, &RawDataD2[0], 3, 1000);  //(3)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6818      	ldr	r0, [r3, #0]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	8899      	ldrh	r1, [r3, #4]
 8001df0:	f107 0208 	add.w	r2, r7, #8
 8001df4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001df8:	9300      	str	r3, [sp, #0]
 8001dfa:	2303      	movs	r3, #3
 8001dfc:	f003 f984 	bl	8005108 <HAL_I2C_Master_Receive>
	dev->ClcPrms.D2 = (uint32_t)((RawDataD2[0]<<16) | (RawDataD2[1]<<8) | (RawDataD2[2]<<0)); // MSB|LSB|XLSB
 8001e00:	7a3b      	ldrb	r3, [r7, #8]
 8001e02:	041a      	lsls	r2, r3, #16
 8001e04:	7a7b      	ldrb	r3, [r7, #9]
 8001e06:	021b      	lsls	r3, r3, #8
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	7aba      	ldrb	r2, [r7, #10]
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	461a      	mov	r2, r3
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	619a      	str	r2, [r3, #24]

}
 8001e14:	bf00      	nop
 8001e16:	3710      	adds	r7, #16
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	0801310c 	.word	0x0801310c
 8001e20:	20000004 	.word	0x20000004
 8001e24:	2000256c 	.word	0x2000256c
 8001e28:	20000005 	.word	0x20000005

08001e2c <MS5611_FirstCalculateDatas>:


void MS5611_FirstCalculateDatas(MS5611_HandleTypeDef *dev){
 8001e2c:	b5b0      	push	{r4, r5, r7, lr}
 8001e2e:	b082      	sub	sp, #8
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]

	/*! Calculate 1st order temperature and pressure  according to MS5611 1st order algorithm */
	dev->ClcPrms.dT   = dev->ClcPrms.D2 - dev->Clb_Cf.C5 * pow(2,8);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	699b      	ldr	r3, [r3, #24]
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f7fe fb6b 	bl	8000514 <__aeabi_ui2d>
 8001e3e:	4604      	mov	r4, r0
 8001e40:	460d      	mov	r5, r1
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	89db      	ldrh	r3, [r3, #14]
 8001e46:	4618      	mov	r0, r3
 8001e48:	f7fe fb74 	bl	8000534 <__aeabi_i2d>
 8001e4c:	f04f 0200 	mov.w	r2, #0
 8001e50:	4b69      	ldr	r3, [pc, #420]	@ (8001ff8 <MS5611_FirstCalculateDatas+0x1cc>)
 8001e52:	f7fe fbd9 	bl	8000608 <__aeabi_dmul>
 8001e56:	4602      	mov	r2, r0
 8001e58:	460b      	mov	r3, r1
 8001e5a:	4620      	mov	r0, r4
 8001e5c:	4629      	mov	r1, r5
 8001e5e:	f7fe fa1b 	bl	8000298 <__aeabi_dsub>
 8001e62:	4602      	mov	r2, r0
 8001e64:	460b      	mov	r3, r1
 8001e66:	4610      	mov	r0, r2
 8001e68:	4619      	mov	r1, r3
 8001e6a:	f7fe fec5 	bl	8000bf8 <__aeabi_d2f>
 8001e6e:	4602      	mov	r2, r0
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	61da      	str	r2, [r3, #28]
	dev->ClcPrms.OFF  = dev->Clb_Cf.C2 * pow(2,17) + (dev->Clb_Cf.C4 * dev->ClcPrms.dT) / pow(2,6);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	891b      	ldrh	r3, [r3, #8]
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f7fe fb5b 	bl	8000534 <__aeabi_i2d>
 8001e7e:	f04f 0200 	mov.w	r2, #0
 8001e82:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 8001e86:	f7fe fbbf 	bl	8000608 <__aeabi_dmul>
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	460b      	mov	r3, r1
 8001e8e:	4614      	mov	r4, r2
 8001e90:	461d      	mov	r5, r3
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	899b      	ldrh	r3, [r3, #12]
 8001e96:	ee07 3a90 	vmov	s15, r3
 8001e9a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	edd3 7a07 	vldr	s15, [r3, #28]
 8001ea4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ea8:	ee17 0a90 	vmov	r0, s15
 8001eac:	f7fe fb54 	bl	8000558 <__aeabi_f2d>
 8001eb0:	f04f 0200 	mov.w	r2, #0
 8001eb4:	4b51      	ldr	r3, [pc, #324]	@ (8001ffc <MS5611_FirstCalculateDatas+0x1d0>)
 8001eb6:	f7fe fcd1 	bl	800085c <__aeabi_ddiv>
 8001eba:	4602      	mov	r2, r0
 8001ebc:	460b      	mov	r3, r1
 8001ebe:	4620      	mov	r0, r4
 8001ec0:	4629      	mov	r1, r5
 8001ec2:	f7fe f9eb 	bl	800029c <__adddf3>
 8001ec6:	4602      	mov	r2, r0
 8001ec8:	460b      	mov	r3, r1
 8001eca:	4610      	mov	r0, r2
 8001ecc:	4619      	mov	r1, r3
 8001ece:	f7fe fe93 	bl	8000bf8 <__aeabi_d2f>
 8001ed2:	4602      	mov	r2, r0
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	629a      	str	r2, [r3, #40]	@ 0x28
	dev->ClcPrms.SENS = dev->Clb_Cf.C1 * pow(2,16) + (dev->Clb_Cf.C3 * dev->ClcPrms.dT) / pow(2,7);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	88db      	ldrh	r3, [r3, #6]
 8001edc:	4618      	mov	r0, r3
 8001ede:	f7fe fb29 	bl	8000534 <__aeabi_i2d>
 8001ee2:	f04f 0200 	mov.w	r2, #0
 8001ee6:	4b46      	ldr	r3, [pc, #280]	@ (8002000 <MS5611_FirstCalculateDatas+0x1d4>)
 8001ee8:	f7fe fb8e 	bl	8000608 <__aeabi_dmul>
 8001eec:	4602      	mov	r2, r0
 8001eee:	460b      	mov	r3, r1
 8001ef0:	4614      	mov	r4, r2
 8001ef2:	461d      	mov	r5, r3
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	895b      	ldrh	r3, [r3, #10]
 8001ef8:	ee07 3a90 	vmov	s15, r3
 8001efc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	edd3 7a07 	vldr	s15, [r3, #28]
 8001f06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f0a:	ee17 0a90 	vmov	r0, s15
 8001f0e:	f7fe fb23 	bl	8000558 <__aeabi_f2d>
 8001f12:	f04f 0200 	mov.w	r2, #0
 8001f16:	4b3b      	ldr	r3, [pc, #236]	@ (8002004 <MS5611_FirstCalculateDatas+0x1d8>)
 8001f18:	f7fe fca0 	bl	800085c <__aeabi_ddiv>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	460b      	mov	r3, r1
 8001f20:	4620      	mov	r0, r4
 8001f22:	4629      	mov	r1, r5
 8001f24:	f7fe f9ba 	bl	800029c <__adddf3>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	460b      	mov	r3, r1
 8001f2c:	4610      	mov	r0, r2
 8001f2e:	4619      	mov	r1, r3
 8001f30:	f7fe fe62 	bl	8000bf8 <__aeabi_d2f>
 8001f34:	4602      	mov	r2, r0
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	62da      	str	r2, [r3, #44]	@ 0x2c

	dev->ClcPrms.TEMP = 2000 + dev->ClcPrms.dT * dev->Clb_Cf.C6 / pow(2,23);								//Actual temperature data
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	ed93 7a07 	vldr	s14, [r3, #28]
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	8a1b      	ldrh	r3, [r3, #16]
 8001f44:	ee07 3a90 	vmov	s15, r3
 8001f48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f50:	ee17 0a90 	vmov	r0, s15
 8001f54:	f7fe fb00 	bl	8000558 <__aeabi_f2d>
 8001f58:	f04f 0200 	mov.w	r2, #0
 8001f5c:	4b2a      	ldr	r3, [pc, #168]	@ (8002008 <MS5611_FirstCalculateDatas+0x1dc>)
 8001f5e:	f7fe fc7d 	bl	800085c <__aeabi_ddiv>
 8001f62:	4602      	mov	r2, r0
 8001f64:	460b      	mov	r3, r1
 8001f66:	4610      	mov	r0, r2
 8001f68:	4619      	mov	r1, r3
 8001f6a:	f04f 0200 	mov.w	r2, #0
 8001f6e:	4b27      	ldr	r3, [pc, #156]	@ (800200c <MS5611_FirstCalculateDatas+0x1e0>)
 8001f70:	f7fe f994 	bl	800029c <__adddf3>
 8001f74:	4602      	mov	r2, r0
 8001f76:	460b      	mov	r3, r1
 8001f78:	4610      	mov	r0, r2
 8001f7a:	4619      	mov	r1, r3
 8001f7c:	f7fe fe3c 	bl	8000bf8 <__aeabi_d2f>
 8001f80:	4602      	mov	r2, r0
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	621a      	str	r2, [r3, #32]
	dev->ClcPrms.P	  = ((dev->ClcPrms.D1 * dev->ClcPrms.SENS / pow(2,21) - dev->ClcPrms.OFF))/pow(2,15);	//Actual pressure data
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	695b      	ldr	r3, [r3, #20]
 8001f8a:	ee07 3a90 	vmov	s15, r3
 8001f8e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001f98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f9c:	ee17 0a90 	vmov	r0, s15
 8001fa0:	f7fe fada 	bl	8000558 <__aeabi_f2d>
 8001fa4:	f04f 0200 	mov.w	r2, #0
 8001fa8:	4b19      	ldr	r3, [pc, #100]	@ (8002010 <MS5611_FirstCalculateDatas+0x1e4>)
 8001faa:	f7fe fc57 	bl	800085c <__aeabi_ddiv>
 8001fae:	4602      	mov	r2, r0
 8001fb0:	460b      	mov	r3, r1
 8001fb2:	4614      	mov	r4, r2
 8001fb4:	461d      	mov	r5, r3
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f7fe facc 	bl	8000558 <__aeabi_f2d>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	460b      	mov	r3, r1
 8001fc4:	4620      	mov	r0, r4
 8001fc6:	4629      	mov	r1, r5
 8001fc8:	f7fe f966 	bl	8000298 <__aeabi_dsub>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	460b      	mov	r3, r1
 8001fd0:	4610      	mov	r0, r2
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	f04f 0200 	mov.w	r2, #0
 8001fd8:	4b0e      	ldr	r3, [pc, #56]	@ (8002014 <MS5611_FirstCalculateDatas+0x1e8>)
 8001fda:	f7fe fc3f 	bl	800085c <__aeabi_ddiv>
 8001fde:	4602      	mov	r2, r0
 8001fe0:	460b      	mov	r3, r1
 8001fe2:	4610      	mov	r0, r2
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	f7fe fe07 	bl	8000bf8 <__aeabi_d2f>
 8001fea:	4602      	mov	r2, r0
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	625a      	str	r2, [r3, #36]	@ 0x24

}
 8001ff0:	bf00      	nop
 8001ff2:	3708      	adds	r7, #8
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bdb0      	pop	{r4, r5, r7, pc}
 8001ff8:	40700000 	.word	0x40700000
 8001ffc:	40500000 	.word	0x40500000
 8002000:	40f00000 	.word	0x40f00000
 8002004:	40600000 	.word	0x40600000
 8002008:	41600000 	.word	0x41600000
 800200c:	409f4000 	.word	0x409f4000
 8002010:	41400000 	.word	0x41400000
 8002014:	40e00000 	.word	0x40e00000

08002018 <MS5611_SecondCalculateDatas>:


void MS5611_SecondCalculateDatas(MS5611_HandleTypeDef *dev){
 8002018:	b5b0      	push	{r4, r5, r7, lr}
 800201a:	b082      	sub	sp, #8
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]

	if(dev->ClcPrms.TEMP < 2000){
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	edd3 7a08 	vldr	s15, [r3, #32]
 8002026:	ed9f 7a8e 	vldr	s14, [pc, #568]	@ 8002260 <MS5611_SecondCalculateDatas+0x248>
 800202a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800202e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002032:	f140 80e3 	bpl.w	80021fc <MS5611_SecondCalculateDatas+0x1e4>

			/*! Low Temperature */
			dev->ClcPrms.TEMP2 = (dev->ClcPrms.dT * dev->ClcPrms.dT) / pow(2,31);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	ed93 7a07 	vldr	s14, [r3, #28]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	edd3 7a07 	vldr	s15, [r3, #28]
 8002042:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002046:	eddf 6a87 	vldr	s13, [pc, #540]	@ 8002264 <MS5611_SecondCalculateDatas+0x24c>
 800204a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
			dev->ClcPrms.OFF2  = 5 * ((dev->ClcPrms.TEMP - 2000) * (dev->ClcPrms.TEMP - 2000)) / pow(2,1);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	edd3 7a08 	vldr	s15, [r3, #32]
 800205a:	ed9f 7a81 	vldr	s14, [pc, #516]	@ 8002260 <MS5611_SecondCalculateDatas+0x248>
 800205e:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	edd3 7a08 	vldr	s15, [r3, #32]
 8002068:	eddf 6a7d 	vldr	s13, [pc, #500]	@ 8002260 <MS5611_SecondCalculateDatas+0x248>
 800206c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002070:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002074:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002078:	ee27 7a87 	vmul.f32	s14, s15, s14
 800207c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002080:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
			dev->ClcPrms.SENS2 = 5 * ((dev->ClcPrms.TEMP - 2000) * (dev->ClcPrms.TEMP - 2000)) / pow(2,2);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	edd3 7a08 	vldr	s15, [r3, #32]
 8002090:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8002260 <MS5611_SecondCalculateDatas+0x248>
 8002094:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	edd3 7a08 	vldr	s15, [r3, #32]
 800209e:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8002260 <MS5611_SecondCalculateDatas+0x248>
 80020a2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80020a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020aa:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80020ae:	ee27 7a87 	vmul.f32	s14, s15, s14
 80020b2:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 80020b6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

					if(dev->ClcPrms.TEMP < -1500){
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	edd3 7a08 	vldr	s15, [r3, #32]
 80020c6:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8002268 <MS5611_SecondCalculateDatas+0x250>
 80020ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020d2:	d571      	bpl.n	80021b8 <MS5611_SecondCalculateDatas+0x1a0>
						/*! Very Low Temperature */
						dev->ClcPrms.OFF2  = dev->ClcPrms.OFF2 + 7 * ((dev->ClcPrms.TEMP + 1500) * (dev->ClcPrms.TEMP + 1500));
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	edd3 7a08 	vldr	s15, [r3, #32]
 80020e0:	eddf 6a62 	vldr	s13, [pc, #392]	@ 800226c <MS5611_SecondCalculateDatas+0x254>
 80020e4:	ee77 6aa6 	vadd.f32	s13, s15, s13
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	edd3 7a08 	vldr	s15, [r3, #32]
 80020ee:	ed9f 6a5f 	vldr	s12, [pc, #380]	@ 800226c <MS5611_SecondCalculateDatas+0x254>
 80020f2:	ee77 7a86 	vadd.f32	s15, s15, s12
 80020f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020fa:	eef1 6a0c 	vmov.f32	s13, #28	@ 0x40e00000  7.0
 80020fe:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002102:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
						dev->ClcPrms.SENS2 = dev->ClcPrms.SENS2 + 11 * ((dev->ClcPrms.TEMP + 1500) * (dev->ClcPrms.TEMP + 1500)) / pow(2,1);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002110:	4618      	mov	r0, r3
 8002112:	f7fe fa21 	bl	8000558 <__aeabi_f2d>
 8002116:	4604      	mov	r4, r0
 8002118:	460d      	mov	r5, r1
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	edd3 7a08 	vldr	s15, [r3, #32]
 8002120:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 800226c <MS5611_SecondCalculateDatas+0x254>
 8002124:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	edd3 7a08 	vldr	s15, [r3, #32]
 800212e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800226c <MS5611_SecondCalculateDatas+0x254>
 8002132:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002136:	ee67 7a27 	vmul.f32	s15, s14, s15
 800213a:	eeb2 7a06 	vmov.f32	s14, #38	@ 0x41300000  11.0
 800213e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002142:	ee17 0a90 	vmov	r0, s15
 8002146:	f7fe fa07 	bl	8000558 <__aeabi_f2d>
 800214a:	f04f 0200 	mov.w	r2, #0
 800214e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002152:	f7fe fb83 	bl	800085c <__aeabi_ddiv>
 8002156:	4602      	mov	r2, r0
 8002158:	460b      	mov	r3, r1
 800215a:	4620      	mov	r0, r4
 800215c:	4629      	mov	r1, r5
 800215e:	f7fe f89d 	bl	800029c <__adddf3>
 8002162:	4602      	mov	r2, r0
 8002164:	460b      	mov	r3, r1
 8002166:	4610      	mov	r0, r2
 8002168:	4619      	mov	r1, r3
 800216a:	f7fe fd45 	bl	8000bf8 <__aeabi_d2f>
 800216e:	4602      	mov	r2, r0
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	635a      	str	r2, [r3, #52]	@ 0x34

						dev->ClcPrms.TEMP = dev->ClcPrms.TEMP - dev->ClcPrms.TEMP2;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	ed93 7a08 	vldr	s14, [r3, #32]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8002180:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	edc3 7a08 	vstr	s15, [r3, #32]
						dev->ClcPrms.OFF  = dev->ClcPrms.OFF - dev->ClcPrms.OFF2;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8002196:	ee77 7a67 	vsub.f32	s15, s14, s15
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
						dev->ClcPrms.SENS = dev->ClcPrms.SENS - dev->ClcPrms.SENS2;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80021ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
			dev->ClcPrms.TEMP = dev->ClcPrms.TEMP - dev->ClcPrms.TEMP2;
			dev->ClcPrms.OFF  = dev->ClcPrms.OFF - dev->ClcPrms.OFF2;
			dev->ClcPrms.SENS = dev->ClcPrms.SENS - dev->ClcPrms.SENS2;

		}
}
 80021b6:	e04e      	b.n	8002256 <MS5611_SecondCalculateDatas+0x23e>
						dev->ClcPrms.TEMP = dev->ClcPrms.TEMP - dev->ClcPrms.TEMP2;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	ed93 7a08 	vldr	s14, [r3, #32]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80021c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	edc3 7a08 	vstr	s15, [r3, #32]
						dev->ClcPrms.OFF  = dev->ClcPrms.OFF - dev->ClcPrms.OFF2;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80021da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
						dev->ClcPrms.SENS = dev->ClcPrms.SENS - dev->ClcPrms.SENS2;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80021f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
}
 80021fa:	e02c      	b.n	8002256 <MS5611_SecondCalculateDatas+0x23e>
			dev->ClcPrms.TEMP2 = 0;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	f04f 0200 	mov.w	r2, #0
 8002202:	639a      	str	r2, [r3, #56]	@ 0x38
			dev->ClcPrms.OFF2  = 0;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	f04f 0200 	mov.w	r2, #0
 800220a:	631a      	str	r2, [r3, #48]	@ 0x30
			dev->ClcPrms.SENS2 = 0;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	f04f 0200 	mov.w	r2, #0
 8002212:	635a      	str	r2, [r3, #52]	@ 0x34
			dev->ClcPrms.TEMP = dev->ClcPrms.TEMP - dev->ClcPrms.TEMP2;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	ed93 7a08 	vldr	s14, [r3, #32]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8002220:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	edc3 7a08 	vstr	s15, [r3, #32]
			dev->ClcPrms.OFF  = dev->ClcPrms.OFF - dev->ClcPrms.OFF2;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8002236:	ee77 7a67 	vsub.f32	s15, s14, s15
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
			dev->ClcPrms.SENS = dev->ClcPrms.SENS - dev->ClcPrms.SENS2;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 800224c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
}
 8002256:	bf00      	nop
 8002258:	3708      	adds	r7, #8
 800225a:	46bd      	mov	sp, r7
 800225c:	bdb0      	pop	{r4, r5, r7, pc}
 800225e:	bf00      	nop
 8002260:	44fa0000 	.word	0x44fa0000
 8002264:	4f000000 	.word	0x4f000000
 8002268:	c4bb8000 	.word	0xc4bb8000
 800226c:	44bb8000 	.word	0x44bb8000

08002270 <MS5611_Calc_Altitude>:


float MS5611_Calc_Altitude(MS5611_HandleTypeDef *dev){
 8002270:	b5b0      	push	{r4, r5, r7, lr}
 8002272:	b082      	sub	sp, #8
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]

	return  ((SeaLevelTemp  / GradientTemp)
			* (1 - pow(((dev->ClcPrms.P/2) / SeaLevelPress),((GasCoefficient * GradientTemp)/GravityAccel)))
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 800227e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002282:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002286:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8002310 <MS5611_Calc_Altitude+0xa0>
 800228a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800228e:	ee16 0a90 	vmov	r0, s13
 8002292:	f7fe f961 	bl	8000558 <__aeabi_f2d>
 8002296:	4602      	mov	r2, r0
 8002298:	460b      	mov	r3, r1
 800229a:	ed9f 1b19 	vldr	d1, [pc, #100]	@ 8002300 <MS5611_Calc_Altitude+0x90>
 800229e:	ec43 2b10 	vmov	d0, r2, r3
 80022a2:	f00f fef1 	bl	8012088 <pow>
 80022a6:	ec53 2b10 	vmov	r2, r3, d0
 80022aa:	f04f 0000 	mov.w	r0, #0
 80022ae:	4919      	ldr	r1, [pc, #100]	@ (8002314 <MS5611_Calc_Altitude+0xa4>)
 80022b0:	f7fd fff2 	bl	8000298 <__aeabi_dsub>
 80022b4:	4602      	mov	r2, r0
 80022b6:	460b      	mov	r3, r1
 80022b8:	4610      	mov	r0, r2
 80022ba:	4619      	mov	r1, r3
 80022bc:	a312      	add	r3, pc, #72	@ (adr r3, 8002308 <MS5611_Calc_Altitude+0x98>)
 80022be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022c2:	f7fe f9a1 	bl	8000608 <__aeabi_dmul>
 80022c6:	4602      	mov	r2, r0
 80022c8:	460b      	mov	r3, r1
 80022ca:	4614      	mov	r4, r2
 80022cc:	461d      	mov	r5, r3
			- dev->FixedAltitude) ;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022d2:	4618      	mov	r0, r3
 80022d4:	f7fe f940 	bl	8000558 <__aeabi_f2d>
 80022d8:	4602      	mov	r2, r0
 80022da:	460b      	mov	r3, r1
 80022dc:	4620      	mov	r0, r4
 80022de:	4629      	mov	r1, r5
 80022e0:	f7fd ffda 	bl	8000298 <__aeabi_dsub>
 80022e4:	4602      	mov	r2, r0
 80022e6:	460b      	mov	r3, r1
 80022e8:	4610      	mov	r0, r2
 80022ea:	4619      	mov	r1, r3
 80022ec:	f7fe fc84 	bl	8000bf8 <__aeabi_d2f>
 80022f0:	4603      	mov	r3, r0
 80022f2:	ee07 3a90 	vmov	s15, r3

}
 80022f6:	eeb0 0a67 	vmov.f32	s0, s15
 80022fa:	3708      	adds	r7, #8
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bdb0      	pop	{r4, r5, r7, pc}
 8002300:	fd017917 	.word	0xfd017917
 8002304:	3fc85ace 	.word	0x3fc85ace
 8002308:	9d89d89d 	.word	0x9d89d89d
 800230c:	40e5a558 	.word	0x40e5a558
 8002310:	47c5e680 	.word	0x47c5e680
 8002314:	3ff00000 	.word	0x3ff00000

08002318 <MS5611_Read_ActVal>:


void MS5611_Read_ActVal(MS5611_HandleTypeDef *dev){
 8002318:	b580      	push	{r7, lr}
 800231a:	b082      	sub	sp, #8
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]

	/*! Read raw pressure and temperature MSB | LSB | XLSB values from the sensor*/
	MS5611_ReadRaw_Press_Temp(dev);
 8002320:	6878      	ldr	r0, [r7, #4]
 8002322:	f7ff fd05 	bl	8001d30 <MS5611_ReadRaw_Press_Temp>

	/*! Calculate 1st order temperature and pressure  according to MS5611 1st order algorithm */
	MS5611_FirstCalculateDatas(dev);
 8002326:	6878      	ldr	r0, [r7, #4]
 8002328:	f7ff fd80 	bl	8001e2c <MS5611_FirstCalculateDatas>

	/*! If it's needed, Calculate 2st order temperature and pressure  according to MS5611 2st order algorithm */
	MS5611_SecondCalculateDatas(dev);
 800232c:	6878      	ldr	r0, [r7, #4]
 800232e:	f7ff fe73 	bl	8002018 <MS5611_SecondCalculateDatas>

	/*! Vertical Altitude is calculated by using pressure and some coefficients */
	MS5611_Altitude = MS5611_Calc_Altitude(dev);
 8002332:	6878      	ldr	r0, [r7, #4]
 8002334:	f7ff ff9c 	bl	8002270 <MS5611_Calc_Altitude>
 8002338:	eef0 7a40 	vmov.f32	s15, s0
 800233c:	4b24      	ldr	r3, [pc, #144]	@ (80023d0 <MS5611_Read_ActVal+0xb8>)
 800233e:	edc3 7a00 	vstr	s15, [r3]

	/*! Vertical Speed is calculated by using differential of locations */
	MS5611_Calc_VertSpd(dev, MS5611_Altitude, &MS5611_VertSpeed);
 8002342:	4b23      	ldr	r3, [pc, #140]	@ (80023d0 <MS5611_Read_ActVal+0xb8>)
 8002344:	edd3 7a00 	vldr	s15, [r3]
 8002348:	4922      	ldr	r1, [pc, #136]	@ (80023d4 <MS5611_Read_ActVal+0xbc>)
 800234a:	eeb0 0a67 	vmov.f32	s0, s15
 800234e:	6878      	ldr	r0, [r7, #4]
 8002350:	f000 f87a 	bl	8002448 <MS5611_Calc_VertSpd>

	/*! Vertical acceleration is calculated by using differential of speed */
	MS5611_Calc_VertAcc(dev, MS5611_VertSpeed, &MS5611_VertAcc);
 8002354:	4b1f      	ldr	r3, [pc, #124]	@ (80023d4 <MS5611_Read_ActVal+0xbc>)
 8002356:	edd3 7a00 	vldr	s15, [r3]
 800235a:	491f      	ldr	r1, [pc, #124]	@ (80023d8 <MS5611_Read_ActVal+0xc0>)
 800235c:	eeb0 0a67 	vmov.f32	s0, s15
 8002360:	6878      	ldr	r0, [r7, #4]
 8002362:	f000 f890 	bl	8002486 <MS5611_Calc_VertAcc>

	/*! It's applied force on to the object that is given mass from the user */
	MS5611_Calc_gForce(dev, &MS5611_gForce, SatCar_Mass, MS5611_VertAcc);
 8002366:	4b1d      	ldr	r3, [pc, #116]	@ (80023dc <MS5611_Read_ActVal+0xc4>)
 8002368:	edd3 7a00 	vldr	s15, [r3]
 800236c:	4b1a      	ldr	r3, [pc, #104]	@ (80023d8 <MS5611_Read_ActVal+0xc0>)
 800236e:	ed93 7a00 	vldr	s14, [r3]
 8002372:	eef0 0a47 	vmov.f32	s1, s14
 8002376:	eeb0 0a67 	vmov.f32	s0, s15
 800237a:	4919      	ldr	r1, [pc, #100]	@ (80023e0 <MS5611_Read_ActVal+0xc8>)
 800237c:	6878      	ldr	r0, [r7, #4]
 800237e:	f000 f8a3 	bl	80024c8 <MS5611_Calc_gForce>

	/*! Pressure unit is mBar and Temperature unit is celcius degress*/
	MS5611_Press = dev->ClcPrms.P/2 ;			//@e.g :
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8002388:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800238c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002390:	4b14      	ldr	r3, [pc, #80]	@ (80023e4 <MS5611_Read_ActVal+0xcc>)
 8002392:	edc3 7a00 	vstr	s15, [r3]
	MS5611_Temp  = dev->ClcPrms.TEMP * 0.01; 		//@e.g : 25.57 CelciusDegress
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6a1b      	ldr	r3, [r3, #32]
 800239a:	4618      	mov	r0, r3
 800239c:	f7fe f8dc 	bl	8000558 <__aeabi_f2d>
 80023a0:	a309      	add	r3, pc, #36	@ (adr r3, 80023c8 <MS5611_Read_ActVal+0xb0>)
 80023a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023a6:	f7fe f92f 	bl	8000608 <__aeabi_dmul>
 80023aa:	4602      	mov	r2, r0
 80023ac:	460b      	mov	r3, r1
 80023ae:	4610      	mov	r0, r2
 80023b0:	4619      	mov	r1, r3
 80023b2:	f7fe fc21 	bl	8000bf8 <__aeabi_d2f>
 80023b6:	4603      	mov	r3, r0
 80023b8:	4a0b      	ldr	r2, [pc, #44]	@ (80023e8 <MS5611_Read_ActVal+0xd0>)
 80023ba:	6013      	str	r3, [r2, #0]

}
 80023bc:	bf00      	nop
 80023be:	3708      	adds	r7, #8
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	f3af 8000 	nop.w
 80023c8:	47ae147b 	.word	0x47ae147b
 80023cc:	3f847ae1 	.word	0x3f847ae1
 80023d0:	20002900 	.word	0x20002900
 80023d4:	20002904 	.word	0x20002904
 80023d8:	20002908 	.word	0x20002908
 80023dc:	20002910 	.word	0x20002910
 80023e0:	2000290c 	.word	0x2000290c
 80023e4:	200028f8 	.word	0x200028f8
 80023e8:	200028fc 	.word	0x200028fc

080023ec <MS5611_ResetRef_DeltaVal>:

void MS5611_ResetRef_DeltaVal(MS5611_HandleTypeDef *dev){
 80023ec:	b480      	push	{r7}
 80023ee:	b083      	sub	sp, #12
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]

	//At the beginning, reset the altitude values for the first and second conditions.
	dev->DeltaData.alt0 = 0.0;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	f04f 0200 	mov.w	r2, #0
 80023fa:	63da      	str	r2, [r3, #60]	@ 0x3c
	dev->DeltaData.alt1 = 0.0;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	f04f 0200 	mov.w	r2, #0
 8002402:	641a      	str	r2, [r3, #64]	@ 0x40
	dev->DeltaData.holdAlt = 0.0;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	f04f 0200 	mov.w	r2, #0
 800240a:	645a      	str	r2, [r3, #68]	@ 0x44

	//At the beginning, reset the speed values for the first and second conditions.
	dev->DeltaData.spd0 = 0.0;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	f04f 0200 	mov.w	r2, #0
 8002412:	655a      	str	r2, [r3, #84]	@ 0x54
	dev->DeltaData.spd1 = 0.0;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	f04f 0200 	mov.w	r2, #0
 800241a:	659a      	str	r2, [r3, #88]	@ 0x58
	dev->DeltaData.holdSpd = 0.0;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	f04f 0200 	mov.w	r2, #0
 8002422:	65da      	str	r2, [r3, #92]	@ 0x5c

	//At the beginning, reset the acceleration values for the first and second conditions.
	dev->DeltaData.acc0 = 0.0;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	f04f 0200 	mov.w	r2, #0
 800242a:	649a      	str	r2, [r3, #72]	@ 0x48
	dev->DeltaData.acc1 = 0.0;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	f04f 0200 	mov.w	r2, #0
 8002432:	64da      	str	r2, [r3, #76]	@ 0x4c
	dev->DeltaData.holdAcc = 0.0;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	f04f 0200 	mov.w	r2, #0
 800243a:	651a      	str	r2, [r3, #80]	@ 0x50

}
 800243c:	bf00      	nop
 800243e:	370c      	adds	r7, #12
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr

08002448 <MS5611_Calc_VertSpd>:


/*!Vertical Speed is calculated by using differential of locations "V = (X1 - X0) /1 second" */
void MS5611_Calc_VertSpd(MS5611_HandleTypeDef *dev, float MS5611_Altitude, float *MS5611_VertSpeed){
 8002448:	b480      	push	{r7}
 800244a:	b085      	sub	sp, #20
 800244c:	af00      	add	r7, sp, #0
 800244e:	60f8      	str	r0, [r7, #12]
 8002450:	ed87 0a02 	vstr	s0, [r7, #8]
 8002454:	6079      	str	r1, [r7, #4]

	dev->DeltaData.alt1 = (MS5611_Altitude);
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	68ba      	ldr	r2, [r7, #8]
 800245a:	641a      	str	r2, [r3, #64]	@ 0x40
	(*MS5611_VertSpeed) = (dev->DeltaData.alt1 - dev->DeltaData.alt0);
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8002468:	ee77 7a67 	vsub.f32	s15, s14, s15
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	edc3 7a00 	vstr	s15, [r3]
	dev->DeltaData.alt0 = dev->DeltaData.alt1;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	63da      	str	r2, [r3, #60]	@ 0x3c

}
 800247a:	bf00      	nop
 800247c:	3714      	adds	r7, #20
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr

08002486 <MS5611_Calc_VertAcc>:

/*! Vertical acceleration is calculated by using differential of speed "a = (V1 - V0) / 1 second"  */
void MS5611_Calc_VertAcc(MS5611_HandleTypeDef *dev, float MS5611_VertSpeed,float *MS5611_VertAcc){
 8002486:	b480      	push	{r7}
 8002488:	b085      	sub	sp, #20
 800248a:	af00      	add	r7, sp, #0
 800248c:	60f8      	str	r0, [r7, #12]
 800248e:	ed87 0a02 	vstr	s0, [r7, #8]
 8002492:	6079      	str	r1, [r7, #4]

	dev->DeltaData.spd1 = (MS5611_VertSpeed);
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	68ba      	ldr	r2, [r7, #8]
 8002498:	659a      	str	r2, [r3, #88]	@ 0x58
	(*MS5611_VertAcc)	= (dev->DeltaData.spd1 - dev->DeltaData.spd0);
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	ed93 7a16 	vldr	s14, [r3, #88]	@ 0x58
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 80024a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	edc3 7a00 	vstr	s15, [r3]
	dev->DeltaData.spd0 = dev->DeltaData.spd1;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	655a      	str	r2, [r3, #84]	@ 0x54

}
 80024b8:	bf00      	nop
 80024ba:	3714      	adds	r7, #20
 80024bc:	46bd      	mov	sp, r7
 80024be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c2:	4770      	bx	lr
 80024c4:	0000      	movs	r0, r0
	...

080024c8 <MS5611_Calc_gForce>:

/*! It's applied force on to the object that is given mass from the user. =" gForce = ObjectMass * (VerticalAcceleration / 9.80) " */
void MS5611_Calc_gForce(MS5611_HandleTypeDef *dev, float *MS5611_gForce, float SatCar_Mass, float MS5611_VertAcc){
 80024c8:	b5b0      	push	{r4, r5, r7, lr}
 80024ca:	b084      	sub	sp, #16
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	60f8      	str	r0, [r7, #12]
 80024d0:	60b9      	str	r1, [r7, #8]
 80024d2:	ed87 0a01 	vstr	s0, [r7, #4]
 80024d6:	edc7 0a00 	vstr	s1, [r7]

	(*MS5611_gForce) = (((MS5611_VertAcc)/GravityAccel)*(SatCar_Mass));
 80024da:	6838      	ldr	r0, [r7, #0]
 80024dc:	f7fe f83c 	bl	8000558 <__aeabi_f2d>
 80024e0:	a30f      	add	r3, pc, #60	@ (adr r3, 8002520 <MS5611_Calc_gForce+0x58>)
 80024e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024e6:	f7fe f9b9 	bl	800085c <__aeabi_ddiv>
 80024ea:	4602      	mov	r2, r0
 80024ec:	460b      	mov	r3, r1
 80024ee:	4614      	mov	r4, r2
 80024f0:	461d      	mov	r5, r3
 80024f2:	6878      	ldr	r0, [r7, #4]
 80024f4:	f7fe f830 	bl	8000558 <__aeabi_f2d>
 80024f8:	4602      	mov	r2, r0
 80024fa:	460b      	mov	r3, r1
 80024fc:	4620      	mov	r0, r4
 80024fe:	4629      	mov	r1, r5
 8002500:	f7fe f882 	bl	8000608 <__aeabi_dmul>
 8002504:	4602      	mov	r2, r0
 8002506:	460b      	mov	r3, r1
 8002508:	4610      	mov	r0, r2
 800250a:	4619      	mov	r1, r3
 800250c:	f7fe fb74 	bl	8000bf8 <__aeabi_d2f>
 8002510:	4602      	mov	r2, r0
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	601a      	str	r2, [r3, #0]

}
 8002516:	bf00      	nop
 8002518:	3710      	adds	r7, #16
 800251a:	46bd      	mov	sp, r7
 800251c:	bdb0      	pop	{r4, r5, r7, pc}
 800251e:	bf00      	nop
 8002520:	3f141206 	.word	0x3f141206
 8002524:	40239cc6 	.word	0x40239cc6

08002528 <SubSys_WirelessCom_Config_WORK_MODE>:
	}

}


void SubSys_WirelessCom_Config_WORK_MODE(SubSys_WirelesscomConfig_HandleTypeDef    *dev){
 8002528:	b580      	push	{r7, lr}
 800252a:	b082      	sub	sp, #8
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]

	switch(dev->Mode_SW){
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	7ddb      	ldrb	r3, [r3, #23]
 8002534:	2b03      	cmp	r3, #3
 8002536:	d84f      	bhi.n	80025d8 <SubSys_WirelessCom_Config_WORK_MODE+0xb0>
 8002538:	a201      	add	r2, pc, #4	@ (adr r2, 8002540 <SubSys_WirelessCom_Config_WORK_MODE+0x18>)
 800253a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800253e:	bf00      	nop
 8002540:	08002551 	.word	0x08002551
 8002544:	08002573 	.word	0x08002573
 8002548:	08002595 	.word	0x08002595
 800254c:	080025b7 	.word	0x080025b7

		case NormalMode :	/*! UART and wireless channel are open, transparent transmission is on*/
			HAL_GPIO_WritePin(dev->interface.GPIOx, dev->LORA_PIN_M1, GPIO_PIN_RESET);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6858      	ldr	r0, [r3, #4]
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	8b5b      	ldrh	r3, [r3, #26]
 8002558:	2200      	movs	r2, #0
 800255a:	4619      	mov	r1, r3
 800255c:	f002 fb78 	bl	8004c50 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(dev->interface.GPIOx, dev->LORA_PIN_M0, GPIO_PIN_RESET);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6858      	ldr	r0, [r3, #4]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	8b1b      	ldrh	r3, [r3, #24]
 8002568:	2200      	movs	r2, #0
 800256a:	4619      	mov	r1, r3
 800256c:	f002 fb70 	bl	8004c50 <HAL_GPIO_WritePin>
		break;
 8002570:	e032      	b.n	80025d8 <SubSys_WirelessCom_Config_WORK_MODE+0xb0>

		case WORsending :	/*! WOR Transmitter (it sends packet in every period)*/
			HAL_GPIO_WritePin(dev->interface.GPIOx, dev->LORA_PIN_M1, GPIO_PIN_RESET);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6858      	ldr	r0, [r3, #4]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	8b5b      	ldrh	r3, [r3, #26]
 800257a:	2200      	movs	r2, #0
 800257c:	4619      	mov	r1, r3
 800257e:	f002 fb67 	bl	8004c50 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(dev->interface.GPIOx, dev->LORA_PIN_M0, GPIO_PIN_SET);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6858      	ldr	r0, [r3, #4]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	8b1b      	ldrh	r3, [r3, #24]
 800258a:	2201      	movs	r2, #1
 800258c:	4619      	mov	r1, r3
 800258e:	f002 fb5f 	bl	8004c50 <HAL_GPIO_WritePin>
		break;
 8002592:	e021      	b.n	80025d8 <SubSys_WirelessCom_Config_WORK_MODE+0xb0>

		case WORreceiving :	/*! WOR Receiver (it sends packet in every period)*/
			HAL_GPIO_WritePin(dev->interface.GPIOx, dev->LORA_PIN_M1, GPIO_PIN_SET);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6858      	ldr	r0, [r3, #4]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	8b5b      	ldrh	r3, [r3, #26]
 800259c:	2201      	movs	r2, #1
 800259e:	4619      	mov	r1, r3
 80025a0:	f002 fb56 	bl	8004c50 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(dev->interface.GPIOx, dev->LORA_PIN_M0, GPIO_PIN_RESET);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6858      	ldr	r0, [r3, #4]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	8b1b      	ldrh	r3, [r3, #24]
 80025ac:	2200      	movs	r2, #0
 80025ae:	4619      	mov	r1, r3
 80025b0:	f002 fb4e 	bl	8004c50 <HAL_GPIO_WritePin>
		break;
 80025b4:	e010      	b.n	80025d8 <SubSys_WirelessCom_Config_WORK_MODE+0xb0>

		case DeepSleep :	/*! Module goes to sleep so provides you to configure settings*/
			HAL_GPIO_WritePin(dev->interface.GPIOx, dev->LORA_PIN_M1, GPIO_PIN_SET);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6858      	ldr	r0, [r3, #4]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	8b5b      	ldrh	r3, [r3, #26]
 80025be:	2201      	movs	r2, #1
 80025c0:	4619      	mov	r1, r3
 80025c2:	f002 fb45 	bl	8004c50 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(dev->interface.GPIOx, dev->LORA_PIN_M0, GPIO_PIN_SET);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6858      	ldr	r0, [r3, #4]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	8b1b      	ldrh	r3, [r3, #24]
 80025ce:	2201      	movs	r2, #1
 80025d0:	4619      	mov	r1, r3
 80025d2:	f002 fb3d 	bl	8004c50 <HAL_GPIO_WritePin>
		break;
 80025d6:	bf00      	nop

	}

}
 80025d8:	bf00      	nop
 80025da:	3708      	adds	r7, #8
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}

080025e0 <SubSys_WirelessCom_Telemetry_Transfer_From_To>:
  * 																 	  @arg 1 : Sat_Payload
  * 																  	  @arg 2 : Ground_Sation
  * @param SubSys_WirelessCom_APP_HandleTypeDef *dev_WirelessComApp , created object for wireless communication
  * @retval NONE
  */
void SubSys_WirelessCom_Telemetry_Transfer_From_To(MissionUnit From_X, MissionUnit To_Y, SubSys_WirelessCom_APP_HandleTypeDef *dev_WirelessComApp){
 80025e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80025e4:	b09b      	sub	sp, #108	@ 0x6c
 80025e6:	af0e      	add	r7, sp, #56	@ 0x38
 80025e8:	4603      	mov	r3, r0
 80025ea:	623a      	str	r2, [r7, #32]
 80025ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80025f0:	460b      	mov	r3, r1
 80025f2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	/*! Use it when working on Sat_Carrier flight software*/
	if(From_X == Sat_Carrier && To_Y == Sat_Payload){
 80025f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80025fa:	2b01      	cmp	r3, #1
 80025fc:	f040 808b 	bne.w	8002716 <SubSys_WirelessCom_Telemetry_Transfer_From_To+0x136>
 8002600:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002604:	2b02      	cmp	r3, #2
 8002606:	f040 8086 	bne.w	8002716 <SubSys_WirelessCom_Telemetry_Transfer_From_To+0x136>

		/*! Create message packet for Carrier for sending to the Payload*/
		SubSys_WirelessCom_Telemetry_Create_Packet_For(Sat_Carrier, dev_WirelessComApp);
 800260a:	6a39      	ldr	r1, [r7, #32]
 800260c:	2001      	movs	r0, #1
 800260e:	f000 f88b 	bl	8002728 <SubSys_WirelessCom_Telemetry_Create_Packet_For>

				/* 8 pairs of '<>' and y Byte data are x Byte as total budget*/
				Written_Bytes = sprintf(dev_WirelessComApp->Buffer.Temp,
 8002612:	6a3b      	ldr	r3, [r7, #32]
 8002614:	f103 06c8 	add.w	r6, r3, #200	@ 0xc8
																		"<%.2f><%.2f><%.1f><%.1f><%.2f><%.4f><%.4f><%.1f>\n",
																															dev_WirelessComApp->Variable.Carr_Pressure,
 8002618:	6a3b      	ldr	r3, [r7, #32]
 800261a:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
				Written_Bytes = sprintf(dev_WirelessComApp->Buffer.Temp,
 800261e:	4618      	mov	r0, r3
 8002620:	f7fd ff9a 	bl	8000558 <__aeabi_f2d>
 8002624:	e9c7 0106 	strd	r0, r1, [r7, #24]
																															dev_WirelessComApp->Variable.Carr_Temperature,
 8002628:	6a3b      	ldr	r3, [r7, #32]
 800262a:	f8d3 319c 	ldr.w	r3, [r3, #412]	@ 0x19c
				Written_Bytes = sprintf(dev_WirelessComApp->Buffer.Temp,
 800262e:	4618      	mov	r0, r3
 8002630:	f7fd ff92 	bl	8000558 <__aeabi_f2d>
 8002634:	4682      	mov	sl, r0
 8002636:	468b      	mov	fp, r1
																															dev_WirelessComApp->Variable.Carr_VertHeight,
 8002638:	6a3b      	ldr	r3, [r7, #32]
 800263a:	f8d3 3198 	ldr.w	r3, [r3, #408]	@ 0x198
				Written_Bytes = sprintf(dev_WirelessComApp->Buffer.Temp,
 800263e:	4618      	mov	r0, r3
 8002640:	f7fd ff8a 	bl	8000558 <__aeabi_f2d>
 8002644:	e9c7 0104 	strd	r0, r1, [r7, #16]
																															dev_WirelessComApp->Variable.Carr_VertSpeed,
 8002648:	6a3b      	ldr	r3, [r7, #32]
 800264a:	f8d3 3194 	ldr.w	r3, [r3, #404]	@ 0x194
				Written_Bytes = sprintf(dev_WirelessComApp->Buffer.Temp,
 800264e:	4618      	mov	r0, r3
 8002650:	f7fd ff82 	bl	8000558 <__aeabi_f2d>
 8002654:	e9c7 0102 	strd	r0, r1, [r7, #8]
																															dev_WirelessComApp->Variable.Carr_BatteryVoltage,
 8002658:	6a3b      	ldr	r3, [r7, #32]
 800265a:	f8d3 31a0 	ldr.w	r3, [r3, #416]	@ 0x1a0
				Written_Bytes = sprintf(dev_WirelessComApp->Buffer.Temp,
 800265e:	4618      	mov	r0, r3
 8002660:	f7fd ff7a 	bl	8000558 <__aeabi_f2d>
 8002664:	e9c7 0100 	strd	r0, r1, [r7]
																															dev_WirelessComApp->Variable.Carr_GPS_Latitude,
 8002668:	6a3b      	ldr	r3, [r7, #32]
 800266a:	f8d3 31a4 	ldr.w	r3, [r3, #420]	@ 0x1a4
				Written_Bytes = sprintf(dev_WirelessComApp->Buffer.Temp,
 800266e:	4618      	mov	r0, r3
 8002670:	f7fd ff72 	bl	8000558 <__aeabi_f2d>
 8002674:	4680      	mov	r8, r0
 8002676:	4689      	mov	r9, r1
																															dev_WirelessComApp->Variable.Carr_GPS_Longitude,
 8002678:	6a3b      	ldr	r3, [r7, #32]
 800267a:	f8d3 31a8 	ldr.w	r3, [r3, #424]	@ 0x1a8
				Written_Bytes = sprintf(dev_WirelessComApp->Buffer.Temp,
 800267e:	4618      	mov	r0, r3
 8002680:	f7fd ff6a 	bl	8000558 <__aeabi_f2d>
 8002684:	4604      	mov	r4, r0
 8002686:	460d      	mov	r5, r1
																															dev_WirelessComApp->Variable.Carr_GPS_Altitude);
 8002688:	6a3b      	ldr	r3, [r7, #32]
 800268a:	f8d3 31ac 	ldr.w	r3, [r3, #428]	@ 0x1ac
				Written_Bytes = sprintf(dev_WirelessComApp->Buffer.Temp,
 800268e:	4618      	mov	r0, r3
 8002690:	f7fd ff62 	bl	8000558 <__aeabi_f2d>
 8002694:	4602      	mov	r2, r0
 8002696:	460b      	mov	r3, r1
 8002698:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800269c:	e9cd 450a 	strd	r4, r5, [sp, #40]	@ 0x28
 80026a0:	e9cd 8908 	strd	r8, r9, [sp, #32]
 80026a4:	ed97 7b00 	vldr	d7, [r7]
 80026a8:	ed8d 7b06 	vstr	d7, [sp, #24]
 80026ac:	ed97 7b02 	vldr	d7, [r7, #8]
 80026b0:	ed8d 7b04 	vstr	d7, [sp, #16]
 80026b4:	ed97 7b04 	vldr	d7, [r7, #16]
 80026b8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80026bc:	e9cd ab00 	strd	sl, fp, [sp]
 80026c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80026c4:	4916      	ldr	r1, [pc, #88]	@ (8002720 <SubSys_WirelessCom_Telemetry_Transfer_From_To+0x140>)
 80026c6:	4630      	mov	r0, r6
 80026c8:	f00b fc7a 	bl	800dfc0 <siprintf>
 80026cc:	4603      	mov	r3, r0
 80026ce:	b29a      	uxth	r2, r3
 80026d0:	4b14      	ldr	r3, [pc, #80]	@ (8002724 <SubSys_WirelessCom_Telemetry_Transfer_From_To+0x144>)
 80026d2:	801a      	strh	r2, [r3, #0]

				for(int i = 0 ; i < Written_Bytes ; i++){
 80026d4:	2300      	movs	r3, #0
 80026d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80026d8:	e00b      	b.n	80026f2 <SubSys_WirelessCom_Telemetry_Transfer_From_To+0x112>

					dev_WirelessComApp->Buffer.Tx[i+3] = dev_WirelessComApp->Buffer.Temp[i];
 80026da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026dc:	3303      	adds	r3, #3
 80026de:	6a39      	ldr	r1, [r7, #32]
 80026e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80026e2:	440a      	add	r2, r1
 80026e4:	32c8      	adds	r2, #200	@ 0xc8
 80026e6:	7811      	ldrb	r1, [r2, #0]
 80026e8:	6a3a      	ldr	r2, [r7, #32]
 80026ea:	54d1      	strb	r1, [r2, r3]
				for(int i = 0 ; i < Written_Bytes ; i++){
 80026ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026ee:	3301      	adds	r3, #1
 80026f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80026f2:	4b0c      	ldr	r3, [pc, #48]	@ (8002724 <SubSys_WirelessCom_Telemetry_Transfer_From_To+0x144>)
 80026f4:	881b      	ldrh	r3, [r3, #0]
 80026f6:	461a      	mov	r2, r3
 80026f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026fa:	4293      	cmp	r3, r2
 80026fc:	dbed      	blt.n	80026da <SubSys_WirelessCom_Telemetry_Transfer_From_To+0xfa>
				}




				HAL_UART_Transmit(dev_WirelessComApp->huartX, dev_WirelessComApp->Buffer.Tx , (Written_Bytes+3), 1000);
 80026fe:	6a3b      	ldr	r3, [r7, #32]
 8002700:	f8d3 01b4 	ldr.w	r0, [r3, #436]	@ 0x1b4
 8002704:	6a39      	ldr	r1, [r7, #32]
 8002706:	4b07      	ldr	r3, [pc, #28]	@ (8002724 <SubSys_WirelessCom_Telemetry_Transfer_From_To+0x144>)
 8002708:	881b      	ldrh	r3, [r3, #0]
 800270a:	3303      	adds	r3, #3
 800270c:	b29a      	uxth	r2, r3
 800270e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002712:	f006 f9bf 	bl	8008a94 <HAL_UART_Transmit>
	}

}
 8002716:	bf00      	nop
 8002718:	3734      	adds	r7, #52	@ 0x34
 800271a:	46bd      	mov	sp, r7
 800271c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002720:	08013110 	.word	0x08013110
 8002724:	2000256e 	.word	0x2000256e

08002728 <SubSys_WirelessCom_Telemetry_Create_Packet_For>:
 * 																	   @arg 1 : Sat_Payload
 * 																	   @arg 2 : Ground_Sation
 * @param  : SubSys_WirelessCom_APP_HandleTypeDef *dev_WirelessComApp , created object for wireless communication
 * @retval NONE
 */
void SubSys_WirelessCom_Telemetry_Create_Packet_For(MissionUnit x,SubSys_WirelessCom_APP_HandleTypeDef *dev_WirelessComApp){
 8002728:	b480      	push	{r7}
 800272a:	b083      	sub	sp, #12
 800272c:	af00      	add	r7, sp, #0
 800272e:	4603      	mov	r3, r0
 8002730:	6039      	str	r1, [r7, #0]
 8002732:	71fb      	strb	r3, [r7, #7]

	switch(x){
 8002734:	79fb      	ldrb	r3, [r7, #7]
 8002736:	2b01      	cmp	r3, #1
 8002738:	d13e      	bne.n	80027b8 <SubSys_WirelessCom_Telemetry_Create_Packet_For+0x90>
		case Sat_Carrier :

			/*-------------TARGET DEVICE ADDRESS AND CHANNEL INFO----------------*/
			/*! Target device will be Satellite's Payload*/
			dev_WirelessComApp->Buffer.Tx[0] = dev_WirelessComApp->Target_ADDH;
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	f893 21c0 	ldrb.w	r2, [r3, #448]	@ 0x1c0
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	701a      	strb	r2, [r3, #0]
			dev_WirelessComApp->Buffer.Tx[1] = dev_WirelessComApp->Target_ADDL;
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	f893 21c1 	ldrb.w	r2, [r3, #449]	@ 0x1c1
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	705a      	strb	r2, [r3, #1]
			dev_WirelessComApp->Buffer.Tx[2] = dev_WirelessComApp->Target_Ch;
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	f893 21c2 	ldrb.w	r2, [r3, #450]	@ 0x1c2
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	709a      	strb	r2, [r3, #2]

			/*-------------YOUR DEVICE VARIABLE THAT YOU WLL SEND----------------*/ /*Note : Will be system variable opposite to variables*/
			/*From MS5611*/
			dev_WirelessComApp->Variable.Carr_Pressure    = MS5611_Press;
 8002758:	4b1a      	ldr	r3, [pc, #104]	@ (80027c4 <SubSys_WirelessCom_Telemetry_Create_Packet_For+0x9c>)
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	f8c3 2190 	str.w	r2, [r3, #400]	@ 0x190
			dev_WirelessComApp->Variable.Carr_Temperature = MS5611_Temp;
 8002762:	4b19      	ldr	r3, [pc, #100]	@ (80027c8 <SubSys_WirelessCom_Telemetry_Create_Packet_For+0xa0>)
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	f8c3 219c 	str.w	r2, [r3, #412]	@ 0x19c
			dev_WirelessComApp->Variable.Carr_VertHeight  = MS5611_Altitude;
 800276c:	4b17      	ldr	r3, [pc, #92]	@ (80027cc <SubSys_WirelessCom_Telemetry_Create_Packet_For+0xa4>)
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	f8c3 2198 	str.w	r2, [r3, #408]	@ 0x198
			dev_WirelessComApp->Variable.Carr_VertSpeed   = MS5611_VertSpeed;
 8002776:	4b16      	ldr	r3, [pc, #88]	@ (80027d0 <SubSys_WirelessCom_Telemetry_Create_Packet_For+0xa8>)
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	f8c3 2194 	str.w	r2, [r3, #404]	@ 0x194

			/*From ADC*/
			dev_WirelessComApp->Variable.Carr_BatteryVoltage = BatteryVoltage;
 8002780:	4b14      	ldr	r3, [pc, #80]	@ (80027d4 <SubSys_WirelessCom_Telemetry_Create_Packet_For+0xac>)
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	f8c3 21a0 	str.w	r2, [r3, #416]	@ 0x1a0

			/*From L-86GPS*/
			dev_WirelessComApp->Variable.Carr_GPS_Latitude  = GPS_Latitude;
 800278a:	4b13      	ldr	r3, [pc, #76]	@ (80027d8 <SubSys_WirelessCom_Telemetry_Create_Packet_For+0xb0>)
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	f8c3 21a4 	str.w	r2, [r3, #420]	@ 0x1a4
			dev_WirelessComApp->Variable.Carr_GPS_Longitude = GPS_Longitude;
 8002794:	4b11      	ldr	r3, [pc, #68]	@ (80027dc <SubSys_WirelessCom_Telemetry_Create_Packet_For+0xb4>)
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	f8c3 21a8 	str.w	r2, [r3, #424]	@ 0x1a8
			dev_WirelessComApp->Variable.Carr_GPS_Altitude  = GPS_Altitude;
 800279e:	4b10      	ldr	r3, [pc, #64]	@ (80027e0 <SubSys_WirelessCom_Telemetry_Create_Packet_For+0xb8>)
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	f8c3 21ac 	str.w	r2, [r3, #428]	@ 0x1ac

			/*! Each time a packet is generated, the count will increase by 1*/
			dev_WirelessComApp->Variable.NumOfPacket++;
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	f8d3 31b0 	ldr.w	r3, [r3, #432]	@ 0x1b0
 80027ae:	1c5a      	adds	r2, r3, #1
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	f8c3 21b0 	str.w	r2, [r3, #432]	@ 0x1b0

			break;
 80027b6:	bf00      	nop

		   }

}
 80027b8:	bf00      	nop
 80027ba:	370c      	adds	r7, #12
 80027bc:	46bd      	mov	sp, r7
 80027be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c2:	4770      	bx	lr
 80027c4:	200028f8 	.word	0x200028f8
 80027c8:	200028fc 	.word	0x200028fc
 80027cc:	20002900 	.word	0x20002900
 80027d0:	20002904 	.word	0x20002904
 80027d4:	2000288c 	.word	0x2000288c
 80027d8:	2000291c 	.word	0x2000291c
 80027dc:	20002918 	.word	0x20002918
 80027e0:	20002914 	.word	0x20002914

080027e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80027e4:	b598      	push	{r3, r4, r7, lr}
 80027e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80027e8:	f000 ff06 	bl	80035f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80027ec:	f000 f89a 	bl	8002924 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80027f0:	f000 fa7c 	bl	8002cec <MX_GPIO_Init>
  MX_DMA_Init();
 80027f4:	f000 fa4a 	bl	8002c8c <MX_DMA_Init>
  MX_ADC1_Init();
 80027f8:	f000 f8fc 	bl	80029f4 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 80027fc:	f000 f9f2 	bl	8002be4 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8002800:	f000 f94a 	bl	8002a98 <MX_I2C1_Init>
  MX_TIM3_Init();
 8002804:	f000 f996 	bl	8002b34 <MX_TIM3_Init>
  MX_SDIO_SD_Init();
 8002808:	f000 f974 	bl	8002af4 <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 800280c:	f007 febc 	bl	800a588 <MX_FATFS_Init>
  MX_USART2_UART_Init();
 8002810:	f000 fa12 	bl	8002c38 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */


/******>>> SENSOR BATTERY INIT BEGIN >>>******/
	#ifdef SAT_CARRIER_SUBSYS_DRIVERS_SENSOR_BATTERY_H
	NumSerialBat = 1;	/*! Number of serial connection battery */
 8002814:	4b35      	ldr	r3, [pc, #212]	@ (80028ec <main+0x108>)
 8002816:	2201      	movs	r2, #1
 8002818:	701a      	strb	r2, [r3, #0]
	MeasBattery_Init(NumSerialBat);
 800281a:	4b34      	ldr	r3, [pc, #208]	@ (80028ec <main+0x108>)
 800281c:	781b      	ldrb	r3, [r3, #0]
 800281e:	4618      	mov	r0, r3
 8002820:	f7fe fe42 	bl	80014a8 <MeasBattery_Init>
/******<<< SENSOR BATTERY INIT END <<<******/


/******>>> SENSOR TPGVH INITIALIZATION BEGIN >>>******/
	#ifdef SAT_CARRIER_SUBSYS_DRIVERS_SENSOR_TPGVH_H
	MS5611.I2C_ADDRESS = MS5611_I2C_ADDRESS_H;
 8002824:	4b32      	ldr	r3, [pc, #200]	@ (80028f0 <main+0x10c>)
 8002826:	22ee      	movs	r2, #238	@ 0xee
 8002828:	809a      	strh	r2, [r3, #4]
	MS5611.i2c = &hi2c1;
 800282a:	4b31      	ldr	r3, [pc, #196]	@ (80028f0 <main+0x10c>)
 800282c:	4a31      	ldr	r2, [pc, #196]	@ (80028f4 <main+0x110>)
 800282e:	601a      	str	r2, [r3, #0]
	MS5611.Ref_Alt_Sel = 'm';
 8002830:	4b2f      	ldr	r3, [pc, #188]	@ (80028f0 <main+0x10c>)
 8002832:	226d      	movs	r2, #109	@ 0x6d
 8002834:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
	MS5611_Init(&MS5611);
 8002838:	482d      	ldr	r0, [pc, #180]	@ (80028f0 <main+0x10c>)
 800283a:	f7ff f8cb 	bl	80019d4 <MS5611_Init>
	 * APB1 Timer Clock = 50MHz
	 * PSC = 183-1
	 * ARR = 100-1
	 * PSC and ARR's parameters for 2.73KHz passive buzzer module
	 */
	PassiveBuzz_Init(&htim3, TIM_CHANNEL_1);
 800283e:	2100      	movs	r1, #0
 8002840:	482d      	ldr	r0, [pc, #180]	@ (80028f8 <main+0x114>)
 8002842:	f7fe fc9b 	bl	800117c <PassiveBuzz_Init>
	#ifdef SAT_CARRIER_SUBSYS_DRIVERS_SDCARD_H
	/*! We create a buffer that contains the satellite's carrier variables, and we fill it with variables from SD_Data objects */
	extern char SdDatasBuf[LineSize];

	/*!(@warning)	Don't write "E:" , "e:",  "e\" */
	SD_Mount("E/", 0);
 8002846:	2100      	movs	r1, #0
 8002848:	482c      	ldr	r0, [pc, #176]	@ (80028fc <main+0x118>)
 800284a:	f7fe fd93 	bl	8001374 <SD_Mount>
	 * 				Finally put our variable buffer
	 *
	 * @Attention!   : If you use lowercase letters, this function will reverse the name to uppercase letters as given below
	 * 					(e.g)CAR_Raw ==> CAR_RAW
	 */
	SD_Create_Dir_File("SAT_CAR", "SAT_CAR/STM32.TXT", SdDatasBuf);
 800284e:	4a2c      	ldr	r2, [pc, #176]	@ (8002900 <main+0x11c>)
 8002850:	492c      	ldr	r1, [pc, #176]	@ (8002904 <main+0x120>)
 8002852:	482d      	ldr	r0, [pc, #180]	@ (8002908 <main+0x124>)
 8002854:	f7fe fdac 	bl	80013b0 <SD_Create_Dir_File>
/******<<< SD CARD INITIALIZATION END <<<******/


/******>>> SENSOR GPS INITIALIZATION BEGIN >>>******/
	#ifdef SAT_CARRIER_SUBSYS_DRIVERS_SENSOR_GPS_H
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8002858:	2201      	movs	r2, #1
 800285a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800285e:	482b      	ldr	r0, [pc, #172]	@ (800290c <main+0x128>)
 8002860:	f002 f9f6 	bl	8004c50 <HAL_GPIO_WritePin>
	GPS_Init();
 8002864:	f7fe fece 	bl	8001604 <GPS_Init>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8002868:	2200      	movs	r2, #0
 800286a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800286e:	4827      	ldr	r0, [pc, #156]	@ (800290c <main+0x128>)
 8002870:	f002 f9ee 	bl	8004c50 <HAL_GPIO_WritePin>
	 #endif

	 #ifdef SAT_CARRIER_SUBSYS_DRIVERS_WIRELESSCOMMUNICATION_TELEMETRY_H

	 /*! Will be filled for your dev that use now*/
	 dev_WirelessComApp.huartX = &huart1;
 8002874:	4b26      	ldr	r3, [pc, #152]	@ (8002910 <main+0x12c>)
 8002876:	4a27      	ldr	r2, [pc, #156]	@ (8002914 <main+0x130>)
 8002878:	f8c3 21b4 	str.w	r2, [r3, #436]	@ 0x1b4
	 dev_WirelessComConfig.Mode_SW = NormalMode; 		/*! UART and wireless channel are open, transparent transmission is on*/
 800287c:	4b26      	ldr	r3, [pc, #152]	@ (8002918 <main+0x134>)
 800287e:	2200      	movs	r2, #0
 8002880:	75da      	strb	r2, [r3, #23]
	 SubSys_WirelessCom_Config_WORK_MODE(&dev_WirelessComConfig);
 8002882:	4825      	ldr	r0, [pc, #148]	@ (8002918 <main+0x134>)
 8002884:	f7ff fe50 	bl	8002528 <SubSys_WirelessCom_Config_WORK_MODE>

	 /*! Will be filled for the PAYLOAD(Target) Device */
	 dev_WirelessComApp.Target_ADDH = 0x20;
 8002888:	4b21      	ldr	r3, [pc, #132]	@ (8002910 <main+0x12c>)
 800288a:	2220      	movs	r2, #32
 800288c:	f883 21c0 	strb.w	r2, [r3, #448]	@ 0x1c0
	 dev_WirelessComApp.Target_ADDL = 0x23;
 8002890:	4b1f      	ldr	r3, [pc, #124]	@ (8002910 <main+0x12c>)
 8002892:	2223      	movs	r2, #35	@ 0x23
 8002894:	f883 21c1 	strb.w	r2, [r3, #449]	@ 0x1c1
	 dev_WirelessComApp.Target_Ch   = 0x10;
 8002898:	4b1d      	ldr	r3, [pc, #116]	@ (8002910 <main+0x12c>)
 800289a:	2210      	movs	r2, #16
 800289c:	f883 21c2 	strb.w	r2, [r3, #450]	@ 0x1c2
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	   /*! At the beginning of each loop, the system retrieves the last recorded milliseconds */
	   SystemTick = HAL_GetTick();
 80028a0:	f000 ff10 	bl	80036c4 <HAL_GetTick>
 80028a4:	4603      	mov	r3, r0
 80028a6:	4a1d      	ldr	r2, [pc, #116]	@ (800291c <main+0x138>)
 80028a8:	6013      	str	r3, [r2, #0]

	   /*! It reads the battery voltage and stores it */
	   ReadBatteryVoltage(&hadc1);
 80028aa:	481d      	ldr	r0, [pc, #116]	@ (8002920 <main+0x13c>)
 80028ac:	f7fe fe4c 	bl	8001548 <ReadBatteryVoltage>
	   * (P) = Pressure
	   * (G) = G force
	   * (V) = Vertical Speed
	   * (H) = Vertical Height
	   **/
	   MS5611_Read_ActVal(&MS5611);
 80028b0:	480f      	ldr	r0, [pc, #60]	@ (80028f0 <main+0x10c>)
 80028b2:	f7ff fd31 	bl	8002318 <MS5611_Read_ActVal>

	   /*! The collected data is stored into variables that created for the SD card */
	   SD_FillVariables();
 80028b6:	f7fe fcaf 	bl	8001218 <SD_FillVariables>

	   /*! The recorded variables are written to the SD card */
	   SD_Write(SdDatasBuf,"SAT_CAR/STM32.TXT");
 80028ba:	4912      	ldr	r1, [pc, #72]	@ (8002904 <main+0x120>)
 80028bc:	4810      	ldr	r0, [pc, #64]	@ (8002900 <main+0x11c>)
 80028be:	f7fe fdc5 	bl	800144c <SD_Write>
//																							  GPS_Altitude);
//				  HAL_UART_Transmit(&huart1, TelemetryData, WrittenBytes, 1000);


	   /*! Transfer all necessary datas from Carrier to Payload of Satellite*/
	   SubSys_WirelessCom_Telemetry_Transfer_From_To(Sat_Carrier, Sat_Payload, &dev_WirelessComApp);
 80028c2:	4a13      	ldr	r2, [pc, #76]	@ (8002910 <main+0x12c>)
 80028c4:	2102      	movs	r1, #2
 80028c6:	2001      	movs	r0, #1
 80028c8:	f7ff fe8a 	bl	80025e0 <SubSys_WirelessCom_Telemetry_Transfer_From_To>


	   /*! The system time is retrieved again and the loop waits until the elapsed time reaches 1000 milliseconds*/
	   HAL_Delay(abs(1000 - (HAL_GetTick()-SystemTick)));
 80028cc:	4b13      	ldr	r3, [pc, #76]	@ (800291c <main+0x138>)
 80028ce:	681c      	ldr	r4, [r3, #0]
 80028d0:	f000 fef8 	bl	80036c4 <HAL_GetTick>
 80028d4:	4603      	mov	r3, r0
 80028d6:	1ae3      	subs	r3, r4, r3
 80028d8:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80028dc:	2b00      	cmp	r3, #0
 80028de:	bfb8      	it	lt
 80028e0:	425b      	neglt	r3, r3
 80028e2:	4618      	mov	r0, r3
 80028e4:	f000 fefa 	bl	80036dc <HAL_Delay>
	   SystemTick = HAL_GetTick();
 80028e8:	bf00      	nop
 80028ea:	e7d9      	b.n	80028a0 <main+0xbc>
 80028ec:	20002888 	.word	0x20002888
 80028f0:	20002890 	.word	0x20002890
 80028f4:	200025b8 	.word	0x200025b8
 80028f8:	20002750 	.word	0x20002750
 80028fc:	08013144 	.word	0x08013144
 8002900:	2000229c 	.word	0x2000229c
 8002904:	08013148 	.word	0x08013148
 8002908:	0801315c 	.word	0x0801315c
 800290c:	40020000 	.word	0x40020000
 8002910:	20002944 	.word	0x20002944
 8002914:	20002798 	.word	0x20002798
 8002918:	20002920 	.word	0x20002920
 800291c:	20002b08 	.word	0x20002b08
 8002920:	20002570 	.word	0x20002570

08002924 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b094      	sub	sp, #80	@ 0x50
 8002928:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800292a:	f107 0320 	add.w	r3, r7, #32
 800292e:	2230      	movs	r2, #48	@ 0x30
 8002930:	2100      	movs	r1, #0
 8002932:	4618      	mov	r0, r3
 8002934:	f00b fbd3 	bl	800e0de <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002938:	f107 030c 	add.w	r3, r7, #12
 800293c:	2200      	movs	r2, #0
 800293e:	601a      	str	r2, [r3, #0]
 8002940:	605a      	str	r2, [r3, #4]
 8002942:	609a      	str	r2, [r3, #8]
 8002944:	60da      	str	r2, [r3, #12]
 8002946:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002948:	2300      	movs	r3, #0
 800294a:	60bb      	str	r3, [r7, #8]
 800294c:	4b27      	ldr	r3, [pc, #156]	@ (80029ec <SystemClock_Config+0xc8>)
 800294e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002950:	4a26      	ldr	r2, [pc, #152]	@ (80029ec <SystemClock_Config+0xc8>)
 8002952:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002956:	6413      	str	r3, [r2, #64]	@ 0x40
 8002958:	4b24      	ldr	r3, [pc, #144]	@ (80029ec <SystemClock_Config+0xc8>)
 800295a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800295c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002960:	60bb      	str	r3, [r7, #8]
 8002962:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002964:	2300      	movs	r3, #0
 8002966:	607b      	str	r3, [r7, #4]
 8002968:	4b21      	ldr	r3, [pc, #132]	@ (80029f0 <SystemClock_Config+0xcc>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a20      	ldr	r2, [pc, #128]	@ (80029f0 <SystemClock_Config+0xcc>)
 800296e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002972:	6013      	str	r3, [r2, #0]
 8002974:	4b1e      	ldr	r3, [pc, #120]	@ (80029f0 <SystemClock_Config+0xcc>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800297c:	607b      	str	r3, [r7, #4]
 800297e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002980:	2302      	movs	r3, #2
 8002982:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002984:	2301      	movs	r3, #1
 8002986:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002988:	2310      	movs	r3, #16
 800298a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800298c:	2302      	movs	r3, #2
 800298e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002990:	2300      	movs	r3, #0
 8002992:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002994:	2308      	movs	r3, #8
 8002996:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8002998:	2332      	movs	r3, #50	@ 0x32
 800299a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800299c:	2302      	movs	r3, #2
 800299e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80029a0:	2304      	movs	r3, #4
 80029a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80029a4:	f107 0320 	add.w	r3, r7, #32
 80029a8:	4618      	mov	r0, r3
 80029aa:	f003 fc23 	bl	80061f4 <HAL_RCC_OscConfig>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d001      	beq.n	80029b8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80029b4:	f000 f9f6 	bl	8002da4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80029b8:	230f      	movs	r3, #15
 80029ba:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80029bc:	2302      	movs	r3, #2
 80029be:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80029c0:	2300      	movs	r3, #0
 80029c2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80029c4:	2300      	movs	r3, #0
 80029c6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80029c8:	2300      	movs	r3, #0
 80029ca:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80029cc:	f107 030c 	add.w	r3, r7, #12
 80029d0:	2101      	movs	r1, #1
 80029d2:	4618      	mov	r0, r3
 80029d4:	f003 fe86 	bl	80066e4 <HAL_RCC_ClockConfig>
 80029d8:	4603      	mov	r3, r0
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d001      	beq.n	80029e2 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80029de:	f000 f9e1 	bl	8002da4 <Error_Handler>
  }
}
 80029e2:	bf00      	nop
 80029e4:	3750      	adds	r7, #80	@ 0x50
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	40023800 	.word	0x40023800
 80029f0:	40007000 	.word	0x40007000

080029f4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b084      	sub	sp, #16
 80029f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80029fa:	463b      	mov	r3, r7
 80029fc:	2200      	movs	r2, #0
 80029fe:	601a      	str	r2, [r3, #0]
 8002a00:	605a      	str	r2, [r3, #4]
 8002a02:	609a      	str	r2, [r3, #8]
 8002a04:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002a06:	4b21      	ldr	r3, [pc, #132]	@ (8002a8c <MX_ADC1_Init+0x98>)
 8002a08:	4a21      	ldr	r2, [pc, #132]	@ (8002a90 <MX_ADC1_Init+0x9c>)
 8002a0a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002a0c:	4b1f      	ldr	r3, [pc, #124]	@ (8002a8c <MX_ADC1_Init+0x98>)
 8002a0e:	2200      	movs	r2, #0
 8002a10:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002a12:	4b1e      	ldr	r3, [pc, #120]	@ (8002a8c <MX_ADC1_Init+0x98>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002a18:	4b1c      	ldr	r3, [pc, #112]	@ (8002a8c <MX_ADC1_Init+0x98>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002a1e:	4b1b      	ldr	r3, [pc, #108]	@ (8002a8c <MX_ADC1_Init+0x98>)
 8002a20:	2201      	movs	r2, #1
 8002a22:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002a24:	4b19      	ldr	r3, [pc, #100]	@ (8002a8c <MX_ADC1_Init+0x98>)
 8002a26:	2200      	movs	r2, #0
 8002a28:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002a2c:	4b17      	ldr	r3, [pc, #92]	@ (8002a8c <MX_ADC1_Init+0x98>)
 8002a2e:	2200      	movs	r2, #0
 8002a30:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002a32:	4b16      	ldr	r3, [pc, #88]	@ (8002a8c <MX_ADC1_Init+0x98>)
 8002a34:	4a17      	ldr	r2, [pc, #92]	@ (8002a94 <MX_ADC1_Init+0xa0>)
 8002a36:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002a38:	4b14      	ldr	r3, [pc, #80]	@ (8002a8c <MX_ADC1_Init+0x98>)
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002a3e:	4b13      	ldr	r3, [pc, #76]	@ (8002a8c <MX_ADC1_Init+0x98>)
 8002a40:	2201      	movs	r2, #1
 8002a42:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002a44:	4b11      	ldr	r3, [pc, #68]	@ (8002a8c <MX_ADC1_Init+0x98>)
 8002a46:	2200      	movs	r2, #0
 8002a48:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002a4c:	4b0f      	ldr	r3, [pc, #60]	@ (8002a8c <MX_ADC1_Init+0x98>)
 8002a4e:	2201      	movs	r2, #1
 8002a50:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002a52:	480e      	ldr	r0, [pc, #56]	@ (8002a8c <MX_ADC1_Init+0x98>)
 8002a54:	f000 fe66 	bl	8003724 <HAL_ADC_Init>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d001      	beq.n	8002a62 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8002a5e:	f000 f9a1 	bl	8002da4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002a62:	2300      	movs	r3, #0
 8002a64:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002a66:	2301      	movs	r3, #1
 8002a68:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002a6e:	463b      	mov	r3, r7
 8002a70:	4619      	mov	r1, r3
 8002a72:	4806      	ldr	r0, [pc, #24]	@ (8002a8c <MX_ADC1_Init+0x98>)
 8002a74:	f001 f81a 	bl	8003aac <HAL_ADC_ConfigChannel>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d001      	beq.n	8002a82 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8002a7e:	f000 f991 	bl	8002da4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002a82:	bf00      	nop
 8002a84:	3710      	adds	r7, #16
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop
 8002a8c:	20002570 	.word	0x20002570
 8002a90:	40012000 	.word	0x40012000
 8002a94:	0f000001 	.word	0x0f000001

08002a98 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002a9c:	4b12      	ldr	r3, [pc, #72]	@ (8002ae8 <MX_I2C1_Init+0x50>)
 8002a9e:	4a13      	ldr	r2, [pc, #76]	@ (8002aec <MX_I2C1_Init+0x54>)
 8002aa0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002aa2:	4b11      	ldr	r3, [pc, #68]	@ (8002ae8 <MX_I2C1_Init+0x50>)
 8002aa4:	4a12      	ldr	r2, [pc, #72]	@ (8002af0 <MX_I2C1_Init+0x58>)
 8002aa6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002aa8:	4b0f      	ldr	r3, [pc, #60]	@ (8002ae8 <MX_I2C1_Init+0x50>)
 8002aaa:	2200      	movs	r2, #0
 8002aac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002aae:	4b0e      	ldr	r3, [pc, #56]	@ (8002ae8 <MX_I2C1_Init+0x50>)
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002ab4:	4b0c      	ldr	r3, [pc, #48]	@ (8002ae8 <MX_I2C1_Init+0x50>)
 8002ab6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002aba:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002abc:	4b0a      	ldr	r3, [pc, #40]	@ (8002ae8 <MX_I2C1_Init+0x50>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002ac2:	4b09      	ldr	r3, [pc, #36]	@ (8002ae8 <MX_I2C1_Init+0x50>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002ac8:	4b07      	ldr	r3, [pc, #28]	@ (8002ae8 <MX_I2C1_Init+0x50>)
 8002aca:	2200      	movs	r2, #0
 8002acc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002ace:	4b06      	ldr	r3, [pc, #24]	@ (8002ae8 <MX_I2C1_Init+0x50>)
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002ad4:	4804      	ldr	r0, [pc, #16]	@ (8002ae8 <MX_I2C1_Init+0x50>)
 8002ad6:	f002 f8d5 	bl	8004c84 <HAL_I2C_Init>
 8002ada:	4603      	mov	r3, r0
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d001      	beq.n	8002ae4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002ae0:	f000 f960 	bl	8002da4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002ae4:	bf00      	nop
 8002ae6:	bd80      	pop	{r7, pc}
 8002ae8:	200025b8 	.word	0x200025b8
 8002aec:	40005400 	.word	0x40005400
 8002af0:	000186a0 	.word	0x000186a0

08002af4 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8002af4:	b480      	push	{r7}
 8002af6:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8002af8:	4b0c      	ldr	r3, [pc, #48]	@ (8002b2c <MX_SDIO_SD_Init+0x38>)
 8002afa:	4a0d      	ldr	r2, [pc, #52]	@ (8002b30 <MX_SDIO_SD_Init+0x3c>)
 8002afc:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8002afe:	4b0b      	ldr	r3, [pc, #44]	@ (8002b2c <MX_SDIO_SD_Init+0x38>)
 8002b00:	2200      	movs	r2, #0
 8002b02:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8002b04:	4b09      	ldr	r3, [pc, #36]	@ (8002b2c <MX_SDIO_SD_Init+0x38>)
 8002b06:	2200      	movs	r2, #0
 8002b08:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8002b0a:	4b08      	ldr	r3, [pc, #32]	@ (8002b2c <MX_SDIO_SD_Init+0x38>)
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8002b10:	4b06      	ldr	r3, [pc, #24]	@ (8002b2c <MX_SDIO_SD_Init+0x38>)
 8002b12:	2200      	movs	r2, #0
 8002b14:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8002b16:	4b05      	ldr	r3, [pc, #20]	@ (8002b2c <MX_SDIO_SD_Init+0x38>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8002b1c:	4b03      	ldr	r3, [pc, #12]	@ (8002b2c <MX_SDIO_SD_Init+0x38>)
 8002b1e:	2200      	movs	r2, #0
 8002b20:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8002b22:	bf00      	nop
 8002b24:	46bd      	mov	sp, r7
 8002b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2a:	4770      	bx	lr
 8002b2c:	2000260c 	.word	0x2000260c
 8002b30:	40012c00 	.word	0x40012c00

08002b34 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b08a      	sub	sp, #40	@ 0x28
 8002b38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b3a:	f107 0320 	add.w	r3, r7, #32
 8002b3e:	2200      	movs	r2, #0
 8002b40:	601a      	str	r2, [r3, #0]
 8002b42:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002b44:	1d3b      	adds	r3, r7, #4
 8002b46:	2200      	movs	r2, #0
 8002b48:	601a      	str	r2, [r3, #0]
 8002b4a:	605a      	str	r2, [r3, #4]
 8002b4c:	609a      	str	r2, [r3, #8]
 8002b4e:	60da      	str	r2, [r3, #12]
 8002b50:	611a      	str	r2, [r3, #16]
 8002b52:	615a      	str	r2, [r3, #20]
 8002b54:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002b56:	4b21      	ldr	r3, [pc, #132]	@ (8002bdc <MX_TIM3_Init+0xa8>)
 8002b58:	4a21      	ldr	r2, [pc, #132]	@ (8002be0 <MX_TIM3_Init+0xac>)
 8002b5a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 183-1;
 8002b5c:	4b1f      	ldr	r3, [pc, #124]	@ (8002bdc <MX_TIM3_Init+0xa8>)
 8002b5e:	22b6      	movs	r2, #182	@ 0xb6
 8002b60:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b62:	4b1e      	ldr	r3, [pc, #120]	@ (8002bdc <MX_TIM3_Init+0xa8>)
 8002b64:	2200      	movs	r2, #0
 8002b66:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 8002b68:	4b1c      	ldr	r3, [pc, #112]	@ (8002bdc <MX_TIM3_Init+0xa8>)
 8002b6a:	2263      	movs	r2, #99	@ 0x63
 8002b6c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b6e:	4b1b      	ldr	r3, [pc, #108]	@ (8002bdc <MX_TIM3_Init+0xa8>)
 8002b70:	2200      	movs	r2, #0
 8002b72:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b74:	4b19      	ldr	r3, [pc, #100]	@ (8002bdc <MX_TIM3_Init+0xa8>)
 8002b76:	2200      	movs	r2, #0
 8002b78:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002b7a:	4818      	ldr	r0, [pc, #96]	@ (8002bdc <MX_TIM3_Init+0xa8>)
 8002b7c:	f005 facc 	bl	8008118 <HAL_TIM_PWM_Init>
 8002b80:	4603      	mov	r3, r0
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d001      	beq.n	8002b8a <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8002b86:	f000 f90d 	bl	8002da4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002b92:	f107 0320 	add.w	r3, r7, #32
 8002b96:	4619      	mov	r1, r3
 8002b98:	4810      	ldr	r0, [pc, #64]	@ (8002bdc <MX_TIM3_Init+0xa8>)
 8002b9a:	f005 febd 	bl	8008918 <HAL_TIMEx_MasterConfigSynchronization>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d001      	beq.n	8002ba8 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 8002ba4:	f000 f8fe 	bl	8002da4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002ba8:	2360      	movs	r3, #96	@ 0x60
 8002baa:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002bac:	2300      	movs	r3, #0
 8002bae:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002bb8:	1d3b      	adds	r3, r7, #4
 8002bba:	2200      	movs	r2, #0
 8002bbc:	4619      	mov	r1, r3
 8002bbe:	4807      	ldr	r0, [pc, #28]	@ (8002bdc <MX_TIM3_Init+0xa8>)
 8002bc0:	f005 fbaa 	bl	8008318 <HAL_TIM_PWM_ConfigChannel>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d001      	beq.n	8002bce <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8002bca:	f000 f8eb 	bl	8002da4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002bce:	4803      	ldr	r0, [pc, #12]	@ (8002bdc <MX_TIM3_Init+0xa8>)
 8002bd0:	f000 fab4 	bl	800313c <HAL_TIM_MspPostInit>

}
 8002bd4:	bf00      	nop
 8002bd6:	3728      	adds	r7, #40	@ 0x28
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}
 8002bdc:	20002750 	.word	0x20002750
 8002be0:	40000400 	.word	0x40000400

08002be4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002be8:	4b11      	ldr	r3, [pc, #68]	@ (8002c30 <MX_USART1_UART_Init+0x4c>)
 8002bea:	4a12      	ldr	r2, [pc, #72]	@ (8002c34 <MX_USART1_UART_Init+0x50>)
 8002bec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002bee:	4b10      	ldr	r3, [pc, #64]	@ (8002c30 <MX_USART1_UART_Init+0x4c>)
 8002bf0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002bf4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002bf6:	4b0e      	ldr	r3, [pc, #56]	@ (8002c30 <MX_USART1_UART_Init+0x4c>)
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002bfc:	4b0c      	ldr	r3, [pc, #48]	@ (8002c30 <MX_USART1_UART_Init+0x4c>)
 8002bfe:	2200      	movs	r2, #0
 8002c00:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002c02:	4b0b      	ldr	r3, [pc, #44]	@ (8002c30 <MX_USART1_UART_Init+0x4c>)
 8002c04:	2200      	movs	r2, #0
 8002c06:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002c08:	4b09      	ldr	r3, [pc, #36]	@ (8002c30 <MX_USART1_UART_Init+0x4c>)
 8002c0a:	220c      	movs	r2, #12
 8002c0c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c0e:	4b08      	ldr	r3, [pc, #32]	@ (8002c30 <MX_USART1_UART_Init+0x4c>)
 8002c10:	2200      	movs	r2, #0
 8002c12:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c14:	4b06      	ldr	r3, [pc, #24]	@ (8002c30 <MX_USART1_UART_Init+0x4c>)
 8002c16:	2200      	movs	r2, #0
 8002c18:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002c1a:	4805      	ldr	r0, [pc, #20]	@ (8002c30 <MX_USART1_UART_Init+0x4c>)
 8002c1c:	f005 feea 	bl	80089f4 <HAL_UART_Init>
 8002c20:	4603      	mov	r3, r0
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d001      	beq.n	8002c2a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002c26:	f000 f8bd 	bl	8002da4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002c2a:	bf00      	nop
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	20002798 	.word	0x20002798
 8002c34:	40011000 	.word	0x40011000

08002c38 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002c3c:	4b11      	ldr	r3, [pc, #68]	@ (8002c84 <MX_USART2_UART_Init+0x4c>)
 8002c3e:	4a12      	ldr	r2, [pc, #72]	@ (8002c88 <MX_USART2_UART_Init+0x50>)
 8002c40:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8002c42:	4b10      	ldr	r3, [pc, #64]	@ (8002c84 <MX_USART2_UART_Init+0x4c>)
 8002c44:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002c48:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002c4a:	4b0e      	ldr	r3, [pc, #56]	@ (8002c84 <MX_USART2_UART_Init+0x4c>)
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002c50:	4b0c      	ldr	r3, [pc, #48]	@ (8002c84 <MX_USART2_UART_Init+0x4c>)
 8002c52:	2200      	movs	r2, #0
 8002c54:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002c56:	4b0b      	ldr	r3, [pc, #44]	@ (8002c84 <MX_USART2_UART_Init+0x4c>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002c5c:	4b09      	ldr	r3, [pc, #36]	@ (8002c84 <MX_USART2_UART_Init+0x4c>)
 8002c5e:	220c      	movs	r2, #12
 8002c60:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c62:	4b08      	ldr	r3, [pc, #32]	@ (8002c84 <MX_USART2_UART_Init+0x4c>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c68:	4b06      	ldr	r3, [pc, #24]	@ (8002c84 <MX_USART2_UART_Init+0x4c>)
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002c6e:	4805      	ldr	r0, [pc, #20]	@ (8002c84 <MX_USART2_UART_Init+0x4c>)
 8002c70:	f005 fec0 	bl	80089f4 <HAL_UART_Init>
 8002c74:	4603      	mov	r3, r0
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d001      	beq.n	8002c7e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002c7a:	f000 f893 	bl	8002da4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002c7e:	bf00      	nop
 8002c80:	bd80      	pop	{r7, pc}
 8002c82:	bf00      	nop
 8002c84:	200027e0 	.word	0x200027e0
 8002c88:	40004400 	.word	0x40004400

08002c8c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b082      	sub	sp, #8
 8002c90:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002c92:	2300      	movs	r3, #0
 8002c94:	607b      	str	r3, [r7, #4]
 8002c96:	4b14      	ldr	r3, [pc, #80]	@ (8002ce8 <MX_DMA_Init+0x5c>)
 8002c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c9a:	4a13      	ldr	r2, [pc, #76]	@ (8002ce8 <MX_DMA_Init+0x5c>)
 8002c9c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002ca0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ca2:	4b11      	ldr	r3, [pc, #68]	@ (8002ce8 <MX_DMA_Init+0x5c>)
 8002ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ca6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002caa:	607b      	str	r3, [r7, #4]
 8002cac:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8002cae:	2200      	movs	r2, #0
 8002cb0:	2100      	movs	r1, #0
 8002cb2:	203b      	movs	r0, #59	@ 0x3b
 8002cb4:	f001 fa03 	bl	80040be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8002cb8:	203b      	movs	r0, #59	@ 0x3b
 8002cba:	f001 fa1c 	bl	80040f6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	2100      	movs	r1, #0
 8002cc2:	2045      	movs	r0, #69	@ 0x45
 8002cc4:	f001 f9fb 	bl	80040be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8002cc8:	2045      	movs	r0, #69	@ 0x45
 8002cca:	f001 fa14 	bl	80040f6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8002cce:	2200      	movs	r2, #0
 8002cd0:	2100      	movs	r1, #0
 8002cd2:	2046      	movs	r0, #70	@ 0x46
 8002cd4:	f001 f9f3 	bl	80040be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8002cd8:	2046      	movs	r0, #70	@ 0x46
 8002cda:	f001 fa0c 	bl	80040f6 <HAL_NVIC_EnableIRQ>

}
 8002cde:	bf00      	nop
 8002ce0:	3708      	adds	r7, #8
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	40023800 	.word	0x40023800

08002cec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b088      	sub	sp, #32
 8002cf0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cf2:	f107 030c 	add.w	r3, r7, #12
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	601a      	str	r2, [r3, #0]
 8002cfa:	605a      	str	r2, [r3, #4]
 8002cfc:	609a      	str	r2, [r3, #8]
 8002cfe:	60da      	str	r2, [r3, #12]
 8002d00:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d02:	2300      	movs	r3, #0
 8002d04:	60bb      	str	r3, [r7, #8]
 8002d06:	4b24      	ldr	r3, [pc, #144]	@ (8002d98 <MX_GPIO_Init+0xac>)
 8002d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d0a:	4a23      	ldr	r2, [pc, #140]	@ (8002d98 <MX_GPIO_Init+0xac>)
 8002d0c:	f043 0301 	orr.w	r3, r3, #1
 8002d10:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d12:	4b21      	ldr	r3, [pc, #132]	@ (8002d98 <MX_GPIO_Init+0xac>)
 8002d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d16:	f003 0301 	and.w	r3, r3, #1
 8002d1a:	60bb      	str	r3, [r7, #8]
 8002d1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d1e:	2300      	movs	r3, #0
 8002d20:	607b      	str	r3, [r7, #4]
 8002d22:	4b1d      	ldr	r3, [pc, #116]	@ (8002d98 <MX_GPIO_Init+0xac>)
 8002d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d26:	4a1c      	ldr	r2, [pc, #112]	@ (8002d98 <MX_GPIO_Init+0xac>)
 8002d28:	f043 0302 	orr.w	r3, r3, #2
 8002d2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d2e:	4b1a      	ldr	r3, [pc, #104]	@ (8002d98 <MX_GPIO_Init+0xac>)
 8002d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d32:	f003 0302 	and.w	r3, r3, #2
 8002d36:	607b      	str	r3, [r7, #4]
 8002d38:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	f44f 41e0 	mov.w	r1, #28672	@ 0x7000
 8002d40:	4816      	ldr	r0, [pc, #88]	@ (8002d9c <MX_GPIO_Init+0xb0>)
 8002d42:	f001 ff85 	bl	8004c50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8002d46:	2200      	movs	r2, #0
 8002d48:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002d4c:	4814      	ldr	r0, [pc, #80]	@ (8002da0 <MX_GPIO_Init+0xb4>)
 8002d4e:	f001 ff7f 	bl	8004c50 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB12 PB13 PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8002d52:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8002d56:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d60:	2300      	movs	r3, #0
 8002d62:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d64:	f107 030c 	add.w	r3, r7, #12
 8002d68:	4619      	mov	r1, r3
 8002d6a:	480c      	ldr	r0, [pc, #48]	@ (8002d9c <MX_GPIO_Init+0xb0>)
 8002d6c:	f001 fdec 	bl	8004948 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002d70:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002d74:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d76:	2301      	movs	r3, #1
 8002d78:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d82:	f107 030c 	add.w	r3, r7, #12
 8002d86:	4619      	mov	r1, r3
 8002d88:	4805      	ldr	r0, [pc, #20]	@ (8002da0 <MX_GPIO_Init+0xb4>)
 8002d8a:	f001 fddd 	bl	8004948 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002d8e:	bf00      	nop
 8002d90:	3720      	adds	r7, #32
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	bf00      	nop
 8002d98:	40023800 	.word	0x40023800
 8002d9c:	40020400 	.word	0x40020400
 8002da0:	40020000 	.word	0x40020000

08002da4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002da4:	b480      	push	{r7}
 8002da6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002da8:	b672      	cpsid	i
}
 8002daa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002dac:	bf00      	nop
 8002dae:	e7fd      	b.n	8002dac <Error_Handler+0x8>

08002db0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b083      	sub	sp, #12
 8002db4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002db6:	2300      	movs	r3, #0
 8002db8:	607b      	str	r3, [r7, #4]
 8002dba:	4b10      	ldr	r3, [pc, #64]	@ (8002dfc <HAL_MspInit+0x4c>)
 8002dbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dbe:	4a0f      	ldr	r2, [pc, #60]	@ (8002dfc <HAL_MspInit+0x4c>)
 8002dc0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002dc4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002dc6:	4b0d      	ldr	r3, [pc, #52]	@ (8002dfc <HAL_MspInit+0x4c>)
 8002dc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002dce:	607b      	str	r3, [r7, #4]
 8002dd0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	603b      	str	r3, [r7, #0]
 8002dd6:	4b09      	ldr	r3, [pc, #36]	@ (8002dfc <HAL_MspInit+0x4c>)
 8002dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dda:	4a08      	ldr	r2, [pc, #32]	@ (8002dfc <HAL_MspInit+0x4c>)
 8002ddc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002de0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002de2:	4b06      	ldr	r3, [pc, #24]	@ (8002dfc <HAL_MspInit+0x4c>)
 8002de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dea:	603b      	str	r3, [r7, #0]
 8002dec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002dee:	bf00      	nop
 8002df0:	370c      	adds	r7, #12
 8002df2:	46bd      	mov	sp, r7
 8002df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df8:	4770      	bx	lr
 8002dfa:	bf00      	nop
 8002dfc:	40023800 	.word	0x40023800

08002e00 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b08a      	sub	sp, #40	@ 0x28
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e08:	f107 0314 	add.w	r3, r7, #20
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	601a      	str	r2, [r3, #0]
 8002e10:	605a      	str	r2, [r3, #4]
 8002e12:	609a      	str	r2, [r3, #8]
 8002e14:	60da      	str	r2, [r3, #12]
 8002e16:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a17      	ldr	r2, [pc, #92]	@ (8002e7c <HAL_ADC_MspInit+0x7c>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d127      	bne.n	8002e72 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002e22:	2300      	movs	r3, #0
 8002e24:	613b      	str	r3, [r7, #16]
 8002e26:	4b16      	ldr	r3, [pc, #88]	@ (8002e80 <HAL_ADC_MspInit+0x80>)
 8002e28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e2a:	4a15      	ldr	r2, [pc, #84]	@ (8002e80 <HAL_ADC_MspInit+0x80>)
 8002e2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e30:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e32:	4b13      	ldr	r3, [pc, #76]	@ (8002e80 <HAL_ADC_MspInit+0x80>)
 8002e34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e3a:	613b      	str	r3, [r7, #16]
 8002e3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e3e:	2300      	movs	r3, #0
 8002e40:	60fb      	str	r3, [r7, #12]
 8002e42:	4b0f      	ldr	r3, [pc, #60]	@ (8002e80 <HAL_ADC_MspInit+0x80>)
 8002e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e46:	4a0e      	ldr	r2, [pc, #56]	@ (8002e80 <HAL_ADC_MspInit+0x80>)
 8002e48:	f043 0301 	orr.w	r3, r3, #1
 8002e4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e4e:	4b0c      	ldr	r3, [pc, #48]	@ (8002e80 <HAL_ADC_MspInit+0x80>)
 8002e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e52:	f003 0301 	and.w	r3, r3, #1
 8002e56:	60fb      	str	r3, [r7, #12]
 8002e58:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e5e:	2303      	movs	r3, #3
 8002e60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e62:	2300      	movs	r3, #0
 8002e64:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e66:	f107 0314 	add.w	r3, r7, #20
 8002e6a:	4619      	mov	r1, r3
 8002e6c:	4805      	ldr	r0, [pc, #20]	@ (8002e84 <HAL_ADC_MspInit+0x84>)
 8002e6e:	f001 fd6b 	bl	8004948 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002e72:	bf00      	nop
 8002e74:	3728      	adds	r7, #40	@ 0x28
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	bf00      	nop
 8002e7c:	40012000 	.word	0x40012000
 8002e80:	40023800 	.word	0x40023800
 8002e84:	40020000 	.word	0x40020000

08002e88 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b08a      	sub	sp, #40	@ 0x28
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e90:	f107 0314 	add.w	r3, r7, #20
 8002e94:	2200      	movs	r2, #0
 8002e96:	601a      	str	r2, [r3, #0]
 8002e98:	605a      	str	r2, [r3, #4]
 8002e9a:	609a      	str	r2, [r3, #8]
 8002e9c:	60da      	str	r2, [r3, #12]
 8002e9e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a19      	ldr	r2, [pc, #100]	@ (8002f0c <HAL_I2C_MspInit+0x84>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d12c      	bne.n	8002f04 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002eaa:	2300      	movs	r3, #0
 8002eac:	613b      	str	r3, [r7, #16]
 8002eae:	4b18      	ldr	r3, [pc, #96]	@ (8002f10 <HAL_I2C_MspInit+0x88>)
 8002eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eb2:	4a17      	ldr	r2, [pc, #92]	@ (8002f10 <HAL_I2C_MspInit+0x88>)
 8002eb4:	f043 0302 	orr.w	r3, r3, #2
 8002eb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002eba:	4b15      	ldr	r3, [pc, #84]	@ (8002f10 <HAL_I2C_MspInit+0x88>)
 8002ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ebe:	f003 0302 	and.w	r3, r3, #2
 8002ec2:	613b      	str	r3, [r7, #16]
 8002ec4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8002ec6:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8002eca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ecc:	2312      	movs	r3, #18
 8002ece:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ed4:	2303      	movs	r3, #3
 8002ed6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002ed8:	2304      	movs	r3, #4
 8002eda:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002edc:	f107 0314 	add.w	r3, r7, #20
 8002ee0:	4619      	mov	r1, r3
 8002ee2:	480c      	ldr	r0, [pc, #48]	@ (8002f14 <HAL_I2C_MspInit+0x8c>)
 8002ee4:	f001 fd30 	bl	8004948 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002ee8:	2300      	movs	r3, #0
 8002eea:	60fb      	str	r3, [r7, #12]
 8002eec:	4b08      	ldr	r3, [pc, #32]	@ (8002f10 <HAL_I2C_MspInit+0x88>)
 8002eee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef0:	4a07      	ldr	r2, [pc, #28]	@ (8002f10 <HAL_I2C_MspInit+0x88>)
 8002ef2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002ef6:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ef8:	4b05      	ldr	r3, [pc, #20]	@ (8002f10 <HAL_I2C_MspInit+0x88>)
 8002efa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002efc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f00:	60fb      	str	r3, [r7, #12]
 8002f02:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002f04:	bf00      	nop
 8002f06:	3728      	adds	r7, #40	@ 0x28
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	40005400 	.word	0x40005400
 8002f10:	40023800 	.word	0x40023800
 8002f14:	40020400 	.word	0x40020400

08002f18 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b08a      	sub	sp, #40	@ 0x28
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f20:	f107 0314 	add.w	r3, r7, #20
 8002f24:	2200      	movs	r2, #0
 8002f26:	601a      	str	r2, [r3, #0]
 8002f28:	605a      	str	r2, [r3, #4]
 8002f2a:	609a      	str	r2, [r3, #8]
 8002f2c:	60da      	str	r2, [r3, #12]
 8002f2e:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a68      	ldr	r2, [pc, #416]	@ (80030d8 <HAL_SD_MspInit+0x1c0>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	f040 80ca 	bne.w	80030d0 <HAL_SD_MspInit+0x1b8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	613b      	str	r3, [r7, #16]
 8002f40:	4b66      	ldr	r3, [pc, #408]	@ (80030dc <HAL_SD_MspInit+0x1c4>)
 8002f42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f44:	4a65      	ldr	r2, [pc, #404]	@ (80030dc <HAL_SD_MspInit+0x1c4>)
 8002f46:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002f4a:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f4c:	4b63      	ldr	r3, [pc, #396]	@ (80030dc <HAL_SD_MspInit+0x1c4>)
 8002f4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f50:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f54:	613b      	str	r3, [r7, #16]
 8002f56:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f58:	2300      	movs	r3, #0
 8002f5a:	60fb      	str	r3, [r7, #12]
 8002f5c:	4b5f      	ldr	r3, [pc, #380]	@ (80030dc <HAL_SD_MspInit+0x1c4>)
 8002f5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f60:	4a5e      	ldr	r2, [pc, #376]	@ (80030dc <HAL_SD_MspInit+0x1c4>)
 8002f62:	f043 0301 	orr.w	r3, r3, #1
 8002f66:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f68:	4b5c      	ldr	r3, [pc, #368]	@ (80030dc <HAL_SD_MspInit+0x1c4>)
 8002f6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f6c:	f003 0301 	and.w	r3, r3, #1
 8002f70:	60fb      	str	r3, [r7, #12]
 8002f72:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f74:	2300      	movs	r3, #0
 8002f76:	60bb      	str	r3, [r7, #8]
 8002f78:	4b58      	ldr	r3, [pc, #352]	@ (80030dc <HAL_SD_MspInit+0x1c4>)
 8002f7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f7c:	4a57      	ldr	r2, [pc, #348]	@ (80030dc <HAL_SD_MspInit+0x1c4>)
 8002f7e:	f043 0302 	orr.w	r3, r3, #2
 8002f82:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f84:	4b55      	ldr	r3, [pc, #340]	@ (80030dc <HAL_SD_MspInit+0x1c4>)
 8002f86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f88:	f003 0302 	and.w	r3, r3, #2
 8002f8c:	60bb      	str	r3, [r7, #8]
 8002f8e:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> SDIO_D1
    PA9     ------> SDIO_D2
    PB5     ------> SDIO_D3
    PB7     ------> SDIO_D0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9;
 8002f90:	f44f 7350 	mov.w	r3, #832	@ 0x340
 8002f94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f96:	2302      	movs	r3, #2
 8002f98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f9e:	2303      	movs	r3, #3
 8002fa0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002fa2:	230c      	movs	r3, #12
 8002fa4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fa6:	f107 0314 	add.w	r3, r7, #20
 8002faa:	4619      	mov	r1, r3
 8002fac:	484c      	ldr	r0, [pc, #304]	@ (80030e0 <HAL_SD_MspInit+0x1c8>)
 8002fae:	f001 fccb 	bl	8004948 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_5|GPIO_PIN_7;
 8002fb2:	f248 03a0 	movw	r3, #32928	@ 0x80a0
 8002fb6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fb8:	2302      	movs	r3, #2
 8002fba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fc0:	2303      	movs	r3, #3
 8002fc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002fc4:	230c      	movs	r3, #12
 8002fc6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fc8:	f107 0314 	add.w	r3, r7, #20
 8002fcc:	4619      	mov	r1, r3
 8002fce:	4845      	ldr	r0, [pc, #276]	@ (80030e4 <HAL_SD_MspInit+0x1cc>)
 8002fd0:	f001 fcba 	bl	8004948 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream3;
 8002fd4:	4b44      	ldr	r3, [pc, #272]	@ (80030e8 <HAL_SD_MspInit+0x1d0>)
 8002fd6:	4a45      	ldr	r2, [pc, #276]	@ (80030ec <HAL_SD_MspInit+0x1d4>)
 8002fd8:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8002fda:	4b43      	ldr	r3, [pc, #268]	@ (80030e8 <HAL_SD_MspInit+0x1d0>)
 8002fdc:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002fe0:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002fe2:	4b41      	ldr	r3, [pc, #260]	@ (80030e8 <HAL_SD_MspInit+0x1d0>)
 8002fe4:	2240      	movs	r2, #64	@ 0x40
 8002fe6:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002fe8:	4b3f      	ldr	r3, [pc, #252]	@ (80030e8 <HAL_SD_MspInit+0x1d0>)
 8002fea:	2200      	movs	r2, #0
 8002fec:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002fee:	4b3e      	ldr	r3, [pc, #248]	@ (80030e8 <HAL_SD_MspInit+0x1d0>)
 8002ff0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002ff4:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002ff6:	4b3c      	ldr	r3, [pc, #240]	@ (80030e8 <HAL_SD_MspInit+0x1d0>)
 8002ff8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002ffc:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002ffe:	4b3a      	ldr	r3, [pc, #232]	@ (80030e8 <HAL_SD_MspInit+0x1d0>)
 8003000:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003004:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8003006:	4b38      	ldr	r3, [pc, #224]	@ (80030e8 <HAL_SD_MspInit+0x1d0>)
 8003008:	2220      	movs	r2, #32
 800300a:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 800300c:	4b36      	ldr	r3, [pc, #216]	@ (80030e8 <HAL_SD_MspInit+0x1d0>)
 800300e:	2200      	movs	r2, #0
 8003010:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003012:	4b35      	ldr	r3, [pc, #212]	@ (80030e8 <HAL_SD_MspInit+0x1d0>)
 8003014:	2204      	movs	r2, #4
 8003016:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003018:	4b33      	ldr	r3, [pc, #204]	@ (80030e8 <HAL_SD_MspInit+0x1d0>)
 800301a:	2203      	movs	r2, #3
 800301c:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 800301e:	4b32      	ldr	r3, [pc, #200]	@ (80030e8 <HAL_SD_MspInit+0x1d0>)
 8003020:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8003024:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8003026:	4b30      	ldr	r3, [pc, #192]	@ (80030e8 <HAL_SD_MspInit+0x1d0>)
 8003028:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800302c:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 800302e:	482e      	ldr	r0, [pc, #184]	@ (80030e8 <HAL_SD_MspInit+0x1d0>)
 8003030:	f001 f87c 	bl	800412c <HAL_DMA_Init>
 8003034:	4603      	mov	r3, r0
 8003036:	2b00      	cmp	r3, #0
 8003038:	d001      	beq.n	800303e <HAL_SD_MspInit+0x126>
    {
      Error_Handler();
 800303a:	f7ff feb3 	bl	8002da4 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	4a29      	ldr	r2, [pc, #164]	@ (80030e8 <HAL_SD_MspInit+0x1d0>)
 8003042:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003044:	4a28      	ldr	r2, [pc, #160]	@ (80030e8 <HAL_SD_MspInit+0x1d0>)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream6;
 800304a:	4b29      	ldr	r3, [pc, #164]	@ (80030f0 <HAL_SD_MspInit+0x1d8>)
 800304c:	4a29      	ldr	r2, [pc, #164]	@ (80030f4 <HAL_SD_MspInit+0x1dc>)
 800304e:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8003050:	4b27      	ldr	r3, [pc, #156]	@ (80030f0 <HAL_SD_MspInit+0x1d8>)
 8003052:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003056:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003058:	4b25      	ldr	r3, [pc, #148]	@ (80030f0 <HAL_SD_MspInit+0x1d8>)
 800305a:	2200      	movs	r2, #0
 800305c:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800305e:	4b24      	ldr	r3, [pc, #144]	@ (80030f0 <HAL_SD_MspInit+0x1d8>)
 8003060:	2200      	movs	r2, #0
 8003062:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003064:	4b22      	ldr	r3, [pc, #136]	@ (80030f0 <HAL_SD_MspInit+0x1d8>)
 8003066:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800306a:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800306c:	4b20      	ldr	r3, [pc, #128]	@ (80030f0 <HAL_SD_MspInit+0x1d8>)
 800306e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003072:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003074:	4b1e      	ldr	r3, [pc, #120]	@ (80030f0 <HAL_SD_MspInit+0x1d8>)
 8003076:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800307a:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 800307c:	4b1c      	ldr	r3, [pc, #112]	@ (80030f0 <HAL_SD_MspInit+0x1d8>)
 800307e:	2220      	movs	r2, #32
 8003080:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003082:	4b1b      	ldr	r3, [pc, #108]	@ (80030f0 <HAL_SD_MspInit+0x1d8>)
 8003084:	2200      	movs	r2, #0
 8003086:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003088:	4b19      	ldr	r3, [pc, #100]	@ (80030f0 <HAL_SD_MspInit+0x1d8>)
 800308a:	2204      	movs	r2, #4
 800308c:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800308e:	4b18      	ldr	r3, [pc, #96]	@ (80030f0 <HAL_SD_MspInit+0x1d8>)
 8003090:	2203      	movs	r2, #3
 8003092:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8003094:	4b16      	ldr	r3, [pc, #88]	@ (80030f0 <HAL_SD_MspInit+0x1d8>)
 8003096:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800309a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 800309c:	4b14      	ldr	r3, [pc, #80]	@ (80030f0 <HAL_SD_MspInit+0x1d8>)
 800309e:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80030a2:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 80030a4:	4812      	ldr	r0, [pc, #72]	@ (80030f0 <HAL_SD_MspInit+0x1d8>)
 80030a6:	f001 f841 	bl	800412c <HAL_DMA_Init>
 80030aa:	4603      	mov	r3, r0
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d001      	beq.n	80030b4 <HAL_SD_MspInit+0x19c>
    {
      Error_Handler();
 80030b0:	f7ff fe78 	bl	8002da4 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	4a0e      	ldr	r2, [pc, #56]	@ (80030f0 <HAL_SD_MspInit+0x1d8>)
 80030b8:	641a      	str	r2, [r3, #64]	@ 0x40
 80030ba:	4a0d      	ldr	r2, [pc, #52]	@ (80030f0 <HAL_SD_MspInit+0x1d8>)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 80030c0:	2200      	movs	r2, #0
 80030c2:	2100      	movs	r1, #0
 80030c4:	2031      	movs	r0, #49	@ 0x31
 80030c6:	f000 fffa 	bl	80040be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 80030ca:	2031      	movs	r0, #49	@ 0x31
 80030cc:	f001 f813 	bl	80040f6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END SDIO_MspInit 1 */

  }

}
 80030d0:	bf00      	nop
 80030d2:	3728      	adds	r7, #40	@ 0x28
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}
 80030d8:	40012c00 	.word	0x40012c00
 80030dc:	40023800 	.word	0x40023800
 80030e0:	40020000 	.word	0x40020000
 80030e4:	40020400 	.word	0x40020400
 80030e8:	20002690 	.word	0x20002690
 80030ec:	40026458 	.word	0x40026458
 80030f0:	200026f0 	.word	0x200026f0
 80030f4:	400264a0 	.word	0x400264a0

080030f8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b085      	sub	sp, #20
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a0b      	ldr	r2, [pc, #44]	@ (8003134 <HAL_TIM_PWM_MspInit+0x3c>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d10d      	bne.n	8003126 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800310a:	2300      	movs	r3, #0
 800310c:	60fb      	str	r3, [r7, #12]
 800310e:	4b0a      	ldr	r3, [pc, #40]	@ (8003138 <HAL_TIM_PWM_MspInit+0x40>)
 8003110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003112:	4a09      	ldr	r2, [pc, #36]	@ (8003138 <HAL_TIM_PWM_MspInit+0x40>)
 8003114:	f043 0302 	orr.w	r3, r3, #2
 8003118:	6413      	str	r3, [r2, #64]	@ 0x40
 800311a:	4b07      	ldr	r3, [pc, #28]	@ (8003138 <HAL_TIM_PWM_MspInit+0x40>)
 800311c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800311e:	f003 0302 	and.w	r3, r3, #2
 8003122:	60fb      	str	r3, [r7, #12]
 8003124:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8003126:	bf00      	nop
 8003128:	3714      	adds	r7, #20
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr
 8003132:	bf00      	nop
 8003134:	40000400 	.word	0x40000400
 8003138:	40023800 	.word	0x40023800

0800313c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b088      	sub	sp, #32
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003144:	f107 030c 	add.w	r3, r7, #12
 8003148:	2200      	movs	r2, #0
 800314a:	601a      	str	r2, [r3, #0]
 800314c:	605a      	str	r2, [r3, #4]
 800314e:	609a      	str	r2, [r3, #8]
 8003150:	60da      	str	r2, [r3, #12]
 8003152:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a12      	ldr	r2, [pc, #72]	@ (80031a4 <HAL_TIM_MspPostInit+0x68>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d11d      	bne.n	800319a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800315e:	2300      	movs	r3, #0
 8003160:	60bb      	str	r3, [r7, #8]
 8003162:	4b11      	ldr	r3, [pc, #68]	@ (80031a8 <HAL_TIM_MspPostInit+0x6c>)
 8003164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003166:	4a10      	ldr	r2, [pc, #64]	@ (80031a8 <HAL_TIM_MspPostInit+0x6c>)
 8003168:	f043 0302 	orr.w	r3, r3, #2
 800316c:	6313      	str	r3, [r2, #48]	@ 0x30
 800316e:	4b0e      	ldr	r3, [pc, #56]	@ (80031a8 <HAL_TIM_MspPostInit+0x6c>)
 8003170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003172:	f003 0302 	and.w	r3, r3, #2
 8003176:	60bb      	str	r3, [r7, #8]
 8003178:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800317a:	2310      	movs	r3, #16
 800317c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800317e:	2302      	movs	r3, #2
 8003180:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003182:	2300      	movs	r3, #0
 8003184:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003186:	2300      	movs	r3, #0
 8003188:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800318a:	2302      	movs	r3, #2
 800318c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800318e:	f107 030c 	add.w	r3, r7, #12
 8003192:	4619      	mov	r1, r3
 8003194:	4805      	ldr	r0, [pc, #20]	@ (80031ac <HAL_TIM_MspPostInit+0x70>)
 8003196:	f001 fbd7 	bl	8004948 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800319a:	bf00      	nop
 800319c:	3720      	adds	r7, #32
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	bf00      	nop
 80031a4:	40000400 	.word	0x40000400
 80031a8:	40023800 	.word	0x40023800
 80031ac:	40020400 	.word	0x40020400

080031b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b08c      	sub	sp, #48	@ 0x30
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031b8:	f107 031c 	add.w	r3, r7, #28
 80031bc:	2200      	movs	r2, #0
 80031be:	601a      	str	r2, [r3, #0]
 80031c0:	605a      	str	r2, [r3, #4]
 80031c2:	609a      	str	r2, [r3, #8]
 80031c4:	60da      	str	r2, [r3, #12]
 80031c6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a52      	ldr	r2, [pc, #328]	@ (8003318 <HAL_UART_MspInit+0x168>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d165      	bne.n	800329e <HAL_UART_MspInit+0xee>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80031d2:	2300      	movs	r3, #0
 80031d4:	61bb      	str	r3, [r7, #24]
 80031d6:	4b51      	ldr	r3, [pc, #324]	@ (800331c <HAL_UART_MspInit+0x16c>)
 80031d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031da:	4a50      	ldr	r2, [pc, #320]	@ (800331c <HAL_UART_MspInit+0x16c>)
 80031dc:	f043 0310 	orr.w	r3, r3, #16
 80031e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80031e2:	4b4e      	ldr	r3, [pc, #312]	@ (800331c <HAL_UART_MspInit+0x16c>)
 80031e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031e6:	f003 0310 	and.w	r3, r3, #16
 80031ea:	61bb      	str	r3, [r7, #24]
 80031ec:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031ee:	2300      	movs	r3, #0
 80031f0:	617b      	str	r3, [r7, #20]
 80031f2:	4b4a      	ldr	r3, [pc, #296]	@ (800331c <HAL_UART_MspInit+0x16c>)
 80031f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031f6:	4a49      	ldr	r2, [pc, #292]	@ (800331c <HAL_UART_MspInit+0x16c>)
 80031f8:	f043 0301 	orr.w	r3, r3, #1
 80031fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80031fe:	4b47      	ldr	r3, [pc, #284]	@ (800331c <HAL_UART_MspInit+0x16c>)
 8003200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003202:	f003 0301 	and.w	r3, r3, #1
 8003206:	617b      	str	r3, [r7, #20]
 8003208:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA15     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_15;
 800320a:	f44f 4304 	mov.w	r3, #33792	@ 0x8400
 800320e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003210:	2302      	movs	r3, #2
 8003212:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003214:	2300      	movs	r3, #0
 8003216:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003218:	2303      	movs	r3, #3
 800321a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800321c:	2307      	movs	r3, #7
 800321e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003220:	f107 031c 	add.w	r3, r7, #28
 8003224:	4619      	mov	r1, r3
 8003226:	483e      	ldr	r0, [pc, #248]	@ (8003320 <HAL_UART_MspInit+0x170>)
 8003228:	f001 fb8e 	bl	8004948 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 800322c:	4b3d      	ldr	r3, [pc, #244]	@ (8003324 <HAL_UART_MspInit+0x174>)
 800322e:	4a3e      	ldr	r2, [pc, #248]	@ (8003328 <HAL_UART_MspInit+0x178>)
 8003230:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8003232:	4b3c      	ldr	r3, [pc, #240]	@ (8003324 <HAL_UART_MspInit+0x174>)
 8003234:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003238:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800323a:	4b3a      	ldr	r3, [pc, #232]	@ (8003324 <HAL_UART_MspInit+0x174>)
 800323c:	2240      	movs	r2, #64	@ 0x40
 800323e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003240:	4b38      	ldr	r3, [pc, #224]	@ (8003324 <HAL_UART_MspInit+0x174>)
 8003242:	2200      	movs	r2, #0
 8003244:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003246:	4b37      	ldr	r3, [pc, #220]	@ (8003324 <HAL_UART_MspInit+0x174>)
 8003248:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800324c:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800324e:	4b35      	ldr	r3, [pc, #212]	@ (8003324 <HAL_UART_MspInit+0x174>)
 8003250:	2200      	movs	r2, #0
 8003252:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003254:	4b33      	ldr	r3, [pc, #204]	@ (8003324 <HAL_UART_MspInit+0x174>)
 8003256:	2200      	movs	r2, #0
 8003258:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_CIRCULAR;
 800325a:	4b32      	ldr	r3, [pc, #200]	@ (8003324 <HAL_UART_MspInit+0x174>)
 800325c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003260:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003262:	4b30      	ldr	r3, [pc, #192]	@ (8003324 <HAL_UART_MspInit+0x174>)
 8003264:	2200      	movs	r2, #0
 8003266:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003268:	4b2e      	ldr	r3, [pc, #184]	@ (8003324 <HAL_UART_MspInit+0x174>)
 800326a:	2204      	movs	r2, #4
 800326c:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_usart1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800326e:	4b2d      	ldr	r3, [pc, #180]	@ (8003324 <HAL_UART_MspInit+0x174>)
 8003270:	2203      	movs	r2, #3
 8003272:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_usart1_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8003274:	4b2b      	ldr	r3, [pc, #172]	@ (8003324 <HAL_UART_MspInit+0x174>)
 8003276:	2200      	movs	r2, #0
 8003278:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_usart1_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800327a:	4b2a      	ldr	r3, [pc, #168]	@ (8003324 <HAL_UART_MspInit+0x174>)
 800327c:	2200      	movs	r2, #0
 800327e:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003280:	4828      	ldr	r0, [pc, #160]	@ (8003324 <HAL_UART_MspInit+0x174>)
 8003282:	f000 ff53 	bl	800412c <HAL_DMA_Init>
 8003286:	4603      	mov	r3, r0
 8003288:	2b00      	cmp	r3, #0
 800328a:	d001      	beq.n	8003290 <HAL_UART_MspInit+0xe0>
    {
      Error_Handler();
 800328c:	f7ff fd8a 	bl	8002da4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	4a24      	ldr	r2, [pc, #144]	@ (8003324 <HAL_UART_MspInit+0x174>)
 8003294:	639a      	str	r2, [r3, #56]	@ 0x38
 8003296:	4a23      	ldr	r2, [pc, #140]	@ (8003324 <HAL_UART_MspInit+0x174>)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800329c:	e038      	b.n	8003310 <HAL_UART_MspInit+0x160>
  else if(huart->Instance==USART2)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a22      	ldr	r2, [pc, #136]	@ (800332c <HAL_UART_MspInit+0x17c>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d133      	bne.n	8003310 <HAL_UART_MspInit+0x160>
    __HAL_RCC_USART2_CLK_ENABLE();
 80032a8:	2300      	movs	r3, #0
 80032aa:	613b      	str	r3, [r7, #16]
 80032ac:	4b1b      	ldr	r3, [pc, #108]	@ (800331c <HAL_UART_MspInit+0x16c>)
 80032ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032b0:	4a1a      	ldr	r2, [pc, #104]	@ (800331c <HAL_UART_MspInit+0x16c>)
 80032b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80032b8:	4b18      	ldr	r3, [pc, #96]	@ (800331c <HAL_UART_MspInit+0x16c>)
 80032ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032c0:	613b      	str	r3, [r7, #16]
 80032c2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032c4:	2300      	movs	r3, #0
 80032c6:	60fb      	str	r3, [r7, #12]
 80032c8:	4b14      	ldr	r3, [pc, #80]	@ (800331c <HAL_UART_MspInit+0x16c>)
 80032ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032cc:	4a13      	ldr	r2, [pc, #76]	@ (800331c <HAL_UART_MspInit+0x16c>)
 80032ce:	f043 0301 	orr.w	r3, r3, #1
 80032d2:	6313      	str	r3, [r2, #48]	@ 0x30
 80032d4:	4b11      	ldr	r3, [pc, #68]	@ (800331c <HAL_UART_MspInit+0x16c>)
 80032d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032d8:	f003 0301 	and.w	r3, r3, #1
 80032dc:	60fb      	str	r3, [r7, #12]
 80032de:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80032e0:	230c      	movs	r3, #12
 80032e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032e4:	2302      	movs	r3, #2
 80032e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032e8:	2300      	movs	r3, #0
 80032ea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032ec:	2303      	movs	r3, #3
 80032ee:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80032f0:	2307      	movs	r3, #7
 80032f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032f4:	f107 031c 	add.w	r3, r7, #28
 80032f8:	4619      	mov	r1, r3
 80032fa:	4809      	ldr	r0, [pc, #36]	@ (8003320 <HAL_UART_MspInit+0x170>)
 80032fc:	f001 fb24 	bl	8004948 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003300:	2200      	movs	r2, #0
 8003302:	2100      	movs	r1, #0
 8003304:	2026      	movs	r0, #38	@ 0x26
 8003306:	f000 feda 	bl	80040be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800330a:	2026      	movs	r0, #38	@ 0x26
 800330c:	f000 fef3 	bl	80040f6 <HAL_NVIC_EnableIRQ>
}
 8003310:	bf00      	nop
 8003312:	3730      	adds	r7, #48	@ 0x30
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}
 8003318:	40011000 	.word	0x40011000
 800331c:	40023800 	.word	0x40023800
 8003320:	40020000 	.word	0x40020000
 8003324:	20002828 	.word	0x20002828
 8003328:	400264b8 	.word	0x400264b8
 800332c:	40004400 	.word	0x40004400

08003330 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003330:	b480      	push	{r7}
 8003332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003334:	bf00      	nop
 8003336:	e7fd      	b.n	8003334 <NMI_Handler+0x4>

08003338 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003338:	b480      	push	{r7}
 800333a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800333c:	bf00      	nop
 800333e:	e7fd      	b.n	800333c <HardFault_Handler+0x4>

08003340 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003340:	b480      	push	{r7}
 8003342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003344:	bf00      	nop
 8003346:	e7fd      	b.n	8003344 <MemManage_Handler+0x4>

08003348 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003348:	b480      	push	{r7}
 800334a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800334c:	bf00      	nop
 800334e:	e7fd      	b.n	800334c <BusFault_Handler+0x4>

08003350 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003350:	b480      	push	{r7}
 8003352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003354:	bf00      	nop
 8003356:	e7fd      	b.n	8003354 <UsageFault_Handler+0x4>

08003358 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003358:	b480      	push	{r7}
 800335a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800335c:	bf00      	nop
 800335e:	46bd      	mov	sp, r7
 8003360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003364:	4770      	bx	lr

08003366 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003366:	b480      	push	{r7}
 8003368:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800336a:	bf00      	nop
 800336c:	46bd      	mov	sp, r7
 800336e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003372:	4770      	bx	lr

08003374 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003374:	b480      	push	{r7}
 8003376:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003378:	bf00      	nop
 800337a:	46bd      	mov	sp, r7
 800337c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003380:	4770      	bx	lr

08003382 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003382:	b580      	push	{r7, lr}
 8003384:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003386:	f000 f989 	bl	800369c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800338a:	bf00      	nop
 800338c:	bd80      	pop	{r7, pc}
	...

08003390 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003394:	4802      	ldr	r0, [pc, #8]	@ (80033a0 <USART2_IRQHandler+0x10>)
 8003396:	f005 fc2d 	bl	8008bf4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800339a:	bf00      	nop
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	200027e0 	.word	0x200027e0

080033a4 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 80033a8:	4802      	ldr	r0, [pc, #8]	@ (80033b4 <SDIO_IRQHandler+0x10>)
 80033aa:	f003 fdf3 	bl	8006f94 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 80033ae:	bf00      	nop
 80033b0:	bd80      	pop	{r7, pc}
 80033b2:	bf00      	nop
 80033b4:	2000260c 	.word	0x2000260c

080033b8 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 80033bc:	4802      	ldr	r0, [pc, #8]	@ (80033c8 <DMA2_Stream3_IRQHandler+0x10>)
 80033be:	f001 f84d 	bl	800445c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80033c2:	bf00      	nop
 80033c4:	bd80      	pop	{r7, pc}
 80033c6:	bf00      	nop
 80033c8:	20002690 	.word	0x20002690

080033cc <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 80033d0:	4802      	ldr	r0, [pc, #8]	@ (80033dc <DMA2_Stream6_IRQHandler+0x10>)
 80033d2:	f001 f843 	bl	800445c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80033d6:	bf00      	nop
 80033d8:	bd80      	pop	{r7, pc}
 80033da:	bf00      	nop
 80033dc:	200026f0 	.word	0x200026f0

080033e0 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80033e4:	4802      	ldr	r0, [pc, #8]	@ (80033f0 <DMA2_Stream7_IRQHandler+0x10>)
 80033e6:	f001 f839 	bl	800445c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 80033ea:	bf00      	nop
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	bf00      	nop
 80033f0:	20002828 	.word	0x20002828

080033f4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80033f4:	b480      	push	{r7}
 80033f6:	af00      	add	r7, sp, #0
  return 1;
 80033f8:	2301      	movs	r3, #1
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	46bd      	mov	sp, r7
 80033fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003402:	4770      	bx	lr

08003404 <_kill>:

int _kill(int pid, int sig)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b082      	sub	sp, #8
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
 800340c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800340e:	f00a fecb 	bl	800e1a8 <__errno>
 8003412:	4603      	mov	r3, r0
 8003414:	2216      	movs	r2, #22
 8003416:	601a      	str	r2, [r3, #0]
  return -1;
 8003418:	f04f 33ff 	mov.w	r3, #4294967295
}
 800341c:	4618      	mov	r0, r3
 800341e:	3708      	adds	r7, #8
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}

08003424 <_exit>:

void _exit (int status)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b082      	sub	sp, #8
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800342c:	f04f 31ff 	mov.w	r1, #4294967295
 8003430:	6878      	ldr	r0, [r7, #4]
 8003432:	f7ff ffe7 	bl	8003404 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003436:	bf00      	nop
 8003438:	e7fd      	b.n	8003436 <_exit+0x12>

0800343a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800343a:	b580      	push	{r7, lr}
 800343c:	b086      	sub	sp, #24
 800343e:	af00      	add	r7, sp, #0
 8003440:	60f8      	str	r0, [r7, #12]
 8003442:	60b9      	str	r1, [r7, #8]
 8003444:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003446:	2300      	movs	r3, #0
 8003448:	617b      	str	r3, [r7, #20]
 800344a:	e00a      	b.n	8003462 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800344c:	f3af 8000 	nop.w
 8003450:	4601      	mov	r1, r0
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	1c5a      	adds	r2, r3, #1
 8003456:	60ba      	str	r2, [r7, #8]
 8003458:	b2ca      	uxtb	r2, r1
 800345a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800345c:	697b      	ldr	r3, [r7, #20]
 800345e:	3301      	adds	r3, #1
 8003460:	617b      	str	r3, [r7, #20]
 8003462:	697a      	ldr	r2, [r7, #20]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	429a      	cmp	r2, r3
 8003468:	dbf0      	blt.n	800344c <_read+0x12>
  }

  return len;
 800346a:	687b      	ldr	r3, [r7, #4]
}
 800346c:	4618      	mov	r0, r3
 800346e:	3718      	adds	r7, #24
 8003470:	46bd      	mov	sp, r7
 8003472:	bd80      	pop	{r7, pc}

08003474 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b086      	sub	sp, #24
 8003478:	af00      	add	r7, sp, #0
 800347a:	60f8      	str	r0, [r7, #12]
 800347c:	60b9      	str	r1, [r7, #8]
 800347e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003480:	2300      	movs	r3, #0
 8003482:	617b      	str	r3, [r7, #20]
 8003484:	e009      	b.n	800349a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	1c5a      	adds	r2, r3, #1
 800348a:	60ba      	str	r2, [r7, #8]
 800348c:	781b      	ldrb	r3, [r3, #0]
 800348e:	4618      	mov	r0, r3
 8003490:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	3301      	adds	r3, #1
 8003498:	617b      	str	r3, [r7, #20]
 800349a:	697a      	ldr	r2, [r7, #20]
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	429a      	cmp	r2, r3
 80034a0:	dbf1      	blt.n	8003486 <_write+0x12>
  }
  return len;
 80034a2:	687b      	ldr	r3, [r7, #4]
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	3718      	adds	r7, #24
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bd80      	pop	{r7, pc}

080034ac <_close>:

int _close(int file)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b083      	sub	sp, #12
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80034b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	370c      	adds	r7, #12
 80034bc:	46bd      	mov	sp, r7
 80034be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c2:	4770      	bx	lr

080034c4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80034c4:	b480      	push	{r7}
 80034c6:	b083      	sub	sp, #12
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
 80034cc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80034d4:	605a      	str	r2, [r3, #4]
  return 0;
 80034d6:	2300      	movs	r3, #0
}
 80034d8:	4618      	mov	r0, r3
 80034da:	370c      	adds	r7, #12
 80034dc:	46bd      	mov	sp, r7
 80034de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e2:	4770      	bx	lr

080034e4 <_isatty>:

int _isatty(int file)
{
 80034e4:	b480      	push	{r7}
 80034e6:	b083      	sub	sp, #12
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80034ec:	2301      	movs	r3, #1
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	370c      	adds	r7, #12
 80034f2:	46bd      	mov	sp, r7
 80034f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f8:	4770      	bx	lr

080034fa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80034fa:	b480      	push	{r7}
 80034fc:	b085      	sub	sp, #20
 80034fe:	af00      	add	r7, sp, #0
 8003500:	60f8      	str	r0, [r7, #12]
 8003502:	60b9      	str	r1, [r7, #8]
 8003504:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003506:	2300      	movs	r3, #0
}
 8003508:	4618      	mov	r0, r3
 800350a:	3714      	adds	r7, #20
 800350c:	46bd      	mov	sp, r7
 800350e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003512:	4770      	bx	lr

08003514 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b086      	sub	sp, #24
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800351c:	4a14      	ldr	r2, [pc, #80]	@ (8003570 <_sbrk+0x5c>)
 800351e:	4b15      	ldr	r3, [pc, #84]	@ (8003574 <_sbrk+0x60>)
 8003520:	1ad3      	subs	r3, r2, r3
 8003522:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003524:	697b      	ldr	r3, [r7, #20]
 8003526:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003528:	4b13      	ldr	r3, [pc, #76]	@ (8003578 <_sbrk+0x64>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d102      	bne.n	8003536 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003530:	4b11      	ldr	r3, [pc, #68]	@ (8003578 <_sbrk+0x64>)
 8003532:	4a12      	ldr	r2, [pc, #72]	@ (800357c <_sbrk+0x68>)
 8003534:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003536:	4b10      	ldr	r3, [pc, #64]	@ (8003578 <_sbrk+0x64>)
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	4413      	add	r3, r2
 800353e:	693a      	ldr	r2, [r7, #16]
 8003540:	429a      	cmp	r2, r3
 8003542:	d207      	bcs.n	8003554 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003544:	f00a fe30 	bl	800e1a8 <__errno>
 8003548:	4603      	mov	r3, r0
 800354a:	220c      	movs	r2, #12
 800354c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800354e:	f04f 33ff 	mov.w	r3, #4294967295
 8003552:	e009      	b.n	8003568 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003554:	4b08      	ldr	r3, [pc, #32]	@ (8003578 <_sbrk+0x64>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800355a:	4b07      	ldr	r3, [pc, #28]	@ (8003578 <_sbrk+0x64>)
 800355c:	681a      	ldr	r2, [r3, #0]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	4413      	add	r3, r2
 8003562:	4a05      	ldr	r2, [pc, #20]	@ (8003578 <_sbrk+0x64>)
 8003564:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003566:	68fb      	ldr	r3, [r7, #12]
}
 8003568:	4618      	mov	r0, r3
 800356a:	3718      	adds	r7, #24
 800356c:	46bd      	mov	sp, r7
 800356e:	bd80      	pop	{r7, pc}
 8003570:	20020000 	.word	0x20020000
 8003574:	00000400 	.word	0x00000400
 8003578:	20002b0c 	.word	0x20002b0c
 800357c:	20002ca8 	.word	0x20002ca8

08003580 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003580:	b480      	push	{r7}
 8003582:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003584:	4b06      	ldr	r3, [pc, #24]	@ (80035a0 <SystemInit+0x20>)
 8003586:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800358a:	4a05      	ldr	r2, [pc, #20]	@ (80035a0 <SystemInit+0x20>)
 800358c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003590:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003594:	bf00      	nop
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr
 800359e:	bf00      	nop
 80035a0:	e000ed00 	.word	0xe000ed00

080035a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80035a4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80035dc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80035a8:	f7ff ffea 	bl	8003580 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80035ac:	480c      	ldr	r0, [pc, #48]	@ (80035e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80035ae:	490d      	ldr	r1, [pc, #52]	@ (80035e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80035b0:	4a0d      	ldr	r2, [pc, #52]	@ (80035e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80035b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80035b4:	e002      	b.n	80035bc <LoopCopyDataInit>

080035b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80035b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80035b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80035ba:	3304      	adds	r3, #4

080035bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80035bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80035be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80035c0:	d3f9      	bcc.n	80035b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80035c2:	4a0a      	ldr	r2, [pc, #40]	@ (80035ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80035c4:	4c0a      	ldr	r4, [pc, #40]	@ (80035f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80035c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80035c8:	e001      	b.n	80035ce <LoopFillZerobss>

080035ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80035ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80035cc:	3204      	adds	r2, #4

080035ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80035ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80035d0:	d3fb      	bcc.n	80035ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80035d2:	f00a fdef 	bl	800e1b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80035d6:	f7ff f905 	bl	80027e4 <main>
  bx  lr    
 80035da:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80035dc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80035e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80035e4:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 80035e8:	080136f8 	.word	0x080136f8
  ldr r2, =_sbss
 80035ec:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 80035f0:	20002ca4 	.word	0x20002ca4

080035f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80035f4:	e7fe      	b.n	80035f4 <ADC_IRQHandler>
	...

080035f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80035fc:	4b0e      	ldr	r3, [pc, #56]	@ (8003638 <HAL_Init+0x40>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a0d      	ldr	r2, [pc, #52]	@ (8003638 <HAL_Init+0x40>)
 8003602:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003606:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003608:	4b0b      	ldr	r3, [pc, #44]	@ (8003638 <HAL_Init+0x40>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a0a      	ldr	r2, [pc, #40]	@ (8003638 <HAL_Init+0x40>)
 800360e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003612:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003614:	4b08      	ldr	r3, [pc, #32]	@ (8003638 <HAL_Init+0x40>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a07      	ldr	r2, [pc, #28]	@ (8003638 <HAL_Init+0x40>)
 800361a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800361e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003620:	2003      	movs	r0, #3
 8003622:	f000 fd41 	bl	80040a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003626:	200f      	movs	r0, #15
 8003628:	f000 f808 	bl	800363c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800362c:	f7ff fbc0 	bl	8002db0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003630:	2300      	movs	r3, #0
}
 8003632:	4618      	mov	r0, r3
 8003634:	bd80      	pop	{r7, pc}
 8003636:	bf00      	nop
 8003638:	40023c00 	.word	0x40023c00

0800363c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b082      	sub	sp, #8
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003644:	4b12      	ldr	r3, [pc, #72]	@ (8003690 <HAL_InitTick+0x54>)
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	4b12      	ldr	r3, [pc, #72]	@ (8003694 <HAL_InitTick+0x58>)
 800364a:	781b      	ldrb	r3, [r3, #0]
 800364c:	4619      	mov	r1, r3
 800364e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003652:	fbb3 f3f1 	udiv	r3, r3, r1
 8003656:	fbb2 f3f3 	udiv	r3, r2, r3
 800365a:	4618      	mov	r0, r3
 800365c:	f000 fd59 	bl	8004112 <HAL_SYSTICK_Config>
 8003660:	4603      	mov	r3, r0
 8003662:	2b00      	cmp	r3, #0
 8003664:	d001      	beq.n	800366a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003666:	2301      	movs	r3, #1
 8003668:	e00e      	b.n	8003688 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2b0f      	cmp	r3, #15
 800366e:	d80a      	bhi.n	8003686 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003670:	2200      	movs	r2, #0
 8003672:	6879      	ldr	r1, [r7, #4]
 8003674:	f04f 30ff 	mov.w	r0, #4294967295
 8003678:	f000 fd21 	bl	80040be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800367c:	4a06      	ldr	r2, [pc, #24]	@ (8003698 <HAL_InitTick+0x5c>)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003682:	2300      	movs	r3, #0
 8003684:	e000      	b.n	8003688 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003686:	2301      	movs	r3, #1
}
 8003688:	4618      	mov	r0, r3
 800368a:	3708      	adds	r7, #8
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}
 8003690:	20000008 	.word	0x20000008
 8003694:	20000010 	.word	0x20000010
 8003698:	2000000c 	.word	0x2000000c

0800369c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800369c:	b480      	push	{r7}
 800369e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80036a0:	4b06      	ldr	r3, [pc, #24]	@ (80036bc <HAL_IncTick+0x20>)
 80036a2:	781b      	ldrb	r3, [r3, #0]
 80036a4:	461a      	mov	r2, r3
 80036a6:	4b06      	ldr	r3, [pc, #24]	@ (80036c0 <HAL_IncTick+0x24>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4413      	add	r3, r2
 80036ac:	4a04      	ldr	r2, [pc, #16]	@ (80036c0 <HAL_IncTick+0x24>)
 80036ae:	6013      	str	r3, [r2, #0]
}
 80036b0:	bf00      	nop
 80036b2:	46bd      	mov	sp, r7
 80036b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b8:	4770      	bx	lr
 80036ba:	bf00      	nop
 80036bc:	20000010 	.word	0x20000010
 80036c0:	20002b10 	.word	0x20002b10

080036c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80036c4:	b480      	push	{r7}
 80036c6:	af00      	add	r7, sp, #0
  return uwTick;
 80036c8:	4b03      	ldr	r3, [pc, #12]	@ (80036d8 <HAL_GetTick+0x14>)
 80036ca:	681b      	ldr	r3, [r3, #0]
}
 80036cc:	4618      	mov	r0, r3
 80036ce:	46bd      	mov	sp, r7
 80036d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d4:	4770      	bx	lr
 80036d6:	bf00      	nop
 80036d8:	20002b10 	.word	0x20002b10

080036dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b084      	sub	sp, #16
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80036e4:	f7ff ffee 	bl	80036c4 <HAL_GetTick>
 80036e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036f4:	d005      	beq.n	8003702 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80036f6:	4b0a      	ldr	r3, [pc, #40]	@ (8003720 <HAL_Delay+0x44>)
 80036f8:	781b      	ldrb	r3, [r3, #0]
 80036fa:	461a      	mov	r2, r3
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	4413      	add	r3, r2
 8003700:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003702:	bf00      	nop
 8003704:	f7ff ffde 	bl	80036c4 <HAL_GetTick>
 8003708:	4602      	mov	r2, r0
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	1ad3      	subs	r3, r2, r3
 800370e:	68fa      	ldr	r2, [r7, #12]
 8003710:	429a      	cmp	r2, r3
 8003712:	d8f7      	bhi.n	8003704 <HAL_Delay+0x28>
  {
  }
}
 8003714:	bf00      	nop
 8003716:	bf00      	nop
 8003718:	3710      	adds	r7, #16
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}
 800371e:	bf00      	nop
 8003720:	20000010 	.word	0x20000010

08003724 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b084      	sub	sp, #16
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800372c:	2300      	movs	r3, #0
 800372e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d101      	bne.n	800373a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	e033      	b.n	80037a2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800373e:	2b00      	cmp	r3, #0
 8003740:	d109      	bne.n	8003756 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003742:	6878      	ldr	r0, [r7, #4]
 8003744:	f7ff fb5c 	bl	8002e00 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2200      	movs	r2, #0
 800374c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2200      	movs	r2, #0
 8003752:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800375a:	f003 0310 	and.w	r3, r3, #16
 800375e:	2b00      	cmp	r3, #0
 8003760:	d118      	bne.n	8003794 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003766:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800376a:	f023 0302 	bic.w	r3, r3, #2
 800376e:	f043 0202 	orr.w	r2, r3, #2
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	f000 faca 	bl	8003d10 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2200      	movs	r2, #0
 8003780:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003786:	f023 0303 	bic.w	r3, r3, #3
 800378a:	f043 0201 	orr.w	r2, r3, #1
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	641a      	str	r2, [r3, #64]	@ 0x40
 8003792:	e001      	b.n	8003798 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003794:	2301      	movs	r3, #1
 8003796:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2200      	movs	r2, #0
 800379c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80037a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	3710      	adds	r7, #16
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
	...

080037ac <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b085      	sub	sp, #20
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80037b4:	2300      	movs	r3, #0
 80037b6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037be:	2b01      	cmp	r3, #1
 80037c0:	d101      	bne.n	80037c6 <HAL_ADC_Start+0x1a>
 80037c2:	2302      	movs	r3, #2
 80037c4:	e097      	b.n	80038f6 <HAL_ADC_Start+0x14a>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2201      	movs	r2, #1
 80037ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	689b      	ldr	r3, [r3, #8]
 80037d4:	f003 0301 	and.w	r3, r3, #1
 80037d8:	2b01      	cmp	r3, #1
 80037da:	d018      	beq.n	800380e <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	689a      	ldr	r2, [r3, #8]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f042 0201 	orr.w	r2, r2, #1
 80037ea:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80037ec:	4b45      	ldr	r3, [pc, #276]	@ (8003904 <HAL_ADC_Start+0x158>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a45      	ldr	r2, [pc, #276]	@ (8003908 <HAL_ADC_Start+0x15c>)
 80037f2:	fba2 2303 	umull	r2, r3, r2, r3
 80037f6:	0c9a      	lsrs	r2, r3, #18
 80037f8:	4613      	mov	r3, r2
 80037fa:	005b      	lsls	r3, r3, #1
 80037fc:	4413      	add	r3, r2
 80037fe:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8003800:	e002      	b.n	8003808 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8003802:	68bb      	ldr	r3, [r7, #8]
 8003804:	3b01      	subs	r3, #1
 8003806:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8003808:	68bb      	ldr	r3, [r7, #8]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d1f9      	bne.n	8003802 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	f003 0301 	and.w	r3, r3, #1
 8003818:	2b01      	cmp	r3, #1
 800381a:	d15f      	bne.n	80038dc <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003820:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003824:	f023 0301 	bic.w	r3, r3, #1
 8003828:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800383a:	2b00      	cmp	r3, #0
 800383c:	d007      	beq.n	800384e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003842:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003846:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003852:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003856:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800385a:	d106      	bne.n	800386a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003860:	f023 0206 	bic.w	r2, r3, #6
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	645a      	str	r2, [r3, #68]	@ 0x44
 8003868:	e002      	b.n	8003870 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2200      	movs	r2, #0
 800386e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2200      	movs	r2, #0
 8003874:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003878:	4b24      	ldr	r3, [pc, #144]	@ (800390c <HAL_ADC_Start+0x160>)
 800387a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8003884:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	f003 031f 	and.w	r3, r3, #31
 800388e:	2b00      	cmp	r3, #0
 8003890:	d10f      	bne.n	80038b2 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	689b      	ldr	r3, [r3, #8]
 8003898:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800389c:	2b00      	cmp	r3, #0
 800389e:	d129      	bne.n	80038f4 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	689a      	ldr	r2, [r3, #8]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80038ae:	609a      	str	r2, [r3, #8]
 80038b0:	e020      	b.n	80038f4 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a16      	ldr	r2, [pc, #88]	@ (8003910 <HAL_ADC_Start+0x164>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d11b      	bne.n	80038f4 <HAL_ADC_Start+0x148>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	689b      	ldr	r3, [r3, #8]
 80038c2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d114      	bne.n	80038f4 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	689a      	ldr	r2, [r3, #8]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80038d8:	609a      	str	r2, [r3, #8]
 80038da:	e00b      	b.n	80038f4 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038e0:	f043 0210 	orr.w	r2, r3, #16
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038ec:	f043 0201 	orr.w	r2, r3, #1
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80038f4:	2300      	movs	r3, #0
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3714      	adds	r7, #20
 80038fa:	46bd      	mov	sp, r7
 80038fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003900:	4770      	bx	lr
 8003902:	bf00      	nop
 8003904:	20000008 	.word	0x20000008
 8003908:	431bde83 	.word	0x431bde83
 800390c:	40012300 	.word	0x40012300
 8003910:	40012000 	.word	0x40012000

08003914 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003914:	b480      	push	{r7}
 8003916:	b083      	sub	sp, #12
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003922:	2b01      	cmp	r3, #1
 8003924:	d101      	bne.n	800392a <HAL_ADC_Stop+0x16>
 8003926:	2302      	movs	r3, #2
 8003928:	e021      	b.n	800396e <HAL_ADC_Stop+0x5a>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2201      	movs	r2, #1
 800392e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	689a      	ldr	r2, [r3, #8]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f022 0201 	bic.w	r2, r2, #1
 8003940:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	f003 0301 	and.w	r3, r3, #1
 800394c:	2b00      	cmp	r3, #0
 800394e:	d109      	bne.n	8003964 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003954:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003958:	f023 0301 	bic.w	r3, r3, #1
 800395c:	f043 0201 	orr.w	r2, r3, #1
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2200      	movs	r2, #0
 8003968:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800396c:	2300      	movs	r3, #0
}
 800396e:	4618      	mov	r0, r3
 8003970:	370c      	adds	r7, #12
 8003972:	46bd      	mov	sp, r7
 8003974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003978:	4770      	bx	lr

0800397a <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800397a:	b580      	push	{r7, lr}
 800397c:	b084      	sub	sp, #16
 800397e:	af00      	add	r7, sp, #0
 8003980:	6078      	str	r0, [r7, #4]
 8003982:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003984:	2300      	movs	r3, #0
 8003986:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	689b      	ldr	r3, [r3, #8]
 800398e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003992:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003996:	d113      	bne.n	80039c0 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80039a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039a6:	d10b      	bne.n	80039c0 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ac:	f043 0220 	orr.w	r2, r3, #32
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2200      	movs	r2, #0
 80039b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	e063      	b.n	8003a88 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80039c0:	f7ff fe80 	bl	80036c4 <HAL_GetTick>
 80039c4:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80039c6:	e021      	b.n	8003a0c <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039ce:	d01d      	beq.n	8003a0c <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d007      	beq.n	80039e6 <HAL_ADC_PollForConversion+0x6c>
 80039d6:	f7ff fe75 	bl	80036c4 <HAL_GetTick>
 80039da:	4602      	mov	r2, r0
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	1ad3      	subs	r3, r2, r3
 80039e0:	683a      	ldr	r2, [r7, #0]
 80039e2:	429a      	cmp	r2, r3
 80039e4:	d212      	bcs.n	8003a0c <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f003 0302 	and.w	r3, r3, #2
 80039f0:	2b02      	cmp	r3, #2
 80039f2:	d00b      	beq.n	8003a0c <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039f8:	f043 0204 	orr.w	r2, r3, #4
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2200      	movs	r2, #0
 8003a04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8003a08:	2303      	movs	r3, #3
 8003a0a:	e03d      	b.n	8003a88 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 0302 	and.w	r3, r3, #2
 8003a16:	2b02      	cmp	r3, #2
 8003a18:	d1d6      	bne.n	80039c8 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f06f 0212 	mvn.w	r2, #18
 8003a22:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a28:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d123      	bne.n	8003a86 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d11f      	bne.n	8003a86 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a4c:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d006      	beq.n	8003a62 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	689b      	ldr	r3, [r3, #8]
 8003a5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d111      	bne.n	8003a86 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a66:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a72:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d105      	bne.n	8003a86 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a7e:	f043 0201 	orr.w	r2, r3, #1
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8003a86:	2300      	movs	r3, #0
}
 8003a88:	4618      	mov	r0, r3
 8003a8a:	3710      	adds	r7, #16
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bd80      	pop	{r7, pc}

08003a90 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b083      	sub	sp, #12
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	370c      	adds	r7, #12
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa8:	4770      	bx	lr
	...

08003aac <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003aac:	b480      	push	{r7}
 8003aae:	b085      	sub	sp, #20
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
 8003ab4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ac0:	2b01      	cmp	r3, #1
 8003ac2:	d101      	bne.n	8003ac8 <HAL_ADC_ConfigChannel+0x1c>
 8003ac4:	2302      	movs	r3, #2
 8003ac6:	e113      	b.n	8003cf0 <HAL_ADC_ConfigChannel+0x244>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2201      	movs	r2, #1
 8003acc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	2b09      	cmp	r3, #9
 8003ad6:	d925      	bls.n	8003b24 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	68d9      	ldr	r1, [r3, #12]
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	b29b      	uxth	r3, r3
 8003ae4:	461a      	mov	r2, r3
 8003ae6:	4613      	mov	r3, r2
 8003ae8:	005b      	lsls	r3, r3, #1
 8003aea:	4413      	add	r3, r2
 8003aec:	3b1e      	subs	r3, #30
 8003aee:	2207      	movs	r2, #7
 8003af0:	fa02 f303 	lsl.w	r3, r2, r3
 8003af4:	43da      	mvns	r2, r3
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	400a      	ands	r2, r1
 8003afc:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	68d9      	ldr	r1, [r3, #12]
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	689a      	ldr	r2, [r3, #8]
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	b29b      	uxth	r3, r3
 8003b0e:	4618      	mov	r0, r3
 8003b10:	4603      	mov	r3, r0
 8003b12:	005b      	lsls	r3, r3, #1
 8003b14:	4403      	add	r3, r0
 8003b16:	3b1e      	subs	r3, #30
 8003b18:	409a      	lsls	r2, r3
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	430a      	orrs	r2, r1
 8003b20:	60da      	str	r2, [r3, #12]
 8003b22:	e022      	b.n	8003b6a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	6919      	ldr	r1, [r3, #16]
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	b29b      	uxth	r3, r3
 8003b30:	461a      	mov	r2, r3
 8003b32:	4613      	mov	r3, r2
 8003b34:	005b      	lsls	r3, r3, #1
 8003b36:	4413      	add	r3, r2
 8003b38:	2207      	movs	r2, #7
 8003b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b3e:	43da      	mvns	r2, r3
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	400a      	ands	r2, r1
 8003b46:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	6919      	ldr	r1, [r3, #16]
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	689a      	ldr	r2, [r3, #8]
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	b29b      	uxth	r3, r3
 8003b58:	4618      	mov	r0, r3
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	005b      	lsls	r3, r3, #1
 8003b5e:	4403      	add	r3, r0
 8003b60:	409a      	lsls	r2, r3
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	430a      	orrs	r2, r1
 8003b68:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	2b06      	cmp	r3, #6
 8003b70:	d824      	bhi.n	8003bbc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	685a      	ldr	r2, [r3, #4]
 8003b7c:	4613      	mov	r3, r2
 8003b7e:	009b      	lsls	r3, r3, #2
 8003b80:	4413      	add	r3, r2
 8003b82:	3b05      	subs	r3, #5
 8003b84:	221f      	movs	r2, #31
 8003b86:	fa02 f303 	lsl.w	r3, r2, r3
 8003b8a:	43da      	mvns	r2, r3
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	400a      	ands	r2, r1
 8003b92:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	b29b      	uxth	r3, r3
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	685a      	ldr	r2, [r3, #4]
 8003ba6:	4613      	mov	r3, r2
 8003ba8:	009b      	lsls	r3, r3, #2
 8003baa:	4413      	add	r3, r2
 8003bac:	3b05      	subs	r3, #5
 8003bae:	fa00 f203 	lsl.w	r2, r0, r3
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	430a      	orrs	r2, r1
 8003bb8:	635a      	str	r2, [r3, #52]	@ 0x34
 8003bba:	e04c      	b.n	8003c56 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	2b0c      	cmp	r3, #12
 8003bc2:	d824      	bhi.n	8003c0e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	685a      	ldr	r2, [r3, #4]
 8003bce:	4613      	mov	r3, r2
 8003bd0:	009b      	lsls	r3, r3, #2
 8003bd2:	4413      	add	r3, r2
 8003bd4:	3b23      	subs	r3, #35	@ 0x23
 8003bd6:	221f      	movs	r2, #31
 8003bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bdc:	43da      	mvns	r2, r3
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	400a      	ands	r2, r1
 8003be4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	b29b      	uxth	r3, r3
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	685a      	ldr	r2, [r3, #4]
 8003bf8:	4613      	mov	r3, r2
 8003bfa:	009b      	lsls	r3, r3, #2
 8003bfc:	4413      	add	r3, r2
 8003bfe:	3b23      	subs	r3, #35	@ 0x23
 8003c00:	fa00 f203 	lsl.w	r2, r0, r3
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	430a      	orrs	r2, r1
 8003c0a:	631a      	str	r2, [r3, #48]	@ 0x30
 8003c0c:	e023      	b.n	8003c56 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	685a      	ldr	r2, [r3, #4]
 8003c18:	4613      	mov	r3, r2
 8003c1a:	009b      	lsls	r3, r3, #2
 8003c1c:	4413      	add	r3, r2
 8003c1e:	3b41      	subs	r3, #65	@ 0x41
 8003c20:	221f      	movs	r2, #31
 8003c22:	fa02 f303 	lsl.w	r3, r2, r3
 8003c26:	43da      	mvns	r2, r3
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	400a      	ands	r2, r1
 8003c2e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	b29b      	uxth	r3, r3
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	685a      	ldr	r2, [r3, #4]
 8003c42:	4613      	mov	r3, r2
 8003c44:	009b      	lsls	r3, r3, #2
 8003c46:	4413      	add	r3, r2
 8003c48:	3b41      	subs	r3, #65	@ 0x41
 8003c4a:	fa00 f203 	lsl.w	r2, r0, r3
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	430a      	orrs	r2, r1
 8003c54:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003c56:	4b29      	ldr	r3, [pc, #164]	@ (8003cfc <HAL_ADC_ConfigChannel+0x250>)
 8003c58:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4a28      	ldr	r2, [pc, #160]	@ (8003d00 <HAL_ADC_ConfigChannel+0x254>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d10f      	bne.n	8003c84 <HAL_ADC_ConfigChannel+0x1d8>
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	2b12      	cmp	r3, #18
 8003c6a:	d10b      	bne.n	8003c84 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	685b      	ldr	r3, [r3, #4]
 8003c70:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a1d      	ldr	r2, [pc, #116]	@ (8003d00 <HAL_ADC_ConfigChannel+0x254>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d12b      	bne.n	8003ce6 <HAL_ADC_ConfigChannel+0x23a>
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4a1c      	ldr	r2, [pc, #112]	@ (8003d04 <HAL_ADC_ConfigChannel+0x258>)
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d003      	beq.n	8003ca0 <HAL_ADC_ConfigChannel+0x1f4>
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	2b11      	cmp	r3, #17
 8003c9e:	d122      	bne.n	8003ce6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a11      	ldr	r2, [pc, #68]	@ (8003d04 <HAL_ADC_ConfigChannel+0x258>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d111      	bne.n	8003ce6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003cc2:	4b11      	ldr	r3, [pc, #68]	@ (8003d08 <HAL_ADC_ConfigChannel+0x25c>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4a11      	ldr	r2, [pc, #68]	@ (8003d0c <HAL_ADC_ConfigChannel+0x260>)
 8003cc8:	fba2 2303 	umull	r2, r3, r2, r3
 8003ccc:	0c9a      	lsrs	r2, r3, #18
 8003cce:	4613      	mov	r3, r2
 8003cd0:	009b      	lsls	r3, r3, #2
 8003cd2:	4413      	add	r3, r2
 8003cd4:	005b      	lsls	r3, r3, #1
 8003cd6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003cd8:	e002      	b.n	8003ce0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003cda:	68bb      	ldr	r3, [r7, #8]
 8003cdc:	3b01      	subs	r3, #1
 8003cde:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d1f9      	bne.n	8003cda <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2200      	movs	r2, #0
 8003cea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003cee:	2300      	movs	r3, #0
}
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	3714      	adds	r7, #20
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfa:	4770      	bx	lr
 8003cfc:	40012300 	.word	0x40012300
 8003d00:	40012000 	.word	0x40012000
 8003d04:	10000012 	.word	0x10000012
 8003d08:	20000008 	.word	0x20000008
 8003d0c:	431bde83 	.word	0x431bde83

08003d10 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b085      	sub	sp, #20
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003d18:	4b79      	ldr	r3, [pc, #484]	@ (8003f00 <ADC_Init+0x1f0>)
 8003d1a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	685a      	ldr	r2, [r3, #4]
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	431a      	orrs	r2, r3
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	685a      	ldr	r2, [r3, #4]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003d44:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	6859      	ldr	r1, [r3, #4]
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	691b      	ldr	r3, [r3, #16]
 8003d50:	021a      	lsls	r2, r3, #8
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	430a      	orrs	r2, r1
 8003d58:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	685a      	ldr	r2, [r3, #4]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003d68:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	6859      	ldr	r1, [r3, #4]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	689a      	ldr	r2, [r3, #8]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	430a      	orrs	r2, r1
 8003d7a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	689a      	ldr	r2, [r3, #8]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d8a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	6899      	ldr	r1, [r3, #8]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	68da      	ldr	r2, [r3, #12]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	430a      	orrs	r2, r1
 8003d9c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003da2:	4a58      	ldr	r2, [pc, #352]	@ (8003f04 <ADC_Init+0x1f4>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d022      	beq.n	8003dee <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	689a      	ldr	r2, [r3, #8]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003db6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	6899      	ldr	r1, [r3, #8]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	430a      	orrs	r2, r1
 8003dc8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	689a      	ldr	r2, [r3, #8]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003dd8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	6899      	ldr	r1, [r3, #8]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	430a      	orrs	r2, r1
 8003dea:	609a      	str	r2, [r3, #8]
 8003dec:	e00f      	b.n	8003e0e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	689a      	ldr	r2, [r3, #8]
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003dfc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	689a      	ldr	r2, [r3, #8]
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003e0c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	689a      	ldr	r2, [r3, #8]
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f022 0202 	bic.w	r2, r2, #2
 8003e1c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	6899      	ldr	r1, [r3, #8]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	7e1b      	ldrb	r3, [r3, #24]
 8003e28:	005a      	lsls	r2, r3, #1
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	430a      	orrs	r2, r1
 8003e30:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d01b      	beq.n	8003e74 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	685a      	ldr	r2, [r3, #4]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003e4a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	685a      	ldr	r2, [r3, #4]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003e5a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	6859      	ldr	r1, [r3, #4]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e66:	3b01      	subs	r3, #1
 8003e68:	035a      	lsls	r2, r3, #13
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	430a      	orrs	r2, r1
 8003e70:	605a      	str	r2, [r3, #4]
 8003e72:	e007      	b.n	8003e84 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	685a      	ldr	r2, [r3, #4]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e82:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003e92:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	69db      	ldr	r3, [r3, #28]
 8003e9e:	3b01      	subs	r3, #1
 8003ea0:	051a      	lsls	r2, r3, #20
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	430a      	orrs	r2, r1
 8003ea8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	689a      	ldr	r2, [r3, #8]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003eb8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	6899      	ldr	r1, [r3, #8]
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003ec6:	025a      	lsls	r2, r3, #9
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	430a      	orrs	r2, r1
 8003ece:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	689a      	ldr	r2, [r3, #8]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ede:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	6899      	ldr	r1, [r3, #8]
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	695b      	ldr	r3, [r3, #20]
 8003eea:	029a      	lsls	r2, r3, #10
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	430a      	orrs	r2, r1
 8003ef2:	609a      	str	r2, [r3, #8]
}
 8003ef4:	bf00      	nop
 8003ef6:	3714      	adds	r7, #20
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efe:	4770      	bx	lr
 8003f00:	40012300 	.word	0x40012300
 8003f04:	0f000001 	.word	0x0f000001

08003f08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b085      	sub	sp, #20
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	f003 0307 	and.w	r3, r3, #7
 8003f16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f18:	4b0c      	ldr	r3, [pc, #48]	@ (8003f4c <__NVIC_SetPriorityGrouping+0x44>)
 8003f1a:	68db      	ldr	r3, [r3, #12]
 8003f1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f1e:	68ba      	ldr	r2, [r7, #8]
 8003f20:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003f24:	4013      	ands	r3, r2
 8003f26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f2c:	68bb      	ldr	r3, [r7, #8]
 8003f2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f30:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003f34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f3a:	4a04      	ldr	r2, [pc, #16]	@ (8003f4c <__NVIC_SetPriorityGrouping+0x44>)
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	60d3      	str	r3, [r2, #12]
}
 8003f40:	bf00      	nop
 8003f42:	3714      	adds	r7, #20
 8003f44:	46bd      	mov	sp, r7
 8003f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4a:	4770      	bx	lr
 8003f4c:	e000ed00 	.word	0xe000ed00

08003f50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003f50:	b480      	push	{r7}
 8003f52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f54:	4b04      	ldr	r3, [pc, #16]	@ (8003f68 <__NVIC_GetPriorityGrouping+0x18>)
 8003f56:	68db      	ldr	r3, [r3, #12]
 8003f58:	0a1b      	lsrs	r3, r3, #8
 8003f5a:	f003 0307 	and.w	r3, r3, #7
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	46bd      	mov	sp, r7
 8003f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f66:	4770      	bx	lr
 8003f68:	e000ed00 	.word	0xe000ed00

08003f6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b083      	sub	sp, #12
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	4603      	mov	r3, r0
 8003f74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	db0b      	blt.n	8003f96 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f7e:	79fb      	ldrb	r3, [r7, #7]
 8003f80:	f003 021f 	and.w	r2, r3, #31
 8003f84:	4907      	ldr	r1, [pc, #28]	@ (8003fa4 <__NVIC_EnableIRQ+0x38>)
 8003f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f8a:	095b      	lsrs	r3, r3, #5
 8003f8c:	2001      	movs	r0, #1
 8003f8e:	fa00 f202 	lsl.w	r2, r0, r2
 8003f92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003f96:	bf00      	nop
 8003f98:	370c      	adds	r7, #12
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa0:	4770      	bx	lr
 8003fa2:	bf00      	nop
 8003fa4:	e000e100 	.word	0xe000e100

08003fa8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b083      	sub	sp, #12
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	4603      	mov	r3, r0
 8003fb0:	6039      	str	r1, [r7, #0]
 8003fb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	db0a      	blt.n	8003fd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	b2da      	uxtb	r2, r3
 8003fc0:	490c      	ldr	r1, [pc, #48]	@ (8003ff4 <__NVIC_SetPriority+0x4c>)
 8003fc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fc6:	0112      	lsls	r2, r2, #4
 8003fc8:	b2d2      	uxtb	r2, r2
 8003fca:	440b      	add	r3, r1
 8003fcc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003fd0:	e00a      	b.n	8003fe8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	b2da      	uxtb	r2, r3
 8003fd6:	4908      	ldr	r1, [pc, #32]	@ (8003ff8 <__NVIC_SetPriority+0x50>)
 8003fd8:	79fb      	ldrb	r3, [r7, #7]
 8003fda:	f003 030f 	and.w	r3, r3, #15
 8003fde:	3b04      	subs	r3, #4
 8003fe0:	0112      	lsls	r2, r2, #4
 8003fe2:	b2d2      	uxtb	r2, r2
 8003fe4:	440b      	add	r3, r1
 8003fe6:	761a      	strb	r2, [r3, #24]
}
 8003fe8:	bf00      	nop
 8003fea:	370c      	adds	r7, #12
 8003fec:	46bd      	mov	sp, r7
 8003fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff2:	4770      	bx	lr
 8003ff4:	e000e100 	.word	0xe000e100
 8003ff8:	e000ed00 	.word	0xe000ed00

08003ffc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b089      	sub	sp, #36	@ 0x24
 8004000:	af00      	add	r7, sp, #0
 8004002:	60f8      	str	r0, [r7, #12]
 8004004:	60b9      	str	r1, [r7, #8]
 8004006:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	f003 0307 	and.w	r3, r3, #7
 800400e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004010:	69fb      	ldr	r3, [r7, #28]
 8004012:	f1c3 0307 	rsb	r3, r3, #7
 8004016:	2b04      	cmp	r3, #4
 8004018:	bf28      	it	cs
 800401a:	2304      	movcs	r3, #4
 800401c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800401e:	69fb      	ldr	r3, [r7, #28]
 8004020:	3304      	adds	r3, #4
 8004022:	2b06      	cmp	r3, #6
 8004024:	d902      	bls.n	800402c <NVIC_EncodePriority+0x30>
 8004026:	69fb      	ldr	r3, [r7, #28]
 8004028:	3b03      	subs	r3, #3
 800402a:	e000      	b.n	800402e <NVIC_EncodePriority+0x32>
 800402c:	2300      	movs	r3, #0
 800402e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004030:	f04f 32ff 	mov.w	r2, #4294967295
 8004034:	69bb      	ldr	r3, [r7, #24]
 8004036:	fa02 f303 	lsl.w	r3, r2, r3
 800403a:	43da      	mvns	r2, r3
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	401a      	ands	r2, r3
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004044:	f04f 31ff 	mov.w	r1, #4294967295
 8004048:	697b      	ldr	r3, [r7, #20]
 800404a:	fa01 f303 	lsl.w	r3, r1, r3
 800404e:	43d9      	mvns	r1, r3
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004054:	4313      	orrs	r3, r2
         );
}
 8004056:	4618      	mov	r0, r3
 8004058:	3724      	adds	r7, #36	@ 0x24
 800405a:	46bd      	mov	sp, r7
 800405c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004060:	4770      	bx	lr
	...

08004064 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b082      	sub	sp, #8
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	3b01      	subs	r3, #1
 8004070:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004074:	d301      	bcc.n	800407a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004076:	2301      	movs	r3, #1
 8004078:	e00f      	b.n	800409a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800407a:	4a0a      	ldr	r2, [pc, #40]	@ (80040a4 <SysTick_Config+0x40>)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	3b01      	subs	r3, #1
 8004080:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004082:	210f      	movs	r1, #15
 8004084:	f04f 30ff 	mov.w	r0, #4294967295
 8004088:	f7ff ff8e 	bl	8003fa8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800408c:	4b05      	ldr	r3, [pc, #20]	@ (80040a4 <SysTick_Config+0x40>)
 800408e:	2200      	movs	r2, #0
 8004090:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004092:	4b04      	ldr	r3, [pc, #16]	@ (80040a4 <SysTick_Config+0x40>)
 8004094:	2207      	movs	r2, #7
 8004096:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004098:	2300      	movs	r3, #0
}
 800409a:	4618      	mov	r0, r3
 800409c:	3708      	adds	r7, #8
 800409e:	46bd      	mov	sp, r7
 80040a0:	bd80      	pop	{r7, pc}
 80040a2:	bf00      	nop
 80040a4:	e000e010 	.word	0xe000e010

080040a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b082      	sub	sp, #8
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80040b0:	6878      	ldr	r0, [r7, #4]
 80040b2:	f7ff ff29 	bl	8003f08 <__NVIC_SetPriorityGrouping>
}
 80040b6:	bf00      	nop
 80040b8:	3708      	adds	r7, #8
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd80      	pop	{r7, pc}

080040be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80040be:	b580      	push	{r7, lr}
 80040c0:	b086      	sub	sp, #24
 80040c2:	af00      	add	r7, sp, #0
 80040c4:	4603      	mov	r3, r0
 80040c6:	60b9      	str	r1, [r7, #8]
 80040c8:	607a      	str	r2, [r7, #4]
 80040ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80040cc:	2300      	movs	r3, #0
 80040ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80040d0:	f7ff ff3e 	bl	8003f50 <__NVIC_GetPriorityGrouping>
 80040d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80040d6:	687a      	ldr	r2, [r7, #4]
 80040d8:	68b9      	ldr	r1, [r7, #8]
 80040da:	6978      	ldr	r0, [r7, #20]
 80040dc:	f7ff ff8e 	bl	8003ffc <NVIC_EncodePriority>
 80040e0:	4602      	mov	r2, r0
 80040e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040e6:	4611      	mov	r1, r2
 80040e8:	4618      	mov	r0, r3
 80040ea:	f7ff ff5d 	bl	8003fa8 <__NVIC_SetPriority>
}
 80040ee:	bf00      	nop
 80040f0:	3718      	adds	r7, #24
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}

080040f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040f6:	b580      	push	{r7, lr}
 80040f8:	b082      	sub	sp, #8
 80040fa:	af00      	add	r7, sp, #0
 80040fc:	4603      	mov	r3, r0
 80040fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004100:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004104:	4618      	mov	r0, r3
 8004106:	f7ff ff31 	bl	8003f6c <__NVIC_EnableIRQ>
}
 800410a:	bf00      	nop
 800410c:	3708      	adds	r7, #8
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}

08004112 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004112:	b580      	push	{r7, lr}
 8004114:	b082      	sub	sp, #8
 8004116:	af00      	add	r7, sp, #0
 8004118:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f7ff ffa2 	bl	8004064 <SysTick_Config>
 8004120:	4603      	mov	r3, r0
}
 8004122:	4618      	mov	r0, r3
 8004124:	3708      	adds	r7, #8
 8004126:	46bd      	mov	sp, r7
 8004128:	bd80      	pop	{r7, pc}
	...

0800412c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b086      	sub	sp, #24
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004134:	2300      	movs	r3, #0
 8004136:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004138:	f7ff fac4 	bl	80036c4 <HAL_GetTick>
 800413c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d101      	bne.n	8004148 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004144:	2301      	movs	r3, #1
 8004146:	e099      	b.n	800427c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2202      	movs	r2, #2
 800414c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2200      	movs	r2, #0
 8004154:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	681a      	ldr	r2, [r3, #0]
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f022 0201 	bic.w	r2, r2, #1
 8004166:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004168:	e00f      	b.n	800418a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800416a:	f7ff faab 	bl	80036c4 <HAL_GetTick>
 800416e:	4602      	mov	r2, r0
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	1ad3      	subs	r3, r2, r3
 8004174:	2b05      	cmp	r3, #5
 8004176:	d908      	bls.n	800418a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2220      	movs	r2, #32
 800417c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2203      	movs	r2, #3
 8004182:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8004186:	2303      	movs	r3, #3
 8004188:	e078      	b.n	800427c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f003 0301 	and.w	r3, r3, #1
 8004194:	2b00      	cmp	r3, #0
 8004196:	d1e8      	bne.n	800416a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80041a0:	697a      	ldr	r2, [r7, #20]
 80041a2:	4b38      	ldr	r3, [pc, #224]	@ (8004284 <HAL_DMA_Init+0x158>)
 80041a4:	4013      	ands	r3, r2
 80041a6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	685a      	ldr	r2, [r3, #4]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80041b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	691b      	ldr	r3, [r3, #16]
 80041bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	699b      	ldr	r3, [r3, #24]
 80041c8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80041ce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6a1b      	ldr	r3, [r3, #32]
 80041d4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80041d6:	697a      	ldr	r2, [r7, #20]
 80041d8:	4313      	orrs	r3, r2
 80041da:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041e0:	2b04      	cmp	r3, #4
 80041e2:	d107      	bne.n	80041f4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ec:	4313      	orrs	r3, r2
 80041ee:	697a      	ldr	r2, [r7, #20]
 80041f0:	4313      	orrs	r3, r2
 80041f2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	697a      	ldr	r2, [r7, #20]
 80041fa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	695b      	ldr	r3, [r3, #20]
 8004202:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	f023 0307 	bic.w	r3, r3, #7
 800420a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004210:	697a      	ldr	r2, [r7, #20]
 8004212:	4313      	orrs	r3, r2
 8004214:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800421a:	2b04      	cmp	r3, #4
 800421c:	d117      	bne.n	800424e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004222:	697a      	ldr	r2, [r7, #20]
 8004224:	4313      	orrs	r3, r2
 8004226:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800422c:	2b00      	cmp	r3, #0
 800422e:	d00e      	beq.n	800424e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004230:	6878      	ldr	r0, [r7, #4]
 8004232:	f000 fb0d 	bl	8004850 <DMA_CheckFifoParam>
 8004236:	4603      	mov	r3, r0
 8004238:	2b00      	cmp	r3, #0
 800423a:	d008      	beq.n	800424e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2240      	movs	r2, #64	@ 0x40
 8004240:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2201      	movs	r2, #1
 8004246:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800424a:	2301      	movs	r3, #1
 800424c:	e016      	b.n	800427c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	697a      	ldr	r2, [r7, #20]
 8004254:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f000 fac4 	bl	80047e4 <DMA_CalcBaseAndBitshift>
 800425c:	4603      	mov	r3, r0
 800425e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004264:	223f      	movs	r2, #63	@ 0x3f
 8004266:	409a      	lsls	r2, r3
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2200      	movs	r2, #0
 8004270:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2201      	movs	r2, #1
 8004276:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800427a:	2300      	movs	r3, #0
}
 800427c:	4618      	mov	r0, r3
 800427e:	3718      	adds	r7, #24
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}
 8004284:	f010803f 	.word	0xf010803f

08004288 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b086      	sub	sp, #24
 800428c:	af00      	add	r7, sp, #0
 800428e:	60f8      	str	r0, [r7, #12]
 8004290:	60b9      	str	r1, [r7, #8]
 8004292:	607a      	str	r2, [r7, #4]
 8004294:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004296:	2300      	movs	r3, #0
 8004298:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800429e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80042a6:	2b01      	cmp	r3, #1
 80042a8:	d101      	bne.n	80042ae <HAL_DMA_Start_IT+0x26>
 80042aa:	2302      	movs	r3, #2
 80042ac:	e040      	b.n	8004330 <HAL_DMA_Start_IT+0xa8>
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	2201      	movs	r2, #1
 80042b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80042bc:	b2db      	uxtb	r3, r3
 80042be:	2b01      	cmp	r3, #1
 80042c0:	d12f      	bne.n	8004322 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	2202      	movs	r2, #2
 80042c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	2200      	movs	r2, #0
 80042ce:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	687a      	ldr	r2, [r7, #4]
 80042d4:	68b9      	ldr	r1, [r7, #8]
 80042d6:	68f8      	ldr	r0, [r7, #12]
 80042d8:	f000 fa56 	bl	8004788 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042e0:	223f      	movs	r2, #63	@ 0x3f
 80042e2:	409a      	lsls	r2, r3
 80042e4:	693b      	ldr	r3, [r7, #16]
 80042e6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	681a      	ldr	r2, [r3, #0]
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f042 0216 	orr.w	r2, r2, #22
 80042f6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d007      	beq.n	8004310 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	681a      	ldr	r2, [r3, #0]
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f042 0208 	orr.w	r2, r2, #8
 800430e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	681a      	ldr	r2, [r3, #0]
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f042 0201 	orr.w	r2, r2, #1
 800431e:	601a      	str	r2, [r3, #0]
 8004320:	e005      	b.n	800432e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	2200      	movs	r2, #0
 8004326:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800432a:	2302      	movs	r3, #2
 800432c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800432e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004330:	4618      	mov	r0, r3
 8004332:	3718      	adds	r7, #24
 8004334:	46bd      	mov	sp, r7
 8004336:	bd80      	pop	{r7, pc}

08004338 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b084      	sub	sp, #16
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004344:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004346:	f7ff f9bd 	bl	80036c4 <HAL_GetTick>
 800434a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004352:	b2db      	uxtb	r3, r3
 8004354:	2b02      	cmp	r3, #2
 8004356:	d008      	beq.n	800436a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2280      	movs	r2, #128	@ 0x80
 800435c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2200      	movs	r2, #0
 8004362:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8004366:	2301      	movs	r3, #1
 8004368:	e052      	b.n	8004410 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	681a      	ldr	r2, [r3, #0]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f022 0216 	bic.w	r2, r2, #22
 8004378:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	695a      	ldr	r2, [r3, #20]
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004388:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800438e:	2b00      	cmp	r3, #0
 8004390:	d103      	bne.n	800439a <HAL_DMA_Abort+0x62>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004396:	2b00      	cmp	r3, #0
 8004398:	d007      	beq.n	80043aa <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	681a      	ldr	r2, [r3, #0]
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f022 0208 	bic.w	r2, r2, #8
 80043a8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f022 0201 	bic.w	r2, r2, #1
 80043b8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80043ba:	e013      	b.n	80043e4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80043bc:	f7ff f982 	bl	80036c4 <HAL_GetTick>
 80043c0:	4602      	mov	r2, r0
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	1ad3      	subs	r3, r2, r3
 80043c6:	2b05      	cmp	r3, #5
 80043c8:	d90c      	bls.n	80043e4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2220      	movs	r2, #32
 80043ce:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2203      	movs	r2, #3
 80043d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2200      	movs	r2, #0
 80043dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80043e0:	2303      	movs	r3, #3
 80043e2:	e015      	b.n	8004410 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f003 0301 	and.w	r3, r3, #1
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d1e4      	bne.n	80043bc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043f6:	223f      	movs	r2, #63	@ 0x3f
 80043f8:	409a      	lsls	r2, r3
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2201      	movs	r2, #1
 8004402:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2200      	movs	r2, #0
 800440a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800440e:	2300      	movs	r3, #0
}
 8004410:	4618      	mov	r0, r3
 8004412:	3710      	adds	r7, #16
 8004414:	46bd      	mov	sp, r7
 8004416:	bd80      	pop	{r7, pc}

08004418 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004418:	b480      	push	{r7}
 800441a:	b083      	sub	sp, #12
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004426:	b2db      	uxtb	r3, r3
 8004428:	2b02      	cmp	r3, #2
 800442a:	d004      	beq.n	8004436 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2280      	movs	r2, #128	@ 0x80
 8004430:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004432:	2301      	movs	r3, #1
 8004434:	e00c      	b.n	8004450 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2205      	movs	r2, #5
 800443a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	681a      	ldr	r2, [r3, #0]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f022 0201 	bic.w	r2, r2, #1
 800444c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800444e:	2300      	movs	r3, #0
}
 8004450:	4618      	mov	r0, r3
 8004452:	370c      	adds	r7, #12
 8004454:	46bd      	mov	sp, r7
 8004456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445a:	4770      	bx	lr

0800445c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b086      	sub	sp, #24
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004464:	2300      	movs	r3, #0
 8004466:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004468:	4b8e      	ldr	r3, [pc, #568]	@ (80046a4 <HAL_DMA_IRQHandler+0x248>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a8e      	ldr	r2, [pc, #568]	@ (80046a8 <HAL_DMA_IRQHandler+0x24c>)
 800446e:	fba2 2303 	umull	r2, r3, r2, r3
 8004472:	0a9b      	lsrs	r3, r3, #10
 8004474:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800447a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800447c:	693b      	ldr	r3, [r7, #16]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004486:	2208      	movs	r2, #8
 8004488:	409a      	lsls	r2, r3
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	4013      	ands	r3, r2
 800448e:	2b00      	cmp	r3, #0
 8004490:	d01a      	beq.n	80044c8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f003 0304 	and.w	r3, r3, #4
 800449c:	2b00      	cmp	r3, #0
 800449e:	d013      	beq.n	80044c8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	681a      	ldr	r2, [r3, #0]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f022 0204 	bic.w	r2, r2, #4
 80044ae:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044b4:	2208      	movs	r2, #8
 80044b6:	409a      	lsls	r2, r3
 80044b8:	693b      	ldr	r3, [r7, #16]
 80044ba:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044c0:	f043 0201 	orr.w	r2, r3, #1
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044cc:	2201      	movs	r2, #1
 80044ce:	409a      	lsls	r2, r3
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	4013      	ands	r3, r2
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d012      	beq.n	80044fe <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	695b      	ldr	r3, [r3, #20]
 80044de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d00b      	beq.n	80044fe <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044ea:	2201      	movs	r2, #1
 80044ec:	409a      	lsls	r2, r3
 80044ee:	693b      	ldr	r3, [r7, #16]
 80044f0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044f6:	f043 0202 	orr.w	r2, r3, #2
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004502:	2204      	movs	r2, #4
 8004504:	409a      	lsls	r2, r3
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	4013      	ands	r3, r2
 800450a:	2b00      	cmp	r3, #0
 800450c:	d012      	beq.n	8004534 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f003 0302 	and.w	r3, r3, #2
 8004518:	2b00      	cmp	r3, #0
 800451a:	d00b      	beq.n	8004534 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004520:	2204      	movs	r2, #4
 8004522:	409a      	lsls	r2, r3
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800452c:	f043 0204 	orr.w	r2, r3, #4
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004538:	2210      	movs	r2, #16
 800453a:	409a      	lsls	r2, r3
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	4013      	ands	r3, r2
 8004540:	2b00      	cmp	r3, #0
 8004542:	d043      	beq.n	80045cc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 0308 	and.w	r3, r3, #8
 800454e:	2b00      	cmp	r3, #0
 8004550:	d03c      	beq.n	80045cc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004556:	2210      	movs	r2, #16
 8004558:	409a      	lsls	r2, r3
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004568:	2b00      	cmp	r3, #0
 800456a:	d018      	beq.n	800459e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004576:	2b00      	cmp	r3, #0
 8004578:	d108      	bne.n	800458c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800457e:	2b00      	cmp	r3, #0
 8004580:	d024      	beq.n	80045cc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004586:	6878      	ldr	r0, [r7, #4]
 8004588:	4798      	blx	r3
 800458a:	e01f      	b.n	80045cc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004590:	2b00      	cmp	r3, #0
 8004592:	d01b      	beq.n	80045cc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004598:	6878      	ldr	r0, [r7, #4]
 800459a:	4798      	blx	r3
 800459c:	e016      	b.n	80045cc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d107      	bne.n	80045bc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	681a      	ldr	r2, [r3, #0]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f022 0208 	bic.w	r2, r2, #8
 80045ba:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d003      	beq.n	80045cc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045c8:	6878      	ldr	r0, [r7, #4]
 80045ca:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045d0:	2220      	movs	r2, #32
 80045d2:	409a      	lsls	r2, r3
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	4013      	ands	r3, r2
 80045d8:	2b00      	cmp	r3, #0
 80045da:	f000 808f 	beq.w	80046fc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f003 0310 	and.w	r3, r3, #16
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	f000 8087 	beq.w	80046fc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045f2:	2220      	movs	r2, #32
 80045f4:	409a      	lsls	r2, r3
 80045f6:	693b      	ldr	r3, [r7, #16]
 80045f8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004600:	b2db      	uxtb	r3, r3
 8004602:	2b05      	cmp	r3, #5
 8004604:	d136      	bne.n	8004674 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	681a      	ldr	r2, [r3, #0]
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f022 0216 	bic.w	r2, r2, #22
 8004614:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	695a      	ldr	r2, [r3, #20]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004624:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800462a:	2b00      	cmp	r3, #0
 800462c:	d103      	bne.n	8004636 <HAL_DMA_IRQHandler+0x1da>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004632:	2b00      	cmp	r3, #0
 8004634:	d007      	beq.n	8004646 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	681a      	ldr	r2, [r3, #0]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f022 0208 	bic.w	r2, r2, #8
 8004644:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800464a:	223f      	movs	r2, #63	@ 0x3f
 800464c:	409a      	lsls	r2, r3
 800464e:	693b      	ldr	r3, [r7, #16]
 8004650:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2201      	movs	r2, #1
 8004656:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2200      	movs	r2, #0
 800465e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004666:	2b00      	cmp	r3, #0
 8004668:	d07e      	beq.n	8004768 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800466e:	6878      	ldr	r0, [r7, #4]
 8004670:	4798      	blx	r3
        }
        return;
 8004672:	e079      	b.n	8004768 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800467e:	2b00      	cmp	r3, #0
 8004680:	d01d      	beq.n	80046be <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800468c:	2b00      	cmp	r3, #0
 800468e:	d10d      	bne.n	80046ac <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004694:	2b00      	cmp	r3, #0
 8004696:	d031      	beq.n	80046fc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800469c:	6878      	ldr	r0, [r7, #4]
 800469e:	4798      	blx	r3
 80046a0:	e02c      	b.n	80046fc <HAL_DMA_IRQHandler+0x2a0>
 80046a2:	bf00      	nop
 80046a4:	20000008 	.word	0x20000008
 80046a8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d023      	beq.n	80046fc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046b8:	6878      	ldr	r0, [r7, #4]
 80046ba:	4798      	blx	r3
 80046bc:	e01e      	b.n	80046fc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d10f      	bne.n	80046ec <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f022 0210 	bic.w	r2, r2, #16
 80046da:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2201      	movs	r2, #1
 80046e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2200      	movs	r2, #0
 80046e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d003      	beq.n	80046fc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046f8:	6878      	ldr	r0, [r7, #4]
 80046fa:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004700:	2b00      	cmp	r3, #0
 8004702:	d032      	beq.n	800476a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004708:	f003 0301 	and.w	r3, r3, #1
 800470c:	2b00      	cmp	r3, #0
 800470e:	d022      	beq.n	8004756 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2205      	movs	r2, #5
 8004714:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	681a      	ldr	r2, [r3, #0]
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f022 0201 	bic.w	r2, r2, #1
 8004726:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	3301      	adds	r3, #1
 800472c:	60bb      	str	r3, [r7, #8]
 800472e:	697a      	ldr	r2, [r7, #20]
 8004730:	429a      	cmp	r2, r3
 8004732:	d307      	bcc.n	8004744 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f003 0301 	and.w	r3, r3, #1
 800473e:	2b00      	cmp	r3, #0
 8004740:	d1f2      	bne.n	8004728 <HAL_DMA_IRQHandler+0x2cc>
 8004742:	e000      	b.n	8004746 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004744:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2201      	movs	r2, #1
 800474a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2200      	movs	r2, #0
 8004752:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800475a:	2b00      	cmp	r3, #0
 800475c:	d005      	beq.n	800476a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004762:	6878      	ldr	r0, [r7, #4]
 8004764:	4798      	blx	r3
 8004766:	e000      	b.n	800476a <HAL_DMA_IRQHandler+0x30e>
        return;
 8004768:	bf00      	nop
    }
  }
}
 800476a:	3718      	adds	r7, #24
 800476c:	46bd      	mov	sp, r7
 800476e:	bd80      	pop	{r7, pc}

08004770 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8004770:	b480      	push	{r7}
 8004772:	b083      	sub	sp, #12
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 800477c:	4618      	mov	r0, r3
 800477e:	370c      	adds	r7, #12
 8004780:	46bd      	mov	sp, r7
 8004782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004786:	4770      	bx	lr

08004788 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004788:	b480      	push	{r7}
 800478a:	b085      	sub	sp, #20
 800478c:	af00      	add	r7, sp, #0
 800478e:	60f8      	str	r0, [r7, #12]
 8004790:	60b9      	str	r1, [r7, #8]
 8004792:	607a      	str	r2, [r7, #4]
 8004794:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	681a      	ldr	r2, [r3, #0]
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80047a4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	683a      	ldr	r2, [r7, #0]
 80047ac:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	689b      	ldr	r3, [r3, #8]
 80047b2:	2b40      	cmp	r3, #64	@ 0x40
 80047b4:	d108      	bne.n	80047c8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	687a      	ldr	r2, [r7, #4]
 80047bc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	68ba      	ldr	r2, [r7, #8]
 80047c4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80047c6:	e007      	b.n	80047d8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	68ba      	ldr	r2, [r7, #8]
 80047ce:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	687a      	ldr	r2, [r7, #4]
 80047d6:	60da      	str	r2, [r3, #12]
}
 80047d8:	bf00      	nop
 80047da:	3714      	adds	r7, #20
 80047dc:	46bd      	mov	sp, r7
 80047de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e2:	4770      	bx	lr

080047e4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80047e4:	b480      	push	{r7}
 80047e6:	b085      	sub	sp, #20
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	b2db      	uxtb	r3, r3
 80047f2:	3b10      	subs	r3, #16
 80047f4:	4a14      	ldr	r2, [pc, #80]	@ (8004848 <DMA_CalcBaseAndBitshift+0x64>)
 80047f6:	fba2 2303 	umull	r2, r3, r2, r3
 80047fa:	091b      	lsrs	r3, r3, #4
 80047fc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80047fe:	4a13      	ldr	r2, [pc, #76]	@ (800484c <DMA_CalcBaseAndBitshift+0x68>)
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	4413      	add	r3, r2
 8004804:	781b      	ldrb	r3, [r3, #0]
 8004806:	461a      	mov	r2, r3
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	2b03      	cmp	r3, #3
 8004810:	d909      	bls.n	8004826 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800481a:	f023 0303 	bic.w	r3, r3, #3
 800481e:	1d1a      	adds	r2, r3, #4
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	659a      	str	r2, [r3, #88]	@ 0x58
 8004824:	e007      	b.n	8004836 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800482e:	f023 0303 	bic.w	r3, r3, #3
 8004832:	687a      	ldr	r2, [r7, #4]
 8004834:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800483a:	4618      	mov	r0, r3
 800483c:	3714      	adds	r7, #20
 800483e:	46bd      	mov	sp, r7
 8004840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004844:	4770      	bx	lr
 8004846:	bf00      	nop
 8004848:	aaaaaaab 	.word	0xaaaaaaab
 800484c:	080131cc 	.word	0x080131cc

08004850 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004850:	b480      	push	{r7}
 8004852:	b085      	sub	sp, #20
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004858:	2300      	movs	r3, #0
 800485a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004860:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	699b      	ldr	r3, [r3, #24]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d11f      	bne.n	80048aa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	2b03      	cmp	r3, #3
 800486e:	d856      	bhi.n	800491e <DMA_CheckFifoParam+0xce>
 8004870:	a201      	add	r2, pc, #4	@ (adr r2, 8004878 <DMA_CheckFifoParam+0x28>)
 8004872:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004876:	bf00      	nop
 8004878:	08004889 	.word	0x08004889
 800487c:	0800489b 	.word	0x0800489b
 8004880:	08004889 	.word	0x08004889
 8004884:	0800491f 	.word	0x0800491f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800488c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004890:	2b00      	cmp	r3, #0
 8004892:	d046      	beq.n	8004922 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004894:	2301      	movs	r3, #1
 8004896:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004898:	e043      	b.n	8004922 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800489e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80048a2:	d140      	bne.n	8004926 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80048a4:	2301      	movs	r3, #1
 80048a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048a8:	e03d      	b.n	8004926 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	699b      	ldr	r3, [r3, #24]
 80048ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048b2:	d121      	bne.n	80048f8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80048b4:	68bb      	ldr	r3, [r7, #8]
 80048b6:	2b03      	cmp	r3, #3
 80048b8:	d837      	bhi.n	800492a <DMA_CheckFifoParam+0xda>
 80048ba:	a201      	add	r2, pc, #4	@ (adr r2, 80048c0 <DMA_CheckFifoParam+0x70>)
 80048bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048c0:	080048d1 	.word	0x080048d1
 80048c4:	080048d7 	.word	0x080048d7
 80048c8:	080048d1 	.word	0x080048d1
 80048cc:	080048e9 	.word	0x080048e9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	73fb      	strb	r3, [r7, #15]
      break;
 80048d4:	e030      	b.n	8004938 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048da:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d025      	beq.n	800492e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80048e2:	2301      	movs	r3, #1
 80048e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048e6:	e022      	b.n	800492e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048ec:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80048f0:	d11f      	bne.n	8004932 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80048f2:	2301      	movs	r3, #1
 80048f4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80048f6:	e01c      	b.n	8004932 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	2b02      	cmp	r3, #2
 80048fc:	d903      	bls.n	8004906 <DMA_CheckFifoParam+0xb6>
 80048fe:	68bb      	ldr	r3, [r7, #8]
 8004900:	2b03      	cmp	r3, #3
 8004902:	d003      	beq.n	800490c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004904:	e018      	b.n	8004938 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	73fb      	strb	r3, [r7, #15]
      break;
 800490a:	e015      	b.n	8004938 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004910:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004914:	2b00      	cmp	r3, #0
 8004916:	d00e      	beq.n	8004936 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004918:	2301      	movs	r3, #1
 800491a:	73fb      	strb	r3, [r7, #15]
      break;
 800491c:	e00b      	b.n	8004936 <DMA_CheckFifoParam+0xe6>
      break;
 800491e:	bf00      	nop
 8004920:	e00a      	b.n	8004938 <DMA_CheckFifoParam+0xe8>
      break;
 8004922:	bf00      	nop
 8004924:	e008      	b.n	8004938 <DMA_CheckFifoParam+0xe8>
      break;
 8004926:	bf00      	nop
 8004928:	e006      	b.n	8004938 <DMA_CheckFifoParam+0xe8>
      break;
 800492a:	bf00      	nop
 800492c:	e004      	b.n	8004938 <DMA_CheckFifoParam+0xe8>
      break;
 800492e:	bf00      	nop
 8004930:	e002      	b.n	8004938 <DMA_CheckFifoParam+0xe8>
      break;   
 8004932:	bf00      	nop
 8004934:	e000      	b.n	8004938 <DMA_CheckFifoParam+0xe8>
      break;
 8004936:	bf00      	nop
    }
  } 
  
  return status; 
 8004938:	7bfb      	ldrb	r3, [r7, #15]
}
 800493a:	4618      	mov	r0, r3
 800493c:	3714      	adds	r7, #20
 800493e:	46bd      	mov	sp, r7
 8004940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004944:	4770      	bx	lr
 8004946:	bf00      	nop

08004948 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004948:	b480      	push	{r7}
 800494a:	b089      	sub	sp, #36	@ 0x24
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
 8004950:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004952:	2300      	movs	r3, #0
 8004954:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004956:	2300      	movs	r3, #0
 8004958:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800495a:	2300      	movs	r3, #0
 800495c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800495e:	2300      	movs	r3, #0
 8004960:	61fb      	str	r3, [r7, #28]
 8004962:	e159      	b.n	8004c18 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004964:	2201      	movs	r2, #1
 8004966:	69fb      	ldr	r3, [r7, #28]
 8004968:	fa02 f303 	lsl.w	r3, r2, r3
 800496c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	697a      	ldr	r2, [r7, #20]
 8004974:	4013      	ands	r3, r2
 8004976:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004978:	693a      	ldr	r2, [r7, #16]
 800497a:	697b      	ldr	r3, [r7, #20]
 800497c:	429a      	cmp	r2, r3
 800497e:	f040 8148 	bne.w	8004c12 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	f003 0303 	and.w	r3, r3, #3
 800498a:	2b01      	cmp	r3, #1
 800498c:	d005      	beq.n	800499a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004996:	2b02      	cmp	r3, #2
 8004998:	d130      	bne.n	80049fc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	689b      	ldr	r3, [r3, #8]
 800499e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80049a0:	69fb      	ldr	r3, [r7, #28]
 80049a2:	005b      	lsls	r3, r3, #1
 80049a4:	2203      	movs	r2, #3
 80049a6:	fa02 f303 	lsl.w	r3, r2, r3
 80049aa:	43db      	mvns	r3, r3
 80049ac:	69ba      	ldr	r2, [r7, #24]
 80049ae:	4013      	ands	r3, r2
 80049b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	68da      	ldr	r2, [r3, #12]
 80049b6:	69fb      	ldr	r3, [r7, #28]
 80049b8:	005b      	lsls	r3, r3, #1
 80049ba:	fa02 f303 	lsl.w	r3, r2, r3
 80049be:	69ba      	ldr	r2, [r7, #24]
 80049c0:	4313      	orrs	r3, r2
 80049c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	69ba      	ldr	r2, [r7, #24]
 80049c8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80049d0:	2201      	movs	r2, #1
 80049d2:	69fb      	ldr	r3, [r7, #28]
 80049d4:	fa02 f303 	lsl.w	r3, r2, r3
 80049d8:	43db      	mvns	r3, r3
 80049da:	69ba      	ldr	r2, [r7, #24]
 80049dc:	4013      	ands	r3, r2
 80049de:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	091b      	lsrs	r3, r3, #4
 80049e6:	f003 0201 	and.w	r2, r3, #1
 80049ea:	69fb      	ldr	r3, [r7, #28]
 80049ec:	fa02 f303 	lsl.w	r3, r2, r3
 80049f0:	69ba      	ldr	r2, [r7, #24]
 80049f2:	4313      	orrs	r3, r2
 80049f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	69ba      	ldr	r2, [r7, #24]
 80049fa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	685b      	ldr	r3, [r3, #4]
 8004a00:	f003 0303 	and.w	r3, r3, #3
 8004a04:	2b03      	cmp	r3, #3
 8004a06:	d017      	beq.n	8004a38 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	68db      	ldr	r3, [r3, #12]
 8004a0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004a0e:	69fb      	ldr	r3, [r7, #28]
 8004a10:	005b      	lsls	r3, r3, #1
 8004a12:	2203      	movs	r2, #3
 8004a14:	fa02 f303 	lsl.w	r3, r2, r3
 8004a18:	43db      	mvns	r3, r3
 8004a1a:	69ba      	ldr	r2, [r7, #24]
 8004a1c:	4013      	ands	r3, r2
 8004a1e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	689a      	ldr	r2, [r3, #8]
 8004a24:	69fb      	ldr	r3, [r7, #28]
 8004a26:	005b      	lsls	r3, r3, #1
 8004a28:	fa02 f303 	lsl.w	r3, r2, r3
 8004a2c:	69ba      	ldr	r2, [r7, #24]
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	69ba      	ldr	r2, [r7, #24]
 8004a36:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	f003 0303 	and.w	r3, r3, #3
 8004a40:	2b02      	cmp	r3, #2
 8004a42:	d123      	bne.n	8004a8c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004a44:	69fb      	ldr	r3, [r7, #28]
 8004a46:	08da      	lsrs	r2, r3, #3
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	3208      	adds	r2, #8
 8004a4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a50:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004a52:	69fb      	ldr	r3, [r7, #28]
 8004a54:	f003 0307 	and.w	r3, r3, #7
 8004a58:	009b      	lsls	r3, r3, #2
 8004a5a:	220f      	movs	r2, #15
 8004a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a60:	43db      	mvns	r3, r3
 8004a62:	69ba      	ldr	r2, [r7, #24]
 8004a64:	4013      	ands	r3, r2
 8004a66:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	691a      	ldr	r2, [r3, #16]
 8004a6c:	69fb      	ldr	r3, [r7, #28]
 8004a6e:	f003 0307 	and.w	r3, r3, #7
 8004a72:	009b      	lsls	r3, r3, #2
 8004a74:	fa02 f303 	lsl.w	r3, r2, r3
 8004a78:	69ba      	ldr	r2, [r7, #24]
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004a7e:	69fb      	ldr	r3, [r7, #28]
 8004a80:	08da      	lsrs	r2, r3, #3
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	3208      	adds	r2, #8
 8004a86:	69b9      	ldr	r1, [r7, #24]
 8004a88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004a92:	69fb      	ldr	r3, [r7, #28]
 8004a94:	005b      	lsls	r3, r3, #1
 8004a96:	2203      	movs	r2, #3
 8004a98:	fa02 f303 	lsl.w	r3, r2, r3
 8004a9c:	43db      	mvns	r3, r3
 8004a9e:	69ba      	ldr	r2, [r7, #24]
 8004aa0:	4013      	ands	r3, r2
 8004aa2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	685b      	ldr	r3, [r3, #4]
 8004aa8:	f003 0203 	and.w	r2, r3, #3
 8004aac:	69fb      	ldr	r3, [r7, #28]
 8004aae:	005b      	lsls	r3, r3, #1
 8004ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ab4:	69ba      	ldr	r2, [r7, #24]
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	69ba      	ldr	r2, [r7, #24]
 8004abe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	f000 80a2 	beq.w	8004c12 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004ace:	2300      	movs	r3, #0
 8004ad0:	60fb      	str	r3, [r7, #12]
 8004ad2:	4b57      	ldr	r3, [pc, #348]	@ (8004c30 <HAL_GPIO_Init+0x2e8>)
 8004ad4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ad6:	4a56      	ldr	r2, [pc, #344]	@ (8004c30 <HAL_GPIO_Init+0x2e8>)
 8004ad8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004adc:	6453      	str	r3, [r2, #68]	@ 0x44
 8004ade:	4b54      	ldr	r3, [pc, #336]	@ (8004c30 <HAL_GPIO_Init+0x2e8>)
 8004ae0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ae2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004ae6:	60fb      	str	r3, [r7, #12]
 8004ae8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004aea:	4a52      	ldr	r2, [pc, #328]	@ (8004c34 <HAL_GPIO_Init+0x2ec>)
 8004aec:	69fb      	ldr	r3, [r7, #28]
 8004aee:	089b      	lsrs	r3, r3, #2
 8004af0:	3302      	adds	r3, #2
 8004af2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004af6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004af8:	69fb      	ldr	r3, [r7, #28]
 8004afa:	f003 0303 	and.w	r3, r3, #3
 8004afe:	009b      	lsls	r3, r3, #2
 8004b00:	220f      	movs	r2, #15
 8004b02:	fa02 f303 	lsl.w	r3, r2, r3
 8004b06:	43db      	mvns	r3, r3
 8004b08:	69ba      	ldr	r2, [r7, #24]
 8004b0a:	4013      	ands	r3, r2
 8004b0c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	4a49      	ldr	r2, [pc, #292]	@ (8004c38 <HAL_GPIO_Init+0x2f0>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d019      	beq.n	8004b4a <HAL_GPIO_Init+0x202>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	4a48      	ldr	r2, [pc, #288]	@ (8004c3c <HAL_GPIO_Init+0x2f4>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d013      	beq.n	8004b46 <HAL_GPIO_Init+0x1fe>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	4a47      	ldr	r2, [pc, #284]	@ (8004c40 <HAL_GPIO_Init+0x2f8>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d00d      	beq.n	8004b42 <HAL_GPIO_Init+0x1fa>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	4a46      	ldr	r2, [pc, #280]	@ (8004c44 <HAL_GPIO_Init+0x2fc>)
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d007      	beq.n	8004b3e <HAL_GPIO_Init+0x1f6>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	4a45      	ldr	r2, [pc, #276]	@ (8004c48 <HAL_GPIO_Init+0x300>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d101      	bne.n	8004b3a <HAL_GPIO_Init+0x1f2>
 8004b36:	2304      	movs	r3, #4
 8004b38:	e008      	b.n	8004b4c <HAL_GPIO_Init+0x204>
 8004b3a:	2307      	movs	r3, #7
 8004b3c:	e006      	b.n	8004b4c <HAL_GPIO_Init+0x204>
 8004b3e:	2303      	movs	r3, #3
 8004b40:	e004      	b.n	8004b4c <HAL_GPIO_Init+0x204>
 8004b42:	2302      	movs	r3, #2
 8004b44:	e002      	b.n	8004b4c <HAL_GPIO_Init+0x204>
 8004b46:	2301      	movs	r3, #1
 8004b48:	e000      	b.n	8004b4c <HAL_GPIO_Init+0x204>
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	69fa      	ldr	r2, [r7, #28]
 8004b4e:	f002 0203 	and.w	r2, r2, #3
 8004b52:	0092      	lsls	r2, r2, #2
 8004b54:	4093      	lsls	r3, r2
 8004b56:	69ba      	ldr	r2, [r7, #24]
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004b5c:	4935      	ldr	r1, [pc, #212]	@ (8004c34 <HAL_GPIO_Init+0x2ec>)
 8004b5e:	69fb      	ldr	r3, [r7, #28]
 8004b60:	089b      	lsrs	r3, r3, #2
 8004b62:	3302      	adds	r3, #2
 8004b64:	69ba      	ldr	r2, [r7, #24]
 8004b66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004b6a:	4b38      	ldr	r3, [pc, #224]	@ (8004c4c <HAL_GPIO_Init+0x304>)
 8004b6c:	689b      	ldr	r3, [r3, #8]
 8004b6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b70:	693b      	ldr	r3, [r7, #16]
 8004b72:	43db      	mvns	r3, r3
 8004b74:	69ba      	ldr	r2, [r7, #24]
 8004b76:	4013      	ands	r3, r2
 8004b78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	685b      	ldr	r3, [r3, #4]
 8004b7e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d003      	beq.n	8004b8e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004b86:	69ba      	ldr	r2, [r7, #24]
 8004b88:	693b      	ldr	r3, [r7, #16]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004b8e:	4a2f      	ldr	r2, [pc, #188]	@ (8004c4c <HAL_GPIO_Init+0x304>)
 8004b90:	69bb      	ldr	r3, [r7, #24]
 8004b92:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004b94:	4b2d      	ldr	r3, [pc, #180]	@ (8004c4c <HAL_GPIO_Init+0x304>)
 8004b96:	68db      	ldr	r3, [r3, #12]
 8004b98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b9a:	693b      	ldr	r3, [r7, #16]
 8004b9c:	43db      	mvns	r3, r3
 8004b9e:	69ba      	ldr	r2, [r7, #24]
 8004ba0:	4013      	ands	r3, r2
 8004ba2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d003      	beq.n	8004bb8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004bb0:	69ba      	ldr	r2, [r7, #24]
 8004bb2:	693b      	ldr	r3, [r7, #16]
 8004bb4:	4313      	orrs	r3, r2
 8004bb6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004bb8:	4a24      	ldr	r2, [pc, #144]	@ (8004c4c <HAL_GPIO_Init+0x304>)
 8004bba:	69bb      	ldr	r3, [r7, #24]
 8004bbc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004bbe:	4b23      	ldr	r3, [pc, #140]	@ (8004c4c <HAL_GPIO_Init+0x304>)
 8004bc0:	685b      	ldr	r3, [r3, #4]
 8004bc2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004bc4:	693b      	ldr	r3, [r7, #16]
 8004bc6:	43db      	mvns	r3, r3
 8004bc8:	69ba      	ldr	r2, [r7, #24]
 8004bca:	4013      	ands	r3, r2
 8004bcc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	685b      	ldr	r3, [r3, #4]
 8004bd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d003      	beq.n	8004be2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004bda:	69ba      	ldr	r2, [r7, #24]
 8004bdc:	693b      	ldr	r3, [r7, #16]
 8004bde:	4313      	orrs	r3, r2
 8004be0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004be2:	4a1a      	ldr	r2, [pc, #104]	@ (8004c4c <HAL_GPIO_Init+0x304>)
 8004be4:	69bb      	ldr	r3, [r7, #24]
 8004be6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004be8:	4b18      	ldr	r3, [pc, #96]	@ (8004c4c <HAL_GPIO_Init+0x304>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004bee:	693b      	ldr	r3, [r7, #16]
 8004bf0:	43db      	mvns	r3, r3
 8004bf2:	69ba      	ldr	r2, [r7, #24]
 8004bf4:	4013      	ands	r3, r2
 8004bf6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d003      	beq.n	8004c0c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004c04:	69ba      	ldr	r2, [r7, #24]
 8004c06:	693b      	ldr	r3, [r7, #16]
 8004c08:	4313      	orrs	r3, r2
 8004c0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004c0c:	4a0f      	ldr	r2, [pc, #60]	@ (8004c4c <HAL_GPIO_Init+0x304>)
 8004c0e:	69bb      	ldr	r3, [r7, #24]
 8004c10:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004c12:	69fb      	ldr	r3, [r7, #28]
 8004c14:	3301      	adds	r3, #1
 8004c16:	61fb      	str	r3, [r7, #28]
 8004c18:	69fb      	ldr	r3, [r7, #28]
 8004c1a:	2b0f      	cmp	r3, #15
 8004c1c:	f67f aea2 	bls.w	8004964 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004c20:	bf00      	nop
 8004c22:	bf00      	nop
 8004c24:	3724      	adds	r7, #36	@ 0x24
 8004c26:	46bd      	mov	sp, r7
 8004c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2c:	4770      	bx	lr
 8004c2e:	bf00      	nop
 8004c30:	40023800 	.word	0x40023800
 8004c34:	40013800 	.word	0x40013800
 8004c38:	40020000 	.word	0x40020000
 8004c3c:	40020400 	.word	0x40020400
 8004c40:	40020800 	.word	0x40020800
 8004c44:	40020c00 	.word	0x40020c00
 8004c48:	40021000 	.word	0x40021000
 8004c4c:	40013c00 	.word	0x40013c00

08004c50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004c50:	b480      	push	{r7}
 8004c52:	b083      	sub	sp, #12
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
 8004c58:	460b      	mov	r3, r1
 8004c5a:	807b      	strh	r3, [r7, #2]
 8004c5c:	4613      	mov	r3, r2
 8004c5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004c60:	787b      	ldrb	r3, [r7, #1]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d003      	beq.n	8004c6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004c66:	887a      	ldrh	r2, [r7, #2]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004c6c:	e003      	b.n	8004c76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004c6e:	887b      	ldrh	r3, [r7, #2]
 8004c70:	041a      	lsls	r2, r3, #16
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	619a      	str	r2, [r3, #24]
}
 8004c76:	bf00      	nop
 8004c78:	370c      	adds	r7, #12
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c80:	4770      	bx	lr
	...

08004c84 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b084      	sub	sp, #16
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d101      	bne.n	8004c96 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	e12b      	b.n	8004eee <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c9c:	b2db      	uxtb	r3, r3
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d106      	bne.n	8004cb0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004caa:	6878      	ldr	r0, [r7, #4]
 8004cac:	f7fe f8ec 	bl	8002e88 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2224      	movs	r2, #36	@ 0x24
 8004cb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	681a      	ldr	r2, [r3, #0]
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f022 0201 	bic.w	r2, r2, #1
 8004cc6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	681a      	ldr	r2, [r3, #0]
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004cd6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	681a      	ldr	r2, [r3, #0]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004ce6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004ce8:	f001 feb4 	bl	8006a54 <HAL_RCC_GetPCLK1Freq>
 8004cec:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	4a81      	ldr	r2, [pc, #516]	@ (8004ef8 <HAL_I2C_Init+0x274>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d807      	bhi.n	8004d08 <HAL_I2C_Init+0x84>
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	4a80      	ldr	r2, [pc, #512]	@ (8004efc <HAL_I2C_Init+0x278>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	bf94      	ite	ls
 8004d00:	2301      	movls	r3, #1
 8004d02:	2300      	movhi	r3, #0
 8004d04:	b2db      	uxtb	r3, r3
 8004d06:	e006      	b.n	8004d16 <HAL_I2C_Init+0x92>
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	4a7d      	ldr	r2, [pc, #500]	@ (8004f00 <HAL_I2C_Init+0x27c>)
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	bf94      	ite	ls
 8004d10:	2301      	movls	r3, #1
 8004d12:	2300      	movhi	r3, #0
 8004d14:	b2db      	uxtb	r3, r3
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d001      	beq.n	8004d1e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	e0e7      	b.n	8004eee <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	4a78      	ldr	r2, [pc, #480]	@ (8004f04 <HAL_I2C_Init+0x280>)
 8004d22:	fba2 2303 	umull	r2, r3, r2, r3
 8004d26:	0c9b      	lsrs	r3, r3, #18
 8004d28:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	685b      	ldr	r3, [r3, #4]
 8004d30:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	68ba      	ldr	r2, [r7, #8]
 8004d3a:	430a      	orrs	r2, r1
 8004d3c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	6a1b      	ldr	r3, [r3, #32]
 8004d44:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	4a6a      	ldr	r2, [pc, #424]	@ (8004ef8 <HAL_I2C_Init+0x274>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d802      	bhi.n	8004d58 <HAL_I2C_Init+0xd4>
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	3301      	adds	r3, #1
 8004d56:	e009      	b.n	8004d6c <HAL_I2C_Init+0xe8>
 8004d58:	68bb      	ldr	r3, [r7, #8]
 8004d5a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004d5e:	fb02 f303 	mul.w	r3, r2, r3
 8004d62:	4a69      	ldr	r2, [pc, #420]	@ (8004f08 <HAL_I2C_Init+0x284>)
 8004d64:	fba2 2303 	umull	r2, r3, r2, r3
 8004d68:	099b      	lsrs	r3, r3, #6
 8004d6a:	3301      	adds	r3, #1
 8004d6c:	687a      	ldr	r2, [r7, #4]
 8004d6e:	6812      	ldr	r2, [r2, #0]
 8004d70:	430b      	orrs	r3, r1
 8004d72:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	69db      	ldr	r3, [r3, #28]
 8004d7a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004d7e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	495c      	ldr	r1, [pc, #368]	@ (8004ef8 <HAL_I2C_Init+0x274>)
 8004d88:	428b      	cmp	r3, r1
 8004d8a:	d819      	bhi.n	8004dc0 <HAL_I2C_Init+0x13c>
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	1e59      	subs	r1, r3, #1
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	005b      	lsls	r3, r3, #1
 8004d96:	fbb1 f3f3 	udiv	r3, r1, r3
 8004d9a:	1c59      	adds	r1, r3, #1
 8004d9c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004da0:	400b      	ands	r3, r1
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d00a      	beq.n	8004dbc <HAL_I2C_Init+0x138>
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	1e59      	subs	r1, r3, #1
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	005b      	lsls	r3, r3, #1
 8004db0:	fbb1 f3f3 	udiv	r3, r1, r3
 8004db4:	3301      	adds	r3, #1
 8004db6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004dba:	e051      	b.n	8004e60 <HAL_I2C_Init+0x1dc>
 8004dbc:	2304      	movs	r3, #4
 8004dbe:	e04f      	b.n	8004e60 <HAL_I2C_Init+0x1dc>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d111      	bne.n	8004dec <HAL_I2C_Init+0x168>
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	1e58      	subs	r0, r3, #1
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6859      	ldr	r1, [r3, #4]
 8004dd0:	460b      	mov	r3, r1
 8004dd2:	005b      	lsls	r3, r3, #1
 8004dd4:	440b      	add	r3, r1
 8004dd6:	fbb0 f3f3 	udiv	r3, r0, r3
 8004dda:	3301      	adds	r3, #1
 8004ddc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	bf0c      	ite	eq
 8004de4:	2301      	moveq	r3, #1
 8004de6:	2300      	movne	r3, #0
 8004de8:	b2db      	uxtb	r3, r3
 8004dea:	e012      	b.n	8004e12 <HAL_I2C_Init+0x18e>
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	1e58      	subs	r0, r3, #1
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6859      	ldr	r1, [r3, #4]
 8004df4:	460b      	mov	r3, r1
 8004df6:	009b      	lsls	r3, r3, #2
 8004df8:	440b      	add	r3, r1
 8004dfa:	0099      	lsls	r1, r3, #2
 8004dfc:	440b      	add	r3, r1
 8004dfe:	fbb0 f3f3 	udiv	r3, r0, r3
 8004e02:	3301      	adds	r3, #1
 8004e04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	bf0c      	ite	eq
 8004e0c:	2301      	moveq	r3, #1
 8004e0e:	2300      	movne	r3, #0
 8004e10:	b2db      	uxtb	r3, r3
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d001      	beq.n	8004e1a <HAL_I2C_Init+0x196>
 8004e16:	2301      	movs	r3, #1
 8004e18:	e022      	b.n	8004e60 <HAL_I2C_Init+0x1dc>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d10e      	bne.n	8004e40 <HAL_I2C_Init+0x1bc>
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	1e58      	subs	r0, r3, #1
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6859      	ldr	r1, [r3, #4]
 8004e2a:	460b      	mov	r3, r1
 8004e2c:	005b      	lsls	r3, r3, #1
 8004e2e:	440b      	add	r3, r1
 8004e30:	fbb0 f3f3 	udiv	r3, r0, r3
 8004e34:	3301      	adds	r3, #1
 8004e36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e3e:	e00f      	b.n	8004e60 <HAL_I2C_Init+0x1dc>
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	1e58      	subs	r0, r3, #1
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6859      	ldr	r1, [r3, #4]
 8004e48:	460b      	mov	r3, r1
 8004e4a:	009b      	lsls	r3, r3, #2
 8004e4c:	440b      	add	r3, r1
 8004e4e:	0099      	lsls	r1, r3, #2
 8004e50:	440b      	add	r3, r1
 8004e52:	fbb0 f3f3 	udiv	r3, r0, r3
 8004e56:	3301      	adds	r3, #1
 8004e58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e5c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004e60:	6879      	ldr	r1, [r7, #4]
 8004e62:	6809      	ldr	r1, [r1, #0]
 8004e64:	4313      	orrs	r3, r2
 8004e66:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	69da      	ldr	r2, [r3, #28]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6a1b      	ldr	r3, [r3, #32]
 8004e7a:	431a      	orrs	r2, r3
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	430a      	orrs	r2, r1
 8004e82:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004e8e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004e92:	687a      	ldr	r2, [r7, #4]
 8004e94:	6911      	ldr	r1, [r2, #16]
 8004e96:	687a      	ldr	r2, [r7, #4]
 8004e98:	68d2      	ldr	r2, [r2, #12]
 8004e9a:	4311      	orrs	r1, r2
 8004e9c:	687a      	ldr	r2, [r7, #4]
 8004e9e:	6812      	ldr	r2, [r2, #0]
 8004ea0:	430b      	orrs	r3, r1
 8004ea2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	68db      	ldr	r3, [r3, #12]
 8004eaa:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	695a      	ldr	r2, [r3, #20]
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	699b      	ldr	r3, [r3, #24]
 8004eb6:	431a      	orrs	r2, r3
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	430a      	orrs	r2, r1
 8004ebe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	681a      	ldr	r2, [r3, #0]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f042 0201 	orr.w	r2, r2, #1
 8004ece:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2220      	movs	r2, #32
 8004eda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004eec:	2300      	movs	r3, #0
}
 8004eee:	4618      	mov	r0, r3
 8004ef0:	3710      	adds	r7, #16
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	bd80      	pop	{r7, pc}
 8004ef6:	bf00      	nop
 8004ef8:	000186a0 	.word	0x000186a0
 8004efc:	001e847f 	.word	0x001e847f
 8004f00:	003d08ff 	.word	0x003d08ff
 8004f04:	431bde83 	.word	0x431bde83
 8004f08:	10624dd3 	.word	0x10624dd3

08004f0c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b088      	sub	sp, #32
 8004f10:	af02      	add	r7, sp, #8
 8004f12:	60f8      	str	r0, [r7, #12]
 8004f14:	607a      	str	r2, [r7, #4]
 8004f16:	461a      	mov	r2, r3
 8004f18:	460b      	mov	r3, r1
 8004f1a:	817b      	strh	r3, [r7, #10]
 8004f1c:	4613      	mov	r3, r2
 8004f1e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004f20:	f7fe fbd0 	bl	80036c4 <HAL_GetTick>
 8004f24:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f2c:	b2db      	uxtb	r3, r3
 8004f2e:	2b20      	cmp	r3, #32
 8004f30:	f040 80e0 	bne.w	80050f4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	9300      	str	r3, [sp, #0]
 8004f38:	2319      	movs	r3, #25
 8004f3a:	2201      	movs	r2, #1
 8004f3c:	4970      	ldr	r1, [pc, #448]	@ (8005100 <HAL_I2C_Master_Transmit+0x1f4>)
 8004f3e:	68f8      	ldr	r0, [r7, #12]
 8004f40:	f000 ff22 	bl	8005d88 <I2C_WaitOnFlagUntilTimeout>
 8004f44:	4603      	mov	r3, r0
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d001      	beq.n	8004f4e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004f4a:	2302      	movs	r3, #2
 8004f4c:	e0d3      	b.n	80050f6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f54:	2b01      	cmp	r3, #1
 8004f56:	d101      	bne.n	8004f5c <HAL_I2C_Master_Transmit+0x50>
 8004f58:	2302      	movs	r3, #2
 8004f5a:	e0cc      	b.n	80050f6 <HAL_I2C_Master_Transmit+0x1ea>
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	2201      	movs	r2, #1
 8004f60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f003 0301 	and.w	r3, r3, #1
 8004f6e:	2b01      	cmp	r3, #1
 8004f70:	d007      	beq.n	8004f82 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	681a      	ldr	r2, [r3, #0]
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f042 0201 	orr.w	r2, r2, #1
 8004f80:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	681a      	ldr	r2, [r3, #0]
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004f90:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	2221      	movs	r2, #33	@ 0x21
 8004f96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	2210      	movs	r2, #16
 8004f9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	687a      	ldr	r2, [r7, #4]
 8004fac:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	893a      	ldrh	r2, [r7, #8]
 8004fb2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fb8:	b29a      	uxth	r2, r3
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	4a50      	ldr	r2, [pc, #320]	@ (8005104 <HAL_I2C_Master_Transmit+0x1f8>)
 8004fc2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004fc4:	8979      	ldrh	r1, [r7, #10]
 8004fc6:	697b      	ldr	r3, [r7, #20]
 8004fc8:	6a3a      	ldr	r2, [r7, #32]
 8004fca:	68f8      	ldr	r0, [r7, #12]
 8004fcc:	f000 fcf6 	bl	80059bc <I2C_MasterRequestWrite>
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d001      	beq.n	8004fda <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	e08d      	b.n	80050f6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fda:	2300      	movs	r3, #0
 8004fdc:	613b      	str	r3, [r7, #16]
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	695b      	ldr	r3, [r3, #20]
 8004fe4:	613b      	str	r3, [r7, #16]
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	699b      	ldr	r3, [r3, #24]
 8004fec:	613b      	str	r3, [r7, #16]
 8004fee:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004ff0:	e066      	b.n	80050c0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ff2:	697a      	ldr	r2, [r7, #20]
 8004ff4:	6a39      	ldr	r1, [r7, #32]
 8004ff6:	68f8      	ldr	r0, [r7, #12]
 8004ff8:	f000 ffe0 	bl	8005fbc <I2C_WaitOnTXEFlagUntilTimeout>
 8004ffc:	4603      	mov	r3, r0
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d00d      	beq.n	800501e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005006:	2b04      	cmp	r3, #4
 8005008:	d107      	bne.n	800501a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	681a      	ldr	r2, [r3, #0]
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005018:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800501a:	2301      	movs	r3, #1
 800501c:	e06b      	b.n	80050f6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005022:	781a      	ldrb	r2, [r3, #0]
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800502e:	1c5a      	adds	r2, r3, #1
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005038:	b29b      	uxth	r3, r3
 800503a:	3b01      	subs	r3, #1
 800503c:	b29a      	uxth	r2, r3
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005046:	3b01      	subs	r3, #1
 8005048:	b29a      	uxth	r2, r3
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	695b      	ldr	r3, [r3, #20]
 8005054:	f003 0304 	and.w	r3, r3, #4
 8005058:	2b04      	cmp	r3, #4
 800505a:	d11b      	bne.n	8005094 <HAL_I2C_Master_Transmit+0x188>
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005060:	2b00      	cmp	r3, #0
 8005062:	d017      	beq.n	8005094 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005068:	781a      	ldrb	r2, [r3, #0]
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005074:	1c5a      	adds	r2, r3, #1
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800507e:	b29b      	uxth	r3, r3
 8005080:	3b01      	subs	r3, #1
 8005082:	b29a      	uxth	r2, r3
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800508c:	3b01      	subs	r3, #1
 800508e:	b29a      	uxth	r2, r3
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005094:	697a      	ldr	r2, [r7, #20]
 8005096:	6a39      	ldr	r1, [r7, #32]
 8005098:	68f8      	ldr	r0, [r7, #12]
 800509a:	f000 ffd7 	bl	800604c <I2C_WaitOnBTFFlagUntilTimeout>
 800509e:	4603      	mov	r3, r0
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d00d      	beq.n	80050c0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050a8:	2b04      	cmp	r3, #4
 80050aa:	d107      	bne.n	80050bc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	681a      	ldr	r2, [r3, #0]
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050ba:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80050bc:	2301      	movs	r3, #1
 80050be:	e01a      	b.n	80050f6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d194      	bne.n	8004ff2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	681a      	ldr	r2, [r3, #0]
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2220      	movs	r2, #32
 80050dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	2200      	movs	r2, #0
 80050e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	2200      	movs	r2, #0
 80050ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80050f0:	2300      	movs	r3, #0
 80050f2:	e000      	b.n	80050f6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80050f4:	2302      	movs	r3, #2
  }
}
 80050f6:	4618      	mov	r0, r3
 80050f8:	3718      	adds	r7, #24
 80050fa:	46bd      	mov	sp, r7
 80050fc:	bd80      	pop	{r7, pc}
 80050fe:	bf00      	nop
 8005100:	00100002 	.word	0x00100002
 8005104:	ffff0000 	.word	0xffff0000

08005108 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b08c      	sub	sp, #48	@ 0x30
 800510c:	af02      	add	r7, sp, #8
 800510e:	60f8      	str	r0, [r7, #12]
 8005110:	607a      	str	r2, [r7, #4]
 8005112:	461a      	mov	r2, r3
 8005114:	460b      	mov	r3, r1
 8005116:	817b      	strh	r3, [r7, #10]
 8005118:	4613      	mov	r3, r2
 800511a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800511c:	f7fe fad2 	bl	80036c4 <HAL_GetTick>
 8005120:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005128:	b2db      	uxtb	r3, r3
 800512a:	2b20      	cmp	r3, #32
 800512c:	f040 8217 	bne.w	800555e <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005132:	9300      	str	r3, [sp, #0]
 8005134:	2319      	movs	r3, #25
 8005136:	2201      	movs	r2, #1
 8005138:	497c      	ldr	r1, [pc, #496]	@ (800532c <HAL_I2C_Master_Receive+0x224>)
 800513a:	68f8      	ldr	r0, [r7, #12]
 800513c:	f000 fe24 	bl	8005d88 <I2C_WaitOnFlagUntilTimeout>
 8005140:	4603      	mov	r3, r0
 8005142:	2b00      	cmp	r3, #0
 8005144:	d001      	beq.n	800514a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8005146:	2302      	movs	r3, #2
 8005148:	e20a      	b.n	8005560 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005150:	2b01      	cmp	r3, #1
 8005152:	d101      	bne.n	8005158 <HAL_I2C_Master_Receive+0x50>
 8005154:	2302      	movs	r3, #2
 8005156:	e203      	b.n	8005560 <HAL_I2C_Master_Receive+0x458>
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	2201      	movs	r2, #1
 800515c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f003 0301 	and.w	r3, r3, #1
 800516a:	2b01      	cmp	r3, #1
 800516c:	d007      	beq.n	800517e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	681a      	ldr	r2, [r3, #0]
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f042 0201 	orr.w	r2, r2, #1
 800517c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	681a      	ldr	r2, [r3, #0]
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800518c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	2222      	movs	r2, #34	@ 0x22
 8005192:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	2210      	movs	r2, #16
 800519a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2200      	movs	r2, #0
 80051a2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	687a      	ldr	r2, [r7, #4]
 80051a8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	893a      	ldrh	r2, [r7, #8]
 80051ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051b4:	b29a      	uxth	r2, r3
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	4a5c      	ldr	r2, [pc, #368]	@ (8005330 <HAL_I2C_Master_Receive+0x228>)
 80051be:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80051c0:	8979      	ldrh	r1, [r7, #10]
 80051c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80051c6:	68f8      	ldr	r0, [r7, #12]
 80051c8:	f000 fc7a 	bl	8005ac0 <I2C_MasterRequestRead>
 80051cc:	4603      	mov	r3, r0
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d001      	beq.n	80051d6 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80051d2:	2301      	movs	r3, #1
 80051d4:	e1c4      	b.n	8005560 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d113      	bne.n	8005206 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051de:	2300      	movs	r3, #0
 80051e0:	623b      	str	r3, [r7, #32]
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	695b      	ldr	r3, [r3, #20]
 80051e8:	623b      	str	r3, [r7, #32]
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	699b      	ldr	r3, [r3, #24]
 80051f0:	623b      	str	r3, [r7, #32]
 80051f2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	681a      	ldr	r2, [r3, #0]
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005202:	601a      	str	r2, [r3, #0]
 8005204:	e198      	b.n	8005538 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800520a:	2b01      	cmp	r3, #1
 800520c:	d11b      	bne.n	8005246 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	681a      	ldr	r2, [r3, #0]
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800521c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800521e:	2300      	movs	r3, #0
 8005220:	61fb      	str	r3, [r7, #28]
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	695b      	ldr	r3, [r3, #20]
 8005228:	61fb      	str	r3, [r7, #28]
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	699b      	ldr	r3, [r3, #24]
 8005230:	61fb      	str	r3, [r7, #28]
 8005232:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	681a      	ldr	r2, [r3, #0]
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005242:	601a      	str	r2, [r3, #0]
 8005244:	e178      	b.n	8005538 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800524a:	2b02      	cmp	r3, #2
 800524c:	d11b      	bne.n	8005286 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	681a      	ldr	r2, [r3, #0]
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800525c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	681a      	ldr	r2, [r3, #0]
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800526c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800526e:	2300      	movs	r3, #0
 8005270:	61bb      	str	r3, [r7, #24]
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	695b      	ldr	r3, [r3, #20]
 8005278:	61bb      	str	r3, [r7, #24]
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	699b      	ldr	r3, [r3, #24]
 8005280:	61bb      	str	r3, [r7, #24]
 8005282:	69bb      	ldr	r3, [r7, #24]
 8005284:	e158      	b.n	8005538 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	681a      	ldr	r2, [r3, #0]
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005294:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005296:	2300      	movs	r3, #0
 8005298:	617b      	str	r3, [r7, #20]
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	695b      	ldr	r3, [r3, #20]
 80052a0:	617b      	str	r3, [r7, #20]
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	699b      	ldr	r3, [r3, #24]
 80052a8:	617b      	str	r3, [r7, #20]
 80052aa:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80052ac:	e144      	b.n	8005538 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052b2:	2b03      	cmp	r3, #3
 80052b4:	f200 80f1 	bhi.w	800549a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052bc:	2b01      	cmp	r3, #1
 80052be:	d123      	bne.n	8005308 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052c2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80052c4:	68f8      	ldr	r0, [r7, #12]
 80052c6:	f000 ff09 	bl	80060dc <I2C_WaitOnRXNEFlagUntilTimeout>
 80052ca:	4603      	mov	r3, r0
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d001      	beq.n	80052d4 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	e145      	b.n	8005560 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	691a      	ldr	r2, [r3, #16]
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052de:	b2d2      	uxtb	r2, r2
 80052e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052e6:	1c5a      	adds	r2, r3, #1
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052f0:	3b01      	subs	r3, #1
 80052f2:	b29a      	uxth	r2, r3
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052fc:	b29b      	uxth	r3, r3
 80052fe:	3b01      	subs	r3, #1
 8005300:	b29a      	uxth	r2, r3
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005306:	e117      	b.n	8005538 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800530c:	2b02      	cmp	r3, #2
 800530e:	d14e      	bne.n	80053ae <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005312:	9300      	str	r3, [sp, #0]
 8005314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005316:	2200      	movs	r2, #0
 8005318:	4906      	ldr	r1, [pc, #24]	@ (8005334 <HAL_I2C_Master_Receive+0x22c>)
 800531a:	68f8      	ldr	r0, [r7, #12]
 800531c:	f000 fd34 	bl	8005d88 <I2C_WaitOnFlagUntilTimeout>
 8005320:	4603      	mov	r3, r0
 8005322:	2b00      	cmp	r3, #0
 8005324:	d008      	beq.n	8005338 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8005326:	2301      	movs	r3, #1
 8005328:	e11a      	b.n	8005560 <HAL_I2C_Master_Receive+0x458>
 800532a:	bf00      	nop
 800532c:	00100002 	.word	0x00100002
 8005330:	ffff0000 	.word	0xffff0000
 8005334:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	681a      	ldr	r2, [r3, #0]
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005346:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	691a      	ldr	r2, [r3, #16]
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005352:	b2d2      	uxtb	r2, r2
 8005354:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800535a:	1c5a      	adds	r2, r3, #1
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005364:	3b01      	subs	r3, #1
 8005366:	b29a      	uxth	r2, r3
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005370:	b29b      	uxth	r3, r3
 8005372:	3b01      	subs	r3, #1
 8005374:	b29a      	uxth	r2, r3
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	691a      	ldr	r2, [r3, #16]
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005384:	b2d2      	uxtb	r2, r2
 8005386:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800538c:	1c5a      	adds	r2, r3, #1
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005396:	3b01      	subs	r3, #1
 8005398:	b29a      	uxth	r2, r3
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053a2:	b29b      	uxth	r3, r3
 80053a4:	3b01      	subs	r3, #1
 80053a6:	b29a      	uxth	r2, r3
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80053ac:	e0c4      	b.n	8005538 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80053ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053b0:	9300      	str	r3, [sp, #0]
 80053b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053b4:	2200      	movs	r2, #0
 80053b6:	496c      	ldr	r1, [pc, #432]	@ (8005568 <HAL_I2C_Master_Receive+0x460>)
 80053b8:	68f8      	ldr	r0, [r7, #12]
 80053ba:	f000 fce5 	bl	8005d88 <I2C_WaitOnFlagUntilTimeout>
 80053be:	4603      	mov	r3, r0
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d001      	beq.n	80053c8 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80053c4:	2301      	movs	r3, #1
 80053c6:	e0cb      	b.n	8005560 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	681a      	ldr	r2, [r3, #0]
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80053d6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	691a      	ldr	r2, [r3, #16]
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053e2:	b2d2      	uxtb	r2, r2
 80053e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ea:	1c5a      	adds	r2, r3, #1
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053f4:	3b01      	subs	r3, #1
 80053f6:	b29a      	uxth	r2, r3
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005400:	b29b      	uxth	r3, r3
 8005402:	3b01      	subs	r3, #1
 8005404:	b29a      	uxth	r2, r3
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800540a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800540c:	9300      	str	r3, [sp, #0]
 800540e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005410:	2200      	movs	r2, #0
 8005412:	4955      	ldr	r1, [pc, #340]	@ (8005568 <HAL_I2C_Master_Receive+0x460>)
 8005414:	68f8      	ldr	r0, [r7, #12]
 8005416:	f000 fcb7 	bl	8005d88 <I2C_WaitOnFlagUntilTimeout>
 800541a:	4603      	mov	r3, r0
 800541c:	2b00      	cmp	r3, #0
 800541e:	d001      	beq.n	8005424 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8005420:	2301      	movs	r3, #1
 8005422:	e09d      	b.n	8005560 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	681a      	ldr	r2, [r3, #0]
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005432:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	691a      	ldr	r2, [r3, #16]
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800543e:	b2d2      	uxtb	r2, r2
 8005440:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005446:	1c5a      	adds	r2, r3, #1
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005450:	3b01      	subs	r3, #1
 8005452:	b29a      	uxth	r2, r3
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800545c:	b29b      	uxth	r3, r3
 800545e:	3b01      	subs	r3, #1
 8005460:	b29a      	uxth	r2, r3
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	691a      	ldr	r2, [r3, #16]
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005470:	b2d2      	uxtb	r2, r2
 8005472:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005478:	1c5a      	adds	r2, r3, #1
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005482:	3b01      	subs	r3, #1
 8005484:	b29a      	uxth	r2, r3
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800548e:	b29b      	uxth	r3, r3
 8005490:	3b01      	subs	r3, #1
 8005492:	b29a      	uxth	r2, r3
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005498:	e04e      	b.n	8005538 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800549a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800549c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800549e:	68f8      	ldr	r0, [r7, #12]
 80054a0:	f000 fe1c 	bl	80060dc <I2C_WaitOnRXNEFlagUntilTimeout>
 80054a4:	4603      	mov	r3, r0
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d001      	beq.n	80054ae <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80054aa:	2301      	movs	r3, #1
 80054ac:	e058      	b.n	8005560 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	691a      	ldr	r2, [r3, #16]
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054b8:	b2d2      	uxtb	r2, r2
 80054ba:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054c0:	1c5a      	adds	r2, r3, #1
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054ca:	3b01      	subs	r3, #1
 80054cc:	b29a      	uxth	r2, r3
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054d6:	b29b      	uxth	r3, r3
 80054d8:	3b01      	subs	r3, #1
 80054da:	b29a      	uxth	r2, r3
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	695b      	ldr	r3, [r3, #20]
 80054e6:	f003 0304 	and.w	r3, r3, #4
 80054ea:	2b04      	cmp	r3, #4
 80054ec:	d124      	bne.n	8005538 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054f2:	2b03      	cmp	r3, #3
 80054f4:	d107      	bne.n	8005506 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	681a      	ldr	r2, [r3, #0]
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005504:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	691a      	ldr	r2, [r3, #16]
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005510:	b2d2      	uxtb	r2, r2
 8005512:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005518:	1c5a      	adds	r2, r3, #1
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005522:	3b01      	subs	r3, #1
 8005524:	b29a      	uxth	r2, r3
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800552e:	b29b      	uxth	r3, r3
 8005530:	3b01      	subs	r3, #1
 8005532:	b29a      	uxth	r2, r3
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800553c:	2b00      	cmp	r3, #0
 800553e:	f47f aeb6 	bne.w	80052ae <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	2220      	movs	r2, #32
 8005546:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	2200      	movs	r2, #0
 800554e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	2200      	movs	r2, #0
 8005556:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800555a:	2300      	movs	r3, #0
 800555c:	e000      	b.n	8005560 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 800555e:	2302      	movs	r3, #2
  }
}
 8005560:	4618      	mov	r0, r3
 8005562:	3728      	adds	r7, #40	@ 0x28
 8005564:	46bd      	mov	sp, r7
 8005566:	bd80      	pop	{r7, pc}
 8005568:	00010004 	.word	0x00010004

0800556c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b088      	sub	sp, #32
 8005570:	af02      	add	r7, sp, #8
 8005572:	60f8      	str	r0, [r7, #12]
 8005574:	4608      	mov	r0, r1
 8005576:	4611      	mov	r1, r2
 8005578:	461a      	mov	r2, r3
 800557a:	4603      	mov	r3, r0
 800557c:	817b      	strh	r3, [r7, #10]
 800557e:	460b      	mov	r3, r1
 8005580:	813b      	strh	r3, [r7, #8]
 8005582:	4613      	mov	r3, r2
 8005584:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005586:	f7fe f89d 	bl	80036c4 <HAL_GetTick>
 800558a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005592:	b2db      	uxtb	r3, r3
 8005594:	2b20      	cmp	r3, #32
 8005596:	f040 80d9 	bne.w	800574c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800559a:	697b      	ldr	r3, [r7, #20]
 800559c:	9300      	str	r3, [sp, #0]
 800559e:	2319      	movs	r3, #25
 80055a0:	2201      	movs	r2, #1
 80055a2:	496d      	ldr	r1, [pc, #436]	@ (8005758 <HAL_I2C_Mem_Write+0x1ec>)
 80055a4:	68f8      	ldr	r0, [r7, #12]
 80055a6:	f000 fbef 	bl	8005d88 <I2C_WaitOnFlagUntilTimeout>
 80055aa:	4603      	mov	r3, r0
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d001      	beq.n	80055b4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80055b0:	2302      	movs	r3, #2
 80055b2:	e0cc      	b.n	800574e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80055ba:	2b01      	cmp	r3, #1
 80055bc:	d101      	bne.n	80055c2 <HAL_I2C_Mem_Write+0x56>
 80055be:	2302      	movs	r3, #2
 80055c0:	e0c5      	b.n	800574e <HAL_I2C_Mem_Write+0x1e2>
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2201      	movs	r2, #1
 80055c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f003 0301 	and.w	r3, r3, #1
 80055d4:	2b01      	cmp	r3, #1
 80055d6:	d007      	beq.n	80055e8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	681a      	ldr	r2, [r3, #0]
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f042 0201 	orr.w	r2, r2, #1
 80055e6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	681a      	ldr	r2, [r3, #0]
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80055f6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	2221      	movs	r2, #33	@ 0x21
 80055fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2240      	movs	r2, #64	@ 0x40
 8005604:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	2200      	movs	r2, #0
 800560c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	6a3a      	ldr	r2, [r7, #32]
 8005612:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005618:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800561e:	b29a      	uxth	r2, r3
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	4a4d      	ldr	r2, [pc, #308]	@ (800575c <HAL_I2C_Mem_Write+0x1f0>)
 8005628:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800562a:	88f8      	ldrh	r0, [r7, #6]
 800562c:	893a      	ldrh	r2, [r7, #8]
 800562e:	8979      	ldrh	r1, [r7, #10]
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	9301      	str	r3, [sp, #4]
 8005634:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005636:	9300      	str	r3, [sp, #0]
 8005638:	4603      	mov	r3, r0
 800563a:	68f8      	ldr	r0, [r7, #12]
 800563c:	f000 fb0e 	bl	8005c5c <I2C_RequestMemoryWrite>
 8005640:	4603      	mov	r3, r0
 8005642:	2b00      	cmp	r3, #0
 8005644:	d052      	beq.n	80056ec <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005646:	2301      	movs	r3, #1
 8005648:	e081      	b.n	800574e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800564a:	697a      	ldr	r2, [r7, #20]
 800564c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800564e:	68f8      	ldr	r0, [r7, #12]
 8005650:	f000 fcb4 	bl	8005fbc <I2C_WaitOnTXEFlagUntilTimeout>
 8005654:	4603      	mov	r3, r0
 8005656:	2b00      	cmp	r3, #0
 8005658:	d00d      	beq.n	8005676 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800565e:	2b04      	cmp	r3, #4
 8005660:	d107      	bne.n	8005672 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	681a      	ldr	r2, [r3, #0]
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005670:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005672:	2301      	movs	r3, #1
 8005674:	e06b      	b.n	800574e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800567a:	781a      	ldrb	r2, [r3, #0]
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005686:	1c5a      	adds	r2, r3, #1
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005690:	3b01      	subs	r3, #1
 8005692:	b29a      	uxth	r2, r3
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800569c:	b29b      	uxth	r3, r3
 800569e:	3b01      	subs	r3, #1
 80056a0:	b29a      	uxth	r2, r3
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	695b      	ldr	r3, [r3, #20]
 80056ac:	f003 0304 	and.w	r3, r3, #4
 80056b0:	2b04      	cmp	r3, #4
 80056b2:	d11b      	bne.n	80056ec <HAL_I2C_Mem_Write+0x180>
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d017      	beq.n	80056ec <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056c0:	781a      	ldrb	r2, [r3, #0]
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056cc:	1c5a      	adds	r2, r3, #1
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056d6:	3b01      	subs	r3, #1
 80056d8:	b29a      	uxth	r2, r3
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056e2:	b29b      	uxth	r3, r3
 80056e4:	3b01      	subs	r3, #1
 80056e6:	b29a      	uxth	r2, r3
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d1aa      	bne.n	800564a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80056f4:	697a      	ldr	r2, [r7, #20]
 80056f6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80056f8:	68f8      	ldr	r0, [r7, #12]
 80056fa:	f000 fca7 	bl	800604c <I2C_WaitOnBTFFlagUntilTimeout>
 80056fe:	4603      	mov	r3, r0
 8005700:	2b00      	cmp	r3, #0
 8005702:	d00d      	beq.n	8005720 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005708:	2b04      	cmp	r3, #4
 800570a:	d107      	bne.n	800571c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	681a      	ldr	r2, [r3, #0]
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800571a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800571c:	2301      	movs	r3, #1
 800571e:	e016      	b.n	800574e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	681a      	ldr	r2, [r3, #0]
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800572e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	2220      	movs	r2, #32
 8005734:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	2200      	movs	r2, #0
 800573c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	2200      	movs	r2, #0
 8005744:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005748:	2300      	movs	r3, #0
 800574a:	e000      	b.n	800574e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800574c:	2302      	movs	r3, #2
  }
}
 800574e:	4618      	mov	r0, r3
 8005750:	3718      	adds	r7, #24
 8005752:	46bd      	mov	sp, r7
 8005754:	bd80      	pop	{r7, pc}
 8005756:	bf00      	nop
 8005758:	00100002 	.word	0x00100002
 800575c:	ffff0000 	.word	0xffff0000

08005760 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b08a      	sub	sp, #40	@ 0x28
 8005764:	af02      	add	r7, sp, #8
 8005766:	60f8      	str	r0, [r7, #12]
 8005768:	607a      	str	r2, [r7, #4]
 800576a:	603b      	str	r3, [r7, #0]
 800576c:	460b      	mov	r3, r1
 800576e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005770:	f7fd ffa8 	bl	80036c4 <HAL_GetTick>
 8005774:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8005776:	2300      	movs	r3, #0
 8005778:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005780:	b2db      	uxtb	r3, r3
 8005782:	2b20      	cmp	r3, #32
 8005784:	f040 8111 	bne.w	80059aa <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005788:	69fb      	ldr	r3, [r7, #28]
 800578a:	9300      	str	r3, [sp, #0]
 800578c:	2319      	movs	r3, #25
 800578e:	2201      	movs	r2, #1
 8005790:	4988      	ldr	r1, [pc, #544]	@ (80059b4 <HAL_I2C_IsDeviceReady+0x254>)
 8005792:	68f8      	ldr	r0, [r7, #12]
 8005794:	f000 faf8 	bl	8005d88 <I2C_WaitOnFlagUntilTimeout>
 8005798:	4603      	mov	r3, r0
 800579a:	2b00      	cmp	r3, #0
 800579c:	d001      	beq.n	80057a2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800579e:	2302      	movs	r3, #2
 80057a0:	e104      	b.n	80059ac <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80057a8:	2b01      	cmp	r3, #1
 80057aa:	d101      	bne.n	80057b0 <HAL_I2C_IsDeviceReady+0x50>
 80057ac:	2302      	movs	r3, #2
 80057ae:	e0fd      	b.n	80059ac <HAL_I2C_IsDeviceReady+0x24c>
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2201      	movs	r2, #1
 80057b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f003 0301 	and.w	r3, r3, #1
 80057c2:	2b01      	cmp	r3, #1
 80057c4:	d007      	beq.n	80057d6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	681a      	ldr	r2, [r3, #0]
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f042 0201 	orr.w	r2, r2, #1
 80057d4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	681a      	ldr	r2, [r3, #0]
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80057e4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	2224      	movs	r2, #36	@ 0x24
 80057ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2200      	movs	r2, #0
 80057f2:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	4a70      	ldr	r2, [pc, #448]	@ (80059b8 <HAL_I2C_IsDeviceReady+0x258>)
 80057f8:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	681a      	ldr	r2, [r3, #0]
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005808:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800580a:	69fb      	ldr	r3, [r7, #28]
 800580c:	9300      	str	r3, [sp, #0]
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	2200      	movs	r2, #0
 8005812:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005816:	68f8      	ldr	r0, [r7, #12]
 8005818:	f000 fab6 	bl	8005d88 <I2C_WaitOnFlagUntilTimeout>
 800581c:	4603      	mov	r3, r0
 800581e:	2b00      	cmp	r3, #0
 8005820:	d00d      	beq.n	800583e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800582c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005830:	d103      	bne.n	800583a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005838:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800583a:	2303      	movs	r3, #3
 800583c:	e0b6      	b.n	80059ac <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800583e:	897b      	ldrh	r3, [r7, #10]
 8005840:	b2db      	uxtb	r3, r3
 8005842:	461a      	mov	r2, r3
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800584c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800584e:	f7fd ff39 	bl	80036c4 <HAL_GetTick>
 8005852:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	695b      	ldr	r3, [r3, #20]
 800585a:	f003 0302 	and.w	r3, r3, #2
 800585e:	2b02      	cmp	r3, #2
 8005860:	bf0c      	ite	eq
 8005862:	2301      	moveq	r3, #1
 8005864:	2300      	movne	r3, #0
 8005866:	b2db      	uxtb	r3, r3
 8005868:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	695b      	ldr	r3, [r3, #20]
 8005870:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005874:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005878:	bf0c      	ite	eq
 800587a:	2301      	moveq	r3, #1
 800587c:	2300      	movne	r3, #0
 800587e:	b2db      	uxtb	r3, r3
 8005880:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005882:	e025      	b.n	80058d0 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005884:	f7fd ff1e 	bl	80036c4 <HAL_GetTick>
 8005888:	4602      	mov	r2, r0
 800588a:	69fb      	ldr	r3, [r7, #28]
 800588c:	1ad3      	subs	r3, r2, r3
 800588e:	683a      	ldr	r2, [r7, #0]
 8005890:	429a      	cmp	r2, r3
 8005892:	d302      	bcc.n	800589a <HAL_I2C_IsDeviceReady+0x13a>
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d103      	bne.n	80058a2 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	22a0      	movs	r2, #160	@ 0xa0
 800589e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	695b      	ldr	r3, [r3, #20]
 80058a8:	f003 0302 	and.w	r3, r3, #2
 80058ac:	2b02      	cmp	r3, #2
 80058ae:	bf0c      	ite	eq
 80058b0:	2301      	moveq	r3, #1
 80058b2:	2300      	movne	r3, #0
 80058b4:	b2db      	uxtb	r3, r3
 80058b6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	695b      	ldr	r3, [r3, #20]
 80058be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058c6:	bf0c      	ite	eq
 80058c8:	2301      	moveq	r3, #1
 80058ca:	2300      	movne	r3, #0
 80058cc:	b2db      	uxtb	r3, r3
 80058ce:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058d6:	b2db      	uxtb	r3, r3
 80058d8:	2ba0      	cmp	r3, #160	@ 0xa0
 80058da:	d005      	beq.n	80058e8 <HAL_I2C_IsDeviceReady+0x188>
 80058dc:	7dfb      	ldrb	r3, [r7, #23]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d102      	bne.n	80058e8 <HAL_I2C_IsDeviceReady+0x188>
 80058e2:	7dbb      	ldrb	r3, [r7, #22]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d0cd      	beq.n	8005884 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2220      	movs	r2, #32
 80058ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	695b      	ldr	r3, [r3, #20]
 80058f6:	f003 0302 	and.w	r3, r3, #2
 80058fa:	2b02      	cmp	r3, #2
 80058fc:	d129      	bne.n	8005952 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	681a      	ldr	r2, [r3, #0]
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800590c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800590e:	2300      	movs	r3, #0
 8005910:	613b      	str	r3, [r7, #16]
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	695b      	ldr	r3, [r3, #20]
 8005918:	613b      	str	r3, [r7, #16]
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	699b      	ldr	r3, [r3, #24]
 8005920:	613b      	str	r3, [r7, #16]
 8005922:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005924:	69fb      	ldr	r3, [r7, #28]
 8005926:	9300      	str	r3, [sp, #0]
 8005928:	2319      	movs	r3, #25
 800592a:	2201      	movs	r2, #1
 800592c:	4921      	ldr	r1, [pc, #132]	@ (80059b4 <HAL_I2C_IsDeviceReady+0x254>)
 800592e:	68f8      	ldr	r0, [r7, #12]
 8005930:	f000 fa2a 	bl	8005d88 <I2C_WaitOnFlagUntilTimeout>
 8005934:	4603      	mov	r3, r0
 8005936:	2b00      	cmp	r3, #0
 8005938:	d001      	beq.n	800593e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800593a:	2301      	movs	r3, #1
 800593c:	e036      	b.n	80059ac <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	2220      	movs	r2, #32
 8005942:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	2200      	movs	r2, #0
 800594a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800594e:	2300      	movs	r3, #0
 8005950:	e02c      	b.n	80059ac <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	681a      	ldr	r2, [r3, #0]
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005960:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800596a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800596c:	69fb      	ldr	r3, [r7, #28]
 800596e:	9300      	str	r3, [sp, #0]
 8005970:	2319      	movs	r3, #25
 8005972:	2201      	movs	r2, #1
 8005974:	490f      	ldr	r1, [pc, #60]	@ (80059b4 <HAL_I2C_IsDeviceReady+0x254>)
 8005976:	68f8      	ldr	r0, [r7, #12]
 8005978:	f000 fa06 	bl	8005d88 <I2C_WaitOnFlagUntilTimeout>
 800597c:	4603      	mov	r3, r0
 800597e:	2b00      	cmp	r3, #0
 8005980:	d001      	beq.n	8005986 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8005982:	2301      	movs	r3, #1
 8005984:	e012      	b.n	80059ac <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8005986:	69bb      	ldr	r3, [r7, #24]
 8005988:	3301      	adds	r3, #1
 800598a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800598c:	69ba      	ldr	r2, [r7, #24]
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	429a      	cmp	r2, r3
 8005992:	f4ff af32 	bcc.w	80057fa <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	2220      	movs	r2, #32
 800599a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	2200      	movs	r2, #0
 80059a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80059a6:	2301      	movs	r3, #1
 80059a8:	e000      	b.n	80059ac <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80059aa:	2302      	movs	r3, #2
  }
}
 80059ac:	4618      	mov	r0, r3
 80059ae:	3720      	adds	r7, #32
 80059b0:	46bd      	mov	sp, r7
 80059b2:	bd80      	pop	{r7, pc}
 80059b4:	00100002 	.word	0x00100002
 80059b8:	ffff0000 	.word	0xffff0000

080059bc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b088      	sub	sp, #32
 80059c0:	af02      	add	r7, sp, #8
 80059c2:	60f8      	str	r0, [r7, #12]
 80059c4:	607a      	str	r2, [r7, #4]
 80059c6:	603b      	str	r3, [r7, #0]
 80059c8:	460b      	mov	r3, r1
 80059ca:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059d0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	2b08      	cmp	r3, #8
 80059d6:	d006      	beq.n	80059e6 <I2C_MasterRequestWrite+0x2a>
 80059d8:	697b      	ldr	r3, [r7, #20]
 80059da:	2b01      	cmp	r3, #1
 80059dc:	d003      	beq.n	80059e6 <I2C_MasterRequestWrite+0x2a>
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80059e4:	d108      	bne.n	80059f8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	681a      	ldr	r2, [r3, #0]
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80059f4:	601a      	str	r2, [r3, #0]
 80059f6:	e00b      	b.n	8005a10 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059fc:	2b12      	cmp	r3, #18
 80059fe:	d107      	bne.n	8005a10 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	681a      	ldr	r2, [r3, #0]
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a0e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	9300      	str	r3, [sp, #0]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2200      	movs	r2, #0
 8005a18:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005a1c:	68f8      	ldr	r0, [r7, #12]
 8005a1e:	f000 f9b3 	bl	8005d88 <I2C_WaitOnFlagUntilTimeout>
 8005a22:	4603      	mov	r3, r0
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d00d      	beq.n	8005a44 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a36:	d103      	bne.n	8005a40 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005a3e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005a40:	2303      	movs	r3, #3
 8005a42:	e035      	b.n	8005ab0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	691b      	ldr	r3, [r3, #16]
 8005a48:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005a4c:	d108      	bne.n	8005a60 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005a4e:	897b      	ldrh	r3, [r7, #10]
 8005a50:	b2db      	uxtb	r3, r3
 8005a52:	461a      	mov	r2, r3
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005a5c:	611a      	str	r2, [r3, #16]
 8005a5e:	e01b      	b.n	8005a98 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005a60:	897b      	ldrh	r3, [r7, #10]
 8005a62:	11db      	asrs	r3, r3, #7
 8005a64:	b2db      	uxtb	r3, r3
 8005a66:	f003 0306 	and.w	r3, r3, #6
 8005a6a:	b2db      	uxtb	r3, r3
 8005a6c:	f063 030f 	orn	r3, r3, #15
 8005a70:	b2da      	uxtb	r2, r3
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	687a      	ldr	r2, [r7, #4]
 8005a7c:	490e      	ldr	r1, [pc, #56]	@ (8005ab8 <I2C_MasterRequestWrite+0xfc>)
 8005a7e:	68f8      	ldr	r0, [r7, #12]
 8005a80:	f000 f9fc 	bl	8005e7c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a84:	4603      	mov	r3, r0
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d001      	beq.n	8005a8e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	e010      	b.n	8005ab0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005a8e:	897b      	ldrh	r3, [r7, #10]
 8005a90:	b2da      	uxtb	r2, r3
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	687a      	ldr	r2, [r7, #4]
 8005a9c:	4907      	ldr	r1, [pc, #28]	@ (8005abc <I2C_MasterRequestWrite+0x100>)
 8005a9e:	68f8      	ldr	r0, [r7, #12]
 8005aa0:	f000 f9ec 	bl	8005e7c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005aa4:	4603      	mov	r3, r0
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d001      	beq.n	8005aae <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005aaa:	2301      	movs	r3, #1
 8005aac:	e000      	b.n	8005ab0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005aae:	2300      	movs	r3, #0
}
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	3718      	adds	r7, #24
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bd80      	pop	{r7, pc}
 8005ab8:	00010008 	.word	0x00010008
 8005abc:	00010002 	.word	0x00010002

08005ac0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b088      	sub	sp, #32
 8005ac4:	af02      	add	r7, sp, #8
 8005ac6:	60f8      	str	r0, [r7, #12]
 8005ac8:	607a      	str	r2, [r7, #4]
 8005aca:	603b      	str	r3, [r7, #0]
 8005acc:	460b      	mov	r3, r1
 8005ace:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ad4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	681a      	ldr	r2, [r3, #0]
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005ae4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005ae6:	697b      	ldr	r3, [r7, #20]
 8005ae8:	2b08      	cmp	r3, #8
 8005aea:	d006      	beq.n	8005afa <I2C_MasterRequestRead+0x3a>
 8005aec:	697b      	ldr	r3, [r7, #20]
 8005aee:	2b01      	cmp	r3, #1
 8005af0:	d003      	beq.n	8005afa <I2C_MasterRequestRead+0x3a>
 8005af2:	697b      	ldr	r3, [r7, #20]
 8005af4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005af8:	d108      	bne.n	8005b0c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	681a      	ldr	r2, [r3, #0]
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005b08:	601a      	str	r2, [r3, #0]
 8005b0a:	e00b      	b.n	8005b24 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b10:	2b11      	cmp	r3, #17
 8005b12:	d107      	bne.n	8005b24 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	681a      	ldr	r2, [r3, #0]
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005b22:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	9300      	str	r3, [sp, #0]
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005b30:	68f8      	ldr	r0, [r7, #12]
 8005b32:	f000 f929 	bl	8005d88 <I2C_WaitOnFlagUntilTimeout>
 8005b36:	4603      	mov	r3, r0
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d00d      	beq.n	8005b58 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b46:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b4a:	d103      	bne.n	8005b54 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b52:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005b54:	2303      	movs	r3, #3
 8005b56:	e079      	b.n	8005c4c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	691b      	ldr	r3, [r3, #16]
 8005b5c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005b60:	d108      	bne.n	8005b74 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005b62:	897b      	ldrh	r3, [r7, #10]
 8005b64:	b2db      	uxtb	r3, r3
 8005b66:	f043 0301 	orr.w	r3, r3, #1
 8005b6a:	b2da      	uxtb	r2, r3
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	611a      	str	r2, [r3, #16]
 8005b72:	e05f      	b.n	8005c34 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005b74:	897b      	ldrh	r3, [r7, #10]
 8005b76:	11db      	asrs	r3, r3, #7
 8005b78:	b2db      	uxtb	r3, r3
 8005b7a:	f003 0306 	and.w	r3, r3, #6
 8005b7e:	b2db      	uxtb	r3, r3
 8005b80:	f063 030f 	orn	r3, r3, #15
 8005b84:	b2da      	uxtb	r2, r3
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	687a      	ldr	r2, [r7, #4]
 8005b90:	4930      	ldr	r1, [pc, #192]	@ (8005c54 <I2C_MasterRequestRead+0x194>)
 8005b92:	68f8      	ldr	r0, [r7, #12]
 8005b94:	f000 f972 	bl	8005e7c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b98:	4603      	mov	r3, r0
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d001      	beq.n	8005ba2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	e054      	b.n	8005c4c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005ba2:	897b      	ldrh	r3, [r7, #10]
 8005ba4:	b2da      	uxtb	r2, r3
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	687a      	ldr	r2, [r7, #4]
 8005bb0:	4929      	ldr	r1, [pc, #164]	@ (8005c58 <I2C_MasterRequestRead+0x198>)
 8005bb2:	68f8      	ldr	r0, [r7, #12]
 8005bb4:	f000 f962 	bl	8005e7c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005bb8:	4603      	mov	r3, r0
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d001      	beq.n	8005bc2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	e044      	b.n	8005c4c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	613b      	str	r3, [r7, #16]
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	695b      	ldr	r3, [r3, #20]
 8005bcc:	613b      	str	r3, [r7, #16]
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	699b      	ldr	r3, [r3, #24]
 8005bd4:	613b      	str	r3, [r7, #16]
 8005bd6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	681a      	ldr	r2, [r3, #0]
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005be6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	9300      	str	r3, [sp, #0]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005bf4:	68f8      	ldr	r0, [r7, #12]
 8005bf6:	f000 f8c7 	bl	8005d88 <I2C_WaitOnFlagUntilTimeout>
 8005bfa:	4603      	mov	r3, r0
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d00d      	beq.n	8005c1c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c0e:	d103      	bne.n	8005c18 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c16:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8005c18:	2303      	movs	r3, #3
 8005c1a:	e017      	b.n	8005c4c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005c1c:	897b      	ldrh	r3, [r7, #10]
 8005c1e:	11db      	asrs	r3, r3, #7
 8005c20:	b2db      	uxtb	r3, r3
 8005c22:	f003 0306 	and.w	r3, r3, #6
 8005c26:	b2db      	uxtb	r3, r3
 8005c28:	f063 030e 	orn	r3, r3, #14
 8005c2c:	b2da      	uxtb	r2, r3
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	687a      	ldr	r2, [r7, #4]
 8005c38:	4907      	ldr	r1, [pc, #28]	@ (8005c58 <I2C_MasterRequestRead+0x198>)
 8005c3a:	68f8      	ldr	r0, [r7, #12]
 8005c3c:	f000 f91e 	bl	8005e7c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005c40:	4603      	mov	r3, r0
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d001      	beq.n	8005c4a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005c46:	2301      	movs	r3, #1
 8005c48:	e000      	b.n	8005c4c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005c4a:	2300      	movs	r3, #0
}
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	3718      	adds	r7, #24
 8005c50:	46bd      	mov	sp, r7
 8005c52:	bd80      	pop	{r7, pc}
 8005c54:	00010008 	.word	0x00010008
 8005c58:	00010002 	.word	0x00010002

08005c5c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b088      	sub	sp, #32
 8005c60:	af02      	add	r7, sp, #8
 8005c62:	60f8      	str	r0, [r7, #12]
 8005c64:	4608      	mov	r0, r1
 8005c66:	4611      	mov	r1, r2
 8005c68:	461a      	mov	r2, r3
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	817b      	strh	r3, [r7, #10]
 8005c6e:	460b      	mov	r3, r1
 8005c70:	813b      	strh	r3, [r7, #8]
 8005c72:	4613      	mov	r3, r2
 8005c74:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	681a      	ldr	r2, [r3, #0]
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005c84:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c88:	9300      	str	r3, [sp, #0]
 8005c8a:	6a3b      	ldr	r3, [r7, #32]
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005c92:	68f8      	ldr	r0, [r7, #12]
 8005c94:	f000 f878 	bl	8005d88 <I2C_WaitOnFlagUntilTimeout>
 8005c98:	4603      	mov	r3, r0
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d00d      	beq.n	8005cba <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ca8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005cac:	d103      	bne.n	8005cb6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005cb4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005cb6:	2303      	movs	r3, #3
 8005cb8:	e05f      	b.n	8005d7a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005cba:	897b      	ldrh	r3, [r7, #10]
 8005cbc:	b2db      	uxtb	r3, r3
 8005cbe:	461a      	mov	r2, r3
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005cc8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ccc:	6a3a      	ldr	r2, [r7, #32]
 8005cce:	492d      	ldr	r1, [pc, #180]	@ (8005d84 <I2C_RequestMemoryWrite+0x128>)
 8005cd0:	68f8      	ldr	r0, [r7, #12]
 8005cd2:	f000 f8d3 	bl	8005e7c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005cd6:	4603      	mov	r3, r0
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d001      	beq.n	8005ce0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005cdc:	2301      	movs	r3, #1
 8005cde:	e04c      	b.n	8005d7a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	617b      	str	r3, [r7, #20]
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	695b      	ldr	r3, [r3, #20]
 8005cea:	617b      	str	r3, [r7, #20]
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	699b      	ldr	r3, [r3, #24]
 8005cf2:	617b      	str	r3, [r7, #20]
 8005cf4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005cf6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cf8:	6a39      	ldr	r1, [r7, #32]
 8005cfa:	68f8      	ldr	r0, [r7, #12]
 8005cfc:	f000 f95e 	bl	8005fbc <I2C_WaitOnTXEFlagUntilTimeout>
 8005d00:	4603      	mov	r3, r0
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d00d      	beq.n	8005d22 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d0a:	2b04      	cmp	r3, #4
 8005d0c:	d107      	bne.n	8005d1e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	681a      	ldr	r2, [r3, #0]
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d1c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005d1e:	2301      	movs	r3, #1
 8005d20:	e02b      	b.n	8005d7a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005d22:	88fb      	ldrh	r3, [r7, #6]
 8005d24:	2b01      	cmp	r3, #1
 8005d26:	d105      	bne.n	8005d34 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005d28:	893b      	ldrh	r3, [r7, #8]
 8005d2a:	b2da      	uxtb	r2, r3
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	611a      	str	r2, [r3, #16]
 8005d32:	e021      	b.n	8005d78 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005d34:	893b      	ldrh	r3, [r7, #8]
 8005d36:	0a1b      	lsrs	r3, r3, #8
 8005d38:	b29b      	uxth	r3, r3
 8005d3a:	b2da      	uxtb	r2, r3
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d44:	6a39      	ldr	r1, [r7, #32]
 8005d46:	68f8      	ldr	r0, [r7, #12]
 8005d48:	f000 f938 	bl	8005fbc <I2C_WaitOnTXEFlagUntilTimeout>
 8005d4c:	4603      	mov	r3, r0
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d00d      	beq.n	8005d6e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d56:	2b04      	cmp	r3, #4
 8005d58:	d107      	bne.n	8005d6a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	681a      	ldr	r2, [r3, #0]
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d68:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	e005      	b.n	8005d7a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005d6e:	893b      	ldrh	r3, [r7, #8]
 8005d70:	b2da      	uxtb	r2, r3
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005d78:	2300      	movs	r3, #0
}
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	3718      	adds	r7, #24
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	bd80      	pop	{r7, pc}
 8005d82:	bf00      	nop
 8005d84:	00010002 	.word	0x00010002

08005d88 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b084      	sub	sp, #16
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	60f8      	str	r0, [r7, #12]
 8005d90:	60b9      	str	r1, [r7, #8]
 8005d92:	603b      	str	r3, [r7, #0]
 8005d94:	4613      	mov	r3, r2
 8005d96:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005d98:	e048      	b.n	8005e2c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005da0:	d044      	beq.n	8005e2c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005da2:	f7fd fc8f 	bl	80036c4 <HAL_GetTick>
 8005da6:	4602      	mov	r2, r0
 8005da8:	69bb      	ldr	r3, [r7, #24]
 8005daa:	1ad3      	subs	r3, r2, r3
 8005dac:	683a      	ldr	r2, [r7, #0]
 8005dae:	429a      	cmp	r2, r3
 8005db0:	d302      	bcc.n	8005db8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d139      	bne.n	8005e2c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005db8:	68bb      	ldr	r3, [r7, #8]
 8005dba:	0c1b      	lsrs	r3, r3, #16
 8005dbc:	b2db      	uxtb	r3, r3
 8005dbe:	2b01      	cmp	r3, #1
 8005dc0:	d10d      	bne.n	8005dde <I2C_WaitOnFlagUntilTimeout+0x56>
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	695b      	ldr	r3, [r3, #20]
 8005dc8:	43da      	mvns	r2, r3
 8005dca:	68bb      	ldr	r3, [r7, #8]
 8005dcc:	4013      	ands	r3, r2
 8005dce:	b29b      	uxth	r3, r3
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	bf0c      	ite	eq
 8005dd4:	2301      	moveq	r3, #1
 8005dd6:	2300      	movne	r3, #0
 8005dd8:	b2db      	uxtb	r3, r3
 8005dda:	461a      	mov	r2, r3
 8005ddc:	e00c      	b.n	8005df8 <I2C_WaitOnFlagUntilTimeout+0x70>
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	699b      	ldr	r3, [r3, #24]
 8005de4:	43da      	mvns	r2, r3
 8005de6:	68bb      	ldr	r3, [r7, #8]
 8005de8:	4013      	ands	r3, r2
 8005dea:	b29b      	uxth	r3, r3
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	bf0c      	ite	eq
 8005df0:	2301      	moveq	r3, #1
 8005df2:	2300      	movne	r3, #0
 8005df4:	b2db      	uxtb	r3, r3
 8005df6:	461a      	mov	r2, r3
 8005df8:	79fb      	ldrb	r3, [r7, #7]
 8005dfa:	429a      	cmp	r2, r3
 8005dfc:	d116      	bne.n	8005e2c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	2200      	movs	r2, #0
 8005e02:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	2220      	movs	r2, #32
 8005e08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	2200      	movs	r2, #0
 8005e10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e18:	f043 0220 	orr.w	r2, r3, #32
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	2200      	movs	r2, #0
 8005e24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005e28:	2301      	movs	r3, #1
 8005e2a:	e023      	b.n	8005e74 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	0c1b      	lsrs	r3, r3, #16
 8005e30:	b2db      	uxtb	r3, r3
 8005e32:	2b01      	cmp	r3, #1
 8005e34:	d10d      	bne.n	8005e52 <I2C_WaitOnFlagUntilTimeout+0xca>
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	695b      	ldr	r3, [r3, #20]
 8005e3c:	43da      	mvns	r2, r3
 8005e3e:	68bb      	ldr	r3, [r7, #8]
 8005e40:	4013      	ands	r3, r2
 8005e42:	b29b      	uxth	r3, r3
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	bf0c      	ite	eq
 8005e48:	2301      	moveq	r3, #1
 8005e4a:	2300      	movne	r3, #0
 8005e4c:	b2db      	uxtb	r3, r3
 8005e4e:	461a      	mov	r2, r3
 8005e50:	e00c      	b.n	8005e6c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	699b      	ldr	r3, [r3, #24]
 8005e58:	43da      	mvns	r2, r3
 8005e5a:	68bb      	ldr	r3, [r7, #8]
 8005e5c:	4013      	ands	r3, r2
 8005e5e:	b29b      	uxth	r3, r3
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	bf0c      	ite	eq
 8005e64:	2301      	moveq	r3, #1
 8005e66:	2300      	movne	r3, #0
 8005e68:	b2db      	uxtb	r3, r3
 8005e6a:	461a      	mov	r2, r3
 8005e6c:	79fb      	ldrb	r3, [r7, #7]
 8005e6e:	429a      	cmp	r2, r3
 8005e70:	d093      	beq.n	8005d9a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005e72:	2300      	movs	r3, #0
}
 8005e74:	4618      	mov	r0, r3
 8005e76:	3710      	adds	r7, #16
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	bd80      	pop	{r7, pc}

08005e7c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b084      	sub	sp, #16
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	60f8      	str	r0, [r7, #12]
 8005e84:	60b9      	str	r1, [r7, #8]
 8005e86:	607a      	str	r2, [r7, #4]
 8005e88:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005e8a:	e071      	b.n	8005f70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	695b      	ldr	r3, [r3, #20]
 8005e92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e9a:	d123      	bne.n	8005ee4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	681a      	ldr	r2, [r3, #0]
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005eaa:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005eb4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	2200      	movs	r2, #0
 8005eba:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	2220      	movs	r2, #32
 8005ec0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ed0:	f043 0204 	orr.w	r2, r3, #4
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	2200      	movs	r2, #0
 8005edc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005ee0:	2301      	movs	r3, #1
 8005ee2:	e067      	b.n	8005fb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eea:	d041      	beq.n	8005f70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005eec:	f7fd fbea 	bl	80036c4 <HAL_GetTick>
 8005ef0:	4602      	mov	r2, r0
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	1ad3      	subs	r3, r2, r3
 8005ef6:	687a      	ldr	r2, [r7, #4]
 8005ef8:	429a      	cmp	r2, r3
 8005efa:	d302      	bcc.n	8005f02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d136      	bne.n	8005f70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005f02:	68bb      	ldr	r3, [r7, #8]
 8005f04:	0c1b      	lsrs	r3, r3, #16
 8005f06:	b2db      	uxtb	r3, r3
 8005f08:	2b01      	cmp	r3, #1
 8005f0a:	d10c      	bne.n	8005f26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	695b      	ldr	r3, [r3, #20]
 8005f12:	43da      	mvns	r2, r3
 8005f14:	68bb      	ldr	r3, [r7, #8]
 8005f16:	4013      	ands	r3, r2
 8005f18:	b29b      	uxth	r3, r3
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	bf14      	ite	ne
 8005f1e:	2301      	movne	r3, #1
 8005f20:	2300      	moveq	r3, #0
 8005f22:	b2db      	uxtb	r3, r3
 8005f24:	e00b      	b.n	8005f3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	699b      	ldr	r3, [r3, #24]
 8005f2c:	43da      	mvns	r2, r3
 8005f2e:	68bb      	ldr	r3, [r7, #8]
 8005f30:	4013      	ands	r3, r2
 8005f32:	b29b      	uxth	r3, r3
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	bf14      	ite	ne
 8005f38:	2301      	movne	r3, #1
 8005f3a:	2300      	moveq	r3, #0
 8005f3c:	b2db      	uxtb	r3, r3
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d016      	beq.n	8005f70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	2200      	movs	r2, #0
 8005f46:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	2220      	movs	r2, #32
 8005f4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	2200      	movs	r2, #0
 8005f54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f5c:	f043 0220 	orr.w	r2, r3, #32
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	2200      	movs	r2, #0
 8005f68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	e021      	b.n	8005fb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005f70:	68bb      	ldr	r3, [r7, #8]
 8005f72:	0c1b      	lsrs	r3, r3, #16
 8005f74:	b2db      	uxtb	r3, r3
 8005f76:	2b01      	cmp	r3, #1
 8005f78:	d10c      	bne.n	8005f94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	695b      	ldr	r3, [r3, #20]
 8005f80:	43da      	mvns	r2, r3
 8005f82:	68bb      	ldr	r3, [r7, #8]
 8005f84:	4013      	ands	r3, r2
 8005f86:	b29b      	uxth	r3, r3
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	bf14      	ite	ne
 8005f8c:	2301      	movne	r3, #1
 8005f8e:	2300      	moveq	r3, #0
 8005f90:	b2db      	uxtb	r3, r3
 8005f92:	e00b      	b.n	8005fac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	699b      	ldr	r3, [r3, #24]
 8005f9a:	43da      	mvns	r2, r3
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	4013      	ands	r3, r2
 8005fa0:	b29b      	uxth	r3, r3
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	bf14      	ite	ne
 8005fa6:	2301      	movne	r3, #1
 8005fa8:	2300      	moveq	r3, #0
 8005faa:	b2db      	uxtb	r3, r3
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	f47f af6d 	bne.w	8005e8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005fb2:	2300      	movs	r3, #0
}
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	3710      	adds	r7, #16
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	bd80      	pop	{r7, pc}

08005fbc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b084      	sub	sp, #16
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	60f8      	str	r0, [r7, #12]
 8005fc4:	60b9      	str	r1, [r7, #8]
 8005fc6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005fc8:	e034      	b.n	8006034 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005fca:	68f8      	ldr	r0, [r7, #12]
 8005fcc:	f000 f8e3 	bl	8006196 <I2C_IsAcknowledgeFailed>
 8005fd0:	4603      	mov	r3, r0
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d001      	beq.n	8005fda <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	e034      	b.n	8006044 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fe0:	d028      	beq.n	8006034 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005fe2:	f7fd fb6f 	bl	80036c4 <HAL_GetTick>
 8005fe6:	4602      	mov	r2, r0
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	1ad3      	subs	r3, r2, r3
 8005fec:	68ba      	ldr	r2, [r7, #8]
 8005fee:	429a      	cmp	r2, r3
 8005ff0:	d302      	bcc.n	8005ff8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d11d      	bne.n	8006034 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	695b      	ldr	r3, [r3, #20]
 8005ffe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006002:	2b80      	cmp	r3, #128	@ 0x80
 8006004:	d016      	beq.n	8006034 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	2200      	movs	r2, #0
 800600a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	2220      	movs	r2, #32
 8006010:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	2200      	movs	r2, #0
 8006018:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006020:	f043 0220 	orr.w	r2, r3, #32
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	2200      	movs	r2, #0
 800602c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006030:	2301      	movs	r3, #1
 8006032:	e007      	b.n	8006044 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	695b      	ldr	r3, [r3, #20]
 800603a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800603e:	2b80      	cmp	r3, #128	@ 0x80
 8006040:	d1c3      	bne.n	8005fca <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006042:	2300      	movs	r3, #0
}
 8006044:	4618      	mov	r0, r3
 8006046:	3710      	adds	r7, #16
 8006048:	46bd      	mov	sp, r7
 800604a:	bd80      	pop	{r7, pc}

0800604c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b084      	sub	sp, #16
 8006050:	af00      	add	r7, sp, #0
 8006052:	60f8      	str	r0, [r7, #12]
 8006054:	60b9      	str	r1, [r7, #8]
 8006056:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006058:	e034      	b.n	80060c4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800605a:	68f8      	ldr	r0, [r7, #12]
 800605c:	f000 f89b 	bl	8006196 <I2C_IsAcknowledgeFailed>
 8006060:	4603      	mov	r3, r0
 8006062:	2b00      	cmp	r3, #0
 8006064:	d001      	beq.n	800606a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006066:	2301      	movs	r3, #1
 8006068:	e034      	b.n	80060d4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006070:	d028      	beq.n	80060c4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006072:	f7fd fb27 	bl	80036c4 <HAL_GetTick>
 8006076:	4602      	mov	r2, r0
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	1ad3      	subs	r3, r2, r3
 800607c:	68ba      	ldr	r2, [r7, #8]
 800607e:	429a      	cmp	r2, r3
 8006080:	d302      	bcc.n	8006088 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006082:	68bb      	ldr	r3, [r7, #8]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d11d      	bne.n	80060c4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	695b      	ldr	r3, [r3, #20]
 800608e:	f003 0304 	and.w	r3, r3, #4
 8006092:	2b04      	cmp	r3, #4
 8006094:	d016      	beq.n	80060c4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	2200      	movs	r2, #0
 800609a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	2220      	movs	r2, #32
 80060a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	2200      	movs	r2, #0
 80060a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060b0:	f043 0220 	orr.w	r2, r3, #32
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	2200      	movs	r2, #0
 80060bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80060c0:	2301      	movs	r3, #1
 80060c2:	e007      	b.n	80060d4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	695b      	ldr	r3, [r3, #20]
 80060ca:	f003 0304 	and.w	r3, r3, #4
 80060ce:	2b04      	cmp	r3, #4
 80060d0:	d1c3      	bne.n	800605a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80060d2:	2300      	movs	r3, #0
}
 80060d4:	4618      	mov	r0, r3
 80060d6:	3710      	adds	r7, #16
 80060d8:	46bd      	mov	sp, r7
 80060da:	bd80      	pop	{r7, pc}

080060dc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b084      	sub	sp, #16
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	60f8      	str	r0, [r7, #12]
 80060e4:	60b9      	str	r1, [r7, #8]
 80060e6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80060e8:	e049      	b.n	800617e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	695b      	ldr	r3, [r3, #20]
 80060f0:	f003 0310 	and.w	r3, r3, #16
 80060f4:	2b10      	cmp	r3, #16
 80060f6:	d119      	bne.n	800612c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f06f 0210 	mvn.w	r2, #16
 8006100:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	2200      	movs	r2, #0
 8006106:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	2220      	movs	r2, #32
 800610c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	2200      	movs	r2, #0
 8006114:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	2200      	movs	r2, #0
 8006124:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006128:	2301      	movs	r3, #1
 800612a:	e030      	b.n	800618e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800612c:	f7fd faca 	bl	80036c4 <HAL_GetTick>
 8006130:	4602      	mov	r2, r0
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	1ad3      	subs	r3, r2, r3
 8006136:	68ba      	ldr	r2, [r7, #8]
 8006138:	429a      	cmp	r2, r3
 800613a:	d302      	bcc.n	8006142 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d11d      	bne.n	800617e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	695b      	ldr	r3, [r3, #20]
 8006148:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800614c:	2b40      	cmp	r3, #64	@ 0x40
 800614e:	d016      	beq.n	800617e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	2200      	movs	r2, #0
 8006154:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	2220      	movs	r2, #32
 800615a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	2200      	movs	r2, #0
 8006162:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800616a:	f043 0220 	orr.w	r2, r3, #32
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	2200      	movs	r2, #0
 8006176:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800617a:	2301      	movs	r3, #1
 800617c:	e007      	b.n	800618e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	695b      	ldr	r3, [r3, #20]
 8006184:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006188:	2b40      	cmp	r3, #64	@ 0x40
 800618a:	d1ae      	bne.n	80060ea <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800618c:	2300      	movs	r3, #0
}
 800618e:	4618      	mov	r0, r3
 8006190:	3710      	adds	r7, #16
 8006192:	46bd      	mov	sp, r7
 8006194:	bd80      	pop	{r7, pc}

08006196 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006196:	b480      	push	{r7}
 8006198:	b083      	sub	sp, #12
 800619a:	af00      	add	r7, sp, #0
 800619c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	695b      	ldr	r3, [r3, #20]
 80061a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80061a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80061ac:	d11b      	bne.n	80061e6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80061b6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2200      	movs	r2, #0
 80061bc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	2220      	movs	r2, #32
 80061c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2200      	movs	r2, #0
 80061ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061d2:	f043 0204 	orr.w	r2, r3, #4
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2200      	movs	r2, #0
 80061de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80061e2:	2301      	movs	r3, #1
 80061e4:	e000      	b.n	80061e8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80061e6:	2300      	movs	r3, #0
}
 80061e8:	4618      	mov	r0, r3
 80061ea:	370c      	adds	r7, #12
 80061ec:	46bd      	mov	sp, r7
 80061ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f2:	4770      	bx	lr

080061f4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b086      	sub	sp, #24
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d101      	bne.n	8006206 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006202:	2301      	movs	r3, #1
 8006204:	e267      	b.n	80066d6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f003 0301 	and.w	r3, r3, #1
 800620e:	2b00      	cmp	r3, #0
 8006210:	d075      	beq.n	80062fe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006212:	4b88      	ldr	r3, [pc, #544]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 8006214:	689b      	ldr	r3, [r3, #8]
 8006216:	f003 030c 	and.w	r3, r3, #12
 800621a:	2b04      	cmp	r3, #4
 800621c:	d00c      	beq.n	8006238 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800621e:	4b85      	ldr	r3, [pc, #532]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 8006220:	689b      	ldr	r3, [r3, #8]
 8006222:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006226:	2b08      	cmp	r3, #8
 8006228:	d112      	bne.n	8006250 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800622a:	4b82      	ldr	r3, [pc, #520]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 800622c:	685b      	ldr	r3, [r3, #4]
 800622e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006232:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006236:	d10b      	bne.n	8006250 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006238:	4b7e      	ldr	r3, [pc, #504]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006240:	2b00      	cmp	r3, #0
 8006242:	d05b      	beq.n	80062fc <HAL_RCC_OscConfig+0x108>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	685b      	ldr	r3, [r3, #4]
 8006248:	2b00      	cmp	r3, #0
 800624a:	d157      	bne.n	80062fc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800624c:	2301      	movs	r3, #1
 800624e:	e242      	b.n	80066d6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	685b      	ldr	r3, [r3, #4]
 8006254:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006258:	d106      	bne.n	8006268 <HAL_RCC_OscConfig+0x74>
 800625a:	4b76      	ldr	r3, [pc, #472]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	4a75      	ldr	r2, [pc, #468]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 8006260:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006264:	6013      	str	r3, [r2, #0]
 8006266:	e01d      	b.n	80062a4 <HAL_RCC_OscConfig+0xb0>
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	685b      	ldr	r3, [r3, #4]
 800626c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006270:	d10c      	bne.n	800628c <HAL_RCC_OscConfig+0x98>
 8006272:	4b70      	ldr	r3, [pc, #448]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	4a6f      	ldr	r2, [pc, #444]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 8006278:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800627c:	6013      	str	r3, [r2, #0]
 800627e:	4b6d      	ldr	r3, [pc, #436]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	4a6c      	ldr	r2, [pc, #432]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 8006284:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006288:	6013      	str	r3, [r2, #0]
 800628a:	e00b      	b.n	80062a4 <HAL_RCC_OscConfig+0xb0>
 800628c:	4b69      	ldr	r3, [pc, #420]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4a68      	ldr	r2, [pc, #416]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 8006292:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006296:	6013      	str	r3, [r2, #0]
 8006298:	4b66      	ldr	r3, [pc, #408]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	4a65      	ldr	r2, [pc, #404]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 800629e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80062a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d013      	beq.n	80062d4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062ac:	f7fd fa0a 	bl	80036c4 <HAL_GetTick>
 80062b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062b2:	e008      	b.n	80062c6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80062b4:	f7fd fa06 	bl	80036c4 <HAL_GetTick>
 80062b8:	4602      	mov	r2, r0
 80062ba:	693b      	ldr	r3, [r7, #16]
 80062bc:	1ad3      	subs	r3, r2, r3
 80062be:	2b64      	cmp	r3, #100	@ 0x64
 80062c0:	d901      	bls.n	80062c6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80062c2:	2303      	movs	r3, #3
 80062c4:	e207      	b.n	80066d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062c6:	4b5b      	ldr	r3, [pc, #364]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d0f0      	beq.n	80062b4 <HAL_RCC_OscConfig+0xc0>
 80062d2:	e014      	b.n	80062fe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062d4:	f7fd f9f6 	bl	80036c4 <HAL_GetTick>
 80062d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80062da:	e008      	b.n	80062ee <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80062dc:	f7fd f9f2 	bl	80036c4 <HAL_GetTick>
 80062e0:	4602      	mov	r2, r0
 80062e2:	693b      	ldr	r3, [r7, #16]
 80062e4:	1ad3      	subs	r3, r2, r3
 80062e6:	2b64      	cmp	r3, #100	@ 0x64
 80062e8:	d901      	bls.n	80062ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80062ea:	2303      	movs	r3, #3
 80062ec:	e1f3      	b.n	80066d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80062ee:	4b51      	ldr	r3, [pc, #324]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d1f0      	bne.n	80062dc <HAL_RCC_OscConfig+0xe8>
 80062fa:	e000      	b.n	80062fe <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f003 0302 	and.w	r3, r3, #2
 8006306:	2b00      	cmp	r3, #0
 8006308:	d063      	beq.n	80063d2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800630a:	4b4a      	ldr	r3, [pc, #296]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 800630c:	689b      	ldr	r3, [r3, #8]
 800630e:	f003 030c 	and.w	r3, r3, #12
 8006312:	2b00      	cmp	r3, #0
 8006314:	d00b      	beq.n	800632e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006316:	4b47      	ldr	r3, [pc, #284]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 8006318:	689b      	ldr	r3, [r3, #8]
 800631a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800631e:	2b08      	cmp	r3, #8
 8006320:	d11c      	bne.n	800635c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006322:	4b44      	ldr	r3, [pc, #272]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 8006324:	685b      	ldr	r3, [r3, #4]
 8006326:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800632a:	2b00      	cmp	r3, #0
 800632c:	d116      	bne.n	800635c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800632e:	4b41      	ldr	r3, [pc, #260]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f003 0302 	and.w	r3, r3, #2
 8006336:	2b00      	cmp	r3, #0
 8006338:	d005      	beq.n	8006346 <HAL_RCC_OscConfig+0x152>
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	68db      	ldr	r3, [r3, #12]
 800633e:	2b01      	cmp	r3, #1
 8006340:	d001      	beq.n	8006346 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006342:	2301      	movs	r3, #1
 8006344:	e1c7      	b.n	80066d6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006346:	4b3b      	ldr	r3, [pc, #236]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	691b      	ldr	r3, [r3, #16]
 8006352:	00db      	lsls	r3, r3, #3
 8006354:	4937      	ldr	r1, [pc, #220]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 8006356:	4313      	orrs	r3, r2
 8006358:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800635a:	e03a      	b.n	80063d2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	68db      	ldr	r3, [r3, #12]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d020      	beq.n	80063a6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006364:	4b34      	ldr	r3, [pc, #208]	@ (8006438 <HAL_RCC_OscConfig+0x244>)
 8006366:	2201      	movs	r2, #1
 8006368:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800636a:	f7fd f9ab 	bl	80036c4 <HAL_GetTick>
 800636e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006370:	e008      	b.n	8006384 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006372:	f7fd f9a7 	bl	80036c4 <HAL_GetTick>
 8006376:	4602      	mov	r2, r0
 8006378:	693b      	ldr	r3, [r7, #16]
 800637a:	1ad3      	subs	r3, r2, r3
 800637c:	2b02      	cmp	r3, #2
 800637e:	d901      	bls.n	8006384 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006380:	2303      	movs	r3, #3
 8006382:	e1a8      	b.n	80066d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006384:	4b2b      	ldr	r3, [pc, #172]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f003 0302 	and.w	r3, r3, #2
 800638c:	2b00      	cmp	r3, #0
 800638e:	d0f0      	beq.n	8006372 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006390:	4b28      	ldr	r3, [pc, #160]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	691b      	ldr	r3, [r3, #16]
 800639c:	00db      	lsls	r3, r3, #3
 800639e:	4925      	ldr	r1, [pc, #148]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 80063a0:	4313      	orrs	r3, r2
 80063a2:	600b      	str	r3, [r1, #0]
 80063a4:	e015      	b.n	80063d2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80063a6:	4b24      	ldr	r3, [pc, #144]	@ (8006438 <HAL_RCC_OscConfig+0x244>)
 80063a8:	2200      	movs	r2, #0
 80063aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063ac:	f7fd f98a 	bl	80036c4 <HAL_GetTick>
 80063b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80063b2:	e008      	b.n	80063c6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80063b4:	f7fd f986 	bl	80036c4 <HAL_GetTick>
 80063b8:	4602      	mov	r2, r0
 80063ba:	693b      	ldr	r3, [r7, #16]
 80063bc:	1ad3      	subs	r3, r2, r3
 80063be:	2b02      	cmp	r3, #2
 80063c0:	d901      	bls.n	80063c6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80063c2:	2303      	movs	r3, #3
 80063c4:	e187      	b.n	80066d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80063c6:	4b1b      	ldr	r3, [pc, #108]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f003 0302 	and.w	r3, r3, #2
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d1f0      	bne.n	80063b4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f003 0308 	and.w	r3, r3, #8
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d036      	beq.n	800644c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	695b      	ldr	r3, [r3, #20]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d016      	beq.n	8006414 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80063e6:	4b15      	ldr	r3, [pc, #84]	@ (800643c <HAL_RCC_OscConfig+0x248>)
 80063e8:	2201      	movs	r2, #1
 80063ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063ec:	f7fd f96a 	bl	80036c4 <HAL_GetTick>
 80063f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80063f2:	e008      	b.n	8006406 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80063f4:	f7fd f966 	bl	80036c4 <HAL_GetTick>
 80063f8:	4602      	mov	r2, r0
 80063fa:	693b      	ldr	r3, [r7, #16]
 80063fc:	1ad3      	subs	r3, r2, r3
 80063fe:	2b02      	cmp	r3, #2
 8006400:	d901      	bls.n	8006406 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006402:	2303      	movs	r3, #3
 8006404:	e167      	b.n	80066d6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006406:	4b0b      	ldr	r3, [pc, #44]	@ (8006434 <HAL_RCC_OscConfig+0x240>)
 8006408:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800640a:	f003 0302 	and.w	r3, r3, #2
 800640e:	2b00      	cmp	r3, #0
 8006410:	d0f0      	beq.n	80063f4 <HAL_RCC_OscConfig+0x200>
 8006412:	e01b      	b.n	800644c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006414:	4b09      	ldr	r3, [pc, #36]	@ (800643c <HAL_RCC_OscConfig+0x248>)
 8006416:	2200      	movs	r2, #0
 8006418:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800641a:	f7fd f953 	bl	80036c4 <HAL_GetTick>
 800641e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006420:	e00e      	b.n	8006440 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006422:	f7fd f94f 	bl	80036c4 <HAL_GetTick>
 8006426:	4602      	mov	r2, r0
 8006428:	693b      	ldr	r3, [r7, #16]
 800642a:	1ad3      	subs	r3, r2, r3
 800642c:	2b02      	cmp	r3, #2
 800642e:	d907      	bls.n	8006440 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006430:	2303      	movs	r3, #3
 8006432:	e150      	b.n	80066d6 <HAL_RCC_OscConfig+0x4e2>
 8006434:	40023800 	.word	0x40023800
 8006438:	42470000 	.word	0x42470000
 800643c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006440:	4b88      	ldr	r3, [pc, #544]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 8006442:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006444:	f003 0302 	and.w	r3, r3, #2
 8006448:	2b00      	cmp	r3, #0
 800644a:	d1ea      	bne.n	8006422 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f003 0304 	and.w	r3, r3, #4
 8006454:	2b00      	cmp	r3, #0
 8006456:	f000 8097 	beq.w	8006588 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800645a:	2300      	movs	r3, #0
 800645c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800645e:	4b81      	ldr	r3, [pc, #516]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 8006460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006462:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006466:	2b00      	cmp	r3, #0
 8006468:	d10f      	bne.n	800648a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800646a:	2300      	movs	r3, #0
 800646c:	60bb      	str	r3, [r7, #8]
 800646e:	4b7d      	ldr	r3, [pc, #500]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 8006470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006472:	4a7c      	ldr	r2, [pc, #496]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 8006474:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006478:	6413      	str	r3, [r2, #64]	@ 0x40
 800647a:	4b7a      	ldr	r3, [pc, #488]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 800647c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800647e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006482:	60bb      	str	r3, [r7, #8]
 8006484:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006486:	2301      	movs	r3, #1
 8006488:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800648a:	4b77      	ldr	r3, [pc, #476]	@ (8006668 <HAL_RCC_OscConfig+0x474>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006492:	2b00      	cmp	r3, #0
 8006494:	d118      	bne.n	80064c8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006496:	4b74      	ldr	r3, [pc, #464]	@ (8006668 <HAL_RCC_OscConfig+0x474>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4a73      	ldr	r2, [pc, #460]	@ (8006668 <HAL_RCC_OscConfig+0x474>)
 800649c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80064a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80064a2:	f7fd f90f 	bl	80036c4 <HAL_GetTick>
 80064a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80064a8:	e008      	b.n	80064bc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80064aa:	f7fd f90b 	bl	80036c4 <HAL_GetTick>
 80064ae:	4602      	mov	r2, r0
 80064b0:	693b      	ldr	r3, [r7, #16]
 80064b2:	1ad3      	subs	r3, r2, r3
 80064b4:	2b02      	cmp	r3, #2
 80064b6:	d901      	bls.n	80064bc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80064b8:	2303      	movs	r3, #3
 80064ba:	e10c      	b.n	80066d6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80064bc:	4b6a      	ldr	r3, [pc, #424]	@ (8006668 <HAL_RCC_OscConfig+0x474>)
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d0f0      	beq.n	80064aa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	689b      	ldr	r3, [r3, #8]
 80064cc:	2b01      	cmp	r3, #1
 80064ce:	d106      	bne.n	80064de <HAL_RCC_OscConfig+0x2ea>
 80064d0:	4b64      	ldr	r3, [pc, #400]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 80064d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064d4:	4a63      	ldr	r2, [pc, #396]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 80064d6:	f043 0301 	orr.w	r3, r3, #1
 80064da:	6713      	str	r3, [r2, #112]	@ 0x70
 80064dc:	e01c      	b.n	8006518 <HAL_RCC_OscConfig+0x324>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	689b      	ldr	r3, [r3, #8]
 80064e2:	2b05      	cmp	r3, #5
 80064e4:	d10c      	bne.n	8006500 <HAL_RCC_OscConfig+0x30c>
 80064e6:	4b5f      	ldr	r3, [pc, #380]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 80064e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064ea:	4a5e      	ldr	r2, [pc, #376]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 80064ec:	f043 0304 	orr.w	r3, r3, #4
 80064f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80064f2:	4b5c      	ldr	r3, [pc, #368]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 80064f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064f6:	4a5b      	ldr	r2, [pc, #364]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 80064f8:	f043 0301 	orr.w	r3, r3, #1
 80064fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80064fe:	e00b      	b.n	8006518 <HAL_RCC_OscConfig+0x324>
 8006500:	4b58      	ldr	r3, [pc, #352]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 8006502:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006504:	4a57      	ldr	r2, [pc, #348]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 8006506:	f023 0301 	bic.w	r3, r3, #1
 800650a:	6713      	str	r3, [r2, #112]	@ 0x70
 800650c:	4b55      	ldr	r3, [pc, #340]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 800650e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006510:	4a54      	ldr	r2, [pc, #336]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 8006512:	f023 0304 	bic.w	r3, r3, #4
 8006516:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	689b      	ldr	r3, [r3, #8]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d015      	beq.n	800654c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006520:	f7fd f8d0 	bl	80036c4 <HAL_GetTick>
 8006524:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006526:	e00a      	b.n	800653e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006528:	f7fd f8cc 	bl	80036c4 <HAL_GetTick>
 800652c:	4602      	mov	r2, r0
 800652e:	693b      	ldr	r3, [r7, #16]
 8006530:	1ad3      	subs	r3, r2, r3
 8006532:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006536:	4293      	cmp	r3, r2
 8006538:	d901      	bls.n	800653e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800653a:	2303      	movs	r3, #3
 800653c:	e0cb      	b.n	80066d6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800653e:	4b49      	ldr	r3, [pc, #292]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 8006540:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006542:	f003 0302 	and.w	r3, r3, #2
 8006546:	2b00      	cmp	r3, #0
 8006548:	d0ee      	beq.n	8006528 <HAL_RCC_OscConfig+0x334>
 800654a:	e014      	b.n	8006576 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800654c:	f7fd f8ba 	bl	80036c4 <HAL_GetTick>
 8006550:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006552:	e00a      	b.n	800656a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006554:	f7fd f8b6 	bl	80036c4 <HAL_GetTick>
 8006558:	4602      	mov	r2, r0
 800655a:	693b      	ldr	r3, [r7, #16]
 800655c:	1ad3      	subs	r3, r2, r3
 800655e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006562:	4293      	cmp	r3, r2
 8006564:	d901      	bls.n	800656a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006566:	2303      	movs	r3, #3
 8006568:	e0b5      	b.n	80066d6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800656a:	4b3e      	ldr	r3, [pc, #248]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 800656c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800656e:	f003 0302 	and.w	r3, r3, #2
 8006572:	2b00      	cmp	r3, #0
 8006574:	d1ee      	bne.n	8006554 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006576:	7dfb      	ldrb	r3, [r7, #23]
 8006578:	2b01      	cmp	r3, #1
 800657a:	d105      	bne.n	8006588 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800657c:	4b39      	ldr	r3, [pc, #228]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 800657e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006580:	4a38      	ldr	r2, [pc, #224]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 8006582:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006586:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	699b      	ldr	r3, [r3, #24]
 800658c:	2b00      	cmp	r3, #0
 800658e:	f000 80a1 	beq.w	80066d4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006592:	4b34      	ldr	r3, [pc, #208]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 8006594:	689b      	ldr	r3, [r3, #8]
 8006596:	f003 030c 	and.w	r3, r3, #12
 800659a:	2b08      	cmp	r3, #8
 800659c:	d05c      	beq.n	8006658 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	699b      	ldr	r3, [r3, #24]
 80065a2:	2b02      	cmp	r3, #2
 80065a4:	d141      	bne.n	800662a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80065a6:	4b31      	ldr	r3, [pc, #196]	@ (800666c <HAL_RCC_OscConfig+0x478>)
 80065a8:	2200      	movs	r2, #0
 80065aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065ac:	f7fd f88a 	bl	80036c4 <HAL_GetTick>
 80065b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80065b2:	e008      	b.n	80065c6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80065b4:	f7fd f886 	bl	80036c4 <HAL_GetTick>
 80065b8:	4602      	mov	r2, r0
 80065ba:	693b      	ldr	r3, [r7, #16]
 80065bc:	1ad3      	subs	r3, r2, r3
 80065be:	2b02      	cmp	r3, #2
 80065c0:	d901      	bls.n	80065c6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80065c2:	2303      	movs	r3, #3
 80065c4:	e087      	b.n	80066d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80065c6:	4b27      	ldr	r3, [pc, #156]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d1f0      	bne.n	80065b4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	69da      	ldr	r2, [r3, #28]
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6a1b      	ldr	r3, [r3, #32]
 80065da:	431a      	orrs	r2, r3
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065e0:	019b      	lsls	r3, r3, #6
 80065e2:	431a      	orrs	r2, r3
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065e8:	085b      	lsrs	r3, r3, #1
 80065ea:	3b01      	subs	r3, #1
 80065ec:	041b      	lsls	r3, r3, #16
 80065ee:	431a      	orrs	r2, r3
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065f4:	061b      	lsls	r3, r3, #24
 80065f6:	491b      	ldr	r1, [pc, #108]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 80065f8:	4313      	orrs	r3, r2
 80065fa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80065fc:	4b1b      	ldr	r3, [pc, #108]	@ (800666c <HAL_RCC_OscConfig+0x478>)
 80065fe:	2201      	movs	r2, #1
 8006600:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006602:	f7fd f85f 	bl	80036c4 <HAL_GetTick>
 8006606:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006608:	e008      	b.n	800661c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800660a:	f7fd f85b 	bl	80036c4 <HAL_GetTick>
 800660e:	4602      	mov	r2, r0
 8006610:	693b      	ldr	r3, [r7, #16]
 8006612:	1ad3      	subs	r3, r2, r3
 8006614:	2b02      	cmp	r3, #2
 8006616:	d901      	bls.n	800661c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006618:	2303      	movs	r3, #3
 800661a:	e05c      	b.n	80066d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800661c:	4b11      	ldr	r3, [pc, #68]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006624:	2b00      	cmp	r3, #0
 8006626:	d0f0      	beq.n	800660a <HAL_RCC_OscConfig+0x416>
 8006628:	e054      	b.n	80066d4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800662a:	4b10      	ldr	r3, [pc, #64]	@ (800666c <HAL_RCC_OscConfig+0x478>)
 800662c:	2200      	movs	r2, #0
 800662e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006630:	f7fd f848 	bl	80036c4 <HAL_GetTick>
 8006634:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006636:	e008      	b.n	800664a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006638:	f7fd f844 	bl	80036c4 <HAL_GetTick>
 800663c:	4602      	mov	r2, r0
 800663e:	693b      	ldr	r3, [r7, #16]
 8006640:	1ad3      	subs	r3, r2, r3
 8006642:	2b02      	cmp	r3, #2
 8006644:	d901      	bls.n	800664a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006646:	2303      	movs	r3, #3
 8006648:	e045      	b.n	80066d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800664a:	4b06      	ldr	r3, [pc, #24]	@ (8006664 <HAL_RCC_OscConfig+0x470>)
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006652:	2b00      	cmp	r3, #0
 8006654:	d1f0      	bne.n	8006638 <HAL_RCC_OscConfig+0x444>
 8006656:	e03d      	b.n	80066d4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	699b      	ldr	r3, [r3, #24]
 800665c:	2b01      	cmp	r3, #1
 800665e:	d107      	bne.n	8006670 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006660:	2301      	movs	r3, #1
 8006662:	e038      	b.n	80066d6 <HAL_RCC_OscConfig+0x4e2>
 8006664:	40023800 	.word	0x40023800
 8006668:	40007000 	.word	0x40007000
 800666c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006670:	4b1b      	ldr	r3, [pc, #108]	@ (80066e0 <HAL_RCC_OscConfig+0x4ec>)
 8006672:	685b      	ldr	r3, [r3, #4]
 8006674:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	699b      	ldr	r3, [r3, #24]
 800667a:	2b01      	cmp	r3, #1
 800667c:	d028      	beq.n	80066d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006688:	429a      	cmp	r2, r3
 800668a:	d121      	bne.n	80066d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006696:	429a      	cmp	r2, r3
 8006698:	d11a      	bne.n	80066d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800669a:	68fa      	ldr	r2, [r7, #12]
 800669c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80066a0:	4013      	ands	r3, r2
 80066a2:	687a      	ldr	r2, [r7, #4]
 80066a4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80066a6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80066a8:	4293      	cmp	r3, r2
 80066aa:	d111      	bne.n	80066d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066b6:	085b      	lsrs	r3, r3, #1
 80066b8:	3b01      	subs	r3, #1
 80066ba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80066bc:	429a      	cmp	r2, r3
 80066be:	d107      	bne.n	80066d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066ca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80066cc:	429a      	cmp	r2, r3
 80066ce:	d001      	beq.n	80066d4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80066d0:	2301      	movs	r3, #1
 80066d2:	e000      	b.n	80066d6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80066d4:	2300      	movs	r3, #0
}
 80066d6:	4618      	mov	r0, r3
 80066d8:	3718      	adds	r7, #24
 80066da:	46bd      	mov	sp, r7
 80066dc:	bd80      	pop	{r7, pc}
 80066de:	bf00      	nop
 80066e0:	40023800 	.word	0x40023800

080066e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b084      	sub	sp, #16
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
 80066ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d101      	bne.n	80066f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80066f4:	2301      	movs	r3, #1
 80066f6:	e0cc      	b.n	8006892 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80066f8:	4b68      	ldr	r3, [pc, #416]	@ (800689c <HAL_RCC_ClockConfig+0x1b8>)
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f003 0307 	and.w	r3, r3, #7
 8006700:	683a      	ldr	r2, [r7, #0]
 8006702:	429a      	cmp	r2, r3
 8006704:	d90c      	bls.n	8006720 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006706:	4b65      	ldr	r3, [pc, #404]	@ (800689c <HAL_RCC_ClockConfig+0x1b8>)
 8006708:	683a      	ldr	r2, [r7, #0]
 800670a:	b2d2      	uxtb	r2, r2
 800670c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800670e:	4b63      	ldr	r3, [pc, #396]	@ (800689c <HAL_RCC_ClockConfig+0x1b8>)
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f003 0307 	and.w	r3, r3, #7
 8006716:	683a      	ldr	r2, [r7, #0]
 8006718:	429a      	cmp	r2, r3
 800671a:	d001      	beq.n	8006720 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800671c:	2301      	movs	r3, #1
 800671e:	e0b8      	b.n	8006892 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f003 0302 	and.w	r3, r3, #2
 8006728:	2b00      	cmp	r3, #0
 800672a:	d020      	beq.n	800676e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f003 0304 	and.w	r3, r3, #4
 8006734:	2b00      	cmp	r3, #0
 8006736:	d005      	beq.n	8006744 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006738:	4b59      	ldr	r3, [pc, #356]	@ (80068a0 <HAL_RCC_ClockConfig+0x1bc>)
 800673a:	689b      	ldr	r3, [r3, #8]
 800673c:	4a58      	ldr	r2, [pc, #352]	@ (80068a0 <HAL_RCC_ClockConfig+0x1bc>)
 800673e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006742:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f003 0308 	and.w	r3, r3, #8
 800674c:	2b00      	cmp	r3, #0
 800674e:	d005      	beq.n	800675c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006750:	4b53      	ldr	r3, [pc, #332]	@ (80068a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006752:	689b      	ldr	r3, [r3, #8]
 8006754:	4a52      	ldr	r2, [pc, #328]	@ (80068a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006756:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800675a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800675c:	4b50      	ldr	r3, [pc, #320]	@ (80068a0 <HAL_RCC_ClockConfig+0x1bc>)
 800675e:	689b      	ldr	r3, [r3, #8]
 8006760:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	689b      	ldr	r3, [r3, #8]
 8006768:	494d      	ldr	r1, [pc, #308]	@ (80068a0 <HAL_RCC_ClockConfig+0x1bc>)
 800676a:	4313      	orrs	r3, r2
 800676c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f003 0301 	and.w	r3, r3, #1
 8006776:	2b00      	cmp	r3, #0
 8006778:	d044      	beq.n	8006804 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	685b      	ldr	r3, [r3, #4]
 800677e:	2b01      	cmp	r3, #1
 8006780:	d107      	bne.n	8006792 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006782:	4b47      	ldr	r3, [pc, #284]	@ (80068a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800678a:	2b00      	cmp	r3, #0
 800678c:	d119      	bne.n	80067c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800678e:	2301      	movs	r3, #1
 8006790:	e07f      	b.n	8006892 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	685b      	ldr	r3, [r3, #4]
 8006796:	2b02      	cmp	r3, #2
 8006798:	d003      	beq.n	80067a2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800679e:	2b03      	cmp	r3, #3
 80067a0:	d107      	bne.n	80067b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067a2:	4b3f      	ldr	r3, [pc, #252]	@ (80068a0 <HAL_RCC_ClockConfig+0x1bc>)
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d109      	bne.n	80067c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80067ae:	2301      	movs	r3, #1
 80067b0:	e06f      	b.n	8006892 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067b2:	4b3b      	ldr	r3, [pc, #236]	@ (80068a0 <HAL_RCC_ClockConfig+0x1bc>)
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f003 0302 	and.w	r3, r3, #2
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d101      	bne.n	80067c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80067be:	2301      	movs	r3, #1
 80067c0:	e067      	b.n	8006892 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80067c2:	4b37      	ldr	r3, [pc, #220]	@ (80068a0 <HAL_RCC_ClockConfig+0x1bc>)
 80067c4:	689b      	ldr	r3, [r3, #8]
 80067c6:	f023 0203 	bic.w	r2, r3, #3
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	685b      	ldr	r3, [r3, #4]
 80067ce:	4934      	ldr	r1, [pc, #208]	@ (80068a0 <HAL_RCC_ClockConfig+0x1bc>)
 80067d0:	4313      	orrs	r3, r2
 80067d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80067d4:	f7fc ff76 	bl	80036c4 <HAL_GetTick>
 80067d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80067da:	e00a      	b.n	80067f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80067dc:	f7fc ff72 	bl	80036c4 <HAL_GetTick>
 80067e0:	4602      	mov	r2, r0
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	1ad3      	subs	r3, r2, r3
 80067e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d901      	bls.n	80067f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80067ee:	2303      	movs	r3, #3
 80067f0:	e04f      	b.n	8006892 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80067f2:	4b2b      	ldr	r3, [pc, #172]	@ (80068a0 <HAL_RCC_ClockConfig+0x1bc>)
 80067f4:	689b      	ldr	r3, [r3, #8]
 80067f6:	f003 020c 	and.w	r2, r3, #12
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	685b      	ldr	r3, [r3, #4]
 80067fe:	009b      	lsls	r3, r3, #2
 8006800:	429a      	cmp	r2, r3
 8006802:	d1eb      	bne.n	80067dc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006804:	4b25      	ldr	r3, [pc, #148]	@ (800689c <HAL_RCC_ClockConfig+0x1b8>)
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f003 0307 	and.w	r3, r3, #7
 800680c:	683a      	ldr	r2, [r7, #0]
 800680e:	429a      	cmp	r2, r3
 8006810:	d20c      	bcs.n	800682c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006812:	4b22      	ldr	r3, [pc, #136]	@ (800689c <HAL_RCC_ClockConfig+0x1b8>)
 8006814:	683a      	ldr	r2, [r7, #0]
 8006816:	b2d2      	uxtb	r2, r2
 8006818:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800681a:	4b20      	ldr	r3, [pc, #128]	@ (800689c <HAL_RCC_ClockConfig+0x1b8>)
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f003 0307 	and.w	r3, r3, #7
 8006822:	683a      	ldr	r2, [r7, #0]
 8006824:	429a      	cmp	r2, r3
 8006826:	d001      	beq.n	800682c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006828:	2301      	movs	r3, #1
 800682a:	e032      	b.n	8006892 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f003 0304 	and.w	r3, r3, #4
 8006834:	2b00      	cmp	r3, #0
 8006836:	d008      	beq.n	800684a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006838:	4b19      	ldr	r3, [pc, #100]	@ (80068a0 <HAL_RCC_ClockConfig+0x1bc>)
 800683a:	689b      	ldr	r3, [r3, #8]
 800683c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	68db      	ldr	r3, [r3, #12]
 8006844:	4916      	ldr	r1, [pc, #88]	@ (80068a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006846:	4313      	orrs	r3, r2
 8006848:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f003 0308 	and.w	r3, r3, #8
 8006852:	2b00      	cmp	r3, #0
 8006854:	d009      	beq.n	800686a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006856:	4b12      	ldr	r3, [pc, #72]	@ (80068a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006858:	689b      	ldr	r3, [r3, #8]
 800685a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	691b      	ldr	r3, [r3, #16]
 8006862:	00db      	lsls	r3, r3, #3
 8006864:	490e      	ldr	r1, [pc, #56]	@ (80068a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006866:	4313      	orrs	r3, r2
 8006868:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800686a:	f000 f821 	bl	80068b0 <HAL_RCC_GetSysClockFreq>
 800686e:	4602      	mov	r2, r0
 8006870:	4b0b      	ldr	r3, [pc, #44]	@ (80068a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006872:	689b      	ldr	r3, [r3, #8]
 8006874:	091b      	lsrs	r3, r3, #4
 8006876:	f003 030f 	and.w	r3, r3, #15
 800687a:	490a      	ldr	r1, [pc, #40]	@ (80068a4 <HAL_RCC_ClockConfig+0x1c0>)
 800687c:	5ccb      	ldrb	r3, [r1, r3]
 800687e:	fa22 f303 	lsr.w	r3, r2, r3
 8006882:	4a09      	ldr	r2, [pc, #36]	@ (80068a8 <HAL_RCC_ClockConfig+0x1c4>)
 8006884:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006886:	4b09      	ldr	r3, [pc, #36]	@ (80068ac <HAL_RCC_ClockConfig+0x1c8>)
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	4618      	mov	r0, r3
 800688c:	f7fc fed6 	bl	800363c <HAL_InitTick>

  return HAL_OK;
 8006890:	2300      	movs	r3, #0
}
 8006892:	4618      	mov	r0, r3
 8006894:	3710      	adds	r7, #16
 8006896:	46bd      	mov	sp, r7
 8006898:	bd80      	pop	{r7, pc}
 800689a:	bf00      	nop
 800689c:	40023c00 	.word	0x40023c00
 80068a0:	40023800 	.word	0x40023800
 80068a4:	080131b4 	.word	0x080131b4
 80068a8:	20000008 	.word	0x20000008
 80068ac:	2000000c 	.word	0x2000000c

080068b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80068b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80068b4:	b090      	sub	sp, #64	@ 0x40
 80068b6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80068b8:	2300      	movs	r3, #0
 80068ba:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80068bc:	2300      	movs	r3, #0
 80068be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80068c0:	2300      	movs	r3, #0
 80068c2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80068c4:	2300      	movs	r3, #0
 80068c6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80068c8:	4b59      	ldr	r3, [pc, #356]	@ (8006a30 <HAL_RCC_GetSysClockFreq+0x180>)
 80068ca:	689b      	ldr	r3, [r3, #8]
 80068cc:	f003 030c 	and.w	r3, r3, #12
 80068d0:	2b08      	cmp	r3, #8
 80068d2:	d00d      	beq.n	80068f0 <HAL_RCC_GetSysClockFreq+0x40>
 80068d4:	2b08      	cmp	r3, #8
 80068d6:	f200 80a1 	bhi.w	8006a1c <HAL_RCC_GetSysClockFreq+0x16c>
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d002      	beq.n	80068e4 <HAL_RCC_GetSysClockFreq+0x34>
 80068de:	2b04      	cmp	r3, #4
 80068e0:	d003      	beq.n	80068ea <HAL_RCC_GetSysClockFreq+0x3a>
 80068e2:	e09b      	b.n	8006a1c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80068e4:	4b53      	ldr	r3, [pc, #332]	@ (8006a34 <HAL_RCC_GetSysClockFreq+0x184>)
 80068e6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80068e8:	e09b      	b.n	8006a22 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80068ea:	4b53      	ldr	r3, [pc, #332]	@ (8006a38 <HAL_RCC_GetSysClockFreq+0x188>)
 80068ec:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80068ee:	e098      	b.n	8006a22 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80068f0:	4b4f      	ldr	r3, [pc, #316]	@ (8006a30 <HAL_RCC_GetSysClockFreq+0x180>)
 80068f2:	685b      	ldr	r3, [r3, #4]
 80068f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80068f8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80068fa:	4b4d      	ldr	r3, [pc, #308]	@ (8006a30 <HAL_RCC_GetSysClockFreq+0x180>)
 80068fc:	685b      	ldr	r3, [r3, #4]
 80068fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006902:	2b00      	cmp	r3, #0
 8006904:	d028      	beq.n	8006958 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006906:	4b4a      	ldr	r3, [pc, #296]	@ (8006a30 <HAL_RCC_GetSysClockFreq+0x180>)
 8006908:	685b      	ldr	r3, [r3, #4]
 800690a:	099b      	lsrs	r3, r3, #6
 800690c:	2200      	movs	r2, #0
 800690e:	623b      	str	r3, [r7, #32]
 8006910:	627a      	str	r2, [r7, #36]	@ 0x24
 8006912:	6a3b      	ldr	r3, [r7, #32]
 8006914:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006918:	2100      	movs	r1, #0
 800691a:	4b47      	ldr	r3, [pc, #284]	@ (8006a38 <HAL_RCC_GetSysClockFreq+0x188>)
 800691c:	fb03 f201 	mul.w	r2, r3, r1
 8006920:	2300      	movs	r3, #0
 8006922:	fb00 f303 	mul.w	r3, r0, r3
 8006926:	4413      	add	r3, r2
 8006928:	4a43      	ldr	r2, [pc, #268]	@ (8006a38 <HAL_RCC_GetSysClockFreq+0x188>)
 800692a:	fba0 1202 	umull	r1, r2, r0, r2
 800692e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006930:	460a      	mov	r2, r1
 8006932:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006934:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006936:	4413      	add	r3, r2
 8006938:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800693a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800693c:	2200      	movs	r2, #0
 800693e:	61bb      	str	r3, [r7, #24]
 8006940:	61fa      	str	r2, [r7, #28]
 8006942:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006946:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800694a:	f7fa f9a5 	bl	8000c98 <__aeabi_uldivmod>
 800694e:	4602      	mov	r2, r0
 8006950:	460b      	mov	r3, r1
 8006952:	4613      	mov	r3, r2
 8006954:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006956:	e053      	b.n	8006a00 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006958:	4b35      	ldr	r3, [pc, #212]	@ (8006a30 <HAL_RCC_GetSysClockFreq+0x180>)
 800695a:	685b      	ldr	r3, [r3, #4]
 800695c:	099b      	lsrs	r3, r3, #6
 800695e:	2200      	movs	r2, #0
 8006960:	613b      	str	r3, [r7, #16]
 8006962:	617a      	str	r2, [r7, #20]
 8006964:	693b      	ldr	r3, [r7, #16]
 8006966:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800696a:	f04f 0b00 	mov.w	fp, #0
 800696e:	4652      	mov	r2, sl
 8006970:	465b      	mov	r3, fp
 8006972:	f04f 0000 	mov.w	r0, #0
 8006976:	f04f 0100 	mov.w	r1, #0
 800697a:	0159      	lsls	r1, r3, #5
 800697c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006980:	0150      	lsls	r0, r2, #5
 8006982:	4602      	mov	r2, r0
 8006984:	460b      	mov	r3, r1
 8006986:	ebb2 080a 	subs.w	r8, r2, sl
 800698a:	eb63 090b 	sbc.w	r9, r3, fp
 800698e:	f04f 0200 	mov.w	r2, #0
 8006992:	f04f 0300 	mov.w	r3, #0
 8006996:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800699a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800699e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80069a2:	ebb2 0408 	subs.w	r4, r2, r8
 80069a6:	eb63 0509 	sbc.w	r5, r3, r9
 80069aa:	f04f 0200 	mov.w	r2, #0
 80069ae:	f04f 0300 	mov.w	r3, #0
 80069b2:	00eb      	lsls	r3, r5, #3
 80069b4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80069b8:	00e2      	lsls	r2, r4, #3
 80069ba:	4614      	mov	r4, r2
 80069bc:	461d      	mov	r5, r3
 80069be:	eb14 030a 	adds.w	r3, r4, sl
 80069c2:	603b      	str	r3, [r7, #0]
 80069c4:	eb45 030b 	adc.w	r3, r5, fp
 80069c8:	607b      	str	r3, [r7, #4]
 80069ca:	f04f 0200 	mov.w	r2, #0
 80069ce:	f04f 0300 	mov.w	r3, #0
 80069d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80069d6:	4629      	mov	r1, r5
 80069d8:	028b      	lsls	r3, r1, #10
 80069da:	4621      	mov	r1, r4
 80069dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80069e0:	4621      	mov	r1, r4
 80069e2:	028a      	lsls	r2, r1, #10
 80069e4:	4610      	mov	r0, r2
 80069e6:	4619      	mov	r1, r3
 80069e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069ea:	2200      	movs	r2, #0
 80069ec:	60bb      	str	r3, [r7, #8]
 80069ee:	60fa      	str	r2, [r7, #12]
 80069f0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80069f4:	f7fa f950 	bl	8000c98 <__aeabi_uldivmod>
 80069f8:	4602      	mov	r2, r0
 80069fa:	460b      	mov	r3, r1
 80069fc:	4613      	mov	r3, r2
 80069fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006a00:	4b0b      	ldr	r3, [pc, #44]	@ (8006a30 <HAL_RCC_GetSysClockFreq+0x180>)
 8006a02:	685b      	ldr	r3, [r3, #4]
 8006a04:	0c1b      	lsrs	r3, r3, #16
 8006a06:	f003 0303 	and.w	r3, r3, #3
 8006a0a:	3301      	adds	r3, #1
 8006a0c:	005b      	lsls	r3, r3, #1
 8006a0e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006a10:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006a12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a14:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a18:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006a1a:	e002      	b.n	8006a22 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006a1c:	4b05      	ldr	r3, [pc, #20]	@ (8006a34 <HAL_RCC_GetSysClockFreq+0x184>)
 8006a1e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006a20:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006a22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006a24:	4618      	mov	r0, r3
 8006a26:	3740      	adds	r7, #64	@ 0x40
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006a2e:	bf00      	nop
 8006a30:	40023800 	.word	0x40023800
 8006a34:	00f42400 	.word	0x00f42400
 8006a38:	017d7840 	.word	0x017d7840

08006a3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006a3c:	b480      	push	{r7}
 8006a3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006a40:	4b03      	ldr	r3, [pc, #12]	@ (8006a50 <HAL_RCC_GetHCLKFreq+0x14>)
 8006a42:	681b      	ldr	r3, [r3, #0]
}
 8006a44:	4618      	mov	r0, r3
 8006a46:	46bd      	mov	sp, r7
 8006a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4c:	4770      	bx	lr
 8006a4e:	bf00      	nop
 8006a50:	20000008 	.word	0x20000008

08006a54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006a58:	f7ff fff0 	bl	8006a3c <HAL_RCC_GetHCLKFreq>
 8006a5c:	4602      	mov	r2, r0
 8006a5e:	4b05      	ldr	r3, [pc, #20]	@ (8006a74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006a60:	689b      	ldr	r3, [r3, #8]
 8006a62:	0a9b      	lsrs	r3, r3, #10
 8006a64:	f003 0307 	and.w	r3, r3, #7
 8006a68:	4903      	ldr	r1, [pc, #12]	@ (8006a78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006a6a:	5ccb      	ldrb	r3, [r1, r3]
 8006a6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006a70:	4618      	mov	r0, r3
 8006a72:	bd80      	pop	{r7, pc}
 8006a74:	40023800 	.word	0x40023800
 8006a78:	080131c4 	.word	0x080131c4

08006a7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006a80:	f7ff ffdc 	bl	8006a3c <HAL_RCC_GetHCLKFreq>
 8006a84:	4602      	mov	r2, r0
 8006a86:	4b05      	ldr	r3, [pc, #20]	@ (8006a9c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006a88:	689b      	ldr	r3, [r3, #8]
 8006a8a:	0b5b      	lsrs	r3, r3, #13
 8006a8c:	f003 0307 	and.w	r3, r3, #7
 8006a90:	4903      	ldr	r1, [pc, #12]	@ (8006aa0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006a92:	5ccb      	ldrb	r3, [r1, r3]
 8006a94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006a98:	4618      	mov	r0, r3
 8006a9a:	bd80      	pop	{r7, pc}
 8006a9c:	40023800 	.word	0x40023800
 8006aa0:	080131c4 	.word	0x080131c4

08006aa4 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b082      	sub	sp, #8
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d101      	bne.n	8006ab6 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	e022      	b.n	8006afc <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006abc:	b2db      	uxtb	r3, r3
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d105      	bne.n	8006ace <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8006ac8:	6878      	ldr	r0, [r7, #4]
 8006aca:	f7fc fa25 	bl	8002f18 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2203      	movs	r2, #3
 8006ad2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8006ad6:	6878      	ldr	r0, [r7, #4]
 8006ad8:	f000 f814 	bl	8006b04 <HAL_SD_InitCard>
 8006adc:	4603      	mov	r3, r0
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d001      	beq.n	8006ae6 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	e00a      	b.n	8006afc <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2200      	movs	r2, #0
 8006aea:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2200      	movs	r2, #0
 8006af0:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2201      	movs	r2, #1
 8006af6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006afa:	2300      	movs	r3, #0
}
 8006afc:	4618      	mov	r0, r3
 8006afe:	3708      	adds	r7, #8
 8006b00:	46bd      	mov	sp, r7
 8006b02:	bd80      	pop	{r7, pc}

08006b04 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006b04:	b5b0      	push	{r4, r5, r7, lr}
 8006b06:	b08e      	sub	sp, #56	@ 0x38
 8006b08:	af04      	add	r7, sp, #16
 8006b0a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8006b10:	2300      	movs	r3, #0
 8006b12:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8006b14:	2300      	movs	r3, #0
 8006b16:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8006b18:	2300      	movs	r3, #0
 8006b1a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8006b20:	2376      	movs	r3, #118	@ 0x76
 8006b22:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681d      	ldr	r5, [r3, #0]
 8006b28:	466c      	mov	r4, sp
 8006b2a:	f107 0314 	add.w	r3, r7, #20
 8006b2e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006b32:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006b36:	f107 0308 	add.w	r3, r7, #8
 8006b3a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006b3c:	4628      	mov	r0, r5
 8006b3e:	f002 ffaf 	bl	8009aa0 <SDIO_Init>
 8006b42:	4603      	mov	r3, r0
 8006b44:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if(status != HAL_OK)
 8006b48:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d001      	beq.n	8006b54 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8006b50:	2301      	movs	r3, #1
 8006b52:	e04f      	b.n	8006bf4 <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8006b54:	4b29      	ldr	r3, [pc, #164]	@ (8006bfc <HAL_SD_InitCard+0xf8>)
 8006b56:	2200      	movs	r2, #0
 8006b58:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	4618      	mov	r0, r3
 8006b60:	f002 ffe7 	bl	8009b32 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8006b64:	4b25      	ldr	r3, [pc, #148]	@ (8006bfc <HAL_SD_InitCard+0xf8>)
 8006b66:	2201      	movs	r2, #1
 8006b68:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8006b6a:	2002      	movs	r0, #2
 8006b6c:	f7fc fdb6 	bl	80036dc <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8006b70:	6878      	ldr	r0, [r7, #4]
 8006b72:	f001 f805 	bl	8007b80 <SD_PowerON>
 8006b76:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006b78:	6a3b      	ldr	r3, [r7, #32]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d00b      	beq.n	8006b96 <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	2201      	movs	r2, #1
 8006b82:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b8a:	6a3b      	ldr	r3, [r7, #32]
 8006b8c:	431a      	orrs	r2, r3
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006b92:	2301      	movs	r3, #1
 8006b94:	e02e      	b.n	8006bf4 <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8006b96:	6878      	ldr	r0, [r7, #4]
 8006b98:	f000 ff24 	bl	80079e4 <SD_InitCard>
 8006b9c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006b9e:	6a3b      	ldr	r3, [r7, #32]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d00b      	beq.n	8006bbc <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2201      	movs	r2, #1
 8006ba8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006bb0:	6a3b      	ldr	r3, [r7, #32]
 8006bb2:	431a      	orrs	r2, r3
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006bb8:	2301      	movs	r3, #1
 8006bba:	e01b      	b.n	8006bf4 <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	f003 f846 	bl	8009c56 <SDMMC_CmdBlockLength>
 8006bca:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006bcc:	6a3b      	ldr	r3, [r7, #32]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d00f      	beq.n	8006bf2 <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	4a0a      	ldr	r2, [pc, #40]	@ (8006c00 <HAL_SD_InitCard+0xfc>)
 8006bd8:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006bde:	6a3b      	ldr	r3, [r7, #32]
 8006be0:	431a      	orrs	r2, r3
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	2201      	movs	r2, #1
 8006bea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8006bee:	2301      	movs	r3, #1
 8006bf0:	e000      	b.n	8006bf4 <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 8006bf2:	2300      	movs	r3, #0
}
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	3728      	adds	r7, #40	@ 0x28
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	bdb0      	pop	{r4, r5, r7, pc}
 8006bfc:	422580a0 	.word	0x422580a0
 8006c00:	004005ff 	.word	0x004005ff

08006c04 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b08c      	sub	sp, #48	@ 0x30
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	60f8      	str	r0, [r7, #12]
 8006c0c:	60b9      	str	r1, [r7, #8]
 8006c0e:	607a      	str	r2, [r7, #4]
 8006c10:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8006c16:	68bb      	ldr	r3, [r7, #8]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d107      	bne.n	8006c2c <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c20:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006c28:	2301      	movs	r3, #1
 8006c2a:	e0c0      	b.n	8006dae <HAL_SD_ReadBlocks_DMA+0x1aa>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006c32:	b2db      	uxtb	r3, r3
 8006c34:	2b01      	cmp	r3, #1
 8006c36:	f040 80b9 	bne.w	8006dac <HAL_SD_ReadBlocks_DMA+0x1a8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006c40:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	441a      	add	r2, r3
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c4a:	429a      	cmp	r2, r3
 8006c4c:	d907      	bls.n	8006c5e <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c52:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	e0a7      	b.n	8006dae <HAL_SD_ReadBlocks_DMA+0x1aa>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	2203      	movs	r2, #3
 8006c62:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	62da      	str	r2, [r3, #44]	@ 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c74:	68fa      	ldr	r2, [r7, #12]
 8006c76:	6812      	ldr	r2, [r2, #0]
 8006c78:	f443 734a 	orr.w	r3, r3, #808	@ 0x328
 8006c7c:	f043 0302 	orr.w	r3, r3, #2
 8006c80:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c86:	4a4c      	ldr	r2, [pc, #304]	@ (8006db8 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 8006c88:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c8e:	4a4b      	ldr	r2, [pc, #300]	@ (8006dbc <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8006c90:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c96:	2200      	movs	r2, #0
 8006c98:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cb2:	689a      	ldr	r2, [r3, #8]
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	430a      	orrs	r2, r1
 8006cbc:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	3380      	adds	r3, #128	@ 0x80
 8006cc8:	4619      	mov	r1, r3
 8006cca:	68ba      	ldr	r2, [r7, #8]
 8006ccc:	683b      	ldr	r3, [r7, #0]
 8006cce:	025b      	lsls	r3, r3, #9
 8006cd0:	089b      	lsrs	r3, r3, #2
 8006cd2:	f7fd fad9 	bl	8004288 <HAL_DMA_Start_IT>
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d017      	beq.n	8006d0c <HAL_SD_ReadBlocks_DMA+0x108>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 8006cea:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4a33      	ldr	r2, [pc, #204]	@ (8006dc0 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8006cf2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cf8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	2201      	movs	r2, #1
 8006d04:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8006d08:	2301      	movs	r3, #1
 8006d0a:	e050      	b.n	8006dae <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8006d0c:	4b2d      	ldr	r3, [pc, #180]	@ (8006dc4 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8006d0e:	2201      	movs	r2, #1
 8006d10:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d16:	2b01      	cmp	r3, #1
 8006d18:	d002      	beq.n	8006d20 <HAL_SD_ReadBlocks_DMA+0x11c>
      {
        add *= 512U;
 8006d1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d1c:	025b      	lsls	r3, r3, #9
 8006d1e:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006d20:	f04f 33ff 	mov.w	r3, #4294967295
 8006d24:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	025b      	lsls	r3, r3, #9
 8006d2a:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8006d2c:	2390      	movs	r3, #144	@ 0x90
 8006d2e:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8006d30:	2302      	movs	r3, #2
 8006d32:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006d34:	2300      	movs	r3, #0
 8006d36:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8006d38:	2301      	movs	r3, #1
 8006d3a:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f107 0210 	add.w	r2, r7, #16
 8006d44:	4611      	mov	r1, r2
 8006d46:	4618      	mov	r0, r3
 8006d48:	f002 ff59 	bl	8009bfe <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	2b01      	cmp	r3, #1
 8006d50:	d90a      	bls.n	8006d68 <HAL_SD_ReadBlocks_DMA+0x164>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	2282      	movs	r2, #130	@ 0x82
 8006d56:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006d5e:	4618      	mov	r0, r3
 8006d60:	f002 ffbd 	bl	8009cde <SDMMC_CmdReadMultiBlock>
 8006d64:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8006d66:	e009      	b.n	8006d7c <HAL_SD_ReadBlocks_DMA+0x178>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	2281      	movs	r2, #129	@ 0x81
 8006d6c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006d74:	4618      	mov	r0, r3
 8006d76:	f002 ff90 	bl	8009c9a <SDMMC_CmdReadSingleBlock>
 8006d7a:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8006d7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d012      	beq.n	8006da8 <HAL_SD_ReadBlocks_DMA+0x1a4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	4a0e      	ldr	r2, [pc, #56]	@ (8006dc0 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8006d88:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006d8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d90:	431a      	orrs	r2, r3
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	2201      	movs	r2, #1
 8006d9a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	2200      	movs	r2, #0
 8006da2:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 8006da4:	2301      	movs	r3, #1
 8006da6:	e002      	b.n	8006dae <HAL_SD_ReadBlocks_DMA+0x1aa>
      }

      return HAL_OK;
 8006da8:	2300      	movs	r3, #0
 8006daa:	e000      	b.n	8006dae <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
  }
  else
  {
    return HAL_BUSY;
 8006dac:	2302      	movs	r3, #2
  }
}
 8006dae:	4618      	mov	r0, r3
 8006db0:	3730      	adds	r7, #48	@ 0x30
 8006db2:	46bd      	mov	sp, r7
 8006db4:	bd80      	pop	{r7, pc}
 8006db6:	bf00      	nop
 8006db8:	080077f3 	.word	0x080077f3
 8006dbc:	08007865 	.word	0x08007865
 8006dc0:	004005ff 	.word	0x004005ff
 8006dc4:	4225858c 	.word	0x4225858c

08006dc8 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b08c      	sub	sp, #48	@ 0x30
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	60f8      	str	r0, [r7, #12]
 8006dd0:	60b9      	str	r1, [r7, #8]
 8006dd2:	607a      	str	r2, [r7, #4]
 8006dd4:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8006dda:	68bb      	ldr	r3, [r7, #8]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d107      	bne.n	8006df0 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006de4:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006dec:	2301      	movs	r3, #1
 8006dee:	e0c5      	b.n	8006f7c <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006df6:	b2db      	uxtb	r3, r3
 8006df8:	2b01      	cmp	r3, #1
 8006dfa:	f040 80be 	bne.w	8006f7a <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	2200      	movs	r2, #0
 8006e02:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006e04:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	441a      	add	r2, r3
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e0e:	429a      	cmp	r2, r3
 8006e10:	d907      	bls.n	8006e22 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e16:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8006e1e:	2301      	movs	r3, #1
 8006e20:	e0ac      	b.n	8006f7c <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	2203      	movs	r2, #3
 8006e26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	2200      	movs	r2, #0
 8006e30:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e38:	68fa      	ldr	r2, [r7, #12]
 8006e3a:	6812      	ldr	r2, [r2, #0]
 8006e3c:	f443 7306 	orr.w	r3, r3, #536	@ 0x218
 8006e40:	f043 0302 	orr.w	r3, r3, #2
 8006e44:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e4a:	4a4e      	ldr	r2, [pc, #312]	@ (8006f84 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8006e4c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e52:	4a4d      	ldr	r2, [pc, #308]	@ (8006f88 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8006e54:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e62:	2b01      	cmp	r3, #1
 8006e64:	d002      	beq.n	8006e6c <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 8006e66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e68:	025b      	lsls	r3, r3, #9
 8006e6a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	2b01      	cmp	r3, #1
 8006e70:	d90a      	bls.n	8006e88 <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	22a0      	movs	r2, #160	@ 0xa0
 8006e76:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006e7e:	4618      	mov	r0, r3
 8006e80:	f002 ff71 	bl	8009d66 <SDMMC_CmdWriteMultiBlock>
 8006e84:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8006e86:	e009      	b.n	8006e9c <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	2290      	movs	r2, #144	@ 0x90
 8006e8c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006e94:	4618      	mov	r0, r3
 8006e96:	f002 ff44 	bl	8009d22 <SDMMC_CmdWriteSingleBlock>
 8006e9a:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8006e9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d012      	beq.n	8006ec8 <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	4a39      	ldr	r2, [pc, #228]	@ (8006f8c <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8006ea8:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006eae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006eb0:	431a      	orrs	r2, r3
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	2201      	movs	r2, #1
 8006eba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8006ec4:	2301      	movs	r3, #1
 8006ec6:	e059      	b.n	8006f7c <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8006ec8:	4b31      	ldr	r3, [pc, #196]	@ (8006f90 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8006eca:	2201      	movs	r2, #1
 8006ecc:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ed2:	2240      	movs	r2, #64	@ 0x40
 8006ed4:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ee6:	689a      	ldr	r2, [r3, #8]
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	430a      	orrs	r2, r1
 8006ef0:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8006ef6:	68b9      	ldr	r1, [r7, #8]
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	3380      	adds	r3, #128	@ 0x80
 8006efe:	461a      	mov	r2, r3
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	025b      	lsls	r3, r3, #9
 8006f04:	089b      	lsrs	r3, r3, #2
 8006f06:	f7fd f9bf 	bl	8004288 <HAL_DMA_Start_IT>
 8006f0a:	4603      	mov	r3, r0
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d01c      	beq.n	8006f4a <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f16:	68fa      	ldr	r2, [r7, #12]
 8006f18:	6812      	ldr	r2, [r2, #0]
 8006f1a:	f423 7306 	bic.w	r3, r3, #536	@ 0x218
 8006f1e:	f023 0302 	bic.w	r3, r3, #2
 8006f22:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	4a18      	ldr	r2, [pc, #96]	@ (8006f8c <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8006f2a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f30:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	2201      	movs	r2, #1
 8006f3c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	2200      	movs	r2, #0
 8006f44:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8006f46:	2301      	movs	r3, #1
 8006f48:	e018      	b.n	8006f7c <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006f4a:	f04f 33ff 	mov.w	r3, #4294967295
 8006f4e:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	025b      	lsls	r3, r3, #9
 8006f54:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8006f56:	2390      	movs	r3, #144	@ 0x90
 8006f58:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006f5e:	2300      	movs	r3, #0
 8006f60:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8006f62:	2301      	movs	r3, #1
 8006f64:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	f107 0210 	add.w	r2, r7, #16
 8006f6e:	4611      	mov	r1, r2
 8006f70:	4618      	mov	r0, r3
 8006f72:	f002 fe44 	bl	8009bfe <SDIO_ConfigData>

      return HAL_OK;
 8006f76:	2300      	movs	r3, #0
 8006f78:	e000      	b.n	8006f7c <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 8006f7a:	2302      	movs	r3, #2
  }
}
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	3730      	adds	r7, #48	@ 0x30
 8006f80:	46bd      	mov	sp, r7
 8006f82:	bd80      	pop	{r7, pc}
 8006f84:	080077c9 	.word	0x080077c9
 8006f88:	08007865 	.word	0x08007865
 8006f8c:	004005ff 	.word	0x004005ff
 8006f90:	4225858c 	.word	0x4225858c

08006f94 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b084      	sub	sp, #16
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fa0:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fa8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d008      	beq.n	8006fc2 <HAL_SD_IRQHandler+0x2e>
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	f003 0308 	and.w	r3, r3, #8
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d003      	beq.n	8006fc2 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8006fba:	6878      	ldr	r0, [r7, #4]
 8006fbc:	f001 f806 	bl	8007fcc <SD_Read_IT>
 8006fc0:	e165      	b.n	800728e <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	f000 808f 	beq.w	80070f0 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006fda:	639a      	str	r2, [r3, #56]	@ 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fe2:	687a      	ldr	r2, [r7, #4]
 8006fe4:	6812      	ldr	r2, [r2, #0]
 8006fe6:	f423 4343 	bic.w	r3, r3, #49920	@ 0xc300
 8006fea:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 8006fee:	63d3      	str	r3, [r2, #60]	@ 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f022 0201 	bic.w	r2, r2, #1
 8006ffe:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	f003 0308 	and.w	r3, r3, #8
 8007006:	2b00      	cmp	r3, #0
 8007008:	d039      	beq.n	800707e <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	f003 0302 	and.w	r3, r3, #2
 8007010:	2b00      	cmp	r3, #0
 8007012:	d104      	bne.n	800701e <HAL_SD_IRQHandler+0x8a>
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	f003 0320 	and.w	r3, r3, #32
 800701a:	2b00      	cmp	r3, #0
 800701c:	d011      	beq.n	8007042 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	4618      	mov	r0, r3
 8007024:	f002 fec2 	bl	8009dac <SDMMC_CmdStopTransfer>
 8007028:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800702a:	68bb      	ldr	r3, [r7, #8]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d008      	beq.n	8007042 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	431a      	orrs	r2, r3
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800703c:	6878      	ldr	r0, [r7, #4]
 800703e:	f000 f92f 	bl	80072a0 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	f240 523a 	movw	r2, #1338	@ 0x53a
 800704a:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2201      	movs	r2, #1
 8007050:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2200      	movs	r2, #0
 8007058:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	f003 0301 	and.w	r3, r3, #1
 8007060:	2b00      	cmp	r3, #0
 8007062:	d104      	bne.n	800706e <HAL_SD_IRQHandler+0xda>
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	f003 0302 	and.w	r3, r3, #2
 800706a:	2b00      	cmp	r3, #0
 800706c:	d003      	beq.n	8007076 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800706e:	6878      	ldr	r0, [r7, #4]
 8007070:	f003 fb30 	bl	800a6d4 <HAL_SD_RxCpltCallback>
 8007074:	e10b      	b.n	800728e <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8007076:	6878      	ldr	r0, [r7, #4]
 8007078:	f003 fb22 	bl	800a6c0 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800707c:	e107      	b.n	800728e <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007084:	2b00      	cmp	r3, #0
 8007086:	f000 8102 	beq.w	800728e <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	f003 0320 	and.w	r3, r3, #32
 8007090:	2b00      	cmp	r3, #0
 8007092:	d011      	beq.n	80070b8 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	4618      	mov	r0, r3
 800709a:	f002 fe87 	bl	8009dac <SDMMC_CmdStopTransfer>
 800709e:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80070a0:	68bb      	ldr	r3, [r7, #8]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d008      	beq.n	80070b8 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80070aa:	68bb      	ldr	r3, [r7, #8]
 80070ac:	431a      	orrs	r2, r3
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 80070b2:	6878      	ldr	r0, [r7, #4]
 80070b4:	f000 f8f4 	bl	80072a0 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	f003 0301 	and.w	r3, r3, #1
 80070be:	2b00      	cmp	r3, #0
 80070c0:	f040 80e5 	bne.w	800728e <HAL_SD_IRQHandler+0x2fa>
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	f003 0302 	and.w	r3, r3, #2
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	f040 80df 	bne.w	800728e <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	f022 0208 	bic.w	r2, r2, #8
 80070de:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2201      	movs	r2, #1
 80070e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 80070e8:	6878      	ldr	r0, [r7, #4]
 80070ea:	f003 fae9 	bl	800a6c0 <HAL_SD_TxCpltCallback>
}
 80070ee:	e0ce      	b.n	800728e <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d008      	beq.n	8007110 <HAL_SD_IRQHandler+0x17c>
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	f003 0308 	and.w	r3, r3, #8
 8007104:	2b00      	cmp	r3, #0
 8007106:	d003      	beq.n	8007110 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8007108:	6878      	ldr	r0, [r7, #4]
 800710a:	f000 ffb0 	bl	800806e <SD_Write_IT>
 800710e:	e0be      	b.n	800728e <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007116:	f240 233a 	movw	r3, #570	@ 0x23a
 800711a:	4013      	ands	r3, r2
 800711c:	2b00      	cmp	r3, #0
 800711e:	f000 80b6 	beq.w	800728e <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007128:	f003 0302 	and.w	r3, r3, #2
 800712c:	2b00      	cmp	r3, #0
 800712e:	d005      	beq.n	800713c <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007134:	f043 0202 	orr.w	r2, r3, #2
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007142:	f003 0308 	and.w	r3, r3, #8
 8007146:	2b00      	cmp	r3, #0
 8007148:	d005      	beq.n	8007156 <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800714e:	f043 0208 	orr.w	r2, r3, #8
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800715c:	f003 0320 	and.w	r3, r3, #32
 8007160:	2b00      	cmp	r3, #0
 8007162:	d005      	beq.n	8007170 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007168:	f043 0220 	orr.w	r2, r3, #32
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007176:	f003 0310 	and.w	r3, r3, #16
 800717a:	2b00      	cmp	r3, #0
 800717c:	d005      	beq.n	800718a <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007182:	f043 0210 	orr.w	r2, r3, #16
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007190:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007194:	2b00      	cmp	r3, #0
 8007196:	d005      	beq.n	80071a4 <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800719c:	f043 0208 	orr.w	r2, r3, #8
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f240 723a 	movw	r2, #1850	@ 0x73a
 80071ac:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071b4:	687a      	ldr	r2, [r7, #4]
 80071b6:	6812      	ldr	r2, [r2, #0]
 80071b8:	f423 734e 	bic.w	r3, r3, #824	@ 0x338
 80071bc:	f023 0302 	bic.w	r3, r3, #2
 80071c0:	63d3      	str	r3, [r2, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	4618      	mov	r0, r3
 80071c8:	f002 fdf0 	bl	8009dac <SDMMC_CmdStopTransfer>
 80071cc:	4602      	mov	r2, r0
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071d2:	431a      	orrs	r2, r3
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	f003 0308 	and.w	r3, r3, #8
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d00a      	beq.n	80071f8 <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	2201      	movs	r2, #1
 80071e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2200      	movs	r2, #0
 80071ee:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 80071f0:	6878      	ldr	r0, [r7, #4]
 80071f2:	f000 f855 	bl	80072a0 <HAL_SD_ErrorCallback>
}
 80071f6:	e04a      	b.n	800728e <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d045      	beq.n	800728e <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	f003 0310 	and.w	r3, r3, #16
 8007208:	2b00      	cmp	r3, #0
 800720a:	d104      	bne.n	8007216 <HAL_SD_IRQHandler+0x282>
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	f003 0320 	and.w	r3, r3, #32
 8007212:	2b00      	cmp	r3, #0
 8007214:	d011      	beq.n	800723a <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800721a:	4a1f      	ldr	r2, [pc, #124]	@ (8007298 <HAL_SD_IRQHandler+0x304>)
 800721c:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007222:	4618      	mov	r0, r3
 8007224:	f7fd f8f8 	bl	8004418 <HAL_DMA_Abort_IT>
 8007228:	4603      	mov	r3, r0
 800722a:	2b00      	cmp	r3, #0
 800722c:	d02f      	beq.n	800728e <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007232:	4618      	mov	r0, r3
 8007234:	f000 fb68 	bl	8007908 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8007238:	e029      	b.n	800728e <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	f003 0301 	and.w	r3, r3, #1
 8007240:	2b00      	cmp	r3, #0
 8007242:	d104      	bne.n	800724e <HAL_SD_IRQHandler+0x2ba>
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	f003 0302 	and.w	r3, r3, #2
 800724a:	2b00      	cmp	r3, #0
 800724c:	d011      	beq.n	8007272 <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007252:	4a12      	ldr	r2, [pc, #72]	@ (800729c <HAL_SD_IRQHandler+0x308>)
 8007254:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800725a:	4618      	mov	r0, r3
 800725c:	f7fd f8dc 	bl	8004418 <HAL_DMA_Abort_IT>
 8007260:	4603      	mov	r3, r0
 8007262:	2b00      	cmp	r3, #0
 8007264:	d013      	beq.n	800728e <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800726a:	4618      	mov	r0, r3
 800726c:	f000 fb83 	bl	8007976 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8007270:	e00d      	b.n	800728e <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2200      	movs	r2, #0
 8007276:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2201      	movs	r2, #1
 800727c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2200      	movs	r2, #0
 8007284:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 8007286:	6878      	ldr	r0, [r7, #4]
 8007288:	f003 fa10 	bl	800a6ac <HAL_SD_AbortCallback>
}
 800728c:	e7ff      	b.n	800728e <HAL_SD_IRQHandler+0x2fa>
 800728e:	bf00      	nop
 8007290:	3710      	adds	r7, #16
 8007292:	46bd      	mov	sp, r7
 8007294:	bd80      	pop	{r7, pc}
 8007296:	bf00      	nop
 8007298:	08007909 	.word	0x08007909
 800729c:	08007977 	.word	0x08007977

080072a0 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80072a0:	b480      	push	{r7}
 80072a2:	b083      	sub	sp, #12
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 80072a8:	bf00      	nop
 80072aa:	370c      	adds	r7, #12
 80072ac:	46bd      	mov	sp, r7
 80072ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b2:	4770      	bx	lr

080072b4 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80072b4:	b480      	push	{r7}
 80072b6:	b083      	sub	sp, #12
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
 80072bc:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80072c2:	0f9b      	lsrs	r3, r3, #30
 80072c4:	b2da      	uxtb	r2, r3
 80072c6:	683b      	ldr	r3, [r7, #0]
 80072c8:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80072ce:	0e9b      	lsrs	r3, r3, #26
 80072d0:	b2db      	uxtb	r3, r3
 80072d2:	f003 030f 	and.w	r3, r3, #15
 80072d6:	b2da      	uxtb	r2, r3
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80072e0:	0e1b      	lsrs	r3, r3, #24
 80072e2:	b2db      	uxtb	r3, r3
 80072e4:	f003 0303 	and.w	r3, r3, #3
 80072e8:	b2da      	uxtb	r2, r3
 80072ea:	683b      	ldr	r3, [r7, #0]
 80072ec:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80072f2:	0c1b      	lsrs	r3, r3, #16
 80072f4:	b2da      	uxtb	r2, r3
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80072fe:	0a1b      	lsrs	r3, r3, #8
 8007300:	b2da      	uxtb	r2, r3
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800730a:	b2da      	uxtb	r2, r3
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007314:	0d1b      	lsrs	r3, r3, #20
 8007316:	b29a      	uxth	r2, r3
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007320:	0c1b      	lsrs	r3, r3, #16
 8007322:	b2db      	uxtb	r3, r3
 8007324:	f003 030f 	and.w	r3, r3, #15
 8007328:	b2da      	uxtb	r2, r3
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007332:	0bdb      	lsrs	r3, r3, #15
 8007334:	b2db      	uxtb	r3, r3
 8007336:	f003 0301 	and.w	r3, r3, #1
 800733a:	b2da      	uxtb	r2, r3
 800733c:	683b      	ldr	r3, [r7, #0]
 800733e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007344:	0b9b      	lsrs	r3, r3, #14
 8007346:	b2db      	uxtb	r3, r3
 8007348:	f003 0301 	and.w	r3, r3, #1
 800734c:	b2da      	uxtb	r2, r3
 800734e:	683b      	ldr	r3, [r7, #0]
 8007350:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007356:	0b5b      	lsrs	r3, r3, #13
 8007358:	b2db      	uxtb	r3, r3
 800735a:	f003 0301 	and.w	r3, r3, #1
 800735e:	b2da      	uxtb	r2, r3
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007368:	0b1b      	lsrs	r3, r3, #12
 800736a:	b2db      	uxtb	r3, r3
 800736c:	f003 0301 	and.w	r3, r3, #1
 8007370:	b2da      	uxtb	r2, r3
 8007372:	683b      	ldr	r3, [r7, #0]
 8007374:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	2200      	movs	r2, #0
 800737a:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007380:	2b00      	cmp	r3, #0
 8007382:	d163      	bne.n	800744c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007388:	009a      	lsls	r2, r3, #2
 800738a:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800738e:	4013      	ands	r3, r2
 8007390:	687a      	ldr	r2, [r7, #4]
 8007392:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8007394:	0f92      	lsrs	r2, r2, #30
 8007396:	431a      	orrs	r2, r3
 8007398:	683b      	ldr	r3, [r7, #0]
 800739a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80073a0:	0edb      	lsrs	r3, r3, #27
 80073a2:	b2db      	uxtb	r3, r3
 80073a4:	f003 0307 	and.w	r3, r3, #7
 80073a8:	b2da      	uxtb	r2, r3
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80073b2:	0e1b      	lsrs	r3, r3, #24
 80073b4:	b2db      	uxtb	r3, r3
 80073b6:	f003 0307 	and.w	r3, r3, #7
 80073ba:	b2da      	uxtb	r2, r3
 80073bc:	683b      	ldr	r3, [r7, #0]
 80073be:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80073c4:	0d5b      	lsrs	r3, r3, #21
 80073c6:	b2db      	uxtb	r3, r3
 80073c8:	f003 0307 	and.w	r3, r3, #7
 80073cc:	b2da      	uxtb	r2, r3
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80073d6:	0c9b      	lsrs	r3, r3, #18
 80073d8:	b2db      	uxtb	r3, r3
 80073da:	f003 0307 	and.w	r3, r3, #7
 80073de:	b2da      	uxtb	r2, r3
 80073e0:	683b      	ldr	r3, [r7, #0]
 80073e2:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80073e8:	0bdb      	lsrs	r3, r3, #15
 80073ea:	b2db      	uxtb	r3, r3
 80073ec:	f003 0307 	and.w	r3, r3, #7
 80073f0:	b2da      	uxtb	r2, r3
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	691b      	ldr	r3, [r3, #16]
 80073fa:	1c5a      	adds	r2, r3, #1
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	7e1b      	ldrb	r3, [r3, #24]
 8007404:	b2db      	uxtb	r3, r3
 8007406:	f003 0307 	and.w	r3, r3, #7
 800740a:	3302      	adds	r3, #2
 800740c:	2201      	movs	r2, #1
 800740e:	fa02 f303 	lsl.w	r3, r2, r3
 8007412:	687a      	ldr	r2, [r7, #4]
 8007414:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8007416:	fb03 f202 	mul.w	r2, r3, r2
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800741e:	683b      	ldr	r3, [r7, #0]
 8007420:	7a1b      	ldrb	r3, [r3, #8]
 8007422:	b2db      	uxtb	r3, r3
 8007424:	f003 030f 	and.w	r3, r3, #15
 8007428:	2201      	movs	r2, #1
 800742a:	409a      	lsls	r2, r3
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007434:	687a      	ldr	r2, [r7, #4]
 8007436:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8007438:	0a52      	lsrs	r2, r2, #9
 800743a:	fb03 f202 	mul.w	r2, r3, r2
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007448:	661a      	str	r2, [r3, #96]	@ 0x60
 800744a:	e031      	b.n	80074b0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007450:	2b01      	cmp	r3, #1
 8007452:	d11d      	bne.n	8007490 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007458:	041b      	lsls	r3, r3, #16
 800745a:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007462:	0c1b      	lsrs	r3, r3, #16
 8007464:	431a      	orrs	r2, r3
 8007466:	683b      	ldr	r3, [r7, #0]
 8007468:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800746a:	683b      	ldr	r3, [r7, #0]
 800746c:	691b      	ldr	r3, [r3, #16]
 800746e:	3301      	adds	r3, #1
 8007470:	029a      	lsls	r2, r3, #10
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007484:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	661a      	str	r2, [r3, #96]	@ 0x60
 800748e:	e00f      	b.n	80074b0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	4a58      	ldr	r2, [pc, #352]	@ (80075f8 <HAL_SD_GetCardCSD+0x344>)
 8007496:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800749c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2201      	movs	r2, #1
 80074a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80074ac:	2301      	movs	r3, #1
 80074ae:	e09d      	b.n	80075ec <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80074b4:	0b9b      	lsrs	r3, r3, #14
 80074b6:	b2db      	uxtb	r3, r3
 80074b8:	f003 0301 	and.w	r3, r3, #1
 80074bc:	b2da      	uxtb	r2, r3
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80074c6:	09db      	lsrs	r3, r3, #7
 80074c8:	b2db      	uxtb	r3, r3
 80074ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80074ce:	b2da      	uxtb	r2, r3
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80074d8:	b2db      	uxtb	r3, r3
 80074da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80074de:	b2da      	uxtb	r2, r3
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074e8:	0fdb      	lsrs	r3, r3, #31
 80074ea:	b2da      	uxtb	r2, r3
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074f4:	0f5b      	lsrs	r3, r3, #29
 80074f6:	b2db      	uxtb	r3, r3
 80074f8:	f003 0303 	and.w	r3, r3, #3
 80074fc:	b2da      	uxtb	r2, r3
 80074fe:	683b      	ldr	r3, [r7, #0]
 8007500:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007506:	0e9b      	lsrs	r3, r3, #26
 8007508:	b2db      	uxtb	r3, r3
 800750a:	f003 0307 	and.w	r3, r3, #7
 800750e:	b2da      	uxtb	r2, r3
 8007510:	683b      	ldr	r3, [r7, #0]
 8007512:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007518:	0d9b      	lsrs	r3, r3, #22
 800751a:	b2db      	uxtb	r3, r3
 800751c:	f003 030f 	and.w	r3, r3, #15
 8007520:	b2da      	uxtb	r2, r3
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800752a:	0d5b      	lsrs	r3, r3, #21
 800752c:	b2db      	uxtb	r3, r3
 800752e:	f003 0301 	and.w	r3, r3, #1
 8007532:	b2da      	uxtb	r2, r3
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800753a:	683b      	ldr	r3, [r7, #0]
 800753c:	2200      	movs	r2, #0
 800753e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007546:	0c1b      	lsrs	r3, r3, #16
 8007548:	b2db      	uxtb	r3, r3
 800754a:	f003 0301 	and.w	r3, r3, #1
 800754e:	b2da      	uxtb	r2, r3
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800755a:	0bdb      	lsrs	r3, r3, #15
 800755c:	b2db      	uxtb	r3, r3
 800755e:	f003 0301 	and.w	r3, r3, #1
 8007562:	b2da      	uxtb	r2, r3
 8007564:	683b      	ldr	r3, [r7, #0]
 8007566:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800756e:	0b9b      	lsrs	r3, r3, #14
 8007570:	b2db      	uxtb	r3, r3
 8007572:	f003 0301 	and.w	r3, r3, #1
 8007576:	b2da      	uxtb	r2, r3
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007582:	0b5b      	lsrs	r3, r3, #13
 8007584:	b2db      	uxtb	r3, r3
 8007586:	f003 0301 	and.w	r3, r3, #1
 800758a:	b2da      	uxtb	r2, r3
 800758c:	683b      	ldr	r3, [r7, #0]
 800758e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007596:	0b1b      	lsrs	r3, r3, #12
 8007598:	b2db      	uxtb	r3, r3
 800759a:	f003 0301 	and.w	r3, r3, #1
 800759e:	b2da      	uxtb	r2, r3
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075aa:	0a9b      	lsrs	r3, r3, #10
 80075ac:	b2db      	uxtb	r3, r3
 80075ae:	f003 0303 	and.w	r3, r3, #3
 80075b2:	b2da      	uxtb	r2, r3
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075be:	0a1b      	lsrs	r3, r3, #8
 80075c0:	b2db      	uxtb	r3, r3
 80075c2:	f003 0303 	and.w	r3, r3, #3
 80075c6:	b2da      	uxtb	r2, r3
 80075c8:	683b      	ldr	r3, [r7, #0]
 80075ca:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075d2:	085b      	lsrs	r3, r3, #1
 80075d4:	b2db      	uxtb	r3, r3
 80075d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80075da:	b2da      	uxtb	r2, r3
 80075dc:	683b      	ldr	r3, [r7, #0]
 80075de:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 80075e2:	683b      	ldr	r3, [r7, #0]
 80075e4:	2201      	movs	r2, #1
 80075e6:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 80075ea:	2300      	movs	r3, #0
}
 80075ec:	4618      	mov	r0, r3
 80075ee:	370c      	adds	r7, #12
 80075f0:	46bd      	mov	sp, r7
 80075f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f6:	4770      	bx	lr
 80075f8:	004005ff 	.word	0x004005ff

080075fc <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 80075fc:	b480      	push	{r7}
 80075fe:	b083      	sub	sp, #12
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
 8007604:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800761a:	683b      	ldr	r3, [r7, #0]
 800761c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007622:	683b      	ldr	r3, [r7, #0]
 8007624:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8007642:	683b      	ldr	r3, [r7, #0]
 8007644:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8007646:	2300      	movs	r3, #0
}
 8007648:	4618      	mov	r0, r3
 800764a:	370c      	adds	r7, #12
 800764c:	46bd      	mov	sp, r7
 800764e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007652:	4770      	bx	lr

08007654 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8007654:	b5b0      	push	{r4, r5, r7, lr}
 8007656:	b08e      	sub	sp, #56	@ 0x38
 8007658:	af04      	add	r7, sp, #16
 800765a:	6078      	str	r0, [r7, #4]
 800765c:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800765e:	2300      	movs	r3, #0
 8007660:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2203      	movs	r2, #3
 8007668:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007670:	2b03      	cmp	r3, #3
 8007672:	d02e      	beq.n	80076d2 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800767a:	d106      	bne.n	800768a <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007680:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	639a      	str	r2, [r3, #56]	@ 0x38
 8007688:	e029      	b.n	80076de <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007690:	d10a      	bne.n	80076a8 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8007692:	6878      	ldr	r0, [r7, #4]
 8007694:	f000 fb2a 	bl	8007cec <SD_WideBus_Enable>
 8007698:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800769e:	6a3b      	ldr	r3, [r7, #32]
 80076a0:	431a      	orrs	r2, r3
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	639a      	str	r2, [r3, #56]	@ 0x38
 80076a6:	e01a      	b.n	80076de <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 80076a8:	683b      	ldr	r3, [r7, #0]
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d10a      	bne.n	80076c4 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	f000 fb67 	bl	8007d82 <SD_WideBus_Disable>
 80076b4:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80076ba:	6a3b      	ldr	r3, [r7, #32]
 80076bc:	431a      	orrs	r2, r3
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	639a      	str	r2, [r3, #56]	@ 0x38
 80076c2:	e00c      	b.n	80076de <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076c8:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	639a      	str	r2, [r3, #56]	@ 0x38
 80076d0:	e005      	b.n	80076de <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076d6:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d00b      	beq.n	80076fe <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	4a26      	ldr	r2, [pc, #152]	@ (8007784 <HAL_SD_ConfigWideBusOperation+0x130>)
 80076ec:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2201      	movs	r2, #1
 80076f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 80076f6:	2301      	movs	r3, #1
 80076f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80076fc:	e01f      	b.n	800773e <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	685b      	ldr	r3, [r3, #4]
 8007702:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	689b      	ldr	r3, [r3, #8]
 8007708:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	68db      	ldr	r3, [r3, #12]
 800770e:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	695b      	ldr	r3, [r3, #20]
 8007718:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	699b      	ldr	r3, [r3, #24]
 800771e:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681d      	ldr	r5, [r3, #0]
 8007724:	466c      	mov	r4, sp
 8007726:	f107 0314 	add.w	r3, r7, #20
 800772a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800772e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007732:	f107 0308 	add.w	r3, r7, #8
 8007736:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007738:	4628      	mov	r0, r5
 800773a:	f002 f9b1 	bl	8009aa0 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007746:	4618      	mov	r0, r3
 8007748:	f002 fa85 	bl	8009c56 <SDMMC_CmdBlockLength>
 800774c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800774e:	6a3b      	ldr	r3, [r7, #32]
 8007750:	2b00      	cmp	r3, #0
 8007752:	d00c      	beq.n	800776e <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	4a0a      	ldr	r2, [pc, #40]	@ (8007784 <HAL_SD_ConfigWideBusOperation+0x130>)
 800775a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007760:	6a3b      	ldr	r3, [r7, #32]
 8007762:	431a      	orrs	r2, r3
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 8007768:	2301      	movs	r3, #1
 800776a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2201      	movs	r2, #1
 8007772:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 8007776:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800777a:	4618      	mov	r0, r3
 800777c:	3728      	adds	r7, #40	@ 0x28
 800777e:	46bd      	mov	sp, r7
 8007780:	bdb0      	pop	{r4, r5, r7, pc}
 8007782:	bf00      	nop
 8007784:	004005ff 	.word	0x004005ff

08007788 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8007788:	b580      	push	{r7, lr}
 800778a:	b086      	sub	sp, #24
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8007790:	2300      	movs	r3, #0
 8007792:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8007794:	f107 030c 	add.w	r3, r7, #12
 8007798:	4619      	mov	r1, r3
 800779a:	6878      	ldr	r0, [r7, #4]
 800779c:	f000 fa7e 	bl	8007c9c <SD_SendStatus>
 80077a0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80077a2:	697b      	ldr	r3, [r7, #20]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d005      	beq.n	80077b4 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80077ac:	697b      	ldr	r3, [r7, #20]
 80077ae:	431a      	orrs	r2, r3
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	0a5b      	lsrs	r3, r3, #9
 80077b8:	f003 030f 	and.w	r3, r3, #15
 80077bc:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80077be:	693b      	ldr	r3, [r7, #16]
}
 80077c0:	4618      	mov	r0, r3
 80077c2:	3718      	adds	r7, #24
 80077c4:	46bd      	mov	sp, r7
 80077c6:	bd80      	pop	{r7, pc}

080077c8 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80077c8:	b480      	push	{r7}
 80077ca:	b085      	sub	sp, #20
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077d4:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80077e4:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80077e6:	bf00      	nop
 80077e8:	3714      	adds	r7, #20
 80077ea:	46bd      	mov	sp, r7
 80077ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f0:	4770      	bx	lr

080077f2 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80077f2:	b580      	push	{r7, lr}
 80077f4:	b084      	sub	sp, #16
 80077f6:	af00      	add	r7, sp, #0
 80077f8:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077fe:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007804:	2b82      	cmp	r3, #130	@ 0x82
 8007806:	d111      	bne.n	800782c <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	4618      	mov	r0, r3
 800780e:	f002 facd 	bl	8009dac <SDMMC_CmdStopTransfer>
 8007812:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007814:	68bb      	ldr	r3, [r7, #8]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d008      	beq.n	800782c <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800781e:	68bb      	ldr	r3, [r7, #8]
 8007820:	431a      	orrs	r2, r3
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8007826:	68f8      	ldr	r0, [r7, #12]
 8007828:	f7ff fd3a 	bl	80072a0 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f022 0208 	bic.w	r2, r2, #8
 800783a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	f240 523a 	movw	r2, #1338	@ 0x53a
 8007844:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	2201      	movs	r2, #1
 800784a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	2200      	movs	r2, #0
 8007852:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8007854:	68f8      	ldr	r0, [r7, #12]
 8007856:	f002 ff3d 	bl	800a6d4 <HAL_SD_RxCpltCallback>
#endif
}
 800785a:	bf00      	nop
 800785c:	3710      	adds	r7, #16
 800785e:	46bd      	mov	sp, r7
 8007860:	bd80      	pop	{r7, pc}
	...

08007864 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8007864:	b580      	push	{r7, lr}
 8007866:	b086      	sub	sp, #24
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007870:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8007872:	6878      	ldr	r0, [r7, #4]
 8007874:	f7fc ff7c 	bl	8004770 <HAL_DMA_GetError>
 8007878:	4603      	mov	r3, r0
 800787a:	2b02      	cmp	r3, #2
 800787c:	d03e      	beq.n	80078fc <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800787e:	697b      	ldr	r3, [r7, #20]
 8007880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007882:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007884:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8007886:	697b      	ldr	r3, [r7, #20]
 8007888:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800788a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800788c:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800788e:	693b      	ldr	r3, [r7, #16]
 8007890:	2b01      	cmp	r3, #1
 8007892:	d002      	beq.n	800789a <SD_DMAError+0x36>
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	2b01      	cmp	r3, #1
 8007898:	d12d      	bne.n	80078f6 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800789a:	697b      	ldr	r3, [r7, #20]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	4a19      	ldr	r2, [pc, #100]	@ (8007904 <SD_DMAError+0xa0>)
 80078a0:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80078a2:	697b      	ldr	r3, [r7, #20]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80078a8:	697b      	ldr	r3, [r7, #20]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 80078b0:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80078b2:	697b      	ldr	r3, [r7, #20]
 80078b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078b6:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80078ba:	697b      	ldr	r3, [r7, #20]
 80078bc:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 80078be:	6978      	ldr	r0, [r7, #20]
 80078c0:	f7ff ff62 	bl	8007788 <HAL_SD_GetCardState>
 80078c4:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80078c6:	68bb      	ldr	r3, [r7, #8]
 80078c8:	2b06      	cmp	r3, #6
 80078ca:	d002      	beq.n	80078d2 <SD_DMAError+0x6e>
 80078cc:	68bb      	ldr	r3, [r7, #8]
 80078ce:	2b05      	cmp	r3, #5
 80078d0:	d10a      	bne.n	80078e8 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80078d2:	697b      	ldr	r3, [r7, #20]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	4618      	mov	r0, r3
 80078d8:	f002 fa68 	bl	8009dac <SDMMC_CmdStopTransfer>
 80078dc:	4602      	mov	r2, r0
 80078de:	697b      	ldr	r3, [r7, #20]
 80078e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078e2:	431a      	orrs	r2, r3
 80078e4:	697b      	ldr	r3, [r7, #20]
 80078e6:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 80078e8:	697b      	ldr	r3, [r7, #20]
 80078ea:	2201      	movs	r2, #1
 80078ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80078f0:	697b      	ldr	r3, [r7, #20]
 80078f2:	2200      	movs	r2, #0
 80078f4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 80078f6:	6978      	ldr	r0, [r7, #20]
 80078f8:	f7ff fcd2 	bl	80072a0 <HAL_SD_ErrorCallback>
#endif
  }
}
 80078fc:	bf00      	nop
 80078fe:	3718      	adds	r7, #24
 8007900:	46bd      	mov	sp, r7
 8007902:	bd80      	pop	{r7, pc}
 8007904:	004005ff 	.word	0x004005ff

08007908 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b084      	sub	sp, #16
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007914:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	f240 523a 	movw	r2, #1338	@ 0x53a
 800791e:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8007920:	68f8      	ldr	r0, [r7, #12]
 8007922:	f7ff ff31 	bl	8007788 <HAL_SD_GetCardState>
 8007926:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	2201      	movs	r2, #1
 800792c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	2200      	movs	r2, #0
 8007934:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	2b06      	cmp	r3, #6
 800793a:	d002      	beq.n	8007942 <SD_DMATxAbort+0x3a>
 800793c:	68bb      	ldr	r3, [r7, #8]
 800793e:	2b05      	cmp	r3, #5
 8007940:	d10a      	bne.n	8007958 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	4618      	mov	r0, r3
 8007948:	f002 fa30 	bl	8009dac <SDMMC_CmdStopTransfer>
 800794c:	4602      	mov	r2, r0
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007952:	431a      	orrs	r2, r3
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800795c:	2b00      	cmp	r3, #0
 800795e:	d103      	bne.n	8007968 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8007960:	68f8      	ldr	r0, [r7, #12]
 8007962:	f002 fea3 	bl	800a6ac <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8007966:	e002      	b.n	800796e <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8007968:	68f8      	ldr	r0, [r7, #12]
 800796a:	f7ff fc99 	bl	80072a0 <HAL_SD_ErrorCallback>
}
 800796e:	bf00      	nop
 8007970:	3710      	adds	r7, #16
 8007972:	46bd      	mov	sp, r7
 8007974:	bd80      	pop	{r7, pc}

08007976 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8007976:	b580      	push	{r7, lr}
 8007978:	b084      	sub	sp, #16
 800797a:	af00      	add	r7, sp, #0
 800797c:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007982:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f240 523a 	movw	r2, #1338	@ 0x53a
 800798c:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800798e:	68f8      	ldr	r0, [r7, #12]
 8007990:	f7ff fefa 	bl	8007788 <HAL_SD_GetCardState>
 8007994:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	2201      	movs	r2, #1
 800799a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	2200      	movs	r2, #0
 80079a2:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80079a4:	68bb      	ldr	r3, [r7, #8]
 80079a6:	2b06      	cmp	r3, #6
 80079a8:	d002      	beq.n	80079b0 <SD_DMARxAbort+0x3a>
 80079aa:	68bb      	ldr	r3, [r7, #8]
 80079ac:	2b05      	cmp	r3, #5
 80079ae:	d10a      	bne.n	80079c6 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	4618      	mov	r0, r3
 80079b6:	f002 f9f9 	bl	8009dac <SDMMC_CmdStopTransfer>
 80079ba:	4602      	mov	r2, r0
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079c0:	431a      	orrs	r2, r3
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d103      	bne.n	80079d6 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80079ce:	68f8      	ldr	r0, [r7, #12]
 80079d0:	f002 fe6c 	bl	800a6ac <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80079d4:	e002      	b.n	80079dc <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80079d6:	68f8      	ldr	r0, [r7, #12]
 80079d8:	f7ff fc62 	bl	80072a0 <HAL_SD_ErrorCallback>
}
 80079dc:	bf00      	nop
 80079de:	3710      	adds	r7, #16
 80079e0:	46bd      	mov	sp, r7
 80079e2:	bd80      	pop	{r7, pc}

080079e4 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80079e4:	b5b0      	push	{r4, r5, r7, lr}
 80079e6:	b094      	sub	sp, #80	@ 0x50
 80079e8:	af04      	add	r7, sp, #16
 80079ea:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80079ec:	2301      	movs	r3, #1
 80079ee:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	4618      	mov	r0, r3
 80079f6:	f002 f8aa 	bl	8009b4e <SDIO_GetPowerState>
 80079fa:	4603      	mov	r3, r0
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d102      	bne.n	8007a06 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007a00:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8007a04:	e0b8      	b.n	8007b78 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a0a:	2b03      	cmp	r3, #3
 8007a0c:	d02f      	beq.n	8007a6e <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	4618      	mov	r0, r3
 8007a14:	f002 fad4 	bl	8009fc0 <SDMMC_CmdSendCID>
 8007a18:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007a1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d001      	beq.n	8007a24 <SD_InitCard+0x40>
    {
      return errorstate;
 8007a20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a22:	e0a9      	b.n	8007b78 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	2100      	movs	r1, #0
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	f002 f8d4 	bl	8009bd8 <SDIO_GetResponse>
 8007a30:	4602      	mov	r2, r0
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	2104      	movs	r1, #4
 8007a3c:	4618      	mov	r0, r3
 8007a3e:	f002 f8cb 	bl	8009bd8 <SDIO_GetResponse>
 8007a42:	4602      	mov	r2, r0
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	2108      	movs	r1, #8
 8007a4e:	4618      	mov	r0, r3
 8007a50:	f002 f8c2 	bl	8009bd8 <SDIO_GetResponse>
 8007a54:	4602      	mov	r2, r0
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	210c      	movs	r1, #12
 8007a60:	4618      	mov	r0, r3
 8007a62:	f002 f8b9 	bl	8009bd8 <SDIO_GetResponse>
 8007a66:	4602      	mov	r2, r0
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a72:	2b03      	cmp	r3, #3
 8007a74:	d00d      	beq.n	8007a92 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	f107 020e 	add.w	r2, r7, #14
 8007a7e:	4611      	mov	r1, r2
 8007a80:	4618      	mov	r0, r3
 8007a82:	f002 fada 	bl	800a03a <SDMMC_CmdSetRelAdd>
 8007a86:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007a88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d001      	beq.n	8007a92 <SD_InitCard+0xae>
    {
      return errorstate;
 8007a8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a90:	e072      	b.n	8007b78 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a96:	2b03      	cmp	r3, #3
 8007a98:	d036      	beq.n	8007b08 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8007a9a:	89fb      	ldrh	r3, [r7, #14]
 8007a9c:	461a      	mov	r2, r3
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681a      	ldr	r2, [r3, #0]
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007aaa:	041b      	lsls	r3, r3, #16
 8007aac:	4619      	mov	r1, r3
 8007aae:	4610      	mov	r0, r2
 8007ab0:	f002 faa4 	bl	8009ffc <SDMMC_CmdSendCSD>
 8007ab4:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007ab6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d001      	beq.n	8007ac0 <SD_InitCard+0xdc>
    {
      return errorstate;
 8007abc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007abe:	e05b      	b.n	8007b78 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	2100      	movs	r1, #0
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	f002 f886 	bl	8009bd8 <SDIO_GetResponse>
 8007acc:	4602      	mov	r2, r0
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	2104      	movs	r1, #4
 8007ad8:	4618      	mov	r0, r3
 8007ada:	f002 f87d 	bl	8009bd8 <SDIO_GetResponse>
 8007ade:	4602      	mov	r2, r0
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	2108      	movs	r1, #8
 8007aea:	4618      	mov	r0, r3
 8007aec:	f002 f874 	bl	8009bd8 <SDIO_GetResponse>
 8007af0:	4602      	mov	r2, r0
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	210c      	movs	r1, #12
 8007afc:	4618      	mov	r0, r3
 8007afe:	f002 f86b 	bl	8009bd8 <SDIO_GetResponse>
 8007b02:	4602      	mov	r2, r0
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	2104      	movs	r1, #4
 8007b0e:	4618      	mov	r0, r3
 8007b10:	f002 f862 	bl	8009bd8 <SDIO_GetResponse>
 8007b14:	4603      	mov	r3, r0
 8007b16:	0d1a      	lsrs	r2, r3, #20
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8007b1c:	f107 0310 	add.w	r3, r7, #16
 8007b20:	4619      	mov	r1, r3
 8007b22:	6878      	ldr	r0, [r7, #4]
 8007b24:	f7ff fbc6 	bl	80072b4 <HAL_SD_GetCardCSD>
 8007b28:	4603      	mov	r3, r0
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d002      	beq.n	8007b34 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007b2e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8007b32:	e021      	b.n	8007b78 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	6819      	ldr	r1, [r3, #0]
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b3c:	041b      	lsls	r3, r3, #16
 8007b3e:	2200      	movs	r2, #0
 8007b40:	461c      	mov	r4, r3
 8007b42:	4615      	mov	r5, r2
 8007b44:	4622      	mov	r2, r4
 8007b46:	462b      	mov	r3, r5
 8007b48:	4608      	mov	r0, r1
 8007b4a:	f002 f951 	bl	8009df0 <SDMMC_CmdSelDesel>
 8007b4e:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8007b50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d001      	beq.n	8007b5a <SD_InitCard+0x176>
  {
    return errorstate;
 8007b56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b58:	e00e      	b.n	8007b78 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681d      	ldr	r5, [r3, #0]
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	466c      	mov	r4, sp
 8007b62:	f103 0210 	add.w	r2, r3, #16
 8007b66:	ca07      	ldmia	r2, {r0, r1, r2}
 8007b68:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007b6c:	3304      	adds	r3, #4
 8007b6e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007b70:	4628      	mov	r0, r5
 8007b72:	f001 ff95 	bl	8009aa0 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8007b76:	2300      	movs	r3, #0
}
 8007b78:	4618      	mov	r0, r3
 8007b7a:	3740      	adds	r7, #64	@ 0x40
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	bdb0      	pop	{r4, r5, r7, pc}

08007b80 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8007b80:	b580      	push	{r7, lr}
 8007b82:	b086      	sub	sp, #24
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007b88:	2300      	movs	r3, #0
 8007b8a:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	617b      	str	r3, [r7, #20]
 8007b90:	2300      	movs	r3, #0
 8007b92:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	4618      	mov	r0, r3
 8007b9a:	f002 f94c 	bl	8009e36 <SDMMC_CmdGoIdleState>
 8007b9e:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d001      	beq.n	8007baa <SD_PowerON+0x2a>
  {
    return errorstate;
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	e072      	b.n	8007c90 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	4618      	mov	r0, r3
 8007bb0:	f002 f95f 	bl	8009e72 <SDMMC_CmdOperCond>
 8007bb4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d00d      	beq.n	8007bd8 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	f002 f935 	bl	8009e36 <SDMMC_CmdGoIdleState>
 8007bcc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d004      	beq.n	8007bde <SD_PowerON+0x5e>
    {
      return errorstate;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	e05b      	b.n	8007c90 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2201      	movs	r2, #1
 8007bdc:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007be2:	2b01      	cmp	r3, #1
 8007be4:	d137      	bne.n	8007c56 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	2100      	movs	r1, #0
 8007bec:	4618      	mov	r0, r3
 8007bee:	f002 f95f 	bl	8009eb0 <SDMMC_CmdAppCommand>
 8007bf2:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d02d      	beq.n	8007c56 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007bfa:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8007bfe:	e047      	b.n	8007c90 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	2100      	movs	r1, #0
 8007c06:	4618      	mov	r0, r3
 8007c08:	f002 f952 	bl	8009eb0 <SDMMC_CmdAppCommand>
 8007c0c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d001      	beq.n	8007c18 <SD_PowerON+0x98>
    {
      return errorstate;
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	e03b      	b.n	8007c90 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	491e      	ldr	r1, [pc, #120]	@ (8007c98 <SD_PowerON+0x118>)
 8007c1e:	4618      	mov	r0, r3
 8007c20:	f002 f968 	bl	8009ef4 <SDMMC_CmdAppOperCommand>
 8007c24:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d002      	beq.n	8007c32 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007c2c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8007c30:	e02e      	b.n	8007c90 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	2100      	movs	r1, #0
 8007c38:	4618      	mov	r0, r3
 8007c3a:	f001 ffcd 	bl	8009bd8 <SDIO_GetResponse>
 8007c3e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8007c40:	697b      	ldr	r3, [r7, #20]
 8007c42:	0fdb      	lsrs	r3, r3, #31
 8007c44:	2b01      	cmp	r3, #1
 8007c46:	d101      	bne.n	8007c4c <SD_PowerON+0xcc>
 8007c48:	2301      	movs	r3, #1
 8007c4a:	e000      	b.n	8007c4e <SD_PowerON+0xce>
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	613b      	str	r3, [r7, #16]

    count++;
 8007c50:	68bb      	ldr	r3, [r7, #8]
 8007c52:	3301      	adds	r3, #1
 8007c54:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8007c56:	68bb      	ldr	r3, [r7, #8]
 8007c58:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8007c5c:	4293      	cmp	r3, r2
 8007c5e:	d802      	bhi.n	8007c66 <SD_PowerON+0xe6>
 8007c60:	693b      	ldr	r3, [r7, #16]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d0cc      	beq.n	8007c00 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8007c6c:	4293      	cmp	r3, r2
 8007c6e:	d902      	bls.n	8007c76 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8007c70:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007c74:	e00c      	b.n	8007c90 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8007c76:	697b      	ldr	r3, [r7, #20]
 8007c78:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d003      	beq.n	8007c88 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2201      	movs	r2, #1
 8007c84:	645a      	str	r2, [r3, #68]	@ 0x44
 8007c86:	e002      	b.n	8007c8e <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 8007c8e:	2300      	movs	r3, #0
}
 8007c90:	4618      	mov	r0, r3
 8007c92:	3718      	adds	r7, #24
 8007c94:	46bd      	mov	sp, r7
 8007c96:	bd80      	pop	{r7, pc}
 8007c98:	c1100000 	.word	0xc1100000

08007c9c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	b084      	sub	sp, #16
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
 8007ca4:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8007ca6:	683b      	ldr	r3, [r7, #0]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d102      	bne.n	8007cb2 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8007cac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007cb0:	e018      	b.n	8007ce4 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681a      	ldr	r2, [r3, #0]
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007cba:	041b      	lsls	r3, r3, #16
 8007cbc:	4619      	mov	r1, r3
 8007cbe:	4610      	mov	r0, r2
 8007cc0:	f002 f9dc 	bl	800a07c <SDMMC_CmdSendStatus>
 8007cc4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d001      	beq.n	8007cd0 <SD_SendStatus+0x34>
  {
    return errorstate;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	e009      	b.n	8007ce4 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	2100      	movs	r1, #0
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	f001 ff7e 	bl	8009bd8 <SDIO_GetResponse>
 8007cdc:	4602      	mov	r2, r0
 8007cde:	683b      	ldr	r3, [r7, #0]
 8007ce0:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8007ce2:	2300      	movs	r3, #0
}
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	3710      	adds	r7, #16
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	bd80      	pop	{r7, pc}

08007cec <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b086      	sub	sp, #24
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	60fb      	str	r3, [r7, #12]
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	2100      	movs	r1, #0
 8007d02:	4618      	mov	r0, r3
 8007d04:	f001 ff68 	bl	8009bd8 <SDIO_GetResponse>
 8007d08:	4603      	mov	r3, r0
 8007d0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d0e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007d12:	d102      	bne.n	8007d1a <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007d14:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007d18:	e02f      	b.n	8007d7a <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8007d1a:	f107 030c 	add.w	r3, r7, #12
 8007d1e:	4619      	mov	r1, r3
 8007d20:	6878      	ldr	r0, [r7, #4]
 8007d22:	f000 f879 	bl	8007e18 <SD_FindSCR>
 8007d26:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007d28:	697b      	ldr	r3, [r7, #20]
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d001      	beq.n	8007d32 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8007d2e:	697b      	ldr	r3, [r7, #20]
 8007d30:	e023      	b.n	8007d7a <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007d32:	693b      	ldr	r3, [r7, #16]
 8007d34:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d01c      	beq.n	8007d76 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681a      	ldr	r2, [r3, #0]
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d44:	041b      	lsls	r3, r3, #16
 8007d46:	4619      	mov	r1, r3
 8007d48:	4610      	mov	r0, r2
 8007d4a:	f002 f8b1 	bl	8009eb0 <SDMMC_CmdAppCommand>
 8007d4e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007d50:	697b      	ldr	r3, [r7, #20]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d001      	beq.n	8007d5a <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8007d56:	697b      	ldr	r3, [r7, #20]
 8007d58:	e00f      	b.n	8007d7a <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	2102      	movs	r1, #2
 8007d60:	4618      	mov	r0, r3
 8007d62:	f002 f8ea 	bl	8009f3a <SDMMC_CmdBusWidth>
 8007d66:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007d68:	697b      	ldr	r3, [r7, #20]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d001      	beq.n	8007d72 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8007d6e:	697b      	ldr	r3, [r7, #20]
 8007d70:	e003      	b.n	8007d7a <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8007d72:	2300      	movs	r3, #0
 8007d74:	e001      	b.n	8007d7a <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007d76:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	3718      	adds	r7, #24
 8007d7e:	46bd      	mov	sp, r7
 8007d80:	bd80      	pop	{r7, pc}

08007d82 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8007d82:	b580      	push	{r7, lr}
 8007d84:	b086      	sub	sp, #24
 8007d86:	af00      	add	r7, sp, #0
 8007d88:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	60fb      	str	r3, [r7, #12]
 8007d8e:	2300      	movs	r3, #0
 8007d90:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	2100      	movs	r1, #0
 8007d98:	4618      	mov	r0, r3
 8007d9a:	f001 ff1d 	bl	8009bd8 <SDIO_GetResponse>
 8007d9e:	4603      	mov	r3, r0
 8007da0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007da4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007da8:	d102      	bne.n	8007db0 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007daa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007dae:	e02f      	b.n	8007e10 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8007db0:	f107 030c 	add.w	r3, r7, #12
 8007db4:	4619      	mov	r1, r3
 8007db6:	6878      	ldr	r0, [r7, #4]
 8007db8:	f000 f82e 	bl	8007e18 <SD_FindSCR>
 8007dbc:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007dbe:	697b      	ldr	r3, [r7, #20]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d001      	beq.n	8007dc8 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8007dc4:	697b      	ldr	r3, [r7, #20]
 8007dc6:	e023      	b.n	8007e10 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007dc8:	693b      	ldr	r3, [r7, #16]
 8007dca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d01c      	beq.n	8007e0c <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681a      	ldr	r2, [r3, #0]
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007dda:	041b      	lsls	r3, r3, #16
 8007ddc:	4619      	mov	r1, r3
 8007dde:	4610      	mov	r0, r2
 8007de0:	f002 f866 	bl	8009eb0 <SDMMC_CmdAppCommand>
 8007de4:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007de6:	697b      	ldr	r3, [r7, #20]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d001      	beq.n	8007df0 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8007dec:	697b      	ldr	r3, [r7, #20]
 8007dee:	e00f      	b.n	8007e10 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	2100      	movs	r1, #0
 8007df6:	4618      	mov	r0, r3
 8007df8:	f002 f89f 	bl	8009f3a <SDMMC_CmdBusWidth>
 8007dfc:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007dfe:	697b      	ldr	r3, [r7, #20]
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d001      	beq.n	8007e08 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8007e04:	697b      	ldr	r3, [r7, #20]
 8007e06:	e003      	b.n	8007e10 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8007e08:	2300      	movs	r3, #0
 8007e0a:	e001      	b.n	8007e10 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007e0c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8007e10:	4618      	mov	r0, r3
 8007e12:	3718      	adds	r7, #24
 8007e14:	46bd      	mov	sp, r7
 8007e16:	bd80      	pop	{r7, pc}

08007e18 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8007e18:	b590      	push	{r4, r7, lr}
 8007e1a:	b08f      	sub	sp, #60	@ 0x3c
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	6078      	str	r0, [r7, #4]
 8007e20:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8007e22:	f7fb fc4f 	bl	80036c4 <HAL_GetTick>
 8007e26:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 8007e28:	2300      	movs	r3, #0
 8007e2a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	60bb      	str	r3, [r7, #8]
 8007e30:	2300      	movs	r3, #0
 8007e32:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	2108      	movs	r1, #8
 8007e3e:	4618      	mov	r0, r3
 8007e40:	f001 ff09 	bl	8009c56 <SDMMC_CmdBlockLength>
 8007e44:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007e46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d001      	beq.n	8007e50 <SD_FindSCR+0x38>
  {
    return errorstate;
 8007e4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e4e:	e0b9      	b.n	8007fc4 <SD_FindSCR+0x1ac>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681a      	ldr	r2, [r3, #0]
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e58:	041b      	lsls	r3, r3, #16
 8007e5a:	4619      	mov	r1, r3
 8007e5c:	4610      	mov	r0, r2
 8007e5e:	f002 f827 	bl	8009eb0 <SDMMC_CmdAppCommand>
 8007e62:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007e64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d001      	beq.n	8007e6e <SD_FindSCR+0x56>
  {
    return errorstate;
 8007e6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e6c:	e0aa      	b.n	8007fc4 <SD_FindSCR+0x1ac>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007e6e:	f04f 33ff 	mov.w	r3, #4294967295
 8007e72:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8007e74:	2308      	movs	r3, #8
 8007e76:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8007e78:	2330      	movs	r3, #48	@ 0x30
 8007e7a:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8007e7c:	2302      	movs	r3, #2
 8007e7e:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8007e80:	2300      	movs	r3, #0
 8007e82:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8007e84:	2301      	movs	r3, #1
 8007e86:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	f107 0210 	add.w	r2, r7, #16
 8007e90:	4611      	mov	r1, r2
 8007e92:	4618      	mov	r0, r3
 8007e94:	f001 feb3 	bl	8009bfe <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	f002 f86e 	bl	8009f7e <SDMMC_CmdSendSCR>
 8007ea2:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007ea4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d02a      	beq.n	8007f00 <SD_FindSCR+0xe8>
  {
    return errorstate;
 8007eaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eac:	e08a      	b.n	8007fc4 <SD_FindSCR+0x1ac>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007eb4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d00f      	beq.n	8007edc <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	6819      	ldr	r1, [r3, #0]
 8007ec0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ec2:	009b      	lsls	r3, r3, #2
 8007ec4:	f107 0208 	add.w	r2, r7, #8
 8007ec8:	18d4      	adds	r4, r2, r3
 8007eca:	4608      	mov	r0, r1
 8007ecc:	f001 fe13 	bl	8009af6 <SDIO_ReadFIFO>
 8007ed0:	4603      	mov	r3, r0
 8007ed2:	6023      	str	r3, [r4, #0]
      index++;
 8007ed4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ed6:	3301      	adds	r3, #1
 8007ed8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007eda:	e006      	b.n	8007eea <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ee2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d012      	beq.n	8007f10 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8007eea:	f7fb fbeb 	bl	80036c4 <HAL_GetTick>
 8007eee:	4602      	mov	r2, r0
 8007ef0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ef2:	1ad3      	subs	r3, r2, r3
 8007ef4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ef8:	d102      	bne.n	8007f00 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8007efa:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007efe:	e061      	b.n	8007fc4 <SD_FindSCR+0x1ac>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f06:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d0cf      	beq.n	8007eae <SD_FindSCR+0x96>
 8007f0e:	e000      	b.n	8007f12 <SD_FindSCR+0xfa>
      break;
 8007f10:	bf00      	nop
    }
  }

#if defined(SDIO_STA_STBITERR)
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f18:	f003 0308 	and.w	r3, r3, #8
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d106      	bne.n	8007f2e <SD_FindSCR+0x116>
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f26:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d005      	beq.n	8007f3a <SD_FindSCR+0x122>
#else /* SDIO_STA_STBITERR not defined */
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	2208      	movs	r2, #8
 8007f34:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8007f36:	2308      	movs	r3, #8
 8007f38:	e044      	b.n	8007fc4 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f40:	f003 0302 	and.w	r3, r3, #2
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d005      	beq.n	8007f54 <SD_FindSCR+0x13c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	2202      	movs	r2, #2
 8007f4e:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8007f50:	2302      	movs	r3, #2
 8007f52:	e037      	b.n	8007fc4 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f5a:	f003 0320 	and.w	r3, r3, #32
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d005      	beq.n	8007f6e <SD_FindSCR+0x156>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	2220      	movs	r2, #32
 8007f68:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8007f6a:	2320      	movs	r3, #32
 8007f6c:	e02a      	b.n	8007fc4 <SD_FindSCR+0x1ac>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	f240 523a 	movw	r2, #1338	@ 0x53a
 8007f76:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	061a      	lsls	r2, r3, #24
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	021b      	lsls	r3, r3, #8
 8007f80:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007f84:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	0a1b      	lsrs	r3, r3, #8
 8007f8a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007f8e:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	0e1b      	lsrs	r3, r3, #24
 8007f94:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007f96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f98:	601a      	str	r2, [r3, #0]
    scr++;
 8007f9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f9c:	3304      	adds	r3, #4
 8007f9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007fa0:	68bb      	ldr	r3, [r7, #8]
 8007fa2:	061a      	lsls	r2, r3, #24
 8007fa4:	68bb      	ldr	r3, [r7, #8]
 8007fa6:	021b      	lsls	r3, r3, #8
 8007fa8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007fac:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8007fae:	68bb      	ldr	r3, [r7, #8]
 8007fb0:	0a1b      	lsrs	r3, r3, #8
 8007fb2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007fb6:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8007fb8:	68bb      	ldr	r3, [r7, #8]
 8007fba:	0e1b      	lsrs	r3, r3, #24
 8007fbc:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007fbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fc0:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8007fc2:	2300      	movs	r3, #0
}
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	373c      	adds	r7, #60	@ 0x3c
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	bd90      	pop	{r4, r7, pc}

08007fcc <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8007fcc:	b580      	push	{r7, lr}
 8007fce:	b086      	sub	sp, #24
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fd8:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fde:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8007fe0:	693b      	ldr	r3, [r7, #16]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d03f      	beq.n	8008066 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	617b      	str	r3, [r7, #20]
 8007fea:	e033      	b.n	8008054 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	f001 fd80 	bl	8009af6 <SDIO_ReadFIFO>
 8007ff6:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8007ff8:	68bb      	ldr	r3, [r7, #8]
 8007ffa:	b2da      	uxtb	r2, r3
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	3301      	adds	r3, #1
 8008004:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008006:	693b      	ldr	r3, [r7, #16]
 8008008:	3b01      	subs	r3, #1
 800800a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800800c:	68bb      	ldr	r3, [r7, #8]
 800800e:	0a1b      	lsrs	r3, r3, #8
 8008010:	b2da      	uxtb	r2, r3
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	3301      	adds	r3, #1
 800801a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800801c:	693b      	ldr	r3, [r7, #16]
 800801e:	3b01      	subs	r3, #1
 8008020:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8008022:	68bb      	ldr	r3, [r7, #8]
 8008024:	0c1b      	lsrs	r3, r3, #16
 8008026:	b2da      	uxtb	r2, r3
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	3301      	adds	r3, #1
 8008030:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008032:	693b      	ldr	r3, [r7, #16]
 8008034:	3b01      	subs	r3, #1
 8008036:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8008038:	68bb      	ldr	r3, [r7, #8]
 800803a:	0e1b      	lsrs	r3, r3, #24
 800803c:	b2da      	uxtb	r2, r3
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	3301      	adds	r3, #1
 8008046:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008048:	693b      	ldr	r3, [r7, #16]
 800804a:	3b01      	subs	r3, #1
 800804c:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800804e:	697b      	ldr	r3, [r7, #20]
 8008050:	3301      	adds	r3, #1
 8008052:	617b      	str	r3, [r7, #20]
 8008054:	697b      	ldr	r3, [r7, #20]
 8008056:	2b07      	cmp	r3, #7
 8008058:	d9c8      	bls.n	8007fec <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	68fa      	ldr	r2, [r7, #12]
 800805e:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	693a      	ldr	r2, [r7, #16]
 8008064:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 8008066:	bf00      	nop
 8008068:	3718      	adds	r7, #24
 800806a:	46bd      	mov	sp, r7
 800806c:	bd80      	pop	{r7, pc}

0800806e <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800806e:	b580      	push	{r7, lr}
 8008070:	b086      	sub	sp, #24
 8008072:	af00      	add	r7, sp, #0
 8008074:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	6a1b      	ldr	r3, [r3, #32]
 800807a:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008080:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8008082:	693b      	ldr	r3, [r7, #16]
 8008084:	2b00      	cmp	r3, #0
 8008086:	d043      	beq.n	8008110 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8008088:	2300      	movs	r3, #0
 800808a:	617b      	str	r3, [r7, #20]
 800808c:	e037      	b.n	80080fe <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	781b      	ldrb	r3, [r3, #0]
 8008092:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	3301      	adds	r3, #1
 8008098:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800809a:	693b      	ldr	r3, [r7, #16]
 800809c:	3b01      	subs	r3, #1
 800809e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	781b      	ldrb	r3, [r3, #0]
 80080a4:	021a      	lsls	r2, r3, #8
 80080a6:	68bb      	ldr	r3, [r7, #8]
 80080a8:	4313      	orrs	r3, r2
 80080aa:	60bb      	str	r3, [r7, #8]
      tmp++;
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	3301      	adds	r3, #1
 80080b0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80080b2:	693b      	ldr	r3, [r7, #16]
 80080b4:	3b01      	subs	r3, #1
 80080b6:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	781b      	ldrb	r3, [r3, #0]
 80080bc:	041a      	lsls	r2, r3, #16
 80080be:	68bb      	ldr	r3, [r7, #8]
 80080c0:	4313      	orrs	r3, r2
 80080c2:	60bb      	str	r3, [r7, #8]
      tmp++;
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	3301      	adds	r3, #1
 80080c8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80080ca:	693b      	ldr	r3, [r7, #16]
 80080cc:	3b01      	subs	r3, #1
 80080ce:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	781b      	ldrb	r3, [r3, #0]
 80080d4:	061a      	lsls	r2, r3, #24
 80080d6:	68bb      	ldr	r3, [r7, #8]
 80080d8:	4313      	orrs	r3, r2
 80080da:	60bb      	str	r3, [r7, #8]
      tmp++;
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	3301      	adds	r3, #1
 80080e0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80080e2:	693b      	ldr	r3, [r7, #16]
 80080e4:	3b01      	subs	r3, #1
 80080e6:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f107 0208 	add.w	r2, r7, #8
 80080f0:	4611      	mov	r1, r2
 80080f2:	4618      	mov	r0, r3
 80080f4:	f001 fd0c 	bl	8009b10 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 80080f8:	697b      	ldr	r3, [r7, #20]
 80080fa:	3301      	adds	r3, #1
 80080fc:	617b      	str	r3, [r7, #20]
 80080fe:	697b      	ldr	r3, [r7, #20]
 8008100:	2b07      	cmp	r3, #7
 8008102:	d9c4      	bls.n	800808e <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	68fa      	ldr	r2, [r7, #12]
 8008108:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	693a      	ldr	r2, [r7, #16]
 800810e:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 8008110:	bf00      	nop
 8008112:	3718      	adds	r7, #24
 8008114:	46bd      	mov	sp, r7
 8008116:	bd80      	pop	{r7, pc}

08008118 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008118:	b580      	push	{r7, lr}
 800811a:	b082      	sub	sp, #8
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	2b00      	cmp	r3, #0
 8008124:	d101      	bne.n	800812a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008126:	2301      	movs	r3, #1
 8008128:	e041      	b.n	80081ae <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008130:	b2db      	uxtb	r3, r3
 8008132:	2b00      	cmp	r3, #0
 8008134:	d106      	bne.n	8008144 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	2200      	movs	r2, #0
 800813a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800813e:	6878      	ldr	r0, [r7, #4]
 8008140:	f7fa ffda 	bl	80030f8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	2202      	movs	r2, #2
 8008148:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681a      	ldr	r2, [r3, #0]
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	3304      	adds	r3, #4
 8008154:	4619      	mov	r1, r3
 8008156:	4610      	mov	r0, r2
 8008158:	f000 f9a0 	bl	800849c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2201      	movs	r2, #1
 8008160:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	2201      	movs	r2, #1
 8008168:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2201      	movs	r2, #1
 8008170:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	2201      	movs	r2, #1
 8008178:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	2201      	movs	r2, #1
 8008180:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	2201      	movs	r2, #1
 8008188:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2201      	movs	r2, #1
 8008190:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	2201      	movs	r2, #1
 8008198:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	2201      	movs	r2, #1
 80081a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2201      	movs	r2, #1
 80081a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80081ac:	2300      	movs	r3, #0
}
 80081ae:	4618      	mov	r0, r3
 80081b0:	3708      	adds	r7, #8
 80081b2:	46bd      	mov	sp, r7
 80081b4:	bd80      	pop	{r7, pc}
	...

080081b8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b084      	sub	sp, #16
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
 80081c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80081c2:	683b      	ldr	r3, [r7, #0]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d109      	bne.n	80081dc <HAL_TIM_PWM_Start+0x24>
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80081ce:	b2db      	uxtb	r3, r3
 80081d0:	2b01      	cmp	r3, #1
 80081d2:	bf14      	ite	ne
 80081d4:	2301      	movne	r3, #1
 80081d6:	2300      	moveq	r3, #0
 80081d8:	b2db      	uxtb	r3, r3
 80081da:	e022      	b.n	8008222 <HAL_TIM_PWM_Start+0x6a>
 80081dc:	683b      	ldr	r3, [r7, #0]
 80081de:	2b04      	cmp	r3, #4
 80081e0:	d109      	bne.n	80081f6 <HAL_TIM_PWM_Start+0x3e>
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80081e8:	b2db      	uxtb	r3, r3
 80081ea:	2b01      	cmp	r3, #1
 80081ec:	bf14      	ite	ne
 80081ee:	2301      	movne	r3, #1
 80081f0:	2300      	moveq	r3, #0
 80081f2:	b2db      	uxtb	r3, r3
 80081f4:	e015      	b.n	8008222 <HAL_TIM_PWM_Start+0x6a>
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	2b08      	cmp	r3, #8
 80081fa:	d109      	bne.n	8008210 <HAL_TIM_PWM_Start+0x58>
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008202:	b2db      	uxtb	r3, r3
 8008204:	2b01      	cmp	r3, #1
 8008206:	bf14      	ite	ne
 8008208:	2301      	movne	r3, #1
 800820a:	2300      	moveq	r3, #0
 800820c:	b2db      	uxtb	r3, r3
 800820e:	e008      	b.n	8008222 <HAL_TIM_PWM_Start+0x6a>
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008216:	b2db      	uxtb	r3, r3
 8008218:	2b01      	cmp	r3, #1
 800821a:	bf14      	ite	ne
 800821c:	2301      	movne	r3, #1
 800821e:	2300      	moveq	r3, #0
 8008220:	b2db      	uxtb	r3, r3
 8008222:	2b00      	cmp	r3, #0
 8008224:	d001      	beq.n	800822a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8008226:	2301      	movs	r3, #1
 8008228:	e068      	b.n	80082fc <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800822a:	683b      	ldr	r3, [r7, #0]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d104      	bne.n	800823a <HAL_TIM_PWM_Start+0x82>
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2202      	movs	r2, #2
 8008234:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008238:	e013      	b.n	8008262 <HAL_TIM_PWM_Start+0xaa>
 800823a:	683b      	ldr	r3, [r7, #0]
 800823c:	2b04      	cmp	r3, #4
 800823e:	d104      	bne.n	800824a <HAL_TIM_PWM_Start+0x92>
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2202      	movs	r2, #2
 8008244:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008248:	e00b      	b.n	8008262 <HAL_TIM_PWM_Start+0xaa>
 800824a:	683b      	ldr	r3, [r7, #0]
 800824c:	2b08      	cmp	r3, #8
 800824e:	d104      	bne.n	800825a <HAL_TIM_PWM_Start+0xa2>
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2202      	movs	r2, #2
 8008254:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008258:	e003      	b.n	8008262 <HAL_TIM_PWM_Start+0xaa>
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	2202      	movs	r2, #2
 800825e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	2201      	movs	r2, #1
 8008268:	6839      	ldr	r1, [r7, #0]
 800826a:	4618      	mov	r0, r3
 800826c:	f000 fb2e 	bl	80088cc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	4a23      	ldr	r2, [pc, #140]	@ (8008304 <HAL_TIM_PWM_Start+0x14c>)
 8008276:	4293      	cmp	r3, r2
 8008278:	d107      	bne.n	800828a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008288:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	4a1d      	ldr	r2, [pc, #116]	@ (8008304 <HAL_TIM_PWM_Start+0x14c>)
 8008290:	4293      	cmp	r3, r2
 8008292:	d018      	beq.n	80082c6 <HAL_TIM_PWM_Start+0x10e>
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800829c:	d013      	beq.n	80082c6 <HAL_TIM_PWM_Start+0x10e>
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	4a19      	ldr	r2, [pc, #100]	@ (8008308 <HAL_TIM_PWM_Start+0x150>)
 80082a4:	4293      	cmp	r3, r2
 80082a6:	d00e      	beq.n	80082c6 <HAL_TIM_PWM_Start+0x10e>
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	4a17      	ldr	r2, [pc, #92]	@ (800830c <HAL_TIM_PWM_Start+0x154>)
 80082ae:	4293      	cmp	r3, r2
 80082b0:	d009      	beq.n	80082c6 <HAL_TIM_PWM_Start+0x10e>
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	4a16      	ldr	r2, [pc, #88]	@ (8008310 <HAL_TIM_PWM_Start+0x158>)
 80082b8:	4293      	cmp	r3, r2
 80082ba:	d004      	beq.n	80082c6 <HAL_TIM_PWM_Start+0x10e>
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	4a14      	ldr	r2, [pc, #80]	@ (8008314 <HAL_TIM_PWM_Start+0x15c>)
 80082c2:	4293      	cmp	r3, r2
 80082c4:	d111      	bne.n	80082ea <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	689b      	ldr	r3, [r3, #8]
 80082cc:	f003 0307 	and.w	r3, r3, #7
 80082d0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	2b06      	cmp	r3, #6
 80082d6:	d010      	beq.n	80082fa <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	681a      	ldr	r2, [r3, #0]
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	f042 0201 	orr.w	r2, r2, #1
 80082e6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082e8:	e007      	b.n	80082fa <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	681a      	ldr	r2, [r3, #0]
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	f042 0201 	orr.w	r2, r2, #1
 80082f8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80082fa:	2300      	movs	r3, #0
}
 80082fc:	4618      	mov	r0, r3
 80082fe:	3710      	adds	r7, #16
 8008300:	46bd      	mov	sp, r7
 8008302:	bd80      	pop	{r7, pc}
 8008304:	40010000 	.word	0x40010000
 8008308:	40000400 	.word	0x40000400
 800830c:	40000800 	.word	0x40000800
 8008310:	40000c00 	.word	0x40000c00
 8008314:	40014000 	.word	0x40014000

08008318 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008318:	b580      	push	{r7, lr}
 800831a:	b086      	sub	sp, #24
 800831c:	af00      	add	r7, sp, #0
 800831e:	60f8      	str	r0, [r7, #12]
 8008320:	60b9      	str	r1, [r7, #8]
 8008322:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008324:	2300      	movs	r3, #0
 8008326:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800832e:	2b01      	cmp	r3, #1
 8008330:	d101      	bne.n	8008336 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008332:	2302      	movs	r3, #2
 8008334:	e0ae      	b.n	8008494 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	2201      	movs	r2, #1
 800833a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	2b0c      	cmp	r3, #12
 8008342:	f200 809f 	bhi.w	8008484 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008346:	a201      	add	r2, pc, #4	@ (adr r2, 800834c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008348:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800834c:	08008381 	.word	0x08008381
 8008350:	08008485 	.word	0x08008485
 8008354:	08008485 	.word	0x08008485
 8008358:	08008485 	.word	0x08008485
 800835c:	080083c1 	.word	0x080083c1
 8008360:	08008485 	.word	0x08008485
 8008364:	08008485 	.word	0x08008485
 8008368:	08008485 	.word	0x08008485
 800836c:	08008403 	.word	0x08008403
 8008370:	08008485 	.word	0x08008485
 8008374:	08008485 	.word	0x08008485
 8008378:	08008485 	.word	0x08008485
 800837c:	08008443 	.word	0x08008443
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	68b9      	ldr	r1, [r7, #8]
 8008386:	4618      	mov	r0, r3
 8008388:	f000 f914 	bl	80085b4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	699a      	ldr	r2, [r3, #24]
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	f042 0208 	orr.w	r2, r2, #8
 800839a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	699a      	ldr	r2, [r3, #24]
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	f022 0204 	bic.w	r2, r2, #4
 80083aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	6999      	ldr	r1, [r3, #24]
 80083b2:	68bb      	ldr	r3, [r7, #8]
 80083b4:	691a      	ldr	r2, [r3, #16]
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	430a      	orrs	r2, r1
 80083bc:	619a      	str	r2, [r3, #24]
      break;
 80083be:	e064      	b.n	800848a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	68b9      	ldr	r1, [r7, #8]
 80083c6:	4618      	mov	r0, r3
 80083c8:	f000 f95a 	bl	8008680 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	699a      	ldr	r2, [r3, #24]
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80083da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	699a      	ldr	r2, [r3, #24]
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80083ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	6999      	ldr	r1, [r3, #24]
 80083f2:	68bb      	ldr	r3, [r7, #8]
 80083f4:	691b      	ldr	r3, [r3, #16]
 80083f6:	021a      	lsls	r2, r3, #8
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	430a      	orrs	r2, r1
 80083fe:	619a      	str	r2, [r3, #24]
      break;
 8008400:	e043      	b.n	800848a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	68b9      	ldr	r1, [r7, #8]
 8008408:	4618      	mov	r0, r3
 800840a:	f000 f9a5 	bl	8008758 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	69da      	ldr	r2, [r3, #28]
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	f042 0208 	orr.w	r2, r2, #8
 800841c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	69da      	ldr	r2, [r3, #28]
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	f022 0204 	bic.w	r2, r2, #4
 800842c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	69d9      	ldr	r1, [r3, #28]
 8008434:	68bb      	ldr	r3, [r7, #8]
 8008436:	691a      	ldr	r2, [r3, #16]
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	430a      	orrs	r2, r1
 800843e:	61da      	str	r2, [r3, #28]
      break;
 8008440:	e023      	b.n	800848a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	68b9      	ldr	r1, [r7, #8]
 8008448:	4618      	mov	r0, r3
 800844a:	f000 f9ef 	bl	800882c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	69da      	ldr	r2, [r3, #28]
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800845c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	69da      	ldr	r2, [r3, #28]
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800846c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	69d9      	ldr	r1, [r3, #28]
 8008474:	68bb      	ldr	r3, [r7, #8]
 8008476:	691b      	ldr	r3, [r3, #16]
 8008478:	021a      	lsls	r2, r3, #8
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	430a      	orrs	r2, r1
 8008480:	61da      	str	r2, [r3, #28]
      break;
 8008482:	e002      	b.n	800848a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008484:	2301      	movs	r3, #1
 8008486:	75fb      	strb	r3, [r7, #23]
      break;
 8008488:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	2200      	movs	r2, #0
 800848e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008492:	7dfb      	ldrb	r3, [r7, #23]
}
 8008494:	4618      	mov	r0, r3
 8008496:	3718      	adds	r7, #24
 8008498:	46bd      	mov	sp, r7
 800849a:	bd80      	pop	{r7, pc}

0800849c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800849c:	b480      	push	{r7}
 800849e:	b085      	sub	sp, #20
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	6078      	str	r0, [r7, #4]
 80084a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	4a3a      	ldr	r2, [pc, #232]	@ (8008598 <TIM_Base_SetConfig+0xfc>)
 80084b0:	4293      	cmp	r3, r2
 80084b2:	d00f      	beq.n	80084d4 <TIM_Base_SetConfig+0x38>
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80084ba:	d00b      	beq.n	80084d4 <TIM_Base_SetConfig+0x38>
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	4a37      	ldr	r2, [pc, #220]	@ (800859c <TIM_Base_SetConfig+0x100>)
 80084c0:	4293      	cmp	r3, r2
 80084c2:	d007      	beq.n	80084d4 <TIM_Base_SetConfig+0x38>
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	4a36      	ldr	r2, [pc, #216]	@ (80085a0 <TIM_Base_SetConfig+0x104>)
 80084c8:	4293      	cmp	r3, r2
 80084ca:	d003      	beq.n	80084d4 <TIM_Base_SetConfig+0x38>
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	4a35      	ldr	r2, [pc, #212]	@ (80085a4 <TIM_Base_SetConfig+0x108>)
 80084d0:	4293      	cmp	r3, r2
 80084d2:	d108      	bne.n	80084e6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80084da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80084dc:	683b      	ldr	r3, [r7, #0]
 80084de:	685b      	ldr	r3, [r3, #4]
 80084e0:	68fa      	ldr	r2, [r7, #12]
 80084e2:	4313      	orrs	r3, r2
 80084e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	4a2b      	ldr	r2, [pc, #172]	@ (8008598 <TIM_Base_SetConfig+0xfc>)
 80084ea:	4293      	cmp	r3, r2
 80084ec:	d01b      	beq.n	8008526 <TIM_Base_SetConfig+0x8a>
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80084f4:	d017      	beq.n	8008526 <TIM_Base_SetConfig+0x8a>
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	4a28      	ldr	r2, [pc, #160]	@ (800859c <TIM_Base_SetConfig+0x100>)
 80084fa:	4293      	cmp	r3, r2
 80084fc:	d013      	beq.n	8008526 <TIM_Base_SetConfig+0x8a>
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	4a27      	ldr	r2, [pc, #156]	@ (80085a0 <TIM_Base_SetConfig+0x104>)
 8008502:	4293      	cmp	r3, r2
 8008504:	d00f      	beq.n	8008526 <TIM_Base_SetConfig+0x8a>
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	4a26      	ldr	r2, [pc, #152]	@ (80085a4 <TIM_Base_SetConfig+0x108>)
 800850a:	4293      	cmp	r3, r2
 800850c:	d00b      	beq.n	8008526 <TIM_Base_SetConfig+0x8a>
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	4a25      	ldr	r2, [pc, #148]	@ (80085a8 <TIM_Base_SetConfig+0x10c>)
 8008512:	4293      	cmp	r3, r2
 8008514:	d007      	beq.n	8008526 <TIM_Base_SetConfig+0x8a>
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	4a24      	ldr	r2, [pc, #144]	@ (80085ac <TIM_Base_SetConfig+0x110>)
 800851a:	4293      	cmp	r3, r2
 800851c:	d003      	beq.n	8008526 <TIM_Base_SetConfig+0x8a>
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	4a23      	ldr	r2, [pc, #140]	@ (80085b0 <TIM_Base_SetConfig+0x114>)
 8008522:	4293      	cmp	r3, r2
 8008524:	d108      	bne.n	8008538 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800852c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800852e:	683b      	ldr	r3, [r7, #0]
 8008530:	68db      	ldr	r3, [r3, #12]
 8008532:	68fa      	ldr	r2, [r7, #12]
 8008534:	4313      	orrs	r3, r2
 8008536:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800853e:	683b      	ldr	r3, [r7, #0]
 8008540:	695b      	ldr	r3, [r3, #20]
 8008542:	4313      	orrs	r3, r2
 8008544:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	68fa      	ldr	r2, [r7, #12]
 800854a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	689a      	ldr	r2, [r3, #8]
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008554:	683b      	ldr	r3, [r7, #0]
 8008556:	681a      	ldr	r2, [r3, #0]
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	4a0e      	ldr	r2, [pc, #56]	@ (8008598 <TIM_Base_SetConfig+0xfc>)
 8008560:	4293      	cmp	r3, r2
 8008562:	d103      	bne.n	800856c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008564:	683b      	ldr	r3, [r7, #0]
 8008566:	691a      	ldr	r2, [r3, #16]
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	2201      	movs	r2, #1
 8008570:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	691b      	ldr	r3, [r3, #16]
 8008576:	f003 0301 	and.w	r3, r3, #1
 800857a:	2b01      	cmp	r3, #1
 800857c:	d105      	bne.n	800858a <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	691b      	ldr	r3, [r3, #16]
 8008582:	f023 0201 	bic.w	r2, r3, #1
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	611a      	str	r2, [r3, #16]
  }
}
 800858a:	bf00      	nop
 800858c:	3714      	adds	r7, #20
 800858e:	46bd      	mov	sp, r7
 8008590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008594:	4770      	bx	lr
 8008596:	bf00      	nop
 8008598:	40010000 	.word	0x40010000
 800859c:	40000400 	.word	0x40000400
 80085a0:	40000800 	.word	0x40000800
 80085a4:	40000c00 	.word	0x40000c00
 80085a8:	40014000 	.word	0x40014000
 80085ac:	40014400 	.word	0x40014400
 80085b0:	40014800 	.word	0x40014800

080085b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80085b4:	b480      	push	{r7}
 80085b6:	b087      	sub	sp, #28
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	6078      	str	r0, [r7, #4]
 80085bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	6a1b      	ldr	r3, [r3, #32]
 80085c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	6a1b      	ldr	r3, [r3, #32]
 80085c8:	f023 0201 	bic.w	r2, r3, #1
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	685b      	ldr	r3, [r3, #4]
 80085d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	699b      	ldr	r3, [r3, #24]
 80085da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80085e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	f023 0303 	bic.w	r3, r3, #3
 80085ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80085ec:	683b      	ldr	r3, [r7, #0]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	68fa      	ldr	r2, [r7, #12]
 80085f2:	4313      	orrs	r3, r2
 80085f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80085f6:	697b      	ldr	r3, [r7, #20]
 80085f8:	f023 0302 	bic.w	r3, r3, #2
 80085fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80085fe:	683b      	ldr	r3, [r7, #0]
 8008600:	689b      	ldr	r3, [r3, #8]
 8008602:	697a      	ldr	r2, [r7, #20]
 8008604:	4313      	orrs	r3, r2
 8008606:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	4a1c      	ldr	r2, [pc, #112]	@ (800867c <TIM_OC1_SetConfig+0xc8>)
 800860c:	4293      	cmp	r3, r2
 800860e:	d10c      	bne.n	800862a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008610:	697b      	ldr	r3, [r7, #20]
 8008612:	f023 0308 	bic.w	r3, r3, #8
 8008616:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008618:	683b      	ldr	r3, [r7, #0]
 800861a:	68db      	ldr	r3, [r3, #12]
 800861c:	697a      	ldr	r2, [r7, #20]
 800861e:	4313      	orrs	r3, r2
 8008620:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008622:	697b      	ldr	r3, [r7, #20]
 8008624:	f023 0304 	bic.w	r3, r3, #4
 8008628:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	4a13      	ldr	r2, [pc, #76]	@ (800867c <TIM_OC1_SetConfig+0xc8>)
 800862e:	4293      	cmp	r3, r2
 8008630:	d111      	bne.n	8008656 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008632:	693b      	ldr	r3, [r7, #16]
 8008634:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008638:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800863a:	693b      	ldr	r3, [r7, #16]
 800863c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008640:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	695b      	ldr	r3, [r3, #20]
 8008646:	693a      	ldr	r2, [r7, #16]
 8008648:	4313      	orrs	r3, r2
 800864a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800864c:	683b      	ldr	r3, [r7, #0]
 800864e:	699b      	ldr	r3, [r3, #24]
 8008650:	693a      	ldr	r2, [r7, #16]
 8008652:	4313      	orrs	r3, r2
 8008654:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	693a      	ldr	r2, [r7, #16]
 800865a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	68fa      	ldr	r2, [r7, #12]
 8008660:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	685a      	ldr	r2, [r3, #4]
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	697a      	ldr	r2, [r7, #20]
 800866e:	621a      	str	r2, [r3, #32]
}
 8008670:	bf00      	nop
 8008672:	371c      	adds	r7, #28
 8008674:	46bd      	mov	sp, r7
 8008676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867a:	4770      	bx	lr
 800867c:	40010000 	.word	0x40010000

08008680 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008680:	b480      	push	{r7}
 8008682:	b087      	sub	sp, #28
 8008684:	af00      	add	r7, sp, #0
 8008686:	6078      	str	r0, [r7, #4]
 8008688:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6a1b      	ldr	r3, [r3, #32]
 800868e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	6a1b      	ldr	r3, [r3, #32]
 8008694:	f023 0210 	bic.w	r2, r3, #16
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	685b      	ldr	r3, [r3, #4]
 80086a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	699b      	ldr	r3, [r3, #24]
 80086a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80086ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80086b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	021b      	lsls	r3, r3, #8
 80086be:	68fa      	ldr	r2, [r7, #12]
 80086c0:	4313      	orrs	r3, r2
 80086c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80086c4:	697b      	ldr	r3, [r7, #20]
 80086c6:	f023 0320 	bic.w	r3, r3, #32
 80086ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80086cc:	683b      	ldr	r3, [r7, #0]
 80086ce:	689b      	ldr	r3, [r3, #8]
 80086d0:	011b      	lsls	r3, r3, #4
 80086d2:	697a      	ldr	r2, [r7, #20]
 80086d4:	4313      	orrs	r3, r2
 80086d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	4a1e      	ldr	r2, [pc, #120]	@ (8008754 <TIM_OC2_SetConfig+0xd4>)
 80086dc:	4293      	cmp	r3, r2
 80086de:	d10d      	bne.n	80086fc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80086e0:	697b      	ldr	r3, [r7, #20]
 80086e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80086e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	68db      	ldr	r3, [r3, #12]
 80086ec:	011b      	lsls	r3, r3, #4
 80086ee:	697a      	ldr	r2, [r7, #20]
 80086f0:	4313      	orrs	r3, r2
 80086f2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80086f4:	697b      	ldr	r3, [r7, #20]
 80086f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80086fa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	4a15      	ldr	r2, [pc, #84]	@ (8008754 <TIM_OC2_SetConfig+0xd4>)
 8008700:	4293      	cmp	r3, r2
 8008702:	d113      	bne.n	800872c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008704:	693b      	ldr	r3, [r7, #16]
 8008706:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800870a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800870c:	693b      	ldr	r3, [r7, #16]
 800870e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008712:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008714:	683b      	ldr	r3, [r7, #0]
 8008716:	695b      	ldr	r3, [r3, #20]
 8008718:	009b      	lsls	r3, r3, #2
 800871a:	693a      	ldr	r2, [r7, #16]
 800871c:	4313      	orrs	r3, r2
 800871e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008720:	683b      	ldr	r3, [r7, #0]
 8008722:	699b      	ldr	r3, [r3, #24]
 8008724:	009b      	lsls	r3, r3, #2
 8008726:	693a      	ldr	r2, [r7, #16]
 8008728:	4313      	orrs	r3, r2
 800872a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	693a      	ldr	r2, [r7, #16]
 8008730:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	68fa      	ldr	r2, [r7, #12]
 8008736:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008738:	683b      	ldr	r3, [r7, #0]
 800873a:	685a      	ldr	r2, [r3, #4]
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	697a      	ldr	r2, [r7, #20]
 8008744:	621a      	str	r2, [r3, #32]
}
 8008746:	bf00      	nop
 8008748:	371c      	adds	r7, #28
 800874a:	46bd      	mov	sp, r7
 800874c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008750:	4770      	bx	lr
 8008752:	bf00      	nop
 8008754:	40010000 	.word	0x40010000

08008758 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008758:	b480      	push	{r7}
 800875a:	b087      	sub	sp, #28
 800875c:	af00      	add	r7, sp, #0
 800875e:	6078      	str	r0, [r7, #4]
 8008760:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	6a1b      	ldr	r3, [r3, #32]
 8008766:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	6a1b      	ldr	r3, [r3, #32]
 800876c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	685b      	ldr	r3, [r3, #4]
 8008778:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	69db      	ldr	r3, [r3, #28]
 800877e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008786:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	f023 0303 	bic.w	r3, r3, #3
 800878e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008790:	683b      	ldr	r3, [r7, #0]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	68fa      	ldr	r2, [r7, #12]
 8008796:	4313      	orrs	r3, r2
 8008798:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800879a:	697b      	ldr	r3, [r7, #20]
 800879c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80087a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80087a2:	683b      	ldr	r3, [r7, #0]
 80087a4:	689b      	ldr	r3, [r3, #8]
 80087a6:	021b      	lsls	r3, r3, #8
 80087a8:	697a      	ldr	r2, [r7, #20]
 80087aa:	4313      	orrs	r3, r2
 80087ac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	4a1d      	ldr	r2, [pc, #116]	@ (8008828 <TIM_OC3_SetConfig+0xd0>)
 80087b2:	4293      	cmp	r3, r2
 80087b4:	d10d      	bne.n	80087d2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80087b6:	697b      	ldr	r3, [r7, #20]
 80087b8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80087bc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80087be:	683b      	ldr	r3, [r7, #0]
 80087c0:	68db      	ldr	r3, [r3, #12]
 80087c2:	021b      	lsls	r3, r3, #8
 80087c4:	697a      	ldr	r2, [r7, #20]
 80087c6:	4313      	orrs	r3, r2
 80087c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80087ca:	697b      	ldr	r3, [r7, #20]
 80087cc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80087d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	4a14      	ldr	r2, [pc, #80]	@ (8008828 <TIM_OC3_SetConfig+0xd0>)
 80087d6:	4293      	cmp	r3, r2
 80087d8:	d113      	bne.n	8008802 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80087da:	693b      	ldr	r3, [r7, #16]
 80087dc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80087e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80087e2:	693b      	ldr	r3, [r7, #16]
 80087e4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80087e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	695b      	ldr	r3, [r3, #20]
 80087ee:	011b      	lsls	r3, r3, #4
 80087f0:	693a      	ldr	r2, [r7, #16]
 80087f2:	4313      	orrs	r3, r2
 80087f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80087f6:	683b      	ldr	r3, [r7, #0]
 80087f8:	699b      	ldr	r3, [r3, #24]
 80087fa:	011b      	lsls	r3, r3, #4
 80087fc:	693a      	ldr	r2, [r7, #16]
 80087fe:	4313      	orrs	r3, r2
 8008800:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	693a      	ldr	r2, [r7, #16]
 8008806:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	68fa      	ldr	r2, [r7, #12]
 800880c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800880e:	683b      	ldr	r3, [r7, #0]
 8008810:	685a      	ldr	r2, [r3, #4]
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	697a      	ldr	r2, [r7, #20]
 800881a:	621a      	str	r2, [r3, #32]
}
 800881c:	bf00      	nop
 800881e:	371c      	adds	r7, #28
 8008820:	46bd      	mov	sp, r7
 8008822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008826:	4770      	bx	lr
 8008828:	40010000 	.word	0x40010000

0800882c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800882c:	b480      	push	{r7}
 800882e:	b087      	sub	sp, #28
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]
 8008834:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	6a1b      	ldr	r3, [r3, #32]
 800883a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	6a1b      	ldr	r3, [r3, #32]
 8008840:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	685b      	ldr	r3, [r3, #4]
 800884c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	69db      	ldr	r3, [r3, #28]
 8008852:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800885a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008862:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008864:	683b      	ldr	r3, [r7, #0]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	021b      	lsls	r3, r3, #8
 800886a:	68fa      	ldr	r2, [r7, #12]
 800886c:	4313      	orrs	r3, r2
 800886e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008870:	693b      	ldr	r3, [r7, #16]
 8008872:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008876:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008878:	683b      	ldr	r3, [r7, #0]
 800887a:	689b      	ldr	r3, [r3, #8]
 800887c:	031b      	lsls	r3, r3, #12
 800887e:	693a      	ldr	r2, [r7, #16]
 8008880:	4313      	orrs	r3, r2
 8008882:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	4a10      	ldr	r2, [pc, #64]	@ (80088c8 <TIM_OC4_SetConfig+0x9c>)
 8008888:	4293      	cmp	r3, r2
 800888a:	d109      	bne.n	80088a0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800888c:	697b      	ldr	r3, [r7, #20]
 800888e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008892:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008894:	683b      	ldr	r3, [r7, #0]
 8008896:	695b      	ldr	r3, [r3, #20]
 8008898:	019b      	lsls	r3, r3, #6
 800889a:	697a      	ldr	r2, [r7, #20]
 800889c:	4313      	orrs	r3, r2
 800889e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	697a      	ldr	r2, [r7, #20]
 80088a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	68fa      	ldr	r2, [r7, #12]
 80088aa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80088ac:	683b      	ldr	r3, [r7, #0]
 80088ae:	685a      	ldr	r2, [r3, #4]
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	693a      	ldr	r2, [r7, #16]
 80088b8:	621a      	str	r2, [r3, #32]
}
 80088ba:	bf00      	nop
 80088bc:	371c      	adds	r7, #28
 80088be:	46bd      	mov	sp, r7
 80088c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c4:	4770      	bx	lr
 80088c6:	bf00      	nop
 80088c8:	40010000 	.word	0x40010000

080088cc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80088cc:	b480      	push	{r7}
 80088ce:	b087      	sub	sp, #28
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	60f8      	str	r0, [r7, #12]
 80088d4:	60b9      	str	r1, [r7, #8]
 80088d6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80088d8:	68bb      	ldr	r3, [r7, #8]
 80088da:	f003 031f 	and.w	r3, r3, #31
 80088de:	2201      	movs	r2, #1
 80088e0:	fa02 f303 	lsl.w	r3, r2, r3
 80088e4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	6a1a      	ldr	r2, [r3, #32]
 80088ea:	697b      	ldr	r3, [r7, #20]
 80088ec:	43db      	mvns	r3, r3
 80088ee:	401a      	ands	r2, r3
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	6a1a      	ldr	r2, [r3, #32]
 80088f8:	68bb      	ldr	r3, [r7, #8]
 80088fa:	f003 031f 	and.w	r3, r3, #31
 80088fe:	6879      	ldr	r1, [r7, #4]
 8008900:	fa01 f303 	lsl.w	r3, r1, r3
 8008904:	431a      	orrs	r2, r3
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	621a      	str	r2, [r3, #32]
}
 800890a:	bf00      	nop
 800890c:	371c      	adds	r7, #28
 800890e:	46bd      	mov	sp, r7
 8008910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008914:	4770      	bx	lr
	...

08008918 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008918:	b480      	push	{r7}
 800891a:	b085      	sub	sp, #20
 800891c:	af00      	add	r7, sp, #0
 800891e:	6078      	str	r0, [r7, #4]
 8008920:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008928:	2b01      	cmp	r3, #1
 800892a:	d101      	bne.n	8008930 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800892c:	2302      	movs	r3, #2
 800892e:	e050      	b.n	80089d2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	2201      	movs	r2, #1
 8008934:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	2202      	movs	r2, #2
 800893c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	685b      	ldr	r3, [r3, #4]
 8008946:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	689b      	ldr	r3, [r3, #8]
 800894e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008956:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008958:	683b      	ldr	r3, [r7, #0]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	68fa      	ldr	r2, [r7, #12]
 800895e:	4313      	orrs	r3, r2
 8008960:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	68fa      	ldr	r2, [r7, #12]
 8008968:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	4a1c      	ldr	r2, [pc, #112]	@ (80089e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8008970:	4293      	cmp	r3, r2
 8008972:	d018      	beq.n	80089a6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800897c:	d013      	beq.n	80089a6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	4a18      	ldr	r2, [pc, #96]	@ (80089e4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8008984:	4293      	cmp	r3, r2
 8008986:	d00e      	beq.n	80089a6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	4a16      	ldr	r2, [pc, #88]	@ (80089e8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800898e:	4293      	cmp	r3, r2
 8008990:	d009      	beq.n	80089a6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	4a15      	ldr	r2, [pc, #84]	@ (80089ec <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8008998:	4293      	cmp	r3, r2
 800899a:	d004      	beq.n	80089a6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	4a13      	ldr	r2, [pc, #76]	@ (80089f0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80089a2:	4293      	cmp	r3, r2
 80089a4:	d10c      	bne.n	80089c0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80089a6:	68bb      	ldr	r3, [r7, #8]
 80089a8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80089ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80089ae:	683b      	ldr	r3, [r7, #0]
 80089b0:	685b      	ldr	r3, [r3, #4]
 80089b2:	68ba      	ldr	r2, [r7, #8]
 80089b4:	4313      	orrs	r3, r2
 80089b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	68ba      	ldr	r2, [r7, #8]
 80089be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2201      	movs	r2, #1
 80089c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	2200      	movs	r2, #0
 80089cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80089d0:	2300      	movs	r3, #0
}
 80089d2:	4618      	mov	r0, r3
 80089d4:	3714      	adds	r7, #20
 80089d6:	46bd      	mov	sp, r7
 80089d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089dc:	4770      	bx	lr
 80089de:	bf00      	nop
 80089e0:	40010000 	.word	0x40010000
 80089e4:	40000400 	.word	0x40000400
 80089e8:	40000800 	.word	0x40000800
 80089ec:	40000c00 	.word	0x40000c00
 80089f0:	40014000 	.word	0x40014000

080089f4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80089f4:	b580      	push	{r7, lr}
 80089f6:	b082      	sub	sp, #8
 80089f8:	af00      	add	r7, sp, #0
 80089fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d101      	bne.n	8008a06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008a02:	2301      	movs	r3, #1
 8008a04:	e042      	b.n	8008a8c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008a0c:	b2db      	uxtb	r3, r3
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d106      	bne.n	8008a20 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	2200      	movs	r2, #0
 8008a16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008a1a:	6878      	ldr	r0, [r7, #4]
 8008a1c:	f7fa fbc8 	bl	80031b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	2224      	movs	r2, #36	@ 0x24
 8008a24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	68da      	ldr	r2, [r3, #12]
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008a36:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008a38:	6878      	ldr	r0, [r7, #4]
 8008a3a:	f000 fdbd 	bl	80095b8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	691a      	ldr	r2, [r3, #16]
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008a4c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	695a      	ldr	r2, [r3, #20]
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008a5c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	68da      	ldr	r2, [r3, #12]
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008a6c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	2200      	movs	r2, #0
 8008a72:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2220      	movs	r2, #32
 8008a78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	2220      	movs	r2, #32
 8008a80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	2200      	movs	r2, #0
 8008a88:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008a8a:	2300      	movs	r3, #0
}
 8008a8c:	4618      	mov	r0, r3
 8008a8e:	3708      	adds	r7, #8
 8008a90:	46bd      	mov	sp, r7
 8008a92:	bd80      	pop	{r7, pc}

08008a94 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008a94:	b580      	push	{r7, lr}
 8008a96:	b08a      	sub	sp, #40	@ 0x28
 8008a98:	af02      	add	r7, sp, #8
 8008a9a:	60f8      	str	r0, [r7, #12]
 8008a9c:	60b9      	str	r1, [r7, #8]
 8008a9e:	603b      	str	r3, [r7, #0]
 8008aa0:	4613      	mov	r3, r2
 8008aa2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008aae:	b2db      	uxtb	r3, r3
 8008ab0:	2b20      	cmp	r3, #32
 8008ab2:	d175      	bne.n	8008ba0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008ab4:	68bb      	ldr	r3, [r7, #8]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d002      	beq.n	8008ac0 <HAL_UART_Transmit+0x2c>
 8008aba:	88fb      	ldrh	r3, [r7, #6]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d101      	bne.n	8008ac4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008ac0:	2301      	movs	r3, #1
 8008ac2:	e06e      	b.n	8008ba2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	2200      	movs	r2, #0
 8008ac8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	2221      	movs	r2, #33	@ 0x21
 8008ace:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008ad2:	f7fa fdf7 	bl	80036c4 <HAL_GetTick>
 8008ad6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	88fa      	ldrh	r2, [r7, #6]
 8008adc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	88fa      	ldrh	r2, [r7, #6]
 8008ae2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	689b      	ldr	r3, [r3, #8]
 8008ae8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008aec:	d108      	bne.n	8008b00 <HAL_UART_Transmit+0x6c>
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	691b      	ldr	r3, [r3, #16]
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d104      	bne.n	8008b00 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008af6:	2300      	movs	r3, #0
 8008af8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008afa:	68bb      	ldr	r3, [r7, #8]
 8008afc:	61bb      	str	r3, [r7, #24]
 8008afe:	e003      	b.n	8008b08 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008b00:	68bb      	ldr	r3, [r7, #8]
 8008b02:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008b04:	2300      	movs	r3, #0
 8008b06:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008b08:	e02e      	b.n	8008b68 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	9300      	str	r3, [sp, #0]
 8008b0e:	697b      	ldr	r3, [r7, #20]
 8008b10:	2200      	movs	r2, #0
 8008b12:	2180      	movs	r1, #128	@ 0x80
 8008b14:	68f8      	ldr	r0, [r7, #12]
 8008b16:	f000 fb1f 	bl	8009158 <UART_WaitOnFlagUntilTimeout>
 8008b1a:	4603      	mov	r3, r0
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d005      	beq.n	8008b2c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	2220      	movs	r2, #32
 8008b24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8008b28:	2303      	movs	r3, #3
 8008b2a:	e03a      	b.n	8008ba2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8008b2c:	69fb      	ldr	r3, [r7, #28]
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d10b      	bne.n	8008b4a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008b32:	69bb      	ldr	r3, [r7, #24]
 8008b34:	881b      	ldrh	r3, [r3, #0]
 8008b36:	461a      	mov	r2, r3
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008b40:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008b42:	69bb      	ldr	r3, [r7, #24]
 8008b44:	3302      	adds	r3, #2
 8008b46:	61bb      	str	r3, [r7, #24]
 8008b48:	e007      	b.n	8008b5a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008b4a:	69fb      	ldr	r3, [r7, #28]
 8008b4c:	781a      	ldrb	r2, [r3, #0]
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008b54:	69fb      	ldr	r3, [r7, #28]
 8008b56:	3301      	adds	r3, #1
 8008b58:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008b5e:	b29b      	uxth	r3, r3
 8008b60:	3b01      	subs	r3, #1
 8008b62:	b29a      	uxth	r2, r3
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008b6c:	b29b      	uxth	r3, r3
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d1cb      	bne.n	8008b0a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008b72:	683b      	ldr	r3, [r7, #0]
 8008b74:	9300      	str	r3, [sp, #0]
 8008b76:	697b      	ldr	r3, [r7, #20]
 8008b78:	2200      	movs	r2, #0
 8008b7a:	2140      	movs	r1, #64	@ 0x40
 8008b7c:	68f8      	ldr	r0, [r7, #12]
 8008b7e:	f000 faeb 	bl	8009158 <UART_WaitOnFlagUntilTimeout>
 8008b82:	4603      	mov	r3, r0
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d005      	beq.n	8008b94 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	2220      	movs	r2, #32
 8008b8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008b90:	2303      	movs	r3, #3
 8008b92:	e006      	b.n	8008ba2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	2220      	movs	r2, #32
 8008b98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	e000      	b.n	8008ba2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008ba0:	2302      	movs	r3, #2
  }
}
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	3720      	adds	r7, #32
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	bd80      	pop	{r7, pc}

08008baa <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008baa:	b580      	push	{r7, lr}
 8008bac:	b084      	sub	sp, #16
 8008bae:	af00      	add	r7, sp, #0
 8008bb0:	60f8      	str	r0, [r7, #12]
 8008bb2:	60b9      	str	r1, [r7, #8]
 8008bb4:	4613      	mov	r3, r2
 8008bb6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008bbe:	b2db      	uxtb	r3, r3
 8008bc0:	2b20      	cmp	r3, #32
 8008bc2:	d112      	bne.n	8008bea <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8008bc4:	68bb      	ldr	r3, [r7, #8]
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d002      	beq.n	8008bd0 <HAL_UART_Receive_IT+0x26>
 8008bca:	88fb      	ldrh	r3, [r7, #6]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d101      	bne.n	8008bd4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008bd0:	2301      	movs	r3, #1
 8008bd2:	e00b      	b.n	8008bec <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008bda:	88fb      	ldrh	r3, [r7, #6]
 8008bdc:	461a      	mov	r2, r3
 8008bde:	68b9      	ldr	r1, [r7, #8]
 8008be0:	68f8      	ldr	r0, [r7, #12]
 8008be2:	f000 fb12 	bl	800920a <UART_Start_Receive_IT>
 8008be6:	4603      	mov	r3, r0
 8008be8:	e000      	b.n	8008bec <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8008bea:	2302      	movs	r3, #2
  }
}
 8008bec:	4618      	mov	r0, r3
 8008bee:	3710      	adds	r7, #16
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	bd80      	pop	{r7, pc}

08008bf4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008bf4:	b580      	push	{r7, lr}
 8008bf6:	b0ba      	sub	sp, #232	@ 0xe8
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	68db      	ldr	r3, [r3, #12]
 8008c0c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	695b      	ldr	r3, [r3, #20]
 8008c16:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008c20:	2300      	movs	r3, #0
 8008c22:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008c26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c2a:	f003 030f 	and.w	r3, r3, #15
 8008c2e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008c32:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d10f      	bne.n	8008c5a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008c3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c3e:	f003 0320 	and.w	r3, r3, #32
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d009      	beq.n	8008c5a <HAL_UART_IRQHandler+0x66>
 8008c46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c4a:	f003 0320 	and.w	r3, r3, #32
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d003      	beq.n	8008c5a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008c52:	6878      	ldr	r0, [r7, #4]
 8008c54:	f000 fbf2 	bl	800943c <UART_Receive_IT>
      return;
 8008c58:	e25b      	b.n	8009112 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008c5a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	f000 80de 	beq.w	8008e20 <HAL_UART_IRQHandler+0x22c>
 8008c64:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008c68:	f003 0301 	and.w	r3, r3, #1
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d106      	bne.n	8008c7e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008c70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c74:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	f000 80d1 	beq.w	8008e20 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008c7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c82:	f003 0301 	and.w	r3, r3, #1
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d00b      	beq.n	8008ca2 <HAL_UART_IRQHandler+0xae>
 8008c8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d005      	beq.n	8008ca2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c9a:	f043 0201 	orr.w	r2, r3, #1
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008ca2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ca6:	f003 0304 	and.w	r3, r3, #4
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d00b      	beq.n	8008cc6 <HAL_UART_IRQHandler+0xd2>
 8008cae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008cb2:	f003 0301 	and.w	r3, r3, #1
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d005      	beq.n	8008cc6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008cbe:	f043 0202 	orr.w	r2, r3, #2
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008cc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cca:	f003 0302 	and.w	r3, r3, #2
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d00b      	beq.n	8008cea <HAL_UART_IRQHandler+0xf6>
 8008cd2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008cd6:	f003 0301 	and.w	r3, r3, #1
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d005      	beq.n	8008cea <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ce2:	f043 0204 	orr.w	r2, r3, #4
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008cea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cee:	f003 0308 	and.w	r3, r3, #8
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d011      	beq.n	8008d1a <HAL_UART_IRQHandler+0x126>
 8008cf6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008cfa:	f003 0320 	and.w	r3, r3, #32
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d105      	bne.n	8008d0e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008d02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008d06:	f003 0301 	and.w	r3, r3, #1
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d005      	beq.n	8008d1a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d12:	f043 0208 	orr.w	r2, r3, #8
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	f000 81f2 	beq.w	8009108 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008d24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d28:	f003 0320 	and.w	r3, r3, #32
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d008      	beq.n	8008d42 <HAL_UART_IRQHandler+0x14e>
 8008d30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d34:	f003 0320 	and.w	r3, r3, #32
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d002      	beq.n	8008d42 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008d3c:	6878      	ldr	r0, [r7, #4]
 8008d3e:	f000 fb7d 	bl	800943c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	695b      	ldr	r3, [r3, #20]
 8008d48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d4c:	2b40      	cmp	r3, #64	@ 0x40
 8008d4e:	bf0c      	ite	eq
 8008d50:	2301      	moveq	r3, #1
 8008d52:	2300      	movne	r3, #0
 8008d54:	b2db      	uxtb	r3, r3
 8008d56:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d5e:	f003 0308 	and.w	r3, r3, #8
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d103      	bne.n	8008d6e <HAL_UART_IRQHandler+0x17a>
 8008d66:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d04f      	beq.n	8008e0e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008d6e:	6878      	ldr	r0, [r7, #4]
 8008d70:	f000 fa85 	bl	800927e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	695b      	ldr	r3, [r3, #20]
 8008d7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d7e:	2b40      	cmp	r3, #64	@ 0x40
 8008d80:	d141      	bne.n	8008e06 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	3314      	adds	r3, #20
 8008d88:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d8c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008d90:	e853 3f00 	ldrex	r3, [r3]
 8008d94:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008d98:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008d9c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008da0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	3314      	adds	r3, #20
 8008daa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008dae:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008db2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008db6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008dba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008dbe:	e841 2300 	strex	r3, r2, [r1]
 8008dc2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008dc6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d1d9      	bne.n	8008d82 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d013      	beq.n	8008dfe <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008dda:	4a7e      	ldr	r2, [pc, #504]	@ (8008fd4 <HAL_UART_IRQHandler+0x3e0>)
 8008ddc:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008de2:	4618      	mov	r0, r3
 8008de4:	f7fb fb18 	bl	8004418 <HAL_DMA_Abort_IT>
 8008de8:	4603      	mov	r3, r0
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d016      	beq.n	8008e1c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008df2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008df4:	687a      	ldr	r2, [r7, #4]
 8008df6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008df8:	4610      	mov	r0, r2
 8008dfa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008dfc:	e00e      	b.n	8008e1c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008dfe:	6878      	ldr	r0, [r7, #4]
 8008e00:	f000 f994 	bl	800912c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e04:	e00a      	b.n	8008e1c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008e06:	6878      	ldr	r0, [r7, #4]
 8008e08:	f000 f990 	bl	800912c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e0c:	e006      	b.n	8008e1c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008e0e:	6878      	ldr	r0, [r7, #4]
 8008e10:	f000 f98c 	bl	800912c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	2200      	movs	r2, #0
 8008e18:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8008e1a:	e175      	b.n	8009108 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e1c:	bf00      	nop
    return;
 8008e1e:	e173      	b.n	8009108 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e24:	2b01      	cmp	r3, #1
 8008e26:	f040 814f 	bne.w	80090c8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008e2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e2e:	f003 0310 	and.w	r3, r3, #16
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	f000 8148 	beq.w	80090c8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008e38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e3c:	f003 0310 	and.w	r3, r3, #16
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	f000 8141 	beq.w	80090c8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008e46:	2300      	movs	r3, #0
 8008e48:	60bb      	str	r3, [r7, #8]
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	60bb      	str	r3, [r7, #8]
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	685b      	ldr	r3, [r3, #4]
 8008e58:	60bb      	str	r3, [r7, #8]
 8008e5a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	695b      	ldr	r3, [r3, #20]
 8008e62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e66:	2b40      	cmp	r3, #64	@ 0x40
 8008e68:	f040 80b6 	bne.w	8008fd8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	685b      	ldr	r3, [r3, #4]
 8008e74:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008e78:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	f000 8145 	beq.w	800910c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008e86:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008e8a:	429a      	cmp	r2, r3
 8008e8c:	f080 813e 	bcs.w	800910c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008e96:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e9c:	69db      	ldr	r3, [r3, #28]
 8008e9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ea2:	f000 8088 	beq.w	8008fb6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	330c      	adds	r3, #12
 8008eac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eb0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008eb4:	e853 3f00 	ldrex	r3, [r3]
 8008eb8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008ebc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008ec0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008ec4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	330c      	adds	r3, #12
 8008ece:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008ed2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008ed6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eda:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008ede:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008ee2:	e841 2300 	strex	r3, r2, [r1]
 8008ee6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008eea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d1d9      	bne.n	8008ea6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	3314      	adds	r3, #20
 8008ef8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008efa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008efc:	e853 3f00 	ldrex	r3, [r3]
 8008f00:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008f02:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008f04:	f023 0301 	bic.w	r3, r3, #1
 8008f08:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	3314      	adds	r3, #20
 8008f12:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008f16:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008f1a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f1c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008f1e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008f22:	e841 2300 	strex	r3, r2, [r1]
 8008f26:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008f28:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d1e1      	bne.n	8008ef2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	3314      	adds	r3, #20
 8008f34:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f36:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008f38:	e853 3f00 	ldrex	r3, [r3]
 8008f3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008f3e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008f40:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008f44:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	3314      	adds	r3, #20
 8008f4e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008f52:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008f54:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f56:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008f58:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008f5a:	e841 2300 	strex	r3, r2, [r1]
 8008f5e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008f60:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d1e3      	bne.n	8008f2e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	2220      	movs	r2, #32
 8008f6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	2200      	movs	r2, #0
 8008f72:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	330c      	adds	r3, #12
 8008f7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008f7e:	e853 3f00 	ldrex	r3, [r3]
 8008f82:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008f84:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f86:	f023 0310 	bic.w	r3, r3, #16
 8008f8a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	330c      	adds	r3, #12
 8008f94:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008f98:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008f9a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f9c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008f9e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008fa0:	e841 2300 	strex	r3, r2, [r1]
 8008fa4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008fa6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d1e3      	bne.n	8008f74 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fb0:	4618      	mov	r0, r3
 8008fb2:	f7fb f9c1 	bl	8004338 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	2202      	movs	r2, #2
 8008fba:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008fc4:	b29b      	uxth	r3, r3
 8008fc6:	1ad3      	subs	r3, r2, r3
 8008fc8:	b29b      	uxth	r3, r3
 8008fca:	4619      	mov	r1, r3
 8008fcc:	6878      	ldr	r0, [r7, #4]
 8008fce:	f000 f8b7 	bl	8009140 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008fd2:	e09b      	b.n	800910c <HAL_UART_IRQHandler+0x518>
 8008fd4:	08009345 	.word	0x08009345
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008fe0:	b29b      	uxth	r3, r3
 8008fe2:	1ad3      	subs	r3, r2, r3
 8008fe4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008fec:	b29b      	uxth	r3, r3
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	f000 808e 	beq.w	8009110 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8008ff4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	f000 8089 	beq.w	8009110 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	330c      	adds	r3, #12
 8009004:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009006:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009008:	e853 3f00 	ldrex	r3, [r3]
 800900c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800900e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009010:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009014:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	330c      	adds	r3, #12
 800901e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8009022:	647a      	str	r2, [r7, #68]	@ 0x44
 8009024:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009026:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009028:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800902a:	e841 2300 	strex	r3, r2, [r1]
 800902e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009030:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009032:	2b00      	cmp	r3, #0
 8009034:	d1e3      	bne.n	8008ffe <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	3314      	adds	r3, #20
 800903c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800903e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009040:	e853 3f00 	ldrex	r3, [r3]
 8009044:	623b      	str	r3, [r7, #32]
   return(result);
 8009046:	6a3b      	ldr	r3, [r7, #32]
 8009048:	f023 0301 	bic.w	r3, r3, #1
 800904c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	3314      	adds	r3, #20
 8009056:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800905a:	633a      	str	r2, [r7, #48]	@ 0x30
 800905c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800905e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009060:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009062:	e841 2300 	strex	r3, r2, [r1]
 8009066:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009068:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800906a:	2b00      	cmp	r3, #0
 800906c:	d1e3      	bne.n	8009036 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	2220      	movs	r2, #32
 8009072:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	2200      	movs	r2, #0
 800907a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	330c      	adds	r3, #12
 8009082:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009084:	693b      	ldr	r3, [r7, #16]
 8009086:	e853 3f00 	ldrex	r3, [r3]
 800908a:	60fb      	str	r3, [r7, #12]
   return(result);
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	f023 0310 	bic.w	r3, r3, #16
 8009092:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	330c      	adds	r3, #12
 800909c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80090a0:	61fa      	str	r2, [r7, #28]
 80090a2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090a4:	69b9      	ldr	r1, [r7, #24]
 80090a6:	69fa      	ldr	r2, [r7, #28]
 80090a8:	e841 2300 	strex	r3, r2, [r1]
 80090ac:	617b      	str	r3, [r7, #20]
   return(result);
 80090ae:	697b      	ldr	r3, [r7, #20]
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d1e3      	bne.n	800907c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	2202      	movs	r2, #2
 80090b8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80090ba:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80090be:	4619      	mov	r1, r3
 80090c0:	6878      	ldr	r0, [r7, #4]
 80090c2:	f000 f83d 	bl	8009140 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80090c6:	e023      	b.n	8009110 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80090c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80090cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d009      	beq.n	80090e8 <HAL_UART_IRQHandler+0x4f4>
 80090d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80090d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d003      	beq.n	80090e8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80090e0:	6878      	ldr	r0, [r7, #4]
 80090e2:	f000 f943 	bl	800936c <UART_Transmit_IT>
    return;
 80090e6:	e014      	b.n	8009112 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80090e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80090ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d00e      	beq.n	8009112 <HAL_UART_IRQHandler+0x51e>
 80090f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80090f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d008      	beq.n	8009112 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8009100:	6878      	ldr	r0, [r7, #4]
 8009102:	f000 f983 	bl	800940c <UART_EndTransmit_IT>
    return;
 8009106:	e004      	b.n	8009112 <HAL_UART_IRQHandler+0x51e>
    return;
 8009108:	bf00      	nop
 800910a:	e002      	b.n	8009112 <HAL_UART_IRQHandler+0x51e>
      return;
 800910c:	bf00      	nop
 800910e:	e000      	b.n	8009112 <HAL_UART_IRQHandler+0x51e>
      return;
 8009110:	bf00      	nop
  }
}
 8009112:	37e8      	adds	r7, #232	@ 0xe8
 8009114:	46bd      	mov	sp, r7
 8009116:	bd80      	pop	{r7, pc}

08009118 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009118:	b480      	push	{r7}
 800911a:	b083      	sub	sp, #12
 800911c:	af00      	add	r7, sp, #0
 800911e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009120:	bf00      	nop
 8009122:	370c      	adds	r7, #12
 8009124:	46bd      	mov	sp, r7
 8009126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912a:	4770      	bx	lr

0800912c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800912c:	b480      	push	{r7}
 800912e:	b083      	sub	sp, #12
 8009130:	af00      	add	r7, sp, #0
 8009132:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009134:	bf00      	nop
 8009136:	370c      	adds	r7, #12
 8009138:	46bd      	mov	sp, r7
 800913a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800913e:	4770      	bx	lr

08009140 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009140:	b480      	push	{r7}
 8009142:	b083      	sub	sp, #12
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
 8009148:	460b      	mov	r3, r1
 800914a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800914c:	bf00      	nop
 800914e:	370c      	adds	r7, #12
 8009150:	46bd      	mov	sp, r7
 8009152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009156:	4770      	bx	lr

08009158 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b086      	sub	sp, #24
 800915c:	af00      	add	r7, sp, #0
 800915e:	60f8      	str	r0, [r7, #12]
 8009160:	60b9      	str	r1, [r7, #8]
 8009162:	603b      	str	r3, [r7, #0]
 8009164:	4613      	mov	r3, r2
 8009166:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009168:	e03b      	b.n	80091e2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800916a:	6a3b      	ldr	r3, [r7, #32]
 800916c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009170:	d037      	beq.n	80091e2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009172:	f7fa faa7 	bl	80036c4 <HAL_GetTick>
 8009176:	4602      	mov	r2, r0
 8009178:	683b      	ldr	r3, [r7, #0]
 800917a:	1ad3      	subs	r3, r2, r3
 800917c:	6a3a      	ldr	r2, [r7, #32]
 800917e:	429a      	cmp	r2, r3
 8009180:	d302      	bcc.n	8009188 <UART_WaitOnFlagUntilTimeout+0x30>
 8009182:	6a3b      	ldr	r3, [r7, #32]
 8009184:	2b00      	cmp	r3, #0
 8009186:	d101      	bne.n	800918c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009188:	2303      	movs	r3, #3
 800918a:	e03a      	b.n	8009202 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	68db      	ldr	r3, [r3, #12]
 8009192:	f003 0304 	and.w	r3, r3, #4
 8009196:	2b00      	cmp	r3, #0
 8009198:	d023      	beq.n	80091e2 <UART_WaitOnFlagUntilTimeout+0x8a>
 800919a:	68bb      	ldr	r3, [r7, #8]
 800919c:	2b80      	cmp	r3, #128	@ 0x80
 800919e:	d020      	beq.n	80091e2 <UART_WaitOnFlagUntilTimeout+0x8a>
 80091a0:	68bb      	ldr	r3, [r7, #8]
 80091a2:	2b40      	cmp	r3, #64	@ 0x40
 80091a4:	d01d      	beq.n	80091e2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	f003 0308 	and.w	r3, r3, #8
 80091b0:	2b08      	cmp	r3, #8
 80091b2:	d116      	bne.n	80091e2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80091b4:	2300      	movs	r3, #0
 80091b6:	617b      	str	r3, [r7, #20]
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	617b      	str	r3, [r7, #20]
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	685b      	ldr	r3, [r3, #4]
 80091c6:	617b      	str	r3, [r7, #20]
 80091c8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80091ca:	68f8      	ldr	r0, [r7, #12]
 80091cc:	f000 f857 	bl	800927e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	2208      	movs	r2, #8
 80091d4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	2200      	movs	r2, #0
 80091da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80091de:	2301      	movs	r3, #1
 80091e0:	e00f      	b.n	8009202 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	681a      	ldr	r2, [r3, #0]
 80091e8:	68bb      	ldr	r3, [r7, #8]
 80091ea:	4013      	ands	r3, r2
 80091ec:	68ba      	ldr	r2, [r7, #8]
 80091ee:	429a      	cmp	r2, r3
 80091f0:	bf0c      	ite	eq
 80091f2:	2301      	moveq	r3, #1
 80091f4:	2300      	movne	r3, #0
 80091f6:	b2db      	uxtb	r3, r3
 80091f8:	461a      	mov	r2, r3
 80091fa:	79fb      	ldrb	r3, [r7, #7]
 80091fc:	429a      	cmp	r2, r3
 80091fe:	d0b4      	beq.n	800916a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009200:	2300      	movs	r3, #0
}
 8009202:	4618      	mov	r0, r3
 8009204:	3718      	adds	r7, #24
 8009206:	46bd      	mov	sp, r7
 8009208:	bd80      	pop	{r7, pc}

0800920a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800920a:	b480      	push	{r7}
 800920c:	b085      	sub	sp, #20
 800920e:	af00      	add	r7, sp, #0
 8009210:	60f8      	str	r0, [r7, #12]
 8009212:	60b9      	str	r1, [r7, #8]
 8009214:	4613      	mov	r3, r2
 8009216:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	68ba      	ldr	r2, [r7, #8]
 800921c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	88fa      	ldrh	r2, [r7, #6]
 8009222:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	88fa      	ldrh	r2, [r7, #6]
 8009228:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	2200      	movs	r2, #0
 800922e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	2222      	movs	r2, #34	@ 0x22
 8009234:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	691b      	ldr	r3, [r3, #16]
 800923c:	2b00      	cmp	r3, #0
 800923e:	d007      	beq.n	8009250 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	68da      	ldr	r2, [r3, #12]
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800924e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	695a      	ldr	r2, [r3, #20]
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	f042 0201 	orr.w	r2, r2, #1
 800925e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	68da      	ldr	r2, [r3, #12]
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	f042 0220 	orr.w	r2, r2, #32
 800926e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009270:	2300      	movs	r3, #0
}
 8009272:	4618      	mov	r0, r3
 8009274:	3714      	adds	r7, #20
 8009276:	46bd      	mov	sp, r7
 8009278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927c:	4770      	bx	lr

0800927e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800927e:	b480      	push	{r7}
 8009280:	b095      	sub	sp, #84	@ 0x54
 8009282:	af00      	add	r7, sp, #0
 8009284:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	330c      	adds	r3, #12
 800928c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800928e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009290:	e853 3f00 	ldrex	r3, [r3]
 8009294:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009298:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800929c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	330c      	adds	r3, #12
 80092a4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80092a6:	643a      	str	r2, [r7, #64]	@ 0x40
 80092a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092aa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80092ac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80092ae:	e841 2300 	strex	r3, r2, [r1]
 80092b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80092b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d1e5      	bne.n	8009286 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	3314      	adds	r3, #20
 80092c0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092c2:	6a3b      	ldr	r3, [r7, #32]
 80092c4:	e853 3f00 	ldrex	r3, [r3]
 80092c8:	61fb      	str	r3, [r7, #28]
   return(result);
 80092ca:	69fb      	ldr	r3, [r7, #28]
 80092cc:	f023 0301 	bic.w	r3, r3, #1
 80092d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	3314      	adds	r3, #20
 80092d8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80092da:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80092dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80092e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80092e2:	e841 2300 	strex	r3, r2, [r1]
 80092e6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80092e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d1e5      	bne.n	80092ba <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092f2:	2b01      	cmp	r3, #1
 80092f4:	d119      	bne.n	800932a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	330c      	adds	r3, #12
 80092fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	e853 3f00 	ldrex	r3, [r3]
 8009304:	60bb      	str	r3, [r7, #8]
   return(result);
 8009306:	68bb      	ldr	r3, [r7, #8]
 8009308:	f023 0310 	bic.w	r3, r3, #16
 800930c:	647b      	str	r3, [r7, #68]	@ 0x44
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	330c      	adds	r3, #12
 8009314:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009316:	61ba      	str	r2, [r7, #24]
 8009318:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800931a:	6979      	ldr	r1, [r7, #20]
 800931c:	69ba      	ldr	r2, [r7, #24]
 800931e:	e841 2300 	strex	r3, r2, [r1]
 8009322:	613b      	str	r3, [r7, #16]
   return(result);
 8009324:	693b      	ldr	r3, [r7, #16]
 8009326:	2b00      	cmp	r3, #0
 8009328:	d1e5      	bne.n	80092f6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	2220      	movs	r2, #32
 800932e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	2200      	movs	r2, #0
 8009336:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009338:	bf00      	nop
 800933a:	3754      	adds	r7, #84	@ 0x54
 800933c:	46bd      	mov	sp, r7
 800933e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009342:	4770      	bx	lr

08009344 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009344:	b580      	push	{r7, lr}
 8009346:	b084      	sub	sp, #16
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009350:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	2200      	movs	r2, #0
 8009356:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	2200      	movs	r2, #0
 800935c:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800935e:	68f8      	ldr	r0, [r7, #12]
 8009360:	f7ff fee4 	bl	800912c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009364:	bf00      	nop
 8009366:	3710      	adds	r7, #16
 8009368:	46bd      	mov	sp, r7
 800936a:	bd80      	pop	{r7, pc}

0800936c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800936c:	b480      	push	{r7}
 800936e:	b085      	sub	sp, #20
 8009370:	af00      	add	r7, sp, #0
 8009372:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800937a:	b2db      	uxtb	r3, r3
 800937c:	2b21      	cmp	r3, #33	@ 0x21
 800937e:	d13e      	bne.n	80093fe <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	689b      	ldr	r3, [r3, #8]
 8009384:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009388:	d114      	bne.n	80093b4 <UART_Transmit_IT+0x48>
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	691b      	ldr	r3, [r3, #16]
 800938e:	2b00      	cmp	r3, #0
 8009390:	d110      	bne.n	80093b4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	6a1b      	ldr	r3, [r3, #32]
 8009396:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	881b      	ldrh	r3, [r3, #0]
 800939c:	461a      	mov	r2, r3
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80093a6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	6a1b      	ldr	r3, [r3, #32]
 80093ac:	1c9a      	adds	r2, r3, #2
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	621a      	str	r2, [r3, #32]
 80093b2:	e008      	b.n	80093c6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	6a1b      	ldr	r3, [r3, #32]
 80093b8:	1c59      	adds	r1, r3, #1
 80093ba:	687a      	ldr	r2, [r7, #4]
 80093bc:	6211      	str	r1, [r2, #32]
 80093be:	781a      	ldrb	r2, [r3, #0]
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80093ca:	b29b      	uxth	r3, r3
 80093cc:	3b01      	subs	r3, #1
 80093ce:	b29b      	uxth	r3, r3
 80093d0:	687a      	ldr	r2, [r7, #4]
 80093d2:	4619      	mov	r1, r3
 80093d4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d10f      	bne.n	80093fa <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	68da      	ldr	r2, [r3, #12]
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80093e8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	68da      	ldr	r2, [r3, #12]
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80093f8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80093fa:	2300      	movs	r3, #0
 80093fc:	e000      	b.n	8009400 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80093fe:	2302      	movs	r3, #2
  }
}
 8009400:	4618      	mov	r0, r3
 8009402:	3714      	adds	r7, #20
 8009404:	46bd      	mov	sp, r7
 8009406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940a:	4770      	bx	lr

0800940c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800940c:	b580      	push	{r7, lr}
 800940e:	b082      	sub	sp, #8
 8009410:	af00      	add	r7, sp, #0
 8009412:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	68da      	ldr	r2, [r3, #12]
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009422:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	2220      	movs	r2, #32
 8009428:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800942c:	6878      	ldr	r0, [r7, #4]
 800942e:	f7ff fe73 	bl	8009118 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009432:	2300      	movs	r3, #0
}
 8009434:	4618      	mov	r0, r3
 8009436:	3708      	adds	r7, #8
 8009438:	46bd      	mov	sp, r7
 800943a:	bd80      	pop	{r7, pc}

0800943c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800943c:	b580      	push	{r7, lr}
 800943e:	b08c      	sub	sp, #48	@ 0x30
 8009440:	af00      	add	r7, sp, #0
 8009442:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800944a:	b2db      	uxtb	r3, r3
 800944c:	2b22      	cmp	r3, #34	@ 0x22
 800944e:	f040 80ae 	bne.w	80095ae <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	689b      	ldr	r3, [r3, #8]
 8009456:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800945a:	d117      	bne.n	800948c <UART_Receive_IT+0x50>
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	691b      	ldr	r3, [r3, #16]
 8009460:	2b00      	cmp	r3, #0
 8009462:	d113      	bne.n	800948c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009464:	2300      	movs	r3, #0
 8009466:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800946c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	685b      	ldr	r3, [r3, #4]
 8009474:	b29b      	uxth	r3, r3
 8009476:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800947a:	b29a      	uxth	r2, r3
 800947c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800947e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009484:	1c9a      	adds	r2, r3, #2
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	629a      	str	r2, [r3, #40]	@ 0x28
 800948a:	e026      	b.n	80094da <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009490:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8009492:	2300      	movs	r3, #0
 8009494:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	689b      	ldr	r3, [r3, #8]
 800949a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800949e:	d007      	beq.n	80094b0 <UART_Receive_IT+0x74>
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	689b      	ldr	r3, [r3, #8]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d10a      	bne.n	80094be <UART_Receive_IT+0x82>
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	691b      	ldr	r3, [r3, #16]
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d106      	bne.n	80094be <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	685b      	ldr	r3, [r3, #4]
 80094b6:	b2da      	uxtb	r2, r3
 80094b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094ba:	701a      	strb	r2, [r3, #0]
 80094bc:	e008      	b.n	80094d0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	685b      	ldr	r3, [r3, #4]
 80094c4:	b2db      	uxtb	r3, r3
 80094c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80094ca:	b2da      	uxtb	r2, r3
 80094cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094ce:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094d4:	1c5a      	adds	r2, r3, #1
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80094de:	b29b      	uxth	r3, r3
 80094e0:	3b01      	subs	r3, #1
 80094e2:	b29b      	uxth	r3, r3
 80094e4:	687a      	ldr	r2, [r7, #4]
 80094e6:	4619      	mov	r1, r3
 80094e8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d15d      	bne.n	80095aa <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	68da      	ldr	r2, [r3, #12]
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	f022 0220 	bic.w	r2, r2, #32
 80094fc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	68da      	ldr	r2, [r3, #12]
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800950c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	695a      	ldr	r2, [r3, #20]
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	f022 0201 	bic.w	r2, r2, #1
 800951c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	2220      	movs	r2, #32
 8009522:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	2200      	movs	r2, #0
 800952a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009530:	2b01      	cmp	r3, #1
 8009532:	d135      	bne.n	80095a0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	2200      	movs	r2, #0
 8009538:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	330c      	adds	r3, #12
 8009540:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009542:	697b      	ldr	r3, [r7, #20]
 8009544:	e853 3f00 	ldrex	r3, [r3]
 8009548:	613b      	str	r3, [r7, #16]
   return(result);
 800954a:	693b      	ldr	r3, [r7, #16]
 800954c:	f023 0310 	bic.w	r3, r3, #16
 8009550:	627b      	str	r3, [r7, #36]	@ 0x24
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	330c      	adds	r3, #12
 8009558:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800955a:	623a      	str	r2, [r7, #32]
 800955c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800955e:	69f9      	ldr	r1, [r7, #28]
 8009560:	6a3a      	ldr	r2, [r7, #32]
 8009562:	e841 2300 	strex	r3, r2, [r1]
 8009566:	61bb      	str	r3, [r7, #24]
   return(result);
 8009568:	69bb      	ldr	r3, [r7, #24]
 800956a:	2b00      	cmp	r3, #0
 800956c:	d1e5      	bne.n	800953a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	f003 0310 	and.w	r3, r3, #16
 8009578:	2b10      	cmp	r3, #16
 800957a:	d10a      	bne.n	8009592 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800957c:	2300      	movs	r3, #0
 800957e:	60fb      	str	r3, [r7, #12]
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	60fb      	str	r3, [r7, #12]
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	685b      	ldr	r3, [r3, #4]
 800958e:	60fb      	str	r3, [r7, #12]
 8009590:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009596:	4619      	mov	r1, r3
 8009598:	6878      	ldr	r0, [r7, #4]
 800959a:	f7ff fdd1 	bl	8009140 <HAL_UARTEx_RxEventCallback>
 800959e:	e002      	b.n	80095a6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80095a0:	6878      	ldr	r0, [r7, #4]
 80095a2:	f7f8 fa0d 	bl	80019c0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80095a6:	2300      	movs	r3, #0
 80095a8:	e002      	b.n	80095b0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80095aa:	2300      	movs	r3, #0
 80095ac:	e000      	b.n	80095b0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80095ae:	2302      	movs	r3, #2
  }
}
 80095b0:	4618      	mov	r0, r3
 80095b2:	3730      	adds	r7, #48	@ 0x30
 80095b4:	46bd      	mov	sp, r7
 80095b6:	bd80      	pop	{r7, pc}

080095b8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80095b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80095bc:	b0c0      	sub	sp, #256	@ 0x100
 80095be:	af00      	add	r7, sp, #0
 80095c0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80095c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	691b      	ldr	r3, [r3, #16]
 80095cc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80095d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095d4:	68d9      	ldr	r1, [r3, #12]
 80095d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095da:	681a      	ldr	r2, [r3, #0]
 80095dc:	ea40 0301 	orr.w	r3, r0, r1
 80095e0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80095e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095e6:	689a      	ldr	r2, [r3, #8]
 80095e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095ec:	691b      	ldr	r3, [r3, #16]
 80095ee:	431a      	orrs	r2, r3
 80095f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095f4:	695b      	ldr	r3, [r3, #20]
 80095f6:	431a      	orrs	r2, r3
 80095f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095fc:	69db      	ldr	r3, [r3, #28]
 80095fe:	4313      	orrs	r3, r2
 8009600:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009604:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	68db      	ldr	r3, [r3, #12]
 800960c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009610:	f021 010c 	bic.w	r1, r1, #12
 8009614:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009618:	681a      	ldr	r2, [r3, #0]
 800961a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800961e:	430b      	orrs	r3, r1
 8009620:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009622:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	695b      	ldr	r3, [r3, #20]
 800962a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800962e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009632:	6999      	ldr	r1, [r3, #24]
 8009634:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009638:	681a      	ldr	r2, [r3, #0]
 800963a:	ea40 0301 	orr.w	r3, r0, r1
 800963e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009640:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009644:	681a      	ldr	r2, [r3, #0]
 8009646:	4b8f      	ldr	r3, [pc, #572]	@ (8009884 <UART_SetConfig+0x2cc>)
 8009648:	429a      	cmp	r2, r3
 800964a:	d005      	beq.n	8009658 <UART_SetConfig+0xa0>
 800964c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009650:	681a      	ldr	r2, [r3, #0]
 8009652:	4b8d      	ldr	r3, [pc, #564]	@ (8009888 <UART_SetConfig+0x2d0>)
 8009654:	429a      	cmp	r2, r3
 8009656:	d104      	bne.n	8009662 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009658:	f7fd fa10 	bl	8006a7c <HAL_RCC_GetPCLK2Freq>
 800965c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009660:	e003      	b.n	800966a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009662:	f7fd f9f7 	bl	8006a54 <HAL_RCC_GetPCLK1Freq>
 8009666:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800966a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800966e:	69db      	ldr	r3, [r3, #28]
 8009670:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009674:	f040 810c 	bne.w	8009890 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009678:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800967c:	2200      	movs	r2, #0
 800967e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009682:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009686:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800968a:	4622      	mov	r2, r4
 800968c:	462b      	mov	r3, r5
 800968e:	1891      	adds	r1, r2, r2
 8009690:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009692:	415b      	adcs	r3, r3
 8009694:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009696:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800969a:	4621      	mov	r1, r4
 800969c:	eb12 0801 	adds.w	r8, r2, r1
 80096a0:	4629      	mov	r1, r5
 80096a2:	eb43 0901 	adc.w	r9, r3, r1
 80096a6:	f04f 0200 	mov.w	r2, #0
 80096aa:	f04f 0300 	mov.w	r3, #0
 80096ae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80096b2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80096b6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80096ba:	4690      	mov	r8, r2
 80096bc:	4699      	mov	r9, r3
 80096be:	4623      	mov	r3, r4
 80096c0:	eb18 0303 	adds.w	r3, r8, r3
 80096c4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80096c8:	462b      	mov	r3, r5
 80096ca:	eb49 0303 	adc.w	r3, r9, r3
 80096ce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80096d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096d6:	685b      	ldr	r3, [r3, #4]
 80096d8:	2200      	movs	r2, #0
 80096da:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80096de:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80096e2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80096e6:	460b      	mov	r3, r1
 80096e8:	18db      	adds	r3, r3, r3
 80096ea:	653b      	str	r3, [r7, #80]	@ 0x50
 80096ec:	4613      	mov	r3, r2
 80096ee:	eb42 0303 	adc.w	r3, r2, r3
 80096f2:	657b      	str	r3, [r7, #84]	@ 0x54
 80096f4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80096f8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80096fc:	f7f7 facc 	bl	8000c98 <__aeabi_uldivmod>
 8009700:	4602      	mov	r2, r0
 8009702:	460b      	mov	r3, r1
 8009704:	4b61      	ldr	r3, [pc, #388]	@ (800988c <UART_SetConfig+0x2d4>)
 8009706:	fba3 2302 	umull	r2, r3, r3, r2
 800970a:	095b      	lsrs	r3, r3, #5
 800970c:	011c      	lsls	r4, r3, #4
 800970e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009712:	2200      	movs	r2, #0
 8009714:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009718:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800971c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009720:	4642      	mov	r2, r8
 8009722:	464b      	mov	r3, r9
 8009724:	1891      	adds	r1, r2, r2
 8009726:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009728:	415b      	adcs	r3, r3
 800972a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800972c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009730:	4641      	mov	r1, r8
 8009732:	eb12 0a01 	adds.w	sl, r2, r1
 8009736:	4649      	mov	r1, r9
 8009738:	eb43 0b01 	adc.w	fp, r3, r1
 800973c:	f04f 0200 	mov.w	r2, #0
 8009740:	f04f 0300 	mov.w	r3, #0
 8009744:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009748:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800974c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009750:	4692      	mov	sl, r2
 8009752:	469b      	mov	fp, r3
 8009754:	4643      	mov	r3, r8
 8009756:	eb1a 0303 	adds.w	r3, sl, r3
 800975a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800975e:	464b      	mov	r3, r9
 8009760:	eb4b 0303 	adc.w	r3, fp, r3
 8009764:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009768:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800976c:	685b      	ldr	r3, [r3, #4]
 800976e:	2200      	movs	r2, #0
 8009770:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009774:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009778:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800977c:	460b      	mov	r3, r1
 800977e:	18db      	adds	r3, r3, r3
 8009780:	643b      	str	r3, [r7, #64]	@ 0x40
 8009782:	4613      	mov	r3, r2
 8009784:	eb42 0303 	adc.w	r3, r2, r3
 8009788:	647b      	str	r3, [r7, #68]	@ 0x44
 800978a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800978e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009792:	f7f7 fa81 	bl	8000c98 <__aeabi_uldivmod>
 8009796:	4602      	mov	r2, r0
 8009798:	460b      	mov	r3, r1
 800979a:	4611      	mov	r1, r2
 800979c:	4b3b      	ldr	r3, [pc, #236]	@ (800988c <UART_SetConfig+0x2d4>)
 800979e:	fba3 2301 	umull	r2, r3, r3, r1
 80097a2:	095b      	lsrs	r3, r3, #5
 80097a4:	2264      	movs	r2, #100	@ 0x64
 80097a6:	fb02 f303 	mul.w	r3, r2, r3
 80097aa:	1acb      	subs	r3, r1, r3
 80097ac:	00db      	lsls	r3, r3, #3
 80097ae:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80097b2:	4b36      	ldr	r3, [pc, #216]	@ (800988c <UART_SetConfig+0x2d4>)
 80097b4:	fba3 2302 	umull	r2, r3, r3, r2
 80097b8:	095b      	lsrs	r3, r3, #5
 80097ba:	005b      	lsls	r3, r3, #1
 80097bc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80097c0:	441c      	add	r4, r3
 80097c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80097c6:	2200      	movs	r2, #0
 80097c8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80097cc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80097d0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80097d4:	4642      	mov	r2, r8
 80097d6:	464b      	mov	r3, r9
 80097d8:	1891      	adds	r1, r2, r2
 80097da:	63b9      	str	r1, [r7, #56]	@ 0x38
 80097dc:	415b      	adcs	r3, r3
 80097de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80097e0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80097e4:	4641      	mov	r1, r8
 80097e6:	1851      	adds	r1, r2, r1
 80097e8:	6339      	str	r1, [r7, #48]	@ 0x30
 80097ea:	4649      	mov	r1, r9
 80097ec:	414b      	adcs	r3, r1
 80097ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80097f0:	f04f 0200 	mov.w	r2, #0
 80097f4:	f04f 0300 	mov.w	r3, #0
 80097f8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80097fc:	4659      	mov	r1, fp
 80097fe:	00cb      	lsls	r3, r1, #3
 8009800:	4651      	mov	r1, sl
 8009802:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009806:	4651      	mov	r1, sl
 8009808:	00ca      	lsls	r2, r1, #3
 800980a:	4610      	mov	r0, r2
 800980c:	4619      	mov	r1, r3
 800980e:	4603      	mov	r3, r0
 8009810:	4642      	mov	r2, r8
 8009812:	189b      	adds	r3, r3, r2
 8009814:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009818:	464b      	mov	r3, r9
 800981a:	460a      	mov	r2, r1
 800981c:	eb42 0303 	adc.w	r3, r2, r3
 8009820:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009824:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009828:	685b      	ldr	r3, [r3, #4]
 800982a:	2200      	movs	r2, #0
 800982c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009830:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009834:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009838:	460b      	mov	r3, r1
 800983a:	18db      	adds	r3, r3, r3
 800983c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800983e:	4613      	mov	r3, r2
 8009840:	eb42 0303 	adc.w	r3, r2, r3
 8009844:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009846:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800984a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800984e:	f7f7 fa23 	bl	8000c98 <__aeabi_uldivmod>
 8009852:	4602      	mov	r2, r0
 8009854:	460b      	mov	r3, r1
 8009856:	4b0d      	ldr	r3, [pc, #52]	@ (800988c <UART_SetConfig+0x2d4>)
 8009858:	fba3 1302 	umull	r1, r3, r3, r2
 800985c:	095b      	lsrs	r3, r3, #5
 800985e:	2164      	movs	r1, #100	@ 0x64
 8009860:	fb01 f303 	mul.w	r3, r1, r3
 8009864:	1ad3      	subs	r3, r2, r3
 8009866:	00db      	lsls	r3, r3, #3
 8009868:	3332      	adds	r3, #50	@ 0x32
 800986a:	4a08      	ldr	r2, [pc, #32]	@ (800988c <UART_SetConfig+0x2d4>)
 800986c:	fba2 2303 	umull	r2, r3, r2, r3
 8009870:	095b      	lsrs	r3, r3, #5
 8009872:	f003 0207 	and.w	r2, r3, #7
 8009876:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	4422      	add	r2, r4
 800987e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009880:	e106      	b.n	8009a90 <UART_SetConfig+0x4d8>
 8009882:	bf00      	nop
 8009884:	40011000 	.word	0x40011000
 8009888:	40011400 	.word	0x40011400
 800988c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009890:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009894:	2200      	movs	r2, #0
 8009896:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800989a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800989e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80098a2:	4642      	mov	r2, r8
 80098a4:	464b      	mov	r3, r9
 80098a6:	1891      	adds	r1, r2, r2
 80098a8:	6239      	str	r1, [r7, #32]
 80098aa:	415b      	adcs	r3, r3
 80098ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80098ae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80098b2:	4641      	mov	r1, r8
 80098b4:	1854      	adds	r4, r2, r1
 80098b6:	4649      	mov	r1, r9
 80098b8:	eb43 0501 	adc.w	r5, r3, r1
 80098bc:	f04f 0200 	mov.w	r2, #0
 80098c0:	f04f 0300 	mov.w	r3, #0
 80098c4:	00eb      	lsls	r3, r5, #3
 80098c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80098ca:	00e2      	lsls	r2, r4, #3
 80098cc:	4614      	mov	r4, r2
 80098ce:	461d      	mov	r5, r3
 80098d0:	4643      	mov	r3, r8
 80098d2:	18e3      	adds	r3, r4, r3
 80098d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80098d8:	464b      	mov	r3, r9
 80098da:	eb45 0303 	adc.w	r3, r5, r3
 80098de:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80098e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098e6:	685b      	ldr	r3, [r3, #4]
 80098e8:	2200      	movs	r2, #0
 80098ea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80098ee:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80098f2:	f04f 0200 	mov.w	r2, #0
 80098f6:	f04f 0300 	mov.w	r3, #0
 80098fa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80098fe:	4629      	mov	r1, r5
 8009900:	008b      	lsls	r3, r1, #2
 8009902:	4621      	mov	r1, r4
 8009904:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009908:	4621      	mov	r1, r4
 800990a:	008a      	lsls	r2, r1, #2
 800990c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009910:	f7f7 f9c2 	bl	8000c98 <__aeabi_uldivmod>
 8009914:	4602      	mov	r2, r0
 8009916:	460b      	mov	r3, r1
 8009918:	4b60      	ldr	r3, [pc, #384]	@ (8009a9c <UART_SetConfig+0x4e4>)
 800991a:	fba3 2302 	umull	r2, r3, r3, r2
 800991e:	095b      	lsrs	r3, r3, #5
 8009920:	011c      	lsls	r4, r3, #4
 8009922:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009926:	2200      	movs	r2, #0
 8009928:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800992c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009930:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009934:	4642      	mov	r2, r8
 8009936:	464b      	mov	r3, r9
 8009938:	1891      	adds	r1, r2, r2
 800993a:	61b9      	str	r1, [r7, #24]
 800993c:	415b      	adcs	r3, r3
 800993e:	61fb      	str	r3, [r7, #28]
 8009940:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009944:	4641      	mov	r1, r8
 8009946:	1851      	adds	r1, r2, r1
 8009948:	6139      	str	r1, [r7, #16]
 800994a:	4649      	mov	r1, r9
 800994c:	414b      	adcs	r3, r1
 800994e:	617b      	str	r3, [r7, #20]
 8009950:	f04f 0200 	mov.w	r2, #0
 8009954:	f04f 0300 	mov.w	r3, #0
 8009958:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800995c:	4659      	mov	r1, fp
 800995e:	00cb      	lsls	r3, r1, #3
 8009960:	4651      	mov	r1, sl
 8009962:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009966:	4651      	mov	r1, sl
 8009968:	00ca      	lsls	r2, r1, #3
 800996a:	4610      	mov	r0, r2
 800996c:	4619      	mov	r1, r3
 800996e:	4603      	mov	r3, r0
 8009970:	4642      	mov	r2, r8
 8009972:	189b      	adds	r3, r3, r2
 8009974:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009978:	464b      	mov	r3, r9
 800997a:	460a      	mov	r2, r1
 800997c:	eb42 0303 	adc.w	r3, r2, r3
 8009980:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009984:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009988:	685b      	ldr	r3, [r3, #4]
 800998a:	2200      	movs	r2, #0
 800998c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800998e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009990:	f04f 0200 	mov.w	r2, #0
 8009994:	f04f 0300 	mov.w	r3, #0
 8009998:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800999c:	4649      	mov	r1, r9
 800999e:	008b      	lsls	r3, r1, #2
 80099a0:	4641      	mov	r1, r8
 80099a2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80099a6:	4641      	mov	r1, r8
 80099a8:	008a      	lsls	r2, r1, #2
 80099aa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80099ae:	f7f7 f973 	bl	8000c98 <__aeabi_uldivmod>
 80099b2:	4602      	mov	r2, r0
 80099b4:	460b      	mov	r3, r1
 80099b6:	4611      	mov	r1, r2
 80099b8:	4b38      	ldr	r3, [pc, #224]	@ (8009a9c <UART_SetConfig+0x4e4>)
 80099ba:	fba3 2301 	umull	r2, r3, r3, r1
 80099be:	095b      	lsrs	r3, r3, #5
 80099c0:	2264      	movs	r2, #100	@ 0x64
 80099c2:	fb02 f303 	mul.w	r3, r2, r3
 80099c6:	1acb      	subs	r3, r1, r3
 80099c8:	011b      	lsls	r3, r3, #4
 80099ca:	3332      	adds	r3, #50	@ 0x32
 80099cc:	4a33      	ldr	r2, [pc, #204]	@ (8009a9c <UART_SetConfig+0x4e4>)
 80099ce:	fba2 2303 	umull	r2, r3, r2, r3
 80099d2:	095b      	lsrs	r3, r3, #5
 80099d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80099d8:	441c      	add	r4, r3
 80099da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80099de:	2200      	movs	r2, #0
 80099e0:	673b      	str	r3, [r7, #112]	@ 0x70
 80099e2:	677a      	str	r2, [r7, #116]	@ 0x74
 80099e4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80099e8:	4642      	mov	r2, r8
 80099ea:	464b      	mov	r3, r9
 80099ec:	1891      	adds	r1, r2, r2
 80099ee:	60b9      	str	r1, [r7, #8]
 80099f0:	415b      	adcs	r3, r3
 80099f2:	60fb      	str	r3, [r7, #12]
 80099f4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80099f8:	4641      	mov	r1, r8
 80099fa:	1851      	adds	r1, r2, r1
 80099fc:	6039      	str	r1, [r7, #0]
 80099fe:	4649      	mov	r1, r9
 8009a00:	414b      	adcs	r3, r1
 8009a02:	607b      	str	r3, [r7, #4]
 8009a04:	f04f 0200 	mov.w	r2, #0
 8009a08:	f04f 0300 	mov.w	r3, #0
 8009a0c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009a10:	4659      	mov	r1, fp
 8009a12:	00cb      	lsls	r3, r1, #3
 8009a14:	4651      	mov	r1, sl
 8009a16:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009a1a:	4651      	mov	r1, sl
 8009a1c:	00ca      	lsls	r2, r1, #3
 8009a1e:	4610      	mov	r0, r2
 8009a20:	4619      	mov	r1, r3
 8009a22:	4603      	mov	r3, r0
 8009a24:	4642      	mov	r2, r8
 8009a26:	189b      	adds	r3, r3, r2
 8009a28:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009a2a:	464b      	mov	r3, r9
 8009a2c:	460a      	mov	r2, r1
 8009a2e:	eb42 0303 	adc.w	r3, r2, r3
 8009a32:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009a34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a38:	685b      	ldr	r3, [r3, #4]
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	663b      	str	r3, [r7, #96]	@ 0x60
 8009a3e:	667a      	str	r2, [r7, #100]	@ 0x64
 8009a40:	f04f 0200 	mov.w	r2, #0
 8009a44:	f04f 0300 	mov.w	r3, #0
 8009a48:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009a4c:	4649      	mov	r1, r9
 8009a4e:	008b      	lsls	r3, r1, #2
 8009a50:	4641      	mov	r1, r8
 8009a52:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009a56:	4641      	mov	r1, r8
 8009a58:	008a      	lsls	r2, r1, #2
 8009a5a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009a5e:	f7f7 f91b 	bl	8000c98 <__aeabi_uldivmod>
 8009a62:	4602      	mov	r2, r0
 8009a64:	460b      	mov	r3, r1
 8009a66:	4b0d      	ldr	r3, [pc, #52]	@ (8009a9c <UART_SetConfig+0x4e4>)
 8009a68:	fba3 1302 	umull	r1, r3, r3, r2
 8009a6c:	095b      	lsrs	r3, r3, #5
 8009a6e:	2164      	movs	r1, #100	@ 0x64
 8009a70:	fb01 f303 	mul.w	r3, r1, r3
 8009a74:	1ad3      	subs	r3, r2, r3
 8009a76:	011b      	lsls	r3, r3, #4
 8009a78:	3332      	adds	r3, #50	@ 0x32
 8009a7a:	4a08      	ldr	r2, [pc, #32]	@ (8009a9c <UART_SetConfig+0x4e4>)
 8009a7c:	fba2 2303 	umull	r2, r3, r2, r3
 8009a80:	095b      	lsrs	r3, r3, #5
 8009a82:	f003 020f 	and.w	r2, r3, #15
 8009a86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	4422      	add	r2, r4
 8009a8e:	609a      	str	r2, [r3, #8]
}
 8009a90:	bf00      	nop
 8009a92:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009a96:	46bd      	mov	sp, r7
 8009a98:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009a9c:	51eb851f 	.word	0x51eb851f

08009aa0 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8009aa0:	b084      	sub	sp, #16
 8009aa2:	b480      	push	{r7}
 8009aa4:	b085      	sub	sp, #20
 8009aa6:	af00      	add	r7, sp, #0
 8009aa8:	6078      	str	r0, [r7, #4]
 8009aaa:	f107 001c 	add.w	r0, r7, #28
 8009aae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8009ab6:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8009ab8:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8009aba:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8009abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 8009abe:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8009ac0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 8009ac2:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8009ac4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 8009ac6:	431a      	orrs	r2, r3
             Init.ClockDiv
 8009ac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 8009aca:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8009acc:	68fa      	ldr	r2, [r7, #12]
 8009ace:	4313      	orrs	r3, r2
 8009ad0:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	685b      	ldr	r3, [r3, #4]
 8009ad6:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 8009ada:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009ade:	68fa      	ldr	r2, [r7, #12]
 8009ae0:	431a      	orrs	r2, r3
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8009ae6:	2300      	movs	r3, #0
}
 8009ae8:	4618      	mov	r0, r3
 8009aea:	3714      	adds	r7, #20
 8009aec:	46bd      	mov	sp, r7
 8009aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af2:	b004      	add	sp, #16
 8009af4:	4770      	bx	lr

08009af6 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8009af6:	b480      	push	{r7}
 8009af8:	b083      	sub	sp, #12
 8009afa:	af00      	add	r7, sp, #0
 8009afc:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8009b04:	4618      	mov	r0, r3
 8009b06:	370c      	adds	r7, #12
 8009b08:	46bd      	mov	sp, r7
 8009b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b0e:	4770      	bx	lr

08009b10 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8009b10:	b480      	push	{r7}
 8009b12:	b083      	sub	sp, #12
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
 8009b18:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8009b1a:	683b      	ldr	r3, [r7, #0]
 8009b1c:	681a      	ldr	r2, [r3, #0]
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8009b24:	2300      	movs	r3, #0
}
 8009b26:	4618      	mov	r0, r3
 8009b28:	370c      	adds	r7, #12
 8009b2a:	46bd      	mov	sp, r7
 8009b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b30:	4770      	bx	lr

08009b32 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8009b32:	b480      	push	{r7}
 8009b34:	b083      	sub	sp, #12
 8009b36:	af00      	add	r7, sp, #0
 8009b38:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	2203      	movs	r2, #3
 8009b3e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8009b40:	2300      	movs	r3, #0
}
 8009b42:	4618      	mov	r0, r3
 8009b44:	370c      	adds	r7, #12
 8009b46:	46bd      	mov	sp, r7
 8009b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b4c:	4770      	bx	lr

08009b4e <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8009b4e:	b480      	push	{r7}
 8009b50:	b083      	sub	sp, #12
 8009b52:	af00      	add	r7, sp, #0
 8009b54:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	f003 0303 	and.w	r3, r3, #3
}
 8009b5e:	4618      	mov	r0, r3
 8009b60:	370c      	adds	r7, #12
 8009b62:	46bd      	mov	sp, r7
 8009b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b68:	4770      	bx	lr

08009b6a <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8009b6a:	b480      	push	{r7}
 8009b6c:	b085      	sub	sp, #20
 8009b6e:	af00      	add	r7, sp, #0
 8009b70:	6078      	str	r0, [r7, #4]
 8009b72:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009b74:	2300      	movs	r3, #0
 8009b76:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8009b78:	683b      	ldr	r3, [r7, #0]
 8009b7a:	681a      	ldr	r2, [r3, #0]
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009b80:	683b      	ldr	r3, [r7, #0]
 8009b82:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8009b84:	683b      	ldr	r3, [r7, #0]
 8009b86:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009b88:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8009b8a:	683b      	ldr	r3, [r7, #0]
 8009b8c:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8009b8e:	431a      	orrs	r2, r3
                       Command->CPSM);
 8009b90:	683b      	ldr	r3, [r7, #0]
 8009b92:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8009b94:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009b96:	68fa      	ldr	r2, [r7, #12]
 8009b98:	4313      	orrs	r3, r2
 8009b9a:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	68db      	ldr	r3, [r3, #12]
 8009ba0:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8009ba4:	f023 030f 	bic.w	r3, r3, #15
 8009ba8:	68fa      	ldr	r2, [r7, #12]
 8009baa:	431a      	orrs	r2, r3
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8009bb0:	2300      	movs	r3, #0
}
 8009bb2:	4618      	mov	r0, r3
 8009bb4:	3714      	adds	r7, #20
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bbc:	4770      	bx	lr

08009bbe <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8009bbe:	b480      	push	{r7}
 8009bc0:	b083      	sub	sp, #12
 8009bc2:	af00      	add	r7, sp, #0
 8009bc4:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	691b      	ldr	r3, [r3, #16]
 8009bca:	b2db      	uxtb	r3, r3
}
 8009bcc:	4618      	mov	r0, r3
 8009bce:	370c      	adds	r7, #12
 8009bd0:	46bd      	mov	sp, r7
 8009bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bd6:	4770      	bx	lr

08009bd8 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8009bd8:	b480      	push	{r7}
 8009bda:	b085      	sub	sp, #20
 8009bdc:	af00      	add	r7, sp, #0
 8009bde:	6078      	str	r0, [r7, #4]
 8009be0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	3314      	adds	r3, #20
 8009be6:	461a      	mov	r2, r3
 8009be8:	683b      	ldr	r3, [r7, #0]
 8009bea:	4413      	add	r3, r2
 8009bec:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	681b      	ldr	r3, [r3, #0]
}  
 8009bf2:	4618      	mov	r0, r3
 8009bf4:	3714      	adds	r7, #20
 8009bf6:	46bd      	mov	sp, r7
 8009bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bfc:	4770      	bx	lr

08009bfe <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8009bfe:	b480      	push	{r7}
 8009c00:	b085      	sub	sp, #20
 8009c02:	af00      	add	r7, sp, #0
 8009c04:	6078      	str	r0, [r7, #4]
 8009c06:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009c08:	2300      	movs	r3, #0
 8009c0a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8009c0c:	683b      	ldr	r3, [r7, #0]
 8009c0e:	681a      	ldr	r2, [r3, #0]
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8009c14:	683b      	ldr	r3, [r7, #0]
 8009c16:	685a      	ldr	r2, [r3, #4]
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009c1c:	683b      	ldr	r3, [r7, #0]
 8009c1e:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8009c20:	683b      	ldr	r3, [r7, #0]
 8009c22:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009c24:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8009c26:	683b      	ldr	r3, [r7, #0]
 8009c28:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8009c2a:	431a      	orrs	r2, r3
                       Data->DPSM);
 8009c2c:	683b      	ldr	r3, [r7, #0]
 8009c2e:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8009c30:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009c32:	68fa      	ldr	r2, [r7, #12]
 8009c34:	4313      	orrs	r3, r2
 8009c36:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c3c:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	431a      	orrs	r2, r3
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8009c48:	2300      	movs	r3, #0

}
 8009c4a:	4618      	mov	r0, r3
 8009c4c:	3714      	adds	r7, #20
 8009c4e:	46bd      	mov	sp, r7
 8009c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c54:	4770      	bx	lr

08009c56 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8009c56:	b580      	push	{r7, lr}
 8009c58:	b088      	sub	sp, #32
 8009c5a:	af00      	add	r7, sp, #0
 8009c5c:	6078      	str	r0, [r7, #4]
 8009c5e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8009c60:	683b      	ldr	r3, [r7, #0]
 8009c62:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8009c64:	2310      	movs	r3, #16
 8009c66:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009c68:	2340      	movs	r3, #64	@ 0x40
 8009c6a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009c6c:	2300      	movs	r3, #0
 8009c6e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009c70:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009c74:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009c76:	f107 0308 	add.w	r3, r7, #8
 8009c7a:	4619      	mov	r1, r3
 8009c7c:	6878      	ldr	r0, [r7, #4]
 8009c7e:	f7ff ff74 	bl	8009b6a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8009c82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009c86:	2110      	movs	r1, #16
 8009c88:	6878      	ldr	r0, [r7, #4]
 8009c8a:	f000 fa19 	bl	800a0c0 <SDMMC_GetCmdResp1>
 8009c8e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009c90:	69fb      	ldr	r3, [r7, #28]
}
 8009c92:	4618      	mov	r0, r3
 8009c94:	3720      	adds	r7, #32
 8009c96:	46bd      	mov	sp, r7
 8009c98:	bd80      	pop	{r7, pc}

08009c9a <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8009c9a:	b580      	push	{r7, lr}
 8009c9c:	b088      	sub	sp, #32
 8009c9e:	af00      	add	r7, sp, #0
 8009ca0:	6078      	str	r0, [r7, #4]
 8009ca2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8009ca4:	683b      	ldr	r3, [r7, #0]
 8009ca6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8009ca8:	2311      	movs	r3, #17
 8009caa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009cac:	2340      	movs	r3, #64	@ 0x40
 8009cae:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009cb0:	2300      	movs	r3, #0
 8009cb2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009cb4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009cb8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009cba:	f107 0308 	add.w	r3, r7, #8
 8009cbe:	4619      	mov	r1, r3
 8009cc0:	6878      	ldr	r0, [r7, #4]
 8009cc2:	f7ff ff52 	bl	8009b6a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8009cc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009cca:	2111      	movs	r1, #17
 8009ccc:	6878      	ldr	r0, [r7, #4]
 8009cce:	f000 f9f7 	bl	800a0c0 <SDMMC_GetCmdResp1>
 8009cd2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009cd4:	69fb      	ldr	r3, [r7, #28]
}
 8009cd6:	4618      	mov	r0, r3
 8009cd8:	3720      	adds	r7, #32
 8009cda:	46bd      	mov	sp, r7
 8009cdc:	bd80      	pop	{r7, pc}

08009cde <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8009cde:	b580      	push	{r7, lr}
 8009ce0:	b088      	sub	sp, #32
 8009ce2:	af00      	add	r7, sp, #0
 8009ce4:	6078      	str	r0, [r7, #4]
 8009ce6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8009ce8:	683b      	ldr	r3, [r7, #0]
 8009cea:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8009cec:	2312      	movs	r3, #18
 8009cee:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009cf0:	2340      	movs	r3, #64	@ 0x40
 8009cf2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009cf8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009cfc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009cfe:	f107 0308 	add.w	r3, r7, #8
 8009d02:	4619      	mov	r1, r3
 8009d04:	6878      	ldr	r0, [r7, #4]
 8009d06:	f7ff ff30 	bl	8009b6a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8009d0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009d0e:	2112      	movs	r1, #18
 8009d10:	6878      	ldr	r0, [r7, #4]
 8009d12:	f000 f9d5 	bl	800a0c0 <SDMMC_GetCmdResp1>
 8009d16:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009d18:	69fb      	ldr	r3, [r7, #28]
}
 8009d1a:	4618      	mov	r0, r3
 8009d1c:	3720      	adds	r7, #32
 8009d1e:	46bd      	mov	sp, r7
 8009d20:	bd80      	pop	{r7, pc}

08009d22 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8009d22:	b580      	push	{r7, lr}
 8009d24:	b088      	sub	sp, #32
 8009d26:	af00      	add	r7, sp, #0
 8009d28:	6078      	str	r0, [r7, #4]
 8009d2a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009d2c:	683b      	ldr	r3, [r7, #0]
 8009d2e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8009d30:	2318      	movs	r3, #24
 8009d32:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009d34:	2340      	movs	r3, #64	@ 0x40
 8009d36:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009d38:	2300      	movs	r3, #0
 8009d3a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009d3c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009d40:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009d42:	f107 0308 	add.w	r3, r7, #8
 8009d46:	4619      	mov	r1, r3
 8009d48:	6878      	ldr	r0, [r7, #4]
 8009d4a:	f7ff ff0e 	bl	8009b6a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8009d4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009d52:	2118      	movs	r1, #24
 8009d54:	6878      	ldr	r0, [r7, #4]
 8009d56:	f000 f9b3 	bl	800a0c0 <SDMMC_GetCmdResp1>
 8009d5a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009d5c:	69fb      	ldr	r3, [r7, #28]
}
 8009d5e:	4618      	mov	r0, r3
 8009d60:	3720      	adds	r7, #32
 8009d62:	46bd      	mov	sp, r7
 8009d64:	bd80      	pop	{r7, pc}

08009d66 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8009d66:	b580      	push	{r7, lr}
 8009d68:	b088      	sub	sp, #32
 8009d6a:	af00      	add	r7, sp, #0
 8009d6c:	6078      	str	r0, [r7, #4]
 8009d6e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009d70:	683b      	ldr	r3, [r7, #0]
 8009d72:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8009d74:	2319      	movs	r3, #25
 8009d76:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009d78:	2340      	movs	r3, #64	@ 0x40
 8009d7a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009d7c:	2300      	movs	r3, #0
 8009d7e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009d80:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009d84:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009d86:	f107 0308 	add.w	r3, r7, #8
 8009d8a:	4619      	mov	r1, r3
 8009d8c:	6878      	ldr	r0, [r7, #4]
 8009d8e:	f7ff feec 	bl	8009b6a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8009d92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009d96:	2119      	movs	r1, #25
 8009d98:	6878      	ldr	r0, [r7, #4]
 8009d9a:	f000 f991 	bl	800a0c0 <SDMMC_GetCmdResp1>
 8009d9e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009da0:	69fb      	ldr	r3, [r7, #28]
}
 8009da2:	4618      	mov	r0, r3
 8009da4:	3720      	adds	r7, #32
 8009da6:	46bd      	mov	sp, r7
 8009da8:	bd80      	pop	{r7, pc}
	...

08009dac <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8009dac:	b580      	push	{r7, lr}
 8009dae:	b088      	sub	sp, #32
 8009db0:	af00      	add	r7, sp, #0
 8009db2:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8009db4:	2300      	movs	r3, #0
 8009db6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8009db8:	230c      	movs	r3, #12
 8009dba:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009dbc:	2340      	movs	r3, #64	@ 0x40
 8009dbe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009dc4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009dc8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009dca:	f107 0308 	add.w	r3, r7, #8
 8009dce:	4619      	mov	r1, r3
 8009dd0:	6878      	ldr	r0, [r7, #4]
 8009dd2:	f7ff feca 	bl	8009b6a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8009dd6:	4a05      	ldr	r2, [pc, #20]	@ (8009dec <SDMMC_CmdStopTransfer+0x40>)
 8009dd8:	210c      	movs	r1, #12
 8009dda:	6878      	ldr	r0, [r7, #4]
 8009ddc:	f000 f970 	bl	800a0c0 <SDMMC_GetCmdResp1>
 8009de0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009de2:	69fb      	ldr	r3, [r7, #28]
}
 8009de4:	4618      	mov	r0, r3
 8009de6:	3720      	adds	r7, #32
 8009de8:	46bd      	mov	sp, r7
 8009dea:	bd80      	pop	{r7, pc}
 8009dec:	05f5e100 	.word	0x05f5e100

08009df0 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8009df0:	b580      	push	{r7, lr}
 8009df2:	b08a      	sub	sp, #40	@ 0x28
 8009df4:	af00      	add	r7, sp, #0
 8009df6:	60f8      	str	r0, [r7, #12]
 8009df8:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8009dfc:	683b      	ldr	r3, [r7, #0]
 8009dfe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8009e00:	2307      	movs	r3, #7
 8009e02:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009e04:	2340      	movs	r3, #64	@ 0x40
 8009e06:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009e08:	2300      	movs	r3, #0
 8009e0a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009e0c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009e10:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009e12:	f107 0310 	add.w	r3, r7, #16
 8009e16:	4619      	mov	r1, r3
 8009e18:	68f8      	ldr	r0, [r7, #12]
 8009e1a:	f7ff fea6 	bl	8009b6a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8009e1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009e22:	2107      	movs	r1, #7
 8009e24:	68f8      	ldr	r0, [r7, #12]
 8009e26:	f000 f94b 	bl	800a0c0 <SDMMC_GetCmdResp1>
 8009e2a:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8009e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009e2e:	4618      	mov	r0, r3
 8009e30:	3728      	adds	r7, #40	@ 0x28
 8009e32:	46bd      	mov	sp, r7
 8009e34:	bd80      	pop	{r7, pc}

08009e36 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8009e36:	b580      	push	{r7, lr}
 8009e38:	b088      	sub	sp, #32
 8009e3a:	af00      	add	r7, sp, #0
 8009e3c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8009e3e:	2300      	movs	r3, #0
 8009e40:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8009e42:	2300      	movs	r3, #0
 8009e44:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8009e46:	2300      	movs	r3, #0
 8009e48:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009e4e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009e52:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009e54:	f107 0308 	add.w	r3, r7, #8
 8009e58:	4619      	mov	r1, r3
 8009e5a:	6878      	ldr	r0, [r7, #4]
 8009e5c:	f7ff fe85 	bl	8009b6a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8009e60:	6878      	ldr	r0, [r7, #4]
 8009e62:	f000 fb65 	bl	800a530 <SDMMC_GetCmdError>
 8009e66:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009e68:	69fb      	ldr	r3, [r7, #28]
}
 8009e6a:	4618      	mov	r0, r3
 8009e6c:	3720      	adds	r7, #32
 8009e6e:	46bd      	mov	sp, r7
 8009e70:	bd80      	pop	{r7, pc}

08009e72 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8009e72:	b580      	push	{r7, lr}
 8009e74:	b088      	sub	sp, #32
 8009e76:	af00      	add	r7, sp, #0
 8009e78:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8009e7a:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8009e7e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8009e80:	2308      	movs	r3, #8
 8009e82:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009e84:	2340      	movs	r3, #64	@ 0x40
 8009e86:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009e88:	2300      	movs	r3, #0
 8009e8a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009e8c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009e90:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009e92:	f107 0308 	add.w	r3, r7, #8
 8009e96:	4619      	mov	r1, r3
 8009e98:	6878      	ldr	r0, [r7, #4]
 8009e9a:	f7ff fe66 	bl	8009b6a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8009e9e:	6878      	ldr	r0, [r7, #4]
 8009ea0:	f000 faf8 	bl	800a494 <SDMMC_GetCmdResp7>
 8009ea4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009ea6:	69fb      	ldr	r3, [r7, #28]
}
 8009ea8:	4618      	mov	r0, r3
 8009eaa:	3720      	adds	r7, #32
 8009eac:	46bd      	mov	sp, r7
 8009eae:	bd80      	pop	{r7, pc}

08009eb0 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	b088      	sub	sp, #32
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	6078      	str	r0, [r7, #4]
 8009eb8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8009eba:	683b      	ldr	r3, [r7, #0]
 8009ebc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8009ebe:	2337      	movs	r3, #55	@ 0x37
 8009ec0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009ec2:	2340      	movs	r3, #64	@ 0x40
 8009ec4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009ec6:	2300      	movs	r3, #0
 8009ec8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009eca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009ece:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009ed0:	f107 0308 	add.w	r3, r7, #8
 8009ed4:	4619      	mov	r1, r3
 8009ed6:	6878      	ldr	r0, [r7, #4]
 8009ed8:	f7ff fe47 	bl	8009b6a <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8009edc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009ee0:	2137      	movs	r1, #55	@ 0x37
 8009ee2:	6878      	ldr	r0, [r7, #4]
 8009ee4:	f000 f8ec 	bl	800a0c0 <SDMMC_GetCmdResp1>
 8009ee8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009eea:	69fb      	ldr	r3, [r7, #28]
}
 8009eec:	4618      	mov	r0, r3
 8009eee:	3720      	adds	r7, #32
 8009ef0:	46bd      	mov	sp, r7
 8009ef2:	bd80      	pop	{r7, pc}

08009ef4 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009ef4:	b580      	push	{r7, lr}
 8009ef6:	b088      	sub	sp, #32
 8009ef8:	af00      	add	r7, sp, #0
 8009efa:	6078      	str	r0, [r7, #4]
 8009efc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8009efe:	683b      	ldr	r3, [r7, #0]
 8009f00:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009f04:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009f08:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8009f0a:	2329      	movs	r3, #41	@ 0x29
 8009f0c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009f0e:	2340      	movs	r3, #64	@ 0x40
 8009f10:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009f12:	2300      	movs	r3, #0
 8009f14:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009f16:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009f1a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009f1c:	f107 0308 	add.w	r3, r7, #8
 8009f20:	4619      	mov	r1, r3
 8009f22:	6878      	ldr	r0, [r7, #4]
 8009f24:	f7ff fe21 	bl	8009b6a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8009f28:	6878      	ldr	r0, [r7, #4]
 8009f2a:	f000 f9ff 	bl	800a32c <SDMMC_GetCmdResp3>
 8009f2e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009f30:	69fb      	ldr	r3, [r7, #28]
}
 8009f32:	4618      	mov	r0, r3
 8009f34:	3720      	adds	r7, #32
 8009f36:	46bd      	mov	sp, r7
 8009f38:	bd80      	pop	{r7, pc}

08009f3a <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8009f3a:	b580      	push	{r7, lr}
 8009f3c:	b088      	sub	sp, #32
 8009f3e:	af00      	add	r7, sp, #0
 8009f40:	6078      	str	r0, [r7, #4]
 8009f42:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8009f44:	683b      	ldr	r3, [r7, #0]
 8009f46:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8009f48:	2306      	movs	r3, #6
 8009f4a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009f4c:	2340      	movs	r3, #64	@ 0x40
 8009f4e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009f50:	2300      	movs	r3, #0
 8009f52:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009f54:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009f58:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009f5a:	f107 0308 	add.w	r3, r7, #8
 8009f5e:	4619      	mov	r1, r3
 8009f60:	6878      	ldr	r0, [r7, #4]
 8009f62:	f7ff fe02 	bl	8009b6a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8009f66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009f6a:	2106      	movs	r1, #6
 8009f6c:	6878      	ldr	r0, [r7, #4]
 8009f6e:	f000 f8a7 	bl	800a0c0 <SDMMC_GetCmdResp1>
 8009f72:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009f74:	69fb      	ldr	r3, [r7, #28]
}
 8009f76:	4618      	mov	r0, r3
 8009f78:	3720      	adds	r7, #32
 8009f7a:	46bd      	mov	sp, r7
 8009f7c:	bd80      	pop	{r7, pc}

08009f7e <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8009f7e:	b580      	push	{r7, lr}
 8009f80:	b088      	sub	sp, #32
 8009f82:	af00      	add	r7, sp, #0
 8009f84:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8009f86:	2300      	movs	r3, #0
 8009f88:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8009f8a:	2333      	movs	r3, #51	@ 0x33
 8009f8c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009f8e:	2340      	movs	r3, #64	@ 0x40
 8009f90:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009f92:	2300      	movs	r3, #0
 8009f94:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009f96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009f9a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009f9c:	f107 0308 	add.w	r3, r7, #8
 8009fa0:	4619      	mov	r1, r3
 8009fa2:	6878      	ldr	r0, [r7, #4]
 8009fa4:	f7ff fde1 	bl	8009b6a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8009fa8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009fac:	2133      	movs	r1, #51	@ 0x33
 8009fae:	6878      	ldr	r0, [r7, #4]
 8009fb0:	f000 f886 	bl	800a0c0 <SDMMC_GetCmdResp1>
 8009fb4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009fb6:	69fb      	ldr	r3, [r7, #28]
}
 8009fb8:	4618      	mov	r0, r3
 8009fba:	3720      	adds	r7, #32
 8009fbc:	46bd      	mov	sp, r7
 8009fbe:	bd80      	pop	{r7, pc}

08009fc0 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8009fc0:	b580      	push	{r7, lr}
 8009fc2:	b088      	sub	sp, #32
 8009fc4:	af00      	add	r7, sp, #0
 8009fc6:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8009fc8:	2300      	movs	r3, #0
 8009fca:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8009fcc:	2302      	movs	r3, #2
 8009fce:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8009fd0:	23c0      	movs	r3, #192	@ 0xc0
 8009fd2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009fd4:	2300      	movs	r3, #0
 8009fd6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009fd8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009fdc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009fde:	f107 0308 	add.w	r3, r7, #8
 8009fe2:	4619      	mov	r1, r3
 8009fe4:	6878      	ldr	r0, [r7, #4]
 8009fe6:	f7ff fdc0 	bl	8009b6a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8009fea:	6878      	ldr	r0, [r7, #4]
 8009fec:	f000 f956 	bl	800a29c <SDMMC_GetCmdResp2>
 8009ff0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009ff2:	69fb      	ldr	r3, [r7, #28]
}
 8009ff4:	4618      	mov	r0, r3
 8009ff6:	3720      	adds	r7, #32
 8009ff8:	46bd      	mov	sp, r7
 8009ffa:	bd80      	pop	{r7, pc}

08009ffc <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	b088      	sub	sp, #32
 800a000:	af00      	add	r7, sp, #0
 800a002:	6078      	str	r0, [r7, #4]
 800a004:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800a006:	683b      	ldr	r3, [r7, #0]
 800a008:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800a00a:	2309      	movs	r3, #9
 800a00c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800a00e:	23c0      	movs	r3, #192	@ 0xc0
 800a010:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a012:	2300      	movs	r3, #0
 800a014:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a016:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a01a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a01c:	f107 0308 	add.w	r3, r7, #8
 800a020:	4619      	mov	r1, r3
 800a022:	6878      	ldr	r0, [r7, #4]
 800a024:	f7ff fda1 	bl	8009b6a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800a028:	6878      	ldr	r0, [r7, #4]
 800a02a:	f000 f937 	bl	800a29c <SDMMC_GetCmdResp2>
 800a02e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a030:	69fb      	ldr	r3, [r7, #28]
}
 800a032:	4618      	mov	r0, r3
 800a034:	3720      	adds	r7, #32
 800a036:	46bd      	mov	sp, r7
 800a038:	bd80      	pop	{r7, pc}

0800a03a <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800a03a:	b580      	push	{r7, lr}
 800a03c:	b088      	sub	sp, #32
 800a03e:	af00      	add	r7, sp, #0
 800a040:	6078      	str	r0, [r7, #4]
 800a042:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800a044:	2300      	movs	r3, #0
 800a046:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800a048:	2303      	movs	r3, #3
 800a04a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a04c:	2340      	movs	r3, #64	@ 0x40
 800a04e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a050:	2300      	movs	r3, #0
 800a052:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a054:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a058:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a05a:	f107 0308 	add.w	r3, r7, #8
 800a05e:	4619      	mov	r1, r3
 800a060:	6878      	ldr	r0, [r7, #4]
 800a062:	f7ff fd82 	bl	8009b6a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800a066:	683a      	ldr	r2, [r7, #0]
 800a068:	2103      	movs	r1, #3
 800a06a:	6878      	ldr	r0, [r7, #4]
 800a06c:	f000 f99c 	bl	800a3a8 <SDMMC_GetCmdResp6>
 800a070:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a072:	69fb      	ldr	r3, [r7, #28]
}
 800a074:	4618      	mov	r0, r3
 800a076:	3720      	adds	r7, #32
 800a078:	46bd      	mov	sp, r7
 800a07a:	bd80      	pop	{r7, pc}

0800a07c <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a07c:	b580      	push	{r7, lr}
 800a07e:	b088      	sub	sp, #32
 800a080:	af00      	add	r7, sp, #0
 800a082:	6078      	str	r0, [r7, #4]
 800a084:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800a086:	683b      	ldr	r3, [r7, #0]
 800a088:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800a08a:	230d      	movs	r3, #13
 800a08c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a08e:	2340      	movs	r3, #64	@ 0x40
 800a090:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a092:	2300      	movs	r3, #0
 800a094:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a096:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a09a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a09c:	f107 0308 	add.w	r3, r7, #8
 800a0a0:	4619      	mov	r1, r3
 800a0a2:	6878      	ldr	r0, [r7, #4]
 800a0a4:	f7ff fd61 	bl	8009b6a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800a0a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a0ac:	210d      	movs	r1, #13
 800a0ae:	6878      	ldr	r0, [r7, #4]
 800a0b0:	f000 f806 	bl	800a0c0 <SDMMC_GetCmdResp1>
 800a0b4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a0b6:	69fb      	ldr	r3, [r7, #28]
}
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	3720      	adds	r7, #32
 800a0bc:	46bd      	mov	sp, r7
 800a0be:	bd80      	pop	{r7, pc}

0800a0c0 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800a0c0:	b580      	push	{r7, lr}
 800a0c2:	b088      	sub	sp, #32
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	60f8      	str	r0, [r7, #12]
 800a0c8:	460b      	mov	r3, r1
 800a0ca:	607a      	str	r2, [r7, #4]
 800a0cc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800a0ce:	4b70      	ldr	r3, [pc, #448]	@ (800a290 <SDMMC_GetCmdResp1+0x1d0>)
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	4a70      	ldr	r2, [pc, #448]	@ (800a294 <SDMMC_GetCmdResp1+0x1d4>)
 800a0d4:	fba2 2303 	umull	r2, r3, r2, r3
 800a0d8:	0a5a      	lsrs	r2, r3, #9
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	fb02 f303 	mul.w	r3, r2, r3
 800a0e0:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800a0e2:	69fb      	ldr	r3, [r7, #28]
 800a0e4:	1e5a      	subs	r2, r3, #1
 800a0e6:	61fa      	str	r2, [r7, #28]
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d102      	bne.n	800a0f2 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a0ec:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a0f0:	e0c9      	b.n	800a286 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a0f6:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a0f8:	69bb      	ldr	r3, [r7, #24]
 800a0fa:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d0ef      	beq.n	800a0e2 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a102:	69bb      	ldr	r3, [r7, #24]
 800a104:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d1ea      	bne.n	800a0e2 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a110:	f003 0304 	and.w	r3, r3, #4
 800a114:	2b00      	cmp	r3, #0
 800a116:	d004      	beq.n	800a122 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	2204      	movs	r2, #4
 800a11c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a11e:	2304      	movs	r3, #4
 800a120:	e0b1      	b.n	800a286 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a126:	f003 0301 	and.w	r3, r3, #1
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d004      	beq.n	800a138 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	2201      	movs	r2, #1
 800a132:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a134:	2301      	movs	r3, #1
 800a136:	e0a6      	b.n	800a286 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	22c5      	movs	r2, #197	@ 0xc5
 800a13c:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800a13e:	68f8      	ldr	r0, [r7, #12]
 800a140:	f7ff fd3d 	bl	8009bbe <SDIO_GetCommandResponse>
 800a144:	4603      	mov	r3, r0
 800a146:	461a      	mov	r2, r3
 800a148:	7afb      	ldrb	r3, [r7, #11]
 800a14a:	4293      	cmp	r3, r2
 800a14c:	d001      	beq.n	800a152 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a14e:	2301      	movs	r3, #1
 800a150:	e099      	b.n	800a286 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800a152:	2100      	movs	r1, #0
 800a154:	68f8      	ldr	r0, [r7, #12]
 800a156:	f7ff fd3f 	bl	8009bd8 <SDIO_GetResponse>
 800a15a:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800a15c:	697a      	ldr	r2, [r7, #20]
 800a15e:	4b4e      	ldr	r3, [pc, #312]	@ (800a298 <SDMMC_GetCmdResp1+0x1d8>)
 800a160:	4013      	ands	r3, r2
 800a162:	2b00      	cmp	r3, #0
 800a164:	d101      	bne.n	800a16a <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800a166:	2300      	movs	r3, #0
 800a168:	e08d      	b.n	800a286 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800a16a:	697b      	ldr	r3, [r7, #20]
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	da02      	bge.n	800a176 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800a170:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a174:	e087      	b.n	800a286 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800a176:	697b      	ldr	r3, [r7, #20]
 800a178:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d001      	beq.n	800a184 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800a180:	2340      	movs	r3, #64	@ 0x40
 800a182:	e080      	b.n	800a286 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800a184:	697b      	ldr	r3, [r7, #20]
 800a186:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d001      	beq.n	800a192 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800a18e:	2380      	movs	r3, #128	@ 0x80
 800a190:	e079      	b.n	800a286 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800a192:	697b      	ldr	r3, [r7, #20]
 800a194:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d002      	beq.n	800a1a2 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800a19c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a1a0:	e071      	b.n	800a286 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800a1a2:	697b      	ldr	r3, [r7, #20]
 800a1a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d002      	beq.n	800a1b2 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800a1ac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a1b0:	e069      	b.n	800a286 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800a1b2:	697b      	ldr	r3, [r7, #20]
 800a1b4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d002      	beq.n	800a1c2 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800a1bc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a1c0:	e061      	b.n	800a286 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800a1c2:	697b      	ldr	r3, [r7, #20]
 800a1c4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d002      	beq.n	800a1d2 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800a1cc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a1d0:	e059      	b.n	800a286 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800a1d2:	697b      	ldr	r3, [r7, #20]
 800a1d4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d002      	beq.n	800a1e2 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a1dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a1e0:	e051      	b.n	800a286 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800a1e2:	697b      	ldr	r3, [r7, #20]
 800a1e4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d002      	beq.n	800a1f2 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a1ec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a1f0:	e049      	b.n	800a286 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800a1f2:	697b      	ldr	r3, [r7, #20]
 800a1f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d002      	beq.n	800a202 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800a1fc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800a200:	e041      	b.n	800a286 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800a202:	697b      	ldr	r3, [r7, #20]
 800a204:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d002      	beq.n	800a212 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800a20c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a210:	e039      	b.n	800a286 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800a212:	697b      	ldr	r3, [r7, #20]
 800a214:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d002      	beq.n	800a222 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800a21c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800a220:	e031      	b.n	800a286 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800a222:	697b      	ldr	r3, [r7, #20]
 800a224:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d002      	beq.n	800a232 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800a22c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800a230:	e029      	b.n	800a286 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800a232:	697b      	ldr	r3, [r7, #20]
 800a234:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d002      	beq.n	800a242 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800a23c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a240:	e021      	b.n	800a286 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800a242:	697b      	ldr	r3, [r7, #20]
 800a244:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d002      	beq.n	800a252 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800a24c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800a250:	e019      	b.n	800a286 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800a252:	697b      	ldr	r3, [r7, #20]
 800a254:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d002      	beq.n	800a262 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800a25c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800a260:	e011      	b.n	800a286 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800a262:	697b      	ldr	r3, [r7, #20]
 800a264:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d002      	beq.n	800a272 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800a26c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800a270:	e009      	b.n	800a286 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800a272:	697b      	ldr	r3, [r7, #20]
 800a274:	f003 0308 	and.w	r3, r3, #8
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d002      	beq.n	800a282 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800a27c:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800a280:	e001      	b.n	800a286 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a282:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800a286:	4618      	mov	r0, r3
 800a288:	3720      	adds	r7, #32
 800a28a:	46bd      	mov	sp, r7
 800a28c:	bd80      	pop	{r7, pc}
 800a28e:	bf00      	nop
 800a290:	20000008 	.word	0x20000008
 800a294:	10624dd3 	.word	0x10624dd3
 800a298:	fdffe008 	.word	0xfdffe008

0800a29c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800a29c:	b480      	push	{r7}
 800a29e:	b085      	sub	sp, #20
 800a2a0:	af00      	add	r7, sp, #0
 800a2a2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a2a4:	4b1f      	ldr	r3, [pc, #124]	@ (800a324 <SDMMC_GetCmdResp2+0x88>)
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	4a1f      	ldr	r2, [pc, #124]	@ (800a328 <SDMMC_GetCmdResp2+0x8c>)
 800a2aa:	fba2 2303 	umull	r2, r3, r2, r3
 800a2ae:	0a5b      	lsrs	r3, r3, #9
 800a2b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a2b4:	fb02 f303 	mul.w	r3, r2, r3
 800a2b8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	1e5a      	subs	r2, r3, #1
 800a2be:	60fa      	str	r2, [r7, #12]
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d102      	bne.n	800a2ca <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a2c4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a2c8:	e026      	b.n	800a318 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a2ce:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a2d0:	68bb      	ldr	r3, [r7, #8]
 800a2d2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d0ef      	beq.n	800a2ba <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a2da:	68bb      	ldr	r3, [r7, #8]
 800a2dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d1ea      	bne.n	800a2ba <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a2e8:	f003 0304 	and.w	r3, r3, #4
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d004      	beq.n	800a2fa <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	2204      	movs	r2, #4
 800a2f4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a2f6:	2304      	movs	r3, #4
 800a2f8:	e00e      	b.n	800a318 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a2fe:	f003 0301 	and.w	r3, r3, #1
 800a302:	2b00      	cmp	r3, #0
 800a304:	d004      	beq.n	800a310 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	2201      	movs	r2, #1
 800a30a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a30c:	2301      	movs	r3, #1
 800a30e:	e003      	b.n	800a318 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	22c5      	movs	r2, #197	@ 0xc5
 800a314:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800a316:	2300      	movs	r3, #0
}
 800a318:	4618      	mov	r0, r3
 800a31a:	3714      	adds	r7, #20
 800a31c:	46bd      	mov	sp, r7
 800a31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a322:	4770      	bx	lr
 800a324:	20000008 	.word	0x20000008
 800a328:	10624dd3 	.word	0x10624dd3

0800a32c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800a32c:	b480      	push	{r7}
 800a32e:	b085      	sub	sp, #20
 800a330:	af00      	add	r7, sp, #0
 800a332:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a334:	4b1a      	ldr	r3, [pc, #104]	@ (800a3a0 <SDMMC_GetCmdResp3+0x74>)
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	4a1a      	ldr	r2, [pc, #104]	@ (800a3a4 <SDMMC_GetCmdResp3+0x78>)
 800a33a:	fba2 2303 	umull	r2, r3, r2, r3
 800a33e:	0a5b      	lsrs	r3, r3, #9
 800a340:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a344:	fb02 f303 	mul.w	r3, r2, r3
 800a348:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	1e5a      	subs	r2, r3, #1
 800a34e:	60fa      	str	r2, [r7, #12]
 800a350:	2b00      	cmp	r3, #0
 800a352:	d102      	bne.n	800a35a <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a354:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a358:	e01b      	b.n	800a392 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a35e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a360:	68bb      	ldr	r3, [r7, #8]
 800a362:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a366:	2b00      	cmp	r3, #0
 800a368:	d0ef      	beq.n	800a34a <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a36a:	68bb      	ldr	r3, [r7, #8]
 800a36c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a370:	2b00      	cmp	r3, #0
 800a372:	d1ea      	bne.n	800a34a <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a378:	f003 0304 	and.w	r3, r3, #4
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d004      	beq.n	800a38a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	2204      	movs	r2, #4
 800a384:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a386:	2304      	movs	r3, #4
 800a388:	e003      	b.n	800a392 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	22c5      	movs	r2, #197	@ 0xc5
 800a38e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a390:	2300      	movs	r3, #0
}
 800a392:	4618      	mov	r0, r3
 800a394:	3714      	adds	r7, #20
 800a396:	46bd      	mov	sp, r7
 800a398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a39c:	4770      	bx	lr
 800a39e:	bf00      	nop
 800a3a0:	20000008 	.word	0x20000008
 800a3a4:	10624dd3 	.word	0x10624dd3

0800a3a8 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800a3a8:	b580      	push	{r7, lr}
 800a3aa:	b088      	sub	sp, #32
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	60f8      	str	r0, [r7, #12]
 800a3b0:	460b      	mov	r3, r1
 800a3b2:	607a      	str	r2, [r7, #4]
 800a3b4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a3b6:	4b35      	ldr	r3, [pc, #212]	@ (800a48c <SDMMC_GetCmdResp6+0xe4>)
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	4a35      	ldr	r2, [pc, #212]	@ (800a490 <SDMMC_GetCmdResp6+0xe8>)
 800a3bc:	fba2 2303 	umull	r2, r3, r2, r3
 800a3c0:	0a5b      	lsrs	r3, r3, #9
 800a3c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a3c6:	fb02 f303 	mul.w	r3, r2, r3
 800a3ca:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800a3cc:	69fb      	ldr	r3, [r7, #28]
 800a3ce:	1e5a      	subs	r2, r3, #1
 800a3d0:	61fa      	str	r2, [r7, #28]
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d102      	bne.n	800a3dc <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a3d6:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a3da:	e052      	b.n	800a482 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a3e0:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a3e2:	69bb      	ldr	r3, [r7, #24]
 800a3e4:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d0ef      	beq.n	800a3cc <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a3ec:	69bb      	ldr	r3, [r7, #24]
 800a3ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d1ea      	bne.n	800a3cc <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a3fa:	f003 0304 	and.w	r3, r3, #4
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d004      	beq.n	800a40c <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	2204      	movs	r2, #4
 800a406:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a408:	2304      	movs	r3, #4
 800a40a:	e03a      	b.n	800a482 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a410:	f003 0301 	and.w	r3, r3, #1
 800a414:	2b00      	cmp	r3, #0
 800a416:	d004      	beq.n	800a422 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	2201      	movs	r2, #1
 800a41c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a41e:	2301      	movs	r3, #1
 800a420:	e02f      	b.n	800a482 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800a422:	68f8      	ldr	r0, [r7, #12]
 800a424:	f7ff fbcb 	bl	8009bbe <SDIO_GetCommandResponse>
 800a428:	4603      	mov	r3, r0
 800a42a:	461a      	mov	r2, r3
 800a42c:	7afb      	ldrb	r3, [r7, #11]
 800a42e:	4293      	cmp	r3, r2
 800a430:	d001      	beq.n	800a436 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a432:	2301      	movs	r3, #1
 800a434:	e025      	b.n	800a482 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	22c5      	movs	r2, #197	@ 0xc5
 800a43a:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800a43c:	2100      	movs	r1, #0
 800a43e:	68f8      	ldr	r0, [r7, #12]
 800a440:	f7ff fbca 	bl	8009bd8 <SDIO_GetResponse>
 800a444:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800a446:	697b      	ldr	r3, [r7, #20]
 800a448:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d106      	bne.n	800a45e <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800a450:	697b      	ldr	r3, [r7, #20]
 800a452:	0c1b      	lsrs	r3, r3, #16
 800a454:	b29a      	uxth	r2, r3
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800a45a:	2300      	movs	r3, #0
 800a45c:	e011      	b.n	800a482 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800a45e:	697b      	ldr	r3, [r7, #20]
 800a460:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a464:	2b00      	cmp	r3, #0
 800a466:	d002      	beq.n	800a46e <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a468:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a46c:	e009      	b.n	800a482 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800a46e:	697b      	ldr	r3, [r7, #20]
 800a470:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a474:	2b00      	cmp	r3, #0
 800a476:	d002      	beq.n	800a47e <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a478:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a47c:	e001      	b.n	800a482 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a47e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800a482:	4618      	mov	r0, r3
 800a484:	3720      	adds	r7, #32
 800a486:	46bd      	mov	sp, r7
 800a488:	bd80      	pop	{r7, pc}
 800a48a:	bf00      	nop
 800a48c:	20000008 	.word	0x20000008
 800a490:	10624dd3 	.word	0x10624dd3

0800a494 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800a494:	b480      	push	{r7}
 800a496:	b085      	sub	sp, #20
 800a498:	af00      	add	r7, sp, #0
 800a49a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a49c:	4b22      	ldr	r3, [pc, #136]	@ (800a528 <SDMMC_GetCmdResp7+0x94>)
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	4a22      	ldr	r2, [pc, #136]	@ (800a52c <SDMMC_GetCmdResp7+0x98>)
 800a4a2:	fba2 2303 	umull	r2, r3, r2, r3
 800a4a6:	0a5b      	lsrs	r3, r3, #9
 800a4a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a4ac:	fb02 f303 	mul.w	r3, r2, r3
 800a4b0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	1e5a      	subs	r2, r3, #1
 800a4b6:	60fa      	str	r2, [r7, #12]
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d102      	bne.n	800a4c2 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a4bc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a4c0:	e02c      	b.n	800a51c <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a4c6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a4c8:	68bb      	ldr	r3, [r7, #8]
 800a4ca:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d0ef      	beq.n	800a4b2 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a4d2:	68bb      	ldr	r3, [r7, #8]
 800a4d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d1ea      	bne.n	800a4b2 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a4e0:	f003 0304 	and.w	r3, r3, #4
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d004      	beq.n	800a4f2 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	2204      	movs	r2, #4
 800a4ec:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a4ee:	2304      	movs	r3, #4
 800a4f0:	e014      	b.n	800a51c <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a4f6:	f003 0301 	and.w	r3, r3, #1
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d004      	beq.n	800a508 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	2201      	movs	r2, #1
 800a502:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a504:	2301      	movs	r3, #1
 800a506:	e009      	b.n	800a51c <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a50c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a510:	2b00      	cmp	r3, #0
 800a512:	d002      	beq.n	800a51a <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	2240      	movs	r2, #64	@ 0x40
 800a518:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a51a:	2300      	movs	r3, #0
  
}
 800a51c:	4618      	mov	r0, r3
 800a51e:	3714      	adds	r7, #20
 800a520:	46bd      	mov	sp, r7
 800a522:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a526:	4770      	bx	lr
 800a528:	20000008 	.word	0x20000008
 800a52c:	10624dd3 	.word	0x10624dd3

0800a530 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800a530:	b480      	push	{r7}
 800a532:	b085      	sub	sp, #20
 800a534:	af00      	add	r7, sp, #0
 800a536:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a538:	4b11      	ldr	r3, [pc, #68]	@ (800a580 <SDMMC_GetCmdError+0x50>)
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	4a11      	ldr	r2, [pc, #68]	@ (800a584 <SDMMC_GetCmdError+0x54>)
 800a53e:	fba2 2303 	umull	r2, r3, r2, r3
 800a542:	0a5b      	lsrs	r3, r3, #9
 800a544:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a548:	fb02 f303 	mul.w	r3, r2, r3
 800a54c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	1e5a      	subs	r2, r3, #1
 800a552:	60fa      	str	r2, [r7, #12]
 800a554:	2b00      	cmp	r3, #0
 800a556:	d102      	bne.n	800a55e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a558:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a55c:	e009      	b.n	800a572 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a562:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a566:	2b00      	cmp	r3, #0
 800a568:	d0f1      	beq.n	800a54e <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	22c5      	movs	r2, #197	@ 0xc5
 800a56e:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800a570:	2300      	movs	r3, #0
}
 800a572:	4618      	mov	r0, r3
 800a574:	3714      	adds	r7, #20
 800a576:	46bd      	mov	sp, r7
 800a578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a57c:	4770      	bx	lr
 800a57e:	bf00      	nop
 800a580:	20000008 	.word	0x20000008
 800a584:	10624dd3 	.word	0x10624dd3

0800a588 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a588:	b580      	push	{r7, lr}
 800a58a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800a58c:	4904      	ldr	r1, [pc, #16]	@ (800a5a0 <MX_FATFS_Init+0x18>)
 800a58e:	4805      	ldr	r0, [pc, #20]	@ (800a5a4 <MX_FATFS_Init+0x1c>)
 800a590:	f002 fdda 	bl	800d148 <FATFS_LinkDriver>
 800a594:	4603      	mov	r3, r0
 800a596:	461a      	mov	r2, r3
 800a598:	4b03      	ldr	r3, [pc, #12]	@ (800a5a8 <MX_FATFS_Init+0x20>)
 800a59a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a59c:	bf00      	nop
 800a59e:	bd80      	pop	{r7, pc}
 800a5a0:	20002b18 	.word	0x20002b18
 800a5a4:	080131d4 	.word	0x080131d4
 800a5a8:	20002b14 	.word	0x20002b14

0800a5ac <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800a5ac:	b480      	push	{r7}
 800a5ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800a5b0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800a5b2:	4618      	mov	r0, r3
 800a5b4:	46bd      	mov	sp, r7
 800a5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ba:	4770      	bx	lr

0800a5bc <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800a5bc:	b580      	push	{r7, lr}
 800a5be:	b082      	sub	sp, #8
 800a5c0:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800a5c2:	2300      	movs	r3, #0
 800a5c4:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800a5c6:	f000 f896 	bl	800a6f6 <BSP_SD_IsDetected>
 800a5ca:	4603      	mov	r3, r0
 800a5cc:	2b01      	cmp	r3, #1
 800a5ce:	d001      	beq.n	800a5d4 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800a5d0:	2301      	movs	r3, #1
 800a5d2:	e012      	b.n	800a5fa <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800a5d4:	480b      	ldr	r0, [pc, #44]	@ (800a604 <BSP_SD_Init+0x48>)
 800a5d6:	f7fc fa65 	bl	8006aa4 <HAL_SD_Init>
 800a5da:	4603      	mov	r3, r0
 800a5dc:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800a5de:	79fb      	ldrb	r3, [r7, #7]
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d109      	bne.n	800a5f8 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800a5e4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800a5e8:	4806      	ldr	r0, [pc, #24]	@ (800a604 <BSP_SD_Init+0x48>)
 800a5ea:	f7fd f833 	bl	8007654 <HAL_SD_ConfigWideBusOperation>
 800a5ee:	4603      	mov	r3, r0
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d001      	beq.n	800a5f8 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800a5f4:	2301      	movs	r3, #1
 800a5f6:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800a5f8:	79fb      	ldrb	r3, [r7, #7]
}
 800a5fa:	4618      	mov	r0, r3
 800a5fc:	3708      	adds	r7, #8
 800a5fe:	46bd      	mov	sp, r7
 800a600:	bd80      	pop	{r7, pc}
 800a602:	bf00      	nop
 800a604:	2000260c 	.word	0x2000260c

0800a608 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800a608:	b580      	push	{r7, lr}
 800a60a:	b086      	sub	sp, #24
 800a60c:	af00      	add	r7, sp, #0
 800a60e:	60f8      	str	r0, [r7, #12]
 800a610:	60b9      	str	r1, [r7, #8]
 800a612:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800a614:	2300      	movs	r3, #0
 800a616:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	68ba      	ldr	r2, [r7, #8]
 800a61c:	68f9      	ldr	r1, [r7, #12]
 800a61e:	4806      	ldr	r0, [pc, #24]	@ (800a638 <BSP_SD_ReadBlocks_DMA+0x30>)
 800a620:	f7fc faf0 	bl	8006c04 <HAL_SD_ReadBlocks_DMA>
 800a624:	4603      	mov	r3, r0
 800a626:	2b00      	cmp	r3, #0
 800a628:	d001      	beq.n	800a62e <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800a62a:	2301      	movs	r3, #1
 800a62c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800a62e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a630:	4618      	mov	r0, r3
 800a632:	3718      	adds	r7, #24
 800a634:	46bd      	mov	sp, r7
 800a636:	bd80      	pop	{r7, pc}
 800a638:	2000260c 	.word	0x2000260c

0800a63c <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800a63c:	b580      	push	{r7, lr}
 800a63e:	b086      	sub	sp, #24
 800a640:	af00      	add	r7, sp, #0
 800a642:	60f8      	str	r0, [r7, #12]
 800a644:	60b9      	str	r1, [r7, #8]
 800a646:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800a648:	2300      	movs	r3, #0
 800a64a:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	68ba      	ldr	r2, [r7, #8]
 800a650:	68f9      	ldr	r1, [r7, #12]
 800a652:	4806      	ldr	r0, [pc, #24]	@ (800a66c <BSP_SD_WriteBlocks_DMA+0x30>)
 800a654:	f7fc fbb8 	bl	8006dc8 <HAL_SD_WriteBlocks_DMA>
 800a658:	4603      	mov	r3, r0
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d001      	beq.n	800a662 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800a65e:	2301      	movs	r3, #1
 800a660:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800a662:	7dfb      	ldrb	r3, [r7, #23]
}
 800a664:	4618      	mov	r0, r3
 800a666:	3718      	adds	r7, #24
 800a668:	46bd      	mov	sp, r7
 800a66a:	bd80      	pop	{r7, pc}
 800a66c:	2000260c 	.word	0x2000260c

0800a670 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800a670:	b580      	push	{r7, lr}
 800a672:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800a674:	4805      	ldr	r0, [pc, #20]	@ (800a68c <BSP_SD_GetCardState+0x1c>)
 800a676:	f7fd f887 	bl	8007788 <HAL_SD_GetCardState>
 800a67a:	4603      	mov	r3, r0
 800a67c:	2b04      	cmp	r3, #4
 800a67e:	bf14      	ite	ne
 800a680:	2301      	movne	r3, #1
 800a682:	2300      	moveq	r3, #0
 800a684:	b2db      	uxtb	r3, r3
}
 800a686:	4618      	mov	r0, r3
 800a688:	bd80      	pop	{r7, pc}
 800a68a:	bf00      	nop
 800a68c:	2000260c 	.word	0x2000260c

0800a690 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800a690:	b580      	push	{r7, lr}
 800a692:	b082      	sub	sp, #8
 800a694:	af00      	add	r7, sp, #0
 800a696:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800a698:	6879      	ldr	r1, [r7, #4]
 800a69a:	4803      	ldr	r0, [pc, #12]	@ (800a6a8 <BSP_SD_GetCardInfo+0x18>)
 800a69c:	f7fc ffae 	bl	80075fc <HAL_SD_GetCardInfo>
}
 800a6a0:	bf00      	nop
 800a6a2:	3708      	adds	r7, #8
 800a6a4:	46bd      	mov	sp, r7
 800a6a6:	bd80      	pop	{r7, pc}
 800a6a8:	2000260c 	.word	0x2000260c

0800a6ac <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800a6ac:	b580      	push	{r7, lr}
 800a6ae:	b082      	sub	sp, #8
 800a6b0:	af00      	add	r7, sp, #0
 800a6b2:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800a6b4:	f000 f818 	bl	800a6e8 <BSP_SD_AbortCallback>
}
 800a6b8:	bf00      	nop
 800a6ba:	3708      	adds	r7, #8
 800a6bc:	46bd      	mov	sp, r7
 800a6be:	bd80      	pop	{r7, pc}

0800a6c0 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800a6c0:	b580      	push	{r7, lr}
 800a6c2:	b082      	sub	sp, #8
 800a6c4:	af00      	add	r7, sp, #0
 800a6c6:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800a6c8:	f000 f98c 	bl	800a9e4 <BSP_SD_WriteCpltCallback>
}
 800a6cc:	bf00      	nop
 800a6ce:	3708      	adds	r7, #8
 800a6d0:	46bd      	mov	sp, r7
 800a6d2:	bd80      	pop	{r7, pc}

0800a6d4 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800a6d4:	b580      	push	{r7, lr}
 800a6d6:	b082      	sub	sp, #8
 800a6d8:	af00      	add	r7, sp, #0
 800a6da:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800a6dc:	f000 f98e 	bl	800a9fc <BSP_SD_ReadCpltCallback>
}
 800a6e0:	bf00      	nop
 800a6e2:	3708      	adds	r7, #8
 800a6e4:	46bd      	mov	sp, r7
 800a6e6:	bd80      	pop	{r7, pc}

0800a6e8 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800a6e8:	b480      	push	{r7}
 800a6ea:	af00      	add	r7, sp, #0

}
 800a6ec:	bf00      	nop
 800a6ee:	46bd      	mov	sp, r7
 800a6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f4:	4770      	bx	lr

0800a6f6 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800a6f6:	b480      	push	{r7}
 800a6f8:	b083      	sub	sp, #12
 800a6fa:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800a6fc:	2301      	movs	r3, #1
 800a6fe:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 800a700:	79fb      	ldrb	r3, [r7, #7]
 800a702:	b2db      	uxtb	r3, r3
}
 800a704:	4618      	mov	r0, r3
 800a706:	370c      	adds	r7, #12
 800a708:	46bd      	mov	sp, r7
 800a70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a70e:	4770      	bx	lr

0800a710 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800a710:	b580      	push	{r7, lr}
 800a712:	b084      	sub	sp, #16
 800a714:	af00      	add	r7, sp, #0
 800a716:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800a718:	f7f8 ffd4 	bl	80036c4 <HAL_GetTick>
 800a71c:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800a71e:	e006      	b.n	800a72e <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800a720:	f7ff ffa6 	bl	800a670 <BSP_SD_GetCardState>
 800a724:	4603      	mov	r3, r0
 800a726:	2b00      	cmp	r3, #0
 800a728:	d101      	bne.n	800a72e <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800a72a:	2300      	movs	r3, #0
 800a72c:	e009      	b.n	800a742 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800a72e:	f7f8 ffc9 	bl	80036c4 <HAL_GetTick>
 800a732:	4602      	mov	r2, r0
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	1ad3      	subs	r3, r2, r3
 800a738:	687a      	ldr	r2, [r7, #4]
 800a73a:	429a      	cmp	r2, r3
 800a73c:	d8f0      	bhi.n	800a720 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800a73e:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a742:	4618      	mov	r0, r3
 800a744:	3710      	adds	r7, #16
 800a746:	46bd      	mov	sp, r7
 800a748:	bd80      	pop	{r7, pc}
	...

0800a74c <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800a74c:	b580      	push	{r7, lr}
 800a74e:	b082      	sub	sp, #8
 800a750:	af00      	add	r7, sp, #0
 800a752:	4603      	mov	r3, r0
 800a754:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800a756:	4b0b      	ldr	r3, [pc, #44]	@ (800a784 <SD_CheckStatus+0x38>)
 800a758:	2201      	movs	r2, #1
 800a75a:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800a75c:	f7ff ff88 	bl	800a670 <BSP_SD_GetCardState>
 800a760:	4603      	mov	r3, r0
 800a762:	2b00      	cmp	r3, #0
 800a764:	d107      	bne.n	800a776 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800a766:	4b07      	ldr	r3, [pc, #28]	@ (800a784 <SD_CheckStatus+0x38>)
 800a768:	781b      	ldrb	r3, [r3, #0]
 800a76a:	b2db      	uxtb	r3, r3
 800a76c:	f023 0301 	bic.w	r3, r3, #1
 800a770:	b2da      	uxtb	r2, r3
 800a772:	4b04      	ldr	r3, [pc, #16]	@ (800a784 <SD_CheckStatus+0x38>)
 800a774:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800a776:	4b03      	ldr	r3, [pc, #12]	@ (800a784 <SD_CheckStatus+0x38>)
 800a778:	781b      	ldrb	r3, [r3, #0]
 800a77a:	b2db      	uxtb	r3, r3
}
 800a77c:	4618      	mov	r0, r3
 800a77e:	3708      	adds	r7, #8
 800a780:	46bd      	mov	sp, r7
 800a782:	bd80      	pop	{r7, pc}
 800a784:	20000011 	.word	0x20000011

0800a788 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800a788:	b580      	push	{r7, lr}
 800a78a:	b082      	sub	sp, #8
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	4603      	mov	r3, r0
 800a790:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800a792:	f7ff ff13 	bl	800a5bc <BSP_SD_Init>
 800a796:	4603      	mov	r3, r0
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d107      	bne.n	800a7ac <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800a79c:	79fb      	ldrb	r3, [r7, #7]
 800a79e:	4618      	mov	r0, r3
 800a7a0:	f7ff ffd4 	bl	800a74c <SD_CheckStatus>
 800a7a4:	4603      	mov	r3, r0
 800a7a6:	461a      	mov	r2, r3
 800a7a8:	4b04      	ldr	r3, [pc, #16]	@ (800a7bc <SD_initialize+0x34>)
 800a7aa:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800a7ac:	4b03      	ldr	r3, [pc, #12]	@ (800a7bc <SD_initialize+0x34>)
 800a7ae:	781b      	ldrb	r3, [r3, #0]
 800a7b0:	b2db      	uxtb	r3, r3
}
 800a7b2:	4618      	mov	r0, r3
 800a7b4:	3708      	adds	r7, #8
 800a7b6:	46bd      	mov	sp, r7
 800a7b8:	bd80      	pop	{r7, pc}
 800a7ba:	bf00      	nop
 800a7bc:	20000011 	.word	0x20000011

0800a7c0 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800a7c0:	b580      	push	{r7, lr}
 800a7c2:	b082      	sub	sp, #8
 800a7c4:	af00      	add	r7, sp, #0
 800a7c6:	4603      	mov	r3, r0
 800a7c8:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800a7ca:	79fb      	ldrb	r3, [r7, #7]
 800a7cc:	4618      	mov	r0, r3
 800a7ce:	f7ff ffbd 	bl	800a74c <SD_CheckStatus>
 800a7d2:	4603      	mov	r3, r0
}
 800a7d4:	4618      	mov	r0, r3
 800a7d6:	3708      	adds	r7, #8
 800a7d8:	46bd      	mov	sp, r7
 800a7da:	bd80      	pop	{r7, pc}

0800a7dc <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800a7dc:	b580      	push	{r7, lr}
 800a7de:	b086      	sub	sp, #24
 800a7e0:	af00      	add	r7, sp, #0
 800a7e2:	60b9      	str	r1, [r7, #8]
 800a7e4:	607a      	str	r2, [r7, #4]
 800a7e6:	603b      	str	r3, [r7, #0]
 800a7e8:	4603      	mov	r3, r0
 800a7ea:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800a7ec:	2301      	movs	r3, #1
 800a7ee:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800a7f0:	f247 5030 	movw	r0, #30000	@ 0x7530
 800a7f4:	f7ff ff8c 	bl	800a710 <SD_CheckStatusWithTimeout>
 800a7f8:	4603      	mov	r3, r0
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	da01      	bge.n	800a802 <SD_read+0x26>
  {
    return res;
 800a7fe:	7dfb      	ldrb	r3, [r7, #23]
 800a800:	e03b      	b.n	800a87a <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800a802:	683a      	ldr	r2, [r7, #0]
 800a804:	6879      	ldr	r1, [r7, #4]
 800a806:	68b8      	ldr	r0, [r7, #8]
 800a808:	f7ff fefe 	bl	800a608 <BSP_SD_ReadBlocks_DMA>
 800a80c:	4603      	mov	r3, r0
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d132      	bne.n	800a878 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800a812:	4b1c      	ldr	r3, [pc, #112]	@ (800a884 <SD_read+0xa8>)
 800a814:	2200      	movs	r2, #0
 800a816:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800a818:	f7f8 ff54 	bl	80036c4 <HAL_GetTick>
 800a81c:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800a81e:	bf00      	nop
 800a820:	4b18      	ldr	r3, [pc, #96]	@ (800a884 <SD_read+0xa8>)
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	2b00      	cmp	r3, #0
 800a826:	d108      	bne.n	800a83a <SD_read+0x5e>
 800a828:	f7f8 ff4c 	bl	80036c4 <HAL_GetTick>
 800a82c:	4602      	mov	r2, r0
 800a82e:	693b      	ldr	r3, [r7, #16]
 800a830:	1ad3      	subs	r3, r2, r3
 800a832:	f247 522f 	movw	r2, #29999	@ 0x752f
 800a836:	4293      	cmp	r3, r2
 800a838:	d9f2      	bls.n	800a820 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 800a83a:	4b12      	ldr	r3, [pc, #72]	@ (800a884 <SD_read+0xa8>)
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d102      	bne.n	800a848 <SD_read+0x6c>
      {
        res = RES_ERROR;
 800a842:	2301      	movs	r3, #1
 800a844:	75fb      	strb	r3, [r7, #23]
 800a846:	e017      	b.n	800a878 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 800a848:	4b0e      	ldr	r3, [pc, #56]	@ (800a884 <SD_read+0xa8>)
 800a84a:	2200      	movs	r2, #0
 800a84c:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800a84e:	f7f8 ff39 	bl	80036c4 <HAL_GetTick>
 800a852:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800a854:	e007      	b.n	800a866 <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800a856:	f7ff ff0b 	bl	800a670 <BSP_SD_GetCardState>
 800a85a:	4603      	mov	r3, r0
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d102      	bne.n	800a866 <SD_read+0x8a>
          {
            res = RES_OK;
 800a860:	2300      	movs	r3, #0
 800a862:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800a864:	e008      	b.n	800a878 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800a866:	f7f8 ff2d 	bl	80036c4 <HAL_GetTick>
 800a86a:	4602      	mov	r2, r0
 800a86c:	693b      	ldr	r3, [r7, #16]
 800a86e:	1ad3      	subs	r3, r2, r3
 800a870:	f247 522f 	movw	r2, #29999	@ 0x752f
 800a874:	4293      	cmp	r3, r2
 800a876:	d9ee      	bls.n	800a856 <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 800a878:	7dfb      	ldrb	r3, [r7, #23]
}
 800a87a:	4618      	mov	r0, r3
 800a87c:	3718      	adds	r7, #24
 800a87e:	46bd      	mov	sp, r7
 800a880:	bd80      	pop	{r7, pc}
 800a882:	bf00      	nop
 800a884:	20002b20 	.word	0x20002b20

0800a888 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800a888:	b580      	push	{r7, lr}
 800a88a:	b086      	sub	sp, #24
 800a88c:	af00      	add	r7, sp, #0
 800a88e:	60b9      	str	r1, [r7, #8]
 800a890:	607a      	str	r2, [r7, #4]
 800a892:	603b      	str	r3, [r7, #0]
 800a894:	4603      	mov	r3, r0
 800a896:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800a898:	2301      	movs	r3, #1
 800a89a:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 800a89c:	4b24      	ldr	r3, [pc, #144]	@ (800a930 <SD_write+0xa8>)
 800a89e:	2200      	movs	r2, #0
 800a8a0:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800a8a2:	f247 5030 	movw	r0, #30000	@ 0x7530
 800a8a6:	f7ff ff33 	bl	800a710 <SD_CheckStatusWithTimeout>
 800a8aa:	4603      	mov	r3, r0
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	da01      	bge.n	800a8b4 <SD_write+0x2c>
  {
    return res;
 800a8b0:	7dfb      	ldrb	r3, [r7, #23]
 800a8b2:	e038      	b.n	800a926 <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800a8b4:	683a      	ldr	r2, [r7, #0]
 800a8b6:	6879      	ldr	r1, [r7, #4]
 800a8b8:	68b8      	ldr	r0, [r7, #8]
 800a8ba:	f7ff febf 	bl	800a63c <BSP_SD_WriteBlocks_DMA>
 800a8be:	4603      	mov	r3, r0
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d12f      	bne.n	800a924 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800a8c4:	f7f8 fefe 	bl	80036c4 <HAL_GetTick>
 800a8c8:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800a8ca:	bf00      	nop
 800a8cc:	4b18      	ldr	r3, [pc, #96]	@ (800a930 <SD_write+0xa8>)
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d108      	bne.n	800a8e6 <SD_write+0x5e>
 800a8d4:	f7f8 fef6 	bl	80036c4 <HAL_GetTick>
 800a8d8:	4602      	mov	r2, r0
 800a8da:	693b      	ldr	r3, [r7, #16]
 800a8dc:	1ad3      	subs	r3, r2, r3
 800a8de:	f247 522f 	movw	r2, #29999	@ 0x752f
 800a8e2:	4293      	cmp	r3, r2
 800a8e4:	d9f2      	bls.n	800a8cc <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 800a8e6:	4b12      	ldr	r3, [pc, #72]	@ (800a930 <SD_write+0xa8>)
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d102      	bne.n	800a8f4 <SD_write+0x6c>
      {
        res = RES_ERROR;
 800a8ee:	2301      	movs	r3, #1
 800a8f0:	75fb      	strb	r3, [r7, #23]
 800a8f2:	e017      	b.n	800a924 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800a8f4:	4b0e      	ldr	r3, [pc, #56]	@ (800a930 <SD_write+0xa8>)
 800a8f6:	2200      	movs	r2, #0
 800a8f8:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800a8fa:	f7f8 fee3 	bl	80036c4 <HAL_GetTick>
 800a8fe:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800a900:	e007      	b.n	800a912 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800a902:	f7ff feb5 	bl	800a670 <BSP_SD_GetCardState>
 800a906:	4603      	mov	r3, r0
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d102      	bne.n	800a912 <SD_write+0x8a>
          {
            res = RES_OK;
 800a90c:	2300      	movs	r3, #0
 800a90e:	75fb      	strb	r3, [r7, #23]
            break;
 800a910:	e008      	b.n	800a924 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800a912:	f7f8 fed7 	bl	80036c4 <HAL_GetTick>
 800a916:	4602      	mov	r2, r0
 800a918:	693b      	ldr	r3, [r7, #16]
 800a91a:	1ad3      	subs	r3, r2, r3
 800a91c:	f247 522f 	movw	r2, #29999	@ 0x752f
 800a920:	4293      	cmp	r3, r2
 800a922:	d9ee      	bls.n	800a902 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 800a924:	7dfb      	ldrb	r3, [r7, #23]
}
 800a926:	4618      	mov	r0, r3
 800a928:	3718      	adds	r7, #24
 800a92a:	46bd      	mov	sp, r7
 800a92c:	bd80      	pop	{r7, pc}
 800a92e:	bf00      	nop
 800a930:	20002b1c 	.word	0x20002b1c

0800a934 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800a934:	b580      	push	{r7, lr}
 800a936:	b08c      	sub	sp, #48	@ 0x30
 800a938:	af00      	add	r7, sp, #0
 800a93a:	4603      	mov	r3, r0
 800a93c:	603a      	str	r2, [r7, #0]
 800a93e:	71fb      	strb	r3, [r7, #7]
 800a940:	460b      	mov	r3, r1
 800a942:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800a944:	2301      	movs	r3, #1
 800a946:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800a94a:	4b25      	ldr	r3, [pc, #148]	@ (800a9e0 <SD_ioctl+0xac>)
 800a94c:	781b      	ldrb	r3, [r3, #0]
 800a94e:	b2db      	uxtb	r3, r3
 800a950:	f003 0301 	and.w	r3, r3, #1
 800a954:	2b00      	cmp	r3, #0
 800a956:	d001      	beq.n	800a95c <SD_ioctl+0x28>
 800a958:	2303      	movs	r3, #3
 800a95a:	e03c      	b.n	800a9d6 <SD_ioctl+0xa2>

  switch (cmd)
 800a95c:	79bb      	ldrb	r3, [r7, #6]
 800a95e:	2b03      	cmp	r3, #3
 800a960:	d834      	bhi.n	800a9cc <SD_ioctl+0x98>
 800a962:	a201      	add	r2, pc, #4	@ (adr r2, 800a968 <SD_ioctl+0x34>)
 800a964:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a968:	0800a979 	.word	0x0800a979
 800a96c:	0800a981 	.word	0x0800a981
 800a970:	0800a999 	.word	0x0800a999
 800a974:	0800a9b3 	.word	0x0800a9b3
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800a978:	2300      	movs	r3, #0
 800a97a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800a97e:	e028      	b.n	800a9d2 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800a980:	f107 030c 	add.w	r3, r7, #12
 800a984:	4618      	mov	r0, r3
 800a986:	f7ff fe83 	bl	800a690 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800a98a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a98c:	683b      	ldr	r3, [r7, #0]
 800a98e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800a990:	2300      	movs	r3, #0
 800a992:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800a996:	e01c      	b.n	800a9d2 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800a998:	f107 030c 	add.w	r3, r7, #12
 800a99c:	4618      	mov	r0, r3
 800a99e:	f7ff fe77 	bl	800a690 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800a9a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9a4:	b29a      	uxth	r2, r3
 800a9a6:	683b      	ldr	r3, [r7, #0]
 800a9a8:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800a9aa:	2300      	movs	r3, #0
 800a9ac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800a9b0:	e00f      	b.n	800a9d2 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800a9b2:	f107 030c 	add.w	r3, r7, #12
 800a9b6:	4618      	mov	r0, r3
 800a9b8:	f7ff fe6a 	bl	800a690 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800a9bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9be:	0a5a      	lsrs	r2, r3, #9
 800a9c0:	683b      	ldr	r3, [r7, #0]
 800a9c2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800a9c4:	2300      	movs	r3, #0
 800a9c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800a9ca:	e002      	b.n	800a9d2 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800a9cc:	2304      	movs	r3, #4
 800a9ce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800a9d2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800a9d6:	4618      	mov	r0, r3
 800a9d8:	3730      	adds	r7, #48	@ 0x30
 800a9da:	46bd      	mov	sp, r7
 800a9dc:	bd80      	pop	{r7, pc}
 800a9de:	bf00      	nop
 800a9e0:	20000011 	.word	0x20000011

0800a9e4 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800a9e4:	b480      	push	{r7}
 800a9e6:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 800a9e8:	4b03      	ldr	r3, [pc, #12]	@ (800a9f8 <BSP_SD_WriteCpltCallback+0x14>)
 800a9ea:	2201      	movs	r2, #1
 800a9ec:	601a      	str	r2, [r3, #0]
}
 800a9ee:	bf00      	nop
 800a9f0:	46bd      	mov	sp, r7
 800a9f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9f6:	4770      	bx	lr
 800a9f8:	20002b1c 	.word	0x20002b1c

0800a9fc <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800a9fc:	b480      	push	{r7}
 800a9fe:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800aa00:	4b03      	ldr	r3, [pc, #12]	@ (800aa10 <BSP_SD_ReadCpltCallback+0x14>)
 800aa02:	2201      	movs	r2, #1
 800aa04:	601a      	str	r2, [r3, #0]
}
 800aa06:	bf00      	nop
 800aa08:	46bd      	mov	sp, r7
 800aa0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa0e:	4770      	bx	lr
 800aa10:	20002b20 	.word	0x20002b20

0800aa14 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800aa14:	b580      	push	{r7, lr}
 800aa16:	b084      	sub	sp, #16
 800aa18:	af00      	add	r7, sp, #0
 800aa1a:	4603      	mov	r3, r0
 800aa1c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800aa1e:	79fb      	ldrb	r3, [r7, #7]
 800aa20:	4a08      	ldr	r2, [pc, #32]	@ (800aa44 <disk_status+0x30>)
 800aa22:	009b      	lsls	r3, r3, #2
 800aa24:	4413      	add	r3, r2
 800aa26:	685b      	ldr	r3, [r3, #4]
 800aa28:	685b      	ldr	r3, [r3, #4]
 800aa2a:	79fa      	ldrb	r2, [r7, #7]
 800aa2c:	4905      	ldr	r1, [pc, #20]	@ (800aa44 <disk_status+0x30>)
 800aa2e:	440a      	add	r2, r1
 800aa30:	7a12      	ldrb	r2, [r2, #8]
 800aa32:	4610      	mov	r0, r2
 800aa34:	4798      	blx	r3
 800aa36:	4603      	mov	r3, r0
 800aa38:	73fb      	strb	r3, [r7, #15]
  return stat;
 800aa3a:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa3c:	4618      	mov	r0, r3
 800aa3e:	3710      	adds	r7, #16
 800aa40:	46bd      	mov	sp, r7
 800aa42:	bd80      	pop	{r7, pc}
 800aa44:	20002b4c 	.word	0x20002b4c

0800aa48 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800aa48:	b580      	push	{r7, lr}
 800aa4a:	b084      	sub	sp, #16
 800aa4c:	af00      	add	r7, sp, #0
 800aa4e:	4603      	mov	r3, r0
 800aa50:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800aa52:	2300      	movs	r3, #0
 800aa54:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800aa56:	79fb      	ldrb	r3, [r7, #7]
 800aa58:	4a0e      	ldr	r2, [pc, #56]	@ (800aa94 <disk_initialize+0x4c>)
 800aa5a:	5cd3      	ldrb	r3, [r2, r3]
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d114      	bne.n	800aa8a <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800aa60:	79fb      	ldrb	r3, [r7, #7]
 800aa62:	4a0c      	ldr	r2, [pc, #48]	@ (800aa94 <disk_initialize+0x4c>)
 800aa64:	009b      	lsls	r3, r3, #2
 800aa66:	4413      	add	r3, r2
 800aa68:	685b      	ldr	r3, [r3, #4]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	79fa      	ldrb	r2, [r7, #7]
 800aa6e:	4909      	ldr	r1, [pc, #36]	@ (800aa94 <disk_initialize+0x4c>)
 800aa70:	440a      	add	r2, r1
 800aa72:	7a12      	ldrb	r2, [r2, #8]
 800aa74:	4610      	mov	r0, r2
 800aa76:	4798      	blx	r3
 800aa78:	4603      	mov	r3, r0
 800aa7a:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800aa7c:	7bfb      	ldrb	r3, [r7, #15]
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d103      	bne.n	800aa8a <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800aa82:	79fb      	ldrb	r3, [r7, #7]
 800aa84:	4a03      	ldr	r2, [pc, #12]	@ (800aa94 <disk_initialize+0x4c>)
 800aa86:	2101      	movs	r1, #1
 800aa88:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800aa8a:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa8c:	4618      	mov	r0, r3
 800aa8e:	3710      	adds	r7, #16
 800aa90:	46bd      	mov	sp, r7
 800aa92:	bd80      	pop	{r7, pc}
 800aa94:	20002b4c 	.word	0x20002b4c

0800aa98 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800aa98:	b590      	push	{r4, r7, lr}
 800aa9a:	b087      	sub	sp, #28
 800aa9c:	af00      	add	r7, sp, #0
 800aa9e:	60b9      	str	r1, [r7, #8]
 800aaa0:	607a      	str	r2, [r7, #4]
 800aaa2:	603b      	str	r3, [r7, #0]
 800aaa4:	4603      	mov	r3, r0
 800aaa6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800aaa8:	7bfb      	ldrb	r3, [r7, #15]
 800aaaa:	4a0a      	ldr	r2, [pc, #40]	@ (800aad4 <disk_read+0x3c>)
 800aaac:	009b      	lsls	r3, r3, #2
 800aaae:	4413      	add	r3, r2
 800aab0:	685b      	ldr	r3, [r3, #4]
 800aab2:	689c      	ldr	r4, [r3, #8]
 800aab4:	7bfb      	ldrb	r3, [r7, #15]
 800aab6:	4a07      	ldr	r2, [pc, #28]	@ (800aad4 <disk_read+0x3c>)
 800aab8:	4413      	add	r3, r2
 800aaba:	7a18      	ldrb	r0, [r3, #8]
 800aabc:	683b      	ldr	r3, [r7, #0]
 800aabe:	687a      	ldr	r2, [r7, #4]
 800aac0:	68b9      	ldr	r1, [r7, #8]
 800aac2:	47a0      	blx	r4
 800aac4:	4603      	mov	r3, r0
 800aac6:	75fb      	strb	r3, [r7, #23]
  return res;
 800aac8:	7dfb      	ldrb	r3, [r7, #23]
}
 800aaca:	4618      	mov	r0, r3
 800aacc:	371c      	adds	r7, #28
 800aace:	46bd      	mov	sp, r7
 800aad0:	bd90      	pop	{r4, r7, pc}
 800aad2:	bf00      	nop
 800aad4:	20002b4c 	.word	0x20002b4c

0800aad8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800aad8:	b590      	push	{r4, r7, lr}
 800aada:	b087      	sub	sp, #28
 800aadc:	af00      	add	r7, sp, #0
 800aade:	60b9      	str	r1, [r7, #8]
 800aae0:	607a      	str	r2, [r7, #4]
 800aae2:	603b      	str	r3, [r7, #0]
 800aae4:	4603      	mov	r3, r0
 800aae6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800aae8:	7bfb      	ldrb	r3, [r7, #15]
 800aaea:	4a0a      	ldr	r2, [pc, #40]	@ (800ab14 <disk_write+0x3c>)
 800aaec:	009b      	lsls	r3, r3, #2
 800aaee:	4413      	add	r3, r2
 800aaf0:	685b      	ldr	r3, [r3, #4]
 800aaf2:	68dc      	ldr	r4, [r3, #12]
 800aaf4:	7bfb      	ldrb	r3, [r7, #15]
 800aaf6:	4a07      	ldr	r2, [pc, #28]	@ (800ab14 <disk_write+0x3c>)
 800aaf8:	4413      	add	r3, r2
 800aafa:	7a18      	ldrb	r0, [r3, #8]
 800aafc:	683b      	ldr	r3, [r7, #0]
 800aafe:	687a      	ldr	r2, [r7, #4]
 800ab00:	68b9      	ldr	r1, [r7, #8]
 800ab02:	47a0      	blx	r4
 800ab04:	4603      	mov	r3, r0
 800ab06:	75fb      	strb	r3, [r7, #23]
  return res;
 800ab08:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab0a:	4618      	mov	r0, r3
 800ab0c:	371c      	adds	r7, #28
 800ab0e:	46bd      	mov	sp, r7
 800ab10:	bd90      	pop	{r4, r7, pc}
 800ab12:	bf00      	nop
 800ab14:	20002b4c 	.word	0x20002b4c

0800ab18 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800ab18:	b580      	push	{r7, lr}
 800ab1a:	b084      	sub	sp, #16
 800ab1c:	af00      	add	r7, sp, #0
 800ab1e:	4603      	mov	r3, r0
 800ab20:	603a      	str	r2, [r7, #0]
 800ab22:	71fb      	strb	r3, [r7, #7]
 800ab24:	460b      	mov	r3, r1
 800ab26:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800ab28:	79fb      	ldrb	r3, [r7, #7]
 800ab2a:	4a09      	ldr	r2, [pc, #36]	@ (800ab50 <disk_ioctl+0x38>)
 800ab2c:	009b      	lsls	r3, r3, #2
 800ab2e:	4413      	add	r3, r2
 800ab30:	685b      	ldr	r3, [r3, #4]
 800ab32:	691b      	ldr	r3, [r3, #16]
 800ab34:	79fa      	ldrb	r2, [r7, #7]
 800ab36:	4906      	ldr	r1, [pc, #24]	@ (800ab50 <disk_ioctl+0x38>)
 800ab38:	440a      	add	r2, r1
 800ab3a:	7a10      	ldrb	r0, [r2, #8]
 800ab3c:	79b9      	ldrb	r1, [r7, #6]
 800ab3e:	683a      	ldr	r2, [r7, #0]
 800ab40:	4798      	blx	r3
 800ab42:	4603      	mov	r3, r0
 800ab44:	73fb      	strb	r3, [r7, #15]
  return res;
 800ab46:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab48:	4618      	mov	r0, r3
 800ab4a:	3710      	adds	r7, #16
 800ab4c:	46bd      	mov	sp, r7
 800ab4e:	bd80      	pop	{r7, pc}
 800ab50:	20002b4c 	.word	0x20002b4c

0800ab54 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800ab54:	b480      	push	{r7}
 800ab56:	b085      	sub	sp, #20
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	3301      	adds	r3, #1
 800ab60:	781b      	ldrb	r3, [r3, #0]
 800ab62:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800ab64:	89fb      	ldrh	r3, [r7, #14]
 800ab66:	021b      	lsls	r3, r3, #8
 800ab68:	b21a      	sxth	r2, r3
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	781b      	ldrb	r3, [r3, #0]
 800ab6e:	b21b      	sxth	r3, r3
 800ab70:	4313      	orrs	r3, r2
 800ab72:	b21b      	sxth	r3, r3
 800ab74:	81fb      	strh	r3, [r7, #14]
	return rv;
 800ab76:	89fb      	ldrh	r3, [r7, #14]
}
 800ab78:	4618      	mov	r0, r3
 800ab7a:	3714      	adds	r7, #20
 800ab7c:	46bd      	mov	sp, r7
 800ab7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab82:	4770      	bx	lr

0800ab84 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800ab84:	b480      	push	{r7}
 800ab86:	b085      	sub	sp, #20
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	3303      	adds	r3, #3
 800ab90:	781b      	ldrb	r3, [r3, #0]
 800ab92:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	021b      	lsls	r3, r3, #8
 800ab98:	687a      	ldr	r2, [r7, #4]
 800ab9a:	3202      	adds	r2, #2
 800ab9c:	7812      	ldrb	r2, [r2, #0]
 800ab9e:	4313      	orrs	r3, r2
 800aba0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	021b      	lsls	r3, r3, #8
 800aba6:	687a      	ldr	r2, [r7, #4]
 800aba8:	3201      	adds	r2, #1
 800abaa:	7812      	ldrb	r2, [r2, #0]
 800abac:	4313      	orrs	r3, r2
 800abae:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	021b      	lsls	r3, r3, #8
 800abb4:	687a      	ldr	r2, [r7, #4]
 800abb6:	7812      	ldrb	r2, [r2, #0]
 800abb8:	4313      	orrs	r3, r2
 800abba:	60fb      	str	r3, [r7, #12]
	return rv;
 800abbc:	68fb      	ldr	r3, [r7, #12]
}
 800abbe:	4618      	mov	r0, r3
 800abc0:	3714      	adds	r7, #20
 800abc2:	46bd      	mov	sp, r7
 800abc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc8:	4770      	bx	lr

0800abca <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800abca:	b480      	push	{r7}
 800abcc:	b083      	sub	sp, #12
 800abce:	af00      	add	r7, sp, #0
 800abd0:	6078      	str	r0, [r7, #4]
 800abd2:	460b      	mov	r3, r1
 800abd4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	1c5a      	adds	r2, r3, #1
 800abda:	607a      	str	r2, [r7, #4]
 800abdc:	887a      	ldrh	r2, [r7, #2]
 800abde:	b2d2      	uxtb	r2, r2
 800abe0:	701a      	strb	r2, [r3, #0]
 800abe2:	887b      	ldrh	r3, [r7, #2]
 800abe4:	0a1b      	lsrs	r3, r3, #8
 800abe6:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	1c5a      	adds	r2, r3, #1
 800abec:	607a      	str	r2, [r7, #4]
 800abee:	887a      	ldrh	r2, [r7, #2]
 800abf0:	b2d2      	uxtb	r2, r2
 800abf2:	701a      	strb	r2, [r3, #0]
}
 800abf4:	bf00      	nop
 800abf6:	370c      	adds	r7, #12
 800abf8:	46bd      	mov	sp, r7
 800abfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abfe:	4770      	bx	lr

0800ac00 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800ac00:	b480      	push	{r7}
 800ac02:	b083      	sub	sp, #12
 800ac04:	af00      	add	r7, sp, #0
 800ac06:	6078      	str	r0, [r7, #4]
 800ac08:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	1c5a      	adds	r2, r3, #1
 800ac0e:	607a      	str	r2, [r7, #4]
 800ac10:	683a      	ldr	r2, [r7, #0]
 800ac12:	b2d2      	uxtb	r2, r2
 800ac14:	701a      	strb	r2, [r3, #0]
 800ac16:	683b      	ldr	r3, [r7, #0]
 800ac18:	0a1b      	lsrs	r3, r3, #8
 800ac1a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	1c5a      	adds	r2, r3, #1
 800ac20:	607a      	str	r2, [r7, #4]
 800ac22:	683a      	ldr	r2, [r7, #0]
 800ac24:	b2d2      	uxtb	r2, r2
 800ac26:	701a      	strb	r2, [r3, #0]
 800ac28:	683b      	ldr	r3, [r7, #0]
 800ac2a:	0a1b      	lsrs	r3, r3, #8
 800ac2c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	1c5a      	adds	r2, r3, #1
 800ac32:	607a      	str	r2, [r7, #4]
 800ac34:	683a      	ldr	r2, [r7, #0]
 800ac36:	b2d2      	uxtb	r2, r2
 800ac38:	701a      	strb	r2, [r3, #0]
 800ac3a:	683b      	ldr	r3, [r7, #0]
 800ac3c:	0a1b      	lsrs	r3, r3, #8
 800ac3e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	1c5a      	adds	r2, r3, #1
 800ac44:	607a      	str	r2, [r7, #4]
 800ac46:	683a      	ldr	r2, [r7, #0]
 800ac48:	b2d2      	uxtb	r2, r2
 800ac4a:	701a      	strb	r2, [r3, #0]
}
 800ac4c:	bf00      	nop
 800ac4e:	370c      	adds	r7, #12
 800ac50:	46bd      	mov	sp, r7
 800ac52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac56:	4770      	bx	lr

0800ac58 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800ac58:	b480      	push	{r7}
 800ac5a:	b087      	sub	sp, #28
 800ac5c:	af00      	add	r7, sp, #0
 800ac5e:	60f8      	str	r0, [r7, #12]
 800ac60:	60b9      	str	r1, [r7, #8]
 800ac62:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800ac68:	68bb      	ldr	r3, [r7, #8]
 800ac6a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d00d      	beq.n	800ac8e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800ac72:	693a      	ldr	r2, [r7, #16]
 800ac74:	1c53      	adds	r3, r2, #1
 800ac76:	613b      	str	r3, [r7, #16]
 800ac78:	697b      	ldr	r3, [r7, #20]
 800ac7a:	1c59      	adds	r1, r3, #1
 800ac7c:	6179      	str	r1, [r7, #20]
 800ac7e:	7812      	ldrb	r2, [r2, #0]
 800ac80:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	3b01      	subs	r3, #1
 800ac86:	607b      	str	r3, [r7, #4]
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d1f1      	bne.n	800ac72 <mem_cpy+0x1a>
	}
}
 800ac8e:	bf00      	nop
 800ac90:	371c      	adds	r7, #28
 800ac92:	46bd      	mov	sp, r7
 800ac94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac98:	4770      	bx	lr

0800ac9a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800ac9a:	b480      	push	{r7}
 800ac9c:	b087      	sub	sp, #28
 800ac9e:	af00      	add	r7, sp, #0
 800aca0:	60f8      	str	r0, [r7, #12]
 800aca2:	60b9      	str	r1, [r7, #8]
 800aca4:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800acaa:	697b      	ldr	r3, [r7, #20]
 800acac:	1c5a      	adds	r2, r3, #1
 800acae:	617a      	str	r2, [r7, #20]
 800acb0:	68ba      	ldr	r2, [r7, #8]
 800acb2:	b2d2      	uxtb	r2, r2
 800acb4:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	3b01      	subs	r3, #1
 800acba:	607b      	str	r3, [r7, #4]
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d1f3      	bne.n	800acaa <mem_set+0x10>
}
 800acc2:	bf00      	nop
 800acc4:	bf00      	nop
 800acc6:	371c      	adds	r7, #28
 800acc8:	46bd      	mov	sp, r7
 800acca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acce:	4770      	bx	lr

0800acd0 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800acd0:	b480      	push	{r7}
 800acd2:	b089      	sub	sp, #36	@ 0x24
 800acd4:	af00      	add	r7, sp, #0
 800acd6:	60f8      	str	r0, [r7, #12]
 800acd8:	60b9      	str	r1, [r7, #8]
 800acda:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	61fb      	str	r3, [r7, #28]
 800ace0:	68bb      	ldr	r3, [r7, #8]
 800ace2:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800ace4:	2300      	movs	r3, #0
 800ace6:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800ace8:	69fb      	ldr	r3, [r7, #28]
 800acea:	1c5a      	adds	r2, r3, #1
 800acec:	61fa      	str	r2, [r7, #28]
 800acee:	781b      	ldrb	r3, [r3, #0]
 800acf0:	4619      	mov	r1, r3
 800acf2:	69bb      	ldr	r3, [r7, #24]
 800acf4:	1c5a      	adds	r2, r3, #1
 800acf6:	61ba      	str	r2, [r7, #24]
 800acf8:	781b      	ldrb	r3, [r3, #0]
 800acfa:	1acb      	subs	r3, r1, r3
 800acfc:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	3b01      	subs	r3, #1
 800ad02:	607b      	str	r3, [r7, #4]
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d002      	beq.n	800ad10 <mem_cmp+0x40>
 800ad0a:	697b      	ldr	r3, [r7, #20]
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d0eb      	beq.n	800ace8 <mem_cmp+0x18>

	return r;
 800ad10:	697b      	ldr	r3, [r7, #20]
}
 800ad12:	4618      	mov	r0, r3
 800ad14:	3724      	adds	r7, #36	@ 0x24
 800ad16:	46bd      	mov	sp, r7
 800ad18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad1c:	4770      	bx	lr

0800ad1e <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800ad1e:	b480      	push	{r7}
 800ad20:	b083      	sub	sp, #12
 800ad22:	af00      	add	r7, sp, #0
 800ad24:	6078      	str	r0, [r7, #4]
 800ad26:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800ad28:	e002      	b.n	800ad30 <chk_chr+0x12>
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	3301      	adds	r3, #1
 800ad2e:	607b      	str	r3, [r7, #4]
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	781b      	ldrb	r3, [r3, #0]
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d005      	beq.n	800ad44 <chk_chr+0x26>
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	781b      	ldrb	r3, [r3, #0]
 800ad3c:	461a      	mov	r2, r3
 800ad3e:	683b      	ldr	r3, [r7, #0]
 800ad40:	4293      	cmp	r3, r2
 800ad42:	d1f2      	bne.n	800ad2a <chk_chr+0xc>
	return *str;
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	781b      	ldrb	r3, [r3, #0]
}
 800ad48:	4618      	mov	r0, r3
 800ad4a:	370c      	adds	r7, #12
 800ad4c:	46bd      	mov	sp, r7
 800ad4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad52:	4770      	bx	lr

0800ad54 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ad54:	b480      	push	{r7}
 800ad56:	b085      	sub	sp, #20
 800ad58:	af00      	add	r7, sp, #0
 800ad5a:	6078      	str	r0, [r7, #4]
 800ad5c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800ad5e:	2300      	movs	r3, #0
 800ad60:	60bb      	str	r3, [r7, #8]
 800ad62:	68bb      	ldr	r3, [r7, #8]
 800ad64:	60fb      	str	r3, [r7, #12]
 800ad66:	e029      	b.n	800adbc <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800ad68:	4a27      	ldr	r2, [pc, #156]	@ (800ae08 <chk_lock+0xb4>)
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	011b      	lsls	r3, r3, #4
 800ad6e:	4413      	add	r3, r2
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d01d      	beq.n	800adb2 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800ad76:	4a24      	ldr	r2, [pc, #144]	@ (800ae08 <chk_lock+0xb4>)
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	011b      	lsls	r3, r3, #4
 800ad7c:	4413      	add	r3, r2
 800ad7e:	681a      	ldr	r2, [r3, #0]
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	429a      	cmp	r2, r3
 800ad86:	d116      	bne.n	800adb6 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800ad88:	4a1f      	ldr	r2, [pc, #124]	@ (800ae08 <chk_lock+0xb4>)
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	011b      	lsls	r3, r3, #4
 800ad8e:	4413      	add	r3, r2
 800ad90:	3304      	adds	r3, #4
 800ad92:	681a      	ldr	r2, [r3, #0]
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800ad98:	429a      	cmp	r2, r3
 800ad9a:	d10c      	bne.n	800adb6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800ad9c:	4a1a      	ldr	r2, [pc, #104]	@ (800ae08 <chk_lock+0xb4>)
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	011b      	lsls	r3, r3, #4
 800ada2:	4413      	add	r3, r2
 800ada4:	3308      	adds	r3, #8
 800ada6:	681a      	ldr	r2, [r3, #0]
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800adac:	429a      	cmp	r2, r3
 800adae:	d102      	bne.n	800adb6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800adb0:	e007      	b.n	800adc2 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800adb2:	2301      	movs	r3, #1
 800adb4:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	3301      	adds	r3, #1
 800adba:	60fb      	str	r3, [r7, #12]
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	2b01      	cmp	r3, #1
 800adc0:	d9d2      	bls.n	800ad68 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	2b02      	cmp	r3, #2
 800adc6:	d109      	bne.n	800addc <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800adc8:	68bb      	ldr	r3, [r7, #8]
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d102      	bne.n	800add4 <chk_lock+0x80>
 800adce:	683b      	ldr	r3, [r7, #0]
 800add0:	2b02      	cmp	r3, #2
 800add2:	d101      	bne.n	800add8 <chk_lock+0x84>
 800add4:	2300      	movs	r3, #0
 800add6:	e010      	b.n	800adfa <chk_lock+0xa6>
 800add8:	2312      	movs	r3, #18
 800adda:	e00e      	b.n	800adfa <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800addc:	683b      	ldr	r3, [r7, #0]
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d108      	bne.n	800adf4 <chk_lock+0xa0>
 800ade2:	4a09      	ldr	r2, [pc, #36]	@ (800ae08 <chk_lock+0xb4>)
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	011b      	lsls	r3, r3, #4
 800ade8:	4413      	add	r3, r2
 800adea:	330c      	adds	r3, #12
 800adec:	881b      	ldrh	r3, [r3, #0]
 800adee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800adf2:	d101      	bne.n	800adf8 <chk_lock+0xa4>
 800adf4:	2310      	movs	r3, #16
 800adf6:	e000      	b.n	800adfa <chk_lock+0xa6>
 800adf8:	2300      	movs	r3, #0
}
 800adfa:	4618      	mov	r0, r3
 800adfc:	3714      	adds	r7, #20
 800adfe:	46bd      	mov	sp, r7
 800ae00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae04:	4770      	bx	lr
 800ae06:	bf00      	nop
 800ae08:	20002b2c 	.word	0x20002b2c

0800ae0c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800ae0c:	b480      	push	{r7}
 800ae0e:	b083      	sub	sp, #12
 800ae10:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ae12:	2300      	movs	r3, #0
 800ae14:	607b      	str	r3, [r7, #4]
 800ae16:	e002      	b.n	800ae1e <enq_lock+0x12>
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	3301      	adds	r3, #1
 800ae1c:	607b      	str	r3, [r7, #4]
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	2b01      	cmp	r3, #1
 800ae22:	d806      	bhi.n	800ae32 <enq_lock+0x26>
 800ae24:	4a09      	ldr	r2, [pc, #36]	@ (800ae4c <enq_lock+0x40>)
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	011b      	lsls	r3, r3, #4
 800ae2a:	4413      	add	r3, r2
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d1f2      	bne.n	800ae18 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	2b02      	cmp	r3, #2
 800ae36:	bf14      	ite	ne
 800ae38:	2301      	movne	r3, #1
 800ae3a:	2300      	moveq	r3, #0
 800ae3c:	b2db      	uxtb	r3, r3
}
 800ae3e:	4618      	mov	r0, r3
 800ae40:	370c      	adds	r7, #12
 800ae42:	46bd      	mov	sp, r7
 800ae44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae48:	4770      	bx	lr
 800ae4a:	bf00      	nop
 800ae4c:	20002b2c 	.word	0x20002b2c

0800ae50 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ae50:	b480      	push	{r7}
 800ae52:	b085      	sub	sp, #20
 800ae54:	af00      	add	r7, sp, #0
 800ae56:	6078      	str	r0, [r7, #4]
 800ae58:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ae5a:	2300      	movs	r3, #0
 800ae5c:	60fb      	str	r3, [r7, #12]
 800ae5e:	e01f      	b.n	800aea0 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800ae60:	4a41      	ldr	r2, [pc, #260]	@ (800af68 <inc_lock+0x118>)
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	011b      	lsls	r3, r3, #4
 800ae66:	4413      	add	r3, r2
 800ae68:	681a      	ldr	r2, [r3, #0]
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	429a      	cmp	r2, r3
 800ae70:	d113      	bne.n	800ae9a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800ae72:	4a3d      	ldr	r2, [pc, #244]	@ (800af68 <inc_lock+0x118>)
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	011b      	lsls	r3, r3, #4
 800ae78:	4413      	add	r3, r2
 800ae7a:	3304      	adds	r3, #4
 800ae7c:	681a      	ldr	r2, [r3, #0]
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800ae82:	429a      	cmp	r2, r3
 800ae84:	d109      	bne.n	800ae9a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800ae86:	4a38      	ldr	r2, [pc, #224]	@ (800af68 <inc_lock+0x118>)
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	011b      	lsls	r3, r3, #4
 800ae8c:	4413      	add	r3, r2
 800ae8e:	3308      	adds	r3, #8
 800ae90:	681a      	ldr	r2, [r3, #0]
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800ae96:	429a      	cmp	r2, r3
 800ae98:	d006      	beq.n	800aea8 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	3301      	adds	r3, #1
 800ae9e:	60fb      	str	r3, [r7, #12]
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	2b01      	cmp	r3, #1
 800aea4:	d9dc      	bls.n	800ae60 <inc_lock+0x10>
 800aea6:	e000      	b.n	800aeaa <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800aea8:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	2b02      	cmp	r3, #2
 800aeae:	d132      	bne.n	800af16 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800aeb0:	2300      	movs	r3, #0
 800aeb2:	60fb      	str	r3, [r7, #12]
 800aeb4:	e002      	b.n	800aebc <inc_lock+0x6c>
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	3301      	adds	r3, #1
 800aeba:	60fb      	str	r3, [r7, #12]
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	2b01      	cmp	r3, #1
 800aec0:	d806      	bhi.n	800aed0 <inc_lock+0x80>
 800aec2:	4a29      	ldr	r2, [pc, #164]	@ (800af68 <inc_lock+0x118>)
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	011b      	lsls	r3, r3, #4
 800aec8:	4413      	add	r3, r2
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d1f2      	bne.n	800aeb6 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	2b02      	cmp	r3, #2
 800aed4:	d101      	bne.n	800aeda <inc_lock+0x8a>
 800aed6:	2300      	movs	r3, #0
 800aed8:	e040      	b.n	800af5c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	681a      	ldr	r2, [r3, #0]
 800aede:	4922      	ldr	r1, [pc, #136]	@ (800af68 <inc_lock+0x118>)
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	011b      	lsls	r3, r3, #4
 800aee4:	440b      	add	r3, r1
 800aee6:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	689a      	ldr	r2, [r3, #8]
 800aeec:	491e      	ldr	r1, [pc, #120]	@ (800af68 <inc_lock+0x118>)
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	011b      	lsls	r3, r3, #4
 800aef2:	440b      	add	r3, r1
 800aef4:	3304      	adds	r3, #4
 800aef6:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	695a      	ldr	r2, [r3, #20]
 800aefc:	491a      	ldr	r1, [pc, #104]	@ (800af68 <inc_lock+0x118>)
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	011b      	lsls	r3, r3, #4
 800af02:	440b      	add	r3, r1
 800af04:	3308      	adds	r3, #8
 800af06:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800af08:	4a17      	ldr	r2, [pc, #92]	@ (800af68 <inc_lock+0x118>)
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	011b      	lsls	r3, r3, #4
 800af0e:	4413      	add	r3, r2
 800af10:	330c      	adds	r3, #12
 800af12:	2200      	movs	r2, #0
 800af14:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800af16:	683b      	ldr	r3, [r7, #0]
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d009      	beq.n	800af30 <inc_lock+0xe0>
 800af1c:	4a12      	ldr	r2, [pc, #72]	@ (800af68 <inc_lock+0x118>)
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	011b      	lsls	r3, r3, #4
 800af22:	4413      	add	r3, r2
 800af24:	330c      	adds	r3, #12
 800af26:	881b      	ldrh	r3, [r3, #0]
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d001      	beq.n	800af30 <inc_lock+0xe0>
 800af2c:	2300      	movs	r3, #0
 800af2e:	e015      	b.n	800af5c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800af30:	683b      	ldr	r3, [r7, #0]
 800af32:	2b00      	cmp	r3, #0
 800af34:	d108      	bne.n	800af48 <inc_lock+0xf8>
 800af36:	4a0c      	ldr	r2, [pc, #48]	@ (800af68 <inc_lock+0x118>)
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	011b      	lsls	r3, r3, #4
 800af3c:	4413      	add	r3, r2
 800af3e:	330c      	adds	r3, #12
 800af40:	881b      	ldrh	r3, [r3, #0]
 800af42:	3301      	adds	r3, #1
 800af44:	b29a      	uxth	r2, r3
 800af46:	e001      	b.n	800af4c <inc_lock+0xfc>
 800af48:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800af4c:	4906      	ldr	r1, [pc, #24]	@ (800af68 <inc_lock+0x118>)
 800af4e:	68fb      	ldr	r3, [r7, #12]
 800af50:	011b      	lsls	r3, r3, #4
 800af52:	440b      	add	r3, r1
 800af54:	330c      	adds	r3, #12
 800af56:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	3301      	adds	r3, #1
}
 800af5c:	4618      	mov	r0, r3
 800af5e:	3714      	adds	r7, #20
 800af60:	46bd      	mov	sp, r7
 800af62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af66:	4770      	bx	lr
 800af68:	20002b2c 	.word	0x20002b2c

0800af6c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800af6c:	b480      	push	{r7}
 800af6e:	b085      	sub	sp, #20
 800af70:	af00      	add	r7, sp, #0
 800af72:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	3b01      	subs	r3, #1
 800af78:	607b      	str	r3, [r7, #4]
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	2b01      	cmp	r3, #1
 800af7e:	d825      	bhi.n	800afcc <dec_lock+0x60>
		n = Files[i].ctr;
 800af80:	4a17      	ldr	r2, [pc, #92]	@ (800afe0 <dec_lock+0x74>)
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	011b      	lsls	r3, r3, #4
 800af86:	4413      	add	r3, r2
 800af88:	330c      	adds	r3, #12
 800af8a:	881b      	ldrh	r3, [r3, #0]
 800af8c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800af8e:	89fb      	ldrh	r3, [r7, #14]
 800af90:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800af94:	d101      	bne.n	800af9a <dec_lock+0x2e>
 800af96:	2300      	movs	r3, #0
 800af98:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800af9a:	89fb      	ldrh	r3, [r7, #14]
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d002      	beq.n	800afa6 <dec_lock+0x3a>
 800afa0:	89fb      	ldrh	r3, [r7, #14]
 800afa2:	3b01      	subs	r3, #1
 800afa4:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800afa6:	4a0e      	ldr	r2, [pc, #56]	@ (800afe0 <dec_lock+0x74>)
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	011b      	lsls	r3, r3, #4
 800afac:	4413      	add	r3, r2
 800afae:	330c      	adds	r3, #12
 800afb0:	89fa      	ldrh	r2, [r7, #14]
 800afb2:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800afb4:	89fb      	ldrh	r3, [r7, #14]
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d105      	bne.n	800afc6 <dec_lock+0x5a>
 800afba:	4a09      	ldr	r2, [pc, #36]	@ (800afe0 <dec_lock+0x74>)
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	011b      	lsls	r3, r3, #4
 800afc0:	4413      	add	r3, r2
 800afc2:	2200      	movs	r2, #0
 800afc4:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800afc6:	2300      	movs	r3, #0
 800afc8:	737b      	strb	r3, [r7, #13]
 800afca:	e001      	b.n	800afd0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800afcc:	2302      	movs	r3, #2
 800afce:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800afd0:	7b7b      	ldrb	r3, [r7, #13]
}
 800afd2:	4618      	mov	r0, r3
 800afd4:	3714      	adds	r7, #20
 800afd6:	46bd      	mov	sp, r7
 800afd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afdc:	4770      	bx	lr
 800afde:	bf00      	nop
 800afe0:	20002b2c 	.word	0x20002b2c

0800afe4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800afe4:	b480      	push	{r7}
 800afe6:	b085      	sub	sp, #20
 800afe8:	af00      	add	r7, sp, #0
 800afea:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800afec:	2300      	movs	r3, #0
 800afee:	60fb      	str	r3, [r7, #12]
 800aff0:	e010      	b.n	800b014 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800aff2:	4a0d      	ldr	r2, [pc, #52]	@ (800b028 <clear_lock+0x44>)
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	011b      	lsls	r3, r3, #4
 800aff8:	4413      	add	r3, r2
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	687a      	ldr	r2, [r7, #4]
 800affe:	429a      	cmp	r2, r3
 800b000:	d105      	bne.n	800b00e <clear_lock+0x2a>
 800b002:	4a09      	ldr	r2, [pc, #36]	@ (800b028 <clear_lock+0x44>)
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	011b      	lsls	r3, r3, #4
 800b008:	4413      	add	r3, r2
 800b00a:	2200      	movs	r2, #0
 800b00c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	3301      	adds	r3, #1
 800b012:	60fb      	str	r3, [r7, #12]
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	2b01      	cmp	r3, #1
 800b018:	d9eb      	bls.n	800aff2 <clear_lock+0xe>
	}
}
 800b01a:	bf00      	nop
 800b01c:	bf00      	nop
 800b01e:	3714      	adds	r7, #20
 800b020:	46bd      	mov	sp, r7
 800b022:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b026:	4770      	bx	lr
 800b028:	20002b2c 	.word	0x20002b2c

0800b02c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800b02c:	b580      	push	{r7, lr}
 800b02e:	b086      	sub	sp, #24
 800b030:	af00      	add	r7, sp, #0
 800b032:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800b034:	2300      	movs	r3, #0
 800b036:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	78db      	ldrb	r3, [r3, #3]
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d034      	beq.n	800b0aa <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b044:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	7858      	ldrb	r0, [r3, #1]
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b050:	2301      	movs	r3, #1
 800b052:	697a      	ldr	r2, [r7, #20]
 800b054:	f7ff fd40 	bl	800aad8 <disk_write>
 800b058:	4603      	mov	r3, r0
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d002      	beq.n	800b064 <sync_window+0x38>
			res = FR_DISK_ERR;
 800b05e:	2301      	movs	r3, #1
 800b060:	73fb      	strb	r3, [r7, #15]
 800b062:	e022      	b.n	800b0aa <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	2200      	movs	r2, #0
 800b068:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b06e:	697a      	ldr	r2, [r7, #20]
 800b070:	1ad2      	subs	r2, r2, r3
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	69db      	ldr	r3, [r3, #28]
 800b076:	429a      	cmp	r2, r3
 800b078:	d217      	bcs.n	800b0aa <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	789b      	ldrb	r3, [r3, #2]
 800b07e:	613b      	str	r3, [r7, #16]
 800b080:	e010      	b.n	800b0a4 <sync_window+0x78>
					wsect += fs->fsize;
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	69db      	ldr	r3, [r3, #28]
 800b086:	697a      	ldr	r2, [r7, #20]
 800b088:	4413      	add	r3, r2
 800b08a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	7858      	ldrb	r0, [r3, #1]
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b096:	2301      	movs	r3, #1
 800b098:	697a      	ldr	r2, [r7, #20]
 800b09a:	f7ff fd1d 	bl	800aad8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800b09e:	693b      	ldr	r3, [r7, #16]
 800b0a0:	3b01      	subs	r3, #1
 800b0a2:	613b      	str	r3, [r7, #16]
 800b0a4:	693b      	ldr	r3, [r7, #16]
 800b0a6:	2b01      	cmp	r3, #1
 800b0a8:	d8eb      	bhi.n	800b082 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800b0aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0ac:	4618      	mov	r0, r3
 800b0ae:	3718      	adds	r7, #24
 800b0b0:	46bd      	mov	sp, r7
 800b0b2:	bd80      	pop	{r7, pc}

0800b0b4 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800b0b4:	b580      	push	{r7, lr}
 800b0b6:	b084      	sub	sp, #16
 800b0b8:	af00      	add	r7, sp, #0
 800b0ba:	6078      	str	r0, [r7, #4]
 800b0bc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800b0be:	2300      	movs	r3, #0
 800b0c0:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b0c6:	683a      	ldr	r2, [r7, #0]
 800b0c8:	429a      	cmp	r2, r3
 800b0ca:	d01b      	beq.n	800b104 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800b0cc:	6878      	ldr	r0, [r7, #4]
 800b0ce:	f7ff ffad 	bl	800b02c <sync_window>
 800b0d2:	4603      	mov	r3, r0
 800b0d4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800b0d6:	7bfb      	ldrb	r3, [r7, #15]
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d113      	bne.n	800b104 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	7858      	ldrb	r0, [r3, #1]
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b0e6:	2301      	movs	r3, #1
 800b0e8:	683a      	ldr	r2, [r7, #0]
 800b0ea:	f7ff fcd5 	bl	800aa98 <disk_read>
 800b0ee:	4603      	mov	r3, r0
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d004      	beq.n	800b0fe <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800b0f4:	f04f 33ff 	mov.w	r3, #4294967295
 800b0f8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800b0fa:	2301      	movs	r3, #1
 800b0fc:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	683a      	ldr	r2, [r7, #0]
 800b102:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 800b104:	7bfb      	ldrb	r3, [r7, #15]
}
 800b106:	4618      	mov	r0, r3
 800b108:	3710      	adds	r7, #16
 800b10a:	46bd      	mov	sp, r7
 800b10c:	bd80      	pop	{r7, pc}
	...

0800b110 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800b110:	b580      	push	{r7, lr}
 800b112:	b084      	sub	sp, #16
 800b114:	af00      	add	r7, sp, #0
 800b116:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800b118:	6878      	ldr	r0, [r7, #4]
 800b11a:	f7ff ff87 	bl	800b02c <sync_window>
 800b11e:	4603      	mov	r3, r0
 800b120:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800b122:	7bfb      	ldrb	r3, [r7, #15]
 800b124:	2b00      	cmp	r3, #0
 800b126:	d159      	bne.n	800b1dc <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	781b      	ldrb	r3, [r3, #0]
 800b12c:	2b03      	cmp	r3, #3
 800b12e:	d149      	bne.n	800b1c4 <sync_fs+0xb4>
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	791b      	ldrb	r3, [r3, #4]
 800b134:	2b01      	cmp	r3, #1
 800b136:	d145      	bne.n	800b1c4 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	f103 0034 	add.w	r0, r3, #52	@ 0x34
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	899b      	ldrh	r3, [r3, #12]
 800b142:	461a      	mov	r2, r3
 800b144:	2100      	movs	r1, #0
 800b146:	f7ff fda8 	bl	800ac9a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	3334      	adds	r3, #52	@ 0x34
 800b14e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800b152:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800b156:	4618      	mov	r0, r3
 800b158:	f7ff fd37 	bl	800abca <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	3334      	adds	r3, #52	@ 0x34
 800b160:	4921      	ldr	r1, [pc, #132]	@ (800b1e8 <sync_fs+0xd8>)
 800b162:	4618      	mov	r0, r3
 800b164:	f7ff fd4c 	bl	800ac00 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	3334      	adds	r3, #52	@ 0x34
 800b16c:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800b170:	491e      	ldr	r1, [pc, #120]	@ (800b1ec <sync_fs+0xdc>)
 800b172:	4618      	mov	r0, r3
 800b174:	f7ff fd44 	bl	800ac00 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	3334      	adds	r3, #52	@ 0x34
 800b17c:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	695b      	ldr	r3, [r3, #20]
 800b184:	4619      	mov	r1, r3
 800b186:	4610      	mov	r0, r2
 800b188:	f7ff fd3a 	bl	800ac00 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	3334      	adds	r3, #52	@ 0x34
 800b190:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	691b      	ldr	r3, [r3, #16]
 800b198:	4619      	mov	r1, r3
 800b19a:	4610      	mov	r0, r2
 800b19c:	f7ff fd30 	bl	800ac00 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	6a1b      	ldr	r3, [r3, #32]
 800b1a4:	1c5a      	adds	r2, r3, #1
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	7858      	ldrb	r0, [r3, #1]
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b1b8:	2301      	movs	r3, #1
 800b1ba:	f7ff fc8d 	bl	800aad8 <disk_write>
			fs->fsi_flag = 0;
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	2200      	movs	r2, #0
 800b1c2:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	785b      	ldrb	r3, [r3, #1]
 800b1c8:	2200      	movs	r2, #0
 800b1ca:	2100      	movs	r1, #0
 800b1cc:	4618      	mov	r0, r3
 800b1ce:	f7ff fca3 	bl	800ab18 <disk_ioctl>
 800b1d2:	4603      	mov	r3, r0
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d001      	beq.n	800b1dc <sync_fs+0xcc>
 800b1d8:	2301      	movs	r3, #1
 800b1da:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800b1dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1de:	4618      	mov	r0, r3
 800b1e0:	3710      	adds	r7, #16
 800b1e2:	46bd      	mov	sp, r7
 800b1e4:	bd80      	pop	{r7, pc}
 800b1e6:	bf00      	nop
 800b1e8:	41615252 	.word	0x41615252
 800b1ec:	61417272 	.word	0x61417272

0800b1f0 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800b1f0:	b480      	push	{r7}
 800b1f2:	b083      	sub	sp, #12
 800b1f4:	af00      	add	r7, sp, #0
 800b1f6:	6078      	str	r0, [r7, #4]
 800b1f8:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800b1fa:	683b      	ldr	r3, [r7, #0]
 800b1fc:	3b02      	subs	r3, #2
 800b1fe:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	699b      	ldr	r3, [r3, #24]
 800b204:	3b02      	subs	r3, #2
 800b206:	683a      	ldr	r2, [r7, #0]
 800b208:	429a      	cmp	r2, r3
 800b20a:	d301      	bcc.n	800b210 <clust2sect+0x20>
 800b20c:	2300      	movs	r3, #0
 800b20e:	e008      	b.n	800b222 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	895b      	ldrh	r3, [r3, #10]
 800b214:	461a      	mov	r2, r3
 800b216:	683b      	ldr	r3, [r7, #0]
 800b218:	fb03 f202 	mul.w	r2, r3, r2
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b220:	4413      	add	r3, r2
}
 800b222:	4618      	mov	r0, r3
 800b224:	370c      	adds	r7, #12
 800b226:	46bd      	mov	sp, r7
 800b228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b22c:	4770      	bx	lr

0800b22e <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800b22e:	b580      	push	{r7, lr}
 800b230:	b086      	sub	sp, #24
 800b232:	af00      	add	r7, sp, #0
 800b234:	6078      	str	r0, [r7, #4]
 800b236:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800b23e:	683b      	ldr	r3, [r7, #0]
 800b240:	2b01      	cmp	r3, #1
 800b242:	d904      	bls.n	800b24e <get_fat+0x20>
 800b244:	693b      	ldr	r3, [r7, #16]
 800b246:	699b      	ldr	r3, [r3, #24]
 800b248:	683a      	ldr	r2, [r7, #0]
 800b24a:	429a      	cmp	r2, r3
 800b24c:	d302      	bcc.n	800b254 <get_fat+0x26>
		val = 1;	/* Internal error */
 800b24e:	2301      	movs	r3, #1
 800b250:	617b      	str	r3, [r7, #20]
 800b252:	e0ba      	b.n	800b3ca <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800b254:	f04f 33ff 	mov.w	r3, #4294967295
 800b258:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800b25a:	693b      	ldr	r3, [r7, #16]
 800b25c:	781b      	ldrb	r3, [r3, #0]
 800b25e:	2b03      	cmp	r3, #3
 800b260:	f000 8082 	beq.w	800b368 <get_fat+0x13a>
 800b264:	2b03      	cmp	r3, #3
 800b266:	f300 80a6 	bgt.w	800b3b6 <get_fat+0x188>
 800b26a:	2b01      	cmp	r3, #1
 800b26c:	d002      	beq.n	800b274 <get_fat+0x46>
 800b26e:	2b02      	cmp	r3, #2
 800b270:	d055      	beq.n	800b31e <get_fat+0xf0>
 800b272:	e0a0      	b.n	800b3b6 <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800b274:	683b      	ldr	r3, [r7, #0]
 800b276:	60fb      	str	r3, [r7, #12]
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	085b      	lsrs	r3, r3, #1
 800b27c:	68fa      	ldr	r2, [r7, #12]
 800b27e:	4413      	add	r3, r2
 800b280:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b282:	693b      	ldr	r3, [r7, #16]
 800b284:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b286:	693b      	ldr	r3, [r7, #16]
 800b288:	899b      	ldrh	r3, [r3, #12]
 800b28a:	4619      	mov	r1, r3
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	fbb3 f3f1 	udiv	r3, r3, r1
 800b292:	4413      	add	r3, r2
 800b294:	4619      	mov	r1, r3
 800b296:	6938      	ldr	r0, [r7, #16]
 800b298:	f7ff ff0c 	bl	800b0b4 <move_window>
 800b29c:	4603      	mov	r3, r0
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	f040 808c 	bne.w	800b3bc <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	1c5a      	adds	r2, r3, #1
 800b2a8:	60fa      	str	r2, [r7, #12]
 800b2aa:	693a      	ldr	r2, [r7, #16]
 800b2ac:	8992      	ldrh	r2, [r2, #12]
 800b2ae:	fbb3 f1f2 	udiv	r1, r3, r2
 800b2b2:	fb01 f202 	mul.w	r2, r1, r2
 800b2b6:	1a9b      	subs	r3, r3, r2
 800b2b8:	693a      	ldr	r2, [r7, #16]
 800b2ba:	4413      	add	r3, r2
 800b2bc:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800b2c0:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b2c2:	693b      	ldr	r3, [r7, #16]
 800b2c4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b2c6:	693b      	ldr	r3, [r7, #16]
 800b2c8:	899b      	ldrh	r3, [r3, #12]
 800b2ca:	4619      	mov	r1, r3
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	fbb3 f3f1 	udiv	r3, r3, r1
 800b2d2:	4413      	add	r3, r2
 800b2d4:	4619      	mov	r1, r3
 800b2d6:	6938      	ldr	r0, [r7, #16]
 800b2d8:	f7ff feec 	bl	800b0b4 <move_window>
 800b2dc:	4603      	mov	r3, r0
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d16e      	bne.n	800b3c0 <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;
 800b2e2:	693b      	ldr	r3, [r7, #16]
 800b2e4:	899b      	ldrh	r3, [r3, #12]
 800b2e6:	461a      	mov	r2, r3
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	fbb3 f1f2 	udiv	r1, r3, r2
 800b2ee:	fb01 f202 	mul.w	r2, r1, r2
 800b2f2:	1a9b      	subs	r3, r3, r2
 800b2f4:	693a      	ldr	r2, [r7, #16]
 800b2f6:	4413      	add	r3, r2
 800b2f8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800b2fc:	021b      	lsls	r3, r3, #8
 800b2fe:	68ba      	ldr	r2, [r7, #8]
 800b300:	4313      	orrs	r3, r2
 800b302:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800b304:	683b      	ldr	r3, [r7, #0]
 800b306:	f003 0301 	and.w	r3, r3, #1
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d002      	beq.n	800b314 <get_fat+0xe6>
 800b30e:	68bb      	ldr	r3, [r7, #8]
 800b310:	091b      	lsrs	r3, r3, #4
 800b312:	e002      	b.n	800b31a <get_fat+0xec>
 800b314:	68bb      	ldr	r3, [r7, #8]
 800b316:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b31a:	617b      	str	r3, [r7, #20]
			break;
 800b31c:	e055      	b.n	800b3ca <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b31e:	693b      	ldr	r3, [r7, #16]
 800b320:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b322:	693b      	ldr	r3, [r7, #16]
 800b324:	899b      	ldrh	r3, [r3, #12]
 800b326:	085b      	lsrs	r3, r3, #1
 800b328:	b29b      	uxth	r3, r3
 800b32a:	4619      	mov	r1, r3
 800b32c:	683b      	ldr	r3, [r7, #0]
 800b32e:	fbb3 f3f1 	udiv	r3, r3, r1
 800b332:	4413      	add	r3, r2
 800b334:	4619      	mov	r1, r3
 800b336:	6938      	ldr	r0, [r7, #16]
 800b338:	f7ff febc 	bl	800b0b4 <move_window>
 800b33c:	4603      	mov	r3, r0
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d140      	bne.n	800b3c4 <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800b342:	693b      	ldr	r3, [r7, #16]
 800b344:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b348:	683b      	ldr	r3, [r7, #0]
 800b34a:	005b      	lsls	r3, r3, #1
 800b34c:	693a      	ldr	r2, [r7, #16]
 800b34e:	8992      	ldrh	r2, [r2, #12]
 800b350:	fbb3 f0f2 	udiv	r0, r3, r2
 800b354:	fb00 f202 	mul.w	r2, r0, r2
 800b358:	1a9b      	subs	r3, r3, r2
 800b35a:	440b      	add	r3, r1
 800b35c:	4618      	mov	r0, r3
 800b35e:	f7ff fbf9 	bl	800ab54 <ld_word>
 800b362:	4603      	mov	r3, r0
 800b364:	617b      	str	r3, [r7, #20]
			break;
 800b366:	e030      	b.n	800b3ca <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b368:	693b      	ldr	r3, [r7, #16]
 800b36a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b36c:	693b      	ldr	r3, [r7, #16]
 800b36e:	899b      	ldrh	r3, [r3, #12]
 800b370:	089b      	lsrs	r3, r3, #2
 800b372:	b29b      	uxth	r3, r3
 800b374:	4619      	mov	r1, r3
 800b376:	683b      	ldr	r3, [r7, #0]
 800b378:	fbb3 f3f1 	udiv	r3, r3, r1
 800b37c:	4413      	add	r3, r2
 800b37e:	4619      	mov	r1, r3
 800b380:	6938      	ldr	r0, [r7, #16]
 800b382:	f7ff fe97 	bl	800b0b4 <move_window>
 800b386:	4603      	mov	r3, r0
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d11d      	bne.n	800b3c8 <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800b38c:	693b      	ldr	r3, [r7, #16]
 800b38e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b392:	683b      	ldr	r3, [r7, #0]
 800b394:	009b      	lsls	r3, r3, #2
 800b396:	693a      	ldr	r2, [r7, #16]
 800b398:	8992      	ldrh	r2, [r2, #12]
 800b39a:	fbb3 f0f2 	udiv	r0, r3, r2
 800b39e:	fb00 f202 	mul.w	r2, r0, r2
 800b3a2:	1a9b      	subs	r3, r3, r2
 800b3a4:	440b      	add	r3, r1
 800b3a6:	4618      	mov	r0, r3
 800b3a8:	f7ff fbec 	bl	800ab84 <ld_dword>
 800b3ac:	4603      	mov	r3, r0
 800b3ae:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800b3b2:	617b      	str	r3, [r7, #20]
			break;
 800b3b4:	e009      	b.n	800b3ca <get_fat+0x19c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800b3b6:	2301      	movs	r3, #1
 800b3b8:	617b      	str	r3, [r7, #20]
 800b3ba:	e006      	b.n	800b3ca <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b3bc:	bf00      	nop
 800b3be:	e004      	b.n	800b3ca <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b3c0:	bf00      	nop
 800b3c2:	e002      	b.n	800b3ca <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b3c4:	bf00      	nop
 800b3c6:	e000      	b.n	800b3ca <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b3c8:	bf00      	nop
		}
	}

	return val;
 800b3ca:	697b      	ldr	r3, [r7, #20]
}
 800b3cc:	4618      	mov	r0, r3
 800b3ce:	3718      	adds	r7, #24
 800b3d0:	46bd      	mov	sp, r7
 800b3d2:	bd80      	pop	{r7, pc}

0800b3d4 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800b3d4:	b590      	push	{r4, r7, lr}
 800b3d6:	b089      	sub	sp, #36	@ 0x24
 800b3d8:	af00      	add	r7, sp, #0
 800b3da:	60f8      	str	r0, [r7, #12]
 800b3dc:	60b9      	str	r1, [r7, #8]
 800b3de:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800b3e0:	2302      	movs	r3, #2
 800b3e2:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800b3e4:	68bb      	ldr	r3, [r7, #8]
 800b3e6:	2b01      	cmp	r3, #1
 800b3e8:	f240 8109 	bls.w	800b5fe <put_fat+0x22a>
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	699b      	ldr	r3, [r3, #24]
 800b3f0:	68ba      	ldr	r2, [r7, #8]
 800b3f2:	429a      	cmp	r2, r3
 800b3f4:	f080 8103 	bcs.w	800b5fe <put_fat+0x22a>
		switch (fs->fs_type) {
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	781b      	ldrb	r3, [r3, #0]
 800b3fc:	2b03      	cmp	r3, #3
 800b3fe:	f000 80b6 	beq.w	800b56e <put_fat+0x19a>
 800b402:	2b03      	cmp	r3, #3
 800b404:	f300 80fb 	bgt.w	800b5fe <put_fat+0x22a>
 800b408:	2b01      	cmp	r3, #1
 800b40a:	d003      	beq.n	800b414 <put_fat+0x40>
 800b40c:	2b02      	cmp	r3, #2
 800b40e:	f000 8083 	beq.w	800b518 <put_fat+0x144>
 800b412:	e0f4      	b.n	800b5fe <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800b414:	68bb      	ldr	r3, [r7, #8]
 800b416:	61bb      	str	r3, [r7, #24]
 800b418:	69bb      	ldr	r3, [r7, #24]
 800b41a:	085b      	lsrs	r3, r3, #1
 800b41c:	69ba      	ldr	r2, [r7, #24]
 800b41e:	4413      	add	r3, r2
 800b420:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	899b      	ldrh	r3, [r3, #12]
 800b42a:	4619      	mov	r1, r3
 800b42c:	69bb      	ldr	r3, [r7, #24]
 800b42e:	fbb3 f3f1 	udiv	r3, r3, r1
 800b432:	4413      	add	r3, r2
 800b434:	4619      	mov	r1, r3
 800b436:	68f8      	ldr	r0, [r7, #12]
 800b438:	f7ff fe3c 	bl	800b0b4 <move_window>
 800b43c:	4603      	mov	r3, r0
 800b43e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b440:	7ffb      	ldrb	r3, [r7, #31]
 800b442:	2b00      	cmp	r3, #0
 800b444:	f040 80d4 	bne.w	800b5f0 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 800b448:	68fb      	ldr	r3, [r7, #12]
 800b44a:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b44e:	69bb      	ldr	r3, [r7, #24]
 800b450:	1c5a      	adds	r2, r3, #1
 800b452:	61ba      	str	r2, [r7, #24]
 800b454:	68fa      	ldr	r2, [r7, #12]
 800b456:	8992      	ldrh	r2, [r2, #12]
 800b458:	fbb3 f0f2 	udiv	r0, r3, r2
 800b45c:	fb00 f202 	mul.w	r2, r0, r2
 800b460:	1a9b      	subs	r3, r3, r2
 800b462:	440b      	add	r3, r1
 800b464:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800b466:	68bb      	ldr	r3, [r7, #8]
 800b468:	f003 0301 	and.w	r3, r3, #1
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	d00d      	beq.n	800b48c <put_fat+0xb8>
 800b470:	697b      	ldr	r3, [r7, #20]
 800b472:	781b      	ldrb	r3, [r3, #0]
 800b474:	b25b      	sxtb	r3, r3
 800b476:	f003 030f 	and.w	r3, r3, #15
 800b47a:	b25a      	sxtb	r2, r3
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	b2db      	uxtb	r3, r3
 800b480:	011b      	lsls	r3, r3, #4
 800b482:	b25b      	sxtb	r3, r3
 800b484:	4313      	orrs	r3, r2
 800b486:	b25b      	sxtb	r3, r3
 800b488:	b2db      	uxtb	r3, r3
 800b48a:	e001      	b.n	800b490 <put_fat+0xbc>
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	b2db      	uxtb	r3, r3
 800b490:	697a      	ldr	r2, [r7, #20]
 800b492:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	2201      	movs	r2, #1
 800b498:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	899b      	ldrh	r3, [r3, #12]
 800b4a2:	4619      	mov	r1, r3
 800b4a4:	69bb      	ldr	r3, [r7, #24]
 800b4a6:	fbb3 f3f1 	udiv	r3, r3, r1
 800b4aa:	4413      	add	r3, r2
 800b4ac:	4619      	mov	r1, r3
 800b4ae:	68f8      	ldr	r0, [r7, #12]
 800b4b0:	f7ff fe00 	bl	800b0b4 <move_window>
 800b4b4:	4603      	mov	r3, r0
 800b4b6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b4b8:	7ffb      	ldrb	r3, [r7, #31]
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	f040 809a 	bne.w	800b5f4 <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	899b      	ldrh	r3, [r3, #12]
 800b4ca:	461a      	mov	r2, r3
 800b4cc:	69bb      	ldr	r3, [r7, #24]
 800b4ce:	fbb3 f0f2 	udiv	r0, r3, r2
 800b4d2:	fb00 f202 	mul.w	r2, r0, r2
 800b4d6:	1a9b      	subs	r3, r3, r2
 800b4d8:	440b      	add	r3, r1
 800b4da:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800b4dc:	68bb      	ldr	r3, [r7, #8]
 800b4de:	f003 0301 	and.w	r3, r3, #1
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d003      	beq.n	800b4ee <put_fat+0x11a>
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	091b      	lsrs	r3, r3, #4
 800b4ea:	b2db      	uxtb	r3, r3
 800b4ec:	e00e      	b.n	800b50c <put_fat+0x138>
 800b4ee:	697b      	ldr	r3, [r7, #20]
 800b4f0:	781b      	ldrb	r3, [r3, #0]
 800b4f2:	b25b      	sxtb	r3, r3
 800b4f4:	f023 030f 	bic.w	r3, r3, #15
 800b4f8:	b25a      	sxtb	r2, r3
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	0a1b      	lsrs	r3, r3, #8
 800b4fe:	b25b      	sxtb	r3, r3
 800b500:	f003 030f 	and.w	r3, r3, #15
 800b504:	b25b      	sxtb	r3, r3
 800b506:	4313      	orrs	r3, r2
 800b508:	b25b      	sxtb	r3, r3
 800b50a:	b2db      	uxtb	r3, r3
 800b50c:	697a      	ldr	r2, [r7, #20]
 800b50e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	2201      	movs	r2, #1
 800b514:	70da      	strb	r2, [r3, #3]
			break;
 800b516:	e072      	b.n	800b5fe <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	899b      	ldrh	r3, [r3, #12]
 800b520:	085b      	lsrs	r3, r3, #1
 800b522:	b29b      	uxth	r3, r3
 800b524:	4619      	mov	r1, r3
 800b526:	68bb      	ldr	r3, [r7, #8]
 800b528:	fbb3 f3f1 	udiv	r3, r3, r1
 800b52c:	4413      	add	r3, r2
 800b52e:	4619      	mov	r1, r3
 800b530:	68f8      	ldr	r0, [r7, #12]
 800b532:	f7ff fdbf 	bl	800b0b4 <move_window>
 800b536:	4603      	mov	r3, r0
 800b538:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b53a:	7ffb      	ldrb	r3, [r7, #31]
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d15b      	bne.n	800b5f8 <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b546:	68bb      	ldr	r3, [r7, #8]
 800b548:	005b      	lsls	r3, r3, #1
 800b54a:	68fa      	ldr	r2, [r7, #12]
 800b54c:	8992      	ldrh	r2, [r2, #12]
 800b54e:	fbb3 f0f2 	udiv	r0, r3, r2
 800b552:	fb00 f202 	mul.w	r2, r0, r2
 800b556:	1a9b      	subs	r3, r3, r2
 800b558:	440b      	add	r3, r1
 800b55a:	687a      	ldr	r2, [r7, #4]
 800b55c:	b292      	uxth	r2, r2
 800b55e:	4611      	mov	r1, r2
 800b560:	4618      	mov	r0, r3
 800b562:	f7ff fb32 	bl	800abca <st_word>
			fs->wflag = 1;
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	2201      	movs	r2, #1
 800b56a:	70da      	strb	r2, [r3, #3]
			break;
 800b56c:	e047      	b.n	800b5fe <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	899b      	ldrh	r3, [r3, #12]
 800b576:	089b      	lsrs	r3, r3, #2
 800b578:	b29b      	uxth	r3, r3
 800b57a:	4619      	mov	r1, r3
 800b57c:	68bb      	ldr	r3, [r7, #8]
 800b57e:	fbb3 f3f1 	udiv	r3, r3, r1
 800b582:	4413      	add	r3, r2
 800b584:	4619      	mov	r1, r3
 800b586:	68f8      	ldr	r0, [r7, #12]
 800b588:	f7ff fd94 	bl	800b0b4 <move_window>
 800b58c:	4603      	mov	r3, r0
 800b58e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b590:	7ffb      	ldrb	r3, [r7, #31]
 800b592:	2b00      	cmp	r3, #0
 800b594:	d132      	bne.n	800b5fc <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b5a2:	68bb      	ldr	r3, [r7, #8]
 800b5a4:	009b      	lsls	r3, r3, #2
 800b5a6:	68fa      	ldr	r2, [r7, #12]
 800b5a8:	8992      	ldrh	r2, [r2, #12]
 800b5aa:	fbb3 f0f2 	udiv	r0, r3, r2
 800b5ae:	fb00 f202 	mul.w	r2, r0, r2
 800b5b2:	1a9b      	subs	r3, r3, r2
 800b5b4:	440b      	add	r3, r1
 800b5b6:	4618      	mov	r0, r3
 800b5b8:	f7ff fae4 	bl	800ab84 <ld_dword>
 800b5bc:	4603      	mov	r3, r0
 800b5be:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800b5c2:	4323      	orrs	r3, r4
 800b5c4:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800b5c6:	68fb      	ldr	r3, [r7, #12]
 800b5c8:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b5cc:	68bb      	ldr	r3, [r7, #8]
 800b5ce:	009b      	lsls	r3, r3, #2
 800b5d0:	68fa      	ldr	r2, [r7, #12]
 800b5d2:	8992      	ldrh	r2, [r2, #12]
 800b5d4:	fbb3 f0f2 	udiv	r0, r3, r2
 800b5d8:	fb00 f202 	mul.w	r2, r0, r2
 800b5dc:	1a9b      	subs	r3, r3, r2
 800b5de:	440b      	add	r3, r1
 800b5e0:	6879      	ldr	r1, [r7, #4]
 800b5e2:	4618      	mov	r0, r3
 800b5e4:	f7ff fb0c 	bl	800ac00 <st_dword>
			fs->wflag = 1;
 800b5e8:	68fb      	ldr	r3, [r7, #12]
 800b5ea:	2201      	movs	r2, #1
 800b5ec:	70da      	strb	r2, [r3, #3]
			break;
 800b5ee:	e006      	b.n	800b5fe <put_fat+0x22a>
			if (res != FR_OK) break;
 800b5f0:	bf00      	nop
 800b5f2:	e004      	b.n	800b5fe <put_fat+0x22a>
			if (res != FR_OK) break;
 800b5f4:	bf00      	nop
 800b5f6:	e002      	b.n	800b5fe <put_fat+0x22a>
			if (res != FR_OK) break;
 800b5f8:	bf00      	nop
 800b5fa:	e000      	b.n	800b5fe <put_fat+0x22a>
			if (res != FR_OK) break;
 800b5fc:	bf00      	nop
		}
	}
	return res;
 800b5fe:	7ffb      	ldrb	r3, [r7, #31]
}
 800b600:	4618      	mov	r0, r3
 800b602:	3724      	adds	r7, #36	@ 0x24
 800b604:	46bd      	mov	sp, r7
 800b606:	bd90      	pop	{r4, r7, pc}

0800b608 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800b608:	b580      	push	{r7, lr}
 800b60a:	b088      	sub	sp, #32
 800b60c:	af00      	add	r7, sp, #0
 800b60e:	60f8      	str	r0, [r7, #12]
 800b610:	60b9      	str	r1, [r7, #8]
 800b612:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800b614:	2300      	movs	r3, #0
 800b616:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800b61e:	68bb      	ldr	r3, [r7, #8]
 800b620:	2b01      	cmp	r3, #1
 800b622:	d904      	bls.n	800b62e <remove_chain+0x26>
 800b624:	69bb      	ldr	r3, [r7, #24]
 800b626:	699b      	ldr	r3, [r3, #24]
 800b628:	68ba      	ldr	r2, [r7, #8]
 800b62a:	429a      	cmp	r2, r3
 800b62c:	d301      	bcc.n	800b632 <remove_chain+0x2a>
 800b62e:	2302      	movs	r3, #2
 800b630:	e04b      	b.n	800b6ca <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	2b00      	cmp	r3, #0
 800b636:	d00c      	beq.n	800b652 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800b638:	f04f 32ff 	mov.w	r2, #4294967295
 800b63c:	6879      	ldr	r1, [r7, #4]
 800b63e:	69b8      	ldr	r0, [r7, #24]
 800b640:	f7ff fec8 	bl	800b3d4 <put_fat>
 800b644:	4603      	mov	r3, r0
 800b646:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800b648:	7ffb      	ldrb	r3, [r7, #31]
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d001      	beq.n	800b652 <remove_chain+0x4a>
 800b64e:	7ffb      	ldrb	r3, [r7, #31]
 800b650:	e03b      	b.n	800b6ca <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800b652:	68b9      	ldr	r1, [r7, #8]
 800b654:	68f8      	ldr	r0, [r7, #12]
 800b656:	f7ff fdea 	bl	800b22e <get_fat>
 800b65a:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800b65c:	697b      	ldr	r3, [r7, #20]
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d031      	beq.n	800b6c6 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800b662:	697b      	ldr	r3, [r7, #20]
 800b664:	2b01      	cmp	r3, #1
 800b666:	d101      	bne.n	800b66c <remove_chain+0x64>
 800b668:	2302      	movs	r3, #2
 800b66a:	e02e      	b.n	800b6ca <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800b66c:	697b      	ldr	r3, [r7, #20]
 800b66e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b672:	d101      	bne.n	800b678 <remove_chain+0x70>
 800b674:	2301      	movs	r3, #1
 800b676:	e028      	b.n	800b6ca <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800b678:	2200      	movs	r2, #0
 800b67a:	68b9      	ldr	r1, [r7, #8]
 800b67c:	69b8      	ldr	r0, [r7, #24]
 800b67e:	f7ff fea9 	bl	800b3d4 <put_fat>
 800b682:	4603      	mov	r3, r0
 800b684:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800b686:	7ffb      	ldrb	r3, [r7, #31]
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d001      	beq.n	800b690 <remove_chain+0x88>
 800b68c:	7ffb      	ldrb	r3, [r7, #31]
 800b68e:	e01c      	b.n	800b6ca <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800b690:	69bb      	ldr	r3, [r7, #24]
 800b692:	695a      	ldr	r2, [r3, #20]
 800b694:	69bb      	ldr	r3, [r7, #24]
 800b696:	699b      	ldr	r3, [r3, #24]
 800b698:	3b02      	subs	r3, #2
 800b69a:	429a      	cmp	r2, r3
 800b69c:	d20b      	bcs.n	800b6b6 <remove_chain+0xae>
			fs->free_clst++;
 800b69e:	69bb      	ldr	r3, [r7, #24]
 800b6a0:	695b      	ldr	r3, [r3, #20]
 800b6a2:	1c5a      	adds	r2, r3, #1
 800b6a4:	69bb      	ldr	r3, [r7, #24]
 800b6a6:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800b6a8:	69bb      	ldr	r3, [r7, #24]
 800b6aa:	791b      	ldrb	r3, [r3, #4]
 800b6ac:	f043 0301 	orr.w	r3, r3, #1
 800b6b0:	b2da      	uxtb	r2, r3
 800b6b2:	69bb      	ldr	r3, [r7, #24]
 800b6b4:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800b6b6:	697b      	ldr	r3, [r7, #20]
 800b6b8:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800b6ba:	69bb      	ldr	r3, [r7, #24]
 800b6bc:	699b      	ldr	r3, [r3, #24]
 800b6be:	68ba      	ldr	r2, [r7, #8]
 800b6c0:	429a      	cmp	r2, r3
 800b6c2:	d3c6      	bcc.n	800b652 <remove_chain+0x4a>
 800b6c4:	e000      	b.n	800b6c8 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800b6c6:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800b6c8:	2300      	movs	r3, #0
}
 800b6ca:	4618      	mov	r0, r3
 800b6cc:	3720      	adds	r7, #32
 800b6ce:	46bd      	mov	sp, r7
 800b6d0:	bd80      	pop	{r7, pc}

0800b6d2 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800b6d2:	b580      	push	{r7, lr}
 800b6d4:	b088      	sub	sp, #32
 800b6d6:	af00      	add	r7, sp, #0
 800b6d8:	6078      	str	r0, [r7, #4]
 800b6da:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800b6e2:	683b      	ldr	r3, [r7, #0]
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d10d      	bne.n	800b704 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800b6e8:	693b      	ldr	r3, [r7, #16]
 800b6ea:	691b      	ldr	r3, [r3, #16]
 800b6ec:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800b6ee:	69bb      	ldr	r3, [r7, #24]
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d004      	beq.n	800b6fe <create_chain+0x2c>
 800b6f4:	693b      	ldr	r3, [r7, #16]
 800b6f6:	699b      	ldr	r3, [r3, #24]
 800b6f8:	69ba      	ldr	r2, [r7, #24]
 800b6fa:	429a      	cmp	r2, r3
 800b6fc:	d31b      	bcc.n	800b736 <create_chain+0x64>
 800b6fe:	2301      	movs	r3, #1
 800b700:	61bb      	str	r3, [r7, #24]
 800b702:	e018      	b.n	800b736 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800b704:	6839      	ldr	r1, [r7, #0]
 800b706:	6878      	ldr	r0, [r7, #4]
 800b708:	f7ff fd91 	bl	800b22e <get_fat>
 800b70c:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	2b01      	cmp	r3, #1
 800b712:	d801      	bhi.n	800b718 <create_chain+0x46>
 800b714:	2301      	movs	r3, #1
 800b716:	e070      	b.n	800b7fa <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b71e:	d101      	bne.n	800b724 <create_chain+0x52>
 800b720:	68fb      	ldr	r3, [r7, #12]
 800b722:	e06a      	b.n	800b7fa <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800b724:	693b      	ldr	r3, [r7, #16]
 800b726:	699b      	ldr	r3, [r3, #24]
 800b728:	68fa      	ldr	r2, [r7, #12]
 800b72a:	429a      	cmp	r2, r3
 800b72c:	d201      	bcs.n	800b732 <create_chain+0x60>
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	e063      	b.n	800b7fa <create_chain+0x128>
		scl = clst;
 800b732:	683b      	ldr	r3, [r7, #0]
 800b734:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800b736:	69bb      	ldr	r3, [r7, #24]
 800b738:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800b73a:	69fb      	ldr	r3, [r7, #28]
 800b73c:	3301      	adds	r3, #1
 800b73e:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800b740:	693b      	ldr	r3, [r7, #16]
 800b742:	699b      	ldr	r3, [r3, #24]
 800b744:	69fa      	ldr	r2, [r7, #28]
 800b746:	429a      	cmp	r2, r3
 800b748:	d307      	bcc.n	800b75a <create_chain+0x88>
				ncl = 2;
 800b74a:	2302      	movs	r3, #2
 800b74c:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800b74e:	69fa      	ldr	r2, [r7, #28]
 800b750:	69bb      	ldr	r3, [r7, #24]
 800b752:	429a      	cmp	r2, r3
 800b754:	d901      	bls.n	800b75a <create_chain+0x88>
 800b756:	2300      	movs	r3, #0
 800b758:	e04f      	b.n	800b7fa <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800b75a:	69f9      	ldr	r1, [r7, #28]
 800b75c:	6878      	ldr	r0, [r7, #4]
 800b75e:	f7ff fd66 	bl	800b22e <get_fat>
 800b762:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	2b00      	cmp	r3, #0
 800b768:	d00e      	beq.n	800b788 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	2b01      	cmp	r3, #1
 800b76e:	d003      	beq.n	800b778 <create_chain+0xa6>
 800b770:	68fb      	ldr	r3, [r7, #12]
 800b772:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b776:	d101      	bne.n	800b77c <create_chain+0xaa>
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	e03e      	b.n	800b7fa <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800b77c:	69fa      	ldr	r2, [r7, #28]
 800b77e:	69bb      	ldr	r3, [r7, #24]
 800b780:	429a      	cmp	r2, r3
 800b782:	d1da      	bne.n	800b73a <create_chain+0x68>
 800b784:	2300      	movs	r3, #0
 800b786:	e038      	b.n	800b7fa <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800b788:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800b78a:	f04f 32ff 	mov.w	r2, #4294967295
 800b78e:	69f9      	ldr	r1, [r7, #28]
 800b790:	6938      	ldr	r0, [r7, #16]
 800b792:	f7ff fe1f 	bl	800b3d4 <put_fat>
 800b796:	4603      	mov	r3, r0
 800b798:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800b79a:	7dfb      	ldrb	r3, [r7, #23]
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d109      	bne.n	800b7b4 <create_chain+0xe2>
 800b7a0:	683b      	ldr	r3, [r7, #0]
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d006      	beq.n	800b7b4 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800b7a6:	69fa      	ldr	r2, [r7, #28]
 800b7a8:	6839      	ldr	r1, [r7, #0]
 800b7aa:	6938      	ldr	r0, [r7, #16]
 800b7ac:	f7ff fe12 	bl	800b3d4 <put_fat>
 800b7b0:	4603      	mov	r3, r0
 800b7b2:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800b7b4:	7dfb      	ldrb	r3, [r7, #23]
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d116      	bne.n	800b7e8 <create_chain+0x116>
		fs->last_clst = ncl;
 800b7ba:	693b      	ldr	r3, [r7, #16]
 800b7bc:	69fa      	ldr	r2, [r7, #28]
 800b7be:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800b7c0:	693b      	ldr	r3, [r7, #16]
 800b7c2:	695a      	ldr	r2, [r3, #20]
 800b7c4:	693b      	ldr	r3, [r7, #16]
 800b7c6:	699b      	ldr	r3, [r3, #24]
 800b7c8:	3b02      	subs	r3, #2
 800b7ca:	429a      	cmp	r2, r3
 800b7cc:	d804      	bhi.n	800b7d8 <create_chain+0x106>
 800b7ce:	693b      	ldr	r3, [r7, #16]
 800b7d0:	695b      	ldr	r3, [r3, #20]
 800b7d2:	1e5a      	subs	r2, r3, #1
 800b7d4:	693b      	ldr	r3, [r7, #16]
 800b7d6:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800b7d8:	693b      	ldr	r3, [r7, #16]
 800b7da:	791b      	ldrb	r3, [r3, #4]
 800b7dc:	f043 0301 	orr.w	r3, r3, #1
 800b7e0:	b2da      	uxtb	r2, r3
 800b7e2:	693b      	ldr	r3, [r7, #16]
 800b7e4:	711a      	strb	r2, [r3, #4]
 800b7e6:	e007      	b.n	800b7f8 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800b7e8:	7dfb      	ldrb	r3, [r7, #23]
 800b7ea:	2b01      	cmp	r3, #1
 800b7ec:	d102      	bne.n	800b7f4 <create_chain+0x122>
 800b7ee:	f04f 33ff 	mov.w	r3, #4294967295
 800b7f2:	e000      	b.n	800b7f6 <create_chain+0x124>
 800b7f4:	2301      	movs	r3, #1
 800b7f6:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800b7f8:	69fb      	ldr	r3, [r7, #28]
}
 800b7fa:	4618      	mov	r0, r3
 800b7fc:	3720      	adds	r7, #32
 800b7fe:	46bd      	mov	sp, r7
 800b800:	bd80      	pop	{r7, pc}

0800b802 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800b802:	b480      	push	{r7}
 800b804:	b087      	sub	sp, #28
 800b806:	af00      	add	r7, sp, #0
 800b808:	6078      	str	r0, [r7, #4]
 800b80a:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b816:	3304      	adds	r3, #4
 800b818:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	899b      	ldrh	r3, [r3, #12]
 800b81e:	461a      	mov	r2, r3
 800b820:	683b      	ldr	r3, [r7, #0]
 800b822:	fbb3 f3f2 	udiv	r3, r3, r2
 800b826:	68fa      	ldr	r2, [r7, #12]
 800b828:	8952      	ldrh	r2, [r2, #10]
 800b82a:	fbb3 f3f2 	udiv	r3, r3, r2
 800b82e:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b830:	693b      	ldr	r3, [r7, #16]
 800b832:	1d1a      	adds	r2, r3, #4
 800b834:	613a      	str	r2, [r7, #16]
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800b83a:	68bb      	ldr	r3, [r7, #8]
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d101      	bne.n	800b844 <clmt_clust+0x42>
 800b840:	2300      	movs	r3, #0
 800b842:	e010      	b.n	800b866 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800b844:	697a      	ldr	r2, [r7, #20]
 800b846:	68bb      	ldr	r3, [r7, #8]
 800b848:	429a      	cmp	r2, r3
 800b84a:	d307      	bcc.n	800b85c <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800b84c:	697a      	ldr	r2, [r7, #20]
 800b84e:	68bb      	ldr	r3, [r7, #8]
 800b850:	1ad3      	subs	r3, r2, r3
 800b852:	617b      	str	r3, [r7, #20]
 800b854:	693b      	ldr	r3, [r7, #16]
 800b856:	3304      	adds	r3, #4
 800b858:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b85a:	e7e9      	b.n	800b830 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800b85c:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800b85e:	693b      	ldr	r3, [r7, #16]
 800b860:	681a      	ldr	r2, [r3, #0]
 800b862:	697b      	ldr	r3, [r7, #20]
 800b864:	4413      	add	r3, r2
}
 800b866:	4618      	mov	r0, r3
 800b868:	371c      	adds	r7, #28
 800b86a:	46bd      	mov	sp, r7
 800b86c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b870:	4770      	bx	lr

0800b872 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800b872:	b580      	push	{r7, lr}
 800b874:	b086      	sub	sp, #24
 800b876:	af00      	add	r7, sp, #0
 800b878:	6078      	str	r0, [r7, #4]
 800b87a:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800b882:	683b      	ldr	r3, [r7, #0]
 800b884:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b888:	d204      	bcs.n	800b894 <dir_sdi+0x22>
 800b88a:	683b      	ldr	r3, [r7, #0]
 800b88c:	f003 031f 	and.w	r3, r3, #31
 800b890:	2b00      	cmp	r3, #0
 800b892:	d001      	beq.n	800b898 <dir_sdi+0x26>
		return FR_INT_ERR;
 800b894:	2302      	movs	r3, #2
 800b896:	e071      	b.n	800b97c <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	683a      	ldr	r2, [r7, #0]
 800b89c:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	689b      	ldr	r3, [r3, #8]
 800b8a2:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800b8a4:	697b      	ldr	r3, [r7, #20]
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d106      	bne.n	800b8b8 <dir_sdi+0x46>
 800b8aa:	693b      	ldr	r3, [r7, #16]
 800b8ac:	781b      	ldrb	r3, [r3, #0]
 800b8ae:	2b02      	cmp	r3, #2
 800b8b0:	d902      	bls.n	800b8b8 <dir_sdi+0x46>
		clst = fs->dirbase;
 800b8b2:	693b      	ldr	r3, [r7, #16]
 800b8b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b8b6:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800b8b8:	697b      	ldr	r3, [r7, #20]
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d10c      	bne.n	800b8d8 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800b8be:	683b      	ldr	r3, [r7, #0]
 800b8c0:	095b      	lsrs	r3, r3, #5
 800b8c2:	693a      	ldr	r2, [r7, #16]
 800b8c4:	8912      	ldrh	r2, [r2, #8]
 800b8c6:	4293      	cmp	r3, r2
 800b8c8:	d301      	bcc.n	800b8ce <dir_sdi+0x5c>
 800b8ca:	2302      	movs	r3, #2
 800b8cc:	e056      	b.n	800b97c <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800b8ce:	693b      	ldr	r3, [r7, #16]
 800b8d0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	61da      	str	r2, [r3, #28]
 800b8d6:	e02d      	b.n	800b934 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800b8d8:	693b      	ldr	r3, [r7, #16]
 800b8da:	895b      	ldrh	r3, [r3, #10]
 800b8dc:	461a      	mov	r2, r3
 800b8de:	693b      	ldr	r3, [r7, #16]
 800b8e0:	899b      	ldrh	r3, [r3, #12]
 800b8e2:	fb02 f303 	mul.w	r3, r2, r3
 800b8e6:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800b8e8:	e019      	b.n	800b91e <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	6979      	ldr	r1, [r7, #20]
 800b8ee:	4618      	mov	r0, r3
 800b8f0:	f7ff fc9d 	bl	800b22e <get_fat>
 800b8f4:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800b8f6:	697b      	ldr	r3, [r7, #20]
 800b8f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b8fc:	d101      	bne.n	800b902 <dir_sdi+0x90>
 800b8fe:	2301      	movs	r3, #1
 800b900:	e03c      	b.n	800b97c <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800b902:	697b      	ldr	r3, [r7, #20]
 800b904:	2b01      	cmp	r3, #1
 800b906:	d904      	bls.n	800b912 <dir_sdi+0xa0>
 800b908:	693b      	ldr	r3, [r7, #16]
 800b90a:	699b      	ldr	r3, [r3, #24]
 800b90c:	697a      	ldr	r2, [r7, #20]
 800b90e:	429a      	cmp	r2, r3
 800b910:	d301      	bcc.n	800b916 <dir_sdi+0xa4>
 800b912:	2302      	movs	r3, #2
 800b914:	e032      	b.n	800b97c <dir_sdi+0x10a>
			ofs -= csz;
 800b916:	683a      	ldr	r2, [r7, #0]
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	1ad3      	subs	r3, r2, r3
 800b91c:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800b91e:	683a      	ldr	r2, [r7, #0]
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	429a      	cmp	r2, r3
 800b924:	d2e1      	bcs.n	800b8ea <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800b926:	6979      	ldr	r1, [r7, #20]
 800b928:	6938      	ldr	r0, [r7, #16]
 800b92a:	f7ff fc61 	bl	800b1f0 <clust2sect>
 800b92e:	4602      	mov	r2, r0
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	697a      	ldr	r2, [r7, #20]
 800b938:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	69db      	ldr	r3, [r3, #28]
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d101      	bne.n	800b946 <dir_sdi+0xd4>
 800b942:	2302      	movs	r3, #2
 800b944:	e01a      	b.n	800b97c <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	69da      	ldr	r2, [r3, #28]
 800b94a:	693b      	ldr	r3, [r7, #16]
 800b94c:	899b      	ldrh	r3, [r3, #12]
 800b94e:	4619      	mov	r1, r3
 800b950:	683b      	ldr	r3, [r7, #0]
 800b952:	fbb3 f3f1 	udiv	r3, r3, r1
 800b956:	441a      	add	r2, r3
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800b95c:	693b      	ldr	r3, [r7, #16]
 800b95e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b962:	693b      	ldr	r3, [r7, #16]
 800b964:	899b      	ldrh	r3, [r3, #12]
 800b966:	461a      	mov	r2, r3
 800b968:	683b      	ldr	r3, [r7, #0]
 800b96a:	fbb3 f0f2 	udiv	r0, r3, r2
 800b96e:	fb00 f202 	mul.w	r2, r0, r2
 800b972:	1a9b      	subs	r3, r3, r2
 800b974:	18ca      	adds	r2, r1, r3
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800b97a:	2300      	movs	r3, #0
}
 800b97c:	4618      	mov	r0, r3
 800b97e:	3718      	adds	r7, #24
 800b980:	46bd      	mov	sp, r7
 800b982:	bd80      	pop	{r7, pc}

0800b984 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800b984:	b580      	push	{r7, lr}
 800b986:	b086      	sub	sp, #24
 800b988:	af00      	add	r7, sp, #0
 800b98a:	6078      	str	r0, [r7, #4]
 800b98c:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	695b      	ldr	r3, [r3, #20]
 800b998:	3320      	adds	r3, #32
 800b99a:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	69db      	ldr	r3, [r3, #28]
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d003      	beq.n	800b9ac <dir_next+0x28>
 800b9a4:	68bb      	ldr	r3, [r7, #8]
 800b9a6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b9aa:	d301      	bcc.n	800b9b0 <dir_next+0x2c>
 800b9ac:	2304      	movs	r3, #4
 800b9ae:	e0bb      	b.n	800bb28 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800b9b0:	68fb      	ldr	r3, [r7, #12]
 800b9b2:	899b      	ldrh	r3, [r3, #12]
 800b9b4:	461a      	mov	r2, r3
 800b9b6:	68bb      	ldr	r3, [r7, #8]
 800b9b8:	fbb3 f1f2 	udiv	r1, r3, r2
 800b9bc:	fb01 f202 	mul.w	r2, r1, r2
 800b9c0:	1a9b      	subs	r3, r3, r2
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	f040 809d 	bne.w	800bb02 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	69db      	ldr	r3, [r3, #28]
 800b9cc:	1c5a      	adds	r2, r3, #1
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	699b      	ldr	r3, [r3, #24]
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d10b      	bne.n	800b9f2 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800b9da:	68bb      	ldr	r3, [r7, #8]
 800b9dc:	095b      	lsrs	r3, r3, #5
 800b9de:	68fa      	ldr	r2, [r7, #12]
 800b9e0:	8912      	ldrh	r2, [r2, #8]
 800b9e2:	4293      	cmp	r3, r2
 800b9e4:	f0c0 808d 	bcc.w	800bb02 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	2200      	movs	r2, #0
 800b9ec:	61da      	str	r2, [r3, #28]
 800b9ee:	2304      	movs	r3, #4
 800b9f0:	e09a      	b.n	800bb28 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	899b      	ldrh	r3, [r3, #12]
 800b9f6:	461a      	mov	r2, r3
 800b9f8:	68bb      	ldr	r3, [r7, #8]
 800b9fa:	fbb3 f3f2 	udiv	r3, r3, r2
 800b9fe:	68fa      	ldr	r2, [r7, #12]
 800ba00:	8952      	ldrh	r2, [r2, #10]
 800ba02:	3a01      	subs	r2, #1
 800ba04:	4013      	ands	r3, r2
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d17b      	bne.n	800bb02 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800ba0a:	687a      	ldr	r2, [r7, #4]
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	699b      	ldr	r3, [r3, #24]
 800ba10:	4619      	mov	r1, r3
 800ba12:	4610      	mov	r0, r2
 800ba14:	f7ff fc0b 	bl	800b22e <get_fat>
 800ba18:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800ba1a:	697b      	ldr	r3, [r7, #20]
 800ba1c:	2b01      	cmp	r3, #1
 800ba1e:	d801      	bhi.n	800ba24 <dir_next+0xa0>
 800ba20:	2302      	movs	r3, #2
 800ba22:	e081      	b.n	800bb28 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800ba24:	697b      	ldr	r3, [r7, #20]
 800ba26:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba2a:	d101      	bne.n	800ba30 <dir_next+0xac>
 800ba2c:	2301      	movs	r3, #1
 800ba2e:	e07b      	b.n	800bb28 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	699b      	ldr	r3, [r3, #24]
 800ba34:	697a      	ldr	r2, [r7, #20]
 800ba36:	429a      	cmp	r2, r3
 800ba38:	d359      	bcc.n	800baee <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800ba3a:	683b      	ldr	r3, [r7, #0]
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d104      	bne.n	800ba4a <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	2200      	movs	r2, #0
 800ba44:	61da      	str	r2, [r3, #28]
 800ba46:	2304      	movs	r3, #4
 800ba48:	e06e      	b.n	800bb28 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800ba4a:	687a      	ldr	r2, [r7, #4]
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	699b      	ldr	r3, [r3, #24]
 800ba50:	4619      	mov	r1, r3
 800ba52:	4610      	mov	r0, r2
 800ba54:	f7ff fe3d 	bl	800b6d2 <create_chain>
 800ba58:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800ba5a:	697b      	ldr	r3, [r7, #20]
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d101      	bne.n	800ba64 <dir_next+0xe0>
 800ba60:	2307      	movs	r3, #7
 800ba62:	e061      	b.n	800bb28 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800ba64:	697b      	ldr	r3, [r7, #20]
 800ba66:	2b01      	cmp	r3, #1
 800ba68:	d101      	bne.n	800ba6e <dir_next+0xea>
 800ba6a:	2302      	movs	r3, #2
 800ba6c:	e05c      	b.n	800bb28 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ba6e:	697b      	ldr	r3, [r7, #20]
 800ba70:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba74:	d101      	bne.n	800ba7a <dir_next+0xf6>
 800ba76:	2301      	movs	r3, #1
 800ba78:	e056      	b.n	800bb28 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800ba7a:	68f8      	ldr	r0, [r7, #12]
 800ba7c:	f7ff fad6 	bl	800b02c <sync_window>
 800ba80:	4603      	mov	r3, r0
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d001      	beq.n	800ba8a <dir_next+0x106>
 800ba86:	2301      	movs	r3, #1
 800ba88:	e04e      	b.n	800bb28 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	f103 0034 	add.w	r0, r3, #52	@ 0x34
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	899b      	ldrh	r3, [r3, #12]
 800ba94:	461a      	mov	r2, r3
 800ba96:	2100      	movs	r1, #0
 800ba98:	f7ff f8ff 	bl	800ac9a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ba9c:	2300      	movs	r3, #0
 800ba9e:	613b      	str	r3, [r7, #16]
 800baa0:	6979      	ldr	r1, [r7, #20]
 800baa2:	68f8      	ldr	r0, [r7, #12]
 800baa4:	f7ff fba4 	bl	800b1f0 <clust2sect>
 800baa8:	4602      	mov	r2, r0
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	631a      	str	r2, [r3, #48]	@ 0x30
 800baae:	e012      	b.n	800bad6 <dir_next+0x152>
						fs->wflag = 1;
 800bab0:	68fb      	ldr	r3, [r7, #12]
 800bab2:	2201      	movs	r2, #1
 800bab4:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800bab6:	68f8      	ldr	r0, [r7, #12]
 800bab8:	f7ff fab8 	bl	800b02c <sync_window>
 800babc:	4603      	mov	r3, r0
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d001      	beq.n	800bac6 <dir_next+0x142>
 800bac2:	2301      	movs	r3, #1
 800bac4:	e030      	b.n	800bb28 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800bac6:	693b      	ldr	r3, [r7, #16]
 800bac8:	3301      	adds	r3, #1
 800baca:	613b      	str	r3, [r7, #16]
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bad0:	1c5a      	adds	r2, r3, #1
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	631a      	str	r2, [r3, #48]	@ 0x30
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	895b      	ldrh	r3, [r3, #10]
 800bada:	461a      	mov	r2, r3
 800badc:	693b      	ldr	r3, [r7, #16]
 800bade:	4293      	cmp	r3, r2
 800bae0:	d3e6      	bcc.n	800bab0 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bae6:	693b      	ldr	r3, [r7, #16]
 800bae8:	1ad2      	subs	r2, r2, r3
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	697a      	ldr	r2, [r7, #20]
 800baf2:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800baf4:	6979      	ldr	r1, [r7, #20]
 800baf6:	68f8      	ldr	r0, [r7, #12]
 800baf8:	f7ff fb7a 	bl	800b1f0 <clust2sect>
 800bafc:	4602      	mov	r2, r0
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	68ba      	ldr	r2, [r7, #8]
 800bb06:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800bb08:	68fb      	ldr	r3, [r7, #12]
 800bb0a:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	899b      	ldrh	r3, [r3, #12]
 800bb12:	461a      	mov	r2, r3
 800bb14:	68bb      	ldr	r3, [r7, #8]
 800bb16:	fbb3 f0f2 	udiv	r0, r3, r2
 800bb1a:	fb00 f202 	mul.w	r2, r0, r2
 800bb1e:	1a9b      	subs	r3, r3, r2
 800bb20:	18ca      	adds	r2, r1, r3
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800bb26:	2300      	movs	r3, #0
}
 800bb28:	4618      	mov	r0, r3
 800bb2a:	3718      	adds	r7, #24
 800bb2c:	46bd      	mov	sp, r7
 800bb2e:	bd80      	pop	{r7, pc}

0800bb30 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800bb30:	b580      	push	{r7, lr}
 800bb32:	b086      	sub	sp, #24
 800bb34:	af00      	add	r7, sp, #0
 800bb36:	6078      	str	r0, [r7, #4]
 800bb38:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800bb40:	2100      	movs	r1, #0
 800bb42:	6878      	ldr	r0, [r7, #4]
 800bb44:	f7ff fe95 	bl	800b872 <dir_sdi>
 800bb48:	4603      	mov	r3, r0
 800bb4a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800bb4c:	7dfb      	ldrb	r3, [r7, #23]
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d12b      	bne.n	800bbaa <dir_alloc+0x7a>
		n = 0;
 800bb52:	2300      	movs	r3, #0
 800bb54:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	69db      	ldr	r3, [r3, #28]
 800bb5a:	4619      	mov	r1, r3
 800bb5c:	68f8      	ldr	r0, [r7, #12]
 800bb5e:	f7ff faa9 	bl	800b0b4 <move_window>
 800bb62:	4603      	mov	r3, r0
 800bb64:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800bb66:	7dfb      	ldrb	r3, [r7, #23]
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d11d      	bne.n	800bba8 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	6a1b      	ldr	r3, [r3, #32]
 800bb70:	781b      	ldrb	r3, [r3, #0]
 800bb72:	2be5      	cmp	r3, #229	@ 0xe5
 800bb74:	d004      	beq.n	800bb80 <dir_alloc+0x50>
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	6a1b      	ldr	r3, [r3, #32]
 800bb7a:	781b      	ldrb	r3, [r3, #0]
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d107      	bne.n	800bb90 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800bb80:	693b      	ldr	r3, [r7, #16]
 800bb82:	3301      	adds	r3, #1
 800bb84:	613b      	str	r3, [r7, #16]
 800bb86:	693a      	ldr	r2, [r7, #16]
 800bb88:	683b      	ldr	r3, [r7, #0]
 800bb8a:	429a      	cmp	r2, r3
 800bb8c:	d102      	bne.n	800bb94 <dir_alloc+0x64>
 800bb8e:	e00c      	b.n	800bbaa <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800bb90:	2300      	movs	r3, #0
 800bb92:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800bb94:	2101      	movs	r1, #1
 800bb96:	6878      	ldr	r0, [r7, #4]
 800bb98:	f7ff fef4 	bl	800b984 <dir_next>
 800bb9c:	4603      	mov	r3, r0
 800bb9e:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800bba0:	7dfb      	ldrb	r3, [r7, #23]
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d0d7      	beq.n	800bb56 <dir_alloc+0x26>
 800bba6:	e000      	b.n	800bbaa <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800bba8:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800bbaa:	7dfb      	ldrb	r3, [r7, #23]
 800bbac:	2b04      	cmp	r3, #4
 800bbae:	d101      	bne.n	800bbb4 <dir_alloc+0x84>
 800bbb0:	2307      	movs	r3, #7
 800bbb2:	75fb      	strb	r3, [r7, #23]
	return res;
 800bbb4:	7dfb      	ldrb	r3, [r7, #23]
}
 800bbb6:	4618      	mov	r0, r3
 800bbb8:	3718      	adds	r7, #24
 800bbba:	46bd      	mov	sp, r7
 800bbbc:	bd80      	pop	{r7, pc}

0800bbbe <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800bbbe:	b580      	push	{r7, lr}
 800bbc0:	b084      	sub	sp, #16
 800bbc2:	af00      	add	r7, sp, #0
 800bbc4:	6078      	str	r0, [r7, #4]
 800bbc6:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800bbc8:	683b      	ldr	r3, [r7, #0]
 800bbca:	331a      	adds	r3, #26
 800bbcc:	4618      	mov	r0, r3
 800bbce:	f7fe ffc1 	bl	800ab54 <ld_word>
 800bbd2:	4603      	mov	r3, r0
 800bbd4:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	781b      	ldrb	r3, [r3, #0]
 800bbda:	2b03      	cmp	r3, #3
 800bbdc:	d109      	bne.n	800bbf2 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800bbde:	683b      	ldr	r3, [r7, #0]
 800bbe0:	3314      	adds	r3, #20
 800bbe2:	4618      	mov	r0, r3
 800bbe4:	f7fe ffb6 	bl	800ab54 <ld_word>
 800bbe8:	4603      	mov	r3, r0
 800bbea:	041b      	lsls	r3, r3, #16
 800bbec:	68fa      	ldr	r2, [r7, #12]
 800bbee:	4313      	orrs	r3, r2
 800bbf0:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800bbf2:	68fb      	ldr	r3, [r7, #12]
}
 800bbf4:	4618      	mov	r0, r3
 800bbf6:	3710      	adds	r7, #16
 800bbf8:	46bd      	mov	sp, r7
 800bbfa:	bd80      	pop	{r7, pc}

0800bbfc <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800bbfc:	b580      	push	{r7, lr}
 800bbfe:	b084      	sub	sp, #16
 800bc00:	af00      	add	r7, sp, #0
 800bc02:	60f8      	str	r0, [r7, #12]
 800bc04:	60b9      	str	r1, [r7, #8]
 800bc06:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800bc08:	68bb      	ldr	r3, [r7, #8]
 800bc0a:	331a      	adds	r3, #26
 800bc0c:	687a      	ldr	r2, [r7, #4]
 800bc0e:	b292      	uxth	r2, r2
 800bc10:	4611      	mov	r1, r2
 800bc12:	4618      	mov	r0, r3
 800bc14:	f7fe ffd9 	bl	800abca <st_word>
	if (fs->fs_type == FS_FAT32) {
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	781b      	ldrb	r3, [r3, #0]
 800bc1c:	2b03      	cmp	r3, #3
 800bc1e:	d109      	bne.n	800bc34 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800bc20:	68bb      	ldr	r3, [r7, #8]
 800bc22:	f103 0214 	add.w	r2, r3, #20
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	0c1b      	lsrs	r3, r3, #16
 800bc2a:	b29b      	uxth	r3, r3
 800bc2c:	4619      	mov	r1, r3
 800bc2e:	4610      	mov	r0, r2
 800bc30:	f7fe ffcb 	bl	800abca <st_word>
	}
}
 800bc34:	bf00      	nop
 800bc36:	3710      	adds	r7, #16
 800bc38:	46bd      	mov	sp, r7
 800bc3a:	bd80      	pop	{r7, pc}

0800bc3c <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800bc3c:	b580      	push	{r7, lr}
 800bc3e:	b086      	sub	sp, #24
 800bc40:	af00      	add	r7, sp, #0
 800bc42:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800bc4a:	2100      	movs	r1, #0
 800bc4c:	6878      	ldr	r0, [r7, #4]
 800bc4e:	f7ff fe10 	bl	800b872 <dir_sdi>
 800bc52:	4603      	mov	r3, r0
 800bc54:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800bc56:	7dfb      	ldrb	r3, [r7, #23]
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d001      	beq.n	800bc60 <dir_find+0x24>
 800bc5c:	7dfb      	ldrb	r3, [r7, #23]
 800bc5e:	e03e      	b.n	800bcde <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	69db      	ldr	r3, [r3, #28]
 800bc64:	4619      	mov	r1, r3
 800bc66:	6938      	ldr	r0, [r7, #16]
 800bc68:	f7ff fa24 	bl	800b0b4 <move_window>
 800bc6c:	4603      	mov	r3, r0
 800bc6e:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800bc70:	7dfb      	ldrb	r3, [r7, #23]
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d12f      	bne.n	800bcd6 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	6a1b      	ldr	r3, [r3, #32]
 800bc7a:	781b      	ldrb	r3, [r3, #0]
 800bc7c:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800bc7e:	7bfb      	ldrb	r3, [r7, #15]
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	d102      	bne.n	800bc8a <dir_find+0x4e>
 800bc84:	2304      	movs	r3, #4
 800bc86:	75fb      	strb	r3, [r7, #23]
 800bc88:	e028      	b.n	800bcdc <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	6a1b      	ldr	r3, [r3, #32]
 800bc8e:	330b      	adds	r3, #11
 800bc90:	781b      	ldrb	r3, [r3, #0]
 800bc92:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bc96:	b2da      	uxtb	r2, r3
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	6a1b      	ldr	r3, [r3, #32]
 800bca0:	330b      	adds	r3, #11
 800bca2:	781b      	ldrb	r3, [r3, #0]
 800bca4:	f003 0308 	and.w	r3, r3, #8
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	d10a      	bne.n	800bcc2 <dir_find+0x86>
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	6a18      	ldr	r0, [r3, #32]
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	3324      	adds	r3, #36	@ 0x24
 800bcb4:	220b      	movs	r2, #11
 800bcb6:	4619      	mov	r1, r3
 800bcb8:	f7ff f80a 	bl	800acd0 <mem_cmp>
 800bcbc:	4603      	mov	r3, r0
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d00b      	beq.n	800bcda <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800bcc2:	2100      	movs	r1, #0
 800bcc4:	6878      	ldr	r0, [r7, #4]
 800bcc6:	f7ff fe5d 	bl	800b984 <dir_next>
 800bcca:	4603      	mov	r3, r0
 800bccc:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800bcce:	7dfb      	ldrb	r3, [r7, #23]
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d0c5      	beq.n	800bc60 <dir_find+0x24>
 800bcd4:	e002      	b.n	800bcdc <dir_find+0xa0>
		if (res != FR_OK) break;
 800bcd6:	bf00      	nop
 800bcd8:	e000      	b.n	800bcdc <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800bcda:	bf00      	nop

	return res;
 800bcdc:	7dfb      	ldrb	r3, [r7, #23]
}
 800bcde:	4618      	mov	r0, r3
 800bce0:	3718      	adds	r7, #24
 800bce2:	46bd      	mov	sp, r7
 800bce4:	bd80      	pop	{r7, pc}

0800bce6 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800bce6:	b580      	push	{r7, lr}
 800bce8:	b084      	sub	sp, #16
 800bcea:	af00      	add	r7, sp, #0
 800bcec:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800bcf4:	2101      	movs	r1, #1
 800bcf6:	6878      	ldr	r0, [r7, #4]
 800bcf8:	f7ff ff1a 	bl	800bb30 <dir_alloc>
 800bcfc:	4603      	mov	r3, r0
 800bcfe:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800bd00:	7bfb      	ldrb	r3, [r7, #15]
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d11c      	bne.n	800bd40 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	69db      	ldr	r3, [r3, #28]
 800bd0a:	4619      	mov	r1, r3
 800bd0c:	68b8      	ldr	r0, [r7, #8]
 800bd0e:	f7ff f9d1 	bl	800b0b4 <move_window>
 800bd12:	4603      	mov	r3, r0
 800bd14:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800bd16:	7bfb      	ldrb	r3, [r7, #15]
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d111      	bne.n	800bd40 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	6a1b      	ldr	r3, [r3, #32]
 800bd20:	2220      	movs	r2, #32
 800bd22:	2100      	movs	r1, #0
 800bd24:	4618      	mov	r0, r3
 800bd26:	f7fe ffb8 	bl	800ac9a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	6a18      	ldr	r0, [r3, #32]
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	3324      	adds	r3, #36	@ 0x24
 800bd32:	220b      	movs	r2, #11
 800bd34:	4619      	mov	r1, r3
 800bd36:	f7fe ff8f 	bl	800ac58 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800bd3a:	68bb      	ldr	r3, [r7, #8]
 800bd3c:	2201      	movs	r2, #1
 800bd3e:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800bd40:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd42:	4618      	mov	r0, r3
 800bd44:	3710      	adds	r7, #16
 800bd46:	46bd      	mov	sp, r7
 800bd48:	bd80      	pop	{r7, pc}
	...

0800bd4c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800bd4c:	b580      	push	{r7, lr}
 800bd4e:	b088      	sub	sp, #32
 800bd50:	af00      	add	r7, sp, #0
 800bd52:	6078      	str	r0, [r7, #4]
 800bd54:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800bd56:	683b      	ldr	r3, [r7, #0]
 800bd58:	681b      	ldr	r3, [r3, #0]
 800bd5a:	60fb      	str	r3, [r7, #12]
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	3324      	adds	r3, #36	@ 0x24
 800bd60:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800bd62:	220b      	movs	r2, #11
 800bd64:	2120      	movs	r1, #32
 800bd66:	68b8      	ldr	r0, [r7, #8]
 800bd68:	f7fe ff97 	bl	800ac9a <mem_set>
	si = i = 0; ni = 8;
 800bd6c:	2300      	movs	r3, #0
 800bd6e:	613b      	str	r3, [r7, #16]
 800bd70:	693b      	ldr	r3, [r7, #16]
 800bd72:	61fb      	str	r3, [r7, #28]
 800bd74:	2308      	movs	r3, #8
 800bd76:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800bd78:	69fb      	ldr	r3, [r7, #28]
 800bd7a:	1c5a      	adds	r2, r3, #1
 800bd7c:	61fa      	str	r2, [r7, #28]
 800bd7e:	68fa      	ldr	r2, [r7, #12]
 800bd80:	4413      	add	r3, r2
 800bd82:	781b      	ldrb	r3, [r3, #0]
 800bd84:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800bd86:	7efb      	ldrb	r3, [r7, #27]
 800bd88:	2b20      	cmp	r3, #32
 800bd8a:	d94e      	bls.n	800be2a <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800bd8c:	7efb      	ldrb	r3, [r7, #27]
 800bd8e:	2b2f      	cmp	r3, #47	@ 0x2f
 800bd90:	d006      	beq.n	800bda0 <create_name+0x54>
 800bd92:	7efb      	ldrb	r3, [r7, #27]
 800bd94:	2b5c      	cmp	r3, #92	@ 0x5c
 800bd96:	d110      	bne.n	800bdba <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800bd98:	e002      	b.n	800bda0 <create_name+0x54>
 800bd9a:	69fb      	ldr	r3, [r7, #28]
 800bd9c:	3301      	adds	r3, #1
 800bd9e:	61fb      	str	r3, [r7, #28]
 800bda0:	68fa      	ldr	r2, [r7, #12]
 800bda2:	69fb      	ldr	r3, [r7, #28]
 800bda4:	4413      	add	r3, r2
 800bda6:	781b      	ldrb	r3, [r3, #0]
 800bda8:	2b2f      	cmp	r3, #47	@ 0x2f
 800bdaa:	d0f6      	beq.n	800bd9a <create_name+0x4e>
 800bdac:	68fa      	ldr	r2, [r7, #12]
 800bdae:	69fb      	ldr	r3, [r7, #28]
 800bdb0:	4413      	add	r3, r2
 800bdb2:	781b      	ldrb	r3, [r3, #0]
 800bdb4:	2b5c      	cmp	r3, #92	@ 0x5c
 800bdb6:	d0f0      	beq.n	800bd9a <create_name+0x4e>
			break;
 800bdb8:	e038      	b.n	800be2c <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800bdba:	7efb      	ldrb	r3, [r7, #27]
 800bdbc:	2b2e      	cmp	r3, #46	@ 0x2e
 800bdbe:	d003      	beq.n	800bdc8 <create_name+0x7c>
 800bdc0:	693a      	ldr	r2, [r7, #16]
 800bdc2:	697b      	ldr	r3, [r7, #20]
 800bdc4:	429a      	cmp	r2, r3
 800bdc6:	d30c      	bcc.n	800bde2 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800bdc8:	697b      	ldr	r3, [r7, #20]
 800bdca:	2b0b      	cmp	r3, #11
 800bdcc:	d002      	beq.n	800bdd4 <create_name+0x88>
 800bdce:	7efb      	ldrb	r3, [r7, #27]
 800bdd0:	2b2e      	cmp	r3, #46	@ 0x2e
 800bdd2:	d001      	beq.n	800bdd8 <create_name+0x8c>
 800bdd4:	2306      	movs	r3, #6
 800bdd6:	e044      	b.n	800be62 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800bdd8:	2308      	movs	r3, #8
 800bdda:	613b      	str	r3, [r7, #16]
 800bddc:	230b      	movs	r3, #11
 800bdde:	617b      	str	r3, [r7, #20]
			continue;
 800bde0:	e022      	b.n	800be28 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800bde2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	da04      	bge.n	800bdf4 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800bdea:	7efb      	ldrb	r3, [r7, #27]
 800bdec:	3b80      	subs	r3, #128	@ 0x80
 800bdee:	4a1f      	ldr	r2, [pc, #124]	@ (800be6c <create_name+0x120>)
 800bdf0:	5cd3      	ldrb	r3, [r2, r3]
 800bdf2:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800bdf4:	7efb      	ldrb	r3, [r7, #27]
 800bdf6:	4619      	mov	r1, r3
 800bdf8:	481d      	ldr	r0, [pc, #116]	@ (800be70 <create_name+0x124>)
 800bdfa:	f7fe ff90 	bl	800ad1e <chk_chr>
 800bdfe:	4603      	mov	r3, r0
 800be00:	2b00      	cmp	r3, #0
 800be02:	d001      	beq.n	800be08 <create_name+0xbc>
 800be04:	2306      	movs	r3, #6
 800be06:	e02c      	b.n	800be62 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800be08:	7efb      	ldrb	r3, [r7, #27]
 800be0a:	2b60      	cmp	r3, #96	@ 0x60
 800be0c:	d905      	bls.n	800be1a <create_name+0xce>
 800be0e:	7efb      	ldrb	r3, [r7, #27]
 800be10:	2b7a      	cmp	r3, #122	@ 0x7a
 800be12:	d802      	bhi.n	800be1a <create_name+0xce>
 800be14:	7efb      	ldrb	r3, [r7, #27]
 800be16:	3b20      	subs	r3, #32
 800be18:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800be1a:	693b      	ldr	r3, [r7, #16]
 800be1c:	1c5a      	adds	r2, r3, #1
 800be1e:	613a      	str	r2, [r7, #16]
 800be20:	68ba      	ldr	r2, [r7, #8]
 800be22:	4413      	add	r3, r2
 800be24:	7efa      	ldrb	r2, [r7, #27]
 800be26:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800be28:	e7a6      	b.n	800bd78 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800be2a:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800be2c:	68fa      	ldr	r2, [r7, #12]
 800be2e:	69fb      	ldr	r3, [r7, #28]
 800be30:	441a      	add	r2, r3
 800be32:	683b      	ldr	r3, [r7, #0]
 800be34:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800be36:	693b      	ldr	r3, [r7, #16]
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d101      	bne.n	800be40 <create_name+0xf4>
 800be3c:	2306      	movs	r3, #6
 800be3e:	e010      	b.n	800be62 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800be40:	68bb      	ldr	r3, [r7, #8]
 800be42:	781b      	ldrb	r3, [r3, #0]
 800be44:	2be5      	cmp	r3, #229	@ 0xe5
 800be46:	d102      	bne.n	800be4e <create_name+0x102>
 800be48:	68bb      	ldr	r3, [r7, #8]
 800be4a:	2205      	movs	r2, #5
 800be4c:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800be4e:	7efb      	ldrb	r3, [r7, #27]
 800be50:	2b20      	cmp	r3, #32
 800be52:	d801      	bhi.n	800be58 <create_name+0x10c>
 800be54:	2204      	movs	r2, #4
 800be56:	e000      	b.n	800be5a <create_name+0x10e>
 800be58:	2200      	movs	r2, #0
 800be5a:	68bb      	ldr	r3, [r7, #8]
 800be5c:	330b      	adds	r3, #11
 800be5e:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800be60:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800be62:	4618      	mov	r0, r3
 800be64:	3720      	adds	r7, #32
 800be66:	46bd      	mov	sp, r7
 800be68:	bd80      	pop	{r7, pc}
 800be6a:	bf00      	nop
 800be6c:	080131e8 	.word	0x080131e8
 800be70:	08013164 	.word	0x08013164

0800be74 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800be74:	b580      	push	{r7, lr}
 800be76:	b086      	sub	sp, #24
 800be78:	af00      	add	r7, sp, #0
 800be7a:	6078      	str	r0, [r7, #4]
 800be7c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800be82:	693b      	ldr	r3, [r7, #16]
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800be88:	e002      	b.n	800be90 <follow_path+0x1c>
 800be8a:	683b      	ldr	r3, [r7, #0]
 800be8c:	3301      	adds	r3, #1
 800be8e:	603b      	str	r3, [r7, #0]
 800be90:	683b      	ldr	r3, [r7, #0]
 800be92:	781b      	ldrb	r3, [r3, #0]
 800be94:	2b2f      	cmp	r3, #47	@ 0x2f
 800be96:	d0f8      	beq.n	800be8a <follow_path+0x16>
 800be98:	683b      	ldr	r3, [r7, #0]
 800be9a:	781b      	ldrb	r3, [r3, #0]
 800be9c:	2b5c      	cmp	r3, #92	@ 0x5c
 800be9e:	d0f4      	beq.n	800be8a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800bea0:	693b      	ldr	r3, [r7, #16]
 800bea2:	2200      	movs	r2, #0
 800bea4:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800bea6:	683b      	ldr	r3, [r7, #0]
 800bea8:	781b      	ldrb	r3, [r3, #0]
 800beaa:	2b1f      	cmp	r3, #31
 800beac:	d80a      	bhi.n	800bec4 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	2280      	movs	r2, #128	@ 0x80
 800beb2:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800beb6:	2100      	movs	r1, #0
 800beb8:	6878      	ldr	r0, [r7, #4]
 800beba:	f7ff fcda 	bl	800b872 <dir_sdi>
 800bebe:	4603      	mov	r3, r0
 800bec0:	75fb      	strb	r3, [r7, #23]
 800bec2:	e048      	b.n	800bf56 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800bec4:	463b      	mov	r3, r7
 800bec6:	4619      	mov	r1, r3
 800bec8:	6878      	ldr	r0, [r7, #4]
 800beca:	f7ff ff3f 	bl	800bd4c <create_name>
 800bece:	4603      	mov	r3, r0
 800bed0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800bed2:	7dfb      	ldrb	r3, [r7, #23]
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d139      	bne.n	800bf4c <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800bed8:	6878      	ldr	r0, [r7, #4]
 800beda:	f7ff feaf 	bl	800bc3c <dir_find>
 800bede:	4603      	mov	r3, r0
 800bee0:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800bee8:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800beea:	7dfb      	ldrb	r3, [r7, #23]
 800beec:	2b00      	cmp	r3, #0
 800beee:	d00a      	beq.n	800bf06 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800bef0:	7dfb      	ldrb	r3, [r7, #23]
 800bef2:	2b04      	cmp	r3, #4
 800bef4:	d12c      	bne.n	800bf50 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800bef6:	7afb      	ldrb	r3, [r7, #11]
 800bef8:	f003 0304 	and.w	r3, r3, #4
 800befc:	2b00      	cmp	r3, #0
 800befe:	d127      	bne.n	800bf50 <follow_path+0xdc>
 800bf00:	2305      	movs	r3, #5
 800bf02:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800bf04:	e024      	b.n	800bf50 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800bf06:	7afb      	ldrb	r3, [r7, #11]
 800bf08:	f003 0304 	and.w	r3, r3, #4
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d121      	bne.n	800bf54 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800bf10:	693b      	ldr	r3, [r7, #16]
 800bf12:	799b      	ldrb	r3, [r3, #6]
 800bf14:	f003 0310 	and.w	r3, r3, #16
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	d102      	bne.n	800bf22 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800bf1c:	2305      	movs	r3, #5
 800bf1e:	75fb      	strb	r3, [r7, #23]
 800bf20:	e019      	b.n	800bf56 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	695b      	ldr	r3, [r3, #20]
 800bf2c:	68fa      	ldr	r2, [r7, #12]
 800bf2e:	8992      	ldrh	r2, [r2, #12]
 800bf30:	fbb3 f0f2 	udiv	r0, r3, r2
 800bf34:	fb00 f202 	mul.w	r2, r0, r2
 800bf38:	1a9b      	subs	r3, r3, r2
 800bf3a:	440b      	add	r3, r1
 800bf3c:	4619      	mov	r1, r3
 800bf3e:	68f8      	ldr	r0, [r7, #12]
 800bf40:	f7ff fe3d 	bl	800bbbe <ld_clust>
 800bf44:	4602      	mov	r2, r0
 800bf46:	693b      	ldr	r3, [r7, #16]
 800bf48:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800bf4a:	e7bb      	b.n	800bec4 <follow_path+0x50>
			if (res != FR_OK) break;
 800bf4c:	bf00      	nop
 800bf4e:	e002      	b.n	800bf56 <follow_path+0xe2>
				break;
 800bf50:	bf00      	nop
 800bf52:	e000      	b.n	800bf56 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800bf54:	bf00      	nop
			}
		}
	}

	return res;
 800bf56:	7dfb      	ldrb	r3, [r7, #23]
}
 800bf58:	4618      	mov	r0, r3
 800bf5a:	3718      	adds	r7, #24
 800bf5c:	46bd      	mov	sp, r7
 800bf5e:	bd80      	pop	{r7, pc}

0800bf60 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800bf60:	b480      	push	{r7}
 800bf62:	b087      	sub	sp, #28
 800bf64:	af00      	add	r7, sp, #0
 800bf66:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800bf68:	f04f 33ff 	mov.w	r3, #4294967295
 800bf6c:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d031      	beq.n	800bfda <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	617b      	str	r3, [r7, #20]
 800bf7c:	e002      	b.n	800bf84 <get_ldnumber+0x24>
 800bf7e:	697b      	ldr	r3, [r7, #20]
 800bf80:	3301      	adds	r3, #1
 800bf82:	617b      	str	r3, [r7, #20]
 800bf84:	697b      	ldr	r3, [r7, #20]
 800bf86:	781b      	ldrb	r3, [r3, #0]
 800bf88:	2b20      	cmp	r3, #32
 800bf8a:	d903      	bls.n	800bf94 <get_ldnumber+0x34>
 800bf8c:	697b      	ldr	r3, [r7, #20]
 800bf8e:	781b      	ldrb	r3, [r3, #0]
 800bf90:	2b3a      	cmp	r3, #58	@ 0x3a
 800bf92:	d1f4      	bne.n	800bf7e <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800bf94:	697b      	ldr	r3, [r7, #20]
 800bf96:	781b      	ldrb	r3, [r3, #0]
 800bf98:	2b3a      	cmp	r3, #58	@ 0x3a
 800bf9a:	d11c      	bne.n	800bfd6 <get_ldnumber+0x76>
			tp = *path;
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	1c5a      	adds	r2, r3, #1
 800bfa6:	60fa      	str	r2, [r7, #12]
 800bfa8:	781b      	ldrb	r3, [r3, #0]
 800bfaa:	3b30      	subs	r3, #48	@ 0x30
 800bfac:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800bfae:	68bb      	ldr	r3, [r7, #8]
 800bfb0:	2b09      	cmp	r3, #9
 800bfb2:	d80e      	bhi.n	800bfd2 <get_ldnumber+0x72>
 800bfb4:	68fa      	ldr	r2, [r7, #12]
 800bfb6:	697b      	ldr	r3, [r7, #20]
 800bfb8:	429a      	cmp	r2, r3
 800bfba:	d10a      	bne.n	800bfd2 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800bfbc:	68bb      	ldr	r3, [r7, #8]
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	d107      	bne.n	800bfd2 <get_ldnumber+0x72>
					vol = (int)i;
 800bfc2:	68bb      	ldr	r3, [r7, #8]
 800bfc4:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800bfc6:	697b      	ldr	r3, [r7, #20]
 800bfc8:	3301      	adds	r3, #1
 800bfca:	617b      	str	r3, [r7, #20]
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	697a      	ldr	r2, [r7, #20]
 800bfd0:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800bfd2:	693b      	ldr	r3, [r7, #16]
 800bfd4:	e002      	b.n	800bfdc <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800bfd6:	2300      	movs	r3, #0
 800bfd8:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800bfda:	693b      	ldr	r3, [r7, #16]
}
 800bfdc:	4618      	mov	r0, r3
 800bfde:	371c      	adds	r7, #28
 800bfe0:	46bd      	mov	sp, r7
 800bfe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfe6:	4770      	bx	lr

0800bfe8 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800bfe8:	b580      	push	{r7, lr}
 800bfea:	b082      	sub	sp, #8
 800bfec:	af00      	add	r7, sp, #0
 800bfee:	6078      	str	r0, [r7, #4]
 800bff0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	2200      	movs	r2, #0
 800bff6:	70da      	strb	r2, [r3, #3]
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	f04f 32ff 	mov.w	r2, #4294967295
 800bffe:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800c000:	6839      	ldr	r1, [r7, #0]
 800c002:	6878      	ldr	r0, [r7, #4]
 800c004:	f7ff f856 	bl	800b0b4 <move_window>
 800c008:	4603      	mov	r3, r0
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d001      	beq.n	800c012 <check_fs+0x2a>
 800c00e:	2304      	movs	r3, #4
 800c010:	e038      	b.n	800c084 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	3334      	adds	r3, #52	@ 0x34
 800c016:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800c01a:	4618      	mov	r0, r3
 800c01c:	f7fe fd9a 	bl	800ab54 <ld_word>
 800c020:	4603      	mov	r3, r0
 800c022:	461a      	mov	r2, r3
 800c024:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800c028:	429a      	cmp	r2, r3
 800c02a:	d001      	beq.n	800c030 <check_fs+0x48>
 800c02c:	2303      	movs	r3, #3
 800c02e:	e029      	b.n	800c084 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800c036:	2be9      	cmp	r3, #233	@ 0xe9
 800c038:	d009      	beq.n	800c04e <check_fs+0x66>
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800c040:	2beb      	cmp	r3, #235	@ 0xeb
 800c042:	d11e      	bne.n	800c082 <check_fs+0x9a>
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800c04a:	2b90      	cmp	r3, #144	@ 0x90
 800c04c:	d119      	bne.n	800c082 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	3334      	adds	r3, #52	@ 0x34
 800c052:	3336      	adds	r3, #54	@ 0x36
 800c054:	4618      	mov	r0, r3
 800c056:	f7fe fd95 	bl	800ab84 <ld_dword>
 800c05a:	4603      	mov	r3, r0
 800c05c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800c060:	4a0a      	ldr	r2, [pc, #40]	@ (800c08c <check_fs+0xa4>)
 800c062:	4293      	cmp	r3, r2
 800c064:	d101      	bne.n	800c06a <check_fs+0x82>
 800c066:	2300      	movs	r3, #0
 800c068:	e00c      	b.n	800c084 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	3334      	adds	r3, #52	@ 0x34
 800c06e:	3352      	adds	r3, #82	@ 0x52
 800c070:	4618      	mov	r0, r3
 800c072:	f7fe fd87 	bl	800ab84 <ld_dword>
 800c076:	4603      	mov	r3, r0
 800c078:	4a05      	ldr	r2, [pc, #20]	@ (800c090 <check_fs+0xa8>)
 800c07a:	4293      	cmp	r3, r2
 800c07c:	d101      	bne.n	800c082 <check_fs+0x9a>
 800c07e:	2300      	movs	r3, #0
 800c080:	e000      	b.n	800c084 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800c082:	2302      	movs	r3, #2
}
 800c084:	4618      	mov	r0, r3
 800c086:	3708      	adds	r7, #8
 800c088:	46bd      	mov	sp, r7
 800c08a:	bd80      	pop	{r7, pc}
 800c08c:	00544146 	.word	0x00544146
 800c090:	33544146 	.word	0x33544146

0800c094 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800c094:	b580      	push	{r7, lr}
 800c096:	b096      	sub	sp, #88	@ 0x58
 800c098:	af00      	add	r7, sp, #0
 800c09a:	60f8      	str	r0, [r7, #12]
 800c09c:	60b9      	str	r1, [r7, #8]
 800c09e:	4613      	mov	r3, r2
 800c0a0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800c0a2:	68bb      	ldr	r3, [r7, #8]
 800c0a4:	2200      	movs	r2, #0
 800c0a6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800c0a8:	68f8      	ldr	r0, [r7, #12]
 800c0aa:	f7ff ff59 	bl	800bf60 <get_ldnumber>
 800c0ae:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800c0b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	da01      	bge.n	800c0ba <find_volume+0x26>
 800c0b6:	230b      	movs	r3, #11
 800c0b8:	e262      	b.n	800c580 <find_volume+0x4ec>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800c0ba:	4a9f      	ldr	r2, [pc, #636]	@ (800c338 <find_volume+0x2a4>)
 800c0bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c0be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c0c2:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800c0c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d101      	bne.n	800c0ce <find_volume+0x3a>
 800c0ca:	230c      	movs	r3, #12
 800c0cc:	e258      	b.n	800c580 <find_volume+0x4ec>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800c0ce:	68bb      	ldr	r3, [r7, #8]
 800c0d0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c0d2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800c0d4:	79fb      	ldrb	r3, [r7, #7]
 800c0d6:	f023 0301 	bic.w	r3, r3, #1
 800c0da:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800c0dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0de:	781b      	ldrb	r3, [r3, #0]
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	d01a      	beq.n	800c11a <find_volume+0x86>
		stat = disk_status(fs->drv);
 800c0e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0e6:	785b      	ldrb	r3, [r3, #1]
 800c0e8:	4618      	mov	r0, r3
 800c0ea:	f7fe fc93 	bl	800aa14 <disk_status>
 800c0ee:	4603      	mov	r3, r0
 800c0f0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800c0f4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c0f8:	f003 0301 	and.w	r3, r3, #1
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d10c      	bne.n	800c11a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800c100:	79fb      	ldrb	r3, [r7, #7]
 800c102:	2b00      	cmp	r3, #0
 800c104:	d007      	beq.n	800c116 <find_volume+0x82>
 800c106:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c10a:	f003 0304 	and.w	r3, r3, #4
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d001      	beq.n	800c116 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800c112:	230a      	movs	r3, #10
 800c114:	e234      	b.n	800c580 <find_volume+0x4ec>
			}
			return FR_OK;				/* The file system object is valid */
 800c116:	2300      	movs	r3, #0
 800c118:	e232      	b.n	800c580 <find_volume+0x4ec>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800c11a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c11c:	2200      	movs	r2, #0
 800c11e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800c120:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c122:	b2da      	uxtb	r2, r3
 800c124:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c126:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800c128:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c12a:	785b      	ldrb	r3, [r3, #1]
 800c12c:	4618      	mov	r0, r3
 800c12e:	f7fe fc8b 	bl	800aa48 <disk_initialize>
 800c132:	4603      	mov	r3, r0
 800c134:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800c138:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c13c:	f003 0301 	and.w	r3, r3, #1
 800c140:	2b00      	cmp	r3, #0
 800c142:	d001      	beq.n	800c148 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800c144:	2303      	movs	r3, #3
 800c146:	e21b      	b.n	800c580 <find_volume+0x4ec>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800c148:	79fb      	ldrb	r3, [r7, #7]
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d007      	beq.n	800c15e <find_volume+0xca>
 800c14e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c152:	f003 0304 	and.w	r3, r3, #4
 800c156:	2b00      	cmp	r3, #0
 800c158:	d001      	beq.n	800c15e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800c15a:	230a      	movs	r3, #10
 800c15c:	e210      	b.n	800c580 <find_volume+0x4ec>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800c15e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c160:	7858      	ldrb	r0, [r3, #1]
 800c162:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c164:	330c      	adds	r3, #12
 800c166:	461a      	mov	r2, r3
 800c168:	2102      	movs	r1, #2
 800c16a:	f7fe fcd5 	bl	800ab18 <disk_ioctl>
 800c16e:	4603      	mov	r3, r0
 800c170:	2b00      	cmp	r3, #0
 800c172:	d001      	beq.n	800c178 <find_volume+0xe4>
 800c174:	2301      	movs	r3, #1
 800c176:	e203      	b.n	800c580 <find_volume+0x4ec>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800c178:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c17a:	899b      	ldrh	r3, [r3, #12]
 800c17c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c180:	d80d      	bhi.n	800c19e <find_volume+0x10a>
 800c182:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c184:	899b      	ldrh	r3, [r3, #12]
 800c186:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c18a:	d308      	bcc.n	800c19e <find_volume+0x10a>
 800c18c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c18e:	899b      	ldrh	r3, [r3, #12]
 800c190:	461a      	mov	r2, r3
 800c192:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c194:	899b      	ldrh	r3, [r3, #12]
 800c196:	3b01      	subs	r3, #1
 800c198:	4013      	ands	r3, r2
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	d001      	beq.n	800c1a2 <find_volume+0x10e>
 800c19e:	2301      	movs	r3, #1
 800c1a0:	e1ee      	b.n	800c580 <find_volume+0x4ec>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800c1a2:	2300      	movs	r3, #0
 800c1a4:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800c1a6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c1a8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c1aa:	f7ff ff1d 	bl	800bfe8 <check_fs>
 800c1ae:	4603      	mov	r3, r0
 800c1b0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800c1b4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c1b8:	2b02      	cmp	r3, #2
 800c1ba:	d149      	bne.n	800c250 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c1bc:	2300      	movs	r3, #0
 800c1be:	643b      	str	r3, [r7, #64]	@ 0x40
 800c1c0:	e01e      	b.n	800c200 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800c1c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1c4:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c1c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1ca:	011b      	lsls	r3, r3, #4
 800c1cc:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800c1d0:	4413      	add	r3, r2
 800c1d2:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800c1d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1d6:	3304      	adds	r3, #4
 800c1d8:	781b      	ldrb	r3, [r3, #0]
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d006      	beq.n	800c1ec <find_volume+0x158>
 800c1de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1e0:	3308      	adds	r3, #8
 800c1e2:	4618      	mov	r0, r3
 800c1e4:	f7fe fcce 	bl	800ab84 <ld_dword>
 800c1e8:	4602      	mov	r2, r0
 800c1ea:	e000      	b.n	800c1ee <find_volume+0x15a>
 800c1ec:	2200      	movs	r2, #0
 800c1ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1f0:	009b      	lsls	r3, r3, #2
 800c1f2:	3358      	adds	r3, #88	@ 0x58
 800c1f4:	443b      	add	r3, r7
 800c1f6:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c1fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1fc:	3301      	adds	r3, #1
 800c1fe:	643b      	str	r3, [r7, #64]	@ 0x40
 800c200:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c202:	2b03      	cmp	r3, #3
 800c204:	d9dd      	bls.n	800c1c2 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800c206:	2300      	movs	r3, #0
 800c208:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800c20a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d002      	beq.n	800c216 <find_volume+0x182>
 800c210:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c212:	3b01      	subs	r3, #1
 800c214:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800c216:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c218:	009b      	lsls	r3, r3, #2
 800c21a:	3358      	adds	r3, #88	@ 0x58
 800c21c:	443b      	add	r3, r7
 800c21e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800c222:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800c224:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c226:	2b00      	cmp	r3, #0
 800c228:	d005      	beq.n	800c236 <find_volume+0x1a2>
 800c22a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c22c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c22e:	f7ff fedb 	bl	800bfe8 <check_fs>
 800c232:	4603      	mov	r3, r0
 800c234:	e000      	b.n	800c238 <find_volume+0x1a4>
 800c236:	2303      	movs	r3, #3
 800c238:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800c23c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c240:	2b01      	cmp	r3, #1
 800c242:	d905      	bls.n	800c250 <find_volume+0x1bc>
 800c244:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c246:	3301      	adds	r3, #1
 800c248:	643b      	str	r3, [r7, #64]	@ 0x40
 800c24a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c24c:	2b03      	cmp	r3, #3
 800c24e:	d9e2      	bls.n	800c216 <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800c250:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c254:	2b04      	cmp	r3, #4
 800c256:	d101      	bne.n	800c25c <find_volume+0x1c8>
 800c258:	2301      	movs	r3, #1
 800c25a:	e191      	b.n	800c580 <find_volume+0x4ec>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800c25c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c260:	2b01      	cmp	r3, #1
 800c262:	d901      	bls.n	800c268 <find_volume+0x1d4>
 800c264:	230d      	movs	r3, #13
 800c266:	e18b      	b.n	800c580 <find_volume+0x4ec>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800c268:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c26a:	3334      	adds	r3, #52	@ 0x34
 800c26c:	330b      	adds	r3, #11
 800c26e:	4618      	mov	r0, r3
 800c270:	f7fe fc70 	bl	800ab54 <ld_word>
 800c274:	4603      	mov	r3, r0
 800c276:	461a      	mov	r2, r3
 800c278:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c27a:	899b      	ldrh	r3, [r3, #12]
 800c27c:	429a      	cmp	r2, r3
 800c27e:	d001      	beq.n	800c284 <find_volume+0x1f0>
 800c280:	230d      	movs	r3, #13
 800c282:	e17d      	b.n	800c580 <find_volume+0x4ec>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800c284:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c286:	3334      	adds	r3, #52	@ 0x34
 800c288:	3316      	adds	r3, #22
 800c28a:	4618      	mov	r0, r3
 800c28c:	f7fe fc62 	bl	800ab54 <ld_word>
 800c290:	4603      	mov	r3, r0
 800c292:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800c294:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c296:	2b00      	cmp	r3, #0
 800c298:	d106      	bne.n	800c2a8 <find_volume+0x214>
 800c29a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c29c:	3334      	adds	r3, #52	@ 0x34
 800c29e:	3324      	adds	r3, #36	@ 0x24
 800c2a0:	4618      	mov	r0, r3
 800c2a2:	f7fe fc6f 	bl	800ab84 <ld_dword>
 800c2a6:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800c2a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2aa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c2ac:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800c2ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2b0:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800c2b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2b6:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800c2b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2ba:	789b      	ldrb	r3, [r3, #2]
 800c2bc:	2b01      	cmp	r3, #1
 800c2be:	d005      	beq.n	800c2cc <find_volume+0x238>
 800c2c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2c2:	789b      	ldrb	r3, [r3, #2]
 800c2c4:	2b02      	cmp	r3, #2
 800c2c6:	d001      	beq.n	800c2cc <find_volume+0x238>
 800c2c8:	230d      	movs	r3, #13
 800c2ca:	e159      	b.n	800c580 <find_volume+0x4ec>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800c2cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2ce:	789b      	ldrb	r3, [r3, #2]
 800c2d0:	461a      	mov	r2, r3
 800c2d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c2d4:	fb02 f303 	mul.w	r3, r2, r3
 800c2d8:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800c2da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c2e0:	461a      	mov	r2, r3
 800c2e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2e4:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800c2e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2e8:	895b      	ldrh	r3, [r3, #10]
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d008      	beq.n	800c300 <find_volume+0x26c>
 800c2ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2f0:	895b      	ldrh	r3, [r3, #10]
 800c2f2:	461a      	mov	r2, r3
 800c2f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2f6:	895b      	ldrh	r3, [r3, #10]
 800c2f8:	3b01      	subs	r3, #1
 800c2fa:	4013      	ands	r3, r2
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d001      	beq.n	800c304 <find_volume+0x270>
 800c300:	230d      	movs	r3, #13
 800c302:	e13d      	b.n	800c580 <find_volume+0x4ec>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800c304:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c306:	3334      	adds	r3, #52	@ 0x34
 800c308:	3311      	adds	r3, #17
 800c30a:	4618      	mov	r0, r3
 800c30c:	f7fe fc22 	bl	800ab54 <ld_word>
 800c310:	4603      	mov	r3, r0
 800c312:	461a      	mov	r2, r3
 800c314:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c316:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800c318:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c31a:	891b      	ldrh	r3, [r3, #8]
 800c31c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c31e:	8992      	ldrh	r2, [r2, #12]
 800c320:	0952      	lsrs	r2, r2, #5
 800c322:	b292      	uxth	r2, r2
 800c324:	fbb3 f1f2 	udiv	r1, r3, r2
 800c328:	fb01 f202 	mul.w	r2, r1, r2
 800c32c:	1a9b      	subs	r3, r3, r2
 800c32e:	b29b      	uxth	r3, r3
 800c330:	2b00      	cmp	r3, #0
 800c332:	d003      	beq.n	800c33c <find_volume+0x2a8>
 800c334:	230d      	movs	r3, #13
 800c336:	e123      	b.n	800c580 <find_volume+0x4ec>
 800c338:	20002b24 	.word	0x20002b24

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800c33c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c33e:	3334      	adds	r3, #52	@ 0x34
 800c340:	3313      	adds	r3, #19
 800c342:	4618      	mov	r0, r3
 800c344:	f7fe fc06 	bl	800ab54 <ld_word>
 800c348:	4603      	mov	r3, r0
 800c34a:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800c34c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d106      	bne.n	800c360 <find_volume+0x2cc>
 800c352:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c354:	3334      	adds	r3, #52	@ 0x34
 800c356:	3320      	adds	r3, #32
 800c358:	4618      	mov	r0, r3
 800c35a:	f7fe fc13 	bl	800ab84 <ld_dword>
 800c35e:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800c360:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c362:	3334      	adds	r3, #52	@ 0x34
 800c364:	330e      	adds	r3, #14
 800c366:	4618      	mov	r0, r3
 800c368:	f7fe fbf4 	bl	800ab54 <ld_word>
 800c36c:	4603      	mov	r3, r0
 800c36e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800c370:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800c372:	2b00      	cmp	r3, #0
 800c374:	d101      	bne.n	800c37a <find_volume+0x2e6>
 800c376:	230d      	movs	r3, #13
 800c378:	e102      	b.n	800c580 <find_volume+0x4ec>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800c37a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800c37c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c37e:	4413      	add	r3, r2
 800c380:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c382:	8911      	ldrh	r1, [r2, #8]
 800c384:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c386:	8992      	ldrh	r2, [r2, #12]
 800c388:	0952      	lsrs	r2, r2, #5
 800c38a:	b292      	uxth	r2, r2
 800c38c:	fbb1 f2f2 	udiv	r2, r1, r2
 800c390:	b292      	uxth	r2, r2
 800c392:	4413      	add	r3, r2
 800c394:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800c396:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c398:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c39a:	429a      	cmp	r2, r3
 800c39c:	d201      	bcs.n	800c3a2 <find_volume+0x30e>
 800c39e:	230d      	movs	r3, #13
 800c3a0:	e0ee      	b.n	800c580 <find_volume+0x4ec>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800c3a2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c3a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3a6:	1ad3      	subs	r3, r2, r3
 800c3a8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c3aa:	8952      	ldrh	r2, [r2, #10]
 800c3ac:	fbb3 f3f2 	udiv	r3, r3, r2
 800c3b0:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800c3b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d101      	bne.n	800c3bc <find_volume+0x328>
 800c3b8:	230d      	movs	r3, #13
 800c3ba:	e0e1      	b.n	800c580 <find_volume+0x4ec>
		fmt = FS_FAT32;
 800c3bc:	2303      	movs	r3, #3
 800c3be:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800c3c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3c4:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800c3c8:	4293      	cmp	r3, r2
 800c3ca:	d802      	bhi.n	800c3d2 <find_volume+0x33e>
 800c3cc:	2302      	movs	r3, #2
 800c3ce:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800c3d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3d4:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800c3d8:	4293      	cmp	r3, r2
 800c3da:	d802      	bhi.n	800c3e2 <find_volume+0x34e>
 800c3dc:	2301      	movs	r3, #1
 800c3de:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800c3e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3e4:	1c9a      	adds	r2, r3, #2
 800c3e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3e8:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800c3ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3ec:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c3ee:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800c3f0:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800c3f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c3f4:	441a      	add	r2, r3
 800c3f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3f8:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800c3fa:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c3fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3fe:	441a      	add	r2, r3
 800c400:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c402:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 800c404:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c408:	2b03      	cmp	r3, #3
 800c40a:	d11e      	bne.n	800c44a <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800c40c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c40e:	3334      	adds	r3, #52	@ 0x34
 800c410:	332a      	adds	r3, #42	@ 0x2a
 800c412:	4618      	mov	r0, r3
 800c414:	f7fe fb9e 	bl	800ab54 <ld_word>
 800c418:	4603      	mov	r3, r0
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	d001      	beq.n	800c422 <find_volume+0x38e>
 800c41e:	230d      	movs	r3, #13
 800c420:	e0ae      	b.n	800c580 <find_volume+0x4ec>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800c422:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c424:	891b      	ldrh	r3, [r3, #8]
 800c426:	2b00      	cmp	r3, #0
 800c428:	d001      	beq.n	800c42e <find_volume+0x39a>
 800c42a:	230d      	movs	r3, #13
 800c42c:	e0a8      	b.n	800c580 <find_volume+0x4ec>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800c42e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c430:	3334      	adds	r3, #52	@ 0x34
 800c432:	332c      	adds	r3, #44	@ 0x2c
 800c434:	4618      	mov	r0, r3
 800c436:	f7fe fba5 	bl	800ab84 <ld_dword>
 800c43a:	4602      	mov	r2, r0
 800c43c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c43e:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800c440:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c442:	699b      	ldr	r3, [r3, #24]
 800c444:	009b      	lsls	r3, r3, #2
 800c446:	647b      	str	r3, [r7, #68]	@ 0x44
 800c448:	e01f      	b.n	800c48a <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800c44a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c44c:	891b      	ldrh	r3, [r3, #8]
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d101      	bne.n	800c456 <find_volume+0x3c2>
 800c452:	230d      	movs	r3, #13
 800c454:	e094      	b.n	800c580 <find_volume+0x4ec>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800c456:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c458:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c45a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c45c:	441a      	add	r2, r3
 800c45e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c460:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800c462:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c466:	2b02      	cmp	r3, #2
 800c468:	d103      	bne.n	800c472 <find_volume+0x3de>
 800c46a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c46c:	699b      	ldr	r3, [r3, #24]
 800c46e:	005b      	lsls	r3, r3, #1
 800c470:	e00a      	b.n	800c488 <find_volume+0x3f4>
 800c472:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c474:	699a      	ldr	r2, [r3, #24]
 800c476:	4613      	mov	r3, r2
 800c478:	005b      	lsls	r3, r3, #1
 800c47a:	4413      	add	r3, r2
 800c47c:	085a      	lsrs	r2, r3, #1
 800c47e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c480:	699b      	ldr	r3, [r3, #24]
 800c482:	f003 0301 	and.w	r3, r3, #1
 800c486:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800c488:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800c48a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c48c:	69da      	ldr	r2, [r3, #28]
 800c48e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c490:	899b      	ldrh	r3, [r3, #12]
 800c492:	4619      	mov	r1, r3
 800c494:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c496:	440b      	add	r3, r1
 800c498:	3b01      	subs	r3, #1
 800c49a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800c49c:	8989      	ldrh	r1, [r1, #12]
 800c49e:	fbb3 f3f1 	udiv	r3, r3, r1
 800c4a2:	429a      	cmp	r2, r3
 800c4a4:	d201      	bcs.n	800c4aa <find_volume+0x416>
 800c4a6:	230d      	movs	r3, #13
 800c4a8:	e06a      	b.n	800c580 <find_volume+0x4ec>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800c4aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4ac:	f04f 32ff 	mov.w	r2, #4294967295
 800c4b0:	615a      	str	r2, [r3, #20]
 800c4b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4b4:	695a      	ldr	r2, [r3, #20]
 800c4b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4b8:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800c4ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4bc:	2280      	movs	r2, #128	@ 0x80
 800c4be:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800c4c0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c4c4:	2b03      	cmp	r3, #3
 800c4c6:	d149      	bne.n	800c55c <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800c4c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4ca:	3334      	adds	r3, #52	@ 0x34
 800c4cc:	3330      	adds	r3, #48	@ 0x30
 800c4ce:	4618      	mov	r0, r3
 800c4d0:	f7fe fb40 	bl	800ab54 <ld_word>
 800c4d4:	4603      	mov	r3, r0
 800c4d6:	2b01      	cmp	r3, #1
 800c4d8:	d140      	bne.n	800c55c <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 800c4da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c4dc:	3301      	adds	r3, #1
 800c4de:	4619      	mov	r1, r3
 800c4e0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c4e2:	f7fe fde7 	bl	800b0b4 <move_window>
 800c4e6:	4603      	mov	r3, r0
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d137      	bne.n	800c55c <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 800c4ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4ee:	2200      	movs	r2, #0
 800c4f0:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800c4f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4f4:	3334      	adds	r3, #52	@ 0x34
 800c4f6:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800c4fa:	4618      	mov	r0, r3
 800c4fc:	f7fe fb2a 	bl	800ab54 <ld_word>
 800c500:	4603      	mov	r3, r0
 800c502:	461a      	mov	r2, r3
 800c504:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800c508:	429a      	cmp	r2, r3
 800c50a:	d127      	bne.n	800c55c <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800c50c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c50e:	3334      	adds	r3, #52	@ 0x34
 800c510:	4618      	mov	r0, r3
 800c512:	f7fe fb37 	bl	800ab84 <ld_dword>
 800c516:	4603      	mov	r3, r0
 800c518:	4a1b      	ldr	r2, [pc, #108]	@ (800c588 <find_volume+0x4f4>)
 800c51a:	4293      	cmp	r3, r2
 800c51c:	d11e      	bne.n	800c55c <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800c51e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c520:	3334      	adds	r3, #52	@ 0x34
 800c522:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800c526:	4618      	mov	r0, r3
 800c528:	f7fe fb2c 	bl	800ab84 <ld_dword>
 800c52c:	4603      	mov	r3, r0
 800c52e:	4a17      	ldr	r2, [pc, #92]	@ (800c58c <find_volume+0x4f8>)
 800c530:	4293      	cmp	r3, r2
 800c532:	d113      	bne.n	800c55c <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800c534:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c536:	3334      	adds	r3, #52	@ 0x34
 800c538:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800c53c:	4618      	mov	r0, r3
 800c53e:	f7fe fb21 	bl	800ab84 <ld_dword>
 800c542:	4602      	mov	r2, r0
 800c544:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c546:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800c548:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c54a:	3334      	adds	r3, #52	@ 0x34
 800c54c:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800c550:	4618      	mov	r0, r3
 800c552:	f7fe fb17 	bl	800ab84 <ld_dword>
 800c556:	4602      	mov	r2, r0
 800c558:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c55a:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800c55c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c55e:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800c562:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800c564:	4b0a      	ldr	r3, [pc, #40]	@ (800c590 <find_volume+0x4fc>)
 800c566:	881b      	ldrh	r3, [r3, #0]
 800c568:	3301      	adds	r3, #1
 800c56a:	b29a      	uxth	r2, r3
 800c56c:	4b08      	ldr	r3, [pc, #32]	@ (800c590 <find_volume+0x4fc>)
 800c56e:	801a      	strh	r2, [r3, #0]
 800c570:	4b07      	ldr	r3, [pc, #28]	@ (800c590 <find_volume+0x4fc>)
 800c572:	881a      	ldrh	r2, [r3, #0]
 800c574:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c576:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800c578:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c57a:	f7fe fd33 	bl	800afe4 <clear_lock>
#endif
	return FR_OK;
 800c57e:	2300      	movs	r3, #0
}
 800c580:	4618      	mov	r0, r3
 800c582:	3758      	adds	r7, #88	@ 0x58
 800c584:	46bd      	mov	sp, r7
 800c586:	bd80      	pop	{r7, pc}
 800c588:	41615252 	.word	0x41615252
 800c58c:	61417272 	.word	0x61417272
 800c590:	20002b28 	.word	0x20002b28

0800c594 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800c594:	b580      	push	{r7, lr}
 800c596:	b084      	sub	sp, #16
 800c598:	af00      	add	r7, sp, #0
 800c59a:	6078      	str	r0, [r7, #4]
 800c59c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800c59e:	2309      	movs	r3, #9
 800c5a0:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d01c      	beq.n	800c5e2 <validate+0x4e>
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d018      	beq.n	800c5e2 <validate+0x4e>
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	781b      	ldrb	r3, [r3, #0]
 800c5b6:	2b00      	cmp	r3, #0
 800c5b8:	d013      	beq.n	800c5e2 <validate+0x4e>
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	889a      	ldrh	r2, [r3, #4]
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	88db      	ldrh	r3, [r3, #6]
 800c5c4:	429a      	cmp	r2, r3
 800c5c6:	d10c      	bne.n	800c5e2 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	681b      	ldr	r3, [r3, #0]
 800c5cc:	785b      	ldrb	r3, [r3, #1]
 800c5ce:	4618      	mov	r0, r3
 800c5d0:	f7fe fa20 	bl	800aa14 <disk_status>
 800c5d4:	4603      	mov	r3, r0
 800c5d6:	f003 0301 	and.w	r3, r3, #1
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d101      	bne.n	800c5e2 <validate+0x4e>
			res = FR_OK;
 800c5de:	2300      	movs	r3, #0
 800c5e0:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800c5e2:	7bfb      	ldrb	r3, [r7, #15]
 800c5e4:	2b00      	cmp	r3, #0
 800c5e6:	d102      	bne.n	800c5ee <validate+0x5a>
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	e000      	b.n	800c5f0 <validate+0x5c>
 800c5ee:	2300      	movs	r3, #0
 800c5f0:	683a      	ldr	r2, [r7, #0]
 800c5f2:	6013      	str	r3, [r2, #0]
	return res;
 800c5f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5f6:	4618      	mov	r0, r3
 800c5f8:	3710      	adds	r7, #16
 800c5fa:	46bd      	mov	sp, r7
 800c5fc:	bd80      	pop	{r7, pc}
	...

0800c600 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800c600:	b580      	push	{r7, lr}
 800c602:	b088      	sub	sp, #32
 800c604:	af00      	add	r7, sp, #0
 800c606:	60f8      	str	r0, [r7, #12]
 800c608:	60b9      	str	r1, [r7, #8]
 800c60a:	4613      	mov	r3, r2
 800c60c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800c60e:	68bb      	ldr	r3, [r7, #8]
 800c610:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800c612:	f107 0310 	add.w	r3, r7, #16
 800c616:	4618      	mov	r0, r3
 800c618:	f7ff fca2 	bl	800bf60 <get_ldnumber>
 800c61c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800c61e:	69fb      	ldr	r3, [r7, #28]
 800c620:	2b00      	cmp	r3, #0
 800c622:	da01      	bge.n	800c628 <f_mount+0x28>
 800c624:	230b      	movs	r3, #11
 800c626:	e02b      	b.n	800c680 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800c628:	4a17      	ldr	r2, [pc, #92]	@ (800c688 <f_mount+0x88>)
 800c62a:	69fb      	ldr	r3, [r7, #28]
 800c62c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c630:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800c632:	69bb      	ldr	r3, [r7, #24]
 800c634:	2b00      	cmp	r3, #0
 800c636:	d005      	beq.n	800c644 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800c638:	69b8      	ldr	r0, [r7, #24]
 800c63a:	f7fe fcd3 	bl	800afe4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800c63e:	69bb      	ldr	r3, [r7, #24]
 800c640:	2200      	movs	r2, #0
 800c642:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800c644:	68fb      	ldr	r3, [r7, #12]
 800c646:	2b00      	cmp	r3, #0
 800c648:	d002      	beq.n	800c650 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800c64a:	68fb      	ldr	r3, [r7, #12]
 800c64c:	2200      	movs	r2, #0
 800c64e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800c650:	68fa      	ldr	r2, [r7, #12]
 800c652:	490d      	ldr	r1, [pc, #52]	@ (800c688 <f_mount+0x88>)
 800c654:	69fb      	ldr	r3, [r7, #28]
 800c656:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	2b00      	cmp	r3, #0
 800c65e:	d002      	beq.n	800c666 <f_mount+0x66>
 800c660:	79fb      	ldrb	r3, [r7, #7]
 800c662:	2b01      	cmp	r3, #1
 800c664:	d001      	beq.n	800c66a <f_mount+0x6a>
 800c666:	2300      	movs	r3, #0
 800c668:	e00a      	b.n	800c680 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800c66a:	f107 010c 	add.w	r1, r7, #12
 800c66e:	f107 0308 	add.w	r3, r7, #8
 800c672:	2200      	movs	r2, #0
 800c674:	4618      	mov	r0, r3
 800c676:	f7ff fd0d 	bl	800c094 <find_volume>
 800c67a:	4603      	mov	r3, r0
 800c67c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800c67e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c680:	4618      	mov	r0, r3
 800c682:	3720      	adds	r7, #32
 800c684:	46bd      	mov	sp, r7
 800c686:	bd80      	pop	{r7, pc}
 800c688:	20002b24 	.word	0x20002b24

0800c68c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800c68c:	b580      	push	{r7, lr}
 800c68e:	b098      	sub	sp, #96	@ 0x60
 800c690:	af00      	add	r7, sp, #0
 800c692:	60f8      	str	r0, [r7, #12]
 800c694:	60b9      	str	r1, [r7, #8]
 800c696:	4613      	mov	r3, r2
 800c698:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	d101      	bne.n	800c6a4 <f_open+0x18>
 800c6a0:	2309      	movs	r3, #9
 800c6a2:	e1b7      	b.n	800ca14 <f_open+0x388>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800c6a4:	79fb      	ldrb	r3, [r7, #7]
 800c6a6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c6aa:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800c6ac:	79fa      	ldrb	r2, [r7, #7]
 800c6ae:	f107 0110 	add.w	r1, r7, #16
 800c6b2:	f107 0308 	add.w	r3, r7, #8
 800c6b6:	4618      	mov	r0, r3
 800c6b8:	f7ff fcec 	bl	800c094 <find_volume>
 800c6bc:	4603      	mov	r3, r0
 800c6be:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800c6c2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	f040 819b 	bne.w	800ca02 <f_open+0x376>
		dj.obj.fs = fs;
 800c6cc:	693b      	ldr	r3, [r7, #16]
 800c6ce:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800c6d0:	68ba      	ldr	r2, [r7, #8]
 800c6d2:	f107 0314 	add.w	r3, r7, #20
 800c6d6:	4611      	mov	r1, r2
 800c6d8:	4618      	mov	r0, r3
 800c6da:	f7ff fbcb 	bl	800be74 <follow_path>
 800c6de:	4603      	mov	r3, r0
 800c6e0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800c6e4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d118      	bne.n	800c71e <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800c6ec:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800c6f0:	b25b      	sxtb	r3, r3
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	da03      	bge.n	800c6fe <f_open+0x72>
				res = FR_INVALID_NAME;
 800c6f6:	2306      	movs	r3, #6
 800c6f8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800c6fc:	e00f      	b.n	800c71e <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c6fe:	79fb      	ldrb	r3, [r7, #7]
 800c700:	2b01      	cmp	r3, #1
 800c702:	bf8c      	ite	hi
 800c704:	2301      	movhi	r3, #1
 800c706:	2300      	movls	r3, #0
 800c708:	b2db      	uxtb	r3, r3
 800c70a:	461a      	mov	r2, r3
 800c70c:	f107 0314 	add.w	r3, r7, #20
 800c710:	4611      	mov	r1, r2
 800c712:	4618      	mov	r0, r3
 800c714:	f7fe fb1e 	bl	800ad54 <chk_lock>
 800c718:	4603      	mov	r3, r0
 800c71a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800c71e:	79fb      	ldrb	r3, [r7, #7]
 800c720:	f003 031c 	and.w	r3, r3, #28
 800c724:	2b00      	cmp	r3, #0
 800c726:	d07f      	beq.n	800c828 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800c728:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d017      	beq.n	800c760 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800c730:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c734:	2b04      	cmp	r3, #4
 800c736:	d10e      	bne.n	800c756 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800c738:	f7fe fb68 	bl	800ae0c <enq_lock>
 800c73c:	4603      	mov	r3, r0
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d006      	beq.n	800c750 <f_open+0xc4>
 800c742:	f107 0314 	add.w	r3, r7, #20
 800c746:	4618      	mov	r0, r3
 800c748:	f7ff facd 	bl	800bce6 <dir_register>
 800c74c:	4603      	mov	r3, r0
 800c74e:	e000      	b.n	800c752 <f_open+0xc6>
 800c750:	2312      	movs	r3, #18
 800c752:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800c756:	79fb      	ldrb	r3, [r7, #7]
 800c758:	f043 0308 	orr.w	r3, r3, #8
 800c75c:	71fb      	strb	r3, [r7, #7]
 800c75e:	e010      	b.n	800c782 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800c760:	7ebb      	ldrb	r3, [r7, #26]
 800c762:	f003 0311 	and.w	r3, r3, #17
 800c766:	2b00      	cmp	r3, #0
 800c768:	d003      	beq.n	800c772 <f_open+0xe6>
					res = FR_DENIED;
 800c76a:	2307      	movs	r3, #7
 800c76c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800c770:	e007      	b.n	800c782 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800c772:	79fb      	ldrb	r3, [r7, #7]
 800c774:	f003 0304 	and.w	r3, r3, #4
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d002      	beq.n	800c782 <f_open+0xf6>
 800c77c:	2308      	movs	r3, #8
 800c77e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800c782:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c786:	2b00      	cmp	r3, #0
 800c788:	d168      	bne.n	800c85c <f_open+0x1d0>
 800c78a:	79fb      	ldrb	r3, [r7, #7]
 800c78c:	f003 0308 	and.w	r3, r3, #8
 800c790:	2b00      	cmp	r3, #0
 800c792:	d063      	beq.n	800c85c <f_open+0x1d0>
				dw = GET_FATTIME();
 800c794:	f7fd ff0a 	bl	800a5ac <get_fattime>
 800c798:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800c79a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c79c:	330e      	adds	r3, #14
 800c79e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c7a0:	4618      	mov	r0, r3
 800c7a2:	f7fe fa2d 	bl	800ac00 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800c7a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c7a8:	3316      	adds	r3, #22
 800c7aa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c7ac:	4618      	mov	r0, r3
 800c7ae:	f7fe fa27 	bl	800ac00 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800c7b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c7b4:	330b      	adds	r3, #11
 800c7b6:	2220      	movs	r2, #32
 800c7b8:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800c7ba:	693b      	ldr	r3, [r7, #16]
 800c7bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c7be:	4611      	mov	r1, r2
 800c7c0:	4618      	mov	r0, r3
 800c7c2:	f7ff f9fc 	bl	800bbbe <ld_clust>
 800c7c6:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800c7c8:	693b      	ldr	r3, [r7, #16]
 800c7ca:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800c7cc:	2200      	movs	r2, #0
 800c7ce:	4618      	mov	r0, r3
 800c7d0:	f7ff fa14 	bl	800bbfc <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800c7d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c7d6:	331c      	adds	r3, #28
 800c7d8:	2100      	movs	r1, #0
 800c7da:	4618      	mov	r0, r3
 800c7dc:	f7fe fa10 	bl	800ac00 <st_dword>
					fs->wflag = 1;
 800c7e0:	693b      	ldr	r3, [r7, #16]
 800c7e2:	2201      	movs	r2, #1
 800c7e4:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800c7e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c7e8:	2b00      	cmp	r3, #0
 800c7ea:	d037      	beq.n	800c85c <f_open+0x1d0>
						dw = fs->winsect;
 800c7ec:	693b      	ldr	r3, [r7, #16]
 800c7ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c7f0:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800c7f2:	f107 0314 	add.w	r3, r7, #20
 800c7f6:	2200      	movs	r2, #0
 800c7f8:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800c7fa:	4618      	mov	r0, r3
 800c7fc:	f7fe ff04 	bl	800b608 <remove_chain>
 800c800:	4603      	mov	r3, r0
 800c802:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800c806:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	d126      	bne.n	800c85c <f_open+0x1d0>
							res = move_window(fs, dw);
 800c80e:	693b      	ldr	r3, [r7, #16]
 800c810:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c812:	4618      	mov	r0, r3
 800c814:	f7fe fc4e 	bl	800b0b4 <move_window>
 800c818:	4603      	mov	r3, r0
 800c81a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800c81e:	693b      	ldr	r3, [r7, #16]
 800c820:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c822:	3a01      	subs	r2, #1
 800c824:	611a      	str	r2, [r3, #16]
 800c826:	e019      	b.n	800c85c <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800c828:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	d115      	bne.n	800c85c <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800c830:	7ebb      	ldrb	r3, [r7, #26]
 800c832:	f003 0310 	and.w	r3, r3, #16
 800c836:	2b00      	cmp	r3, #0
 800c838:	d003      	beq.n	800c842 <f_open+0x1b6>
					res = FR_NO_FILE;
 800c83a:	2304      	movs	r3, #4
 800c83c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800c840:	e00c      	b.n	800c85c <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800c842:	79fb      	ldrb	r3, [r7, #7]
 800c844:	f003 0302 	and.w	r3, r3, #2
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d007      	beq.n	800c85c <f_open+0x1d0>
 800c84c:	7ebb      	ldrb	r3, [r7, #26]
 800c84e:	f003 0301 	and.w	r3, r3, #1
 800c852:	2b00      	cmp	r3, #0
 800c854:	d002      	beq.n	800c85c <f_open+0x1d0>
						res = FR_DENIED;
 800c856:	2307      	movs	r3, #7
 800c858:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800c85c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c860:	2b00      	cmp	r3, #0
 800c862:	d126      	bne.n	800c8b2 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800c864:	79fb      	ldrb	r3, [r7, #7]
 800c866:	f003 0308 	and.w	r3, r3, #8
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	d003      	beq.n	800c876 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800c86e:	79fb      	ldrb	r3, [r7, #7]
 800c870:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c874:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800c876:	693b      	ldr	r3, [r7, #16]
 800c878:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800c87e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c884:	79fb      	ldrb	r3, [r7, #7]
 800c886:	2b01      	cmp	r3, #1
 800c888:	bf8c      	ite	hi
 800c88a:	2301      	movhi	r3, #1
 800c88c:	2300      	movls	r3, #0
 800c88e:	b2db      	uxtb	r3, r3
 800c890:	461a      	mov	r2, r3
 800c892:	f107 0314 	add.w	r3, r7, #20
 800c896:	4611      	mov	r1, r2
 800c898:	4618      	mov	r0, r3
 800c89a:	f7fe fad9 	bl	800ae50 <inc_lock>
 800c89e:	4602      	mov	r2, r0
 800c8a0:	68fb      	ldr	r3, [r7, #12]
 800c8a2:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800c8a4:	68fb      	ldr	r3, [r7, #12]
 800c8a6:	691b      	ldr	r3, [r3, #16]
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	d102      	bne.n	800c8b2 <f_open+0x226>
 800c8ac:	2302      	movs	r3, #2
 800c8ae:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800c8b2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c8b6:	2b00      	cmp	r3, #0
 800c8b8:	f040 80a3 	bne.w	800ca02 <f_open+0x376>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800c8bc:	693b      	ldr	r3, [r7, #16]
 800c8be:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c8c0:	4611      	mov	r1, r2
 800c8c2:	4618      	mov	r0, r3
 800c8c4:	f7ff f97b 	bl	800bbbe <ld_clust>
 800c8c8:	4602      	mov	r2, r0
 800c8ca:	68fb      	ldr	r3, [r7, #12]
 800c8cc:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800c8ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c8d0:	331c      	adds	r3, #28
 800c8d2:	4618      	mov	r0, r3
 800c8d4:	f7fe f956 	bl	800ab84 <ld_dword>
 800c8d8:	4602      	mov	r2, r0
 800c8da:	68fb      	ldr	r3, [r7, #12]
 800c8dc:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800c8de:	68fb      	ldr	r3, [r7, #12]
 800c8e0:	2200      	movs	r2, #0
 800c8e2:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800c8e4:	693a      	ldr	r2, [r7, #16]
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800c8ea:	693b      	ldr	r3, [r7, #16]
 800c8ec:	88da      	ldrh	r2, [r3, #6]
 800c8ee:	68fb      	ldr	r3, [r7, #12]
 800c8f0:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800c8f2:	68fb      	ldr	r3, [r7, #12]
 800c8f4:	79fa      	ldrb	r2, [r7, #7]
 800c8f6:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	2200      	movs	r2, #0
 800c8fc:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800c8fe:	68fb      	ldr	r3, [r7, #12]
 800c900:	2200      	movs	r2, #0
 800c902:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800c904:	68fb      	ldr	r3, [r7, #12]
 800c906:	2200      	movs	r2, #0
 800c908:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	3330      	adds	r3, #48	@ 0x30
 800c90e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800c912:	2100      	movs	r1, #0
 800c914:	4618      	mov	r0, r3
 800c916:	f7fe f9c0 	bl	800ac9a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800c91a:	79fb      	ldrb	r3, [r7, #7]
 800c91c:	f003 0320 	and.w	r3, r3, #32
 800c920:	2b00      	cmp	r3, #0
 800c922:	d06e      	beq.n	800ca02 <f_open+0x376>
 800c924:	68fb      	ldr	r3, [r7, #12]
 800c926:	68db      	ldr	r3, [r3, #12]
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d06a      	beq.n	800ca02 <f_open+0x376>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	68da      	ldr	r2, [r3, #12]
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800c934:	693b      	ldr	r3, [r7, #16]
 800c936:	895b      	ldrh	r3, [r3, #10]
 800c938:	461a      	mov	r2, r3
 800c93a:	693b      	ldr	r3, [r7, #16]
 800c93c:	899b      	ldrh	r3, [r3, #12]
 800c93e:	fb02 f303 	mul.w	r3, r2, r3
 800c942:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	689b      	ldr	r3, [r3, #8]
 800c948:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800c94a:	68fb      	ldr	r3, [r7, #12]
 800c94c:	68db      	ldr	r3, [r3, #12]
 800c94e:	657b      	str	r3, [r7, #84]	@ 0x54
 800c950:	e016      	b.n	800c980 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800c952:	68fb      	ldr	r3, [r7, #12]
 800c954:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800c956:	4618      	mov	r0, r3
 800c958:	f7fe fc69 	bl	800b22e <get_fat>
 800c95c:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800c95e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c960:	2b01      	cmp	r3, #1
 800c962:	d802      	bhi.n	800c96a <f_open+0x2de>
 800c964:	2302      	movs	r3, #2
 800c966:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800c96a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c96c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c970:	d102      	bne.n	800c978 <f_open+0x2ec>
 800c972:	2301      	movs	r3, #1
 800c974:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800c978:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c97a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c97c:	1ad3      	subs	r3, r2, r3
 800c97e:	657b      	str	r3, [r7, #84]	@ 0x54
 800c980:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c984:	2b00      	cmp	r3, #0
 800c986:	d103      	bne.n	800c990 <f_open+0x304>
 800c988:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c98a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c98c:	429a      	cmp	r2, r3
 800c98e:	d8e0      	bhi.n	800c952 <f_open+0x2c6>
				}
				fp->clust = clst;
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c994:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800c996:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d131      	bne.n	800ca02 <f_open+0x376>
 800c99e:	693b      	ldr	r3, [r7, #16]
 800c9a0:	899b      	ldrh	r3, [r3, #12]
 800c9a2:	461a      	mov	r2, r3
 800c9a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c9a6:	fbb3 f1f2 	udiv	r1, r3, r2
 800c9aa:	fb01 f202 	mul.w	r2, r1, r2
 800c9ae:	1a9b      	subs	r3, r3, r2
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	d026      	beq.n	800ca02 <f_open+0x376>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800c9b4:	693b      	ldr	r3, [r7, #16]
 800c9b6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800c9b8:	4618      	mov	r0, r3
 800c9ba:	f7fe fc19 	bl	800b1f0 <clust2sect>
 800c9be:	6478      	str	r0, [r7, #68]	@ 0x44
 800c9c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c9c2:	2b00      	cmp	r3, #0
 800c9c4:	d103      	bne.n	800c9ce <f_open+0x342>
						res = FR_INT_ERR;
 800c9c6:	2302      	movs	r3, #2
 800c9c8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800c9cc:	e019      	b.n	800ca02 <f_open+0x376>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800c9ce:	693b      	ldr	r3, [r7, #16]
 800c9d0:	899b      	ldrh	r3, [r3, #12]
 800c9d2:	461a      	mov	r2, r3
 800c9d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c9d6:	fbb3 f2f2 	udiv	r2, r3, r2
 800c9da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c9dc:	441a      	add	r2, r3
 800c9de:	68fb      	ldr	r3, [r7, #12]
 800c9e0:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800c9e2:	693b      	ldr	r3, [r7, #16]
 800c9e4:	7858      	ldrb	r0, [r3, #1]
 800c9e6:	68fb      	ldr	r3, [r7, #12]
 800c9e8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c9ec:	68fb      	ldr	r3, [r7, #12]
 800c9ee:	6a1a      	ldr	r2, [r3, #32]
 800c9f0:	2301      	movs	r3, #1
 800c9f2:	f7fe f851 	bl	800aa98 <disk_read>
 800c9f6:	4603      	mov	r3, r0
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d002      	beq.n	800ca02 <f_open+0x376>
 800c9fc:	2301      	movs	r3, #1
 800c9fe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800ca02:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ca06:	2b00      	cmp	r3, #0
 800ca08:	d002      	beq.n	800ca10 <f_open+0x384>
 800ca0a:	68fb      	ldr	r3, [r7, #12]
 800ca0c:	2200      	movs	r2, #0
 800ca0e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800ca10:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800ca14:	4618      	mov	r0, r3
 800ca16:	3760      	adds	r7, #96	@ 0x60
 800ca18:	46bd      	mov	sp, r7
 800ca1a:	bd80      	pop	{r7, pc}

0800ca1c <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800ca1c:	b580      	push	{r7, lr}
 800ca1e:	b08c      	sub	sp, #48	@ 0x30
 800ca20:	af00      	add	r7, sp, #0
 800ca22:	60f8      	str	r0, [r7, #12]
 800ca24:	60b9      	str	r1, [r7, #8]
 800ca26:	607a      	str	r2, [r7, #4]
 800ca28:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800ca2a:	68bb      	ldr	r3, [r7, #8]
 800ca2c:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800ca2e:	683b      	ldr	r3, [r7, #0]
 800ca30:	2200      	movs	r2, #0
 800ca32:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800ca34:	68fb      	ldr	r3, [r7, #12]
 800ca36:	f107 0210 	add.w	r2, r7, #16
 800ca3a:	4611      	mov	r1, r2
 800ca3c:	4618      	mov	r0, r3
 800ca3e:	f7ff fda9 	bl	800c594 <validate>
 800ca42:	4603      	mov	r3, r0
 800ca44:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800ca48:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d107      	bne.n	800ca60 <f_write+0x44>
 800ca50:	68fb      	ldr	r3, [r7, #12]
 800ca52:	7d5b      	ldrb	r3, [r3, #21]
 800ca54:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800ca58:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d002      	beq.n	800ca66 <f_write+0x4a>
 800ca60:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ca64:	e16a      	b.n	800cd3c <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	7d1b      	ldrb	r3, [r3, #20]
 800ca6a:	f003 0302 	and.w	r3, r3, #2
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d101      	bne.n	800ca76 <f_write+0x5a>
 800ca72:	2307      	movs	r3, #7
 800ca74:	e162      	b.n	800cd3c <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800ca76:	68fb      	ldr	r3, [r7, #12]
 800ca78:	699a      	ldr	r2, [r3, #24]
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	441a      	add	r2, r3
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	699b      	ldr	r3, [r3, #24]
 800ca82:	429a      	cmp	r2, r3
 800ca84:	f080 814c 	bcs.w	800cd20 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800ca88:	68fb      	ldr	r3, [r7, #12]
 800ca8a:	699b      	ldr	r3, [r3, #24]
 800ca8c:	43db      	mvns	r3, r3
 800ca8e:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800ca90:	e146      	b.n	800cd20 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800ca92:	68fb      	ldr	r3, [r7, #12]
 800ca94:	699b      	ldr	r3, [r3, #24]
 800ca96:	693a      	ldr	r2, [r7, #16]
 800ca98:	8992      	ldrh	r2, [r2, #12]
 800ca9a:	fbb3 f1f2 	udiv	r1, r3, r2
 800ca9e:	fb01 f202 	mul.w	r2, r1, r2
 800caa2:	1a9b      	subs	r3, r3, r2
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	f040 80f1 	bne.w	800cc8c <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800caaa:	68fb      	ldr	r3, [r7, #12]
 800caac:	699b      	ldr	r3, [r3, #24]
 800caae:	693a      	ldr	r2, [r7, #16]
 800cab0:	8992      	ldrh	r2, [r2, #12]
 800cab2:	fbb3 f3f2 	udiv	r3, r3, r2
 800cab6:	693a      	ldr	r2, [r7, #16]
 800cab8:	8952      	ldrh	r2, [r2, #10]
 800caba:	3a01      	subs	r2, #1
 800cabc:	4013      	ands	r3, r2
 800cabe:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800cac0:	69bb      	ldr	r3, [r7, #24]
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d143      	bne.n	800cb4e <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	699b      	ldr	r3, [r3, #24]
 800caca:	2b00      	cmp	r3, #0
 800cacc:	d10c      	bne.n	800cae8 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800cace:	68fb      	ldr	r3, [r7, #12]
 800cad0:	689b      	ldr	r3, [r3, #8]
 800cad2:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800cad4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	d11a      	bne.n	800cb10 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800cada:	68fb      	ldr	r3, [r7, #12]
 800cadc:	2100      	movs	r1, #0
 800cade:	4618      	mov	r0, r3
 800cae0:	f7fe fdf7 	bl	800b6d2 <create_chain>
 800cae4:	62b8      	str	r0, [r7, #40]	@ 0x28
 800cae6:	e013      	b.n	800cb10 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800cae8:	68fb      	ldr	r3, [r7, #12]
 800caea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800caec:	2b00      	cmp	r3, #0
 800caee:	d007      	beq.n	800cb00 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	699b      	ldr	r3, [r3, #24]
 800caf4:	4619      	mov	r1, r3
 800caf6:	68f8      	ldr	r0, [r7, #12]
 800caf8:	f7fe fe83 	bl	800b802 <clmt_clust>
 800cafc:	62b8      	str	r0, [r7, #40]	@ 0x28
 800cafe:	e007      	b.n	800cb10 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800cb00:	68fa      	ldr	r2, [r7, #12]
 800cb02:	68fb      	ldr	r3, [r7, #12]
 800cb04:	69db      	ldr	r3, [r3, #28]
 800cb06:	4619      	mov	r1, r3
 800cb08:	4610      	mov	r0, r2
 800cb0a:	f7fe fde2 	bl	800b6d2 <create_chain>
 800cb0e:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800cb10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	f000 8109 	beq.w	800cd2a <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800cb18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb1a:	2b01      	cmp	r3, #1
 800cb1c:	d104      	bne.n	800cb28 <f_write+0x10c>
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	2202      	movs	r2, #2
 800cb22:	755a      	strb	r2, [r3, #21]
 800cb24:	2302      	movs	r3, #2
 800cb26:	e109      	b.n	800cd3c <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800cb28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb2e:	d104      	bne.n	800cb3a <f_write+0x11e>
 800cb30:	68fb      	ldr	r3, [r7, #12]
 800cb32:	2201      	movs	r2, #1
 800cb34:	755a      	strb	r2, [r3, #21]
 800cb36:	2301      	movs	r3, #1
 800cb38:	e100      	b.n	800cd3c <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cb3e:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800cb40:	68fb      	ldr	r3, [r7, #12]
 800cb42:	689b      	ldr	r3, [r3, #8]
 800cb44:	2b00      	cmp	r3, #0
 800cb46:	d102      	bne.n	800cb4e <f_write+0x132>
 800cb48:	68fb      	ldr	r3, [r7, #12]
 800cb4a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cb4c:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800cb4e:	68fb      	ldr	r3, [r7, #12]
 800cb50:	7d1b      	ldrb	r3, [r3, #20]
 800cb52:	b25b      	sxtb	r3, r3
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	da18      	bge.n	800cb8a <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800cb58:	693b      	ldr	r3, [r7, #16]
 800cb5a:	7858      	ldrb	r0, [r3, #1]
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	6a1a      	ldr	r2, [r3, #32]
 800cb66:	2301      	movs	r3, #1
 800cb68:	f7fd ffb6 	bl	800aad8 <disk_write>
 800cb6c:	4603      	mov	r3, r0
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	d004      	beq.n	800cb7c <f_write+0x160>
 800cb72:	68fb      	ldr	r3, [r7, #12]
 800cb74:	2201      	movs	r2, #1
 800cb76:	755a      	strb	r2, [r3, #21]
 800cb78:	2301      	movs	r3, #1
 800cb7a:	e0df      	b.n	800cd3c <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 800cb7c:	68fb      	ldr	r3, [r7, #12]
 800cb7e:	7d1b      	ldrb	r3, [r3, #20]
 800cb80:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cb84:	b2da      	uxtb	r2, r3
 800cb86:	68fb      	ldr	r3, [r7, #12]
 800cb88:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800cb8a:	693a      	ldr	r2, [r7, #16]
 800cb8c:	68fb      	ldr	r3, [r7, #12]
 800cb8e:	69db      	ldr	r3, [r3, #28]
 800cb90:	4619      	mov	r1, r3
 800cb92:	4610      	mov	r0, r2
 800cb94:	f7fe fb2c 	bl	800b1f0 <clust2sect>
 800cb98:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800cb9a:	697b      	ldr	r3, [r7, #20]
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d104      	bne.n	800cbaa <f_write+0x18e>
 800cba0:	68fb      	ldr	r3, [r7, #12]
 800cba2:	2202      	movs	r2, #2
 800cba4:	755a      	strb	r2, [r3, #21]
 800cba6:	2302      	movs	r3, #2
 800cba8:	e0c8      	b.n	800cd3c <f_write+0x320>
			sect += csect;
 800cbaa:	697a      	ldr	r2, [r7, #20]
 800cbac:	69bb      	ldr	r3, [r7, #24]
 800cbae:	4413      	add	r3, r2
 800cbb0:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800cbb2:	693b      	ldr	r3, [r7, #16]
 800cbb4:	899b      	ldrh	r3, [r3, #12]
 800cbb6:	461a      	mov	r2, r3
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	fbb3 f3f2 	udiv	r3, r3, r2
 800cbbe:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800cbc0:	6a3b      	ldr	r3, [r7, #32]
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d043      	beq.n	800cc4e <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800cbc6:	69ba      	ldr	r2, [r7, #24]
 800cbc8:	6a3b      	ldr	r3, [r7, #32]
 800cbca:	4413      	add	r3, r2
 800cbcc:	693a      	ldr	r2, [r7, #16]
 800cbce:	8952      	ldrh	r2, [r2, #10]
 800cbd0:	4293      	cmp	r3, r2
 800cbd2:	d905      	bls.n	800cbe0 <f_write+0x1c4>
					cc = fs->csize - csect;
 800cbd4:	693b      	ldr	r3, [r7, #16]
 800cbd6:	895b      	ldrh	r3, [r3, #10]
 800cbd8:	461a      	mov	r2, r3
 800cbda:	69bb      	ldr	r3, [r7, #24]
 800cbdc:	1ad3      	subs	r3, r2, r3
 800cbde:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800cbe0:	693b      	ldr	r3, [r7, #16]
 800cbe2:	7858      	ldrb	r0, [r3, #1]
 800cbe4:	6a3b      	ldr	r3, [r7, #32]
 800cbe6:	697a      	ldr	r2, [r7, #20]
 800cbe8:	69f9      	ldr	r1, [r7, #28]
 800cbea:	f7fd ff75 	bl	800aad8 <disk_write>
 800cbee:	4603      	mov	r3, r0
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	d004      	beq.n	800cbfe <f_write+0x1e2>
 800cbf4:	68fb      	ldr	r3, [r7, #12]
 800cbf6:	2201      	movs	r2, #1
 800cbf8:	755a      	strb	r2, [r3, #21]
 800cbfa:	2301      	movs	r3, #1
 800cbfc:	e09e      	b.n	800cd3c <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800cbfe:	68fb      	ldr	r3, [r7, #12]
 800cc00:	6a1a      	ldr	r2, [r3, #32]
 800cc02:	697b      	ldr	r3, [r7, #20]
 800cc04:	1ad3      	subs	r3, r2, r3
 800cc06:	6a3a      	ldr	r2, [r7, #32]
 800cc08:	429a      	cmp	r2, r3
 800cc0a:	d918      	bls.n	800cc3e <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800cc0c:	68fb      	ldr	r3, [r7, #12]
 800cc0e:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	6a1a      	ldr	r2, [r3, #32]
 800cc16:	697b      	ldr	r3, [r7, #20]
 800cc18:	1ad3      	subs	r3, r2, r3
 800cc1a:	693a      	ldr	r2, [r7, #16]
 800cc1c:	8992      	ldrh	r2, [r2, #12]
 800cc1e:	fb02 f303 	mul.w	r3, r2, r3
 800cc22:	69fa      	ldr	r2, [r7, #28]
 800cc24:	18d1      	adds	r1, r2, r3
 800cc26:	693b      	ldr	r3, [r7, #16]
 800cc28:	899b      	ldrh	r3, [r3, #12]
 800cc2a:	461a      	mov	r2, r3
 800cc2c:	f7fe f814 	bl	800ac58 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	7d1b      	ldrb	r3, [r3, #20]
 800cc34:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cc38:	b2da      	uxtb	r2, r3
 800cc3a:	68fb      	ldr	r3, [r7, #12]
 800cc3c:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800cc3e:	693b      	ldr	r3, [r7, #16]
 800cc40:	899b      	ldrh	r3, [r3, #12]
 800cc42:	461a      	mov	r2, r3
 800cc44:	6a3b      	ldr	r3, [r7, #32]
 800cc46:	fb02 f303 	mul.w	r3, r2, r3
 800cc4a:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800cc4c:	e04b      	b.n	800cce6 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800cc4e:	68fb      	ldr	r3, [r7, #12]
 800cc50:	6a1b      	ldr	r3, [r3, #32]
 800cc52:	697a      	ldr	r2, [r7, #20]
 800cc54:	429a      	cmp	r2, r3
 800cc56:	d016      	beq.n	800cc86 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 800cc58:	68fb      	ldr	r3, [r7, #12]
 800cc5a:	699a      	ldr	r2, [r3, #24]
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800cc60:	429a      	cmp	r2, r3
 800cc62:	d210      	bcs.n	800cc86 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800cc64:	693b      	ldr	r3, [r7, #16]
 800cc66:	7858      	ldrb	r0, [r3, #1]
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cc6e:	2301      	movs	r3, #1
 800cc70:	697a      	ldr	r2, [r7, #20]
 800cc72:	f7fd ff11 	bl	800aa98 <disk_read>
 800cc76:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800cc78:	2b00      	cmp	r3, #0
 800cc7a:	d004      	beq.n	800cc86 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	2201      	movs	r2, #1
 800cc80:	755a      	strb	r2, [r3, #21]
 800cc82:	2301      	movs	r3, #1
 800cc84:	e05a      	b.n	800cd3c <f_write+0x320>
			}
#endif
			fp->sect = sect;
 800cc86:	68fb      	ldr	r3, [r7, #12]
 800cc88:	697a      	ldr	r2, [r7, #20]
 800cc8a:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800cc8c:	693b      	ldr	r3, [r7, #16]
 800cc8e:	899b      	ldrh	r3, [r3, #12]
 800cc90:	4618      	mov	r0, r3
 800cc92:	68fb      	ldr	r3, [r7, #12]
 800cc94:	699b      	ldr	r3, [r3, #24]
 800cc96:	693a      	ldr	r2, [r7, #16]
 800cc98:	8992      	ldrh	r2, [r2, #12]
 800cc9a:	fbb3 f1f2 	udiv	r1, r3, r2
 800cc9e:	fb01 f202 	mul.w	r2, r1, r2
 800cca2:	1a9b      	subs	r3, r3, r2
 800cca4:	1ac3      	subs	r3, r0, r3
 800cca6:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800cca8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	429a      	cmp	r2, r3
 800ccae:	d901      	bls.n	800ccb4 <f_write+0x298>
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800ccb4:	68fb      	ldr	r3, [r7, #12]
 800ccb6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ccba:	68fb      	ldr	r3, [r7, #12]
 800ccbc:	699b      	ldr	r3, [r3, #24]
 800ccbe:	693a      	ldr	r2, [r7, #16]
 800ccc0:	8992      	ldrh	r2, [r2, #12]
 800ccc2:	fbb3 f0f2 	udiv	r0, r3, r2
 800ccc6:	fb00 f202 	mul.w	r2, r0, r2
 800ccca:	1a9b      	subs	r3, r3, r2
 800cccc:	440b      	add	r3, r1
 800ccce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ccd0:	69f9      	ldr	r1, [r7, #28]
 800ccd2:	4618      	mov	r0, r3
 800ccd4:	f7fd ffc0 	bl	800ac58 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800ccd8:	68fb      	ldr	r3, [r7, #12]
 800ccda:	7d1b      	ldrb	r3, [r3, #20]
 800ccdc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cce0:	b2da      	uxtb	r2, r3
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800cce6:	69fa      	ldr	r2, [r7, #28]
 800cce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccea:	4413      	add	r3, r2
 800ccec:	61fb      	str	r3, [r7, #28]
 800ccee:	68fb      	ldr	r3, [r7, #12]
 800ccf0:	699a      	ldr	r2, [r3, #24]
 800ccf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccf4:	441a      	add	r2, r3
 800ccf6:	68fb      	ldr	r3, [r7, #12]
 800ccf8:	619a      	str	r2, [r3, #24]
 800ccfa:	68fb      	ldr	r3, [r7, #12]
 800ccfc:	68da      	ldr	r2, [r3, #12]
 800ccfe:	68fb      	ldr	r3, [r7, #12]
 800cd00:	699b      	ldr	r3, [r3, #24]
 800cd02:	429a      	cmp	r2, r3
 800cd04:	bf38      	it	cc
 800cd06:	461a      	movcc	r2, r3
 800cd08:	68fb      	ldr	r3, [r7, #12]
 800cd0a:	60da      	str	r2, [r3, #12]
 800cd0c:	683b      	ldr	r3, [r7, #0]
 800cd0e:	681a      	ldr	r2, [r3, #0]
 800cd10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd12:	441a      	add	r2, r3
 800cd14:	683b      	ldr	r3, [r7, #0]
 800cd16:	601a      	str	r2, [r3, #0]
 800cd18:	687a      	ldr	r2, [r7, #4]
 800cd1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd1c:	1ad3      	subs	r3, r2, r3
 800cd1e:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	f47f aeb5 	bne.w	800ca92 <f_write+0x76>
 800cd28:	e000      	b.n	800cd2c <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800cd2a:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	7d1b      	ldrb	r3, [r3, #20]
 800cd30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cd34:	b2da      	uxtb	r2, r3
 800cd36:	68fb      	ldr	r3, [r7, #12]
 800cd38:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800cd3a:	2300      	movs	r3, #0
}
 800cd3c:	4618      	mov	r0, r3
 800cd3e:	3730      	adds	r7, #48	@ 0x30
 800cd40:	46bd      	mov	sp, r7
 800cd42:	bd80      	pop	{r7, pc}

0800cd44 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800cd44:	b580      	push	{r7, lr}
 800cd46:	b086      	sub	sp, #24
 800cd48:	af00      	add	r7, sp, #0
 800cd4a:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	f107 0208 	add.w	r2, r7, #8
 800cd52:	4611      	mov	r1, r2
 800cd54:	4618      	mov	r0, r3
 800cd56:	f7ff fc1d 	bl	800c594 <validate>
 800cd5a:	4603      	mov	r3, r0
 800cd5c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800cd5e:	7dfb      	ldrb	r3, [r7, #23]
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	d168      	bne.n	800ce36 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	7d1b      	ldrb	r3, [r3, #20]
 800cd68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd6c:	2b00      	cmp	r3, #0
 800cd6e:	d062      	beq.n	800ce36 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	7d1b      	ldrb	r3, [r3, #20]
 800cd74:	b25b      	sxtb	r3, r3
 800cd76:	2b00      	cmp	r3, #0
 800cd78:	da15      	bge.n	800cda6 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800cd7a:	68bb      	ldr	r3, [r7, #8]
 800cd7c:	7858      	ldrb	r0, [r3, #1]
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	6a1a      	ldr	r2, [r3, #32]
 800cd88:	2301      	movs	r3, #1
 800cd8a:	f7fd fea5 	bl	800aad8 <disk_write>
 800cd8e:	4603      	mov	r3, r0
 800cd90:	2b00      	cmp	r3, #0
 800cd92:	d001      	beq.n	800cd98 <f_sync+0x54>
 800cd94:	2301      	movs	r3, #1
 800cd96:	e04f      	b.n	800ce38 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	7d1b      	ldrb	r3, [r3, #20]
 800cd9c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cda0:	b2da      	uxtb	r2, r3
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800cda6:	f7fd fc01 	bl	800a5ac <get_fattime>
 800cdaa:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800cdac:	68ba      	ldr	r2, [r7, #8]
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cdb2:	4619      	mov	r1, r3
 800cdb4:	4610      	mov	r0, r2
 800cdb6:	f7fe f97d 	bl	800b0b4 <move_window>
 800cdba:	4603      	mov	r3, r0
 800cdbc:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800cdbe:	7dfb      	ldrb	r3, [r7, #23]
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	d138      	bne.n	800ce36 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cdc8:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800cdca:	68fb      	ldr	r3, [r7, #12]
 800cdcc:	330b      	adds	r3, #11
 800cdce:	781a      	ldrb	r2, [r3, #0]
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	330b      	adds	r3, #11
 800cdd4:	f042 0220 	orr.w	r2, r2, #32
 800cdd8:	b2d2      	uxtb	r2, r2
 800cdda:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	6818      	ldr	r0, [r3, #0]
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	689b      	ldr	r3, [r3, #8]
 800cde4:	461a      	mov	r2, r3
 800cde6:	68f9      	ldr	r1, [r7, #12]
 800cde8:	f7fe ff08 	bl	800bbfc <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	f103 021c 	add.w	r2, r3, #28
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	68db      	ldr	r3, [r3, #12]
 800cdf6:	4619      	mov	r1, r3
 800cdf8:	4610      	mov	r0, r2
 800cdfa:	f7fd ff01 	bl	800ac00 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800cdfe:	68fb      	ldr	r3, [r7, #12]
 800ce00:	3316      	adds	r3, #22
 800ce02:	6939      	ldr	r1, [r7, #16]
 800ce04:	4618      	mov	r0, r3
 800ce06:	f7fd fefb 	bl	800ac00 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800ce0a:	68fb      	ldr	r3, [r7, #12]
 800ce0c:	3312      	adds	r3, #18
 800ce0e:	2100      	movs	r1, #0
 800ce10:	4618      	mov	r0, r3
 800ce12:	f7fd feda 	bl	800abca <st_word>
					fs->wflag = 1;
 800ce16:	68bb      	ldr	r3, [r7, #8]
 800ce18:	2201      	movs	r2, #1
 800ce1a:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800ce1c:	68bb      	ldr	r3, [r7, #8]
 800ce1e:	4618      	mov	r0, r3
 800ce20:	f7fe f976 	bl	800b110 <sync_fs>
 800ce24:	4603      	mov	r3, r0
 800ce26:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	7d1b      	ldrb	r3, [r3, #20]
 800ce2c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ce30:	b2da      	uxtb	r2, r3
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800ce36:	7dfb      	ldrb	r3, [r7, #23]
}
 800ce38:	4618      	mov	r0, r3
 800ce3a:	3718      	adds	r7, #24
 800ce3c:	46bd      	mov	sp, r7
 800ce3e:	bd80      	pop	{r7, pc}

0800ce40 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800ce40:	b580      	push	{r7, lr}
 800ce42:	b084      	sub	sp, #16
 800ce44:	af00      	add	r7, sp, #0
 800ce46:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800ce48:	6878      	ldr	r0, [r7, #4]
 800ce4a:	f7ff ff7b 	bl	800cd44 <f_sync>
 800ce4e:	4603      	mov	r3, r0
 800ce50:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800ce52:	7bfb      	ldrb	r3, [r7, #15]
 800ce54:	2b00      	cmp	r3, #0
 800ce56:	d118      	bne.n	800ce8a <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	f107 0208 	add.w	r2, r7, #8
 800ce5e:	4611      	mov	r1, r2
 800ce60:	4618      	mov	r0, r3
 800ce62:	f7ff fb97 	bl	800c594 <validate>
 800ce66:	4603      	mov	r3, r0
 800ce68:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800ce6a:	7bfb      	ldrb	r3, [r7, #15]
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d10c      	bne.n	800ce8a <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	691b      	ldr	r3, [r3, #16]
 800ce74:	4618      	mov	r0, r3
 800ce76:	f7fe f879 	bl	800af6c <dec_lock>
 800ce7a:	4603      	mov	r3, r0
 800ce7c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800ce7e:	7bfb      	ldrb	r3, [r7, #15]
 800ce80:	2b00      	cmp	r3, #0
 800ce82:	d102      	bne.n	800ce8a <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	2200      	movs	r2, #0
 800ce88:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800ce8a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce8c:	4618      	mov	r0, r3
 800ce8e:	3710      	adds	r7, #16
 800ce90:	46bd      	mov	sp, r7
 800ce92:	bd80      	pop	{r7, pc}

0800ce94 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 800ce94:	b580      	push	{r7, lr}
 800ce96:	b096      	sub	sp, #88	@ 0x58
 800ce98:	af00      	add	r7, sp, #0
 800ce9a:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 800ce9c:	f107 0108 	add.w	r1, r7, #8
 800cea0:	1d3b      	adds	r3, r7, #4
 800cea2:	2202      	movs	r2, #2
 800cea4:	4618      	mov	r0, r3
 800cea6:	f7ff f8f5 	bl	800c094 <find_volume>
 800ceaa:	4603      	mov	r3, r0
 800ceac:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	dj.obj.fs = fs;
 800ceb0:	68bb      	ldr	r3, [r7, #8]
 800ceb2:	60fb      	str	r3, [r7, #12]
	if (res == FR_OK) {
 800ceb4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	f040 80f2 	bne.w	800d0a2 <f_mkdir+0x20e>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 800cebe:	687a      	ldr	r2, [r7, #4]
 800cec0:	f107 030c 	add.w	r3, r7, #12
 800cec4:	4611      	mov	r1, r2
 800cec6:	4618      	mov	r0, r3
 800cec8:	f7fe ffd4 	bl	800be74 <follow_path>
 800cecc:	4603      	mov	r3, r0
 800cece:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 800ced2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	d102      	bne.n	800cee0 <f_mkdir+0x4c>
 800ceda:	2308      	movs	r3, #8
 800cedc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 800cee0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cee4:	2b04      	cmp	r3, #4
 800cee6:	f040 80dc 	bne.w	800d0a2 <f_mkdir+0x20e>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 800ceea:	f107 030c 	add.w	r3, r7, #12
 800ceee:	2100      	movs	r1, #0
 800cef0:	4618      	mov	r0, r3
 800cef2:	f7fe fbee 	bl	800b6d2 <create_chain>
 800cef6:	6478      	str	r0, [r7, #68]	@ 0x44
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 800cef8:	68bb      	ldr	r3, [r7, #8]
 800cefa:	895b      	ldrh	r3, [r3, #10]
 800cefc:	461a      	mov	r2, r3
 800cefe:	68bb      	ldr	r3, [r7, #8]
 800cf00:	899b      	ldrh	r3, [r3, #12]
 800cf02:	fb02 f303 	mul.w	r3, r2, r3
 800cf06:	61bb      	str	r3, [r7, #24]
			res = FR_OK;
 800cf08:	2300      	movs	r3, #0
 800cf0a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 800cf0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	d102      	bne.n	800cf1a <f_mkdir+0x86>
 800cf14:	2307      	movs	r3, #7
 800cf16:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (dcl == 1) res = FR_INT_ERR;
 800cf1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cf1c:	2b01      	cmp	r3, #1
 800cf1e:	d102      	bne.n	800cf26 <f_mkdir+0x92>
 800cf20:	2302      	movs	r3, #2
 800cf22:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 800cf26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cf28:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf2c:	d102      	bne.n	800cf34 <f_mkdir+0xa0>
 800cf2e:	2301      	movs	r3, #1
 800cf30:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 800cf34:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cf38:	2b00      	cmp	r3, #0
 800cf3a:	d106      	bne.n	800cf4a <f_mkdir+0xb6>
 800cf3c:	68bb      	ldr	r3, [r7, #8]
 800cf3e:	4618      	mov	r0, r3
 800cf40:	f7fe f874 	bl	800b02c <sync_window>
 800cf44:	4603      	mov	r3, r0
 800cf46:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			tm = GET_FATTIME();
 800cf4a:	f7fd fb2f 	bl	800a5ac <get_fattime>
 800cf4e:	6438      	str	r0, [r7, #64]	@ 0x40
			if (res == FR_OK) {					/* Initialize the new directory table */
 800cf50:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	d16c      	bne.n	800d032 <f_mkdir+0x19e>
				dsc = clust2sect(fs, dcl);
 800cf58:	68bb      	ldr	r3, [r7, #8]
 800cf5a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800cf5c:	4618      	mov	r0, r3
 800cf5e:	f7fe f947 	bl	800b1f0 <clust2sect>
 800cf62:	64f8      	str	r0, [r7, #76]	@ 0x4c
				dir = fs->win;
 800cf64:	68bb      	ldr	r3, [r7, #8]
 800cf66:	3334      	adds	r3, #52	@ 0x34
 800cf68:	63fb      	str	r3, [r7, #60]	@ 0x3c
				mem_set(dir, 0, SS(fs));
 800cf6a:	68bb      	ldr	r3, [r7, #8]
 800cf6c:	899b      	ldrh	r3, [r3, #12]
 800cf6e:	461a      	mov	r2, r3
 800cf70:	2100      	movs	r1, #0
 800cf72:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800cf74:	f7fd fe91 	bl	800ac9a <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 800cf78:	220b      	movs	r2, #11
 800cf7a:	2120      	movs	r1, #32
 800cf7c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800cf7e:	f7fd fe8c 	bl	800ac9a <mem_set>
					dir[DIR_Name] = '.';
 800cf82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cf84:	222e      	movs	r2, #46	@ 0x2e
 800cf86:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 800cf88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cf8a:	330b      	adds	r3, #11
 800cf8c:	2210      	movs	r2, #16
 800cf8e:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 800cf90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cf92:	3316      	adds	r3, #22
 800cf94:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cf96:	4618      	mov	r0, r3
 800cf98:	f7fd fe32 	bl	800ac00 <st_dword>
					st_clust(fs, dir, dcl);
 800cf9c:	68bb      	ldr	r3, [r7, #8]
 800cf9e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cfa0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800cfa2:	4618      	mov	r0, r3
 800cfa4:	f7fe fe2a 	bl	800bbfc <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 800cfa8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cfaa:	3320      	adds	r3, #32
 800cfac:	2220      	movs	r2, #32
 800cfae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800cfb0:	4618      	mov	r0, r3
 800cfb2:	f7fd fe51 	bl	800ac58 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 800cfb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cfb8:	3321      	adds	r3, #33	@ 0x21
 800cfba:	222e      	movs	r2, #46	@ 0x2e
 800cfbc:	701a      	strb	r2, [r3, #0]
 800cfbe:	697b      	ldr	r3, [r7, #20]
 800cfc0:	64bb      	str	r3, [r7, #72]	@ 0x48
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 800cfc2:	68bb      	ldr	r3, [r7, #8]
 800cfc4:	781b      	ldrb	r3, [r3, #0]
 800cfc6:	2b03      	cmp	r3, #3
 800cfc8:	d106      	bne.n	800cfd8 <f_mkdir+0x144>
 800cfca:	68bb      	ldr	r3, [r7, #8]
 800cfcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cfce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cfd0:	429a      	cmp	r2, r3
 800cfd2:	d101      	bne.n	800cfd8 <f_mkdir+0x144>
 800cfd4:	2300      	movs	r3, #0
 800cfd6:	64bb      	str	r3, [r7, #72]	@ 0x48
					st_clust(fs, dir + SZDIRE, pcl);
 800cfd8:	68b8      	ldr	r0, [r7, #8]
 800cfda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cfdc:	3320      	adds	r3, #32
 800cfde:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cfe0:	4619      	mov	r1, r3
 800cfe2:	f7fe fe0b 	bl	800bbfc <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 800cfe6:	68bb      	ldr	r3, [r7, #8]
 800cfe8:	895b      	ldrh	r3, [r3, #10]
 800cfea:	653b      	str	r3, [r7, #80]	@ 0x50
 800cfec:	e01c      	b.n	800d028 <f_mkdir+0x194>
					fs->winsect = dsc++;
 800cfee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cff0:	1c5a      	adds	r2, r3, #1
 800cff2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800cff4:	68ba      	ldr	r2, [r7, #8]
 800cff6:	6313      	str	r3, [r2, #48]	@ 0x30
					fs->wflag = 1;
 800cff8:	68bb      	ldr	r3, [r7, #8]
 800cffa:	2201      	movs	r2, #1
 800cffc:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 800cffe:	68bb      	ldr	r3, [r7, #8]
 800d000:	4618      	mov	r0, r3
 800d002:	f7fe f813 	bl	800b02c <sync_window>
 800d006:	4603      	mov	r3, r0
 800d008:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					if (res != FR_OK) break;
 800d00c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d010:	2b00      	cmp	r3, #0
 800d012:	d10d      	bne.n	800d030 <f_mkdir+0x19c>
					mem_set(dir, 0, SS(fs));
 800d014:	68bb      	ldr	r3, [r7, #8]
 800d016:	899b      	ldrh	r3, [r3, #12]
 800d018:	461a      	mov	r2, r3
 800d01a:	2100      	movs	r1, #0
 800d01c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800d01e:	f7fd fe3c 	bl	800ac9a <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 800d022:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d024:	3b01      	subs	r3, #1
 800d026:	653b      	str	r3, [r7, #80]	@ 0x50
 800d028:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d02a:	2b00      	cmp	r3, #0
 800d02c:	d1df      	bne.n	800cfee <f_mkdir+0x15a>
 800d02e:	e000      	b.n	800d032 <f_mkdir+0x19e>
					if (res != FR_OK) break;
 800d030:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 800d032:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d036:	2b00      	cmp	r3, #0
 800d038:	d107      	bne.n	800d04a <f_mkdir+0x1b6>
				res = dir_register(&dj);	/* Register the object to the directoy */
 800d03a:	f107 030c 	add.w	r3, r7, #12
 800d03e:	4618      	mov	r0, r3
 800d040:	f7fe fe51 	bl	800bce6 <dir_register>
 800d044:	4603      	mov	r3, r0
 800d046:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			}
			if (res == FR_OK) {
 800d04a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d120      	bne.n	800d094 <f_mkdir+0x200>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 800d052:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d054:	63fb      	str	r3, [r7, #60]	@ 0x3c
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 800d056:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d058:	3316      	adds	r3, #22
 800d05a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d05c:	4618      	mov	r0, r3
 800d05e:	f7fd fdcf 	bl	800ac00 <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 800d062:	68bb      	ldr	r3, [r7, #8]
 800d064:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d066:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d068:	4618      	mov	r0, r3
 800d06a:	f7fe fdc7 	bl	800bbfc <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 800d06e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d070:	330b      	adds	r3, #11
 800d072:	2210      	movs	r2, #16
 800d074:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 800d076:	68bb      	ldr	r3, [r7, #8]
 800d078:	2201      	movs	r2, #1
 800d07a:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 800d07c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d080:	2b00      	cmp	r3, #0
 800d082:	d10e      	bne.n	800d0a2 <f_mkdir+0x20e>
					res = sync_fs(fs);
 800d084:	68bb      	ldr	r3, [r7, #8]
 800d086:	4618      	mov	r0, r3
 800d088:	f7fe f842 	bl	800b110 <sync_fs>
 800d08c:	4603      	mov	r3, r0
 800d08e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 800d092:	e006      	b.n	800d0a2 <f_mkdir+0x20e>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 800d094:	f107 030c 	add.w	r3, r7, #12
 800d098:	2200      	movs	r2, #0
 800d09a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d09c:	4618      	mov	r0, r3
 800d09e:	f7fe fab3 	bl	800b608 <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 800d0a2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
}
 800d0a6:	4618      	mov	r0, r3
 800d0a8:	3758      	adds	r7, #88	@ 0x58
 800d0aa:	46bd      	mov	sp, r7
 800d0ac:	bd80      	pop	{r7, pc}
	...

0800d0b0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800d0b0:	b480      	push	{r7}
 800d0b2:	b087      	sub	sp, #28
 800d0b4:	af00      	add	r7, sp, #0
 800d0b6:	60f8      	str	r0, [r7, #12]
 800d0b8:	60b9      	str	r1, [r7, #8]
 800d0ba:	4613      	mov	r3, r2
 800d0bc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800d0be:	2301      	movs	r3, #1
 800d0c0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800d0c2:	2300      	movs	r3, #0
 800d0c4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800d0c6:	4b1f      	ldr	r3, [pc, #124]	@ (800d144 <FATFS_LinkDriverEx+0x94>)
 800d0c8:	7a5b      	ldrb	r3, [r3, #9]
 800d0ca:	b2db      	uxtb	r3, r3
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d131      	bne.n	800d134 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800d0d0:	4b1c      	ldr	r3, [pc, #112]	@ (800d144 <FATFS_LinkDriverEx+0x94>)
 800d0d2:	7a5b      	ldrb	r3, [r3, #9]
 800d0d4:	b2db      	uxtb	r3, r3
 800d0d6:	461a      	mov	r2, r3
 800d0d8:	4b1a      	ldr	r3, [pc, #104]	@ (800d144 <FATFS_LinkDriverEx+0x94>)
 800d0da:	2100      	movs	r1, #0
 800d0dc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800d0de:	4b19      	ldr	r3, [pc, #100]	@ (800d144 <FATFS_LinkDriverEx+0x94>)
 800d0e0:	7a5b      	ldrb	r3, [r3, #9]
 800d0e2:	b2db      	uxtb	r3, r3
 800d0e4:	4a17      	ldr	r2, [pc, #92]	@ (800d144 <FATFS_LinkDriverEx+0x94>)
 800d0e6:	009b      	lsls	r3, r3, #2
 800d0e8:	4413      	add	r3, r2
 800d0ea:	68fa      	ldr	r2, [r7, #12]
 800d0ec:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800d0ee:	4b15      	ldr	r3, [pc, #84]	@ (800d144 <FATFS_LinkDriverEx+0x94>)
 800d0f0:	7a5b      	ldrb	r3, [r3, #9]
 800d0f2:	b2db      	uxtb	r3, r3
 800d0f4:	461a      	mov	r2, r3
 800d0f6:	4b13      	ldr	r3, [pc, #76]	@ (800d144 <FATFS_LinkDriverEx+0x94>)
 800d0f8:	4413      	add	r3, r2
 800d0fa:	79fa      	ldrb	r2, [r7, #7]
 800d0fc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800d0fe:	4b11      	ldr	r3, [pc, #68]	@ (800d144 <FATFS_LinkDriverEx+0x94>)
 800d100:	7a5b      	ldrb	r3, [r3, #9]
 800d102:	b2db      	uxtb	r3, r3
 800d104:	1c5a      	adds	r2, r3, #1
 800d106:	b2d1      	uxtb	r1, r2
 800d108:	4a0e      	ldr	r2, [pc, #56]	@ (800d144 <FATFS_LinkDriverEx+0x94>)
 800d10a:	7251      	strb	r1, [r2, #9]
 800d10c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800d10e:	7dbb      	ldrb	r3, [r7, #22]
 800d110:	3330      	adds	r3, #48	@ 0x30
 800d112:	b2da      	uxtb	r2, r3
 800d114:	68bb      	ldr	r3, [r7, #8]
 800d116:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800d118:	68bb      	ldr	r3, [r7, #8]
 800d11a:	3301      	adds	r3, #1
 800d11c:	223a      	movs	r2, #58	@ 0x3a
 800d11e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800d120:	68bb      	ldr	r3, [r7, #8]
 800d122:	3302      	adds	r3, #2
 800d124:	222f      	movs	r2, #47	@ 0x2f
 800d126:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800d128:	68bb      	ldr	r3, [r7, #8]
 800d12a:	3303      	adds	r3, #3
 800d12c:	2200      	movs	r2, #0
 800d12e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800d130:	2300      	movs	r3, #0
 800d132:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800d134:	7dfb      	ldrb	r3, [r7, #23]
}
 800d136:	4618      	mov	r0, r3
 800d138:	371c      	adds	r7, #28
 800d13a:	46bd      	mov	sp, r7
 800d13c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d140:	4770      	bx	lr
 800d142:	bf00      	nop
 800d144:	20002b4c 	.word	0x20002b4c

0800d148 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800d148:	b580      	push	{r7, lr}
 800d14a:	b082      	sub	sp, #8
 800d14c:	af00      	add	r7, sp, #0
 800d14e:	6078      	str	r0, [r7, #4]
 800d150:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800d152:	2200      	movs	r2, #0
 800d154:	6839      	ldr	r1, [r7, #0]
 800d156:	6878      	ldr	r0, [r7, #4]
 800d158:	f7ff ffaa 	bl	800d0b0 <FATFS_LinkDriverEx>
 800d15c:	4603      	mov	r3, r0
}
 800d15e:	4618      	mov	r0, r3
 800d160:	3708      	adds	r7, #8
 800d162:	46bd      	mov	sp, r7
 800d164:	bd80      	pop	{r7, pc}

0800d166 <__cvt>:
 800d166:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d16a:	ec57 6b10 	vmov	r6, r7, d0
 800d16e:	2f00      	cmp	r7, #0
 800d170:	460c      	mov	r4, r1
 800d172:	4619      	mov	r1, r3
 800d174:	463b      	mov	r3, r7
 800d176:	bfbb      	ittet	lt
 800d178:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800d17c:	461f      	movlt	r7, r3
 800d17e:	2300      	movge	r3, #0
 800d180:	232d      	movlt	r3, #45	@ 0x2d
 800d182:	700b      	strb	r3, [r1, #0]
 800d184:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d186:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800d18a:	4691      	mov	r9, r2
 800d18c:	f023 0820 	bic.w	r8, r3, #32
 800d190:	bfbc      	itt	lt
 800d192:	4632      	movlt	r2, r6
 800d194:	4616      	movlt	r6, r2
 800d196:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d19a:	d005      	beq.n	800d1a8 <__cvt+0x42>
 800d19c:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800d1a0:	d100      	bne.n	800d1a4 <__cvt+0x3e>
 800d1a2:	3401      	adds	r4, #1
 800d1a4:	2102      	movs	r1, #2
 800d1a6:	e000      	b.n	800d1aa <__cvt+0x44>
 800d1a8:	2103      	movs	r1, #3
 800d1aa:	ab03      	add	r3, sp, #12
 800d1ac:	9301      	str	r3, [sp, #4]
 800d1ae:	ab02      	add	r3, sp, #8
 800d1b0:	9300      	str	r3, [sp, #0]
 800d1b2:	ec47 6b10 	vmov	d0, r6, r7
 800d1b6:	4653      	mov	r3, sl
 800d1b8:	4622      	mov	r2, r4
 800d1ba:	f001 f8b1 	bl	800e320 <_dtoa_r>
 800d1be:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800d1c2:	4605      	mov	r5, r0
 800d1c4:	d119      	bne.n	800d1fa <__cvt+0x94>
 800d1c6:	f019 0f01 	tst.w	r9, #1
 800d1ca:	d00e      	beq.n	800d1ea <__cvt+0x84>
 800d1cc:	eb00 0904 	add.w	r9, r0, r4
 800d1d0:	2200      	movs	r2, #0
 800d1d2:	2300      	movs	r3, #0
 800d1d4:	4630      	mov	r0, r6
 800d1d6:	4639      	mov	r1, r7
 800d1d8:	f7f3 fc7e 	bl	8000ad8 <__aeabi_dcmpeq>
 800d1dc:	b108      	cbz	r0, 800d1e2 <__cvt+0x7c>
 800d1de:	f8cd 900c 	str.w	r9, [sp, #12]
 800d1e2:	2230      	movs	r2, #48	@ 0x30
 800d1e4:	9b03      	ldr	r3, [sp, #12]
 800d1e6:	454b      	cmp	r3, r9
 800d1e8:	d31e      	bcc.n	800d228 <__cvt+0xc2>
 800d1ea:	9b03      	ldr	r3, [sp, #12]
 800d1ec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d1ee:	1b5b      	subs	r3, r3, r5
 800d1f0:	4628      	mov	r0, r5
 800d1f2:	6013      	str	r3, [r2, #0]
 800d1f4:	b004      	add	sp, #16
 800d1f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d1fa:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d1fe:	eb00 0904 	add.w	r9, r0, r4
 800d202:	d1e5      	bne.n	800d1d0 <__cvt+0x6a>
 800d204:	7803      	ldrb	r3, [r0, #0]
 800d206:	2b30      	cmp	r3, #48	@ 0x30
 800d208:	d10a      	bne.n	800d220 <__cvt+0xba>
 800d20a:	2200      	movs	r2, #0
 800d20c:	2300      	movs	r3, #0
 800d20e:	4630      	mov	r0, r6
 800d210:	4639      	mov	r1, r7
 800d212:	f7f3 fc61 	bl	8000ad8 <__aeabi_dcmpeq>
 800d216:	b918      	cbnz	r0, 800d220 <__cvt+0xba>
 800d218:	f1c4 0401 	rsb	r4, r4, #1
 800d21c:	f8ca 4000 	str.w	r4, [sl]
 800d220:	f8da 3000 	ldr.w	r3, [sl]
 800d224:	4499      	add	r9, r3
 800d226:	e7d3      	b.n	800d1d0 <__cvt+0x6a>
 800d228:	1c59      	adds	r1, r3, #1
 800d22a:	9103      	str	r1, [sp, #12]
 800d22c:	701a      	strb	r2, [r3, #0]
 800d22e:	e7d9      	b.n	800d1e4 <__cvt+0x7e>

0800d230 <__exponent>:
 800d230:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d232:	2900      	cmp	r1, #0
 800d234:	bfba      	itte	lt
 800d236:	4249      	neglt	r1, r1
 800d238:	232d      	movlt	r3, #45	@ 0x2d
 800d23a:	232b      	movge	r3, #43	@ 0x2b
 800d23c:	2909      	cmp	r1, #9
 800d23e:	7002      	strb	r2, [r0, #0]
 800d240:	7043      	strb	r3, [r0, #1]
 800d242:	dd29      	ble.n	800d298 <__exponent+0x68>
 800d244:	f10d 0307 	add.w	r3, sp, #7
 800d248:	461d      	mov	r5, r3
 800d24a:	270a      	movs	r7, #10
 800d24c:	461a      	mov	r2, r3
 800d24e:	fbb1 f6f7 	udiv	r6, r1, r7
 800d252:	fb07 1416 	mls	r4, r7, r6, r1
 800d256:	3430      	adds	r4, #48	@ 0x30
 800d258:	f802 4c01 	strb.w	r4, [r2, #-1]
 800d25c:	460c      	mov	r4, r1
 800d25e:	2c63      	cmp	r4, #99	@ 0x63
 800d260:	f103 33ff 	add.w	r3, r3, #4294967295
 800d264:	4631      	mov	r1, r6
 800d266:	dcf1      	bgt.n	800d24c <__exponent+0x1c>
 800d268:	3130      	adds	r1, #48	@ 0x30
 800d26a:	1e94      	subs	r4, r2, #2
 800d26c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d270:	1c41      	adds	r1, r0, #1
 800d272:	4623      	mov	r3, r4
 800d274:	42ab      	cmp	r3, r5
 800d276:	d30a      	bcc.n	800d28e <__exponent+0x5e>
 800d278:	f10d 0309 	add.w	r3, sp, #9
 800d27c:	1a9b      	subs	r3, r3, r2
 800d27e:	42ac      	cmp	r4, r5
 800d280:	bf88      	it	hi
 800d282:	2300      	movhi	r3, #0
 800d284:	3302      	adds	r3, #2
 800d286:	4403      	add	r3, r0
 800d288:	1a18      	subs	r0, r3, r0
 800d28a:	b003      	add	sp, #12
 800d28c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d28e:	f813 6b01 	ldrb.w	r6, [r3], #1
 800d292:	f801 6f01 	strb.w	r6, [r1, #1]!
 800d296:	e7ed      	b.n	800d274 <__exponent+0x44>
 800d298:	2330      	movs	r3, #48	@ 0x30
 800d29a:	3130      	adds	r1, #48	@ 0x30
 800d29c:	7083      	strb	r3, [r0, #2]
 800d29e:	70c1      	strb	r1, [r0, #3]
 800d2a0:	1d03      	adds	r3, r0, #4
 800d2a2:	e7f1      	b.n	800d288 <__exponent+0x58>

0800d2a4 <_printf_float>:
 800d2a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2a8:	b08d      	sub	sp, #52	@ 0x34
 800d2aa:	460c      	mov	r4, r1
 800d2ac:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800d2b0:	4616      	mov	r6, r2
 800d2b2:	461f      	mov	r7, r3
 800d2b4:	4605      	mov	r5, r0
 800d2b6:	f000 ff2d 	bl	800e114 <_localeconv_r>
 800d2ba:	6803      	ldr	r3, [r0, #0]
 800d2bc:	9304      	str	r3, [sp, #16]
 800d2be:	4618      	mov	r0, r3
 800d2c0:	f7f2 ffde 	bl	8000280 <strlen>
 800d2c4:	2300      	movs	r3, #0
 800d2c6:	930a      	str	r3, [sp, #40]	@ 0x28
 800d2c8:	f8d8 3000 	ldr.w	r3, [r8]
 800d2cc:	9005      	str	r0, [sp, #20]
 800d2ce:	3307      	adds	r3, #7
 800d2d0:	f023 0307 	bic.w	r3, r3, #7
 800d2d4:	f103 0208 	add.w	r2, r3, #8
 800d2d8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800d2dc:	f8d4 b000 	ldr.w	fp, [r4]
 800d2e0:	f8c8 2000 	str.w	r2, [r8]
 800d2e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d2e8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800d2ec:	9307      	str	r3, [sp, #28]
 800d2ee:	f8cd 8018 	str.w	r8, [sp, #24]
 800d2f2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800d2f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d2fa:	4b9c      	ldr	r3, [pc, #624]	@ (800d56c <_printf_float+0x2c8>)
 800d2fc:	f04f 32ff 	mov.w	r2, #4294967295
 800d300:	f7f3 fc1c 	bl	8000b3c <__aeabi_dcmpun>
 800d304:	bb70      	cbnz	r0, 800d364 <_printf_float+0xc0>
 800d306:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d30a:	4b98      	ldr	r3, [pc, #608]	@ (800d56c <_printf_float+0x2c8>)
 800d30c:	f04f 32ff 	mov.w	r2, #4294967295
 800d310:	f7f3 fbf6 	bl	8000b00 <__aeabi_dcmple>
 800d314:	bb30      	cbnz	r0, 800d364 <_printf_float+0xc0>
 800d316:	2200      	movs	r2, #0
 800d318:	2300      	movs	r3, #0
 800d31a:	4640      	mov	r0, r8
 800d31c:	4649      	mov	r1, r9
 800d31e:	f7f3 fbe5 	bl	8000aec <__aeabi_dcmplt>
 800d322:	b110      	cbz	r0, 800d32a <_printf_float+0x86>
 800d324:	232d      	movs	r3, #45	@ 0x2d
 800d326:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d32a:	4a91      	ldr	r2, [pc, #580]	@ (800d570 <_printf_float+0x2cc>)
 800d32c:	4b91      	ldr	r3, [pc, #580]	@ (800d574 <_printf_float+0x2d0>)
 800d32e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800d332:	bf94      	ite	ls
 800d334:	4690      	movls	r8, r2
 800d336:	4698      	movhi	r8, r3
 800d338:	2303      	movs	r3, #3
 800d33a:	6123      	str	r3, [r4, #16]
 800d33c:	f02b 0304 	bic.w	r3, fp, #4
 800d340:	6023      	str	r3, [r4, #0]
 800d342:	f04f 0900 	mov.w	r9, #0
 800d346:	9700      	str	r7, [sp, #0]
 800d348:	4633      	mov	r3, r6
 800d34a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800d34c:	4621      	mov	r1, r4
 800d34e:	4628      	mov	r0, r5
 800d350:	f000 f9d2 	bl	800d6f8 <_printf_common>
 800d354:	3001      	adds	r0, #1
 800d356:	f040 808d 	bne.w	800d474 <_printf_float+0x1d0>
 800d35a:	f04f 30ff 	mov.w	r0, #4294967295
 800d35e:	b00d      	add	sp, #52	@ 0x34
 800d360:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d364:	4642      	mov	r2, r8
 800d366:	464b      	mov	r3, r9
 800d368:	4640      	mov	r0, r8
 800d36a:	4649      	mov	r1, r9
 800d36c:	f7f3 fbe6 	bl	8000b3c <__aeabi_dcmpun>
 800d370:	b140      	cbz	r0, 800d384 <_printf_float+0xe0>
 800d372:	464b      	mov	r3, r9
 800d374:	2b00      	cmp	r3, #0
 800d376:	bfbc      	itt	lt
 800d378:	232d      	movlt	r3, #45	@ 0x2d
 800d37a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800d37e:	4a7e      	ldr	r2, [pc, #504]	@ (800d578 <_printf_float+0x2d4>)
 800d380:	4b7e      	ldr	r3, [pc, #504]	@ (800d57c <_printf_float+0x2d8>)
 800d382:	e7d4      	b.n	800d32e <_printf_float+0x8a>
 800d384:	6863      	ldr	r3, [r4, #4]
 800d386:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800d38a:	9206      	str	r2, [sp, #24]
 800d38c:	1c5a      	adds	r2, r3, #1
 800d38e:	d13b      	bne.n	800d408 <_printf_float+0x164>
 800d390:	2306      	movs	r3, #6
 800d392:	6063      	str	r3, [r4, #4]
 800d394:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800d398:	2300      	movs	r3, #0
 800d39a:	6022      	str	r2, [r4, #0]
 800d39c:	9303      	str	r3, [sp, #12]
 800d39e:	ab0a      	add	r3, sp, #40	@ 0x28
 800d3a0:	e9cd a301 	strd	sl, r3, [sp, #4]
 800d3a4:	ab09      	add	r3, sp, #36	@ 0x24
 800d3a6:	9300      	str	r3, [sp, #0]
 800d3a8:	6861      	ldr	r1, [r4, #4]
 800d3aa:	ec49 8b10 	vmov	d0, r8, r9
 800d3ae:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800d3b2:	4628      	mov	r0, r5
 800d3b4:	f7ff fed7 	bl	800d166 <__cvt>
 800d3b8:	9b06      	ldr	r3, [sp, #24]
 800d3ba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d3bc:	2b47      	cmp	r3, #71	@ 0x47
 800d3be:	4680      	mov	r8, r0
 800d3c0:	d129      	bne.n	800d416 <_printf_float+0x172>
 800d3c2:	1cc8      	adds	r0, r1, #3
 800d3c4:	db02      	blt.n	800d3cc <_printf_float+0x128>
 800d3c6:	6863      	ldr	r3, [r4, #4]
 800d3c8:	4299      	cmp	r1, r3
 800d3ca:	dd41      	ble.n	800d450 <_printf_float+0x1ac>
 800d3cc:	f1aa 0a02 	sub.w	sl, sl, #2
 800d3d0:	fa5f fa8a 	uxtb.w	sl, sl
 800d3d4:	3901      	subs	r1, #1
 800d3d6:	4652      	mov	r2, sl
 800d3d8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800d3dc:	9109      	str	r1, [sp, #36]	@ 0x24
 800d3de:	f7ff ff27 	bl	800d230 <__exponent>
 800d3e2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d3e4:	1813      	adds	r3, r2, r0
 800d3e6:	2a01      	cmp	r2, #1
 800d3e8:	4681      	mov	r9, r0
 800d3ea:	6123      	str	r3, [r4, #16]
 800d3ec:	dc02      	bgt.n	800d3f4 <_printf_float+0x150>
 800d3ee:	6822      	ldr	r2, [r4, #0]
 800d3f0:	07d2      	lsls	r2, r2, #31
 800d3f2:	d501      	bpl.n	800d3f8 <_printf_float+0x154>
 800d3f4:	3301      	adds	r3, #1
 800d3f6:	6123      	str	r3, [r4, #16]
 800d3f8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d0a2      	beq.n	800d346 <_printf_float+0xa2>
 800d400:	232d      	movs	r3, #45	@ 0x2d
 800d402:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d406:	e79e      	b.n	800d346 <_printf_float+0xa2>
 800d408:	9a06      	ldr	r2, [sp, #24]
 800d40a:	2a47      	cmp	r2, #71	@ 0x47
 800d40c:	d1c2      	bne.n	800d394 <_printf_float+0xf0>
 800d40e:	2b00      	cmp	r3, #0
 800d410:	d1c0      	bne.n	800d394 <_printf_float+0xf0>
 800d412:	2301      	movs	r3, #1
 800d414:	e7bd      	b.n	800d392 <_printf_float+0xee>
 800d416:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d41a:	d9db      	bls.n	800d3d4 <_printf_float+0x130>
 800d41c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800d420:	d118      	bne.n	800d454 <_printf_float+0x1b0>
 800d422:	2900      	cmp	r1, #0
 800d424:	6863      	ldr	r3, [r4, #4]
 800d426:	dd0b      	ble.n	800d440 <_printf_float+0x19c>
 800d428:	6121      	str	r1, [r4, #16]
 800d42a:	b913      	cbnz	r3, 800d432 <_printf_float+0x18e>
 800d42c:	6822      	ldr	r2, [r4, #0]
 800d42e:	07d0      	lsls	r0, r2, #31
 800d430:	d502      	bpl.n	800d438 <_printf_float+0x194>
 800d432:	3301      	adds	r3, #1
 800d434:	440b      	add	r3, r1
 800d436:	6123      	str	r3, [r4, #16]
 800d438:	65a1      	str	r1, [r4, #88]	@ 0x58
 800d43a:	f04f 0900 	mov.w	r9, #0
 800d43e:	e7db      	b.n	800d3f8 <_printf_float+0x154>
 800d440:	b913      	cbnz	r3, 800d448 <_printf_float+0x1a4>
 800d442:	6822      	ldr	r2, [r4, #0]
 800d444:	07d2      	lsls	r2, r2, #31
 800d446:	d501      	bpl.n	800d44c <_printf_float+0x1a8>
 800d448:	3302      	adds	r3, #2
 800d44a:	e7f4      	b.n	800d436 <_printf_float+0x192>
 800d44c:	2301      	movs	r3, #1
 800d44e:	e7f2      	b.n	800d436 <_printf_float+0x192>
 800d450:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800d454:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d456:	4299      	cmp	r1, r3
 800d458:	db05      	blt.n	800d466 <_printf_float+0x1c2>
 800d45a:	6823      	ldr	r3, [r4, #0]
 800d45c:	6121      	str	r1, [r4, #16]
 800d45e:	07d8      	lsls	r0, r3, #31
 800d460:	d5ea      	bpl.n	800d438 <_printf_float+0x194>
 800d462:	1c4b      	adds	r3, r1, #1
 800d464:	e7e7      	b.n	800d436 <_printf_float+0x192>
 800d466:	2900      	cmp	r1, #0
 800d468:	bfd4      	ite	le
 800d46a:	f1c1 0202 	rsble	r2, r1, #2
 800d46e:	2201      	movgt	r2, #1
 800d470:	4413      	add	r3, r2
 800d472:	e7e0      	b.n	800d436 <_printf_float+0x192>
 800d474:	6823      	ldr	r3, [r4, #0]
 800d476:	055a      	lsls	r2, r3, #21
 800d478:	d407      	bmi.n	800d48a <_printf_float+0x1e6>
 800d47a:	6923      	ldr	r3, [r4, #16]
 800d47c:	4642      	mov	r2, r8
 800d47e:	4631      	mov	r1, r6
 800d480:	4628      	mov	r0, r5
 800d482:	47b8      	blx	r7
 800d484:	3001      	adds	r0, #1
 800d486:	d12b      	bne.n	800d4e0 <_printf_float+0x23c>
 800d488:	e767      	b.n	800d35a <_printf_float+0xb6>
 800d48a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d48e:	f240 80dd 	bls.w	800d64c <_printf_float+0x3a8>
 800d492:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d496:	2200      	movs	r2, #0
 800d498:	2300      	movs	r3, #0
 800d49a:	f7f3 fb1d 	bl	8000ad8 <__aeabi_dcmpeq>
 800d49e:	2800      	cmp	r0, #0
 800d4a0:	d033      	beq.n	800d50a <_printf_float+0x266>
 800d4a2:	4a37      	ldr	r2, [pc, #220]	@ (800d580 <_printf_float+0x2dc>)
 800d4a4:	2301      	movs	r3, #1
 800d4a6:	4631      	mov	r1, r6
 800d4a8:	4628      	mov	r0, r5
 800d4aa:	47b8      	blx	r7
 800d4ac:	3001      	adds	r0, #1
 800d4ae:	f43f af54 	beq.w	800d35a <_printf_float+0xb6>
 800d4b2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800d4b6:	4543      	cmp	r3, r8
 800d4b8:	db02      	blt.n	800d4c0 <_printf_float+0x21c>
 800d4ba:	6823      	ldr	r3, [r4, #0]
 800d4bc:	07d8      	lsls	r0, r3, #31
 800d4be:	d50f      	bpl.n	800d4e0 <_printf_float+0x23c>
 800d4c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d4c4:	4631      	mov	r1, r6
 800d4c6:	4628      	mov	r0, r5
 800d4c8:	47b8      	blx	r7
 800d4ca:	3001      	adds	r0, #1
 800d4cc:	f43f af45 	beq.w	800d35a <_printf_float+0xb6>
 800d4d0:	f04f 0900 	mov.w	r9, #0
 800d4d4:	f108 38ff 	add.w	r8, r8, #4294967295
 800d4d8:	f104 0a1a 	add.w	sl, r4, #26
 800d4dc:	45c8      	cmp	r8, r9
 800d4de:	dc09      	bgt.n	800d4f4 <_printf_float+0x250>
 800d4e0:	6823      	ldr	r3, [r4, #0]
 800d4e2:	079b      	lsls	r3, r3, #30
 800d4e4:	f100 8103 	bmi.w	800d6ee <_printf_float+0x44a>
 800d4e8:	68e0      	ldr	r0, [r4, #12]
 800d4ea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d4ec:	4298      	cmp	r0, r3
 800d4ee:	bfb8      	it	lt
 800d4f0:	4618      	movlt	r0, r3
 800d4f2:	e734      	b.n	800d35e <_printf_float+0xba>
 800d4f4:	2301      	movs	r3, #1
 800d4f6:	4652      	mov	r2, sl
 800d4f8:	4631      	mov	r1, r6
 800d4fa:	4628      	mov	r0, r5
 800d4fc:	47b8      	blx	r7
 800d4fe:	3001      	adds	r0, #1
 800d500:	f43f af2b 	beq.w	800d35a <_printf_float+0xb6>
 800d504:	f109 0901 	add.w	r9, r9, #1
 800d508:	e7e8      	b.n	800d4dc <_printf_float+0x238>
 800d50a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	dc39      	bgt.n	800d584 <_printf_float+0x2e0>
 800d510:	4a1b      	ldr	r2, [pc, #108]	@ (800d580 <_printf_float+0x2dc>)
 800d512:	2301      	movs	r3, #1
 800d514:	4631      	mov	r1, r6
 800d516:	4628      	mov	r0, r5
 800d518:	47b8      	blx	r7
 800d51a:	3001      	adds	r0, #1
 800d51c:	f43f af1d 	beq.w	800d35a <_printf_float+0xb6>
 800d520:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800d524:	ea59 0303 	orrs.w	r3, r9, r3
 800d528:	d102      	bne.n	800d530 <_printf_float+0x28c>
 800d52a:	6823      	ldr	r3, [r4, #0]
 800d52c:	07d9      	lsls	r1, r3, #31
 800d52e:	d5d7      	bpl.n	800d4e0 <_printf_float+0x23c>
 800d530:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d534:	4631      	mov	r1, r6
 800d536:	4628      	mov	r0, r5
 800d538:	47b8      	blx	r7
 800d53a:	3001      	adds	r0, #1
 800d53c:	f43f af0d 	beq.w	800d35a <_printf_float+0xb6>
 800d540:	f04f 0a00 	mov.w	sl, #0
 800d544:	f104 0b1a 	add.w	fp, r4, #26
 800d548:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d54a:	425b      	negs	r3, r3
 800d54c:	4553      	cmp	r3, sl
 800d54e:	dc01      	bgt.n	800d554 <_printf_float+0x2b0>
 800d550:	464b      	mov	r3, r9
 800d552:	e793      	b.n	800d47c <_printf_float+0x1d8>
 800d554:	2301      	movs	r3, #1
 800d556:	465a      	mov	r2, fp
 800d558:	4631      	mov	r1, r6
 800d55a:	4628      	mov	r0, r5
 800d55c:	47b8      	blx	r7
 800d55e:	3001      	adds	r0, #1
 800d560:	f43f aefb 	beq.w	800d35a <_printf_float+0xb6>
 800d564:	f10a 0a01 	add.w	sl, sl, #1
 800d568:	e7ee      	b.n	800d548 <_printf_float+0x2a4>
 800d56a:	bf00      	nop
 800d56c:	7fefffff 	.word	0x7fefffff
 800d570:	08013268 	.word	0x08013268
 800d574:	0801326c 	.word	0x0801326c
 800d578:	08013270 	.word	0x08013270
 800d57c:	08013274 	.word	0x08013274
 800d580:	08013608 	.word	0x08013608
 800d584:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d586:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d58a:	4553      	cmp	r3, sl
 800d58c:	bfa8      	it	ge
 800d58e:	4653      	movge	r3, sl
 800d590:	2b00      	cmp	r3, #0
 800d592:	4699      	mov	r9, r3
 800d594:	dc36      	bgt.n	800d604 <_printf_float+0x360>
 800d596:	f04f 0b00 	mov.w	fp, #0
 800d59a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d59e:	f104 021a 	add.w	r2, r4, #26
 800d5a2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d5a4:	9306      	str	r3, [sp, #24]
 800d5a6:	eba3 0309 	sub.w	r3, r3, r9
 800d5aa:	455b      	cmp	r3, fp
 800d5ac:	dc31      	bgt.n	800d612 <_printf_float+0x36e>
 800d5ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d5b0:	459a      	cmp	sl, r3
 800d5b2:	dc3a      	bgt.n	800d62a <_printf_float+0x386>
 800d5b4:	6823      	ldr	r3, [r4, #0]
 800d5b6:	07da      	lsls	r2, r3, #31
 800d5b8:	d437      	bmi.n	800d62a <_printf_float+0x386>
 800d5ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d5bc:	ebaa 0903 	sub.w	r9, sl, r3
 800d5c0:	9b06      	ldr	r3, [sp, #24]
 800d5c2:	ebaa 0303 	sub.w	r3, sl, r3
 800d5c6:	4599      	cmp	r9, r3
 800d5c8:	bfa8      	it	ge
 800d5ca:	4699      	movge	r9, r3
 800d5cc:	f1b9 0f00 	cmp.w	r9, #0
 800d5d0:	dc33      	bgt.n	800d63a <_printf_float+0x396>
 800d5d2:	f04f 0800 	mov.w	r8, #0
 800d5d6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d5da:	f104 0b1a 	add.w	fp, r4, #26
 800d5de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d5e0:	ebaa 0303 	sub.w	r3, sl, r3
 800d5e4:	eba3 0309 	sub.w	r3, r3, r9
 800d5e8:	4543      	cmp	r3, r8
 800d5ea:	f77f af79 	ble.w	800d4e0 <_printf_float+0x23c>
 800d5ee:	2301      	movs	r3, #1
 800d5f0:	465a      	mov	r2, fp
 800d5f2:	4631      	mov	r1, r6
 800d5f4:	4628      	mov	r0, r5
 800d5f6:	47b8      	blx	r7
 800d5f8:	3001      	adds	r0, #1
 800d5fa:	f43f aeae 	beq.w	800d35a <_printf_float+0xb6>
 800d5fe:	f108 0801 	add.w	r8, r8, #1
 800d602:	e7ec      	b.n	800d5de <_printf_float+0x33a>
 800d604:	4642      	mov	r2, r8
 800d606:	4631      	mov	r1, r6
 800d608:	4628      	mov	r0, r5
 800d60a:	47b8      	blx	r7
 800d60c:	3001      	adds	r0, #1
 800d60e:	d1c2      	bne.n	800d596 <_printf_float+0x2f2>
 800d610:	e6a3      	b.n	800d35a <_printf_float+0xb6>
 800d612:	2301      	movs	r3, #1
 800d614:	4631      	mov	r1, r6
 800d616:	4628      	mov	r0, r5
 800d618:	9206      	str	r2, [sp, #24]
 800d61a:	47b8      	blx	r7
 800d61c:	3001      	adds	r0, #1
 800d61e:	f43f ae9c 	beq.w	800d35a <_printf_float+0xb6>
 800d622:	9a06      	ldr	r2, [sp, #24]
 800d624:	f10b 0b01 	add.w	fp, fp, #1
 800d628:	e7bb      	b.n	800d5a2 <_printf_float+0x2fe>
 800d62a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d62e:	4631      	mov	r1, r6
 800d630:	4628      	mov	r0, r5
 800d632:	47b8      	blx	r7
 800d634:	3001      	adds	r0, #1
 800d636:	d1c0      	bne.n	800d5ba <_printf_float+0x316>
 800d638:	e68f      	b.n	800d35a <_printf_float+0xb6>
 800d63a:	9a06      	ldr	r2, [sp, #24]
 800d63c:	464b      	mov	r3, r9
 800d63e:	4442      	add	r2, r8
 800d640:	4631      	mov	r1, r6
 800d642:	4628      	mov	r0, r5
 800d644:	47b8      	blx	r7
 800d646:	3001      	adds	r0, #1
 800d648:	d1c3      	bne.n	800d5d2 <_printf_float+0x32e>
 800d64a:	e686      	b.n	800d35a <_printf_float+0xb6>
 800d64c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d650:	f1ba 0f01 	cmp.w	sl, #1
 800d654:	dc01      	bgt.n	800d65a <_printf_float+0x3b6>
 800d656:	07db      	lsls	r3, r3, #31
 800d658:	d536      	bpl.n	800d6c8 <_printf_float+0x424>
 800d65a:	2301      	movs	r3, #1
 800d65c:	4642      	mov	r2, r8
 800d65e:	4631      	mov	r1, r6
 800d660:	4628      	mov	r0, r5
 800d662:	47b8      	blx	r7
 800d664:	3001      	adds	r0, #1
 800d666:	f43f ae78 	beq.w	800d35a <_printf_float+0xb6>
 800d66a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d66e:	4631      	mov	r1, r6
 800d670:	4628      	mov	r0, r5
 800d672:	47b8      	blx	r7
 800d674:	3001      	adds	r0, #1
 800d676:	f43f ae70 	beq.w	800d35a <_printf_float+0xb6>
 800d67a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d67e:	2200      	movs	r2, #0
 800d680:	2300      	movs	r3, #0
 800d682:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d686:	f7f3 fa27 	bl	8000ad8 <__aeabi_dcmpeq>
 800d68a:	b9c0      	cbnz	r0, 800d6be <_printf_float+0x41a>
 800d68c:	4653      	mov	r3, sl
 800d68e:	f108 0201 	add.w	r2, r8, #1
 800d692:	4631      	mov	r1, r6
 800d694:	4628      	mov	r0, r5
 800d696:	47b8      	blx	r7
 800d698:	3001      	adds	r0, #1
 800d69a:	d10c      	bne.n	800d6b6 <_printf_float+0x412>
 800d69c:	e65d      	b.n	800d35a <_printf_float+0xb6>
 800d69e:	2301      	movs	r3, #1
 800d6a0:	465a      	mov	r2, fp
 800d6a2:	4631      	mov	r1, r6
 800d6a4:	4628      	mov	r0, r5
 800d6a6:	47b8      	blx	r7
 800d6a8:	3001      	adds	r0, #1
 800d6aa:	f43f ae56 	beq.w	800d35a <_printf_float+0xb6>
 800d6ae:	f108 0801 	add.w	r8, r8, #1
 800d6b2:	45d0      	cmp	r8, sl
 800d6b4:	dbf3      	blt.n	800d69e <_printf_float+0x3fa>
 800d6b6:	464b      	mov	r3, r9
 800d6b8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800d6bc:	e6df      	b.n	800d47e <_printf_float+0x1da>
 800d6be:	f04f 0800 	mov.w	r8, #0
 800d6c2:	f104 0b1a 	add.w	fp, r4, #26
 800d6c6:	e7f4      	b.n	800d6b2 <_printf_float+0x40e>
 800d6c8:	2301      	movs	r3, #1
 800d6ca:	4642      	mov	r2, r8
 800d6cc:	e7e1      	b.n	800d692 <_printf_float+0x3ee>
 800d6ce:	2301      	movs	r3, #1
 800d6d0:	464a      	mov	r2, r9
 800d6d2:	4631      	mov	r1, r6
 800d6d4:	4628      	mov	r0, r5
 800d6d6:	47b8      	blx	r7
 800d6d8:	3001      	adds	r0, #1
 800d6da:	f43f ae3e 	beq.w	800d35a <_printf_float+0xb6>
 800d6de:	f108 0801 	add.w	r8, r8, #1
 800d6e2:	68e3      	ldr	r3, [r4, #12]
 800d6e4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d6e6:	1a5b      	subs	r3, r3, r1
 800d6e8:	4543      	cmp	r3, r8
 800d6ea:	dcf0      	bgt.n	800d6ce <_printf_float+0x42a>
 800d6ec:	e6fc      	b.n	800d4e8 <_printf_float+0x244>
 800d6ee:	f04f 0800 	mov.w	r8, #0
 800d6f2:	f104 0919 	add.w	r9, r4, #25
 800d6f6:	e7f4      	b.n	800d6e2 <_printf_float+0x43e>

0800d6f8 <_printf_common>:
 800d6f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d6fc:	4616      	mov	r6, r2
 800d6fe:	4698      	mov	r8, r3
 800d700:	688a      	ldr	r2, [r1, #8]
 800d702:	690b      	ldr	r3, [r1, #16]
 800d704:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d708:	4293      	cmp	r3, r2
 800d70a:	bfb8      	it	lt
 800d70c:	4613      	movlt	r3, r2
 800d70e:	6033      	str	r3, [r6, #0]
 800d710:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d714:	4607      	mov	r7, r0
 800d716:	460c      	mov	r4, r1
 800d718:	b10a      	cbz	r2, 800d71e <_printf_common+0x26>
 800d71a:	3301      	adds	r3, #1
 800d71c:	6033      	str	r3, [r6, #0]
 800d71e:	6823      	ldr	r3, [r4, #0]
 800d720:	0699      	lsls	r1, r3, #26
 800d722:	bf42      	ittt	mi
 800d724:	6833      	ldrmi	r3, [r6, #0]
 800d726:	3302      	addmi	r3, #2
 800d728:	6033      	strmi	r3, [r6, #0]
 800d72a:	6825      	ldr	r5, [r4, #0]
 800d72c:	f015 0506 	ands.w	r5, r5, #6
 800d730:	d106      	bne.n	800d740 <_printf_common+0x48>
 800d732:	f104 0a19 	add.w	sl, r4, #25
 800d736:	68e3      	ldr	r3, [r4, #12]
 800d738:	6832      	ldr	r2, [r6, #0]
 800d73a:	1a9b      	subs	r3, r3, r2
 800d73c:	42ab      	cmp	r3, r5
 800d73e:	dc26      	bgt.n	800d78e <_printf_common+0x96>
 800d740:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d744:	6822      	ldr	r2, [r4, #0]
 800d746:	3b00      	subs	r3, #0
 800d748:	bf18      	it	ne
 800d74a:	2301      	movne	r3, #1
 800d74c:	0692      	lsls	r2, r2, #26
 800d74e:	d42b      	bmi.n	800d7a8 <_printf_common+0xb0>
 800d750:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d754:	4641      	mov	r1, r8
 800d756:	4638      	mov	r0, r7
 800d758:	47c8      	blx	r9
 800d75a:	3001      	adds	r0, #1
 800d75c:	d01e      	beq.n	800d79c <_printf_common+0xa4>
 800d75e:	6823      	ldr	r3, [r4, #0]
 800d760:	6922      	ldr	r2, [r4, #16]
 800d762:	f003 0306 	and.w	r3, r3, #6
 800d766:	2b04      	cmp	r3, #4
 800d768:	bf02      	ittt	eq
 800d76a:	68e5      	ldreq	r5, [r4, #12]
 800d76c:	6833      	ldreq	r3, [r6, #0]
 800d76e:	1aed      	subeq	r5, r5, r3
 800d770:	68a3      	ldr	r3, [r4, #8]
 800d772:	bf0c      	ite	eq
 800d774:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d778:	2500      	movne	r5, #0
 800d77a:	4293      	cmp	r3, r2
 800d77c:	bfc4      	itt	gt
 800d77e:	1a9b      	subgt	r3, r3, r2
 800d780:	18ed      	addgt	r5, r5, r3
 800d782:	2600      	movs	r6, #0
 800d784:	341a      	adds	r4, #26
 800d786:	42b5      	cmp	r5, r6
 800d788:	d11a      	bne.n	800d7c0 <_printf_common+0xc8>
 800d78a:	2000      	movs	r0, #0
 800d78c:	e008      	b.n	800d7a0 <_printf_common+0xa8>
 800d78e:	2301      	movs	r3, #1
 800d790:	4652      	mov	r2, sl
 800d792:	4641      	mov	r1, r8
 800d794:	4638      	mov	r0, r7
 800d796:	47c8      	blx	r9
 800d798:	3001      	adds	r0, #1
 800d79a:	d103      	bne.n	800d7a4 <_printf_common+0xac>
 800d79c:	f04f 30ff 	mov.w	r0, #4294967295
 800d7a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d7a4:	3501      	adds	r5, #1
 800d7a6:	e7c6      	b.n	800d736 <_printf_common+0x3e>
 800d7a8:	18e1      	adds	r1, r4, r3
 800d7aa:	1c5a      	adds	r2, r3, #1
 800d7ac:	2030      	movs	r0, #48	@ 0x30
 800d7ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d7b2:	4422      	add	r2, r4
 800d7b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d7b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d7bc:	3302      	adds	r3, #2
 800d7be:	e7c7      	b.n	800d750 <_printf_common+0x58>
 800d7c0:	2301      	movs	r3, #1
 800d7c2:	4622      	mov	r2, r4
 800d7c4:	4641      	mov	r1, r8
 800d7c6:	4638      	mov	r0, r7
 800d7c8:	47c8      	blx	r9
 800d7ca:	3001      	adds	r0, #1
 800d7cc:	d0e6      	beq.n	800d79c <_printf_common+0xa4>
 800d7ce:	3601      	adds	r6, #1
 800d7d0:	e7d9      	b.n	800d786 <_printf_common+0x8e>
	...

0800d7d4 <_printf_i>:
 800d7d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d7d8:	7e0f      	ldrb	r7, [r1, #24]
 800d7da:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d7dc:	2f78      	cmp	r7, #120	@ 0x78
 800d7de:	4691      	mov	r9, r2
 800d7e0:	4680      	mov	r8, r0
 800d7e2:	460c      	mov	r4, r1
 800d7e4:	469a      	mov	sl, r3
 800d7e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d7ea:	d807      	bhi.n	800d7fc <_printf_i+0x28>
 800d7ec:	2f62      	cmp	r7, #98	@ 0x62
 800d7ee:	d80a      	bhi.n	800d806 <_printf_i+0x32>
 800d7f0:	2f00      	cmp	r7, #0
 800d7f2:	f000 80d2 	beq.w	800d99a <_printf_i+0x1c6>
 800d7f6:	2f58      	cmp	r7, #88	@ 0x58
 800d7f8:	f000 80b9 	beq.w	800d96e <_printf_i+0x19a>
 800d7fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d800:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d804:	e03a      	b.n	800d87c <_printf_i+0xa8>
 800d806:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d80a:	2b15      	cmp	r3, #21
 800d80c:	d8f6      	bhi.n	800d7fc <_printf_i+0x28>
 800d80e:	a101      	add	r1, pc, #4	@ (adr r1, 800d814 <_printf_i+0x40>)
 800d810:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d814:	0800d86d 	.word	0x0800d86d
 800d818:	0800d881 	.word	0x0800d881
 800d81c:	0800d7fd 	.word	0x0800d7fd
 800d820:	0800d7fd 	.word	0x0800d7fd
 800d824:	0800d7fd 	.word	0x0800d7fd
 800d828:	0800d7fd 	.word	0x0800d7fd
 800d82c:	0800d881 	.word	0x0800d881
 800d830:	0800d7fd 	.word	0x0800d7fd
 800d834:	0800d7fd 	.word	0x0800d7fd
 800d838:	0800d7fd 	.word	0x0800d7fd
 800d83c:	0800d7fd 	.word	0x0800d7fd
 800d840:	0800d981 	.word	0x0800d981
 800d844:	0800d8ab 	.word	0x0800d8ab
 800d848:	0800d93b 	.word	0x0800d93b
 800d84c:	0800d7fd 	.word	0x0800d7fd
 800d850:	0800d7fd 	.word	0x0800d7fd
 800d854:	0800d9a3 	.word	0x0800d9a3
 800d858:	0800d7fd 	.word	0x0800d7fd
 800d85c:	0800d8ab 	.word	0x0800d8ab
 800d860:	0800d7fd 	.word	0x0800d7fd
 800d864:	0800d7fd 	.word	0x0800d7fd
 800d868:	0800d943 	.word	0x0800d943
 800d86c:	6833      	ldr	r3, [r6, #0]
 800d86e:	1d1a      	adds	r2, r3, #4
 800d870:	681b      	ldr	r3, [r3, #0]
 800d872:	6032      	str	r2, [r6, #0]
 800d874:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d878:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d87c:	2301      	movs	r3, #1
 800d87e:	e09d      	b.n	800d9bc <_printf_i+0x1e8>
 800d880:	6833      	ldr	r3, [r6, #0]
 800d882:	6820      	ldr	r0, [r4, #0]
 800d884:	1d19      	adds	r1, r3, #4
 800d886:	6031      	str	r1, [r6, #0]
 800d888:	0606      	lsls	r6, r0, #24
 800d88a:	d501      	bpl.n	800d890 <_printf_i+0xbc>
 800d88c:	681d      	ldr	r5, [r3, #0]
 800d88e:	e003      	b.n	800d898 <_printf_i+0xc4>
 800d890:	0645      	lsls	r5, r0, #25
 800d892:	d5fb      	bpl.n	800d88c <_printf_i+0xb8>
 800d894:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d898:	2d00      	cmp	r5, #0
 800d89a:	da03      	bge.n	800d8a4 <_printf_i+0xd0>
 800d89c:	232d      	movs	r3, #45	@ 0x2d
 800d89e:	426d      	negs	r5, r5
 800d8a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d8a4:	4859      	ldr	r0, [pc, #356]	@ (800da0c <_printf_i+0x238>)
 800d8a6:	230a      	movs	r3, #10
 800d8a8:	e011      	b.n	800d8ce <_printf_i+0xfa>
 800d8aa:	6821      	ldr	r1, [r4, #0]
 800d8ac:	6833      	ldr	r3, [r6, #0]
 800d8ae:	0608      	lsls	r0, r1, #24
 800d8b0:	f853 5b04 	ldr.w	r5, [r3], #4
 800d8b4:	d402      	bmi.n	800d8bc <_printf_i+0xe8>
 800d8b6:	0649      	lsls	r1, r1, #25
 800d8b8:	bf48      	it	mi
 800d8ba:	b2ad      	uxthmi	r5, r5
 800d8bc:	2f6f      	cmp	r7, #111	@ 0x6f
 800d8be:	4853      	ldr	r0, [pc, #332]	@ (800da0c <_printf_i+0x238>)
 800d8c0:	6033      	str	r3, [r6, #0]
 800d8c2:	bf14      	ite	ne
 800d8c4:	230a      	movne	r3, #10
 800d8c6:	2308      	moveq	r3, #8
 800d8c8:	2100      	movs	r1, #0
 800d8ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d8ce:	6866      	ldr	r6, [r4, #4]
 800d8d0:	60a6      	str	r6, [r4, #8]
 800d8d2:	2e00      	cmp	r6, #0
 800d8d4:	bfa2      	ittt	ge
 800d8d6:	6821      	ldrge	r1, [r4, #0]
 800d8d8:	f021 0104 	bicge.w	r1, r1, #4
 800d8dc:	6021      	strge	r1, [r4, #0]
 800d8de:	b90d      	cbnz	r5, 800d8e4 <_printf_i+0x110>
 800d8e0:	2e00      	cmp	r6, #0
 800d8e2:	d04b      	beq.n	800d97c <_printf_i+0x1a8>
 800d8e4:	4616      	mov	r6, r2
 800d8e6:	fbb5 f1f3 	udiv	r1, r5, r3
 800d8ea:	fb03 5711 	mls	r7, r3, r1, r5
 800d8ee:	5dc7      	ldrb	r7, [r0, r7]
 800d8f0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d8f4:	462f      	mov	r7, r5
 800d8f6:	42bb      	cmp	r3, r7
 800d8f8:	460d      	mov	r5, r1
 800d8fa:	d9f4      	bls.n	800d8e6 <_printf_i+0x112>
 800d8fc:	2b08      	cmp	r3, #8
 800d8fe:	d10b      	bne.n	800d918 <_printf_i+0x144>
 800d900:	6823      	ldr	r3, [r4, #0]
 800d902:	07df      	lsls	r7, r3, #31
 800d904:	d508      	bpl.n	800d918 <_printf_i+0x144>
 800d906:	6923      	ldr	r3, [r4, #16]
 800d908:	6861      	ldr	r1, [r4, #4]
 800d90a:	4299      	cmp	r1, r3
 800d90c:	bfde      	ittt	le
 800d90e:	2330      	movle	r3, #48	@ 0x30
 800d910:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d914:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d918:	1b92      	subs	r2, r2, r6
 800d91a:	6122      	str	r2, [r4, #16]
 800d91c:	f8cd a000 	str.w	sl, [sp]
 800d920:	464b      	mov	r3, r9
 800d922:	aa03      	add	r2, sp, #12
 800d924:	4621      	mov	r1, r4
 800d926:	4640      	mov	r0, r8
 800d928:	f7ff fee6 	bl	800d6f8 <_printf_common>
 800d92c:	3001      	adds	r0, #1
 800d92e:	d14a      	bne.n	800d9c6 <_printf_i+0x1f2>
 800d930:	f04f 30ff 	mov.w	r0, #4294967295
 800d934:	b004      	add	sp, #16
 800d936:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d93a:	6823      	ldr	r3, [r4, #0]
 800d93c:	f043 0320 	orr.w	r3, r3, #32
 800d940:	6023      	str	r3, [r4, #0]
 800d942:	4833      	ldr	r0, [pc, #204]	@ (800da10 <_printf_i+0x23c>)
 800d944:	2778      	movs	r7, #120	@ 0x78
 800d946:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d94a:	6823      	ldr	r3, [r4, #0]
 800d94c:	6831      	ldr	r1, [r6, #0]
 800d94e:	061f      	lsls	r7, r3, #24
 800d950:	f851 5b04 	ldr.w	r5, [r1], #4
 800d954:	d402      	bmi.n	800d95c <_printf_i+0x188>
 800d956:	065f      	lsls	r7, r3, #25
 800d958:	bf48      	it	mi
 800d95a:	b2ad      	uxthmi	r5, r5
 800d95c:	6031      	str	r1, [r6, #0]
 800d95e:	07d9      	lsls	r1, r3, #31
 800d960:	bf44      	itt	mi
 800d962:	f043 0320 	orrmi.w	r3, r3, #32
 800d966:	6023      	strmi	r3, [r4, #0]
 800d968:	b11d      	cbz	r5, 800d972 <_printf_i+0x19e>
 800d96a:	2310      	movs	r3, #16
 800d96c:	e7ac      	b.n	800d8c8 <_printf_i+0xf4>
 800d96e:	4827      	ldr	r0, [pc, #156]	@ (800da0c <_printf_i+0x238>)
 800d970:	e7e9      	b.n	800d946 <_printf_i+0x172>
 800d972:	6823      	ldr	r3, [r4, #0]
 800d974:	f023 0320 	bic.w	r3, r3, #32
 800d978:	6023      	str	r3, [r4, #0]
 800d97a:	e7f6      	b.n	800d96a <_printf_i+0x196>
 800d97c:	4616      	mov	r6, r2
 800d97e:	e7bd      	b.n	800d8fc <_printf_i+0x128>
 800d980:	6833      	ldr	r3, [r6, #0]
 800d982:	6825      	ldr	r5, [r4, #0]
 800d984:	6961      	ldr	r1, [r4, #20]
 800d986:	1d18      	adds	r0, r3, #4
 800d988:	6030      	str	r0, [r6, #0]
 800d98a:	062e      	lsls	r6, r5, #24
 800d98c:	681b      	ldr	r3, [r3, #0]
 800d98e:	d501      	bpl.n	800d994 <_printf_i+0x1c0>
 800d990:	6019      	str	r1, [r3, #0]
 800d992:	e002      	b.n	800d99a <_printf_i+0x1c6>
 800d994:	0668      	lsls	r0, r5, #25
 800d996:	d5fb      	bpl.n	800d990 <_printf_i+0x1bc>
 800d998:	8019      	strh	r1, [r3, #0]
 800d99a:	2300      	movs	r3, #0
 800d99c:	6123      	str	r3, [r4, #16]
 800d99e:	4616      	mov	r6, r2
 800d9a0:	e7bc      	b.n	800d91c <_printf_i+0x148>
 800d9a2:	6833      	ldr	r3, [r6, #0]
 800d9a4:	1d1a      	adds	r2, r3, #4
 800d9a6:	6032      	str	r2, [r6, #0]
 800d9a8:	681e      	ldr	r6, [r3, #0]
 800d9aa:	6862      	ldr	r2, [r4, #4]
 800d9ac:	2100      	movs	r1, #0
 800d9ae:	4630      	mov	r0, r6
 800d9b0:	f7f2 fc16 	bl	80001e0 <memchr>
 800d9b4:	b108      	cbz	r0, 800d9ba <_printf_i+0x1e6>
 800d9b6:	1b80      	subs	r0, r0, r6
 800d9b8:	6060      	str	r0, [r4, #4]
 800d9ba:	6863      	ldr	r3, [r4, #4]
 800d9bc:	6123      	str	r3, [r4, #16]
 800d9be:	2300      	movs	r3, #0
 800d9c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d9c4:	e7aa      	b.n	800d91c <_printf_i+0x148>
 800d9c6:	6923      	ldr	r3, [r4, #16]
 800d9c8:	4632      	mov	r2, r6
 800d9ca:	4649      	mov	r1, r9
 800d9cc:	4640      	mov	r0, r8
 800d9ce:	47d0      	blx	sl
 800d9d0:	3001      	adds	r0, #1
 800d9d2:	d0ad      	beq.n	800d930 <_printf_i+0x15c>
 800d9d4:	6823      	ldr	r3, [r4, #0]
 800d9d6:	079b      	lsls	r3, r3, #30
 800d9d8:	d413      	bmi.n	800da02 <_printf_i+0x22e>
 800d9da:	68e0      	ldr	r0, [r4, #12]
 800d9dc:	9b03      	ldr	r3, [sp, #12]
 800d9de:	4298      	cmp	r0, r3
 800d9e0:	bfb8      	it	lt
 800d9e2:	4618      	movlt	r0, r3
 800d9e4:	e7a6      	b.n	800d934 <_printf_i+0x160>
 800d9e6:	2301      	movs	r3, #1
 800d9e8:	4632      	mov	r2, r6
 800d9ea:	4649      	mov	r1, r9
 800d9ec:	4640      	mov	r0, r8
 800d9ee:	47d0      	blx	sl
 800d9f0:	3001      	adds	r0, #1
 800d9f2:	d09d      	beq.n	800d930 <_printf_i+0x15c>
 800d9f4:	3501      	adds	r5, #1
 800d9f6:	68e3      	ldr	r3, [r4, #12]
 800d9f8:	9903      	ldr	r1, [sp, #12]
 800d9fa:	1a5b      	subs	r3, r3, r1
 800d9fc:	42ab      	cmp	r3, r5
 800d9fe:	dcf2      	bgt.n	800d9e6 <_printf_i+0x212>
 800da00:	e7eb      	b.n	800d9da <_printf_i+0x206>
 800da02:	2500      	movs	r5, #0
 800da04:	f104 0619 	add.w	r6, r4, #25
 800da08:	e7f5      	b.n	800d9f6 <_printf_i+0x222>
 800da0a:	bf00      	nop
 800da0c:	08013278 	.word	0x08013278
 800da10:	08013289 	.word	0x08013289

0800da14 <_scanf_float>:
 800da14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da18:	b087      	sub	sp, #28
 800da1a:	4617      	mov	r7, r2
 800da1c:	9303      	str	r3, [sp, #12]
 800da1e:	688b      	ldr	r3, [r1, #8]
 800da20:	1e5a      	subs	r2, r3, #1
 800da22:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800da26:	bf81      	itttt	hi
 800da28:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800da2c:	eb03 0b05 	addhi.w	fp, r3, r5
 800da30:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800da34:	608b      	strhi	r3, [r1, #8]
 800da36:	680b      	ldr	r3, [r1, #0]
 800da38:	460a      	mov	r2, r1
 800da3a:	f04f 0500 	mov.w	r5, #0
 800da3e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800da42:	f842 3b1c 	str.w	r3, [r2], #28
 800da46:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800da4a:	4680      	mov	r8, r0
 800da4c:	460c      	mov	r4, r1
 800da4e:	bf98      	it	ls
 800da50:	f04f 0b00 	movls.w	fp, #0
 800da54:	9201      	str	r2, [sp, #4]
 800da56:	4616      	mov	r6, r2
 800da58:	46aa      	mov	sl, r5
 800da5a:	46a9      	mov	r9, r5
 800da5c:	9502      	str	r5, [sp, #8]
 800da5e:	68a2      	ldr	r2, [r4, #8]
 800da60:	b152      	cbz	r2, 800da78 <_scanf_float+0x64>
 800da62:	683b      	ldr	r3, [r7, #0]
 800da64:	781b      	ldrb	r3, [r3, #0]
 800da66:	2b4e      	cmp	r3, #78	@ 0x4e
 800da68:	d864      	bhi.n	800db34 <_scanf_float+0x120>
 800da6a:	2b40      	cmp	r3, #64	@ 0x40
 800da6c:	d83c      	bhi.n	800dae8 <_scanf_float+0xd4>
 800da6e:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800da72:	b2c8      	uxtb	r0, r1
 800da74:	280e      	cmp	r0, #14
 800da76:	d93a      	bls.n	800daee <_scanf_float+0xda>
 800da78:	f1b9 0f00 	cmp.w	r9, #0
 800da7c:	d003      	beq.n	800da86 <_scanf_float+0x72>
 800da7e:	6823      	ldr	r3, [r4, #0]
 800da80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800da84:	6023      	str	r3, [r4, #0]
 800da86:	f10a 3aff 	add.w	sl, sl, #4294967295
 800da8a:	f1ba 0f01 	cmp.w	sl, #1
 800da8e:	f200 8117 	bhi.w	800dcc0 <_scanf_float+0x2ac>
 800da92:	9b01      	ldr	r3, [sp, #4]
 800da94:	429e      	cmp	r6, r3
 800da96:	f200 8108 	bhi.w	800dcaa <_scanf_float+0x296>
 800da9a:	2001      	movs	r0, #1
 800da9c:	b007      	add	sp, #28
 800da9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800daa2:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800daa6:	2a0d      	cmp	r2, #13
 800daa8:	d8e6      	bhi.n	800da78 <_scanf_float+0x64>
 800daaa:	a101      	add	r1, pc, #4	@ (adr r1, 800dab0 <_scanf_float+0x9c>)
 800daac:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800dab0:	0800dbf7 	.word	0x0800dbf7
 800dab4:	0800da79 	.word	0x0800da79
 800dab8:	0800da79 	.word	0x0800da79
 800dabc:	0800da79 	.word	0x0800da79
 800dac0:	0800dc57 	.word	0x0800dc57
 800dac4:	0800dc2f 	.word	0x0800dc2f
 800dac8:	0800da79 	.word	0x0800da79
 800dacc:	0800da79 	.word	0x0800da79
 800dad0:	0800dc05 	.word	0x0800dc05
 800dad4:	0800da79 	.word	0x0800da79
 800dad8:	0800da79 	.word	0x0800da79
 800dadc:	0800da79 	.word	0x0800da79
 800dae0:	0800da79 	.word	0x0800da79
 800dae4:	0800dbbd 	.word	0x0800dbbd
 800dae8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800daec:	e7db      	b.n	800daa6 <_scanf_float+0x92>
 800daee:	290e      	cmp	r1, #14
 800daf0:	d8c2      	bhi.n	800da78 <_scanf_float+0x64>
 800daf2:	a001      	add	r0, pc, #4	@ (adr r0, 800daf8 <_scanf_float+0xe4>)
 800daf4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800daf8:	0800dbad 	.word	0x0800dbad
 800dafc:	0800da79 	.word	0x0800da79
 800db00:	0800dbad 	.word	0x0800dbad
 800db04:	0800dc43 	.word	0x0800dc43
 800db08:	0800da79 	.word	0x0800da79
 800db0c:	0800db55 	.word	0x0800db55
 800db10:	0800db93 	.word	0x0800db93
 800db14:	0800db93 	.word	0x0800db93
 800db18:	0800db93 	.word	0x0800db93
 800db1c:	0800db93 	.word	0x0800db93
 800db20:	0800db93 	.word	0x0800db93
 800db24:	0800db93 	.word	0x0800db93
 800db28:	0800db93 	.word	0x0800db93
 800db2c:	0800db93 	.word	0x0800db93
 800db30:	0800db93 	.word	0x0800db93
 800db34:	2b6e      	cmp	r3, #110	@ 0x6e
 800db36:	d809      	bhi.n	800db4c <_scanf_float+0x138>
 800db38:	2b60      	cmp	r3, #96	@ 0x60
 800db3a:	d8b2      	bhi.n	800daa2 <_scanf_float+0x8e>
 800db3c:	2b54      	cmp	r3, #84	@ 0x54
 800db3e:	d07b      	beq.n	800dc38 <_scanf_float+0x224>
 800db40:	2b59      	cmp	r3, #89	@ 0x59
 800db42:	d199      	bne.n	800da78 <_scanf_float+0x64>
 800db44:	2d07      	cmp	r5, #7
 800db46:	d197      	bne.n	800da78 <_scanf_float+0x64>
 800db48:	2508      	movs	r5, #8
 800db4a:	e02c      	b.n	800dba6 <_scanf_float+0x192>
 800db4c:	2b74      	cmp	r3, #116	@ 0x74
 800db4e:	d073      	beq.n	800dc38 <_scanf_float+0x224>
 800db50:	2b79      	cmp	r3, #121	@ 0x79
 800db52:	e7f6      	b.n	800db42 <_scanf_float+0x12e>
 800db54:	6821      	ldr	r1, [r4, #0]
 800db56:	05c8      	lsls	r0, r1, #23
 800db58:	d51b      	bpl.n	800db92 <_scanf_float+0x17e>
 800db5a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800db5e:	6021      	str	r1, [r4, #0]
 800db60:	f109 0901 	add.w	r9, r9, #1
 800db64:	f1bb 0f00 	cmp.w	fp, #0
 800db68:	d003      	beq.n	800db72 <_scanf_float+0x15e>
 800db6a:	3201      	adds	r2, #1
 800db6c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800db70:	60a2      	str	r2, [r4, #8]
 800db72:	68a3      	ldr	r3, [r4, #8]
 800db74:	3b01      	subs	r3, #1
 800db76:	60a3      	str	r3, [r4, #8]
 800db78:	6923      	ldr	r3, [r4, #16]
 800db7a:	3301      	adds	r3, #1
 800db7c:	6123      	str	r3, [r4, #16]
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	3b01      	subs	r3, #1
 800db82:	2b00      	cmp	r3, #0
 800db84:	607b      	str	r3, [r7, #4]
 800db86:	f340 8087 	ble.w	800dc98 <_scanf_float+0x284>
 800db8a:	683b      	ldr	r3, [r7, #0]
 800db8c:	3301      	adds	r3, #1
 800db8e:	603b      	str	r3, [r7, #0]
 800db90:	e765      	b.n	800da5e <_scanf_float+0x4a>
 800db92:	eb1a 0105 	adds.w	r1, sl, r5
 800db96:	f47f af6f 	bne.w	800da78 <_scanf_float+0x64>
 800db9a:	6822      	ldr	r2, [r4, #0]
 800db9c:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800dba0:	6022      	str	r2, [r4, #0]
 800dba2:	460d      	mov	r5, r1
 800dba4:	468a      	mov	sl, r1
 800dba6:	f806 3b01 	strb.w	r3, [r6], #1
 800dbaa:	e7e2      	b.n	800db72 <_scanf_float+0x15e>
 800dbac:	6822      	ldr	r2, [r4, #0]
 800dbae:	0610      	lsls	r0, r2, #24
 800dbb0:	f57f af62 	bpl.w	800da78 <_scanf_float+0x64>
 800dbb4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800dbb8:	6022      	str	r2, [r4, #0]
 800dbba:	e7f4      	b.n	800dba6 <_scanf_float+0x192>
 800dbbc:	f1ba 0f00 	cmp.w	sl, #0
 800dbc0:	d10e      	bne.n	800dbe0 <_scanf_float+0x1cc>
 800dbc2:	f1b9 0f00 	cmp.w	r9, #0
 800dbc6:	d10e      	bne.n	800dbe6 <_scanf_float+0x1d2>
 800dbc8:	6822      	ldr	r2, [r4, #0]
 800dbca:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800dbce:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800dbd2:	d108      	bne.n	800dbe6 <_scanf_float+0x1d2>
 800dbd4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800dbd8:	6022      	str	r2, [r4, #0]
 800dbda:	f04f 0a01 	mov.w	sl, #1
 800dbde:	e7e2      	b.n	800dba6 <_scanf_float+0x192>
 800dbe0:	f1ba 0f02 	cmp.w	sl, #2
 800dbe4:	d055      	beq.n	800dc92 <_scanf_float+0x27e>
 800dbe6:	2d01      	cmp	r5, #1
 800dbe8:	d002      	beq.n	800dbf0 <_scanf_float+0x1dc>
 800dbea:	2d04      	cmp	r5, #4
 800dbec:	f47f af44 	bne.w	800da78 <_scanf_float+0x64>
 800dbf0:	3501      	adds	r5, #1
 800dbf2:	b2ed      	uxtb	r5, r5
 800dbf4:	e7d7      	b.n	800dba6 <_scanf_float+0x192>
 800dbf6:	f1ba 0f01 	cmp.w	sl, #1
 800dbfa:	f47f af3d 	bne.w	800da78 <_scanf_float+0x64>
 800dbfe:	f04f 0a02 	mov.w	sl, #2
 800dc02:	e7d0      	b.n	800dba6 <_scanf_float+0x192>
 800dc04:	b97d      	cbnz	r5, 800dc26 <_scanf_float+0x212>
 800dc06:	f1b9 0f00 	cmp.w	r9, #0
 800dc0a:	f47f af38 	bne.w	800da7e <_scanf_float+0x6a>
 800dc0e:	6822      	ldr	r2, [r4, #0]
 800dc10:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800dc14:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800dc18:	f040 8108 	bne.w	800de2c <_scanf_float+0x418>
 800dc1c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800dc20:	6022      	str	r2, [r4, #0]
 800dc22:	2501      	movs	r5, #1
 800dc24:	e7bf      	b.n	800dba6 <_scanf_float+0x192>
 800dc26:	2d03      	cmp	r5, #3
 800dc28:	d0e2      	beq.n	800dbf0 <_scanf_float+0x1dc>
 800dc2a:	2d05      	cmp	r5, #5
 800dc2c:	e7de      	b.n	800dbec <_scanf_float+0x1d8>
 800dc2e:	2d02      	cmp	r5, #2
 800dc30:	f47f af22 	bne.w	800da78 <_scanf_float+0x64>
 800dc34:	2503      	movs	r5, #3
 800dc36:	e7b6      	b.n	800dba6 <_scanf_float+0x192>
 800dc38:	2d06      	cmp	r5, #6
 800dc3a:	f47f af1d 	bne.w	800da78 <_scanf_float+0x64>
 800dc3e:	2507      	movs	r5, #7
 800dc40:	e7b1      	b.n	800dba6 <_scanf_float+0x192>
 800dc42:	6822      	ldr	r2, [r4, #0]
 800dc44:	0591      	lsls	r1, r2, #22
 800dc46:	f57f af17 	bpl.w	800da78 <_scanf_float+0x64>
 800dc4a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800dc4e:	6022      	str	r2, [r4, #0]
 800dc50:	f8cd 9008 	str.w	r9, [sp, #8]
 800dc54:	e7a7      	b.n	800dba6 <_scanf_float+0x192>
 800dc56:	6822      	ldr	r2, [r4, #0]
 800dc58:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800dc5c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800dc60:	d006      	beq.n	800dc70 <_scanf_float+0x25c>
 800dc62:	0550      	lsls	r0, r2, #21
 800dc64:	f57f af08 	bpl.w	800da78 <_scanf_float+0x64>
 800dc68:	f1b9 0f00 	cmp.w	r9, #0
 800dc6c:	f000 80de 	beq.w	800de2c <_scanf_float+0x418>
 800dc70:	0591      	lsls	r1, r2, #22
 800dc72:	bf58      	it	pl
 800dc74:	9902      	ldrpl	r1, [sp, #8]
 800dc76:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800dc7a:	bf58      	it	pl
 800dc7c:	eba9 0101 	subpl.w	r1, r9, r1
 800dc80:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800dc84:	bf58      	it	pl
 800dc86:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800dc8a:	6022      	str	r2, [r4, #0]
 800dc8c:	f04f 0900 	mov.w	r9, #0
 800dc90:	e789      	b.n	800dba6 <_scanf_float+0x192>
 800dc92:	f04f 0a03 	mov.w	sl, #3
 800dc96:	e786      	b.n	800dba6 <_scanf_float+0x192>
 800dc98:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800dc9c:	4639      	mov	r1, r7
 800dc9e:	4640      	mov	r0, r8
 800dca0:	4798      	blx	r3
 800dca2:	2800      	cmp	r0, #0
 800dca4:	f43f aedb 	beq.w	800da5e <_scanf_float+0x4a>
 800dca8:	e6e6      	b.n	800da78 <_scanf_float+0x64>
 800dcaa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800dcae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800dcb2:	463a      	mov	r2, r7
 800dcb4:	4640      	mov	r0, r8
 800dcb6:	4798      	blx	r3
 800dcb8:	6923      	ldr	r3, [r4, #16]
 800dcba:	3b01      	subs	r3, #1
 800dcbc:	6123      	str	r3, [r4, #16]
 800dcbe:	e6e8      	b.n	800da92 <_scanf_float+0x7e>
 800dcc0:	1e6b      	subs	r3, r5, #1
 800dcc2:	2b06      	cmp	r3, #6
 800dcc4:	d824      	bhi.n	800dd10 <_scanf_float+0x2fc>
 800dcc6:	2d02      	cmp	r5, #2
 800dcc8:	d836      	bhi.n	800dd38 <_scanf_float+0x324>
 800dcca:	9b01      	ldr	r3, [sp, #4]
 800dccc:	429e      	cmp	r6, r3
 800dcce:	f67f aee4 	bls.w	800da9a <_scanf_float+0x86>
 800dcd2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800dcd6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800dcda:	463a      	mov	r2, r7
 800dcdc:	4640      	mov	r0, r8
 800dcde:	4798      	blx	r3
 800dce0:	6923      	ldr	r3, [r4, #16]
 800dce2:	3b01      	subs	r3, #1
 800dce4:	6123      	str	r3, [r4, #16]
 800dce6:	e7f0      	b.n	800dcca <_scanf_float+0x2b6>
 800dce8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800dcec:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800dcf0:	463a      	mov	r2, r7
 800dcf2:	4640      	mov	r0, r8
 800dcf4:	4798      	blx	r3
 800dcf6:	6923      	ldr	r3, [r4, #16]
 800dcf8:	3b01      	subs	r3, #1
 800dcfa:	6123      	str	r3, [r4, #16]
 800dcfc:	f10a 3aff 	add.w	sl, sl, #4294967295
 800dd00:	fa5f fa8a 	uxtb.w	sl, sl
 800dd04:	f1ba 0f02 	cmp.w	sl, #2
 800dd08:	d1ee      	bne.n	800dce8 <_scanf_float+0x2d4>
 800dd0a:	3d03      	subs	r5, #3
 800dd0c:	b2ed      	uxtb	r5, r5
 800dd0e:	1b76      	subs	r6, r6, r5
 800dd10:	6823      	ldr	r3, [r4, #0]
 800dd12:	05da      	lsls	r2, r3, #23
 800dd14:	d530      	bpl.n	800dd78 <_scanf_float+0x364>
 800dd16:	055b      	lsls	r3, r3, #21
 800dd18:	d511      	bpl.n	800dd3e <_scanf_float+0x32a>
 800dd1a:	9b01      	ldr	r3, [sp, #4]
 800dd1c:	429e      	cmp	r6, r3
 800dd1e:	f67f aebc 	bls.w	800da9a <_scanf_float+0x86>
 800dd22:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800dd26:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800dd2a:	463a      	mov	r2, r7
 800dd2c:	4640      	mov	r0, r8
 800dd2e:	4798      	blx	r3
 800dd30:	6923      	ldr	r3, [r4, #16]
 800dd32:	3b01      	subs	r3, #1
 800dd34:	6123      	str	r3, [r4, #16]
 800dd36:	e7f0      	b.n	800dd1a <_scanf_float+0x306>
 800dd38:	46aa      	mov	sl, r5
 800dd3a:	46b3      	mov	fp, r6
 800dd3c:	e7de      	b.n	800dcfc <_scanf_float+0x2e8>
 800dd3e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800dd42:	6923      	ldr	r3, [r4, #16]
 800dd44:	2965      	cmp	r1, #101	@ 0x65
 800dd46:	f103 33ff 	add.w	r3, r3, #4294967295
 800dd4a:	f106 35ff 	add.w	r5, r6, #4294967295
 800dd4e:	6123      	str	r3, [r4, #16]
 800dd50:	d00c      	beq.n	800dd6c <_scanf_float+0x358>
 800dd52:	2945      	cmp	r1, #69	@ 0x45
 800dd54:	d00a      	beq.n	800dd6c <_scanf_float+0x358>
 800dd56:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800dd5a:	463a      	mov	r2, r7
 800dd5c:	4640      	mov	r0, r8
 800dd5e:	4798      	blx	r3
 800dd60:	6923      	ldr	r3, [r4, #16]
 800dd62:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800dd66:	3b01      	subs	r3, #1
 800dd68:	1eb5      	subs	r5, r6, #2
 800dd6a:	6123      	str	r3, [r4, #16]
 800dd6c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800dd70:	463a      	mov	r2, r7
 800dd72:	4640      	mov	r0, r8
 800dd74:	4798      	blx	r3
 800dd76:	462e      	mov	r6, r5
 800dd78:	6822      	ldr	r2, [r4, #0]
 800dd7a:	f012 0210 	ands.w	r2, r2, #16
 800dd7e:	d001      	beq.n	800dd84 <_scanf_float+0x370>
 800dd80:	2000      	movs	r0, #0
 800dd82:	e68b      	b.n	800da9c <_scanf_float+0x88>
 800dd84:	7032      	strb	r2, [r6, #0]
 800dd86:	6823      	ldr	r3, [r4, #0]
 800dd88:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800dd8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800dd90:	d11c      	bne.n	800ddcc <_scanf_float+0x3b8>
 800dd92:	9b02      	ldr	r3, [sp, #8]
 800dd94:	454b      	cmp	r3, r9
 800dd96:	eba3 0209 	sub.w	r2, r3, r9
 800dd9a:	d123      	bne.n	800dde4 <_scanf_float+0x3d0>
 800dd9c:	9901      	ldr	r1, [sp, #4]
 800dd9e:	2200      	movs	r2, #0
 800dda0:	4640      	mov	r0, r8
 800dda2:	f002 fc35 	bl	8010610 <_strtod_r>
 800dda6:	9b03      	ldr	r3, [sp, #12]
 800dda8:	6821      	ldr	r1, [r4, #0]
 800ddaa:	681b      	ldr	r3, [r3, #0]
 800ddac:	f011 0f02 	tst.w	r1, #2
 800ddb0:	ec57 6b10 	vmov	r6, r7, d0
 800ddb4:	f103 0204 	add.w	r2, r3, #4
 800ddb8:	d01f      	beq.n	800ddfa <_scanf_float+0x3e6>
 800ddba:	9903      	ldr	r1, [sp, #12]
 800ddbc:	600a      	str	r2, [r1, #0]
 800ddbe:	681b      	ldr	r3, [r3, #0]
 800ddc0:	e9c3 6700 	strd	r6, r7, [r3]
 800ddc4:	68e3      	ldr	r3, [r4, #12]
 800ddc6:	3301      	adds	r3, #1
 800ddc8:	60e3      	str	r3, [r4, #12]
 800ddca:	e7d9      	b.n	800dd80 <_scanf_float+0x36c>
 800ddcc:	9b04      	ldr	r3, [sp, #16]
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	d0e4      	beq.n	800dd9c <_scanf_float+0x388>
 800ddd2:	9905      	ldr	r1, [sp, #20]
 800ddd4:	230a      	movs	r3, #10
 800ddd6:	3101      	adds	r1, #1
 800ddd8:	4640      	mov	r0, r8
 800ddda:	f002 fc99 	bl	8010710 <_strtol_r>
 800ddde:	9b04      	ldr	r3, [sp, #16]
 800dde0:	9e05      	ldr	r6, [sp, #20]
 800dde2:	1ac2      	subs	r2, r0, r3
 800dde4:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800dde8:	429e      	cmp	r6, r3
 800ddea:	bf28      	it	cs
 800ddec:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800ddf0:	4910      	ldr	r1, [pc, #64]	@ (800de34 <_scanf_float+0x420>)
 800ddf2:	4630      	mov	r0, r6
 800ddf4:	f000 f8e4 	bl	800dfc0 <siprintf>
 800ddf8:	e7d0      	b.n	800dd9c <_scanf_float+0x388>
 800ddfa:	f011 0f04 	tst.w	r1, #4
 800ddfe:	9903      	ldr	r1, [sp, #12]
 800de00:	600a      	str	r2, [r1, #0]
 800de02:	d1dc      	bne.n	800ddbe <_scanf_float+0x3aa>
 800de04:	681d      	ldr	r5, [r3, #0]
 800de06:	4632      	mov	r2, r6
 800de08:	463b      	mov	r3, r7
 800de0a:	4630      	mov	r0, r6
 800de0c:	4639      	mov	r1, r7
 800de0e:	f7f2 fe95 	bl	8000b3c <__aeabi_dcmpun>
 800de12:	b128      	cbz	r0, 800de20 <_scanf_float+0x40c>
 800de14:	4808      	ldr	r0, [pc, #32]	@ (800de38 <_scanf_float+0x424>)
 800de16:	f000 f9f5 	bl	800e204 <nanf>
 800de1a:	ed85 0a00 	vstr	s0, [r5]
 800de1e:	e7d1      	b.n	800ddc4 <_scanf_float+0x3b0>
 800de20:	4630      	mov	r0, r6
 800de22:	4639      	mov	r1, r7
 800de24:	f7f2 fee8 	bl	8000bf8 <__aeabi_d2f>
 800de28:	6028      	str	r0, [r5, #0]
 800de2a:	e7cb      	b.n	800ddc4 <_scanf_float+0x3b0>
 800de2c:	f04f 0900 	mov.w	r9, #0
 800de30:	e629      	b.n	800da86 <_scanf_float+0x72>
 800de32:	bf00      	nop
 800de34:	0801329a 	.word	0x0801329a
 800de38:	08013650 	.word	0x08013650

0800de3c <std>:
 800de3c:	2300      	movs	r3, #0
 800de3e:	b510      	push	{r4, lr}
 800de40:	4604      	mov	r4, r0
 800de42:	e9c0 3300 	strd	r3, r3, [r0]
 800de46:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800de4a:	6083      	str	r3, [r0, #8]
 800de4c:	8181      	strh	r1, [r0, #12]
 800de4e:	6643      	str	r3, [r0, #100]	@ 0x64
 800de50:	81c2      	strh	r2, [r0, #14]
 800de52:	6183      	str	r3, [r0, #24]
 800de54:	4619      	mov	r1, r3
 800de56:	2208      	movs	r2, #8
 800de58:	305c      	adds	r0, #92	@ 0x5c
 800de5a:	f000 f940 	bl	800e0de <memset>
 800de5e:	4b0d      	ldr	r3, [pc, #52]	@ (800de94 <std+0x58>)
 800de60:	6263      	str	r3, [r4, #36]	@ 0x24
 800de62:	4b0d      	ldr	r3, [pc, #52]	@ (800de98 <std+0x5c>)
 800de64:	62a3      	str	r3, [r4, #40]	@ 0x28
 800de66:	4b0d      	ldr	r3, [pc, #52]	@ (800de9c <std+0x60>)
 800de68:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800de6a:	4b0d      	ldr	r3, [pc, #52]	@ (800dea0 <std+0x64>)
 800de6c:	6323      	str	r3, [r4, #48]	@ 0x30
 800de6e:	4b0d      	ldr	r3, [pc, #52]	@ (800dea4 <std+0x68>)
 800de70:	6224      	str	r4, [r4, #32]
 800de72:	429c      	cmp	r4, r3
 800de74:	d006      	beq.n	800de84 <std+0x48>
 800de76:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800de7a:	4294      	cmp	r4, r2
 800de7c:	d002      	beq.n	800de84 <std+0x48>
 800de7e:	33d0      	adds	r3, #208	@ 0xd0
 800de80:	429c      	cmp	r4, r3
 800de82:	d105      	bne.n	800de90 <std+0x54>
 800de84:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800de88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800de8c:	f000 b9b6 	b.w	800e1fc <__retarget_lock_init_recursive>
 800de90:	bd10      	pop	{r4, pc}
 800de92:	bf00      	nop
 800de94:	0800e055 	.word	0x0800e055
 800de98:	0800e07b 	.word	0x0800e07b
 800de9c:	0800e0b3 	.word	0x0800e0b3
 800dea0:	0800e0d7 	.word	0x0800e0d7
 800dea4:	20002b58 	.word	0x20002b58

0800dea8 <stdio_exit_handler>:
 800dea8:	4a02      	ldr	r2, [pc, #8]	@ (800deb4 <stdio_exit_handler+0xc>)
 800deaa:	4903      	ldr	r1, [pc, #12]	@ (800deb8 <stdio_exit_handler+0x10>)
 800deac:	4803      	ldr	r0, [pc, #12]	@ (800debc <stdio_exit_handler+0x14>)
 800deae:	f000 b869 	b.w	800df84 <_fwalk_sglue>
 800deb2:	bf00      	nop
 800deb4:	20000014 	.word	0x20000014
 800deb8:	08011101 	.word	0x08011101
 800debc:	20000024 	.word	0x20000024

0800dec0 <cleanup_stdio>:
 800dec0:	6841      	ldr	r1, [r0, #4]
 800dec2:	4b0c      	ldr	r3, [pc, #48]	@ (800def4 <cleanup_stdio+0x34>)
 800dec4:	4299      	cmp	r1, r3
 800dec6:	b510      	push	{r4, lr}
 800dec8:	4604      	mov	r4, r0
 800deca:	d001      	beq.n	800ded0 <cleanup_stdio+0x10>
 800decc:	f003 f918 	bl	8011100 <_fflush_r>
 800ded0:	68a1      	ldr	r1, [r4, #8]
 800ded2:	4b09      	ldr	r3, [pc, #36]	@ (800def8 <cleanup_stdio+0x38>)
 800ded4:	4299      	cmp	r1, r3
 800ded6:	d002      	beq.n	800dede <cleanup_stdio+0x1e>
 800ded8:	4620      	mov	r0, r4
 800deda:	f003 f911 	bl	8011100 <_fflush_r>
 800dede:	68e1      	ldr	r1, [r4, #12]
 800dee0:	4b06      	ldr	r3, [pc, #24]	@ (800defc <cleanup_stdio+0x3c>)
 800dee2:	4299      	cmp	r1, r3
 800dee4:	d004      	beq.n	800def0 <cleanup_stdio+0x30>
 800dee6:	4620      	mov	r0, r4
 800dee8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800deec:	f003 b908 	b.w	8011100 <_fflush_r>
 800def0:	bd10      	pop	{r4, pc}
 800def2:	bf00      	nop
 800def4:	20002b58 	.word	0x20002b58
 800def8:	20002bc0 	.word	0x20002bc0
 800defc:	20002c28 	.word	0x20002c28

0800df00 <global_stdio_init.part.0>:
 800df00:	b510      	push	{r4, lr}
 800df02:	4b0b      	ldr	r3, [pc, #44]	@ (800df30 <global_stdio_init.part.0+0x30>)
 800df04:	4c0b      	ldr	r4, [pc, #44]	@ (800df34 <global_stdio_init.part.0+0x34>)
 800df06:	4a0c      	ldr	r2, [pc, #48]	@ (800df38 <global_stdio_init.part.0+0x38>)
 800df08:	601a      	str	r2, [r3, #0]
 800df0a:	4620      	mov	r0, r4
 800df0c:	2200      	movs	r2, #0
 800df0e:	2104      	movs	r1, #4
 800df10:	f7ff ff94 	bl	800de3c <std>
 800df14:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800df18:	2201      	movs	r2, #1
 800df1a:	2109      	movs	r1, #9
 800df1c:	f7ff ff8e 	bl	800de3c <std>
 800df20:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800df24:	2202      	movs	r2, #2
 800df26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800df2a:	2112      	movs	r1, #18
 800df2c:	f7ff bf86 	b.w	800de3c <std>
 800df30:	20002c90 	.word	0x20002c90
 800df34:	20002b58 	.word	0x20002b58
 800df38:	0800dea9 	.word	0x0800dea9

0800df3c <__sfp_lock_acquire>:
 800df3c:	4801      	ldr	r0, [pc, #4]	@ (800df44 <__sfp_lock_acquire+0x8>)
 800df3e:	f000 b95e 	b.w	800e1fe <__retarget_lock_acquire_recursive>
 800df42:	bf00      	nop
 800df44:	20002c99 	.word	0x20002c99

0800df48 <__sfp_lock_release>:
 800df48:	4801      	ldr	r0, [pc, #4]	@ (800df50 <__sfp_lock_release+0x8>)
 800df4a:	f000 b959 	b.w	800e200 <__retarget_lock_release_recursive>
 800df4e:	bf00      	nop
 800df50:	20002c99 	.word	0x20002c99

0800df54 <__sinit>:
 800df54:	b510      	push	{r4, lr}
 800df56:	4604      	mov	r4, r0
 800df58:	f7ff fff0 	bl	800df3c <__sfp_lock_acquire>
 800df5c:	6a23      	ldr	r3, [r4, #32]
 800df5e:	b11b      	cbz	r3, 800df68 <__sinit+0x14>
 800df60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800df64:	f7ff bff0 	b.w	800df48 <__sfp_lock_release>
 800df68:	4b04      	ldr	r3, [pc, #16]	@ (800df7c <__sinit+0x28>)
 800df6a:	6223      	str	r3, [r4, #32]
 800df6c:	4b04      	ldr	r3, [pc, #16]	@ (800df80 <__sinit+0x2c>)
 800df6e:	681b      	ldr	r3, [r3, #0]
 800df70:	2b00      	cmp	r3, #0
 800df72:	d1f5      	bne.n	800df60 <__sinit+0xc>
 800df74:	f7ff ffc4 	bl	800df00 <global_stdio_init.part.0>
 800df78:	e7f2      	b.n	800df60 <__sinit+0xc>
 800df7a:	bf00      	nop
 800df7c:	0800dec1 	.word	0x0800dec1
 800df80:	20002c90 	.word	0x20002c90

0800df84 <_fwalk_sglue>:
 800df84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800df88:	4607      	mov	r7, r0
 800df8a:	4688      	mov	r8, r1
 800df8c:	4614      	mov	r4, r2
 800df8e:	2600      	movs	r6, #0
 800df90:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800df94:	f1b9 0901 	subs.w	r9, r9, #1
 800df98:	d505      	bpl.n	800dfa6 <_fwalk_sglue+0x22>
 800df9a:	6824      	ldr	r4, [r4, #0]
 800df9c:	2c00      	cmp	r4, #0
 800df9e:	d1f7      	bne.n	800df90 <_fwalk_sglue+0xc>
 800dfa0:	4630      	mov	r0, r6
 800dfa2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dfa6:	89ab      	ldrh	r3, [r5, #12]
 800dfa8:	2b01      	cmp	r3, #1
 800dfaa:	d907      	bls.n	800dfbc <_fwalk_sglue+0x38>
 800dfac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800dfb0:	3301      	adds	r3, #1
 800dfb2:	d003      	beq.n	800dfbc <_fwalk_sglue+0x38>
 800dfb4:	4629      	mov	r1, r5
 800dfb6:	4638      	mov	r0, r7
 800dfb8:	47c0      	blx	r8
 800dfba:	4306      	orrs	r6, r0
 800dfbc:	3568      	adds	r5, #104	@ 0x68
 800dfbe:	e7e9      	b.n	800df94 <_fwalk_sglue+0x10>

0800dfc0 <siprintf>:
 800dfc0:	b40e      	push	{r1, r2, r3}
 800dfc2:	b500      	push	{lr}
 800dfc4:	b09c      	sub	sp, #112	@ 0x70
 800dfc6:	ab1d      	add	r3, sp, #116	@ 0x74
 800dfc8:	9002      	str	r0, [sp, #8]
 800dfca:	9006      	str	r0, [sp, #24]
 800dfcc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800dfd0:	4809      	ldr	r0, [pc, #36]	@ (800dff8 <siprintf+0x38>)
 800dfd2:	9107      	str	r1, [sp, #28]
 800dfd4:	9104      	str	r1, [sp, #16]
 800dfd6:	4909      	ldr	r1, [pc, #36]	@ (800dffc <siprintf+0x3c>)
 800dfd8:	f853 2b04 	ldr.w	r2, [r3], #4
 800dfdc:	9105      	str	r1, [sp, #20]
 800dfde:	6800      	ldr	r0, [r0, #0]
 800dfe0:	9301      	str	r3, [sp, #4]
 800dfe2:	a902      	add	r1, sp, #8
 800dfe4:	f002 fbf2 	bl	80107cc <_svfiprintf_r>
 800dfe8:	9b02      	ldr	r3, [sp, #8]
 800dfea:	2200      	movs	r2, #0
 800dfec:	701a      	strb	r2, [r3, #0]
 800dfee:	b01c      	add	sp, #112	@ 0x70
 800dff0:	f85d eb04 	ldr.w	lr, [sp], #4
 800dff4:	b003      	add	sp, #12
 800dff6:	4770      	bx	lr
 800dff8:	20000020 	.word	0x20000020
 800dffc:	ffff0208 	.word	0xffff0208

0800e000 <siscanf>:
 800e000:	b40e      	push	{r1, r2, r3}
 800e002:	b530      	push	{r4, r5, lr}
 800e004:	b09c      	sub	sp, #112	@ 0x70
 800e006:	ac1f      	add	r4, sp, #124	@ 0x7c
 800e008:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800e00c:	f854 5b04 	ldr.w	r5, [r4], #4
 800e010:	f8ad 2014 	strh.w	r2, [sp, #20]
 800e014:	9002      	str	r0, [sp, #8]
 800e016:	9006      	str	r0, [sp, #24]
 800e018:	f7f2 f932 	bl	8000280 <strlen>
 800e01c:	4b0b      	ldr	r3, [pc, #44]	@ (800e04c <siscanf+0x4c>)
 800e01e:	9003      	str	r0, [sp, #12]
 800e020:	9007      	str	r0, [sp, #28]
 800e022:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e024:	480a      	ldr	r0, [pc, #40]	@ (800e050 <siscanf+0x50>)
 800e026:	9401      	str	r4, [sp, #4]
 800e028:	2300      	movs	r3, #0
 800e02a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e02c:	9314      	str	r3, [sp, #80]	@ 0x50
 800e02e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e032:	f8ad 3016 	strh.w	r3, [sp, #22]
 800e036:	462a      	mov	r2, r5
 800e038:	4623      	mov	r3, r4
 800e03a:	a902      	add	r1, sp, #8
 800e03c:	6800      	ldr	r0, [r0, #0]
 800e03e:	f002 fd19 	bl	8010a74 <__ssvfiscanf_r>
 800e042:	b01c      	add	sp, #112	@ 0x70
 800e044:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e048:	b003      	add	sp, #12
 800e04a:	4770      	bx	lr
 800e04c:	0800e077 	.word	0x0800e077
 800e050:	20000020 	.word	0x20000020

0800e054 <__sread>:
 800e054:	b510      	push	{r4, lr}
 800e056:	460c      	mov	r4, r1
 800e058:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e05c:	f000 f880 	bl	800e160 <_read_r>
 800e060:	2800      	cmp	r0, #0
 800e062:	bfab      	itete	ge
 800e064:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e066:	89a3      	ldrhlt	r3, [r4, #12]
 800e068:	181b      	addge	r3, r3, r0
 800e06a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e06e:	bfac      	ite	ge
 800e070:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e072:	81a3      	strhlt	r3, [r4, #12]
 800e074:	bd10      	pop	{r4, pc}

0800e076 <__seofread>:
 800e076:	2000      	movs	r0, #0
 800e078:	4770      	bx	lr

0800e07a <__swrite>:
 800e07a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e07e:	461f      	mov	r7, r3
 800e080:	898b      	ldrh	r3, [r1, #12]
 800e082:	05db      	lsls	r3, r3, #23
 800e084:	4605      	mov	r5, r0
 800e086:	460c      	mov	r4, r1
 800e088:	4616      	mov	r6, r2
 800e08a:	d505      	bpl.n	800e098 <__swrite+0x1e>
 800e08c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e090:	2302      	movs	r3, #2
 800e092:	2200      	movs	r2, #0
 800e094:	f000 f852 	bl	800e13c <_lseek_r>
 800e098:	89a3      	ldrh	r3, [r4, #12]
 800e09a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e09e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e0a2:	81a3      	strh	r3, [r4, #12]
 800e0a4:	4632      	mov	r2, r6
 800e0a6:	463b      	mov	r3, r7
 800e0a8:	4628      	mov	r0, r5
 800e0aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e0ae:	f000 b869 	b.w	800e184 <_write_r>

0800e0b2 <__sseek>:
 800e0b2:	b510      	push	{r4, lr}
 800e0b4:	460c      	mov	r4, r1
 800e0b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e0ba:	f000 f83f 	bl	800e13c <_lseek_r>
 800e0be:	1c43      	adds	r3, r0, #1
 800e0c0:	89a3      	ldrh	r3, [r4, #12]
 800e0c2:	bf15      	itete	ne
 800e0c4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e0c6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e0ca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e0ce:	81a3      	strheq	r3, [r4, #12]
 800e0d0:	bf18      	it	ne
 800e0d2:	81a3      	strhne	r3, [r4, #12]
 800e0d4:	bd10      	pop	{r4, pc}

0800e0d6 <__sclose>:
 800e0d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e0da:	f000 b81f 	b.w	800e11c <_close_r>

0800e0de <memset>:
 800e0de:	4402      	add	r2, r0
 800e0e0:	4603      	mov	r3, r0
 800e0e2:	4293      	cmp	r3, r2
 800e0e4:	d100      	bne.n	800e0e8 <memset+0xa>
 800e0e6:	4770      	bx	lr
 800e0e8:	f803 1b01 	strb.w	r1, [r3], #1
 800e0ec:	e7f9      	b.n	800e0e2 <memset+0x4>

0800e0ee <strncmp>:
 800e0ee:	b510      	push	{r4, lr}
 800e0f0:	b16a      	cbz	r2, 800e10e <strncmp+0x20>
 800e0f2:	3901      	subs	r1, #1
 800e0f4:	1884      	adds	r4, r0, r2
 800e0f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e0fa:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800e0fe:	429a      	cmp	r2, r3
 800e100:	d103      	bne.n	800e10a <strncmp+0x1c>
 800e102:	42a0      	cmp	r0, r4
 800e104:	d001      	beq.n	800e10a <strncmp+0x1c>
 800e106:	2a00      	cmp	r2, #0
 800e108:	d1f5      	bne.n	800e0f6 <strncmp+0x8>
 800e10a:	1ad0      	subs	r0, r2, r3
 800e10c:	bd10      	pop	{r4, pc}
 800e10e:	4610      	mov	r0, r2
 800e110:	e7fc      	b.n	800e10c <strncmp+0x1e>
	...

0800e114 <_localeconv_r>:
 800e114:	4800      	ldr	r0, [pc, #0]	@ (800e118 <_localeconv_r+0x4>)
 800e116:	4770      	bx	lr
 800e118:	20000160 	.word	0x20000160

0800e11c <_close_r>:
 800e11c:	b538      	push	{r3, r4, r5, lr}
 800e11e:	4d06      	ldr	r5, [pc, #24]	@ (800e138 <_close_r+0x1c>)
 800e120:	2300      	movs	r3, #0
 800e122:	4604      	mov	r4, r0
 800e124:	4608      	mov	r0, r1
 800e126:	602b      	str	r3, [r5, #0]
 800e128:	f7f5 f9c0 	bl	80034ac <_close>
 800e12c:	1c43      	adds	r3, r0, #1
 800e12e:	d102      	bne.n	800e136 <_close_r+0x1a>
 800e130:	682b      	ldr	r3, [r5, #0]
 800e132:	b103      	cbz	r3, 800e136 <_close_r+0x1a>
 800e134:	6023      	str	r3, [r4, #0]
 800e136:	bd38      	pop	{r3, r4, r5, pc}
 800e138:	20002c94 	.word	0x20002c94

0800e13c <_lseek_r>:
 800e13c:	b538      	push	{r3, r4, r5, lr}
 800e13e:	4d07      	ldr	r5, [pc, #28]	@ (800e15c <_lseek_r+0x20>)
 800e140:	4604      	mov	r4, r0
 800e142:	4608      	mov	r0, r1
 800e144:	4611      	mov	r1, r2
 800e146:	2200      	movs	r2, #0
 800e148:	602a      	str	r2, [r5, #0]
 800e14a:	461a      	mov	r2, r3
 800e14c:	f7f5 f9d5 	bl	80034fa <_lseek>
 800e150:	1c43      	adds	r3, r0, #1
 800e152:	d102      	bne.n	800e15a <_lseek_r+0x1e>
 800e154:	682b      	ldr	r3, [r5, #0]
 800e156:	b103      	cbz	r3, 800e15a <_lseek_r+0x1e>
 800e158:	6023      	str	r3, [r4, #0]
 800e15a:	bd38      	pop	{r3, r4, r5, pc}
 800e15c:	20002c94 	.word	0x20002c94

0800e160 <_read_r>:
 800e160:	b538      	push	{r3, r4, r5, lr}
 800e162:	4d07      	ldr	r5, [pc, #28]	@ (800e180 <_read_r+0x20>)
 800e164:	4604      	mov	r4, r0
 800e166:	4608      	mov	r0, r1
 800e168:	4611      	mov	r1, r2
 800e16a:	2200      	movs	r2, #0
 800e16c:	602a      	str	r2, [r5, #0]
 800e16e:	461a      	mov	r2, r3
 800e170:	f7f5 f963 	bl	800343a <_read>
 800e174:	1c43      	adds	r3, r0, #1
 800e176:	d102      	bne.n	800e17e <_read_r+0x1e>
 800e178:	682b      	ldr	r3, [r5, #0]
 800e17a:	b103      	cbz	r3, 800e17e <_read_r+0x1e>
 800e17c:	6023      	str	r3, [r4, #0]
 800e17e:	bd38      	pop	{r3, r4, r5, pc}
 800e180:	20002c94 	.word	0x20002c94

0800e184 <_write_r>:
 800e184:	b538      	push	{r3, r4, r5, lr}
 800e186:	4d07      	ldr	r5, [pc, #28]	@ (800e1a4 <_write_r+0x20>)
 800e188:	4604      	mov	r4, r0
 800e18a:	4608      	mov	r0, r1
 800e18c:	4611      	mov	r1, r2
 800e18e:	2200      	movs	r2, #0
 800e190:	602a      	str	r2, [r5, #0]
 800e192:	461a      	mov	r2, r3
 800e194:	f7f5 f96e 	bl	8003474 <_write>
 800e198:	1c43      	adds	r3, r0, #1
 800e19a:	d102      	bne.n	800e1a2 <_write_r+0x1e>
 800e19c:	682b      	ldr	r3, [r5, #0]
 800e19e:	b103      	cbz	r3, 800e1a2 <_write_r+0x1e>
 800e1a0:	6023      	str	r3, [r4, #0]
 800e1a2:	bd38      	pop	{r3, r4, r5, pc}
 800e1a4:	20002c94 	.word	0x20002c94

0800e1a8 <__errno>:
 800e1a8:	4b01      	ldr	r3, [pc, #4]	@ (800e1b0 <__errno+0x8>)
 800e1aa:	6818      	ldr	r0, [r3, #0]
 800e1ac:	4770      	bx	lr
 800e1ae:	bf00      	nop
 800e1b0:	20000020 	.word	0x20000020

0800e1b4 <__libc_init_array>:
 800e1b4:	b570      	push	{r4, r5, r6, lr}
 800e1b6:	4d0d      	ldr	r5, [pc, #52]	@ (800e1ec <__libc_init_array+0x38>)
 800e1b8:	4c0d      	ldr	r4, [pc, #52]	@ (800e1f0 <__libc_init_array+0x3c>)
 800e1ba:	1b64      	subs	r4, r4, r5
 800e1bc:	10a4      	asrs	r4, r4, #2
 800e1be:	2600      	movs	r6, #0
 800e1c0:	42a6      	cmp	r6, r4
 800e1c2:	d109      	bne.n	800e1d8 <__libc_init_array+0x24>
 800e1c4:	4d0b      	ldr	r5, [pc, #44]	@ (800e1f4 <__libc_init_array+0x40>)
 800e1c6:	4c0c      	ldr	r4, [pc, #48]	@ (800e1f8 <__libc_init_array+0x44>)
 800e1c8:	f004 febc 	bl	8012f44 <_init>
 800e1cc:	1b64      	subs	r4, r4, r5
 800e1ce:	10a4      	asrs	r4, r4, #2
 800e1d0:	2600      	movs	r6, #0
 800e1d2:	42a6      	cmp	r6, r4
 800e1d4:	d105      	bne.n	800e1e2 <__libc_init_array+0x2e>
 800e1d6:	bd70      	pop	{r4, r5, r6, pc}
 800e1d8:	f855 3b04 	ldr.w	r3, [r5], #4
 800e1dc:	4798      	blx	r3
 800e1de:	3601      	adds	r6, #1
 800e1e0:	e7ee      	b.n	800e1c0 <__libc_init_array+0xc>
 800e1e2:	f855 3b04 	ldr.w	r3, [r5], #4
 800e1e6:	4798      	blx	r3
 800e1e8:	3601      	adds	r6, #1
 800e1ea:	e7f2      	b.n	800e1d2 <__libc_init_array+0x1e>
 800e1ec:	080136f0 	.word	0x080136f0
 800e1f0:	080136f0 	.word	0x080136f0
 800e1f4:	080136f0 	.word	0x080136f0
 800e1f8:	080136f4 	.word	0x080136f4

0800e1fc <__retarget_lock_init_recursive>:
 800e1fc:	4770      	bx	lr

0800e1fe <__retarget_lock_acquire_recursive>:
 800e1fe:	4770      	bx	lr

0800e200 <__retarget_lock_release_recursive>:
 800e200:	4770      	bx	lr
	...

0800e204 <nanf>:
 800e204:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800e20c <nanf+0x8>
 800e208:	4770      	bx	lr
 800e20a:	bf00      	nop
 800e20c:	7fc00000 	.word	0x7fc00000

0800e210 <quorem>:
 800e210:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e214:	6903      	ldr	r3, [r0, #16]
 800e216:	690c      	ldr	r4, [r1, #16]
 800e218:	42a3      	cmp	r3, r4
 800e21a:	4607      	mov	r7, r0
 800e21c:	db7e      	blt.n	800e31c <quorem+0x10c>
 800e21e:	3c01      	subs	r4, #1
 800e220:	f101 0814 	add.w	r8, r1, #20
 800e224:	00a3      	lsls	r3, r4, #2
 800e226:	f100 0514 	add.w	r5, r0, #20
 800e22a:	9300      	str	r3, [sp, #0]
 800e22c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e230:	9301      	str	r3, [sp, #4]
 800e232:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e236:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e23a:	3301      	adds	r3, #1
 800e23c:	429a      	cmp	r2, r3
 800e23e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e242:	fbb2 f6f3 	udiv	r6, r2, r3
 800e246:	d32e      	bcc.n	800e2a6 <quorem+0x96>
 800e248:	f04f 0a00 	mov.w	sl, #0
 800e24c:	46c4      	mov	ip, r8
 800e24e:	46ae      	mov	lr, r5
 800e250:	46d3      	mov	fp, sl
 800e252:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e256:	b298      	uxth	r0, r3
 800e258:	fb06 a000 	mla	r0, r6, r0, sl
 800e25c:	0c02      	lsrs	r2, r0, #16
 800e25e:	0c1b      	lsrs	r3, r3, #16
 800e260:	fb06 2303 	mla	r3, r6, r3, r2
 800e264:	f8de 2000 	ldr.w	r2, [lr]
 800e268:	b280      	uxth	r0, r0
 800e26a:	b292      	uxth	r2, r2
 800e26c:	1a12      	subs	r2, r2, r0
 800e26e:	445a      	add	r2, fp
 800e270:	f8de 0000 	ldr.w	r0, [lr]
 800e274:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e278:	b29b      	uxth	r3, r3
 800e27a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800e27e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800e282:	b292      	uxth	r2, r2
 800e284:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800e288:	45e1      	cmp	r9, ip
 800e28a:	f84e 2b04 	str.w	r2, [lr], #4
 800e28e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800e292:	d2de      	bcs.n	800e252 <quorem+0x42>
 800e294:	9b00      	ldr	r3, [sp, #0]
 800e296:	58eb      	ldr	r3, [r5, r3]
 800e298:	b92b      	cbnz	r3, 800e2a6 <quorem+0x96>
 800e29a:	9b01      	ldr	r3, [sp, #4]
 800e29c:	3b04      	subs	r3, #4
 800e29e:	429d      	cmp	r5, r3
 800e2a0:	461a      	mov	r2, r3
 800e2a2:	d32f      	bcc.n	800e304 <quorem+0xf4>
 800e2a4:	613c      	str	r4, [r7, #16]
 800e2a6:	4638      	mov	r0, r7
 800e2a8:	f001 f9c2 	bl	800f630 <__mcmp>
 800e2ac:	2800      	cmp	r0, #0
 800e2ae:	db25      	blt.n	800e2fc <quorem+0xec>
 800e2b0:	4629      	mov	r1, r5
 800e2b2:	2000      	movs	r0, #0
 800e2b4:	f858 2b04 	ldr.w	r2, [r8], #4
 800e2b8:	f8d1 c000 	ldr.w	ip, [r1]
 800e2bc:	fa1f fe82 	uxth.w	lr, r2
 800e2c0:	fa1f f38c 	uxth.w	r3, ip
 800e2c4:	eba3 030e 	sub.w	r3, r3, lr
 800e2c8:	4403      	add	r3, r0
 800e2ca:	0c12      	lsrs	r2, r2, #16
 800e2cc:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800e2d0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800e2d4:	b29b      	uxth	r3, r3
 800e2d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e2da:	45c1      	cmp	r9, r8
 800e2dc:	f841 3b04 	str.w	r3, [r1], #4
 800e2e0:	ea4f 4022 	mov.w	r0, r2, asr #16
 800e2e4:	d2e6      	bcs.n	800e2b4 <quorem+0xa4>
 800e2e6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e2ea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e2ee:	b922      	cbnz	r2, 800e2fa <quorem+0xea>
 800e2f0:	3b04      	subs	r3, #4
 800e2f2:	429d      	cmp	r5, r3
 800e2f4:	461a      	mov	r2, r3
 800e2f6:	d30b      	bcc.n	800e310 <quorem+0x100>
 800e2f8:	613c      	str	r4, [r7, #16]
 800e2fa:	3601      	adds	r6, #1
 800e2fc:	4630      	mov	r0, r6
 800e2fe:	b003      	add	sp, #12
 800e300:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e304:	6812      	ldr	r2, [r2, #0]
 800e306:	3b04      	subs	r3, #4
 800e308:	2a00      	cmp	r2, #0
 800e30a:	d1cb      	bne.n	800e2a4 <quorem+0x94>
 800e30c:	3c01      	subs	r4, #1
 800e30e:	e7c6      	b.n	800e29e <quorem+0x8e>
 800e310:	6812      	ldr	r2, [r2, #0]
 800e312:	3b04      	subs	r3, #4
 800e314:	2a00      	cmp	r2, #0
 800e316:	d1ef      	bne.n	800e2f8 <quorem+0xe8>
 800e318:	3c01      	subs	r4, #1
 800e31a:	e7ea      	b.n	800e2f2 <quorem+0xe2>
 800e31c:	2000      	movs	r0, #0
 800e31e:	e7ee      	b.n	800e2fe <quorem+0xee>

0800e320 <_dtoa_r>:
 800e320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e324:	69c7      	ldr	r7, [r0, #28]
 800e326:	b099      	sub	sp, #100	@ 0x64
 800e328:	ed8d 0b02 	vstr	d0, [sp, #8]
 800e32c:	ec55 4b10 	vmov	r4, r5, d0
 800e330:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800e332:	9109      	str	r1, [sp, #36]	@ 0x24
 800e334:	4683      	mov	fp, r0
 800e336:	920e      	str	r2, [sp, #56]	@ 0x38
 800e338:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e33a:	b97f      	cbnz	r7, 800e35c <_dtoa_r+0x3c>
 800e33c:	2010      	movs	r0, #16
 800e33e:	f000 fdfd 	bl	800ef3c <malloc>
 800e342:	4602      	mov	r2, r0
 800e344:	f8cb 001c 	str.w	r0, [fp, #28]
 800e348:	b920      	cbnz	r0, 800e354 <_dtoa_r+0x34>
 800e34a:	4ba7      	ldr	r3, [pc, #668]	@ (800e5e8 <_dtoa_r+0x2c8>)
 800e34c:	21ef      	movs	r1, #239	@ 0xef
 800e34e:	48a7      	ldr	r0, [pc, #668]	@ (800e5ec <_dtoa_r+0x2cc>)
 800e350:	f002 ffb2 	bl	80112b8 <__assert_func>
 800e354:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800e358:	6007      	str	r7, [r0, #0]
 800e35a:	60c7      	str	r7, [r0, #12]
 800e35c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800e360:	6819      	ldr	r1, [r3, #0]
 800e362:	b159      	cbz	r1, 800e37c <_dtoa_r+0x5c>
 800e364:	685a      	ldr	r2, [r3, #4]
 800e366:	604a      	str	r2, [r1, #4]
 800e368:	2301      	movs	r3, #1
 800e36a:	4093      	lsls	r3, r2
 800e36c:	608b      	str	r3, [r1, #8]
 800e36e:	4658      	mov	r0, fp
 800e370:	f000 feda 	bl	800f128 <_Bfree>
 800e374:	f8db 301c 	ldr.w	r3, [fp, #28]
 800e378:	2200      	movs	r2, #0
 800e37a:	601a      	str	r2, [r3, #0]
 800e37c:	1e2b      	subs	r3, r5, #0
 800e37e:	bfb9      	ittee	lt
 800e380:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800e384:	9303      	strlt	r3, [sp, #12]
 800e386:	2300      	movge	r3, #0
 800e388:	6033      	strge	r3, [r6, #0]
 800e38a:	9f03      	ldr	r7, [sp, #12]
 800e38c:	4b98      	ldr	r3, [pc, #608]	@ (800e5f0 <_dtoa_r+0x2d0>)
 800e38e:	bfbc      	itt	lt
 800e390:	2201      	movlt	r2, #1
 800e392:	6032      	strlt	r2, [r6, #0]
 800e394:	43bb      	bics	r3, r7
 800e396:	d112      	bne.n	800e3be <_dtoa_r+0x9e>
 800e398:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800e39a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800e39e:	6013      	str	r3, [r2, #0]
 800e3a0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e3a4:	4323      	orrs	r3, r4
 800e3a6:	f000 854d 	beq.w	800ee44 <_dtoa_r+0xb24>
 800e3aa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e3ac:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800e604 <_dtoa_r+0x2e4>
 800e3b0:	2b00      	cmp	r3, #0
 800e3b2:	f000 854f 	beq.w	800ee54 <_dtoa_r+0xb34>
 800e3b6:	f10a 0303 	add.w	r3, sl, #3
 800e3ba:	f000 bd49 	b.w	800ee50 <_dtoa_r+0xb30>
 800e3be:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e3c2:	2200      	movs	r2, #0
 800e3c4:	ec51 0b17 	vmov	r0, r1, d7
 800e3c8:	2300      	movs	r3, #0
 800e3ca:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800e3ce:	f7f2 fb83 	bl	8000ad8 <__aeabi_dcmpeq>
 800e3d2:	4680      	mov	r8, r0
 800e3d4:	b158      	cbz	r0, 800e3ee <_dtoa_r+0xce>
 800e3d6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800e3d8:	2301      	movs	r3, #1
 800e3da:	6013      	str	r3, [r2, #0]
 800e3dc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e3de:	b113      	cbz	r3, 800e3e6 <_dtoa_r+0xc6>
 800e3e0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800e3e2:	4b84      	ldr	r3, [pc, #528]	@ (800e5f4 <_dtoa_r+0x2d4>)
 800e3e4:	6013      	str	r3, [r2, #0]
 800e3e6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800e608 <_dtoa_r+0x2e8>
 800e3ea:	f000 bd33 	b.w	800ee54 <_dtoa_r+0xb34>
 800e3ee:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800e3f2:	aa16      	add	r2, sp, #88	@ 0x58
 800e3f4:	a917      	add	r1, sp, #92	@ 0x5c
 800e3f6:	4658      	mov	r0, fp
 800e3f8:	f001 fa3a 	bl	800f870 <__d2b>
 800e3fc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800e400:	4681      	mov	r9, r0
 800e402:	2e00      	cmp	r6, #0
 800e404:	d077      	beq.n	800e4f6 <_dtoa_r+0x1d6>
 800e406:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e408:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800e40c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e410:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e414:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800e418:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800e41c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800e420:	4619      	mov	r1, r3
 800e422:	2200      	movs	r2, #0
 800e424:	4b74      	ldr	r3, [pc, #464]	@ (800e5f8 <_dtoa_r+0x2d8>)
 800e426:	f7f1 ff37 	bl	8000298 <__aeabi_dsub>
 800e42a:	a369      	add	r3, pc, #420	@ (adr r3, 800e5d0 <_dtoa_r+0x2b0>)
 800e42c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e430:	f7f2 f8ea 	bl	8000608 <__aeabi_dmul>
 800e434:	a368      	add	r3, pc, #416	@ (adr r3, 800e5d8 <_dtoa_r+0x2b8>)
 800e436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e43a:	f7f1 ff2f 	bl	800029c <__adddf3>
 800e43e:	4604      	mov	r4, r0
 800e440:	4630      	mov	r0, r6
 800e442:	460d      	mov	r5, r1
 800e444:	f7f2 f876 	bl	8000534 <__aeabi_i2d>
 800e448:	a365      	add	r3, pc, #404	@ (adr r3, 800e5e0 <_dtoa_r+0x2c0>)
 800e44a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e44e:	f7f2 f8db 	bl	8000608 <__aeabi_dmul>
 800e452:	4602      	mov	r2, r0
 800e454:	460b      	mov	r3, r1
 800e456:	4620      	mov	r0, r4
 800e458:	4629      	mov	r1, r5
 800e45a:	f7f1 ff1f 	bl	800029c <__adddf3>
 800e45e:	4604      	mov	r4, r0
 800e460:	460d      	mov	r5, r1
 800e462:	f7f2 fb81 	bl	8000b68 <__aeabi_d2iz>
 800e466:	2200      	movs	r2, #0
 800e468:	4607      	mov	r7, r0
 800e46a:	2300      	movs	r3, #0
 800e46c:	4620      	mov	r0, r4
 800e46e:	4629      	mov	r1, r5
 800e470:	f7f2 fb3c 	bl	8000aec <__aeabi_dcmplt>
 800e474:	b140      	cbz	r0, 800e488 <_dtoa_r+0x168>
 800e476:	4638      	mov	r0, r7
 800e478:	f7f2 f85c 	bl	8000534 <__aeabi_i2d>
 800e47c:	4622      	mov	r2, r4
 800e47e:	462b      	mov	r3, r5
 800e480:	f7f2 fb2a 	bl	8000ad8 <__aeabi_dcmpeq>
 800e484:	b900      	cbnz	r0, 800e488 <_dtoa_r+0x168>
 800e486:	3f01      	subs	r7, #1
 800e488:	2f16      	cmp	r7, #22
 800e48a:	d851      	bhi.n	800e530 <_dtoa_r+0x210>
 800e48c:	4b5b      	ldr	r3, [pc, #364]	@ (800e5fc <_dtoa_r+0x2dc>)
 800e48e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e492:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e496:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e49a:	f7f2 fb27 	bl	8000aec <__aeabi_dcmplt>
 800e49e:	2800      	cmp	r0, #0
 800e4a0:	d048      	beq.n	800e534 <_dtoa_r+0x214>
 800e4a2:	3f01      	subs	r7, #1
 800e4a4:	2300      	movs	r3, #0
 800e4a6:	9312      	str	r3, [sp, #72]	@ 0x48
 800e4a8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800e4aa:	1b9b      	subs	r3, r3, r6
 800e4ac:	1e5a      	subs	r2, r3, #1
 800e4ae:	bf44      	itt	mi
 800e4b0:	f1c3 0801 	rsbmi	r8, r3, #1
 800e4b4:	2300      	movmi	r3, #0
 800e4b6:	9208      	str	r2, [sp, #32]
 800e4b8:	bf54      	ite	pl
 800e4ba:	f04f 0800 	movpl.w	r8, #0
 800e4be:	9308      	strmi	r3, [sp, #32]
 800e4c0:	2f00      	cmp	r7, #0
 800e4c2:	db39      	blt.n	800e538 <_dtoa_r+0x218>
 800e4c4:	9b08      	ldr	r3, [sp, #32]
 800e4c6:	970f      	str	r7, [sp, #60]	@ 0x3c
 800e4c8:	443b      	add	r3, r7
 800e4ca:	9308      	str	r3, [sp, #32]
 800e4cc:	2300      	movs	r3, #0
 800e4ce:	930a      	str	r3, [sp, #40]	@ 0x28
 800e4d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e4d2:	2b09      	cmp	r3, #9
 800e4d4:	d864      	bhi.n	800e5a0 <_dtoa_r+0x280>
 800e4d6:	2b05      	cmp	r3, #5
 800e4d8:	bfc4      	itt	gt
 800e4da:	3b04      	subgt	r3, #4
 800e4dc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800e4de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e4e0:	f1a3 0302 	sub.w	r3, r3, #2
 800e4e4:	bfcc      	ite	gt
 800e4e6:	2400      	movgt	r4, #0
 800e4e8:	2401      	movle	r4, #1
 800e4ea:	2b03      	cmp	r3, #3
 800e4ec:	d863      	bhi.n	800e5b6 <_dtoa_r+0x296>
 800e4ee:	e8df f003 	tbb	[pc, r3]
 800e4f2:	372a      	.short	0x372a
 800e4f4:	5535      	.short	0x5535
 800e4f6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800e4fa:	441e      	add	r6, r3
 800e4fc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800e500:	2b20      	cmp	r3, #32
 800e502:	bfc1      	itttt	gt
 800e504:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800e508:	409f      	lslgt	r7, r3
 800e50a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800e50e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800e512:	bfd6      	itet	le
 800e514:	f1c3 0320 	rsble	r3, r3, #32
 800e518:	ea47 0003 	orrgt.w	r0, r7, r3
 800e51c:	fa04 f003 	lslle.w	r0, r4, r3
 800e520:	f7f1 fff8 	bl	8000514 <__aeabi_ui2d>
 800e524:	2201      	movs	r2, #1
 800e526:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800e52a:	3e01      	subs	r6, #1
 800e52c:	9214      	str	r2, [sp, #80]	@ 0x50
 800e52e:	e777      	b.n	800e420 <_dtoa_r+0x100>
 800e530:	2301      	movs	r3, #1
 800e532:	e7b8      	b.n	800e4a6 <_dtoa_r+0x186>
 800e534:	9012      	str	r0, [sp, #72]	@ 0x48
 800e536:	e7b7      	b.n	800e4a8 <_dtoa_r+0x188>
 800e538:	427b      	negs	r3, r7
 800e53a:	930a      	str	r3, [sp, #40]	@ 0x28
 800e53c:	2300      	movs	r3, #0
 800e53e:	eba8 0807 	sub.w	r8, r8, r7
 800e542:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e544:	e7c4      	b.n	800e4d0 <_dtoa_r+0x1b0>
 800e546:	2300      	movs	r3, #0
 800e548:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e54a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e54c:	2b00      	cmp	r3, #0
 800e54e:	dc35      	bgt.n	800e5bc <_dtoa_r+0x29c>
 800e550:	2301      	movs	r3, #1
 800e552:	9300      	str	r3, [sp, #0]
 800e554:	9307      	str	r3, [sp, #28]
 800e556:	461a      	mov	r2, r3
 800e558:	920e      	str	r2, [sp, #56]	@ 0x38
 800e55a:	e00b      	b.n	800e574 <_dtoa_r+0x254>
 800e55c:	2301      	movs	r3, #1
 800e55e:	e7f3      	b.n	800e548 <_dtoa_r+0x228>
 800e560:	2300      	movs	r3, #0
 800e562:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e564:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e566:	18fb      	adds	r3, r7, r3
 800e568:	9300      	str	r3, [sp, #0]
 800e56a:	3301      	adds	r3, #1
 800e56c:	2b01      	cmp	r3, #1
 800e56e:	9307      	str	r3, [sp, #28]
 800e570:	bfb8      	it	lt
 800e572:	2301      	movlt	r3, #1
 800e574:	f8db 001c 	ldr.w	r0, [fp, #28]
 800e578:	2100      	movs	r1, #0
 800e57a:	2204      	movs	r2, #4
 800e57c:	f102 0514 	add.w	r5, r2, #20
 800e580:	429d      	cmp	r5, r3
 800e582:	d91f      	bls.n	800e5c4 <_dtoa_r+0x2a4>
 800e584:	6041      	str	r1, [r0, #4]
 800e586:	4658      	mov	r0, fp
 800e588:	f000 fd8e 	bl	800f0a8 <_Balloc>
 800e58c:	4682      	mov	sl, r0
 800e58e:	2800      	cmp	r0, #0
 800e590:	d13c      	bne.n	800e60c <_dtoa_r+0x2ec>
 800e592:	4b1b      	ldr	r3, [pc, #108]	@ (800e600 <_dtoa_r+0x2e0>)
 800e594:	4602      	mov	r2, r0
 800e596:	f240 11af 	movw	r1, #431	@ 0x1af
 800e59a:	e6d8      	b.n	800e34e <_dtoa_r+0x2e>
 800e59c:	2301      	movs	r3, #1
 800e59e:	e7e0      	b.n	800e562 <_dtoa_r+0x242>
 800e5a0:	2401      	movs	r4, #1
 800e5a2:	2300      	movs	r3, #0
 800e5a4:	9309      	str	r3, [sp, #36]	@ 0x24
 800e5a6:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e5a8:	f04f 33ff 	mov.w	r3, #4294967295
 800e5ac:	9300      	str	r3, [sp, #0]
 800e5ae:	9307      	str	r3, [sp, #28]
 800e5b0:	2200      	movs	r2, #0
 800e5b2:	2312      	movs	r3, #18
 800e5b4:	e7d0      	b.n	800e558 <_dtoa_r+0x238>
 800e5b6:	2301      	movs	r3, #1
 800e5b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e5ba:	e7f5      	b.n	800e5a8 <_dtoa_r+0x288>
 800e5bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e5be:	9300      	str	r3, [sp, #0]
 800e5c0:	9307      	str	r3, [sp, #28]
 800e5c2:	e7d7      	b.n	800e574 <_dtoa_r+0x254>
 800e5c4:	3101      	adds	r1, #1
 800e5c6:	0052      	lsls	r2, r2, #1
 800e5c8:	e7d8      	b.n	800e57c <_dtoa_r+0x25c>
 800e5ca:	bf00      	nop
 800e5cc:	f3af 8000 	nop.w
 800e5d0:	636f4361 	.word	0x636f4361
 800e5d4:	3fd287a7 	.word	0x3fd287a7
 800e5d8:	8b60c8b3 	.word	0x8b60c8b3
 800e5dc:	3fc68a28 	.word	0x3fc68a28
 800e5e0:	509f79fb 	.word	0x509f79fb
 800e5e4:	3fd34413 	.word	0x3fd34413
 800e5e8:	080132ac 	.word	0x080132ac
 800e5ec:	080132c3 	.word	0x080132c3
 800e5f0:	7ff00000 	.word	0x7ff00000
 800e5f4:	08013609 	.word	0x08013609
 800e5f8:	3ff80000 	.word	0x3ff80000
 800e5fc:	080133c0 	.word	0x080133c0
 800e600:	0801331b 	.word	0x0801331b
 800e604:	080132a8 	.word	0x080132a8
 800e608:	08013608 	.word	0x08013608
 800e60c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800e610:	6018      	str	r0, [r3, #0]
 800e612:	9b07      	ldr	r3, [sp, #28]
 800e614:	2b0e      	cmp	r3, #14
 800e616:	f200 80a4 	bhi.w	800e762 <_dtoa_r+0x442>
 800e61a:	2c00      	cmp	r4, #0
 800e61c:	f000 80a1 	beq.w	800e762 <_dtoa_r+0x442>
 800e620:	2f00      	cmp	r7, #0
 800e622:	dd33      	ble.n	800e68c <_dtoa_r+0x36c>
 800e624:	4bad      	ldr	r3, [pc, #692]	@ (800e8dc <_dtoa_r+0x5bc>)
 800e626:	f007 020f 	and.w	r2, r7, #15
 800e62a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e62e:	ed93 7b00 	vldr	d7, [r3]
 800e632:	05f8      	lsls	r0, r7, #23
 800e634:	ed8d 7b04 	vstr	d7, [sp, #16]
 800e638:	ea4f 1427 	mov.w	r4, r7, asr #4
 800e63c:	d516      	bpl.n	800e66c <_dtoa_r+0x34c>
 800e63e:	4ba8      	ldr	r3, [pc, #672]	@ (800e8e0 <_dtoa_r+0x5c0>)
 800e640:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e644:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e648:	f7f2 f908 	bl	800085c <__aeabi_ddiv>
 800e64c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e650:	f004 040f 	and.w	r4, r4, #15
 800e654:	2603      	movs	r6, #3
 800e656:	4da2      	ldr	r5, [pc, #648]	@ (800e8e0 <_dtoa_r+0x5c0>)
 800e658:	b954      	cbnz	r4, 800e670 <_dtoa_r+0x350>
 800e65a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e65e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e662:	f7f2 f8fb 	bl	800085c <__aeabi_ddiv>
 800e666:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e66a:	e028      	b.n	800e6be <_dtoa_r+0x39e>
 800e66c:	2602      	movs	r6, #2
 800e66e:	e7f2      	b.n	800e656 <_dtoa_r+0x336>
 800e670:	07e1      	lsls	r1, r4, #31
 800e672:	d508      	bpl.n	800e686 <_dtoa_r+0x366>
 800e674:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e678:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e67c:	f7f1 ffc4 	bl	8000608 <__aeabi_dmul>
 800e680:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e684:	3601      	adds	r6, #1
 800e686:	1064      	asrs	r4, r4, #1
 800e688:	3508      	adds	r5, #8
 800e68a:	e7e5      	b.n	800e658 <_dtoa_r+0x338>
 800e68c:	f000 80d2 	beq.w	800e834 <_dtoa_r+0x514>
 800e690:	427c      	negs	r4, r7
 800e692:	4b92      	ldr	r3, [pc, #584]	@ (800e8dc <_dtoa_r+0x5bc>)
 800e694:	4d92      	ldr	r5, [pc, #584]	@ (800e8e0 <_dtoa_r+0x5c0>)
 800e696:	f004 020f 	and.w	r2, r4, #15
 800e69a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e69e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6a2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e6a6:	f7f1 ffaf 	bl	8000608 <__aeabi_dmul>
 800e6aa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e6ae:	1124      	asrs	r4, r4, #4
 800e6b0:	2300      	movs	r3, #0
 800e6b2:	2602      	movs	r6, #2
 800e6b4:	2c00      	cmp	r4, #0
 800e6b6:	f040 80b2 	bne.w	800e81e <_dtoa_r+0x4fe>
 800e6ba:	2b00      	cmp	r3, #0
 800e6bc:	d1d3      	bne.n	800e666 <_dtoa_r+0x346>
 800e6be:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e6c0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800e6c4:	2b00      	cmp	r3, #0
 800e6c6:	f000 80b7 	beq.w	800e838 <_dtoa_r+0x518>
 800e6ca:	4b86      	ldr	r3, [pc, #536]	@ (800e8e4 <_dtoa_r+0x5c4>)
 800e6cc:	2200      	movs	r2, #0
 800e6ce:	4620      	mov	r0, r4
 800e6d0:	4629      	mov	r1, r5
 800e6d2:	f7f2 fa0b 	bl	8000aec <__aeabi_dcmplt>
 800e6d6:	2800      	cmp	r0, #0
 800e6d8:	f000 80ae 	beq.w	800e838 <_dtoa_r+0x518>
 800e6dc:	9b07      	ldr	r3, [sp, #28]
 800e6de:	2b00      	cmp	r3, #0
 800e6e0:	f000 80aa 	beq.w	800e838 <_dtoa_r+0x518>
 800e6e4:	9b00      	ldr	r3, [sp, #0]
 800e6e6:	2b00      	cmp	r3, #0
 800e6e8:	dd37      	ble.n	800e75a <_dtoa_r+0x43a>
 800e6ea:	1e7b      	subs	r3, r7, #1
 800e6ec:	9304      	str	r3, [sp, #16]
 800e6ee:	4620      	mov	r0, r4
 800e6f0:	4b7d      	ldr	r3, [pc, #500]	@ (800e8e8 <_dtoa_r+0x5c8>)
 800e6f2:	2200      	movs	r2, #0
 800e6f4:	4629      	mov	r1, r5
 800e6f6:	f7f1 ff87 	bl	8000608 <__aeabi_dmul>
 800e6fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e6fe:	9c00      	ldr	r4, [sp, #0]
 800e700:	3601      	adds	r6, #1
 800e702:	4630      	mov	r0, r6
 800e704:	f7f1 ff16 	bl	8000534 <__aeabi_i2d>
 800e708:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e70c:	f7f1 ff7c 	bl	8000608 <__aeabi_dmul>
 800e710:	4b76      	ldr	r3, [pc, #472]	@ (800e8ec <_dtoa_r+0x5cc>)
 800e712:	2200      	movs	r2, #0
 800e714:	f7f1 fdc2 	bl	800029c <__adddf3>
 800e718:	4605      	mov	r5, r0
 800e71a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800e71e:	2c00      	cmp	r4, #0
 800e720:	f040 808d 	bne.w	800e83e <_dtoa_r+0x51e>
 800e724:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e728:	4b71      	ldr	r3, [pc, #452]	@ (800e8f0 <_dtoa_r+0x5d0>)
 800e72a:	2200      	movs	r2, #0
 800e72c:	f7f1 fdb4 	bl	8000298 <__aeabi_dsub>
 800e730:	4602      	mov	r2, r0
 800e732:	460b      	mov	r3, r1
 800e734:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e738:	462a      	mov	r2, r5
 800e73a:	4633      	mov	r3, r6
 800e73c:	f7f2 f9f4 	bl	8000b28 <__aeabi_dcmpgt>
 800e740:	2800      	cmp	r0, #0
 800e742:	f040 828b 	bne.w	800ec5c <_dtoa_r+0x93c>
 800e746:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e74a:	462a      	mov	r2, r5
 800e74c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800e750:	f7f2 f9cc 	bl	8000aec <__aeabi_dcmplt>
 800e754:	2800      	cmp	r0, #0
 800e756:	f040 8128 	bne.w	800e9aa <_dtoa_r+0x68a>
 800e75a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800e75e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800e762:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e764:	2b00      	cmp	r3, #0
 800e766:	f2c0 815a 	blt.w	800ea1e <_dtoa_r+0x6fe>
 800e76a:	2f0e      	cmp	r7, #14
 800e76c:	f300 8157 	bgt.w	800ea1e <_dtoa_r+0x6fe>
 800e770:	4b5a      	ldr	r3, [pc, #360]	@ (800e8dc <_dtoa_r+0x5bc>)
 800e772:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e776:	ed93 7b00 	vldr	d7, [r3]
 800e77a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	ed8d 7b00 	vstr	d7, [sp]
 800e782:	da03      	bge.n	800e78c <_dtoa_r+0x46c>
 800e784:	9b07      	ldr	r3, [sp, #28]
 800e786:	2b00      	cmp	r3, #0
 800e788:	f340 8101 	ble.w	800e98e <_dtoa_r+0x66e>
 800e78c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800e790:	4656      	mov	r6, sl
 800e792:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e796:	4620      	mov	r0, r4
 800e798:	4629      	mov	r1, r5
 800e79a:	f7f2 f85f 	bl	800085c <__aeabi_ddiv>
 800e79e:	f7f2 f9e3 	bl	8000b68 <__aeabi_d2iz>
 800e7a2:	4680      	mov	r8, r0
 800e7a4:	f7f1 fec6 	bl	8000534 <__aeabi_i2d>
 800e7a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e7ac:	f7f1 ff2c 	bl	8000608 <__aeabi_dmul>
 800e7b0:	4602      	mov	r2, r0
 800e7b2:	460b      	mov	r3, r1
 800e7b4:	4620      	mov	r0, r4
 800e7b6:	4629      	mov	r1, r5
 800e7b8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800e7bc:	f7f1 fd6c 	bl	8000298 <__aeabi_dsub>
 800e7c0:	f806 4b01 	strb.w	r4, [r6], #1
 800e7c4:	9d07      	ldr	r5, [sp, #28]
 800e7c6:	eba6 040a 	sub.w	r4, r6, sl
 800e7ca:	42a5      	cmp	r5, r4
 800e7cc:	4602      	mov	r2, r0
 800e7ce:	460b      	mov	r3, r1
 800e7d0:	f040 8117 	bne.w	800ea02 <_dtoa_r+0x6e2>
 800e7d4:	f7f1 fd62 	bl	800029c <__adddf3>
 800e7d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e7dc:	4604      	mov	r4, r0
 800e7de:	460d      	mov	r5, r1
 800e7e0:	f7f2 f9a2 	bl	8000b28 <__aeabi_dcmpgt>
 800e7e4:	2800      	cmp	r0, #0
 800e7e6:	f040 80f9 	bne.w	800e9dc <_dtoa_r+0x6bc>
 800e7ea:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e7ee:	4620      	mov	r0, r4
 800e7f0:	4629      	mov	r1, r5
 800e7f2:	f7f2 f971 	bl	8000ad8 <__aeabi_dcmpeq>
 800e7f6:	b118      	cbz	r0, 800e800 <_dtoa_r+0x4e0>
 800e7f8:	f018 0f01 	tst.w	r8, #1
 800e7fc:	f040 80ee 	bne.w	800e9dc <_dtoa_r+0x6bc>
 800e800:	4649      	mov	r1, r9
 800e802:	4658      	mov	r0, fp
 800e804:	f000 fc90 	bl	800f128 <_Bfree>
 800e808:	2300      	movs	r3, #0
 800e80a:	7033      	strb	r3, [r6, #0]
 800e80c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e80e:	3701      	adds	r7, #1
 800e810:	601f      	str	r7, [r3, #0]
 800e812:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e814:	2b00      	cmp	r3, #0
 800e816:	f000 831d 	beq.w	800ee54 <_dtoa_r+0xb34>
 800e81a:	601e      	str	r6, [r3, #0]
 800e81c:	e31a      	b.n	800ee54 <_dtoa_r+0xb34>
 800e81e:	07e2      	lsls	r2, r4, #31
 800e820:	d505      	bpl.n	800e82e <_dtoa_r+0x50e>
 800e822:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e826:	f7f1 feef 	bl	8000608 <__aeabi_dmul>
 800e82a:	3601      	adds	r6, #1
 800e82c:	2301      	movs	r3, #1
 800e82e:	1064      	asrs	r4, r4, #1
 800e830:	3508      	adds	r5, #8
 800e832:	e73f      	b.n	800e6b4 <_dtoa_r+0x394>
 800e834:	2602      	movs	r6, #2
 800e836:	e742      	b.n	800e6be <_dtoa_r+0x39e>
 800e838:	9c07      	ldr	r4, [sp, #28]
 800e83a:	9704      	str	r7, [sp, #16]
 800e83c:	e761      	b.n	800e702 <_dtoa_r+0x3e2>
 800e83e:	4b27      	ldr	r3, [pc, #156]	@ (800e8dc <_dtoa_r+0x5bc>)
 800e840:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e842:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e846:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e84a:	4454      	add	r4, sl
 800e84c:	2900      	cmp	r1, #0
 800e84e:	d053      	beq.n	800e8f8 <_dtoa_r+0x5d8>
 800e850:	4928      	ldr	r1, [pc, #160]	@ (800e8f4 <_dtoa_r+0x5d4>)
 800e852:	2000      	movs	r0, #0
 800e854:	f7f2 f802 	bl	800085c <__aeabi_ddiv>
 800e858:	4633      	mov	r3, r6
 800e85a:	462a      	mov	r2, r5
 800e85c:	f7f1 fd1c 	bl	8000298 <__aeabi_dsub>
 800e860:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e864:	4656      	mov	r6, sl
 800e866:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e86a:	f7f2 f97d 	bl	8000b68 <__aeabi_d2iz>
 800e86e:	4605      	mov	r5, r0
 800e870:	f7f1 fe60 	bl	8000534 <__aeabi_i2d>
 800e874:	4602      	mov	r2, r0
 800e876:	460b      	mov	r3, r1
 800e878:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e87c:	f7f1 fd0c 	bl	8000298 <__aeabi_dsub>
 800e880:	3530      	adds	r5, #48	@ 0x30
 800e882:	4602      	mov	r2, r0
 800e884:	460b      	mov	r3, r1
 800e886:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e88a:	f806 5b01 	strb.w	r5, [r6], #1
 800e88e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e892:	f7f2 f92b 	bl	8000aec <__aeabi_dcmplt>
 800e896:	2800      	cmp	r0, #0
 800e898:	d171      	bne.n	800e97e <_dtoa_r+0x65e>
 800e89a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e89e:	4911      	ldr	r1, [pc, #68]	@ (800e8e4 <_dtoa_r+0x5c4>)
 800e8a0:	2000      	movs	r0, #0
 800e8a2:	f7f1 fcf9 	bl	8000298 <__aeabi_dsub>
 800e8a6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e8aa:	f7f2 f91f 	bl	8000aec <__aeabi_dcmplt>
 800e8ae:	2800      	cmp	r0, #0
 800e8b0:	f040 8095 	bne.w	800e9de <_dtoa_r+0x6be>
 800e8b4:	42a6      	cmp	r6, r4
 800e8b6:	f43f af50 	beq.w	800e75a <_dtoa_r+0x43a>
 800e8ba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800e8be:	4b0a      	ldr	r3, [pc, #40]	@ (800e8e8 <_dtoa_r+0x5c8>)
 800e8c0:	2200      	movs	r2, #0
 800e8c2:	f7f1 fea1 	bl	8000608 <__aeabi_dmul>
 800e8c6:	4b08      	ldr	r3, [pc, #32]	@ (800e8e8 <_dtoa_r+0x5c8>)
 800e8c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e8cc:	2200      	movs	r2, #0
 800e8ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e8d2:	f7f1 fe99 	bl	8000608 <__aeabi_dmul>
 800e8d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e8da:	e7c4      	b.n	800e866 <_dtoa_r+0x546>
 800e8dc:	080133c0 	.word	0x080133c0
 800e8e0:	08013398 	.word	0x08013398
 800e8e4:	3ff00000 	.word	0x3ff00000
 800e8e8:	40240000 	.word	0x40240000
 800e8ec:	401c0000 	.word	0x401c0000
 800e8f0:	40140000 	.word	0x40140000
 800e8f4:	3fe00000 	.word	0x3fe00000
 800e8f8:	4631      	mov	r1, r6
 800e8fa:	4628      	mov	r0, r5
 800e8fc:	f7f1 fe84 	bl	8000608 <__aeabi_dmul>
 800e900:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e904:	9415      	str	r4, [sp, #84]	@ 0x54
 800e906:	4656      	mov	r6, sl
 800e908:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e90c:	f7f2 f92c 	bl	8000b68 <__aeabi_d2iz>
 800e910:	4605      	mov	r5, r0
 800e912:	f7f1 fe0f 	bl	8000534 <__aeabi_i2d>
 800e916:	4602      	mov	r2, r0
 800e918:	460b      	mov	r3, r1
 800e91a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e91e:	f7f1 fcbb 	bl	8000298 <__aeabi_dsub>
 800e922:	3530      	adds	r5, #48	@ 0x30
 800e924:	f806 5b01 	strb.w	r5, [r6], #1
 800e928:	4602      	mov	r2, r0
 800e92a:	460b      	mov	r3, r1
 800e92c:	42a6      	cmp	r6, r4
 800e92e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e932:	f04f 0200 	mov.w	r2, #0
 800e936:	d124      	bne.n	800e982 <_dtoa_r+0x662>
 800e938:	4bac      	ldr	r3, [pc, #688]	@ (800ebec <_dtoa_r+0x8cc>)
 800e93a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800e93e:	f7f1 fcad 	bl	800029c <__adddf3>
 800e942:	4602      	mov	r2, r0
 800e944:	460b      	mov	r3, r1
 800e946:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e94a:	f7f2 f8ed 	bl	8000b28 <__aeabi_dcmpgt>
 800e94e:	2800      	cmp	r0, #0
 800e950:	d145      	bne.n	800e9de <_dtoa_r+0x6be>
 800e952:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e956:	49a5      	ldr	r1, [pc, #660]	@ (800ebec <_dtoa_r+0x8cc>)
 800e958:	2000      	movs	r0, #0
 800e95a:	f7f1 fc9d 	bl	8000298 <__aeabi_dsub>
 800e95e:	4602      	mov	r2, r0
 800e960:	460b      	mov	r3, r1
 800e962:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e966:	f7f2 f8c1 	bl	8000aec <__aeabi_dcmplt>
 800e96a:	2800      	cmp	r0, #0
 800e96c:	f43f aef5 	beq.w	800e75a <_dtoa_r+0x43a>
 800e970:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800e972:	1e73      	subs	r3, r6, #1
 800e974:	9315      	str	r3, [sp, #84]	@ 0x54
 800e976:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e97a:	2b30      	cmp	r3, #48	@ 0x30
 800e97c:	d0f8      	beq.n	800e970 <_dtoa_r+0x650>
 800e97e:	9f04      	ldr	r7, [sp, #16]
 800e980:	e73e      	b.n	800e800 <_dtoa_r+0x4e0>
 800e982:	4b9b      	ldr	r3, [pc, #620]	@ (800ebf0 <_dtoa_r+0x8d0>)
 800e984:	f7f1 fe40 	bl	8000608 <__aeabi_dmul>
 800e988:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e98c:	e7bc      	b.n	800e908 <_dtoa_r+0x5e8>
 800e98e:	d10c      	bne.n	800e9aa <_dtoa_r+0x68a>
 800e990:	4b98      	ldr	r3, [pc, #608]	@ (800ebf4 <_dtoa_r+0x8d4>)
 800e992:	2200      	movs	r2, #0
 800e994:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e998:	f7f1 fe36 	bl	8000608 <__aeabi_dmul>
 800e99c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e9a0:	f7f2 f8b8 	bl	8000b14 <__aeabi_dcmpge>
 800e9a4:	2800      	cmp	r0, #0
 800e9a6:	f000 8157 	beq.w	800ec58 <_dtoa_r+0x938>
 800e9aa:	2400      	movs	r4, #0
 800e9ac:	4625      	mov	r5, r4
 800e9ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e9b0:	43db      	mvns	r3, r3
 800e9b2:	9304      	str	r3, [sp, #16]
 800e9b4:	4656      	mov	r6, sl
 800e9b6:	2700      	movs	r7, #0
 800e9b8:	4621      	mov	r1, r4
 800e9ba:	4658      	mov	r0, fp
 800e9bc:	f000 fbb4 	bl	800f128 <_Bfree>
 800e9c0:	2d00      	cmp	r5, #0
 800e9c2:	d0dc      	beq.n	800e97e <_dtoa_r+0x65e>
 800e9c4:	b12f      	cbz	r7, 800e9d2 <_dtoa_r+0x6b2>
 800e9c6:	42af      	cmp	r7, r5
 800e9c8:	d003      	beq.n	800e9d2 <_dtoa_r+0x6b2>
 800e9ca:	4639      	mov	r1, r7
 800e9cc:	4658      	mov	r0, fp
 800e9ce:	f000 fbab 	bl	800f128 <_Bfree>
 800e9d2:	4629      	mov	r1, r5
 800e9d4:	4658      	mov	r0, fp
 800e9d6:	f000 fba7 	bl	800f128 <_Bfree>
 800e9da:	e7d0      	b.n	800e97e <_dtoa_r+0x65e>
 800e9dc:	9704      	str	r7, [sp, #16]
 800e9de:	4633      	mov	r3, r6
 800e9e0:	461e      	mov	r6, r3
 800e9e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e9e6:	2a39      	cmp	r2, #57	@ 0x39
 800e9e8:	d107      	bne.n	800e9fa <_dtoa_r+0x6da>
 800e9ea:	459a      	cmp	sl, r3
 800e9ec:	d1f8      	bne.n	800e9e0 <_dtoa_r+0x6c0>
 800e9ee:	9a04      	ldr	r2, [sp, #16]
 800e9f0:	3201      	adds	r2, #1
 800e9f2:	9204      	str	r2, [sp, #16]
 800e9f4:	2230      	movs	r2, #48	@ 0x30
 800e9f6:	f88a 2000 	strb.w	r2, [sl]
 800e9fa:	781a      	ldrb	r2, [r3, #0]
 800e9fc:	3201      	adds	r2, #1
 800e9fe:	701a      	strb	r2, [r3, #0]
 800ea00:	e7bd      	b.n	800e97e <_dtoa_r+0x65e>
 800ea02:	4b7b      	ldr	r3, [pc, #492]	@ (800ebf0 <_dtoa_r+0x8d0>)
 800ea04:	2200      	movs	r2, #0
 800ea06:	f7f1 fdff 	bl	8000608 <__aeabi_dmul>
 800ea0a:	2200      	movs	r2, #0
 800ea0c:	2300      	movs	r3, #0
 800ea0e:	4604      	mov	r4, r0
 800ea10:	460d      	mov	r5, r1
 800ea12:	f7f2 f861 	bl	8000ad8 <__aeabi_dcmpeq>
 800ea16:	2800      	cmp	r0, #0
 800ea18:	f43f aebb 	beq.w	800e792 <_dtoa_r+0x472>
 800ea1c:	e6f0      	b.n	800e800 <_dtoa_r+0x4e0>
 800ea1e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800ea20:	2a00      	cmp	r2, #0
 800ea22:	f000 80db 	beq.w	800ebdc <_dtoa_r+0x8bc>
 800ea26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ea28:	2a01      	cmp	r2, #1
 800ea2a:	f300 80bf 	bgt.w	800ebac <_dtoa_r+0x88c>
 800ea2e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800ea30:	2a00      	cmp	r2, #0
 800ea32:	f000 80b7 	beq.w	800eba4 <_dtoa_r+0x884>
 800ea36:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ea3a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ea3c:	4646      	mov	r6, r8
 800ea3e:	9a08      	ldr	r2, [sp, #32]
 800ea40:	2101      	movs	r1, #1
 800ea42:	441a      	add	r2, r3
 800ea44:	4658      	mov	r0, fp
 800ea46:	4498      	add	r8, r3
 800ea48:	9208      	str	r2, [sp, #32]
 800ea4a:	f000 fc6b 	bl	800f324 <__i2b>
 800ea4e:	4605      	mov	r5, r0
 800ea50:	b15e      	cbz	r6, 800ea6a <_dtoa_r+0x74a>
 800ea52:	9b08      	ldr	r3, [sp, #32]
 800ea54:	2b00      	cmp	r3, #0
 800ea56:	dd08      	ble.n	800ea6a <_dtoa_r+0x74a>
 800ea58:	42b3      	cmp	r3, r6
 800ea5a:	9a08      	ldr	r2, [sp, #32]
 800ea5c:	bfa8      	it	ge
 800ea5e:	4633      	movge	r3, r6
 800ea60:	eba8 0803 	sub.w	r8, r8, r3
 800ea64:	1af6      	subs	r6, r6, r3
 800ea66:	1ad3      	subs	r3, r2, r3
 800ea68:	9308      	str	r3, [sp, #32]
 800ea6a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ea6c:	b1f3      	cbz	r3, 800eaac <_dtoa_r+0x78c>
 800ea6e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ea70:	2b00      	cmp	r3, #0
 800ea72:	f000 80b7 	beq.w	800ebe4 <_dtoa_r+0x8c4>
 800ea76:	b18c      	cbz	r4, 800ea9c <_dtoa_r+0x77c>
 800ea78:	4629      	mov	r1, r5
 800ea7a:	4622      	mov	r2, r4
 800ea7c:	4658      	mov	r0, fp
 800ea7e:	f000 fd11 	bl	800f4a4 <__pow5mult>
 800ea82:	464a      	mov	r2, r9
 800ea84:	4601      	mov	r1, r0
 800ea86:	4605      	mov	r5, r0
 800ea88:	4658      	mov	r0, fp
 800ea8a:	f000 fc61 	bl	800f350 <__multiply>
 800ea8e:	4649      	mov	r1, r9
 800ea90:	9004      	str	r0, [sp, #16]
 800ea92:	4658      	mov	r0, fp
 800ea94:	f000 fb48 	bl	800f128 <_Bfree>
 800ea98:	9b04      	ldr	r3, [sp, #16]
 800ea9a:	4699      	mov	r9, r3
 800ea9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ea9e:	1b1a      	subs	r2, r3, r4
 800eaa0:	d004      	beq.n	800eaac <_dtoa_r+0x78c>
 800eaa2:	4649      	mov	r1, r9
 800eaa4:	4658      	mov	r0, fp
 800eaa6:	f000 fcfd 	bl	800f4a4 <__pow5mult>
 800eaaa:	4681      	mov	r9, r0
 800eaac:	2101      	movs	r1, #1
 800eaae:	4658      	mov	r0, fp
 800eab0:	f000 fc38 	bl	800f324 <__i2b>
 800eab4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800eab6:	4604      	mov	r4, r0
 800eab8:	2b00      	cmp	r3, #0
 800eaba:	f000 81cf 	beq.w	800ee5c <_dtoa_r+0xb3c>
 800eabe:	461a      	mov	r2, r3
 800eac0:	4601      	mov	r1, r0
 800eac2:	4658      	mov	r0, fp
 800eac4:	f000 fcee 	bl	800f4a4 <__pow5mult>
 800eac8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eaca:	2b01      	cmp	r3, #1
 800eacc:	4604      	mov	r4, r0
 800eace:	f300 8095 	bgt.w	800ebfc <_dtoa_r+0x8dc>
 800ead2:	9b02      	ldr	r3, [sp, #8]
 800ead4:	2b00      	cmp	r3, #0
 800ead6:	f040 8087 	bne.w	800ebe8 <_dtoa_r+0x8c8>
 800eada:	9b03      	ldr	r3, [sp, #12]
 800eadc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800eae0:	2b00      	cmp	r3, #0
 800eae2:	f040 8089 	bne.w	800ebf8 <_dtoa_r+0x8d8>
 800eae6:	9b03      	ldr	r3, [sp, #12]
 800eae8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800eaec:	0d1b      	lsrs	r3, r3, #20
 800eaee:	051b      	lsls	r3, r3, #20
 800eaf0:	b12b      	cbz	r3, 800eafe <_dtoa_r+0x7de>
 800eaf2:	9b08      	ldr	r3, [sp, #32]
 800eaf4:	3301      	adds	r3, #1
 800eaf6:	9308      	str	r3, [sp, #32]
 800eaf8:	f108 0801 	add.w	r8, r8, #1
 800eafc:	2301      	movs	r3, #1
 800eafe:	930a      	str	r3, [sp, #40]	@ 0x28
 800eb00:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800eb02:	2b00      	cmp	r3, #0
 800eb04:	f000 81b0 	beq.w	800ee68 <_dtoa_r+0xb48>
 800eb08:	6923      	ldr	r3, [r4, #16]
 800eb0a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800eb0e:	6918      	ldr	r0, [r3, #16]
 800eb10:	f000 fbbc 	bl	800f28c <__hi0bits>
 800eb14:	f1c0 0020 	rsb	r0, r0, #32
 800eb18:	9b08      	ldr	r3, [sp, #32]
 800eb1a:	4418      	add	r0, r3
 800eb1c:	f010 001f 	ands.w	r0, r0, #31
 800eb20:	d077      	beq.n	800ec12 <_dtoa_r+0x8f2>
 800eb22:	f1c0 0320 	rsb	r3, r0, #32
 800eb26:	2b04      	cmp	r3, #4
 800eb28:	dd6b      	ble.n	800ec02 <_dtoa_r+0x8e2>
 800eb2a:	9b08      	ldr	r3, [sp, #32]
 800eb2c:	f1c0 001c 	rsb	r0, r0, #28
 800eb30:	4403      	add	r3, r0
 800eb32:	4480      	add	r8, r0
 800eb34:	4406      	add	r6, r0
 800eb36:	9308      	str	r3, [sp, #32]
 800eb38:	f1b8 0f00 	cmp.w	r8, #0
 800eb3c:	dd05      	ble.n	800eb4a <_dtoa_r+0x82a>
 800eb3e:	4649      	mov	r1, r9
 800eb40:	4642      	mov	r2, r8
 800eb42:	4658      	mov	r0, fp
 800eb44:	f000 fd08 	bl	800f558 <__lshift>
 800eb48:	4681      	mov	r9, r0
 800eb4a:	9b08      	ldr	r3, [sp, #32]
 800eb4c:	2b00      	cmp	r3, #0
 800eb4e:	dd05      	ble.n	800eb5c <_dtoa_r+0x83c>
 800eb50:	4621      	mov	r1, r4
 800eb52:	461a      	mov	r2, r3
 800eb54:	4658      	mov	r0, fp
 800eb56:	f000 fcff 	bl	800f558 <__lshift>
 800eb5a:	4604      	mov	r4, r0
 800eb5c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800eb5e:	2b00      	cmp	r3, #0
 800eb60:	d059      	beq.n	800ec16 <_dtoa_r+0x8f6>
 800eb62:	4621      	mov	r1, r4
 800eb64:	4648      	mov	r0, r9
 800eb66:	f000 fd63 	bl	800f630 <__mcmp>
 800eb6a:	2800      	cmp	r0, #0
 800eb6c:	da53      	bge.n	800ec16 <_dtoa_r+0x8f6>
 800eb6e:	1e7b      	subs	r3, r7, #1
 800eb70:	9304      	str	r3, [sp, #16]
 800eb72:	4649      	mov	r1, r9
 800eb74:	2300      	movs	r3, #0
 800eb76:	220a      	movs	r2, #10
 800eb78:	4658      	mov	r0, fp
 800eb7a:	f000 faf7 	bl	800f16c <__multadd>
 800eb7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800eb80:	4681      	mov	r9, r0
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	f000 8172 	beq.w	800ee6c <_dtoa_r+0xb4c>
 800eb88:	2300      	movs	r3, #0
 800eb8a:	4629      	mov	r1, r5
 800eb8c:	220a      	movs	r2, #10
 800eb8e:	4658      	mov	r0, fp
 800eb90:	f000 faec 	bl	800f16c <__multadd>
 800eb94:	9b00      	ldr	r3, [sp, #0]
 800eb96:	2b00      	cmp	r3, #0
 800eb98:	4605      	mov	r5, r0
 800eb9a:	dc67      	bgt.n	800ec6c <_dtoa_r+0x94c>
 800eb9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eb9e:	2b02      	cmp	r3, #2
 800eba0:	dc41      	bgt.n	800ec26 <_dtoa_r+0x906>
 800eba2:	e063      	b.n	800ec6c <_dtoa_r+0x94c>
 800eba4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800eba6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ebaa:	e746      	b.n	800ea3a <_dtoa_r+0x71a>
 800ebac:	9b07      	ldr	r3, [sp, #28]
 800ebae:	1e5c      	subs	r4, r3, #1
 800ebb0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ebb2:	42a3      	cmp	r3, r4
 800ebb4:	bfbf      	itttt	lt
 800ebb6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800ebb8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800ebba:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800ebbc:	1ae3      	sublt	r3, r4, r3
 800ebbe:	bfb4      	ite	lt
 800ebc0:	18d2      	addlt	r2, r2, r3
 800ebc2:	1b1c      	subge	r4, r3, r4
 800ebc4:	9b07      	ldr	r3, [sp, #28]
 800ebc6:	bfbc      	itt	lt
 800ebc8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800ebca:	2400      	movlt	r4, #0
 800ebcc:	2b00      	cmp	r3, #0
 800ebce:	bfb5      	itete	lt
 800ebd0:	eba8 0603 	sublt.w	r6, r8, r3
 800ebd4:	9b07      	ldrge	r3, [sp, #28]
 800ebd6:	2300      	movlt	r3, #0
 800ebd8:	4646      	movge	r6, r8
 800ebda:	e730      	b.n	800ea3e <_dtoa_r+0x71e>
 800ebdc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ebde:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800ebe0:	4646      	mov	r6, r8
 800ebe2:	e735      	b.n	800ea50 <_dtoa_r+0x730>
 800ebe4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ebe6:	e75c      	b.n	800eaa2 <_dtoa_r+0x782>
 800ebe8:	2300      	movs	r3, #0
 800ebea:	e788      	b.n	800eafe <_dtoa_r+0x7de>
 800ebec:	3fe00000 	.word	0x3fe00000
 800ebf0:	40240000 	.word	0x40240000
 800ebf4:	40140000 	.word	0x40140000
 800ebf8:	9b02      	ldr	r3, [sp, #8]
 800ebfa:	e780      	b.n	800eafe <_dtoa_r+0x7de>
 800ebfc:	2300      	movs	r3, #0
 800ebfe:	930a      	str	r3, [sp, #40]	@ 0x28
 800ec00:	e782      	b.n	800eb08 <_dtoa_r+0x7e8>
 800ec02:	d099      	beq.n	800eb38 <_dtoa_r+0x818>
 800ec04:	9a08      	ldr	r2, [sp, #32]
 800ec06:	331c      	adds	r3, #28
 800ec08:	441a      	add	r2, r3
 800ec0a:	4498      	add	r8, r3
 800ec0c:	441e      	add	r6, r3
 800ec0e:	9208      	str	r2, [sp, #32]
 800ec10:	e792      	b.n	800eb38 <_dtoa_r+0x818>
 800ec12:	4603      	mov	r3, r0
 800ec14:	e7f6      	b.n	800ec04 <_dtoa_r+0x8e4>
 800ec16:	9b07      	ldr	r3, [sp, #28]
 800ec18:	9704      	str	r7, [sp, #16]
 800ec1a:	2b00      	cmp	r3, #0
 800ec1c:	dc20      	bgt.n	800ec60 <_dtoa_r+0x940>
 800ec1e:	9300      	str	r3, [sp, #0]
 800ec20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ec22:	2b02      	cmp	r3, #2
 800ec24:	dd1e      	ble.n	800ec64 <_dtoa_r+0x944>
 800ec26:	9b00      	ldr	r3, [sp, #0]
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	f47f aec0 	bne.w	800e9ae <_dtoa_r+0x68e>
 800ec2e:	4621      	mov	r1, r4
 800ec30:	2205      	movs	r2, #5
 800ec32:	4658      	mov	r0, fp
 800ec34:	f000 fa9a 	bl	800f16c <__multadd>
 800ec38:	4601      	mov	r1, r0
 800ec3a:	4604      	mov	r4, r0
 800ec3c:	4648      	mov	r0, r9
 800ec3e:	f000 fcf7 	bl	800f630 <__mcmp>
 800ec42:	2800      	cmp	r0, #0
 800ec44:	f77f aeb3 	ble.w	800e9ae <_dtoa_r+0x68e>
 800ec48:	4656      	mov	r6, sl
 800ec4a:	2331      	movs	r3, #49	@ 0x31
 800ec4c:	f806 3b01 	strb.w	r3, [r6], #1
 800ec50:	9b04      	ldr	r3, [sp, #16]
 800ec52:	3301      	adds	r3, #1
 800ec54:	9304      	str	r3, [sp, #16]
 800ec56:	e6ae      	b.n	800e9b6 <_dtoa_r+0x696>
 800ec58:	9c07      	ldr	r4, [sp, #28]
 800ec5a:	9704      	str	r7, [sp, #16]
 800ec5c:	4625      	mov	r5, r4
 800ec5e:	e7f3      	b.n	800ec48 <_dtoa_r+0x928>
 800ec60:	9b07      	ldr	r3, [sp, #28]
 800ec62:	9300      	str	r3, [sp, #0]
 800ec64:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ec66:	2b00      	cmp	r3, #0
 800ec68:	f000 8104 	beq.w	800ee74 <_dtoa_r+0xb54>
 800ec6c:	2e00      	cmp	r6, #0
 800ec6e:	dd05      	ble.n	800ec7c <_dtoa_r+0x95c>
 800ec70:	4629      	mov	r1, r5
 800ec72:	4632      	mov	r2, r6
 800ec74:	4658      	mov	r0, fp
 800ec76:	f000 fc6f 	bl	800f558 <__lshift>
 800ec7a:	4605      	mov	r5, r0
 800ec7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ec7e:	2b00      	cmp	r3, #0
 800ec80:	d05a      	beq.n	800ed38 <_dtoa_r+0xa18>
 800ec82:	6869      	ldr	r1, [r5, #4]
 800ec84:	4658      	mov	r0, fp
 800ec86:	f000 fa0f 	bl	800f0a8 <_Balloc>
 800ec8a:	4606      	mov	r6, r0
 800ec8c:	b928      	cbnz	r0, 800ec9a <_dtoa_r+0x97a>
 800ec8e:	4b84      	ldr	r3, [pc, #528]	@ (800eea0 <_dtoa_r+0xb80>)
 800ec90:	4602      	mov	r2, r0
 800ec92:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ec96:	f7ff bb5a 	b.w	800e34e <_dtoa_r+0x2e>
 800ec9a:	692a      	ldr	r2, [r5, #16]
 800ec9c:	3202      	adds	r2, #2
 800ec9e:	0092      	lsls	r2, r2, #2
 800eca0:	f105 010c 	add.w	r1, r5, #12
 800eca4:	300c      	adds	r0, #12
 800eca6:	f002 faf1 	bl	801128c <memcpy>
 800ecaa:	2201      	movs	r2, #1
 800ecac:	4631      	mov	r1, r6
 800ecae:	4658      	mov	r0, fp
 800ecb0:	f000 fc52 	bl	800f558 <__lshift>
 800ecb4:	f10a 0301 	add.w	r3, sl, #1
 800ecb8:	9307      	str	r3, [sp, #28]
 800ecba:	9b00      	ldr	r3, [sp, #0]
 800ecbc:	4453      	add	r3, sl
 800ecbe:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ecc0:	9b02      	ldr	r3, [sp, #8]
 800ecc2:	f003 0301 	and.w	r3, r3, #1
 800ecc6:	462f      	mov	r7, r5
 800ecc8:	930a      	str	r3, [sp, #40]	@ 0x28
 800ecca:	4605      	mov	r5, r0
 800eccc:	9b07      	ldr	r3, [sp, #28]
 800ecce:	4621      	mov	r1, r4
 800ecd0:	3b01      	subs	r3, #1
 800ecd2:	4648      	mov	r0, r9
 800ecd4:	9300      	str	r3, [sp, #0]
 800ecd6:	f7ff fa9b 	bl	800e210 <quorem>
 800ecda:	4639      	mov	r1, r7
 800ecdc:	9002      	str	r0, [sp, #8]
 800ecde:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800ece2:	4648      	mov	r0, r9
 800ece4:	f000 fca4 	bl	800f630 <__mcmp>
 800ece8:	462a      	mov	r2, r5
 800ecea:	9008      	str	r0, [sp, #32]
 800ecec:	4621      	mov	r1, r4
 800ecee:	4658      	mov	r0, fp
 800ecf0:	f000 fcba 	bl	800f668 <__mdiff>
 800ecf4:	68c2      	ldr	r2, [r0, #12]
 800ecf6:	4606      	mov	r6, r0
 800ecf8:	bb02      	cbnz	r2, 800ed3c <_dtoa_r+0xa1c>
 800ecfa:	4601      	mov	r1, r0
 800ecfc:	4648      	mov	r0, r9
 800ecfe:	f000 fc97 	bl	800f630 <__mcmp>
 800ed02:	4602      	mov	r2, r0
 800ed04:	4631      	mov	r1, r6
 800ed06:	4658      	mov	r0, fp
 800ed08:	920e      	str	r2, [sp, #56]	@ 0x38
 800ed0a:	f000 fa0d 	bl	800f128 <_Bfree>
 800ed0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ed10:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ed12:	9e07      	ldr	r6, [sp, #28]
 800ed14:	ea43 0102 	orr.w	r1, r3, r2
 800ed18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ed1a:	4319      	orrs	r1, r3
 800ed1c:	d110      	bne.n	800ed40 <_dtoa_r+0xa20>
 800ed1e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800ed22:	d029      	beq.n	800ed78 <_dtoa_r+0xa58>
 800ed24:	9b08      	ldr	r3, [sp, #32]
 800ed26:	2b00      	cmp	r3, #0
 800ed28:	dd02      	ble.n	800ed30 <_dtoa_r+0xa10>
 800ed2a:	9b02      	ldr	r3, [sp, #8]
 800ed2c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800ed30:	9b00      	ldr	r3, [sp, #0]
 800ed32:	f883 8000 	strb.w	r8, [r3]
 800ed36:	e63f      	b.n	800e9b8 <_dtoa_r+0x698>
 800ed38:	4628      	mov	r0, r5
 800ed3a:	e7bb      	b.n	800ecb4 <_dtoa_r+0x994>
 800ed3c:	2201      	movs	r2, #1
 800ed3e:	e7e1      	b.n	800ed04 <_dtoa_r+0x9e4>
 800ed40:	9b08      	ldr	r3, [sp, #32]
 800ed42:	2b00      	cmp	r3, #0
 800ed44:	db04      	blt.n	800ed50 <_dtoa_r+0xa30>
 800ed46:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ed48:	430b      	orrs	r3, r1
 800ed4a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ed4c:	430b      	orrs	r3, r1
 800ed4e:	d120      	bne.n	800ed92 <_dtoa_r+0xa72>
 800ed50:	2a00      	cmp	r2, #0
 800ed52:	dded      	ble.n	800ed30 <_dtoa_r+0xa10>
 800ed54:	4649      	mov	r1, r9
 800ed56:	2201      	movs	r2, #1
 800ed58:	4658      	mov	r0, fp
 800ed5a:	f000 fbfd 	bl	800f558 <__lshift>
 800ed5e:	4621      	mov	r1, r4
 800ed60:	4681      	mov	r9, r0
 800ed62:	f000 fc65 	bl	800f630 <__mcmp>
 800ed66:	2800      	cmp	r0, #0
 800ed68:	dc03      	bgt.n	800ed72 <_dtoa_r+0xa52>
 800ed6a:	d1e1      	bne.n	800ed30 <_dtoa_r+0xa10>
 800ed6c:	f018 0f01 	tst.w	r8, #1
 800ed70:	d0de      	beq.n	800ed30 <_dtoa_r+0xa10>
 800ed72:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800ed76:	d1d8      	bne.n	800ed2a <_dtoa_r+0xa0a>
 800ed78:	9a00      	ldr	r2, [sp, #0]
 800ed7a:	2339      	movs	r3, #57	@ 0x39
 800ed7c:	7013      	strb	r3, [r2, #0]
 800ed7e:	4633      	mov	r3, r6
 800ed80:	461e      	mov	r6, r3
 800ed82:	3b01      	subs	r3, #1
 800ed84:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ed88:	2a39      	cmp	r2, #57	@ 0x39
 800ed8a:	d052      	beq.n	800ee32 <_dtoa_r+0xb12>
 800ed8c:	3201      	adds	r2, #1
 800ed8e:	701a      	strb	r2, [r3, #0]
 800ed90:	e612      	b.n	800e9b8 <_dtoa_r+0x698>
 800ed92:	2a00      	cmp	r2, #0
 800ed94:	dd07      	ble.n	800eda6 <_dtoa_r+0xa86>
 800ed96:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800ed9a:	d0ed      	beq.n	800ed78 <_dtoa_r+0xa58>
 800ed9c:	9a00      	ldr	r2, [sp, #0]
 800ed9e:	f108 0301 	add.w	r3, r8, #1
 800eda2:	7013      	strb	r3, [r2, #0]
 800eda4:	e608      	b.n	800e9b8 <_dtoa_r+0x698>
 800eda6:	9b07      	ldr	r3, [sp, #28]
 800eda8:	9a07      	ldr	r2, [sp, #28]
 800edaa:	f803 8c01 	strb.w	r8, [r3, #-1]
 800edae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800edb0:	4293      	cmp	r3, r2
 800edb2:	d028      	beq.n	800ee06 <_dtoa_r+0xae6>
 800edb4:	4649      	mov	r1, r9
 800edb6:	2300      	movs	r3, #0
 800edb8:	220a      	movs	r2, #10
 800edba:	4658      	mov	r0, fp
 800edbc:	f000 f9d6 	bl	800f16c <__multadd>
 800edc0:	42af      	cmp	r7, r5
 800edc2:	4681      	mov	r9, r0
 800edc4:	f04f 0300 	mov.w	r3, #0
 800edc8:	f04f 020a 	mov.w	r2, #10
 800edcc:	4639      	mov	r1, r7
 800edce:	4658      	mov	r0, fp
 800edd0:	d107      	bne.n	800ede2 <_dtoa_r+0xac2>
 800edd2:	f000 f9cb 	bl	800f16c <__multadd>
 800edd6:	4607      	mov	r7, r0
 800edd8:	4605      	mov	r5, r0
 800edda:	9b07      	ldr	r3, [sp, #28]
 800eddc:	3301      	adds	r3, #1
 800edde:	9307      	str	r3, [sp, #28]
 800ede0:	e774      	b.n	800eccc <_dtoa_r+0x9ac>
 800ede2:	f000 f9c3 	bl	800f16c <__multadd>
 800ede6:	4629      	mov	r1, r5
 800ede8:	4607      	mov	r7, r0
 800edea:	2300      	movs	r3, #0
 800edec:	220a      	movs	r2, #10
 800edee:	4658      	mov	r0, fp
 800edf0:	f000 f9bc 	bl	800f16c <__multadd>
 800edf4:	4605      	mov	r5, r0
 800edf6:	e7f0      	b.n	800edda <_dtoa_r+0xaba>
 800edf8:	9b00      	ldr	r3, [sp, #0]
 800edfa:	2b00      	cmp	r3, #0
 800edfc:	bfcc      	ite	gt
 800edfe:	461e      	movgt	r6, r3
 800ee00:	2601      	movle	r6, #1
 800ee02:	4456      	add	r6, sl
 800ee04:	2700      	movs	r7, #0
 800ee06:	4649      	mov	r1, r9
 800ee08:	2201      	movs	r2, #1
 800ee0a:	4658      	mov	r0, fp
 800ee0c:	f000 fba4 	bl	800f558 <__lshift>
 800ee10:	4621      	mov	r1, r4
 800ee12:	4681      	mov	r9, r0
 800ee14:	f000 fc0c 	bl	800f630 <__mcmp>
 800ee18:	2800      	cmp	r0, #0
 800ee1a:	dcb0      	bgt.n	800ed7e <_dtoa_r+0xa5e>
 800ee1c:	d102      	bne.n	800ee24 <_dtoa_r+0xb04>
 800ee1e:	f018 0f01 	tst.w	r8, #1
 800ee22:	d1ac      	bne.n	800ed7e <_dtoa_r+0xa5e>
 800ee24:	4633      	mov	r3, r6
 800ee26:	461e      	mov	r6, r3
 800ee28:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ee2c:	2a30      	cmp	r2, #48	@ 0x30
 800ee2e:	d0fa      	beq.n	800ee26 <_dtoa_r+0xb06>
 800ee30:	e5c2      	b.n	800e9b8 <_dtoa_r+0x698>
 800ee32:	459a      	cmp	sl, r3
 800ee34:	d1a4      	bne.n	800ed80 <_dtoa_r+0xa60>
 800ee36:	9b04      	ldr	r3, [sp, #16]
 800ee38:	3301      	adds	r3, #1
 800ee3a:	9304      	str	r3, [sp, #16]
 800ee3c:	2331      	movs	r3, #49	@ 0x31
 800ee3e:	f88a 3000 	strb.w	r3, [sl]
 800ee42:	e5b9      	b.n	800e9b8 <_dtoa_r+0x698>
 800ee44:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ee46:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800eea4 <_dtoa_r+0xb84>
 800ee4a:	b11b      	cbz	r3, 800ee54 <_dtoa_r+0xb34>
 800ee4c:	f10a 0308 	add.w	r3, sl, #8
 800ee50:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800ee52:	6013      	str	r3, [r2, #0]
 800ee54:	4650      	mov	r0, sl
 800ee56:	b019      	add	sp, #100	@ 0x64
 800ee58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ee5e:	2b01      	cmp	r3, #1
 800ee60:	f77f ae37 	ble.w	800ead2 <_dtoa_r+0x7b2>
 800ee64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ee66:	930a      	str	r3, [sp, #40]	@ 0x28
 800ee68:	2001      	movs	r0, #1
 800ee6a:	e655      	b.n	800eb18 <_dtoa_r+0x7f8>
 800ee6c:	9b00      	ldr	r3, [sp, #0]
 800ee6e:	2b00      	cmp	r3, #0
 800ee70:	f77f aed6 	ble.w	800ec20 <_dtoa_r+0x900>
 800ee74:	4656      	mov	r6, sl
 800ee76:	4621      	mov	r1, r4
 800ee78:	4648      	mov	r0, r9
 800ee7a:	f7ff f9c9 	bl	800e210 <quorem>
 800ee7e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800ee82:	f806 8b01 	strb.w	r8, [r6], #1
 800ee86:	9b00      	ldr	r3, [sp, #0]
 800ee88:	eba6 020a 	sub.w	r2, r6, sl
 800ee8c:	4293      	cmp	r3, r2
 800ee8e:	ddb3      	ble.n	800edf8 <_dtoa_r+0xad8>
 800ee90:	4649      	mov	r1, r9
 800ee92:	2300      	movs	r3, #0
 800ee94:	220a      	movs	r2, #10
 800ee96:	4658      	mov	r0, fp
 800ee98:	f000 f968 	bl	800f16c <__multadd>
 800ee9c:	4681      	mov	r9, r0
 800ee9e:	e7ea      	b.n	800ee76 <_dtoa_r+0xb56>
 800eea0:	0801331b 	.word	0x0801331b
 800eea4:	0801329f 	.word	0x0801329f

0800eea8 <_free_r>:
 800eea8:	b538      	push	{r3, r4, r5, lr}
 800eeaa:	4605      	mov	r5, r0
 800eeac:	2900      	cmp	r1, #0
 800eeae:	d041      	beq.n	800ef34 <_free_r+0x8c>
 800eeb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800eeb4:	1f0c      	subs	r4, r1, #4
 800eeb6:	2b00      	cmp	r3, #0
 800eeb8:	bfb8      	it	lt
 800eeba:	18e4      	addlt	r4, r4, r3
 800eebc:	f000 f8e8 	bl	800f090 <__malloc_lock>
 800eec0:	4a1d      	ldr	r2, [pc, #116]	@ (800ef38 <_free_r+0x90>)
 800eec2:	6813      	ldr	r3, [r2, #0]
 800eec4:	b933      	cbnz	r3, 800eed4 <_free_r+0x2c>
 800eec6:	6063      	str	r3, [r4, #4]
 800eec8:	6014      	str	r4, [r2, #0]
 800eeca:	4628      	mov	r0, r5
 800eecc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800eed0:	f000 b8e4 	b.w	800f09c <__malloc_unlock>
 800eed4:	42a3      	cmp	r3, r4
 800eed6:	d908      	bls.n	800eeea <_free_r+0x42>
 800eed8:	6820      	ldr	r0, [r4, #0]
 800eeda:	1821      	adds	r1, r4, r0
 800eedc:	428b      	cmp	r3, r1
 800eede:	bf01      	itttt	eq
 800eee0:	6819      	ldreq	r1, [r3, #0]
 800eee2:	685b      	ldreq	r3, [r3, #4]
 800eee4:	1809      	addeq	r1, r1, r0
 800eee6:	6021      	streq	r1, [r4, #0]
 800eee8:	e7ed      	b.n	800eec6 <_free_r+0x1e>
 800eeea:	461a      	mov	r2, r3
 800eeec:	685b      	ldr	r3, [r3, #4]
 800eeee:	b10b      	cbz	r3, 800eef4 <_free_r+0x4c>
 800eef0:	42a3      	cmp	r3, r4
 800eef2:	d9fa      	bls.n	800eeea <_free_r+0x42>
 800eef4:	6811      	ldr	r1, [r2, #0]
 800eef6:	1850      	adds	r0, r2, r1
 800eef8:	42a0      	cmp	r0, r4
 800eefa:	d10b      	bne.n	800ef14 <_free_r+0x6c>
 800eefc:	6820      	ldr	r0, [r4, #0]
 800eefe:	4401      	add	r1, r0
 800ef00:	1850      	adds	r0, r2, r1
 800ef02:	4283      	cmp	r3, r0
 800ef04:	6011      	str	r1, [r2, #0]
 800ef06:	d1e0      	bne.n	800eeca <_free_r+0x22>
 800ef08:	6818      	ldr	r0, [r3, #0]
 800ef0a:	685b      	ldr	r3, [r3, #4]
 800ef0c:	6053      	str	r3, [r2, #4]
 800ef0e:	4408      	add	r0, r1
 800ef10:	6010      	str	r0, [r2, #0]
 800ef12:	e7da      	b.n	800eeca <_free_r+0x22>
 800ef14:	d902      	bls.n	800ef1c <_free_r+0x74>
 800ef16:	230c      	movs	r3, #12
 800ef18:	602b      	str	r3, [r5, #0]
 800ef1a:	e7d6      	b.n	800eeca <_free_r+0x22>
 800ef1c:	6820      	ldr	r0, [r4, #0]
 800ef1e:	1821      	adds	r1, r4, r0
 800ef20:	428b      	cmp	r3, r1
 800ef22:	bf04      	itt	eq
 800ef24:	6819      	ldreq	r1, [r3, #0]
 800ef26:	685b      	ldreq	r3, [r3, #4]
 800ef28:	6063      	str	r3, [r4, #4]
 800ef2a:	bf04      	itt	eq
 800ef2c:	1809      	addeq	r1, r1, r0
 800ef2e:	6021      	streq	r1, [r4, #0]
 800ef30:	6054      	str	r4, [r2, #4]
 800ef32:	e7ca      	b.n	800eeca <_free_r+0x22>
 800ef34:	bd38      	pop	{r3, r4, r5, pc}
 800ef36:	bf00      	nop
 800ef38:	20002ca0 	.word	0x20002ca0

0800ef3c <malloc>:
 800ef3c:	4b02      	ldr	r3, [pc, #8]	@ (800ef48 <malloc+0xc>)
 800ef3e:	4601      	mov	r1, r0
 800ef40:	6818      	ldr	r0, [r3, #0]
 800ef42:	f000 b825 	b.w	800ef90 <_malloc_r>
 800ef46:	bf00      	nop
 800ef48:	20000020 	.word	0x20000020

0800ef4c <sbrk_aligned>:
 800ef4c:	b570      	push	{r4, r5, r6, lr}
 800ef4e:	4e0f      	ldr	r6, [pc, #60]	@ (800ef8c <sbrk_aligned+0x40>)
 800ef50:	460c      	mov	r4, r1
 800ef52:	6831      	ldr	r1, [r6, #0]
 800ef54:	4605      	mov	r5, r0
 800ef56:	b911      	cbnz	r1, 800ef5e <sbrk_aligned+0x12>
 800ef58:	f002 f988 	bl	801126c <_sbrk_r>
 800ef5c:	6030      	str	r0, [r6, #0]
 800ef5e:	4621      	mov	r1, r4
 800ef60:	4628      	mov	r0, r5
 800ef62:	f002 f983 	bl	801126c <_sbrk_r>
 800ef66:	1c43      	adds	r3, r0, #1
 800ef68:	d103      	bne.n	800ef72 <sbrk_aligned+0x26>
 800ef6a:	f04f 34ff 	mov.w	r4, #4294967295
 800ef6e:	4620      	mov	r0, r4
 800ef70:	bd70      	pop	{r4, r5, r6, pc}
 800ef72:	1cc4      	adds	r4, r0, #3
 800ef74:	f024 0403 	bic.w	r4, r4, #3
 800ef78:	42a0      	cmp	r0, r4
 800ef7a:	d0f8      	beq.n	800ef6e <sbrk_aligned+0x22>
 800ef7c:	1a21      	subs	r1, r4, r0
 800ef7e:	4628      	mov	r0, r5
 800ef80:	f002 f974 	bl	801126c <_sbrk_r>
 800ef84:	3001      	adds	r0, #1
 800ef86:	d1f2      	bne.n	800ef6e <sbrk_aligned+0x22>
 800ef88:	e7ef      	b.n	800ef6a <sbrk_aligned+0x1e>
 800ef8a:	bf00      	nop
 800ef8c:	20002c9c 	.word	0x20002c9c

0800ef90 <_malloc_r>:
 800ef90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ef94:	1ccd      	adds	r5, r1, #3
 800ef96:	f025 0503 	bic.w	r5, r5, #3
 800ef9a:	3508      	adds	r5, #8
 800ef9c:	2d0c      	cmp	r5, #12
 800ef9e:	bf38      	it	cc
 800efa0:	250c      	movcc	r5, #12
 800efa2:	2d00      	cmp	r5, #0
 800efa4:	4606      	mov	r6, r0
 800efa6:	db01      	blt.n	800efac <_malloc_r+0x1c>
 800efa8:	42a9      	cmp	r1, r5
 800efaa:	d904      	bls.n	800efb6 <_malloc_r+0x26>
 800efac:	230c      	movs	r3, #12
 800efae:	6033      	str	r3, [r6, #0]
 800efb0:	2000      	movs	r0, #0
 800efb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800efb6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f08c <_malloc_r+0xfc>
 800efba:	f000 f869 	bl	800f090 <__malloc_lock>
 800efbe:	f8d8 3000 	ldr.w	r3, [r8]
 800efc2:	461c      	mov	r4, r3
 800efc4:	bb44      	cbnz	r4, 800f018 <_malloc_r+0x88>
 800efc6:	4629      	mov	r1, r5
 800efc8:	4630      	mov	r0, r6
 800efca:	f7ff ffbf 	bl	800ef4c <sbrk_aligned>
 800efce:	1c43      	adds	r3, r0, #1
 800efd0:	4604      	mov	r4, r0
 800efd2:	d158      	bne.n	800f086 <_malloc_r+0xf6>
 800efd4:	f8d8 4000 	ldr.w	r4, [r8]
 800efd8:	4627      	mov	r7, r4
 800efda:	2f00      	cmp	r7, #0
 800efdc:	d143      	bne.n	800f066 <_malloc_r+0xd6>
 800efde:	2c00      	cmp	r4, #0
 800efe0:	d04b      	beq.n	800f07a <_malloc_r+0xea>
 800efe2:	6823      	ldr	r3, [r4, #0]
 800efe4:	4639      	mov	r1, r7
 800efe6:	4630      	mov	r0, r6
 800efe8:	eb04 0903 	add.w	r9, r4, r3
 800efec:	f002 f93e 	bl	801126c <_sbrk_r>
 800eff0:	4581      	cmp	r9, r0
 800eff2:	d142      	bne.n	800f07a <_malloc_r+0xea>
 800eff4:	6821      	ldr	r1, [r4, #0]
 800eff6:	1a6d      	subs	r5, r5, r1
 800eff8:	4629      	mov	r1, r5
 800effa:	4630      	mov	r0, r6
 800effc:	f7ff ffa6 	bl	800ef4c <sbrk_aligned>
 800f000:	3001      	adds	r0, #1
 800f002:	d03a      	beq.n	800f07a <_malloc_r+0xea>
 800f004:	6823      	ldr	r3, [r4, #0]
 800f006:	442b      	add	r3, r5
 800f008:	6023      	str	r3, [r4, #0]
 800f00a:	f8d8 3000 	ldr.w	r3, [r8]
 800f00e:	685a      	ldr	r2, [r3, #4]
 800f010:	bb62      	cbnz	r2, 800f06c <_malloc_r+0xdc>
 800f012:	f8c8 7000 	str.w	r7, [r8]
 800f016:	e00f      	b.n	800f038 <_malloc_r+0xa8>
 800f018:	6822      	ldr	r2, [r4, #0]
 800f01a:	1b52      	subs	r2, r2, r5
 800f01c:	d420      	bmi.n	800f060 <_malloc_r+0xd0>
 800f01e:	2a0b      	cmp	r2, #11
 800f020:	d917      	bls.n	800f052 <_malloc_r+0xc2>
 800f022:	1961      	adds	r1, r4, r5
 800f024:	42a3      	cmp	r3, r4
 800f026:	6025      	str	r5, [r4, #0]
 800f028:	bf18      	it	ne
 800f02a:	6059      	strne	r1, [r3, #4]
 800f02c:	6863      	ldr	r3, [r4, #4]
 800f02e:	bf08      	it	eq
 800f030:	f8c8 1000 	streq.w	r1, [r8]
 800f034:	5162      	str	r2, [r4, r5]
 800f036:	604b      	str	r3, [r1, #4]
 800f038:	4630      	mov	r0, r6
 800f03a:	f000 f82f 	bl	800f09c <__malloc_unlock>
 800f03e:	f104 000b 	add.w	r0, r4, #11
 800f042:	1d23      	adds	r3, r4, #4
 800f044:	f020 0007 	bic.w	r0, r0, #7
 800f048:	1ac2      	subs	r2, r0, r3
 800f04a:	bf1c      	itt	ne
 800f04c:	1a1b      	subne	r3, r3, r0
 800f04e:	50a3      	strne	r3, [r4, r2]
 800f050:	e7af      	b.n	800efb2 <_malloc_r+0x22>
 800f052:	6862      	ldr	r2, [r4, #4]
 800f054:	42a3      	cmp	r3, r4
 800f056:	bf0c      	ite	eq
 800f058:	f8c8 2000 	streq.w	r2, [r8]
 800f05c:	605a      	strne	r2, [r3, #4]
 800f05e:	e7eb      	b.n	800f038 <_malloc_r+0xa8>
 800f060:	4623      	mov	r3, r4
 800f062:	6864      	ldr	r4, [r4, #4]
 800f064:	e7ae      	b.n	800efc4 <_malloc_r+0x34>
 800f066:	463c      	mov	r4, r7
 800f068:	687f      	ldr	r7, [r7, #4]
 800f06a:	e7b6      	b.n	800efda <_malloc_r+0x4a>
 800f06c:	461a      	mov	r2, r3
 800f06e:	685b      	ldr	r3, [r3, #4]
 800f070:	42a3      	cmp	r3, r4
 800f072:	d1fb      	bne.n	800f06c <_malloc_r+0xdc>
 800f074:	2300      	movs	r3, #0
 800f076:	6053      	str	r3, [r2, #4]
 800f078:	e7de      	b.n	800f038 <_malloc_r+0xa8>
 800f07a:	230c      	movs	r3, #12
 800f07c:	6033      	str	r3, [r6, #0]
 800f07e:	4630      	mov	r0, r6
 800f080:	f000 f80c 	bl	800f09c <__malloc_unlock>
 800f084:	e794      	b.n	800efb0 <_malloc_r+0x20>
 800f086:	6005      	str	r5, [r0, #0]
 800f088:	e7d6      	b.n	800f038 <_malloc_r+0xa8>
 800f08a:	bf00      	nop
 800f08c:	20002ca0 	.word	0x20002ca0

0800f090 <__malloc_lock>:
 800f090:	4801      	ldr	r0, [pc, #4]	@ (800f098 <__malloc_lock+0x8>)
 800f092:	f7ff b8b4 	b.w	800e1fe <__retarget_lock_acquire_recursive>
 800f096:	bf00      	nop
 800f098:	20002c98 	.word	0x20002c98

0800f09c <__malloc_unlock>:
 800f09c:	4801      	ldr	r0, [pc, #4]	@ (800f0a4 <__malloc_unlock+0x8>)
 800f09e:	f7ff b8af 	b.w	800e200 <__retarget_lock_release_recursive>
 800f0a2:	bf00      	nop
 800f0a4:	20002c98 	.word	0x20002c98

0800f0a8 <_Balloc>:
 800f0a8:	b570      	push	{r4, r5, r6, lr}
 800f0aa:	69c6      	ldr	r6, [r0, #28]
 800f0ac:	4604      	mov	r4, r0
 800f0ae:	460d      	mov	r5, r1
 800f0b0:	b976      	cbnz	r6, 800f0d0 <_Balloc+0x28>
 800f0b2:	2010      	movs	r0, #16
 800f0b4:	f7ff ff42 	bl	800ef3c <malloc>
 800f0b8:	4602      	mov	r2, r0
 800f0ba:	61e0      	str	r0, [r4, #28]
 800f0bc:	b920      	cbnz	r0, 800f0c8 <_Balloc+0x20>
 800f0be:	4b18      	ldr	r3, [pc, #96]	@ (800f120 <_Balloc+0x78>)
 800f0c0:	4818      	ldr	r0, [pc, #96]	@ (800f124 <_Balloc+0x7c>)
 800f0c2:	216b      	movs	r1, #107	@ 0x6b
 800f0c4:	f002 f8f8 	bl	80112b8 <__assert_func>
 800f0c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f0cc:	6006      	str	r6, [r0, #0]
 800f0ce:	60c6      	str	r6, [r0, #12]
 800f0d0:	69e6      	ldr	r6, [r4, #28]
 800f0d2:	68f3      	ldr	r3, [r6, #12]
 800f0d4:	b183      	cbz	r3, 800f0f8 <_Balloc+0x50>
 800f0d6:	69e3      	ldr	r3, [r4, #28]
 800f0d8:	68db      	ldr	r3, [r3, #12]
 800f0da:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f0de:	b9b8      	cbnz	r0, 800f110 <_Balloc+0x68>
 800f0e0:	2101      	movs	r1, #1
 800f0e2:	fa01 f605 	lsl.w	r6, r1, r5
 800f0e6:	1d72      	adds	r2, r6, #5
 800f0e8:	0092      	lsls	r2, r2, #2
 800f0ea:	4620      	mov	r0, r4
 800f0ec:	f002 f902 	bl	80112f4 <_calloc_r>
 800f0f0:	b160      	cbz	r0, 800f10c <_Balloc+0x64>
 800f0f2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f0f6:	e00e      	b.n	800f116 <_Balloc+0x6e>
 800f0f8:	2221      	movs	r2, #33	@ 0x21
 800f0fa:	2104      	movs	r1, #4
 800f0fc:	4620      	mov	r0, r4
 800f0fe:	f002 f8f9 	bl	80112f4 <_calloc_r>
 800f102:	69e3      	ldr	r3, [r4, #28]
 800f104:	60f0      	str	r0, [r6, #12]
 800f106:	68db      	ldr	r3, [r3, #12]
 800f108:	2b00      	cmp	r3, #0
 800f10a:	d1e4      	bne.n	800f0d6 <_Balloc+0x2e>
 800f10c:	2000      	movs	r0, #0
 800f10e:	bd70      	pop	{r4, r5, r6, pc}
 800f110:	6802      	ldr	r2, [r0, #0]
 800f112:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f116:	2300      	movs	r3, #0
 800f118:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f11c:	e7f7      	b.n	800f10e <_Balloc+0x66>
 800f11e:	bf00      	nop
 800f120:	080132ac 	.word	0x080132ac
 800f124:	0801332c 	.word	0x0801332c

0800f128 <_Bfree>:
 800f128:	b570      	push	{r4, r5, r6, lr}
 800f12a:	69c6      	ldr	r6, [r0, #28]
 800f12c:	4605      	mov	r5, r0
 800f12e:	460c      	mov	r4, r1
 800f130:	b976      	cbnz	r6, 800f150 <_Bfree+0x28>
 800f132:	2010      	movs	r0, #16
 800f134:	f7ff ff02 	bl	800ef3c <malloc>
 800f138:	4602      	mov	r2, r0
 800f13a:	61e8      	str	r0, [r5, #28]
 800f13c:	b920      	cbnz	r0, 800f148 <_Bfree+0x20>
 800f13e:	4b09      	ldr	r3, [pc, #36]	@ (800f164 <_Bfree+0x3c>)
 800f140:	4809      	ldr	r0, [pc, #36]	@ (800f168 <_Bfree+0x40>)
 800f142:	218f      	movs	r1, #143	@ 0x8f
 800f144:	f002 f8b8 	bl	80112b8 <__assert_func>
 800f148:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f14c:	6006      	str	r6, [r0, #0]
 800f14e:	60c6      	str	r6, [r0, #12]
 800f150:	b13c      	cbz	r4, 800f162 <_Bfree+0x3a>
 800f152:	69eb      	ldr	r3, [r5, #28]
 800f154:	6862      	ldr	r2, [r4, #4]
 800f156:	68db      	ldr	r3, [r3, #12]
 800f158:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f15c:	6021      	str	r1, [r4, #0]
 800f15e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f162:	bd70      	pop	{r4, r5, r6, pc}
 800f164:	080132ac 	.word	0x080132ac
 800f168:	0801332c 	.word	0x0801332c

0800f16c <__multadd>:
 800f16c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f170:	690d      	ldr	r5, [r1, #16]
 800f172:	4607      	mov	r7, r0
 800f174:	460c      	mov	r4, r1
 800f176:	461e      	mov	r6, r3
 800f178:	f101 0c14 	add.w	ip, r1, #20
 800f17c:	2000      	movs	r0, #0
 800f17e:	f8dc 3000 	ldr.w	r3, [ip]
 800f182:	b299      	uxth	r1, r3
 800f184:	fb02 6101 	mla	r1, r2, r1, r6
 800f188:	0c1e      	lsrs	r6, r3, #16
 800f18a:	0c0b      	lsrs	r3, r1, #16
 800f18c:	fb02 3306 	mla	r3, r2, r6, r3
 800f190:	b289      	uxth	r1, r1
 800f192:	3001      	adds	r0, #1
 800f194:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f198:	4285      	cmp	r5, r0
 800f19a:	f84c 1b04 	str.w	r1, [ip], #4
 800f19e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f1a2:	dcec      	bgt.n	800f17e <__multadd+0x12>
 800f1a4:	b30e      	cbz	r6, 800f1ea <__multadd+0x7e>
 800f1a6:	68a3      	ldr	r3, [r4, #8]
 800f1a8:	42ab      	cmp	r3, r5
 800f1aa:	dc19      	bgt.n	800f1e0 <__multadd+0x74>
 800f1ac:	6861      	ldr	r1, [r4, #4]
 800f1ae:	4638      	mov	r0, r7
 800f1b0:	3101      	adds	r1, #1
 800f1b2:	f7ff ff79 	bl	800f0a8 <_Balloc>
 800f1b6:	4680      	mov	r8, r0
 800f1b8:	b928      	cbnz	r0, 800f1c6 <__multadd+0x5a>
 800f1ba:	4602      	mov	r2, r0
 800f1bc:	4b0c      	ldr	r3, [pc, #48]	@ (800f1f0 <__multadd+0x84>)
 800f1be:	480d      	ldr	r0, [pc, #52]	@ (800f1f4 <__multadd+0x88>)
 800f1c0:	21ba      	movs	r1, #186	@ 0xba
 800f1c2:	f002 f879 	bl	80112b8 <__assert_func>
 800f1c6:	6922      	ldr	r2, [r4, #16]
 800f1c8:	3202      	adds	r2, #2
 800f1ca:	f104 010c 	add.w	r1, r4, #12
 800f1ce:	0092      	lsls	r2, r2, #2
 800f1d0:	300c      	adds	r0, #12
 800f1d2:	f002 f85b 	bl	801128c <memcpy>
 800f1d6:	4621      	mov	r1, r4
 800f1d8:	4638      	mov	r0, r7
 800f1da:	f7ff ffa5 	bl	800f128 <_Bfree>
 800f1de:	4644      	mov	r4, r8
 800f1e0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f1e4:	3501      	adds	r5, #1
 800f1e6:	615e      	str	r6, [r3, #20]
 800f1e8:	6125      	str	r5, [r4, #16]
 800f1ea:	4620      	mov	r0, r4
 800f1ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f1f0:	0801331b 	.word	0x0801331b
 800f1f4:	0801332c 	.word	0x0801332c

0800f1f8 <__s2b>:
 800f1f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f1fc:	460c      	mov	r4, r1
 800f1fe:	4615      	mov	r5, r2
 800f200:	461f      	mov	r7, r3
 800f202:	2209      	movs	r2, #9
 800f204:	3308      	adds	r3, #8
 800f206:	4606      	mov	r6, r0
 800f208:	fb93 f3f2 	sdiv	r3, r3, r2
 800f20c:	2100      	movs	r1, #0
 800f20e:	2201      	movs	r2, #1
 800f210:	429a      	cmp	r2, r3
 800f212:	db09      	blt.n	800f228 <__s2b+0x30>
 800f214:	4630      	mov	r0, r6
 800f216:	f7ff ff47 	bl	800f0a8 <_Balloc>
 800f21a:	b940      	cbnz	r0, 800f22e <__s2b+0x36>
 800f21c:	4602      	mov	r2, r0
 800f21e:	4b19      	ldr	r3, [pc, #100]	@ (800f284 <__s2b+0x8c>)
 800f220:	4819      	ldr	r0, [pc, #100]	@ (800f288 <__s2b+0x90>)
 800f222:	21d3      	movs	r1, #211	@ 0xd3
 800f224:	f002 f848 	bl	80112b8 <__assert_func>
 800f228:	0052      	lsls	r2, r2, #1
 800f22a:	3101      	adds	r1, #1
 800f22c:	e7f0      	b.n	800f210 <__s2b+0x18>
 800f22e:	9b08      	ldr	r3, [sp, #32]
 800f230:	6143      	str	r3, [r0, #20]
 800f232:	2d09      	cmp	r5, #9
 800f234:	f04f 0301 	mov.w	r3, #1
 800f238:	6103      	str	r3, [r0, #16]
 800f23a:	dd16      	ble.n	800f26a <__s2b+0x72>
 800f23c:	f104 0909 	add.w	r9, r4, #9
 800f240:	46c8      	mov	r8, r9
 800f242:	442c      	add	r4, r5
 800f244:	f818 3b01 	ldrb.w	r3, [r8], #1
 800f248:	4601      	mov	r1, r0
 800f24a:	3b30      	subs	r3, #48	@ 0x30
 800f24c:	220a      	movs	r2, #10
 800f24e:	4630      	mov	r0, r6
 800f250:	f7ff ff8c 	bl	800f16c <__multadd>
 800f254:	45a0      	cmp	r8, r4
 800f256:	d1f5      	bne.n	800f244 <__s2b+0x4c>
 800f258:	f1a5 0408 	sub.w	r4, r5, #8
 800f25c:	444c      	add	r4, r9
 800f25e:	1b2d      	subs	r5, r5, r4
 800f260:	1963      	adds	r3, r4, r5
 800f262:	42bb      	cmp	r3, r7
 800f264:	db04      	blt.n	800f270 <__s2b+0x78>
 800f266:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f26a:	340a      	adds	r4, #10
 800f26c:	2509      	movs	r5, #9
 800f26e:	e7f6      	b.n	800f25e <__s2b+0x66>
 800f270:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f274:	4601      	mov	r1, r0
 800f276:	3b30      	subs	r3, #48	@ 0x30
 800f278:	220a      	movs	r2, #10
 800f27a:	4630      	mov	r0, r6
 800f27c:	f7ff ff76 	bl	800f16c <__multadd>
 800f280:	e7ee      	b.n	800f260 <__s2b+0x68>
 800f282:	bf00      	nop
 800f284:	0801331b 	.word	0x0801331b
 800f288:	0801332c 	.word	0x0801332c

0800f28c <__hi0bits>:
 800f28c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800f290:	4603      	mov	r3, r0
 800f292:	bf36      	itet	cc
 800f294:	0403      	lslcc	r3, r0, #16
 800f296:	2000      	movcs	r0, #0
 800f298:	2010      	movcc	r0, #16
 800f29a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f29e:	bf3c      	itt	cc
 800f2a0:	021b      	lslcc	r3, r3, #8
 800f2a2:	3008      	addcc	r0, #8
 800f2a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f2a8:	bf3c      	itt	cc
 800f2aa:	011b      	lslcc	r3, r3, #4
 800f2ac:	3004      	addcc	r0, #4
 800f2ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f2b2:	bf3c      	itt	cc
 800f2b4:	009b      	lslcc	r3, r3, #2
 800f2b6:	3002      	addcc	r0, #2
 800f2b8:	2b00      	cmp	r3, #0
 800f2ba:	db05      	blt.n	800f2c8 <__hi0bits+0x3c>
 800f2bc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800f2c0:	f100 0001 	add.w	r0, r0, #1
 800f2c4:	bf08      	it	eq
 800f2c6:	2020      	moveq	r0, #32
 800f2c8:	4770      	bx	lr

0800f2ca <__lo0bits>:
 800f2ca:	6803      	ldr	r3, [r0, #0]
 800f2cc:	4602      	mov	r2, r0
 800f2ce:	f013 0007 	ands.w	r0, r3, #7
 800f2d2:	d00b      	beq.n	800f2ec <__lo0bits+0x22>
 800f2d4:	07d9      	lsls	r1, r3, #31
 800f2d6:	d421      	bmi.n	800f31c <__lo0bits+0x52>
 800f2d8:	0798      	lsls	r0, r3, #30
 800f2da:	bf49      	itett	mi
 800f2dc:	085b      	lsrmi	r3, r3, #1
 800f2de:	089b      	lsrpl	r3, r3, #2
 800f2e0:	2001      	movmi	r0, #1
 800f2e2:	6013      	strmi	r3, [r2, #0]
 800f2e4:	bf5c      	itt	pl
 800f2e6:	6013      	strpl	r3, [r2, #0]
 800f2e8:	2002      	movpl	r0, #2
 800f2ea:	4770      	bx	lr
 800f2ec:	b299      	uxth	r1, r3
 800f2ee:	b909      	cbnz	r1, 800f2f4 <__lo0bits+0x2a>
 800f2f0:	0c1b      	lsrs	r3, r3, #16
 800f2f2:	2010      	movs	r0, #16
 800f2f4:	b2d9      	uxtb	r1, r3
 800f2f6:	b909      	cbnz	r1, 800f2fc <__lo0bits+0x32>
 800f2f8:	3008      	adds	r0, #8
 800f2fa:	0a1b      	lsrs	r3, r3, #8
 800f2fc:	0719      	lsls	r1, r3, #28
 800f2fe:	bf04      	itt	eq
 800f300:	091b      	lsreq	r3, r3, #4
 800f302:	3004      	addeq	r0, #4
 800f304:	0799      	lsls	r1, r3, #30
 800f306:	bf04      	itt	eq
 800f308:	089b      	lsreq	r3, r3, #2
 800f30a:	3002      	addeq	r0, #2
 800f30c:	07d9      	lsls	r1, r3, #31
 800f30e:	d403      	bmi.n	800f318 <__lo0bits+0x4e>
 800f310:	085b      	lsrs	r3, r3, #1
 800f312:	f100 0001 	add.w	r0, r0, #1
 800f316:	d003      	beq.n	800f320 <__lo0bits+0x56>
 800f318:	6013      	str	r3, [r2, #0]
 800f31a:	4770      	bx	lr
 800f31c:	2000      	movs	r0, #0
 800f31e:	4770      	bx	lr
 800f320:	2020      	movs	r0, #32
 800f322:	4770      	bx	lr

0800f324 <__i2b>:
 800f324:	b510      	push	{r4, lr}
 800f326:	460c      	mov	r4, r1
 800f328:	2101      	movs	r1, #1
 800f32a:	f7ff febd 	bl	800f0a8 <_Balloc>
 800f32e:	4602      	mov	r2, r0
 800f330:	b928      	cbnz	r0, 800f33e <__i2b+0x1a>
 800f332:	4b05      	ldr	r3, [pc, #20]	@ (800f348 <__i2b+0x24>)
 800f334:	4805      	ldr	r0, [pc, #20]	@ (800f34c <__i2b+0x28>)
 800f336:	f240 1145 	movw	r1, #325	@ 0x145
 800f33a:	f001 ffbd 	bl	80112b8 <__assert_func>
 800f33e:	2301      	movs	r3, #1
 800f340:	6144      	str	r4, [r0, #20]
 800f342:	6103      	str	r3, [r0, #16]
 800f344:	bd10      	pop	{r4, pc}
 800f346:	bf00      	nop
 800f348:	0801331b 	.word	0x0801331b
 800f34c:	0801332c 	.word	0x0801332c

0800f350 <__multiply>:
 800f350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f354:	4614      	mov	r4, r2
 800f356:	690a      	ldr	r2, [r1, #16]
 800f358:	6923      	ldr	r3, [r4, #16]
 800f35a:	429a      	cmp	r2, r3
 800f35c:	bfa8      	it	ge
 800f35e:	4623      	movge	r3, r4
 800f360:	460f      	mov	r7, r1
 800f362:	bfa4      	itt	ge
 800f364:	460c      	movge	r4, r1
 800f366:	461f      	movge	r7, r3
 800f368:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800f36c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800f370:	68a3      	ldr	r3, [r4, #8]
 800f372:	6861      	ldr	r1, [r4, #4]
 800f374:	eb0a 0609 	add.w	r6, sl, r9
 800f378:	42b3      	cmp	r3, r6
 800f37a:	b085      	sub	sp, #20
 800f37c:	bfb8      	it	lt
 800f37e:	3101      	addlt	r1, #1
 800f380:	f7ff fe92 	bl	800f0a8 <_Balloc>
 800f384:	b930      	cbnz	r0, 800f394 <__multiply+0x44>
 800f386:	4602      	mov	r2, r0
 800f388:	4b44      	ldr	r3, [pc, #272]	@ (800f49c <__multiply+0x14c>)
 800f38a:	4845      	ldr	r0, [pc, #276]	@ (800f4a0 <__multiply+0x150>)
 800f38c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800f390:	f001 ff92 	bl	80112b8 <__assert_func>
 800f394:	f100 0514 	add.w	r5, r0, #20
 800f398:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800f39c:	462b      	mov	r3, r5
 800f39e:	2200      	movs	r2, #0
 800f3a0:	4543      	cmp	r3, r8
 800f3a2:	d321      	bcc.n	800f3e8 <__multiply+0x98>
 800f3a4:	f107 0114 	add.w	r1, r7, #20
 800f3a8:	f104 0214 	add.w	r2, r4, #20
 800f3ac:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800f3b0:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800f3b4:	9302      	str	r3, [sp, #8]
 800f3b6:	1b13      	subs	r3, r2, r4
 800f3b8:	3b15      	subs	r3, #21
 800f3ba:	f023 0303 	bic.w	r3, r3, #3
 800f3be:	3304      	adds	r3, #4
 800f3c0:	f104 0715 	add.w	r7, r4, #21
 800f3c4:	42ba      	cmp	r2, r7
 800f3c6:	bf38      	it	cc
 800f3c8:	2304      	movcc	r3, #4
 800f3ca:	9301      	str	r3, [sp, #4]
 800f3cc:	9b02      	ldr	r3, [sp, #8]
 800f3ce:	9103      	str	r1, [sp, #12]
 800f3d0:	428b      	cmp	r3, r1
 800f3d2:	d80c      	bhi.n	800f3ee <__multiply+0x9e>
 800f3d4:	2e00      	cmp	r6, #0
 800f3d6:	dd03      	ble.n	800f3e0 <__multiply+0x90>
 800f3d8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f3dc:	2b00      	cmp	r3, #0
 800f3de:	d05b      	beq.n	800f498 <__multiply+0x148>
 800f3e0:	6106      	str	r6, [r0, #16]
 800f3e2:	b005      	add	sp, #20
 800f3e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3e8:	f843 2b04 	str.w	r2, [r3], #4
 800f3ec:	e7d8      	b.n	800f3a0 <__multiply+0x50>
 800f3ee:	f8b1 a000 	ldrh.w	sl, [r1]
 800f3f2:	f1ba 0f00 	cmp.w	sl, #0
 800f3f6:	d024      	beq.n	800f442 <__multiply+0xf2>
 800f3f8:	f104 0e14 	add.w	lr, r4, #20
 800f3fc:	46a9      	mov	r9, r5
 800f3fe:	f04f 0c00 	mov.w	ip, #0
 800f402:	f85e 7b04 	ldr.w	r7, [lr], #4
 800f406:	f8d9 3000 	ldr.w	r3, [r9]
 800f40a:	fa1f fb87 	uxth.w	fp, r7
 800f40e:	b29b      	uxth	r3, r3
 800f410:	fb0a 330b 	mla	r3, sl, fp, r3
 800f414:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800f418:	f8d9 7000 	ldr.w	r7, [r9]
 800f41c:	4463      	add	r3, ip
 800f41e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800f422:	fb0a c70b 	mla	r7, sl, fp, ip
 800f426:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800f42a:	b29b      	uxth	r3, r3
 800f42c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800f430:	4572      	cmp	r2, lr
 800f432:	f849 3b04 	str.w	r3, [r9], #4
 800f436:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800f43a:	d8e2      	bhi.n	800f402 <__multiply+0xb2>
 800f43c:	9b01      	ldr	r3, [sp, #4]
 800f43e:	f845 c003 	str.w	ip, [r5, r3]
 800f442:	9b03      	ldr	r3, [sp, #12]
 800f444:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800f448:	3104      	adds	r1, #4
 800f44a:	f1b9 0f00 	cmp.w	r9, #0
 800f44e:	d021      	beq.n	800f494 <__multiply+0x144>
 800f450:	682b      	ldr	r3, [r5, #0]
 800f452:	f104 0c14 	add.w	ip, r4, #20
 800f456:	46ae      	mov	lr, r5
 800f458:	f04f 0a00 	mov.w	sl, #0
 800f45c:	f8bc b000 	ldrh.w	fp, [ip]
 800f460:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800f464:	fb09 770b 	mla	r7, r9, fp, r7
 800f468:	4457      	add	r7, sl
 800f46a:	b29b      	uxth	r3, r3
 800f46c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800f470:	f84e 3b04 	str.w	r3, [lr], #4
 800f474:	f85c 3b04 	ldr.w	r3, [ip], #4
 800f478:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f47c:	f8be 3000 	ldrh.w	r3, [lr]
 800f480:	fb09 330a 	mla	r3, r9, sl, r3
 800f484:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800f488:	4562      	cmp	r2, ip
 800f48a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f48e:	d8e5      	bhi.n	800f45c <__multiply+0x10c>
 800f490:	9f01      	ldr	r7, [sp, #4]
 800f492:	51eb      	str	r3, [r5, r7]
 800f494:	3504      	adds	r5, #4
 800f496:	e799      	b.n	800f3cc <__multiply+0x7c>
 800f498:	3e01      	subs	r6, #1
 800f49a:	e79b      	b.n	800f3d4 <__multiply+0x84>
 800f49c:	0801331b 	.word	0x0801331b
 800f4a0:	0801332c 	.word	0x0801332c

0800f4a4 <__pow5mult>:
 800f4a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f4a8:	4615      	mov	r5, r2
 800f4aa:	f012 0203 	ands.w	r2, r2, #3
 800f4ae:	4607      	mov	r7, r0
 800f4b0:	460e      	mov	r6, r1
 800f4b2:	d007      	beq.n	800f4c4 <__pow5mult+0x20>
 800f4b4:	4c25      	ldr	r4, [pc, #148]	@ (800f54c <__pow5mult+0xa8>)
 800f4b6:	3a01      	subs	r2, #1
 800f4b8:	2300      	movs	r3, #0
 800f4ba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f4be:	f7ff fe55 	bl	800f16c <__multadd>
 800f4c2:	4606      	mov	r6, r0
 800f4c4:	10ad      	asrs	r5, r5, #2
 800f4c6:	d03d      	beq.n	800f544 <__pow5mult+0xa0>
 800f4c8:	69fc      	ldr	r4, [r7, #28]
 800f4ca:	b97c      	cbnz	r4, 800f4ec <__pow5mult+0x48>
 800f4cc:	2010      	movs	r0, #16
 800f4ce:	f7ff fd35 	bl	800ef3c <malloc>
 800f4d2:	4602      	mov	r2, r0
 800f4d4:	61f8      	str	r0, [r7, #28]
 800f4d6:	b928      	cbnz	r0, 800f4e4 <__pow5mult+0x40>
 800f4d8:	4b1d      	ldr	r3, [pc, #116]	@ (800f550 <__pow5mult+0xac>)
 800f4da:	481e      	ldr	r0, [pc, #120]	@ (800f554 <__pow5mult+0xb0>)
 800f4dc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800f4e0:	f001 feea 	bl	80112b8 <__assert_func>
 800f4e4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f4e8:	6004      	str	r4, [r0, #0]
 800f4ea:	60c4      	str	r4, [r0, #12]
 800f4ec:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800f4f0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f4f4:	b94c      	cbnz	r4, 800f50a <__pow5mult+0x66>
 800f4f6:	f240 2171 	movw	r1, #625	@ 0x271
 800f4fa:	4638      	mov	r0, r7
 800f4fc:	f7ff ff12 	bl	800f324 <__i2b>
 800f500:	2300      	movs	r3, #0
 800f502:	f8c8 0008 	str.w	r0, [r8, #8]
 800f506:	4604      	mov	r4, r0
 800f508:	6003      	str	r3, [r0, #0]
 800f50a:	f04f 0900 	mov.w	r9, #0
 800f50e:	07eb      	lsls	r3, r5, #31
 800f510:	d50a      	bpl.n	800f528 <__pow5mult+0x84>
 800f512:	4631      	mov	r1, r6
 800f514:	4622      	mov	r2, r4
 800f516:	4638      	mov	r0, r7
 800f518:	f7ff ff1a 	bl	800f350 <__multiply>
 800f51c:	4631      	mov	r1, r6
 800f51e:	4680      	mov	r8, r0
 800f520:	4638      	mov	r0, r7
 800f522:	f7ff fe01 	bl	800f128 <_Bfree>
 800f526:	4646      	mov	r6, r8
 800f528:	106d      	asrs	r5, r5, #1
 800f52a:	d00b      	beq.n	800f544 <__pow5mult+0xa0>
 800f52c:	6820      	ldr	r0, [r4, #0]
 800f52e:	b938      	cbnz	r0, 800f540 <__pow5mult+0x9c>
 800f530:	4622      	mov	r2, r4
 800f532:	4621      	mov	r1, r4
 800f534:	4638      	mov	r0, r7
 800f536:	f7ff ff0b 	bl	800f350 <__multiply>
 800f53a:	6020      	str	r0, [r4, #0]
 800f53c:	f8c0 9000 	str.w	r9, [r0]
 800f540:	4604      	mov	r4, r0
 800f542:	e7e4      	b.n	800f50e <__pow5mult+0x6a>
 800f544:	4630      	mov	r0, r6
 800f546:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f54a:	bf00      	nop
 800f54c:	08013388 	.word	0x08013388
 800f550:	080132ac 	.word	0x080132ac
 800f554:	0801332c 	.word	0x0801332c

0800f558 <__lshift>:
 800f558:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f55c:	460c      	mov	r4, r1
 800f55e:	6849      	ldr	r1, [r1, #4]
 800f560:	6923      	ldr	r3, [r4, #16]
 800f562:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f566:	68a3      	ldr	r3, [r4, #8]
 800f568:	4607      	mov	r7, r0
 800f56a:	4691      	mov	r9, r2
 800f56c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f570:	f108 0601 	add.w	r6, r8, #1
 800f574:	42b3      	cmp	r3, r6
 800f576:	db0b      	blt.n	800f590 <__lshift+0x38>
 800f578:	4638      	mov	r0, r7
 800f57a:	f7ff fd95 	bl	800f0a8 <_Balloc>
 800f57e:	4605      	mov	r5, r0
 800f580:	b948      	cbnz	r0, 800f596 <__lshift+0x3e>
 800f582:	4602      	mov	r2, r0
 800f584:	4b28      	ldr	r3, [pc, #160]	@ (800f628 <__lshift+0xd0>)
 800f586:	4829      	ldr	r0, [pc, #164]	@ (800f62c <__lshift+0xd4>)
 800f588:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800f58c:	f001 fe94 	bl	80112b8 <__assert_func>
 800f590:	3101      	adds	r1, #1
 800f592:	005b      	lsls	r3, r3, #1
 800f594:	e7ee      	b.n	800f574 <__lshift+0x1c>
 800f596:	2300      	movs	r3, #0
 800f598:	f100 0114 	add.w	r1, r0, #20
 800f59c:	f100 0210 	add.w	r2, r0, #16
 800f5a0:	4618      	mov	r0, r3
 800f5a2:	4553      	cmp	r3, sl
 800f5a4:	db33      	blt.n	800f60e <__lshift+0xb6>
 800f5a6:	6920      	ldr	r0, [r4, #16]
 800f5a8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f5ac:	f104 0314 	add.w	r3, r4, #20
 800f5b0:	f019 091f 	ands.w	r9, r9, #31
 800f5b4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f5b8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f5bc:	d02b      	beq.n	800f616 <__lshift+0xbe>
 800f5be:	f1c9 0e20 	rsb	lr, r9, #32
 800f5c2:	468a      	mov	sl, r1
 800f5c4:	2200      	movs	r2, #0
 800f5c6:	6818      	ldr	r0, [r3, #0]
 800f5c8:	fa00 f009 	lsl.w	r0, r0, r9
 800f5cc:	4310      	orrs	r0, r2
 800f5ce:	f84a 0b04 	str.w	r0, [sl], #4
 800f5d2:	f853 2b04 	ldr.w	r2, [r3], #4
 800f5d6:	459c      	cmp	ip, r3
 800f5d8:	fa22 f20e 	lsr.w	r2, r2, lr
 800f5dc:	d8f3      	bhi.n	800f5c6 <__lshift+0x6e>
 800f5de:	ebac 0304 	sub.w	r3, ip, r4
 800f5e2:	3b15      	subs	r3, #21
 800f5e4:	f023 0303 	bic.w	r3, r3, #3
 800f5e8:	3304      	adds	r3, #4
 800f5ea:	f104 0015 	add.w	r0, r4, #21
 800f5ee:	4584      	cmp	ip, r0
 800f5f0:	bf38      	it	cc
 800f5f2:	2304      	movcc	r3, #4
 800f5f4:	50ca      	str	r2, [r1, r3]
 800f5f6:	b10a      	cbz	r2, 800f5fc <__lshift+0xa4>
 800f5f8:	f108 0602 	add.w	r6, r8, #2
 800f5fc:	3e01      	subs	r6, #1
 800f5fe:	4638      	mov	r0, r7
 800f600:	612e      	str	r6, [r5, #16]
 800f602:	4621      	mov	r1, r4
 800f604:	f7ff fd90 	bl	800f128 <_Bfree>
 800f608:	4628      	mov	r0, r5
 800f60a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f60e:	f842 0f04 	str.w	r0, [r2, #4]!
 800f612:	3301      	adds	r3, #1
 800f614:	e7c5      	b.n	800f5a2 <__lshift+0x4a>
 800f616:	3904      	subs	r1, #4
 800f618:	f853 2b04 	ldr.w	r2, [r3], #4
 800f61c:	f841 2f04 	str.w	r2, [r1, #4]!
 800f620:	459c      	cmp	ip, r3
 800f622:	d8f9      	bhi.n	800f618 <__lshift+0xc0>
 800f624:	e7ea      	b.n	800f5fc <__lshift+0xa4>
 800f626:	bf00      	nop
 800f628:	0801331b 	.word	0x0801331b
 800f62c:	0801332c 	.word	0x0801332c

0800f630 <__mcmp>:
 800f630:	690a      	ldr	r2, [r1, #16]
 800f632:	4603      	mov	r3, r0
 800f634:	6900      	ldr	r0, [r0, #16]
 800f636:	1a80      	subs	r0, r0, r2
 800f638:	b530      	push	{r4, r5, lr}
 800f63a:	d10e      	bne.n	800f65a <__mcmp+0x2a>
 800f63c:	3314      	adds	r3, #20
 800f63e:	3114      	adds	r1, #20
 800f640:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800f644:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f648:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f64c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f650:	4295      	cmp	r5, r2
 800f652:	d003      	beq.n	800f65c <__mcmp+0x2c>
 800f654:	d205      	bcs.n	800f662 <__mcmp+0x32>
 800f656:	f04f 30ff 	mov.w	r0, #4294967295
 800f65a:	bd30      	pop	{r4, r5, pc}
 800f65c:	42a3      	cmp	r3, r4
 800f65e:	d3f3      	bcc.n	800f648 <__mcmp+0x18>
 800f660:	e7fb      	b.n	800f65a <__mcmp+0x2a>
 800f662:	2001      	movs	r0, #1
 800f664:	e7f9      	b.n	800f65a <__mcmp+0x2a>
	...

0800f668 <__mdiff>:
 800f668:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f66c:	4689      	mov	r9, r1
 800f66e:	4606      	mov	r6, r0
 800f670:	4611      	mov	r1, r2
 800f672:	4648      	mov	r0, r9
 800f674:	4614      	mov	r4, r2
 800f676:	f7ff ffdb 	bl	800f630 <__mcmp>
 800f67a:	1e05      	subs	r5, r0, #0
 800f67c:	d112      	bne.n	800f6a4 <__mdiff+0x3c>
 800f67e:	4629      	mov	r1, r5
 800f680:	4630      	mov	r0, r6
 800f682:	f7ff fd11 	bl	800f0a8 <_Balloc>
 800f686:	4602      	mov	r2, r0
 800f688:	b928      	cbnz	r0, 800f696 <__mdiff+0x2e>
 800f68a:	4b3f      	ldr	r3, [pc, #252]	@ (800f788 <__mdiff+0x120>)
 800f68c:	f240 2137 	movw	r1, #567	@ 0x237
 800f690:	483e      	ldr	r0, [pc, #248]	@ (800f78c <__mdiff+0x124>)
 800f692:	f001 fe11 	bl	80112b8 <__assert_func>
 800f696:	2301      	movs	r3, #1
 800f698:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f69c:	4610      	mov	r0, r2
 800f69e:	b003      	add	sp, #12
 800f6a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f6a4:	bfbc      	itt	lt
 800f6a6:	464b      	movlt	r3, r9
 800f6a8:	46a1      	movlt	r9, r4
 800f6aa:	4630      	mov	r0, r6
 800f6ac:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f6b0:	bfba      	itte	lt
 800f6b2:	461c      	movlt	r4, r3
 800f6b4:	2501      	movlt	r5, #1
 800f6b6:	2500      	movge	r5, #0
 800f6b8:	f7ff fcf6 	bl	800f0a8 <_Balloc>
 800f6bc:	4602      	mov	r2, r0
 800f6be:	b918      	cbnz	r0, 800f6c8 <__mdiff+0x60>
 800f6c0:	4b31      	ldr	r3, [pc, #196]	@ (800f788 <__mdiff+0x120>)
 800f6c2:	f240 2145 	movw	r1, #581	@ 0x245
 800f6c6:	e7e3      	b.n	800f690 <__mdiff+0x28>
 800f6c8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f6cc:	6926      	ldr	r6, [r4, #16]
 800f6ce:	60c5      	str	r5, [r0, #12]
 800f6d0:	f109 0310 	add.w	r3, r9, #16
 800f6d4:	f109 0514 	add.w	r5, r9, #20
 800f6d8:	f104 0e14 	add.w	lr, r4, #20
 800f6dc:	f100 0b14 	add.w	fp, r0, #20
 800f6e0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f6e4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f6e8:	9301      	str	r3, [sp, #4]
 800f6ea:	46d9      	mov	r9, fp
 800f6ec:	f04f 0c00 	mov.w	ip, #0
 800f6f0:	9b01      	ldr	r3, [sp, #4]
 800f6f2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f6f6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f6fa:	9301      	str	r3, [sp, #4]
 800f6fc:	fa1f f38a 	uxth.w	r3, sl
 800f700:	4619      	mov	r1, r3
 800f702:	b283      	uxth	r3, r0
 800f704:	1acb      	subs	r3, r1, r3
 800f706:	0c00      	lsrs	r0, r0, #16
 800f708:	4463      	add	r3, ip
 800f70a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f70e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f712:	b29b      	uxth	r3, r3
 800f714:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f718:	4576      	cmp	r6, lr
 800f71a:	f849 3b04 	str.w	r3, [r9], #4
 800f71e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f722:	d8e5      	bhi.n	800f6f0 <__mdiff+0x88>
 800f724:	1b33      	subs	r3, r6, r4
 800f726:	3b15      	subs	r3, #21
 800f728:	f023 0303 	bic.w	r3, r3, #3
 800f72c:	3415      	adds	r4, #21
 800f72e:	3304      	adds	r3, #4
 800f730:	42a6      	cmp	r6, r4
 800f732:	bf38      	it	cc
 800f734:	2304      	movcc	r3, #4
 800f736:	441d      	add	r5, r3
 800f738:	445b      	add	r3, fp
 800f73a:	461e      	mov	r6, r3
 800f73c:	462c      	mov	r4, r5
 800f73e:	4544      	cmp	r4, r8
 800f740:	d30e      	bcc.n	800f760 <__mdiff+0xf8>
 800f742:	f108 0103 	add.w	r1, r8, #3
 800f746:	1b49      	subs	r1, r1, r5
 800f748:	f021 0103 	bic.w	r1, r1, #3
 800f74c:	3d03      	subs	r5, #3
 800f74e:	45a8      	cmp	r8, r5
 800f750:	bf38      	it	cc
 800f752:	2100      	movcc	r1, #0
 800f754:	440b      	add	r3, r1
 800f756:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f75a:	b191      	cbz	r1, 800f782 <__mdiff+0x11a>
 800f75c:	6117      	str	r7, [r2, #16]
 800f75e:	e79d      	b.n	800f69c <__mdiff+0x34>
 800f760:	f854 1b04 	ldr.w	r1, [r4], #4
 800f764:	46e6      	mov	lr, ip
 800f766:	0c08      	lsrs	r0, r1, #16
 800f768:	fa1c fc81 	uxtah	ip, ip, r1
 800f76c:	4471      	add	r1, lr
 800f76e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800f772:	b289      	uxth	r1, r1
 800f774:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f778:	f846 1b04 	str.w	r1, [r6], #4
 800f77c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f780:	e7dd      	b.n	800f73e <__mdiff+0xd6>
 800f782:	3f01      	subs	r7, #1
 800f784:	e7e7      	b.n	800f756 <__mdiff+0xee>
 800f786:	bf00      	nop
 800f788:	0801331b 	.word	0x0801331b
 800f78c:	0801332c 	.word	0x0801332c

0800f790 <__ulp>:
 800f790:	b082      	sub	sp, #8
 800f792:	ed8d 0b00 	vstr	d0, [sp]
 800f796:	9a01      	ldr	r2, [sp, #4]
 800f798:	4b0f      	ldr	r3, [pc, #60]	@ (800f7d8 <__ulp+0x48>)
 800f79a:	4013      	ands	r3, r2
 800f79c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800f7a0:	2b00      	cmp	r3, #0
 800f7a2:	dc08      	bgt.n	800f7b6 <__ulp+0x26>
 800f7a4:	425b      	negs	r3, r3
 800f7a6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800f7aa:	ea4f 5223 	mov.w	r2, r3, asr #20
 800f7ae:	da04      	bge.n	800f7ba <__ulp+0x2a>
 800f7b0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800f7b4:	4113      	asrs	r3, r2
 800f7b6:	2200      	movs	r2, #0
 800f7b8:	e008      	b.n	800f7cc <__ulp+0x3c>
 800f7ba:	f1a2 0314 	sub.w	r3, r2, #20
 800f7be:	2b1e      	cmp	r3, #30
 800f7c0:	bfda      	itte	le
 800f7c2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800f7c6:	40da      	lsrle	r2, r3
 800f7c8:	2201      	movgt	r2, #1
 800f7ca:	2300      	movs	r3, #0
 800f7cc:	4619      	mov	r1, r3
 800f7ce:	4610      	mov	r0, r2
 800f7d0:	ec41 0b10 	vmov	d0, r0, r1
 800f7d4:	b002      	add	sp, #8
 800f7d6:	4770      	bx	lr
 800f7d8:	7ff00000 	.word	0x7ff00000

0800f7dc <__b2d>:
 800f7dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f7e0:	6906      	ldr	r6, [r0, #16]
 800f7e2:	f100 0814 	add.w	r8, r0, #20
 800f7e6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800f7ea:	1f37      	subs	r7, r6, #4
 800f7ec:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800f7f0:	4610      	mov	r0, r2
 800f7f2:	f7ff fd4b 	bl	800f28c <__hi0bits>
 800f7f6:	f1c0 0320 	rsb	r3, r0, #32
 800f7fa:	280a      	cmp	r0, #10
 800f7fc:	600b      	str	r3, [r1, #0]
 800f7fe:	491b      	ldr	r1, [pc, #108]	@ (800f86c <__b2d+0x90>)
 800f800:	dc15      	bgt.n	800f82e <__b2d+0x52>
 800f802:	f1c0 0c0b 	rsb	ip, r0, #11
 800f806:	fa22 f30c 	lsr.w	r3, r2, ip
 800f80a:	45b8      	cmp	r8, r7
 800f80c:	ea43 0501 	orr.w	r5, r3, r1
 800f810:	bf34      	ite	cc
 800f812:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800f816:	2300      	movcs	r3, #0
 800f818:	3015      	adds	r0, #21
 800f81a:	fa02 f000 	lsl.w	r0, r2, r0
 800f81e:	fa23 f30c 	lsr.w	r3, r3, ip
 800f822:	4303      	orrs	r3, r0
 800f824:	461c      	mov	r4, r3
 800f826:	ec45 4b10 	vmov	d0, r4, r5
 800f82a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f82e:	45b8      	cmp	r8, r7
 800f830:	bf3a      	itte	cc
 800f832:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800f836:	f1a6 0708 	subcc.w	r7, r6, #8
 800f83a:	2300      	movcs	r3, #0
 800f83c:	380b      	subs	r0, #11
 800f83e:	d012      	beq.n	800f866 <__b2d+0x8a>
 800f840:	f1c0 0120 	rsb	r1, r0, #32
 800f844:	fa23 f401 	lsr.w	r4, r3, r1
 800f848:	4082      	lsls	r2, r0
 800f84a:	4322      	orrs	r2, r4
 800f84c:	4547      	cmp	r7, r8
 800f84e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800f852:	bf8c      	ite	hi
 800f854:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800f858:	2200      	movls	r2, #0
 800f85a:	4083      	lsls	r3, r0
 800f85c:	40ca      	lsrs	r2, r1
 800f85e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800f862:	4313      	orrs	r3, r2
 800f864:	e7de      	b.n	800f824 <__b2d+0x48>
 800f866:	ea42 0501 	orr.w	r5, r2, r1
 800f86a:	e7db      	b.n	800f824 <__b2d+0x48>
 800f86c:	3ff00000 	.word	0x3ff00000

0800f870 <__d2b>:
 800f870:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f874:	460f      	mov	r7, r1
 800f876:	2101      	movs	r1, #1
 800f878:	ec59 8b10 	vmov	r8, r9, d0
 800f87c:	4616      	mov	r6, r2
 800f87e:	f7ff fc13 	bl	800f0a8 <_Balloc>
 800f882:	4604      	mov	r4, r0
 800f884:	b930      	cbnz	r0, 800f894 <__d2b+0x24>
 800f886:	4602      	mov	r2, r0
 800f888:	4b23      	ldr	r3, [pc, #140]	@ (800f918 <__d2b+0xa8>)
 800f88a:	4824      	ldr	r0, [pc, #144]	@ (800f91c <__d2b+0xac>)
 800f88c:	f240 310f 	movw	r1, #783	@ 0x30f
 800f890:	f001 fd12 	bl	80112b8 <__assert_func>
 800f894:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f898:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f89c:	b10d      	cbz	r5, 800f8a2 <__d2b+0x32>
 800f89e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f8a2:	9301      	str	r3, [sp, #4]
 800f8a4:	f1b8 0300 	subs.w	r3, r8, #0
 800f8a8:	d023      	beq.n	800f8f2 <__d2b+0x82>
 800f8aa:	4668      	mov	r0, sp
 800f8ac:	9300      	str	r3, [sp, #0]
 800f8ae:	f7ff fd0c 	bl	800f2ca <__lo0bits>
 800f8b2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f8b6:	b1d0      	cbz	r0, 800f8ee <__d2b+0x7e>
 800f8b8:	f1c0 0320 	rsb	r3, r0, #32
 800f8bc:	fa02 f303 	lsl.w	r3, r2, r3
 800f8c0:	430b      	orrs	r3, r1
 800f8c2:	40c2      	lsrs	r2, r0
 800f8c4:	6163      	str	r3, [r4, #20]
 800f8c6:	9201      	str	r2, [sp, #4]
 800f8c8:	9b01      	ldr	r3, [sp, #4]
 800f8ca:	61a3      	str	r3, [r4, #24]
 800f8cc:	2b00      	cmp	r3, #0
 800f8ce:	bf0c      	ite	eq
 800f8d0:	2201      	moveq	r2, #1
 800f8d2:	2202      	movne	r2, #2
 800f8d4:	6122      	str	r2, [r4, #16]
 800f8d6:	b1a5      	cbz	r5, 800f902 <__d2b+0x92>
 800f8d8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f8dc:	4405      	add	r5, r0
 800f8de:	603d      	str	r5, [r7, #0]
 800f8e0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f8e4:	6030      	str	r0, [r6, #0]
 800f8e6:	4620      	mov	r0, r4
 800f8e8:	b003      	add	sp, #12
 800f8ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f8ee:	6161      	str	r1, [r4, #20]
 800f8f0:	e7ea      	b.n	800f8c8 <__d2b+0x58>
 800f8f2:	a801      	add	r0, sp, #4
 800f8f4:	f7ff fce9 	bl	800f2ca <__lo0bits>
 800f8f8:	9b01      	ldr	r3, [sp, #4]
 800f8fa:	6163      	str	r3, [r4, #20]
 800f8fc:	3020      	adds	r0, #32
 800f8fe:	2201      	movs	r2, #1
 800f900:	e7e8      	b.n	800f8d4 <__d2b+0x64>
 800f902:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f906:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800f90a:	6038      	str	r0, [r7, #0]
 800f90c:	6918      	ldr	r0, [r3, #16]
 800f90e:	f7ff fcbd 	bl	800f28c <__hi0bits>
 800f912:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f916:	e7e5      	b.n	800f8e4 <__d2b+0x74>
 800f918:	0801331b 	.word	0x0801331b
 800f91c:	0801332c 	.word	0x0801332c

0800f920 <__ratio>:
 800f920:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f924:	b085      	sub	sp, #20
 800f926:	e9cd 1000 	strd	r1, r0, [sp]
 800f92a:	a902      	add	r1, sp, #8
 800f92c:	f7ff ff56 	bl	800f7dc <__b2d>
 800f930:	9800      	ldr	r0, [sp, #0]
 800f932:	a903      	add	r1, sp, #12
 800f934:	ec55 4b10 	vmov	r4, r5, d0
 800f938:	f7ff ff50 	bl	800f7dc <__b2d>
 800f93c:	9b01      	ldr	r3, [sp, #4]
 800f93e:	6919      	ldr	r1, [r3, #16]
 800f940:	9b00      	ldr	r3, [sp, #0]
 800f942:	691b      	ldr	r3, [r3, #16]
 800f944:	1ac9      	subs	r1, r1, r3
 800f946:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800f94a:	1a9b      	subs	r3, r3, r2
 800f94c:	ec5b ab10 	vmov	sl, fp, d0
 800f950:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800f954:	2b00      	cmp	r3, #0
 800f956:	bfce      	itee	gt
 800f958:	462a      	movgt	r2, r5
 800f95a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f95e:	465a      	movle	r2, fp
 800f960:	462f      	mov	r7, r5
 800f962:	46d9      	mov	r9, fp
 800f964:	bfcc      	ite	gt
 800f966:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800f96a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800f96e:	464b      	mov	r3, r9
 800f970:	4652      	mov	r2, sl
 800f972:	4620      	mov	r0, r4
 800f974:	4639      	mov	r1, r7
 800f976:	f7f0 ff71 	bl	800085c <__aeabi_ddiv>
 800f97a:	ec41 0b10 	vmov	d0, r0, r1
 800f97e:	b005      	add	sp, #20
 800f980:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f984 <__copybits>:
 800f984:	3901      	subs	r1, #1
 800f986:	b570      	push	{r4, r5, r6, lr}
 800f988:	1149      	asrs	r1, r1, #5
 800f98a:	6914      	ldr	r4, [r2, #16]
 800f98c:	3101      	adds	r1, #1
 800f98e:	f102 0314 	add.w	r3, r2, #20
 800f992:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f996:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f99a:	1f05      	subs	r5, r0, #4
 800f99c:	42a3      	cmp	r3, r4
 800f99e:	d30c      	bcc.n	800f9ba <__copybits+0x36>
 800f9a0:	1aa3      	subs	r3, r4, r2
 800f9a2:	3b11      	subs	r3, #17
 800f9a4:	f023 0303 	bic.w	r3, r3, #3
 800f9a8:	3211      	adds	r2, #17
 800f9aa:	42a2      	cmp	r2, r4
 800f9ac:	bf88      	it	hi
 800f9ae:	2300      	movhi	r3, #0
 800f9b0:	4418      	add	r0, r3
 800f9b2:	2300      	movs	r3, #0
 800f9b4:	4288      	cmp	r0, r1
 800f9b6:	d305      	bcc.n	800f9c4 <__copybits+0x40>
 800f9b8:	bd70      	pop	{r4, r5, r6, pc}
 800f9ba:	f853 6b04 	ldr.w	r6, [r3], #4
 800f9be:	f845 6f04 	str.w	r6, [r5, #4]!
 800f9c2:	e7eb      	b.n	800f99c <__copybits+0x18>
 800f9c4:	f840 3b04 	str.w	r3, [r0], #4
 800f9c8:	e7f4      	b.n	800f9b4 <__copybits+0x30>

0800f9ca <__any_on>:
 800f9ca:	f100 0214 	add.w	r2, r0, #20
 800f9ce:	6900      	ldr	r0, [r0, #16]
 800f9d0:	114b      	asrs	r3, r1, #5
 800f9d2:	4298      	cmp	r0, r3
 800f9d4:	b510      	push	{r4, lr}
 800f9d6:	db11      	blt.n	800f9fc <__any_on+0x32>
 800f9d8:	dd0a      	ble.n	800f9f0 <__any_on+0x26>
 800f9da:	f011 011f 	ands.w	r1, r1, #31
 800f9de:	d007      	beq.n	800f9f0 <__any_on+0x26>
 800f9e0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f9e4:	fa24 f001 	lsr.w	r0, r4, r1
 800f9e8:	fa00 f101 	lsl.w	r1, r0, r1
 800f9ec:	428c      	cmp	r4, r1
 800f9ee:	d10b      	bne.n	800fa08 <__any_on+0x3e>
 800f9f0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f9f4:	4293      	cmp	r3, r2
 800f9f6:	d803      	bhi.n	800fa00 <__any_on+0x36>
 800f9f8:	2000      	movs	r0, #0
 800f9fa:	bd10      	pop	{r4, pc}
 800f9fc:	4603      	mov	r3, r0
 800f9fe:	e7f7      	b.n	800f9f0 <__any_on+0x26>
 800fa00:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800fa04:	2900      	cmp	r1, #0
 800fa06:	d0f5      	beq.n	800f9f4 <__any_on+0x2a>
 800fa08:	2001      	movs	r0, #1
 800fa0a:	e7f6      	b.n	800f9fa <__any_on+0x30>

0800fa0c <sulp>:
 800fa0c:	b570      	push	{r4, r5, r6, lr}
 800fa0e:	4604      	mov	r4, r0
 800fa10:	460d      	mov	r5, r1
 800fa12:	ec45 4b10 	vmov	d0, r4, r5
 800fa16:	4616      	mov	r6, r2
 800fa18:	f7ff feba 	bl	800f790 <__ulp>
 800fa1c:	ec51 0b10 	vmov	r0, r1, d0
 800fa20:	b17e      	cbz	r6, 800fa42 <sulp+0x36>
 800fa22:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800fa26:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800fa2a:	2b00      	cmp	r3, #0
 800fa2c:	dd09      	ble.n	800fa42 <sulp+0x36>
 800fa2e:	051b      	lsls	r3, r3, #20
 800fa30:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800fa34:	2400      	movs	r4, #0
 800fa36:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800fa3a:	4622      	mov	r2, r4
 800fa3c:	462b      	mov	r3, r5
 800fa3e:	f7f0 fde3 	bl	8000608 <__aeabi_dmul>
 800fa42:	ec41 0b10 	vmov	d0, r0, r1
 800fa46:	bd70      	pop	{r4, r5, r6, pc}

0800fa48 <_strtod_l>:
 800fa48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa4c:	b09f      	sub	sp, #124	@ 0x7c
 800fa4e:	460c      	mov	r4, r1
 800fa50:	9217      	str	r2, [sp, #92]	@ 0x5c
 800fa52:	2200      	movs	r2, #0
 800fa54:	921a      	str	r2, [sp, #104]	@ 0x68
 800fa56:	9005      	str	r0, [sp, #20]
 800fa58:	f04f 0a00 	mov.w	sl, #0
 800fa5c:	f04f 0b00 	mov.w	fp, #0
 800fa60:	460a      	mov	r2, r1
 800fa62:	9219      	str	r2, [sp, #100]	@ 0x64
 800fa64:	7811      	ldrb	r1, [r2, #0]
 800fa66:	292b      	cmp	r1, #43	@ 0x2b
 800fa68:	d04a      	beq.n	800fb00 <_strtod_l+0xb8>
 800fa6a:	d838      	bhi.n	800fade <_strtod_l+0x96>
 800fa6c:	290d      	cmp	r1, #13
 800fa6e:	d832      	bhi.n	800fad6 <_strtod_l+0x8e>
 800fa70:	2908      	cmp	r1, #8
 800fa72:	d832      	bhi.n	800fada <_strtod_l+0x92>
 800fa74:	2900      	cmp	r1, #0
 800fa76:	d03b      	beq.n	800faf0 <_strtod_l+0xa8>
 800fa78:	2200      	movs	r2, #0
 800fa7a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800fa7c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800fa7e:	782a      	ldrb	r2, [r5, #0]
 800fa80:	2a30      	cmp	r2, #48	@ 0x30
 800fa82:	f040 80b3 	bne.w	800fbec <_strtod_l+0x1a4>
 800fa86:	786a      	ldrb	r2, [r5, #1]
 800fa88:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800fa8c:	2a58      	cmp	r2, #88	@ 0x58
 800fa8e:	d16e      	bne.n	800fb6e <_strtod_l+0x126>
 800fa90:	9302      	str	r3, [sp, #8]
 800fa92:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fa94:	9301      	str	r3, [sp, #4]
 800fa96:	ab1a      	add	r3, sp, #104	@ 0x68
 800fa98:	9300      	str	r3, [sp, #0]
 800fa9a:	4a8e      	ldr	r2, [pc, #568]	@ (800fcd4 <_strtod_l+0x28c>)
 800fa9c:	9805      	ldr	r0, [sp, #20]
 800fa9e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800faa0:	a919      	add	r1, sp, #100	@ 0x64
 800faa2:	f001 fca3 	bl	80113ec <__gethex>
 800faa6:	f010 060f 	ands.w	r6, r0, #15
 800faaa:	4604      	mov	r4, r0
 800faac:	d005      	beq.n	800faba <_strtod_l+0x72>
 800faae:	2e06      	cmp	r6, #6
 800fab0:	d128      	bne.n	800fb04 <_strtod_l+0xbc>
 800fab2:	3501      	adds	r5, #1
 800fab4:	2300      	movs	r3, #0
 800fab6:	9519      	str	r5, [sp, #100]	@ 0x64
 800fab8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800faba:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800fabc:	2b00      	cmp	r3, #0
 800fabe:	f040 858e 	bne.w	80105de <_strtod_l+0xb96>
 800fac2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fac4:	b1cb      	cbz	r3, 800fafa <_strtod_l+0xb2>
 800fac6:	4652      	mov	r2, sl
 800fac8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800facc:	ec43 2b10 	vmov	d0, r2, r3
 800fad0:	b01f      	add	sp, #124	@ 0x7c
 800fad2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fad6:	2920      	cmp	r1, #32
 800fad8:	d1ce      	bne.n	800fa78 <_strtod_l+0x30>
 800fada:	3201      	adds	r2, #1
 800fadc:	e7c1      	b.n	800fa62 <_strtod_l+0x1a>
 800fade:	292d      	cmp	r1, #45	@ 0x2d
 800fae0:	d1ca      	bne.n	800fa78 <_strtod_l+0x30>
 800fae2:	2101      	movs	r1, #1
 800fae4:	910b      	str	r1, [sp, #44]	@ 0x2c
 800fae6:	1c51      	adds	r1, r2, #1
 800fae8:	9119      	str	r1, [sp, #100]	@ 0x64
 800faea:	7852      	ldrb	r2, [r2, #1]
 800faec:	2a00      	cmp	r2, #0
 800faee:	d1c5      	bne.n	800fa7c <_strtod_l+0x34>
 800faf0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800faf2:	9419      	str	r4, [sp, #100]	@ 0x64
 800faf4:	2b00      	cmp	r3, #0
 800faf6:	f040 8570 	bne.w	80105da <_strtod_l+0xb92>
 800fafa:	4652      	mov	r2, sl
 800fafc:	465b      	mov	r3, fp
 800fafe:	e7e5      	b.n	800facc <_strtod_l+0x84>
 800fb00:	2100      	movs	r1, #0
 800fb02:	e7ef      	b.n	800fae4 <_strtod_l+0x9c>
 800fb04:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800fb06:	b13a      	cbz	r2, 800fb18 <_strtod_l+0xd0>
 800fb08:	2135      	movs	r1, #53	@ 0x35
 800fb0a:	a81c      	add	r0, sp, #112	@ 0x70
 800fb0c:	f7ff ff3a 	bl	800f984 <__copybits>
 800fb10:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800fb12:	9805      	ldr	r0, [sp, #20]
 800fb14:	f7ff fb08 	bl	800f128 <_Bfree>
 800fb18:	3e01      	subs	r6, #1
 800fb1a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800fb1c:	2e04      	cmp	r6, #4
 800fb1e:	d806      	bhi.n	800fb2e <_strtod_l+0xe6>
 800fb20:	e8df f006 	tbb	[pc, r6]
 800fb24:	201d0314 	.word	0x201d0314
 800fb28:	14          	.byte	0x14
 800fb29:	00          	.byte	0x00
 800fb2a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800fb2e:	05e1      	lsls	r1, r4, #23
 800fb30:	bf48      	it	mi
 800fb32:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800fb36:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800fb3a:	0d1b      	lsrs	r3, r3, #20
 800fb3c:	051b      	lsls	r3, r3, #20
 800fb3e:	2b00      	cmp	r3, #0
 800fb40:	d1bb      	bne.n	800faba <_strtod_l+0x72>
 800fb42:	f7fe fb31 	bl	800e1a8 <__errno>
 800fb46:	2322      	movs	r3, #34	@ 0x22
 800fb48:	6003      	str	r3, [r0, #0]
 800fb4a:	e7b6      	b.n	800faba <_strtod_l+0x72>
 800fb4c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800fb50:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800fb54:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800fb58:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800fb5c:	e7e7      	b.n	800fb2e <_strtod_l+0xe6>
 800fb5e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800fcdc <_strtod_l+0x294>
 800fb62:	e7e4      	b.n	800fb2e <_strtod_l+0xe6>
 800fb64:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800fb68:	f04f 3aff 	mov.w	sl, #4294967295
 800fb6c:	e7df      	b.n	800fb2e <_strtod_l+0xe6>
 800fb6e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fb70:	1c5a      	adds	r2, r3, #1
 800fb72:	9219      	str	r2, [sp, #100]	@ 0x64
 800fb74:	785b      	ldrb	r3, [r3, #1]
 800fb76:	2b30      	cmp	r3, #48	@ 0x30
 800fb78:	d0f9      	beq.n	800fb6e <_strtod_l+0x126>
 800fb7a:	2b00      	cmp	r3, #0
 800fb7c:	d09d      	beq.n	800faba <_strtod_l+0x72>
 800fb7e:	2301      	movs	r3, #1
 800fb80:	9309      	str	r3, [sp, #36]	@ 0x24
 800fb82:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fb84:	930c      	str	r3, [sp, #48]	@ 0x30
 800fb86:	2300      	movs	r3, #0
 800fb88:	9308      	str	r3, [sp, #32]
 800fb8a:	930a      	str	r3, [sp, #40]	@ 0x28
 800fb8c:	461f      	mov	r7, r3
 800fb8e:	220a      	movs	r2, #10
 800fb90:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800fb92:	7805      	ldrb	r5, [r0, #0]
 800fb94:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800fb98:	b2d9      	uxtb	r1, r3
 800fb9a:	2909      	cmp	r1, #9
 800fb9c:	d928      	bls.n	800fbf0 <_strtod_l+0x1a8>
 800fb9e:	494e      	ldr	r1, [pc, #312]	@ (800fcd8 <_strtod_l+0x290>)
 800fba0:	2201      	movs	r2, #1
 800fba2:	f7fe faa4 	bl	800e0ee <strncmp>
 800fba6:	2800      	cmp	r0, #0
 800fba8:	d032      	beq.n	800fc10 <_strtod_l+0x1c8>
 800fbaa:	2000      	movs	r0, #0
 800fbac:	462a      	mov	r2, r5
 800fbae:	4681      	mov	r9, r0
 800fbb0:	463d      	mov	r5, r7
 800fbb2:	4603      	mov	r3, r0
 800fbb4:	2a65      	cmp	r2, #101	@ 0x65
 800fbb6:	d001      	beq.n	800fbbc <_strtod_l+0x174>
 800fbb8:	2a45      	cmp	r2, #69	@ 0x45
 800fbba:	d114      	bne.n	800fbe6 <_strtod_l+0x19e>
 800fbbc:	b91d      	cbnz	r5, 800fbc6 <_strtod_l+0x17e>
 800fbbe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fbc0:	4302      	orrs	r2, r0
 800fbc2:	d095      	beq.n	800faf0 <_strtod_l+0xa8>
 800fbc4:	2500      	movs	r5, #0
 800fbc6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800fbc8:	1c62      	adds	r2, r4, #1
 800fbca:	9219      	str	r2, [sp, #100]	@ 0x64
 800fbcc:	7862      	ldrb	r2, [r4, #1]
 800fbce:	2a2b      	cmp	r2, #43	@ 0x2b
 800fbd0:	d077      	beq.n	800fcc2 <_strtod_l+0x27a>
 800fbd2:	2a2d      	cmp	r2, #45	@ 0x2d
 800fbd4:	d07b      	beq.n	800fcce <_strtod_l+0x286>
 800fbd6:	f04f 0c00 	mov.w	ip, #0
 800fbda:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800fbde:	2909      	cmp	r1, #9
 800fbe0:	f240 8082 	bls.w	800fce8 <_strtod_l+0x2a0>
 800fbe4:	9419      	str	r4, [sp, #100]	@ 0x64
 800fbe6:	f04f 0800 	mov.w	r8, #0
 800fbea:	e0a2      	b.n	800fd32 <_strtod_l+0x2ea>
 800fbec:	2300      	movs	r3, #0
 800fbee:	e7c7      	b.n	800fb80 <_strtod_l+0x138>
 800fbf0:	2f08      	cmp	r7, #8
 800fbf2:	bfd5      	itete	le
 800fbf4:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800fbf6:	9908      	ldrgt	r1, [sp, #32]
 800fbf8:	fb02 3301 	mlale	r3, r2, r1, r3
 800fbfc:	fb02 3301 	mlagt	r3, r2, r1, r3
 800fc00:	f100 0001 	add.w	r0, r0, #1
 800fc04:	bfd4      	ite	le
 800fc06:	930a      	strle	r3, [sp, #40]	@ 0x28
 800fc08:	9308      	strgt	r3, [sp, #32]
 800fc0a:	3701      	adds	r7, #1
 800fc0c:	9019      	str	r0, [sp, #100]	@ 0x64
 800fc0e:	e7bf      	b.n	800fb90 <_strtod_l+0x148>
 800fc10:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fc12:	1c5a      	adds	r2, r3, #1
 800fc14:	9219      	str	r2, [sp, #100]	@ 0x64
 800fc16:	785a      	ldrb	r2, [r3, #1]
 800fc18:	b37f      	cbz	r7, 800fc7a <_strtod_l+0x232>
 800fc1a:	4681      	mov	r9, r0
 800fc1c:	463d      	mov	r5, r7
 800fc1e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800fc22:	2b09      	cmp	r3, #9
 800fc24:	d912      	bls.n	800fc4c <_strtod_l+0x204>
 800fc26:	2301      	movs	r3, #1
 800fc28:	e7c4      	b.n	800fbb4 <_strtod_l+0x16c>
 800fc2a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fc2c:	1c5a      	adds	r2, r3, #1
 800fc2e:	9219      	str	r2, [sp, #100]	@ 0x64
 800fc30:	785a      	ldrb	r2, [r3, #1]
 800fc32:	3001      	adds	r0, #1
 800fc34:	2a30      	cmp	r2, #48	@ 0x30
 800fc36:	d0f8      	beq.n	800fc2a <_strtod_l+0x1e2>
 800fc38:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800fc3c:	2b08      	cmp	r3, #8
 800fc3e:	f200 84d3 	bhi.w	80105e8 <_strtod_l+0xba0>
 800fc42:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fc44:	930c      	str	r3, [sp, #48]	@ 0x30
 800fc46:	4681      	mov	r9, r0
 800fc48:	2000      	movs	r0, #0
 800fc4a:	4605      	mov	r5, r0
 800fc4c:	3a30      	subs	r2, #48	@ 0x30
 800fc4e:	f100 0301 	add.w	r3, r0, #1
 800fc52:	d02a      	beq.n	800fcaa <_strtod_l+0x262>
 800fc54:	4499      	add	r9, r3
 800fc56:	eb00 0c05 	add.w	ip, r0, r5
 800fc5a:	462b      	mov	r3, r5
 800fc5c:	210a      	movs	r1, #10
 800fc5e:	4563      	cmp	r3, ip
 800fc60:	d10d      	bne.n	800fc7e <_strtod_l+0x236>
 800fc62:	1c69      	adds	r1, r5, #1
 800fc64:	4401      	add	r1, r0
 800fc66:	4428      	add	r0, r5
 800fc68:	2808      	cmp	r0, #8
 800fc6a:	dc16      	bgt.n	800fc9a <_strtod_l+0x252>
 800fc6c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800fc6e:	230a      	movs	r3, #10
 800fc70:	fb03 2300 	mla	r3, r3, r0, r2
 800fc74:	930a      	str	r3, [sp, #40]	@ 0x28
 800fc76:	2300      	movs	r3, #0
 800fc78:	e018      	b.n	800fcac <_strtod_l+0x264>
 800fc7a:	4638      	mov	r0, r7
 800fc7c:	e7da      	b.n	800fc34 <_strtod_l+0x1ec>
 800fc7e:	2b08      	cmp	r3, #8
 800fc80:	f103 0301 	add.w	r3, r3, #1
 800fc84:	dc03      	bgt.n	800fc8e <_strtod_l+0x246>
 800fc86:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800fc88:	434e      	muls	r6, r1
 800fc8a:	960a      	str	r6, [sp, #40]	@ 0x28
 800fc8c:	e7e7      	b.n	800fc5e <_strtod_l+0x216>
 800fc8e:	2b10      	cmp	r3, #16
 800fc90:	bfde      	ittt	le
 800fc92:	9e08      	ldrle	r6, [sp, #32]
 800fc94:	434e      	mulle	r6, r1
 800fc96:	9608      	strle	r6, [sp, #32]
 800fc98:	e7e1      	b.n	800fc5e <_strtod_l+0x216>
 800fc9a:	280f      	cmp	r0, #15
 800fc9c:	dceb      	bgt.n	800fc76 <_strtod_l+0x22e>
 800fc9e:	9808      	ldr	r0, [sp, #32]
 800fca0:	230a      	movs	r3, #10
 800fca2:	fb03 2300 	mla	r3, r3, r0, r2
 800fca6:	9308      	str	r3, [sp, #32]
 800fca8:	e7e5      	b.n	800fc76 <_strtod_l+0x22e>
 800fcaa:	4629      	mov	r1, r5
 800fcac:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800fcae:	1c50      	adds	r0, r2, #1
 800fcb0:	9019      	str	r0, [sp, #100]	@ 0x64
 800fcb2:	7852      	ldrb	r2, [r2, #1]
 800fcb4:	4618      	mov	r0, r3
 800fcb6:	460d      	mov	r5, r1
 800fcb8:	e7b1      	b.n	800fc1e <_strtod_l+0x1d6>
 800fcba:	f04f 0900 	mov.w	r9, #0
 800fcbe:	2301      	movs	r3, #1
 800fcc0:	e77d      	b.n	800fbbe <_strtod_l+0x176>
 800fcc2:	f04f 0c00 	mov.w	ip, #0
 800fcc6:	1ca2      	adds	r2, r4, #2
 800fcc8:	9219      	str	r2, [sp, #100]	@ 0x64
 800fcca:	78a2      	ldrb	r2, [r4, #2]
 800fccc:	e785      	b.n	800fbda <_strtod_l+0x192>
 800fcce:	f04f 0c01 	mov.w	ip, #1
 800fcd2:	e7f8      	b.n	800fcc6 <_strtod_l+0x27e>
 800fcd4:	080134a0 	.word	0x080134a0
 800fcd8:	08013488 	.word	0x08013488
 800fcdc:	7ff00000 	.word	0x7ff00000
 800fce0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800fce2:	1c51      	adds	r1, r2, #1
 800fce4:	9119      	str	r1, [sp, #100]	@ 0x64
 800fce6:	7852      	ldrb	r2, [r2, #1]
 800fce8:	2a30      	cmp	r2, #48	@ 0x30
 800fcea:	d0f9      	beq.n	800fce0 <_strtod_l+0x298>
 800fcec:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800fcf0:	2908      	cmp	r1, #8
 800fcf2:	f63f af78 	bhi.w	800fbe6 <_strtod_l+0x19e>
 800fcf6:	3a30      	subs	r2, #48	@ 0x30
 800fcf8:	920e      	str	r2, [sp, #56]	@ 0x38
 800fcfa:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800fcfc:	920f      	str	r2, [sp, #60]	@ 0x3c
 800fcfe:	f04f 080a 	mov.w	r8, #10
 800fd02:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800fd04:	1c56      	adds	r6, r2, #1
 800fd06:	9619      	str	r6, [sp, #100]	@ 0x64
 800fd08:	7852      	ldrb	r2, [r2, #1]
 800fd0a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800fd0e:	f1be 0f09 	cmp.w	lr, #9
 800fd12:	d939      	bls.n	800fd88 <_strtod_l+0x340>
 800fd14:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800fd16:	1a76      	subs	r6, r6, r1
 800fd18:	2e08      	cmp	r6, #8
 800fd1a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800fd1e:	dc03      	bgt.n	800fd28 <_strtod_l+0x2e0>
 800fd20:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800fd22:	4588      	cmp	r8, r1
 800fd24:	bfa8      	it	ge
 800fd26:	4688      	movge	r8, r1
 800fd28:	f1bc 0f00 	cmp.w	ip, #0
 800fd2c:	d001      	beq.n	800fd32 <_strtod_l+0x2ea>
 800fd2e:	f1c8 0800 	rsb	r8, r8, #0
 800fd32:	2d00      	cmp	r5, #0
 800fd34:	d14e      	bne.n	800fdd4 <_strtod_l+0x38c>
 800fd36:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800fd38:	4308      	orrs	r0, r1
 800fd3a:	f47f aebe 	bne.w	800faba <_strtod_l+0x72>
 800fd3e:	2b00      	cmp	r3, #0
 800fd40:	f47f aed6 	bne.w	800faf0 <_strtod_l+0xa8>
 800fd44:	2a69      	cmp	r2, #105	@ 0x69
 800fd46:	d028      	beq.n	800fd9a <_strtod_l+0x352>
 800fd48:	dc25      	bgt.n	800fd96 <_strtod_l+0x34e>
 800fd4a:	2a49      	cmp	r2, #73	@ 0x49
 800fd4c:	d025      	beq.n	800fd9a <_strtod_l+0x352>
 800fd4e:	2a4e      	cmp	r2, #78	@ 0x4e
 800fd50:	f47f aece 	bne.w	800faf0 <_strtod_l+0xa8>
 800fd54:	499b      	ldr	r1, [pc, #620]	@ (800ffc4 <_strtod_l+0x57c>)
 800fd56:	a819      	add	r0, sp, #100	@ 0x64
 800fd58:	f001 fd6a 	bl	8011830 <__match>
 800fd5c:	2800      	cmp	r0, #0
 800fd5e:	f43f aec7 	beq.w	800faf0 <_strtod_l+0xa8>
 800fd62:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fd64:	781b      	ldrb	r3, [r3, #0]
 800fd66:	2b28      	cmp	r3, #40	@ 0x28
 800fd68:	d12e      	bne.n	800fdc8 <_strtod_l+0x380>
 800fd6a:	4997      	ldr	r1, [pc, #604]	@ (800ffc8 <_strtod_l+0x580>)
 800fd6c:	aa1c      	add	r2, sp, #112	@ 0x70
 800fd6e:	a819      	add	r0, sp, #100	@ 0x64
 800fd70:	f001 fd72 	bl	8011858 <__hexnan>
 800fd74:	2805      	cmp	r0, #5
 800fd76:	d127      	bne.n	800fdc8 <_strtod_l+0x380>
 800fd78:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800fd7a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800fd7e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800fd82:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800fd86:	e698      	b.n	800faba <_strtod_l+0x72>
 800fd88:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800fd8a:	fb08 2101 	mla	r1, r8, r1, r2
 800fd8e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800fd92:	920e      	str	r2, [sp, #56]	@ 0x38
 800fd94:	e7b5      	b.n	800fd02 <_strtod_l+0x2ba>
 800fd96:	2a6e      	cmp	r2, #110	@ 0x6e
 800fd98:	e7da      	b.n	800fd50 <_strtod_l+0x308>
 800fd9a:	498c      	ldr	r1, [pc, #560]	@ (800ffcc <_strtod_l+0x584>)
 800fd9c:	a819      	add	r0, sp, #100	@ 0x64
 800fd9e:	f001 fd47 	bl	8011830 <__match>
 800fda2:	2800      	cmp	r0, #0
 800fda4:	f43f aea4 	beq.w	800faf0 <_strtod_l+0xa8>
 800fda8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fdaa:	4989      	ldr	r1, [pc, #548]	@ (800ffd0 <_strtod_l+0x588>)
 800fdac:	3b01      	subs	r3, #1
 800fdae:	a819      	add	r0, sp, #100	@ 0x64
 800fdb0:	9319      	str	r3, [sp, #100]	@ 0x64
 800fdb2:	f001 fd3d 	bl	8011830 <__match>
 800fdb6:	b910      	cbnz	r0, 800fdbe <_strtod_l+0x376>
 800fdb8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fdba:	3301      	adds	r3, #1
 800fdbc:	9319      	str	r3, [sp, #100]	@ 0x64
 800fdbe:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800ffe0 <_strtod_l+0x598>
 800fdc2:	f04f 0a00 	mov.w	sl, #0
 800fdc6:	e678      	b.n	800faba <_strtod_l+0x72>
 800fdc8:	4882      	ldr	r0, [pc, #520]	@ (800ffd4 <_strtod_l+0x58c>)
 800fdca:	f001 fa6d 	bl	80112a8 <nan>
 800fdce:	ec5b ab10 	vmov	sl, fp, d0
 800fdd2:	e672      	b.n	800faba <_strtod_l+0x72>
 800fdd4:	eba8 0309 	sub.w	r3, r8, r9
 800fdd8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800fdda:	9309      	str	r3, [sp, #36]	@ 0x24
 800fddc:	2f00      	cmp	r7, #0
 800fdde:	bf08      	it	eq
 800fde0:	462f      	moveq	r7, r5
 800fde2:	2d10      	cmp	r5, #16
 800fde4:	462c      	mov	r4, r5
 800fde6:	bfa8      	it	ge
 800fde8:	2410      	movge	r4, #16
 800fdea:	f7f0 fb93 	bl	8000514 <__aeabi_ui2d>
 800fdee:	2d09      	cmp	r5, #9
 800fdf0:	4682      	mov	sl, r0
 800fdf2:	468b      	mov	fp, r1
 800fdf4:	dc13      	bgt.n	800fe1e <_strtod_l+0x3d6>
 800fdf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fdf8:	2b00      	cmp	r3, #0
 800fdfa:	f43f ae5e 	beq.w	800faba <_strtod_l+0x72>
 800fdfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fe00:	dd78      	ble.n	800fef4 <_strtod_l+0x4ac>
 800fe02:	2b16      	cmp	r3, #22
 800fe04:	dc5f      	bgt.n	800fec6 <_strtod_l+0x47e>
 800fe06:	4974      	ldr	r1, [pc, #464]	@ (800ffd8 <_strtod_l+0x590>)
 800fe08:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800fe0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fe10:	4652      	mov	r2, sl
 800fe12:	465b      	mov	r3, fp
 800fe14:	f7f0 fbf8 	bl	8000608 <__aeabi_dmul>
 800fe18:	4682      	mov	sl, r0
 800fe1a:	468b      	mov	fp, r1
 800fe1c:	e64d      	b.n	800faba <_strtod_l+0x72>
 800fe1e:	4b6e      	ldr	r3, [pc, #440]	@ (800ffd8 <_strtod_l+0x590>)
 800fe20:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800fe24:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800fe28:	f7f0 fbee 	bl	8000608 <__aeabi_dmul>
 800fe2c:	4682      	mov	sl, r0
 800fe2e:	9808      	ldr	r0, [sp, #32]
 800fe30:	468b      	mov	fp, r1
 800fe32:	f7f0 fb6f 	bl	8000514 <__aeabi_ui2d>
 800fe36:	4602      	mov	r2, r0
 800fe38:	460b      	mov	r3, r1
 800fe3a:	4650      	mov	r0, sl
 800fe3c:	4659      	mov	r1, fp
 800fe3e:	f7f0 fa2d 	bl	800029c <__adddf3>
 800fe42:	2d0f      	cmp	r5, #15
 800fe44:	4682      	mov	sl, r0
 800fe46:	468b      	mov	fp, r1
 800fe48:	ddd5      	ble.n	800fdf6 <_strtod_l+0x3ae>
 800fe4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fe4c:	1b2c      	subs	r4, r5, r4
 800fe4e:	441c      	add	r4, r3
 800fe50:	2c00      	cmp	r4, #0
 800fe52:	f340 8096 	ble.w	800ff82 <_strtod_l+0x53a>
 800fe56:	f014 030f 	ands.w	r3, r4, #15
 800fe5a:	d00a      	beq.n	800fe72 <_strtod_l+0x42a>
 800fe5c:	495e      	ldr	r1, [pc, #376]	@ (800ffd8 <_strtod_l+0x590>)
 800fe5e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800fe62:	4652      	mov	r2, sl
 800fe64:	465b      	mov	r3, fp
 800fe66:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fe6a:	f7f0 fbcd 	bl	8000608 <__aeabi_dmul>
 800fe6e:	4682      	mov	sl, r0
 800fe70:	468b      	mov	fp, r1
 800fe72:	f034 040f 	bics.w	r4, r4, #15
 800fe76:	d073      	beq.n	800ff60 <_strtod_l+0x518>
 800fe78:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800fe7c:	dd48      	ble.n	800ff10 <_strtod_l+0x4c8>
 800fe7e:	2400      	movs	r4, #0
 800fe80:	46a0      	mov	r8, r4
 800fe82:	940a      	str	r4, [sp, #40]	@ 0x28
 800fe84:	46a1      	mov	r9, r4
 800fe86:	9a05      	ldr	r2, [sp, #20]
 800fe88:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800ffe0 <_strtod_l+0x598>
 800fe8c:	2322      	movs	r3, #34	@ 0x22
 800fe8e:	6013      	str	r3, [r2, #0]
 800fe90:	f04f 0a00 	mov.w	sl, #0
 800fe94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fe96:	2b00      	cmp	r3, #0
 800fe98:	f43f ae0f 	beq.w	800faba <_strtod_l+0x72>
 800fe9c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800fe9e:	9805      	ldr	r0, [sp, #20]
 800fea0:	f7ff f942 	bl	800f128 <_Bfree>
 800fea4:	9805      	ldr	r0, [sp, #20]
 800fea6:	4649      	mov	r1, r9
 800fea8:	f7ff f93e 	bl	800f128 <_Bfree>
 800feac:	9805      	ldr	r0, [sp, #20]
 800feae:	4641      	mov	r1, r8
 800feb0:	f7ff f93a 	bl	800f128 <_Bfree>
 800feb4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800feb6:	9805      	ldr	r0, [sp, #20]
 800feb8:	f7ff f936 	bl	800f128 <_Bfree>
 800febc:	9805      	ldr	r0, [sp, #20]
 800febe:	4621      	mov	r1, r4
 800fec0:	f7ff f932 	bl	800f128 <_Bfree>
 800fec4:	e5f9      	b.n	800faba <_strtod_l+0x72>
 800fec6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fec8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800fecc:	4293      	cmp	r3, r2
 800fece:	dbbc      	blt.n	800fe4a <_strtod_l+0x402>
 800fed0:	4c41      	ldr	r4, [pc, #260]	@ (800ffd8 <_strtod_l+0x590>)
 800fed2:	f1c5 050f 	rsb	r5, r5, #15
 800fed6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800feda:	4652      	mov	r2, sl
 800fedc:	465b      	mov	r3, fp
 800fede:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fee2:	f7f0 fb91 	bl	8000608 <__aeabi_dmul>
 800fee6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fee8:	1b5d      	subs	r5, r3, r5
 800feea:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800feee:	e9d4 2300 	ldrd	r2, r3, [r4]
 800fef2:	e78f      	b.n	800fe14 <_strtod_l+0x3cc>
 800fef4:	3316      	adds	r3, #22
 800fef6:	dba8      	blt.n	800fe4a <_strtod_l+0x402>
 800fef8:	4b37      	ldr	r3, [pc, #220]	@ (800ffd8 <_strtod_l+0x590>)
 800fefa:	eba9 0808 	sub.w	r8, r9, r8
 800fefe:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800ff02:	e9d8 2300 	ldrd	r2, r3, [r8]
 800ff06:	4650      	mov	r0, sl
 800ff08:	4659      	mov	r1, fp
 800ff0a:	f7f0 fca7 	bl	800085c <__aeabi_ddiv>
 800ff0e:	e783      	b.n	800fe18 <_strtod_l+0x3d0>
 800ff10:	4b32      	ldr	r3, [pc, #200]	@ (800ffdc <_strtod_l+0x594>)
 800ff12:	9308      	str	r3, [sp, #32]
 800ff14:	2300      	movs	r3, #0
 800ff16:	1124      	asrs	r4, r4, #4
 800ff18:	4650      	mov	r0, sl
 800ff1a:	4659      	mov	r1, fp
 800ff1c:	461e      	mov	r6, r3
 800ff1e:	2c01      	cmp	r4, #1
 800ff20:	dc21      	bgt.n	800ff66 <_strtod_l+0x51e>
 800ff22:	b10b      	cbz	r3, 800ff28 <_strtod_l+0x4e0>
 800ff24:	4682      	mov	sl, r0
 800ff26:	468b      	mov	fp, r1
 800ff28:	492c      	ldr	r1, [pc, #176]	@ (800ffdc <_strtod_l+0x594>)
 800ff2a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800ff2e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800ff32:	4652      	mov	r2, sl
 800ff34:	465b      	mov	r3, fp
 800ff36:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ff3a:	f7f0 fb65 	bl	8000608 <__aeabi_dmul>
 800ff3e:	4b28      	ldr	r3, [pc, #160]	@ (800ffe0 <_strtod_l+0x598>)
 800ff40:	460a      	mov	r2, r1
 800ff42:	400b      	ands	r3, r1
 800ff44:	4927      	ldr	r1, [pc, #156]	@ (800ffe4 <_strtod_l+0x59c>)
 800ff46:	428b      	cmp	r3, r1
 800ff48:	4682      	mov	sl, r0
 800ff4a:	d898      	bhi.n	800fe7e <_strtod_l+0x436>
 800ff4c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800ff50:	428b      	cmp	r3, r1
 800ff52:	bf86      	itte	hi
 800ff54:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800ffe8 <_strtod_l+0x5a0>
 800ff58:	f04f 3aff 	movhi.w	sl, #4294967295
 800ff5c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800ff60:	2300      	movs	r3, #0
 800ff62:	9308      	str	r3, [sp, #32]
 800ff64:	e07a      	b.n	801005c <_strtod_l+0x614>
 800ff66:	07e2      	lsls	r2, r4, #31
 800ff68:	d505      	bpl.n	800ff76 <_strtod_l+0x52e>
 800ff6a:	9b08      	ldr	r3, [sp, #32]
 800ff6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff70:	f7f0 fb4a 	bl	8000608 <__aeabi_dmul>
 800ff74:	2301      	movs	r3, #1
 800ff76:	9a08      	ldr	r2, [sp, #32]
 800ff78:	3208      	adds	r2, #8
 800ff7a:	3601      	adds	r6, #1
 800ff7c:	1064      	asrs	r4, r4, #1
 800ff7e:	9208      	str	r2, [sp, #32]
 800ff80:	e7cd      	b.n	800ff1e <_strtod_l+0x4d6>
 800ff82:	d0ed      	beq.n	800ff60 <_strtod_l+0x518>
 800ff84:	4264      	negs	r4, r4
 800ff86:	f014 020f 	ands.w	r2, r4, #15
 800ff8a:	d00a      	beq.n	800ffa2 <_strtod_l+0x55a>
 800ff8c:	4b12      	ldr	r3, [pc, #72]	@ (800ffd8 <_strtod_l+0x590>)
 800ff8e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ff92:	4650      	mov	r0, sl
 800ff94:	4659      	mov	r1, fp
 800ff96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff9a:	f7f0 fc5f 	bl	800085c <__aeabi_ddiv>
 800ff9e:	4682      	mov	sl, r0
 800ffa0:	468b      	mov	fp, r1
 800ffa2:	1124      	asrs	r4, r4, #4
 800ffa4:	d0dc      	beq.n	800ff60 <_strtod_l+0x518>
 800ffa6:	2c1f      	cmp	r4, #31
 800ffa8:	dd20      	ble.n	800ffec <_strtod_l+0x5a4>
 800ffaa:	2400      	movs	r4, #0
 800ffac:	46a0      	mov	r8, r4
 800ffae:	940a      	str	r4, [sp, #40]	@ 0x28
 800ffb0:	46a1      	mov	r9, r4
 800ffb2:	9a05      	ldr	r2, [sp, #20]
 800ffb4:	2322      	movs	r3, #34	@ 0x22
 800ffb6:	f04f 0a00 	mov.w	sl, #0
 800ffba:	f04f 0b00 	mov.w	fp, #0
 800ffbe:	6013      	str	r3, [r2, #0]
 800ffc0:	e768      	b.n	800fe94 <_strtod_l+0x44c>
 800ffc2:	bf00      	nop
 800ffc4:	08013275 	.word	0x08013275
 800ffc8:	0801348c 	.word	0x0801348c
 800ffcc:	0801326d 	.word	0x0801326d
 800ffd0:	080132a2 	.word	0x080132a2
 800ffd4:	08013650 	.word	0x08013650
 800ffd8:	080133c0 	.word	0x080133c0
 800ffdc:	08013398 	.word	0x08013398
 800ffe0:	7ff00000 	.word	0x7ff00000
 800ffe4:	7ca00000 	.word	0x7ca00000
 800ffe8:	7fefffff 	.word	0x7fefffff
 800ffec:	f014 0310 	ands.w	r3, r4, #16
 800fff0:	bf18      	it	ne
 800fff2:	236a      	movne	r3, #106	@ 0x6a
 800fff4:	4ea9      	ldr	r6, [pc, #676]	@ (801029c <_strtod_l+0x854>)
 800fff6:	9308      	str	r3, [sp, #32]
 800fff8:	4650      	mov	r0, sl
 800fffa:	4659      	mov	r1, fp
 800fffc:	2300      	movs	r3, #0
 800fffe:	07e2      	lsls	r2, r4, #31
 8010000:	d504      	bpl.n	801000c <_strtod_l+0x5c4>
 8010002:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010006:	f7f0 faff 	bl	8000608 <__aeabi_dmul>
 801000a:	2301      	movs	r3, #1
 801000c:	1064      	asrs	r4, r4, #1
 801000e:	f106 0608 	add.w	r6, r6, #8
 8010012:	d1f4      	bne.n	800fffe <_strtod_l+0x5b6>
 8010014:	b10b      	cbz	r3, 801001a <_strtod_l+0x5d2>
 8010016:	4682      	mov	sl, r0
 8010018:	468b      	mov	fp, r1
 801001a:	9b08      	ldr	r3, [sp, #32]
 801001c:	b1b3      	cbz	r3, 801004c <_strtod_l+0x604>
 801001e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8010022:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8010026:	2b00      	cmp	r3, #0
 8010028:	4659      	mov	r1, fp
 801002a:	dd0f      	ble.n	801004c <_strtod_l+0x604>
 801002c:	2b1f      	cmp	r3, #31
 801002e:	dd55      	ble.n	80100dc <_strtod_l+0x694>
 8010030:	2b34      	cmp	r3, #52	@ 0x34
 8010032:	bfde      	ittt	le
 8010034:	f04f 33ff 	movle.w	r3, #4294967295
 8010038:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 801003c:	4093      	lslle	r3, r2
 801003e:	f04f 0a00 	mov.w	sl, #0
 8010042:	bfcc      	ite	gt
 8010044:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8010048:	ea03 0b01 	andle.w	fp, r3, r1
 801004c:	2200      	movs	r2, #0
 801004e:	2300      	movs	r3, #0
 8010050:	4650      	mov	r0, sl
 8010052:	4659      	mov	r1, fp
 8010054:	f7f0 fd40 	bl	8000ad8 <__aeabi_dcmpeq>
 8010058:	2800      	cmp	r0, #0
 801005a:	d1a6      	bne.n	800ffaa <_strtod_l+0x562>
 801005c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801005e:	9300      	str	r3, [sp, #0]
 8010060:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8010062:	9805      	ldr	r0, [sp, #20]
 8010064:	462b      	mov	r3, r5
 8010066:	463a      	mov	r2, r7
 8010068:	f7ff f8c6 	bl	800f1f8 <__s2b>
 801006c:	900a      	str	r0, [sp, #40]	@ 0x28
 801006e:	2800      	cmp	r0, #0
 8010070:	f43f af05 	beq.w	800fe7e <_strtod_l+0x436>
 8010074:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010076:	2a00      	cmp	r2, #0
 8010078:	eba9 0308 	sub.w	r3, r9, r8
 801007c:	bfa8      	it	ge
 801007e:	2300      	movge	r3, #0
 8010080:	9312      	str	r3, [sp, #72]	@ 0x48
 8010082:	2400      	movs	r4, #0
 8010084:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8010088:	9316      	str	r3, [sp, #88]	@ 0x58
 801008a:	46a0      	mov	r8, r4
 801008c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801008e:	9805      	ldr	r0, [sp, #20]
 8010090:	6859      	ldr	r1, [r3, #4]
 8010092:	f7ff f809 	bl	800f0a8 <_Balloc>
 8010096:	4681      	mov	r9, r0
 8010098:	2800      	cmp	r0, #0
 801009a:	f43f aef4 	beq.w	800fe86 <_strtod_l+0x43e>
 801009e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80100a0:	691a      	ldr	r2, [r3, #16]
 80100a2:	3202      	adds	r2, #2
 80100a4:	f103 010c 	add.w	r1, r3, #12
 80100a8:	0092      	lsls	r2, r2, #2
 80100aa:	300c      	adds	r0, #12
 80100ac:	f001 f8ee 	bl	801128c <memcpy>
 80100b0:	ec4b ab10 	vmov	d0, sl, fp
 80100b4:	9805      	ldr	r0, [sp, #20]
 80100b6:	aa1c      	add	r2, sp, #112	@ 0x70
 80100b8:	a91b      	add	r1, sp, #108	@ 0x6c
 80100ba:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80100be:	f7ff fbd7 	bl	800f870 <__d2b>
 80100c2:	901a      	str	r0, [sp, #104]	@ 0x68
 80100c4:	2800      	cmp	r0, #0
 80100c6:	f43f aede 	beq.w	800fe86 <_strtod_l+0x43e>
 80100ca:	9805      	ldr	r0, [sp, #20]
 80100cc:	2101      	movs	r1, #1
 80100ce:	f7ff f929 	bl	800f324 <__i2b>
 80100d2:	4680      	mov	r8, r0
 80100d4:	b948      	cbnz	r0, 80100ea <_strtod_l+0x6a2>
 80100d6:	f04f 0800 	mov.w	r8, #0
 80100da:	e6d4      	b.n	800fe86 <_strtod_l+0x43e>
 80100dc:	f04f 32ff 	mov.w	r2, #4294967295
 80100e0:	fa02 f303 	lsl.w	r3, r2, r3
 80100e4:	ea03 0a0a 	and.w	sl, r3, sl
 80100e8:	e7b0      	b.n	801004c <_strtod_l+0x604>
 80100ea:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80100ec:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80100ee:	2d00      	cmp	r5, #0
 80100f0:	bfab      	itete	ge
 80100f2:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80100f4:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80100f6:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80100f8:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80100fa:	bfac      	ite	ge
 80100fc:	18ef      	addge	r7, r5, r3
 80100fe:	1b5e      	sublt	r6, r3, r5
 8010100:	9b08      	ldr	r3, [sp, #32]
 8010102:	1aed      	subs	r5, r5, r3
 8010104:	4415      	add	r5, r2
 8010106:	4b66      	ldr	r3, [pc, #408]	@ (80102a0 <_strtod_l+0x858>)
 8010108:	3d01      	subs	r5, #1
 801010a:	429d      	cmp	r5, r3
 801010c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8010110:	da50      	bge.n	80101b4 <_strtod_l+0x76c>
 8010112:	1b5b      	subs	r3, r3, r5
 8010114:	2b1f      	cmp	r3, #31
 8010116:	eba2 0203 	sub.w	r2, r2, r3
 801011a:	f04f 0101 	mov.w	r1, #1
 801011e:	dc3d      	bgt.n	801019c <_strtod_l+0x754>
 8010120:	fa01 f303 	lsl.w	r3, r1, r3
 8010124:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010126:	2300      	movs	r3, #0
 8010128:	9310      	str	r3, [sp, #64]	@ 0x40
 801012a:	18bd      	adds	r5, r7, r2
 801012c:	9b08      	ldr	r3, [sp, #32]
 801012e:	42af      	cmp	r7, r5
 8010130:	4416      	add	r6, r2
 8010132:	441e      	add	r6, r3
 8010134:	463b      	mov	r3, r7
 8010136:	bfa8      	it	ge
 8010138:	462b      	movge	r3, r5
 801013a:	42b3      	cmp	r3, r6
 801013c:	bfa8      	it	ge
 801013e:	4633      	movge	r3, r6
 8010140:	2b00      	cmp	r3, #0
 8010142:	bfc2      	ittt	gt
 8010144:	1aed      	subgt	r5, r5, r3
 8010146:	1af6      	subgt	r6, r6, r3
 8010148:	1aff      	subgt	r7, r7, r3
 801014a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801014c:	2b00      	cmp	r3, #0
 801014e:	dd16      	ble.n	801017e <_strtod_l+0x736>
 8010150:	4641      	mov	r1, r8
 8010152:	9805      	ldr	r0, [sp, #20]
 8010154:	461a      	mov	r2, r3
 8010156:	f7ff f9a5 	bl	800f4a4 <__pow5mult>
 801015a:	4680      	mov	r8, r0
 801015c:	2800      	cmp	r0, #0
 801015e:	d0ba      	beq.n	80100d6 <_strtod_l+0x68e>
 8010160:	4601      	mov	r1, r0
 8010162:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8010164:	9805      	ldr	r0, [sp, #20]
 8010166:	f7ff f8f3 	bl	800f350 <__multiply>
 801016a:	900e      	str	r0, [sp, #56]	@ 0x38
 801016c:	2800      	cmp	r0, #0
 801016e:	f43f ae8a 	beq.w	800fe86 <_strtod_l+0x43e>
 8010172:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010174:	9805      	ldr	r0, [sp, #20]
 8010176:	f7fe ffd7 	bl	800f128 <_Bfree>
 801017a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801017c:	931a      	str	r3, [sp, #104]	@ 0x68
 801017e:	2d00      	cmp	r5, #0
 8010180:	dc1d      	bgt.n	80101be <_strtod_l+0x776>
 8010182:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010184:	2b00      	cmp	r3, #0
 8010186:	dd23      	ble.n	80101d0 <_strtod_l+0x788>
 8010188:	4649      	mov	r1, r9
 801018a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 801018c:	9805      	ldr	r0, [sp, #20]
 801018e:	f7ff f989 	bl	800f4a4 <__pow5mult>
 8010192:	4681      	mov	r9, r0
 8010194:	b9e0      	cbnz	r0, 80101d0 <_strtod_l+0x788>
 8010196:	f04f 0900 	mov.w	r9, #0
 801019a:	e674      	b.n	800fe86 <_strtod_l+0x43e>
 801019c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80101a0:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80101a4:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80101a8:	35e2      	adds	r5, #226	@ 0xe2
 80101aa:	fa01 f305 	lsl.w	r3, r1, r5
 80101ae:	9310      	str	r3, [sp, #64]	@ 0x40
 80101b0:	9113      	str	r1, [sp, #76]	@ 0x4c
 80101b2:	e7ba      	b.n	801012a <_strtod_l+0x6e2>
 80101b4:	2300      	movs	r3, #0
 80101b6:	9310      	str	r3, [sp, #64]	@ 0x40
 80101b8:	2301      	movs	r3, #1
 80101ba:	9313      	str	r3, [sp, #76]	@ 0x4c
 80101bc:	e7b5      	b.n	801012a <_strtod_l+0x6e2>
 80101be:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80101c0:	9805      	ldr	r0, [sp, #20]
 80101c2:	462a      	mov	r2, r5
 80101c4:	f7ff f9c8 	bl	800f558 <__lshift>
 80101c8:	901a      	str	r0, [sp, #104]	@ 0x68
 80101ca:	2800      	cmp	r0, #0
 80101cc:	d1d9      	bne.n	8010182 <_strtod_l+0x73a>
 80101ce:	e65a      	b.n	800fe86 <_strtod_l+0x43e>
 80101d0:	2e00      	cmp	r6, #0
 80101d2:	dd07      	ble.n	80101e4 <_strtod_l+0x79c>
 80101d4:	4649      	mov	r1, r9
 80101d6:	9805      	ldr	r0, [sp, #20]
 80101d8:	4632      	mov	r2, r6
 80101da:	f7ff f9bd 	bl	800f558 <__lshift>
 80101de:	4681      	mov	r9, r0
 80101e0:	2800      	cmp	r0, #0
 80101e2:	d0d8      	beq.n	8010196 <_strtod_l+0x74e>
 80101e4:	2f00      	cmp	r7, #0
 80101e6:	dd08      	ble.n	80101fa <_strtod_l+0x7b2>
 80101e8:	4641      	mov	r1, r8
 80101ea:	9805      	ldr	r0, [sp, #20]
 80101ec:	463a      	mov	r2, r7
 80101ee:	f7ff f9b3 	bl	800f558 <__lshift>
 80101f2:	4680      	mov	r8, r0
 80101f4:	2800      	cmp	r0, #0
 80101f6:	f43f ae46 	beq.w	800fe86 <_strtod_l+0x43e>
 80101fa:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80101fc:	9805      	ldr	r0, [sp, #20]
 80101fe:	464a      	mov	r2, r9
 8010200:	f7ff fa32 	bl	800f668 <__mdiff>
 8010204:	4604      	mov	r4, r0
 8010206:	2800      	cmp	r0, #0
 8010208:	f43f ae3d 	beq.w	800fe86 <_strtod_l+0x43e>
 801020c:	68c3      	ldr	r3, [r0, #12]
 801020e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010210:	2300      	movs	r3, #0
 8010212:	60c3      	str	r3, [r0, #12]
 8010214:	4641      	mov	r1, r8
 8010216:	f7ff fa0b 	bl	800f630 <__mcmp>
 801021a:	2800      	cmp	r0, #0
 801021c:	da46      	bge.n	80102ac <_strtod_l+0x864>
 801021e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010220:	ea53 030a 	orrs.w	r3, r3, sl
 8010224:	d16c      	bne.n	8010300 <_strtod_l+0x8b8>
 8010226:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801022a:	2b00      	cmp	r3, #0
 801022c:	d168      	bne.n	8010300 <_strtod_l+0x8b8>
 801022e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010232:	0d1b      	lsrs	r3, r3, #20
 8010234:	051b      	lsls	r3, r3, #20
 8010236:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801023a:	d961      	bls.n	8010300 <_strtod_l+0x8b8>
 801023c:	6963      	ldr	r3, [r4, #20]
 801023e:	b913      	cbnz	r3, 8010246 <_strtod_l+0x7fe>
 8010240:	6923      	ldr	r3, [r4, #16]
 8010242:	2b01      	cmp	r3, #1
 8010244:	dd5c      	ble.n	8010300 <_strtod_l+0x8b8>
 8010246:	4621      	mov	r1, r4
 8010248:	2201      	movs	r2, #1
 801024a:	9805      	ldr	r0, [sp, #20]
 801024c:	f7ff f984 	bl	800f558 <__lshift>
 8010250:	4641      	mov	r1, r8
 8010252:	4604      	mov	r4, r0
 8010254:	f7ff f9ec 	bl	800f630 <__mcmp>
 8010258:	2800      	cmp	r0, #0
 801025a:	dd51      	ble.n	8010300 <_strtod_l+0x8b8>
 801025c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010260:	9a08      	ldr	r2, [sp, #32]
 8010262:	0d1b      	lsrs	r3, r3, #20
 8010264:	051b      	lsls	r3, r3, #20
 8010266:	2a00      	cmp	r2, #0
 8010268:	d06b      	beq.n	8010342 <_strtod_l+0x8fa>
 801026a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801026e:	d868      	bhi.n	8010342 <_strtod_l+0x8fa>
 8010270:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8010274:	f67f ae9d 	bls.w	800ffb2 <_strtod_l+0x56a>
 8010278:	4b0a      	ldr	r3, [pc, #40]	@ (80102a4 <_strtod_l+0x85c>)
 801027a:	4650      	mov	r0, sl
 801027c:	4659      	mov	r1, fp
 801027e:	2200      	movs	r2, #0
 8010280:	f7f0 f9c2 	bl	8000608 <__aeabi_dmul>
 8010284:	4b08      	ldr	r3, [pc, #32]	@ (80102a8 <_strtod_l+0x860>)
 8010286:	400b      	ands	r3, r1
 8010288:	4682      	mov	sl, r0
 801028a:	468b      	mov	fp, r1
 801028c:	2b00      	cmp	r3, #0
 801028e:	f47f ae05 	bne.w	800fe9c <_strtod_l+0x454>
 8010292:	9a05      	ldr	r2, [sp, #20]
 8010294:	2322      	movs	r3, #34	@ 0x22
 8010296:	6013      	str	r3, [r2, #0]
 8010298:	e600      	b.n	800fe9c <_strtod_l+0x454>
 801029a:	bf00      	nop
 801029c:	080134b8 	.word	0x080134b8
 80102a0:	fffffc02 	.word	0xfffffc02
 80102a4:	39500000 	.word	0x39500000
 80102a8:	7ff00000 	.word	0x7ff00000
 80102ac:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80102b0:	d165      	bne.n	801037e <_strtod_l+0x936>
 80102b2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80102b4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80102b8:	b35a      	cbz	r2, 8010312 <_strtod_l+0x8ca>
 80102ba:	4a9f      	ldr	r2, [pc, #636]	@ (8010538 <_strtod_l+0xaf0>)
 80102bc:	4293      	cmp	r3, r2
 80102be:	d12b      	bne.n	8010318 <_strtod_l+0x8d0>
 80102c0:	9b08      	ldr	r3, [sp, #32]
 80102c2:	4651      	mov	r1, sl
 80102c4:	b303      	cbz	r3, 8010308 <_strtod_l+0x8c0>
 80102c6:	4b9d      	ldr	r3, [pc, #628]	@ (801053c <_strtod_l+0xaf4>)
 80102c8:	465a      	mov	r2, fp
 80102ca:	4013      	ands	r3, r2
 80102cc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80102d0:	f04f 32ff 	mov.w	r2, #4294967295
 80102d4:	d81b      	bhi.n	801030e <_strtod_l+0x8c6>
 80102d6:	0d1b      	lsrs	r3, r3, #20
 80102d8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80102dc:	fa02 f303 	lsl.w	r3, r2, r3
 80102e0:	4299      	cmp	r1, r3
 80102e2:	d119      	bne.n	8010318 <_strtod_l+0x8d0>
 80102e4:	4b96      	ldr	r3, [pc, #600]	@ (8010540 <_strtod_l+0xaf8>)
 80102e6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80102e8:	429a      	cmp	r2, r3
 80102ea:	d102      	bne.n	80102f2 <_strtod_l+0x8aa>
 80102ec:	3101      	adds	r1, #1
 80102ee:	f43f adca 	beq.w	800fe86 <_strtod_l+0x43e>
 80102f2:	4b92      	ldr	r3, [pc, #584]	@ (801053c <_strtod_l+0xaf4>)
 80102f4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80102f6:	401a      	ands	r2, r3
 80102f8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80102fc:	f04f 0a00 	mov.w	sl, #0
 8010300:	9b08      	ldr	r3, [sp, #32]
 8010302:	2b00      	cmp	r3, #0
 8010304:	d1b8      	bne.n	8010278 <_strtod_l+0x830>
 8010306:	e5c9      	b.n	800fe9c <_strtod_l+0x454>
 8010308:	f04f 33ff 	mov.w	r3, #4294967295
 801030c:	e7e8      	b.n	80102e0 <_strtod_l+0x898>
 801030e:	4613      	mov	r3, r2
 8010310:	e7e6      	b.n	80102e0 <_strtod_l+0x898>
 8010312:	ea53 030a 	orrs.w	r3, r3, sl
 8010316:	d0a1      	beq.n	801025c <_strtod_l+0x814>
 8010318:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801031a:	b1db      	cbz	r3, 8010354 <_strtod_l+0x90c>
 801031c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801031e:	4213      	tst	r3, r2
 8010320:	d0ee      	beq.n	8010300 <_strtod_l+0x8b8>
 8010322:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010324:	9a08      	ldr	r2, [sp, #32]
 8010326:	4650      	mov	r0, sl
 8010328:	4659      	mov	r1, fp
 801032a:	b1bb      	cbz	r3, 801035c <_strtod_l+0x914>
 801032c:	f7ff fb6e 	bl	800fa0c <sulp>
 8010330:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010334:	ec53 2b10 	vmov	r2, r3, d0
 8010338:	f7ef ffb0 	bl	800029c <__adddf3>
 801033c:	4682      	mov	sl, r0
 801033e:	468b      	mov	fp, r1
 8010340:	e7de      	b.n	8010300 <_strtod_l+0x8b8>
 8010342:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8010346:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801034a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801034e:	f04f 3aff 	mov.w	sl, #4294967295
 8010352:	e7d5      	b.n	8010300 <_strtod_l+0x8b8>
 8010354:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8010356:	ea13 0f0a 	tst.w	r3, sl
 801035a:	e7e1      	b.n	8010320 <_strtod_l+0x8d8>
 801035c:	f7ff fb56 	bl	800fa0c <sulp>
 8010360:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010364:	ec53 2b10 	vmov	r2, r3, d0
 8010368:	f7ef ff96 	bl	8000298 <__aeabi_dsub>
 801036c:	2200      	movs	r2, #0
 801036e:	2300      	movs	r3, #0
 8010370:	4682      	mov	sl, r0
 8010372:	468b      	mov	fp, r1
 8010374:	f7f0 fbb0 	bl	8000ad8 <__aeabi_dcmpeq>
 8010378:	2800      	cmp	r0, #0
 801037a:	d0c1      	beq.n	8010300 <_strtod_l+0x8b8>
 801037c:	e619      	b.n	800ffb2 <_strtod_l+0x56a>
 801037e:	4641      	mov	r1, r8
 8010380:	4620      	mov	r0, r4
 8010382:	f7ff facd 	bl	800f920 <__ratio>
 8010386:	ec57 6b10 	vmov	r6, r7, d0
 801038a:	2200      	movs	r2, #0
 801038c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8010390:	4630      	mov	r0, r6
 8010392:	4639      	mov	r1, r7
 8010394:	f7f0 fbb4 	bl	8000b00 <__aeabi_dcmple>
 8010398:	2800      	cmp	r0, #0
 801039a:	d06f      	beq.n	801047c <_strtod_l+0xa34>
 801039c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801039e:	2b00      	cmp	r3, #0
 80103a0:	d17a      	bne.n	8010498 <_strtod_l+0xa50>
 80103a2:	f1ba 0f00 	cmp.w	sl, #0
 80103a6:	d158      	bne.n	801045a <_strtod_l+0xa12>
 80103a8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80103aa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80103ae:	2b00      	cmp	r3, #0
 80103b0:	d15a      	bne.n	8010468 <_strtod_l+0xa20>
 80103b2:	4b64      	ldr	r3, [pc, #400]	@ (8010544 <_strtod_l+0xafc>)
 80103b4:	2200      	movs	r2, #0
 80103b6:	4630      	mov	r0, r6
 80103b8:	4639      	mov	r1, r7
 80103ba:	f7f0 fb97 	bl	8000aec <__aeabi_dcmplt>
 80103be:	2800      	cmp	r0, #0
 80103c0:	d159      	bne.n	8010476 <_strtod_l+0xa2e>
 80103c2:	4630      	mov	r0, r6
 80103c4:	4639      	mov	r1, r7
 80103c6:	4b60      	ldr	r3, [pc, #384]	@ (8010548 <_strtod_l+0xb00>)
 80103c8:	2200      	movs	r2, #0
 80103ca:	f7f0 f91d 	bl	8000608 <__aeabi_dmul>
 80103ce:	4606      	mov	r6, r0
 80103d0:	460f      	mov	r7, r1
 80103d2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80103d6:	9606      	str	r6, [sp, #24]
 80103d8:	9307      	str	r3, [sp, #28]
 80103da:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80103de:	4d57      	ldr	r5, [pc, #348]	@ (801053c <_strtod_l+0xaf4>)
 80103e0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80103e4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80103e6:	401d      	ands	r5, r3
 80103e8:	4b58      	ldr	r3, [pc, #352]	@ (801054c <_strtod_l+0xb04>)
 80103ea:	429d      	cmp	r5, r3
 80103ec:	f040 80b2 	bne.w	8010554 <_strtod_l+0xb0c>
 80103f0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80103f2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80103f6:	ec4b ab10 	vmov	d0, sl, fp
 80103fa:	f7ff f9c9 	bl	800f790 <__ulp>
 80103fe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010402:	ec51 0b10 	vmov	r0, r1, d0
 8010406:	f7f0 f8ff 	bl	8000608 <__aeabi_dmul>
 801040a:	4652      	mov	r2, sl
 801040c:	465b      	mov	r3, fp
 801040e:	f7ef ff45 	bl	800029c <__adddf3>
 8010412:	460b      	mov	r3, r1
 8010414:	4949      	ldr	r1, [pc, #292]	@ (801053c <_strtod_l+0xaf4>)
 8010416:	4a4e      	ldr	r2, [pc, #312]	@ (8010550 <_strtod_l+0xb08>)
 8010418:	4019      	ands	r1, r3
 801041a:	4291      	cmp	r1, r2
 801041c:	4682      	mov	sl, r0
 801041e:	d942      	bls.n	80104a6 <_strtod_l+0xa5e>
 8010420:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010422:	4b47      	ldr	r3, [pc, #284]	@ (8010540 <_strtod_l+0xaf8>)
 8010424:	429a      	cmp	r2, r3
 8010426:	d103      	bne.n	8010430 <_strtod_l+0x9e8>
 8010428:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801042a:	3301      	adds	r3, #1
 801042c:	f43f ad2b 	beq.w	800fe86 <_strtod_l+0x43e>
 8010430:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8010540 <_strtod_l+0xaf8>
 8010434:	f04f 3aff 	mov.w	sl, #4294967295
 8010438:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801043a:	9805      	ldr	r0, [sp, #20]
 801043c:	f7fe fe74 	bl	800f128 <_Bfree>
 8010440:	9805      	ldr	r0, [sp, #20]
 8010442:	4649      	mov	r1, r9
 8010444:	f7fe fe70 	bl	800f128 <_Bfree>
 8010448:	9805      	ldr	r0, [sp, #20]
 801044a:	4641      	mov	r1, r8
 801044c:	f7fe fe6c 	bl	800f128 <_Bfree>
 8010450:	9805      	ldr	r0, [sp, #20]
 8010452:	4621      	mov	r1, r4
 8010454:	f7fe fe68 	bl	800f128 <_Bfree>
 8010458:	e618      	b.n	801008c <_strtod_l+0x644>
 801045a:	f1ba 0f01 	cmp.w	sl, #1
 801045e:	d103      	bne.n	8010468 <_strtod_l+0xa20>
 8010460:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010462:	2b00      	cmp	r3, #0
 8010464:	f43f ada5 	beq.w	800ffb2 <_strtod_l+0x56a>
 8010468:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8010518 <_strtod_l+0xad0>
 801046c:	4f35      	ldr	r7, [pc, #212]	@ (8010544 <_strtod_l+0xafc>)
 801046e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010472:	2600      	movs	r6, #0
 8010474:	e7b1      	b.n	80103da <_strtod_l+0x992>
 8010476:	4f34      	ldr	r7, [pc, #208]	@ (8010548 <_strtod_l+0xb00>)
 8010478:	2600      	movs	r6, #0
 801047a:	e7aa      	b.n	80103d2 <_strtod_l+0x98a>
 801047c:	4b32      	ldr	r3, [pc, #200]	@ (8010548 <_strtod_l+0xb00>)
 801047e:	4630      	mov	r0, r6
 8010480:	4639      	mov	r1, r7
 8010482:	2200      	movs	r2, #0
 8010484:	f7f0 f8c0 	bl	8000608 <__aeabi_dmul>
 8010488:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801048a:	4606      	mov	r6, r0
 801048c:	460f      	mov	r7, r1
 801048e:	2b00      	cmp	r3, #0
 8010490:	d09f      	beq.n	80103d2 <_strtod_l+0x98a>
 8010492:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8010496:	e7a0      	b.n	80103da <_strtod_l+0x992>
 8010498:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8010520 <_strtod_l+0xad8>
 801049c:	ed8d 7b06 	vstr	d7, [sp, #24]
 80104a0:	ec57 6b17 	vmov	r6, r7, d7
 80104a4:	e799      	b.n	80103da <_strtod_l+0x992>
 80104a6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80104aa:	9b08      	ldr	r3, [sp, #32]
 80104ac:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80104b0:	2b00      	cmp	r3, #0
 80104b2:	d1c1      	bne.n	8010438 <_strtod_l+0x9f0>
 80104b4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80104b8:	0d1b      	lsrs	r3, r3, #20
 80104ba:	051b      	lsls	r3, r3, #20
 80104bc:	429d      	cmp	r5, r3
 80104be:	d1bb      	bne.n	8010438 <_strtod_l+0x9f0>
 80104c0:	4630      	mov	r0, r6
 80104c2:	4639      	mov	r1, r7
 80104c4:	f7f0 fc00 	bl	8000cc8 <__aeabi_d2lz>
 80104c8:	f7f0 f870 	bl	80005ac <__aeabi_l2d>
 80104cc:	4602      	mov	r2, r0
 80104ce:	460b      	mov	r3, r1
 80104d0:	4630      	mov	r0, r6
 80104d2:	4639      	mov	r1, r7
 80104d4:	f7ef fee0 	bl	8000298 <__aeabi_dsub>
 80104d8:	460b      	mov	r3, r1
 80104da:	4602      	mov	r2, r0
 80104dc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80104e0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80104e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80104e6:	ea46 060a 	orr.w	r6, r6, sl
 80104ea:	431e      	orrs	r6, r3
 80104ec:	d06f      	beq.n	80105ce <_strtod_l+0xb86>
 80104ee:	a30e      	add	r3, pc, #56	@ (adr r3, 8010528 <_strtod_l+0xae0>)
 80104f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104f4:	f7f0 fafa 	bl	8000aec <__aeabi_dcmplt>
 80104f8:	2800      	cmp	r0, #0
 80104fa:	f47f accf 	bne.w	800fe9c <_strtod_l+0x454>
 80104fe:	a30c      	add	r3, pc, #48	@ (adr r3, 8010530 <_strtod_l+0xae8>)
 8010500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010504:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010508:	f7f0 fb0e 	bl	8000b28 <__aeabi_dcmpgt>
 801050c:	2800      	cmp	r0, #0
 801050e:	d093      	beq.n	8010438 <_strtod_l+0x9f0>
 8010510:	e4c4      	b.n	800fe9c <_strtod_l+0x454>
 8010512:	bf00      	nop
 8010514:	f3af 8000 	nop.w
 8010518:	00000000 	.word	0x00000000
 801051c:	bff00000 	.word	0xbff00000
 8010520:	00000000 	.word	0x00000000
 8010524:	3ff00000 	.word	0x3ff00000
 8010528:	94a03595 	.word	0x94a03595
 801052c:	3fdfffff 	.word	0x3fdfffff
 8010530:	35afe535 	.word	0x35afe535
 8010534:	3fe00000 	.word	0x3fe00000
 8010538:	000fffff 	.word	0x000fffff
 801053c:	7ff00000 	.word	0x7ff00000
 8010540:	7fefffff 	.word	0x7fefffff
 8010544:	3ff00000 	.word	0x3ff00000
 8010548:	3fe00000 	.word	0x3fe00000
 801054c:	7fe00000 	.word	0x7fe00000
 8010550:	7c9fffff 	.word	0x7c9fffff
 8010554:	9b08      	ldr	r3, [sp, #32]
 8010556:	b323      	cbz	r3, 80105a2 <_strtod_l+0xb5a>
 8010558:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 801055c:	d821      	bhi.n	80105a2 <_strtod_l+0xb5a>
 801055e:	a328      	add	r3, pc, #160	@ (adr r3, 8010600 <_strtod_l+0xbb8>)
 8010560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010564:	4630      	mov	r0, r6
 8010566:	4639      	mov	r1, r7
 8010568:	f7f0 faca 	bl	8000b00 <__aeabi_dcmple>
 801056c:	b1a0      	cbz	r0, 8010598 <_strtod_l+0xb50>
 801056e:	4639      	mov	r1, r7
 8010570:	4630      	mov	r0, r6
 8010572:	f7f0 fb21 	bl	8000bb8 <__aeabi_d2uiz>
 8010576:	2801      	cmp	r0, #1
 8010578:	bf38      	it	cc
 801057a:	2001      	movcc	r0, #1
 801057c:	f7ef ffca 	bl	8000514 <__aeabi_ui2d>
 8010580:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010582:	4606      	mov	r6, r0
 8010584:	460f      	mov	r7, r1
 8010586:	b9fb      	cbnz	r3, 80105c8 <_strtod_l+0xb80>
 8010588:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801058c:	9014      	str	r0, [sp, #80]	@ 0x50
 801058e:	9315      	str	r3, [sp, #84]	@ 0x54
 8010590:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8010594:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8010598:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801059a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 801059e:	1b5b      	subs	r3, r3, r5
 80105a0:	9311      	str	r3, [sp, #68]	@ 0x44
 80105a2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80105a6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80105aa:	f7ff f8f1 	bl	800f790 <__ulp>
 80105ae:	4650      	mov	r0, sl
 80105b0:	ec53 2b10 	vmov	r2, r3, d0
 80105b4:	4659      	mov	r1, fp
 80105b6:	f7f0 f827 	bl	8000608 <__aeabi_dmul>
 80105ba:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80105be:	f7ef fe6d 	bl	800029c <__adddf3>
 80105c2:	4682      	mov	sl, r0
 80105c4:	468b      	mov	fp, r1
 80105c6:	e770      	b.n	80104aa <_strtod_l+0xa62>
 80105c8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80105cc:	e7e0      	b.n	8010590 <_strtod_l+0xb48>
 80105ce:	a30e      	add	r3, pc, #56	@ (adr r3, 8010608 <_strtod_l+0xbc0>)
 80105d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105d4:	f7f0 fa8a 	bl	8000aec <__aeabi_dcmplt>
 80105d8:	e798      	b.n	801050c <_strtod_l+0xac4>
 80105da:	2300      	movs	r3, #0
 80105dc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80105de:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80105e0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80105e2:	6013      	str	r3, [r2, #0]
 80105e4:	f7ff ba6d 	b.w	800fac2 <_strtod_l+0x7a>
 80105e8:	2a65      	cmp	r2, #101	@ 0x65
 80105ea:	f43f ab66 	beq.w	800fcba <_strtod_l+0x272>
 80105ee:	2a45      	cmp	r2, #69	@ 0x45
 80105f0:	f43f ab63 	beq.w	800fcba <_strtod_l+0x272>
 80105f4:	2301      	movs	r3, #1
 80105f6:	f7ff bb9e 	b.w	800fd36 <_strtod_l+0x2ee>
 80105fa:	bf00      	nop
 80105fc:	f3af 8000 	nop.w
 8010600:	ffc00000 	.word	0xffc00000
 8010604:	41dfffff 	.word	0x41dfffff
 8010608:	94a03595 	.word	0x94a03595
 801060c:	3fcfffff 	.word	0x3fcfffff

08010610 <_strtod_r>:
 8010610:	4b01      	ldr	r3, [pc, #4]	@ (8010618 <_strtod_r+0x8>)
 8010612:	f7ff ba19 	b.w	800fa48 <_strtod_l>
 8010616:	bf00      	nop
 8010618:	20000070 	.word	0x20000070

0801061c <_strtol_l.constprop.0>:
 801061c:	2b24      	cmp	r3, #36	@ 0x24
 801061e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010622:	4686      	mov	lr, r0
 8010624:	4690      	mov	r8, r2
 8010626:	d801      	bhi.n	801062c <_strtol_l.constprop.0+0x10>
 8010628:	2b01      	cmp	r3, #1
 801062a:	d106      	bne.n	801063a <_strtol_l.constprop.0+0x1e>
 801062c:	f7fd fdbc 	bl	800e1a8 <__errno>
 8010630:	2316      	movs	r3, #22
 8010632:	6003      	str	r3, [r0, #0]
 8010634:	2000      	movs	r0, #0
 8010636:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801063a:	4834      	ldr	r0, [pc, #208]	@ (801070c <_strtol_l.constprop.0+0xf0>)
 801063c:	460d      	mov	r5, r1
 801063e:	462a      	mov	r2, r5
 8010640:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010644:	5d06      	ldrb	r6, [r0, r4]
 8010646:	f016 0608 	ands.w	r6, r6, #8
 801064a:	d1f8      	bne.n	801063e <_strtol_l.constprop.0+0x22>
 801064c:	2c2d      	cmp	r4, #45	@ 0x2d
 801064e:	d12d      	bne.n	80106ac <_strtol_l.constprop.0+0x90>
 8010650:	782c      	ldrb	r4, [r5, #0]
 8010652:	2601      	movs	r6, #1
 8010654:	1c95      	adds	r5, r2, #2
 8010656:	f033 0210 	bics.w	r2, r3, #16
 801065a:	d109      	bne.n	8010670 <_strtol_l.constprop.0+0x54>
 801065c:	2c30      	cmp	r4, #48	@ 0x30
 801065e:	d12a      	bne.n	80106b6 <_strtol_l.constprop.0+0x9a>
 8010660:	782a      	ldrb	r2, [r5, #0]
 8010662:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8010666:	2a58      	cmp	r2, #88	@ 0x58
 8010668:	d125      	bne.n	80106b6 <_strtol_l.constprop.0+0x9a>
 801066a:	786c      	ldrb	r4, [r5, #1]
 801066c:	2310      	movs	r3, #16
 801066e:	3502      	adds	r5, #2
 8010670:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8010674:	f10c 3cff 	add.w	ip, ip, #4294967295
 8010678:	2200      	movs	r2, #0
 801067a:	fbbc f9f3 	udiv	r9, ip, r3
 801067e:	4610      	mov	r0, r2
 8010680:	fb03 ca19 	mls	sl, r3, r9, ip
 8010684:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8010688:	2f09      	cmp	r7, #9
 801068a:	d81b      	bhi.n	80106c4 <_strtol_l.constprop.0+0xa8>
 801068c:	463c      	mov	r4, r7
 801068e:	42a3      	cmp	r3, r4
 8010690:	dd27      	ble.n	80106e2 <_strtol_l.constprop.0+0xc6>
 8010692:	1c57      	adds	r7, r2, #1
 8010694:	d007      	beq.n	80106a6 <_strtol_l.constprop.0+0x8a>
 8010696:	4581      	cmp	r9, r0
 8010698:	d320      	bcc.n	80106dc <_strtol_l.constprop.0+0xc0>
 801069a:	d101      	bne.n	80106a0 <_strtol_l.constprop.0+0x84>
 801069c:	45a2      	cmp	sl, r4
 801069e:	db1d      	blt.n	80106dc <_strtol_l.constprop.0+0xc0>
 80106a0:	fb00 4003 	mla	r0, r0, r3, r4
 80106a4:	2201      	movs	r2, #1
 80106a6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80106aa:	e7eb      	b.n	8010684 <_strtol_l.constprop.0+0x68>
 80106ac:	2c2b      	cmp	r4, #43	@ 0x2b
 80106ae:	bf04      	itt	eq
 80106b0:	782c      	ldrbeq	r4, [r5, #0]
 80106b2:	1c95      	addeq	r5, r2, #2
 80106b4:	e7cf      	b.n	8010656 <_strtol_l.constprop.0+0x3a>
 80106b6:	2b00      	cmp	r3, #0
 80106b8:	d1da      	bne.n	8010670 <_strtol_l.constprop.0+0x54>
 80106ba:	2c30      	cmp	r4, #48	@ 0x30
 80106bc:	bf0c      	ite	eq
 80106be:	2308      	moveq	r3, #8
 80106c0:	230a      	movne	r3, #10
 80106c2:	e7d5      	b.n	8010670 <_strtol_l.constprop.0+0x54>
 80106c4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80106c8:	2f19      	cmp	r7, #25
 80106ca:	d801      	bhi.n	80106d0 <_strtol_l.constprop.0+0xb4>
 80106cc:	3c37      	subs	r4, #55	@ 0x37
 80106ce:	e7de      	b.n	801068e <_strtol_l.constprop.0+0x72>
 80106d0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80106d4:	2f19      	cmp	r7, #25
 80106d6:	d804      	bhi.n	80106e2 <_strtol_l.constprop.0+0xc6>
 80106d8:	3c57      	subs	r4, #87	@ 0x57
 80106da:	e7d8      	b.n	801068e <_strtol_l.constprop.0+0x72>
 80106dc:	f04f 32ff 	mov.w	r2, #4294967295
 80106e0:	e7e1      	b.n	80106a6 <_strtol_l.constprop.0+0x8a>
 80106e2:	1c53      	adds	r3, r2, #1
 80106e4:	d108      	bne.n	80106f8 <_strtol_l.constprop.0+0xdc>
 80106e6:	2322      	movs	r3, #34	@ 0x22
 80106e8:	f8ce 3000 	str.w	r3, [lr]
 80106ec:	4660      	mov	r0, ip
 80106ee:	f1b8 0f00 	cmp.w	r8, #0
 80106f2:	d0a0      	beq.n	8010636 <_strtol_l.constprop.0+0x1a>
 80106f4:	1e69      	subs	r1, r5, #1
 80106f6:	e006      	b.n	8010706 <_strtol_l.constprop.0+0xea>
 80106f8:	b106      	cbz	r6, 80106fc <_strtol_l.constprop.0+0xe0>
 80106fa:	4240      	negs	r0, r0
 80106fc:	f1b8 0f00 	cmp.w	r8, #0
 8010700:	d099      	beq.n	8010636 <_strtol_l.constprop.0+0x1a>
 8010702:	2a00      	cmp	r2, #0
 8010704:	d1f6      	bne.n	80106f4 <_strtol_l.constprop.0+0xd8>
 8010706:	f8c8 1000 	str.w	r1, [r8]
 801070a:	e794      	b.n	8010636 <_strtol_l.constprop.0+0x1a>
 801070c:	080134e1 	.word	0x080134e1

08010710 <_strtol_r>:
 8010710:	f7ff bf84 	b.w	801061c <_strtol_l.constprop.0>

08010714 <__ssputs_r>:
 8010714:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010718:	688e      	ldr	r6, [r1, #8]
 801071a:	461f      	mov	r7, r3
 801071c:	42be      	cmp	r6, r7
 801071e:	680b      	ldr	r3, [r1, #0]
 8010720:	4682      	mov	sl, r0
 8010722:	460c      	mov	r4, r1
 8010724:	4690      	mov	r8, r2
 8010726:	d82d      	bhi.n	8010784 <__ssputs_r+0x70>
 8010728:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801072c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8010730:	d026      	beq.n	8010780 <__ssputs_r+0x6c>
 8010732:	6965      	ldr	r5, [r4, #20]
 8010734:	6909      	ldr	r1, [r1, #16]
 8010736:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801073a:	eba3 0901 	sub.w	r9, r3, r1
 801073e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010742:	1c7b      	adds	r3, r7, #1
 8010744:	444b      	add	r3, r9
 8010746:	106d      	asrs	r5, r5, #1
 8010748:	429d      	cmp	r5, r3
 801074a:	bf38      	it	cc
 801074c:	461d      	movcc	r5, r3
 801074e:	0553      	lsls	r3, r2, #21
 8010750:	d527      	bpl.n	80107a2 <__ssputs_r+0x8e>
 8010752:	4629      	mov	r1, r5
 8010754:	f7fe fc1c 	bl	800ef90 <_malloc_r>
 8010758:	4606      	mov	r6, r0
 801075a:	b360      	cbz	r0, 80107b6 <__ssputs_r+0xa2>
 801075c:	6921      	ldr	r1, [r4, #16]
 801075e:	464a      	mov	r2, r9
 8010760:	f000 fd94 	bl	801128c <memcpy>
 8010764:	89a3      	ldrh	r3, [r4, #12]
 8010766:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801076a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801076e:	81a3      	strh	r3, [r4, #12]
 8010770:	6126      	str	r6, [r4, #16]
 8010772:	6165      	str	r5, [r4, #20]
 8010774:	444e      	add	r6, r9
 8010776:	eba5 0509 	sub.w	r5, r5, r9
 801077a:	6026      	str	r6, [r4, #0]
 801077c:	60a5      	str	r5, [r4, #8]
 801077e:	463e      	mov	r6, r7
 8010780:	42be      	cmp	r6, r7
 8010782:	d900      	bls.n	8010786 <__ssputs_r+0x72>
 8010784:	463e      	mov	r6, r7
 8010786:	6820      	ldr	r0, [r4, #0]
 8010788:	4632      	mov	r2, r6
 801078a:	4641      	mov	r1, r8
 801078c:	f000 fd53 	bl	8011236 <memmove>
 8010790:	68a3      	ldr	r3, [r4, #8]
 8010792:	1b9b      	subs	r3, r3, r6
 8010794:	60a3      	str	r3, [r4, #8]
 8010796:	6823      	ldr	r3, [r4, #0]
 8010798:	4433      	add	r3, r6
 801079a:	6023      	str	r3, [r4, #0]
 801079c:	2000      	movs	r0, #0
 801079e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80107a2:	462a      	mov	r2, r5
 80107a4:	f001 f905 	bl	80119b2 <_realloc_r>
 80107a8:	4606      	mov	r6, r0
 80107aa:	2800      	cmp	r0, #0
 80107ac:	d1e0      	bne.n	8010770 <__ssputs_r+0x5c>
 80107ae:	6921      	ldr	r1, [r4, #16]
 80107b0:	4650      	mov	r0, sl
 80107b2:	f7fe fb79 	bl	800eea8 <_free_r>
 80107b6:	230c      	movs	r3, #12
 80107b8:	f8ca 3000 	str.w	r3, [sl]
 80107bc:	89a3      	ldrh	r3, [r4, #12]
 80107be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80107c2:	81a3      	strh	r3, [r4, #12]
 80107c4:	f04f 30ff 	mov.w	r0, #4294967295
 80107c8:	e7e9      	b.n	801079e <__ssputs_r+0x8a>
	...

080107cc <_svfiprintf_r>:
 80107cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107d0:	4698      	mov	r8, r3
 80107d2:	898b      	ldrh	r3, [r1, #12]
 80107d4:	061b      	lsls	r3, r3, #24
 80107d6:	b09d      	sub	sp, #116	@ 0x74
 80107d8:	4607      	mov	r7, r0
 80107da:	460d      	mov	r5, r1
 80107dc:	4614      	mov	r4, r2
 80107de:	d510      	bpl.n	8010802 <_svfiprintf_r+0x36>
 80107e0:	690b      	ldr	r3, [r1, #16]
 80107e2:	b973      	cbnz	r3, 8010802 <_svfiprintf_r+0x36>
 80107e4:	2140      	movs	r1, #64	@ 0x40
 80107e6:	f7fe fbd3 	bl	800ef90 <_malloc_r>
 80107ea:	6028      	str	r0, [r5, #0]
 80107ec:	6128      	str	r0, [r5, #16]
 80107ee:	b930      	cbnz	r0, 80107fe <_svfiprintf_r+0x32>
 80107f0:	230c      	movs	r3, #12
 80107f2:	603b      	str	r3, [r7, #0]
 80107f4:	f04f 30ff 	mov.w	r0, #4294967295
 80107f8:	b01d      	add	sp, #116	@ 0x74
 80107fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80107fe:	2340      	movs	r3, #64	@ 0x40
 8010800:	616b      	str	r3, [r5, #20]
 8010802:	2300      	movs	r3, #0
 8010804:	9309      	str	r3, [sp, #36]	@ 0x24
 8010806:	2320      	movs	r3, #32
 8010808:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801080c:	f8cd 800c 	str.w	r8, [sp, #12]
 8010810:	2330      	movs	r3, #48	@ 0x30
 8010812:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80109b0 <_svfiprintf_r+0x1e4>
 8010816:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801081a:	f04f 0901 	mov.w	r9, #1
 801081e:	4623      	mov	r3, r4
 8010820:	469a      	mov	sl, r3
 8010822:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010826:	b10a      	cbz	r2, 801082c <_svfiprintf_r+0x60>
 8010828:	2a25      	cmp	r2, #37	@ 0x25
 801082a:	d1f9      	bne.n	8010820 <_svfiprintf_r+0x54>
 801082c:	ebba 0b04 	subs.w	fp, sl, r4
 8010830:	d00b      	beq.n	801084a <_svfiprintf_r+0x7e>
 8010832:	465b      	mov	r3, fp
 8010834:	4622      	mov	r2, r4
 8010836:	4629      	mov	r1, r5
 8010838:	4638      	mov	r0, r7
 801083a:	f7ff ff6b 	bl	8010714 <__ssputs_r>
 801083e:	3001      	adds	r0, #1
 8010840:	f000 80a7 	beq.w	8010992 <_svfiprintf_r+0x1c6>
 8010844:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010846:	445a      	add	r2, fp
 8010848:	9209      	str	r2, [sp, #36]	@ 0x24
 801084a:	f89a 3000 	ldrb.w	r3, [sl]
 801084e:	2b00      	cmp	r3, #0
 8010850:	f000 809f 	beq.w	8010992 <_svfiprintf_r+0x1c6>
 8010854:	2300      	movs	r3, #0
 8010856:	f04f 32ff 	mov.w	r2, #4294967295
 801085a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801085e:	f10a 0a01 	add.w	sl, sl, #1
 8010862:	9304      	str	r3, [sp, #16]
 8010864:	9307      	str	r3, [sp, #28]
 8010866:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801086a:	931a      	str	r3, [sp, #104]	@ 0x68
 801086c:	4654      	mov	r4, sl
 801086e:	2205      	movs	r2, #5
 8010870:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010874:	484e      	ldr	r0, [pc, #312]	@ (80109b0 <_svfiprintf_r+0x1e4>)
 8010876:	f7ef fcb3 	bl	80001e0 <memchr>
 801087a:	9a04      	ldr	r2, [sp, #16]
 801087c:	b9d8      	cbnz	r0, 80108b6 <_svfiprintf_r+0xea>
 801087e:	06d0      	lsls	r0, r2, #27
 8010880:	bf44      	itt	mi
 8010882:	2320      	movmi	r3, #32
 8010884:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010888:	0711      	lsls	r1, r2, #28
 801088a:	bf44      	itt	mi
 801088c:	232b      	movmi	r3, #43	@ 0x2b
 801088e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010892:	f89a 3000 	ldrb.w	r3, [sl]
 8010896:	2b2a      	cmp	r3, #42	@ 0x2a
 8010898:	d015      	beq.n	80108c6 <_svfiprintf_r+0xfa>
 801089a:	9a07      	ldr	r2, [sp, #28]
 801089c:	4654      	mov	r4, sl
 801089e:	2000      	movs	r0, #0
 80108a0:	f04f 0c0a 	mov.w	ip, #10
 80108a4:	4621      	mov	r1, r4
 80108a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80108aa:	3b30      	subs	r3, #48	@ 0x30
 80108ac:	2b09      	cmp	r3, #9
 80108ae:	d94b      	bls.n	8010948 <_svfiprintf_r+0x17c>
 80108b0:	b1b0      	cbz	r0, 80108e0 <_svfiprintf_r+0x114>
 80108b2:	9207      	str	r2, [sp, #28]
 80108b4:	e014      	b.n	80108e0 <_svfiprintf_r+0x114>
 80108b6:	eba0 0308 	sub.w	r3, r0, r8
 80108ba:	fa09 f303 	lsl.w	r3, r9, r3
 80108be:	4313      	orrs	r3, r2
 80108c0:	9304      	str	r3, [sp, #16]
 80108c2:	46a2      	mov	sl, r4
 80108c4:	e7d2      	b.n	801086c <_svfiprintf_r+0xa0>
 80108c6:	9b03      	ldr	r3, [sp, #12]
 80108c8:	1d19      	adds	r1, r3, #4
 80108ca:	681b      	ldr	r3, [r3, #0]
 80108cc:	9103      	str	r1, [sp, #12]
 80108ce:	2b00      	cmp	r3, #0
 80108d0:	bfbb      	ittet	lt
 80108d2:	425b      	neglt	r3, r3
 80108d4:	f042 0202 	orrlt.w	r2, r2, #2
 80108d8:	9307      	strge	r3, [sp, #28]
 80108da:	9307      	strlt	r3, [sp, #28]
 80108dc:	bfb8      	it	lt
 80108de:	9204      	strlt	r2, [sp, #16]
 80108e0:	7823      	ldrb	r3, [r4, #0]
 80108e2:	2b2e      	cmp	r3, #46	@ 0x2e
 80108e4:	d10a      	bne.n	80108fc <_svfiprintf_r+0x130>
 80108e6:	7863      	ldrb	r3, [r4, #1]
 80108e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80108ea:	d132      	bne.n	8010952 <_svfiprintf_r+0x186>
 80108ec:	9b03      	ldr	r3, [sp, #12]
 80108ee:	1d1a      	adds	r2, r3, #4
 80108f0:	681b      	ldr	r3, [r3, #0]
 80108f2:	9203      	str	r2, [sp, #12]
 80108f4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80108f8:	3402      	adds	r4, #2
 80108fa:	9305      	str	r3, [sp, #20]
 80108fc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80109c0 <_svfiprintf_r+0x1f4>
 8010900:	7821      	ldrb	r1, [r4, #0]
 8010902:	2203      	movs	r2, #3
 8010904:	4650      	mov	r0, sl
 8010906:	f7ef fc6b 	bl	80001e0 <memchr>
 801090a:	b138      	cbz	r0, 801091c <_svfiprintf_r+0x150>
 801090c:	9b04      	ldr	r3, [sp, #16]
 801090e:	eba0 000a 	sub.w	r0, r0, sl
 8010912:	2240      	movs	r2, #64	@ 0x40
 8010914:	4082      	lsls	r2, r0
 8010916:	4313      	orrs	r3, r2
 8010918:	3401      	adds	r4, #1
 801091a:	9304      	str	r3, [sp, #16]
 801091c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010920:	4824      	ldr	r0, [pc, #144]	@ (80109b4 <_svfiprintf_r+0x1e8>)
 8010922:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010926:	2206      	movs	r2, #6
 8010928:	f7ef fc5a 	bl	80001e0 <memchr>
 801092c:	2800      	cmp	r0, #0
 801092e:	d036      	beq.n	801099e <_svfiprintf_r+0x1d2>
 8010930:	4b21      	ldr	r3, [pc, #132]	@ (80109b8 <_svfiprintf_r+0x1ec>)
 8010932:	bb1b      	cbnz	r3, 801097c <_svfiprintf_r+0x1b0>
 8010934:	9b03      	ldr	r3, [sp, #12]
 8010936:	3307      	adds	r3, #7
 8010938:	f023 0307 	bic.w	r3, r3, #7
 801093c:	3308      	adds	r3, #8
 801093e:	9303      	str	r3, [sp, #12]
 8010940:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010942:	4433      	add	r3, r6
 8010944:	9309      	str	r3, [sp, #36]	@ 0x24
 8010946:	e76a      	b.n	801081e <_svfiprintf_r+0x52>
 8010948:	fb0c 3202 	mla	r2, ip, r2, r3
 801094c:	460c      	mov	r4, r1
 801094e:	2001      	movs	r0, #1
 8010950:	e7a8      	b.n	80108a4 <_svfiprintf_r+0xd8>
 8010952:	2300      	movs	r3, #0
 8010954:	3401      	adds	r4, #1
 8010956:	9305      	str	r3, [sp, #20]
 8010958:	4619      	mov	r1, r3
 801095a:	f04f 0c0a 	mov.w	ip, #10
 801095e:	4620      	mov	r0, r4
 8010960:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010964:	3a30      	subs	r2, #48	@ 0x30
 8010966:	2a09      	cmp	r2, #9
 8010968:	d903      	bls.n	8010972 <_svfiprintf_r+0x1a6>
 801096a:	2b00      	cmp	r3, #0
 801096c:	d0c6      	beq.n	80108fc <_svfiprintf_r+0x130>
 801096e:	9105      	str	r1, [sp, #20]
 8010970:	e7c4      	b.n	80108fc <_svfiprintf_r+0x130>
 8010972:	fb0c 2101 	mla	r1, ip, r1, r2
 8010976:	4604      	mov	r4, r0
 8010978:	2301      	movs	r3, #1
 801097a:	e7f0      	b.n	801095e <_svfiprintf_r+0x192>
 801097c:	ab03      	add	r3, sp, #12
 801097e:	9300      	str	r3, [sp, #0]
 8010980:	462a      	mov	r2, r5
 8010982:	4b0e      	ldr	r3, [pc, #56]	@ (80109bc <_svfiprintf_r+0x1f0>)
 8010984:	a904      	add	r1, sp, #16
 8010986:	4638      	mov	r0, r7
 8010988:	f7fc fc8c 	bl	800d2a4 <_printf_float>
 801098c:	1c42      	adds	r2, r0, #1
 801098e:	4606      	mov	r6, r0
 8010990:	d1d6      	bne.n	8010940 <_svfiprintf_r+0x174>
 8010992:	89ab      	ldrh	r3, [r5, #12]
 8010994:	065b      	lsls	r3, r3, #25
 8010996:	f53f af2d 	bmi.w	80107f4 <_svfiprintf_r+0x28>
 801099a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801099c:	e72c      	b.n	80107f8 <_svfiprintf_r+0x2c>
 801099e:	ab03      	add	r3, sp, #12
 80109a0:	9300      	str	r3, [sp, #0]
 80109a2:	462a      	mov	r2, r5
 80109a4:	4b05      	ldr	r3, [pc, #20]	@ (80109bc <_svfiprintf_r+0x1f0>)
 80109a6:	a904      	add	r1, sp, #16
 80109a8:	4638      	mov	r0, r7
 80109aa:	f7fc ff13 	bl	800d7d4 <_printf_i>
 80109ae:	e7ed      	b.n	801098c <_svfiprintf_r+0x1c0>
 80109b0:	080135e1 	.word	0x080135e1
 80109b4:	080135eb 	.word	0x080135eb
 80109b8:	0800d2a5 	.word	0x0800d2a5
 80109bc:	08010715 	.word	0x08010715
 80109c0:	080135e7 	.word	0x080135e7

080109c4 <_sungetc_r>:
 80109c4:	b538      	push	{r3, r4, r5, lr}
 80109c6:	1c4b      	adds	r3, r1, #1
 80109c8:	4614      	mov	r4, r2
 80109ca:	d103      	bne.n	80109d4 <_sungetc_r+0x10>
 80109cc:	f04f 35ff 	mov.w	r5, #4294967295
 80109d0:	4628      	mov	r0, r5
 80109d2:	bd38      	pop	{r3, r4, r5, pc}
 80109d4:	8993      	ldrh	r3, [r2, #12]
 80109d6:	f023 0320 	bic.w	r3, r3, #32
 80109da:	8193      	strh	r3, [r2, #12]
 80109dc:	6853      	ldr	r3, [r2, #4]
 80109de:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80109e0:	b2cd      	uxtb	r5, r1
 80109e2:	b18a      	cbz	r2, 8010a08 <_sungetc_r+0x44>
 80109e4:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80109e6:	429a      	cmp	r2, r3
 80109e8:	dd08      	ble.n	80109fc <_sungetc_r+0x38>
 80109ea:	6823      	ldr	r3, [r4, #0]
 80109ec:	1e5a      	subs	r2, r3, #1
 80109ee:	6022      	str	r2, [r4, #0]
 80109f0:	f803 5c01 	strb.w	r5, [r3, #-1]
 80109f4:	6863      	ldr	r3, [r4, #4]
 80109f6:	3301      	adds	r3, #1
 80109f8:	6063      	str	r3, [r4, #4]
 80109fa:	e7e9      	b.n	80109d0 <_sungetc_r+0xc>
 80109fc:	4621      	mov	r1, r4
 80109fe:	f000 fbe0 	bl	80111c2 <__submore>
 8010a02:	2800      	cmp	r0, #0
 8010a04:	d0f1      	beq.n	80109ea <_sungetc_r+0x26>
 8010a06:	e7e1      	b.n	80109cc <_sungetc_r+0x8>
 8010a08:	6921      	ldr	r1, [r4, #16]
 8010a0a:	6822      	ldr	r2, [r4, #0]
 8010a0c:	b141      	cbz	r1, 8010a20 <_sungetc_r+0x5c>
 8010a0e:	4291      	cmp	r1, r2
 8010a10:	d206      	bcs.n	8010a20 <_sungetc_r+0x5c>
 8010a12:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 8010a16:	42a9      	cmp	r1, r5
 8010a18:	d102      	bne.n	8010a20 <_sungetc_r+0x5c>
 8010a1a:	3a01      	subs	r2, #1
 8010a1c:	6022      	str	r2, [r4, #0]
 8010a1e:	e7ea      	b.n	80109f6 <_sungetc_r+0x32>
 8010a20:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 8010a24:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010a28:	6363      	str	r3, [r4, #52]	@ 0x34
 8010a2a:	2303      	movs	r3, #3
 8010a2c:	63a3      	str	r3, [r4, #56]	@ 0x38
 8010a2e:	4623      	mov	r3, r4
 8010a30:	f803 5f46 	strb.w	r5, [r3, #70]!
 8010a34:	6023      	str	r3, [r4, #0]
 8010a36:	2301      	movs	r3, #1
 8010a38:	e7de      	b.n	80109f8 <_sungetc_r+0x34>

08010a3a <__ssrefill_r>:
 8010a3a:	b510      	push	{r4, lr}
 8010a3c:	460c      	mov	r4, r1
 8010a3e:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8010a40:	b169      	cbz	r1, 8010a5e <__ssrefill_r+0x24>
 8010a42:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010a46:	4299      	cmp	r1, r3
 8010a48:	d001      	beq.n	8010a4e <__ssrefill_r+0x14>
 8010a4a:	f7fe fa2d 	bl	800eea8 <_free_r>
 8010a4e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010a50:	6063      	str	r3, [r4, #4]
 8010a52:	2000      	movs	r0, #0
 8010a54:	6360      	str	r0, [r4, #52]	@ 0x34
 8010a56:	b113      	cbz	r3, 8010a5e <__ssrefill_r+0x24>
 8010a58:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8010a5a:	6023      	str	r3, [r4, #0]
 8010a5c:	bd10      	pop	{r4, pc}
 8010a5e:	6923      	ldr	r3, [r4, #16]
 8010a60:	6023      	str	r3, [r4, #0]
 8010a62:	2300      	movs	r3, #0
 8010a64:	6063      	str	r3, [r4, #4]
 8010a66:	89a3      	ldrh	r3, [r4, #12]
 8010a68:	f043 0320 	orr.w	r3, r3, #32
 8010a6c:	81a3      	strh	r3, [r4, #12]
 8010a6e:	f04f 30ff 	mov.w	r0, #4294967295
 8010a72:	e7f3      	b.n	8010a5c <__ssrefill_r+0x22>

08010a74 <__ssvfiscanf_r>:
 8010a74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010a78:	460c      	mov	r4, r1
 8010a7a:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 8010a7e:	2100      	movs	r1, #0
 8010a80:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8010a84:	49a5      	ldr	r1, [pc, #660]	@ (8010d1c <__ssvfiscanf_r+0x2a8>)
 8010a86:	91a0      	str	r1, [sp, #640]	@ 0x280
 8010a88:	f10d 0804 	add.w	r8, sp, #4
 8010a8c:	49a4      	ldr	r1, [pc, #656]	@ (8010d20 <__ssvfiscanf_r+0x2ac>)
 8010a8e:	4fa5      	ldr	r7, [pc, #660]	@ (8010d24 <__ssvfiscanf_r+0x2b0>)
 8010a90:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8010a94:	4606      	mov	r6, r0
 8010a96:	91a1      	str	r1, [sp, #644]	@ 0x284
 8010a98:	9300      	str	r3, [sp, #0]
 8010a9a:	7813      	ldrb	r3, [r2, #0]
 8010a9c:	2b00      	cmp	r3, #0
 8010a9e:	f000 8158 	beq.w	8010d52 <__ssvfiscanf_r+0x2de>
 8010aa2:	5cf9      	ldrb	r1, [r7, r3]
 8010aa4:	f011 0108 	ands.w	r1, r1, #8
 8010aa8:	f102 0501 	add.w	r5, r2, #1
 8010aac:	d019      	beq.n	8010ae2 <__ssvfiscanf_r+0x6e>
 8010aae:	6863      	ldr	r3, [r4, #4]
 8010ab0:	2b00      	cmp	r3, #0
 8010ab2:	dd0f      	ble.n	8010ad4 <__ssvfiscanf_r+0x60>
 8010ab4:	6823      	ldr	r3, [r4, #0]
 8010ab6:	781a      	ldrb	r2, [r3, #0]
 8010ab8:	5cba      	ldrb	r2, [r7, r2]
 8010aba:	0712      	lsls	r2, r2, #28
 8010abc:	d401      	bmi.n	8010ac2 <__ssvfiscanf_r+0x4e>
 8010abe:	462a      	mov	r2, r5
 8010ac0:	e7eb      	b.n	8010a9a <__ssvfiscanf_r+0x26>
 8010ac2:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8010ac4:	3201      	adds	r2, #1
 8010ac6:	9245      	str	r2, [sp, #276]	@ 0x114
 8010ac8:	6862      	ldr	r2, [r4, #4]
 8010aca:	3301      	adds	r3, #1
 8010acc:	3a01      	subs	r2, #1
 8010ace:	6062      	str	r2, [r4, #4]
 8010ad0:	6023      	str	r3, [r4, #0]
 8010ad2:	e7ec      	b.n	8010aae <__ssvfiscanf_r+0x3a>
 8010ad4:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8010ad6:	4621      	mov	r1, r4
 8010ad8:	4630      	mov	r0, r6
 8010ada:	4798      	blx	r3
 8010adc:	2800      	cmp	r0, #0
 8010ade:	d0e9      	beq.n	8010ab4 <__ssvfiscanf_r+0x40>
 8010ae0:	e7ed      	b.n	8010abe <__ssvfiscanf_r+0x4a>
 8010ae2:	2b25      	cmp	r3, #37	@ 0x25
 8010ae4:	d012      	beq.n	8010b0c <__ssvfiscanf_r+0x98>
 8010ae6:	4699      	mov	r9, r3
 8010ae8:	6863      	ldr	r3, [r4, #4]
 8010aea:	2b00      	cmp	r3, #0
 8010aec:	f340 8093 	ble.w	8010c16 <__ssvfiscanf_r+0x1a2>
 8010af0:	6822      	ldr	r2, [r4, #0]
 8010af2:	7813      	ldrb	r3, [r2, #0]
 8010af4:	454b      	cmp	r3, r9
 8010af6:	f040 812c 	bne.w	8010d52 <__ssvfiscanf_r+0x2de>
 8010afa:	6863      	ldr	r3, [r4, #4]
 8010afc:	3b01      	subs	r3, #1
 8010afe:	6063      	str	r3, [r4, #4]
 8010b00:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8010b02:	3201      	adds	r2, #1
 8010b04:	3301      	adds	r3, #1
 8010b06:	6022      	str	r2, [r4, #0]
 8010b08:	9345      	str	r3, [sp, #276]	@ 0x114
 8010b0a:	e7d8      	b.n	8010abe <__ssvfiscanf_r+0x4a>
 8010b0c:	9141      	str	r1, [sp, #260]	@ 0x104
 8010b0e:	9143      	str	r1, [sp, #268]	@ 0x10c
 8010b10:	7853      	ldrb	r3, [r2, #1]
 8010b12:	2b2a      	cmp	r3, #42	@ 0x2a
 8010b14:	bf02      	ittt	eq
 8010b16:	2310      	moveq	r3, #16
 8010b18:	1c95      	addeq	r5, r2, #2
 8010b1a:	9341      	streq	r3, [sp, #260]	@ 0x104
 8010b1c:	220a      	movs	r2, #10
 8010b1e:	46a9      	mov	r9, r5
 8010b20:	f819 1b01 	ldrb.w	r1, [r9], #1
 8010b24:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8010b28:	2b09      	cmp	r3, #9
 8010b2a:	d91e      	bls.n	8010b6a <__ssvfiscanf_r+0xf6>
 8010b2c:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 8010d28 <__ssvfiscanf_r+0x2b4>
 8010b30:	2203      	movs	r2, #3
 8010b32:	4650      	mov	r0, sl
 8010b34:	f7ef fb54 	bl	80001e0 <memchr>
 8010b38:	b138      	cbz	r0, 8010b4a <__ssvfiscanf_r+0xd6>
 8010b3a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8010b3c:	eba0 000a 	sub.w	r0, r0, sl
 8010b40:	2301      	movs	r3, #1
 8010b42:	4083      	lsls	r3, r0
 8010b44:	4313      	orrs	r3, r2
 8010b46:	9341      	str	r3, [sp, #260]	@ 0x104
 8010b48:	464d      	mov	r5, r9
 8010b4a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8010b4e:	2b78      	cmp	r3, #120	@ 0x78
 8010b50:	d806      	bhi.n	8010b60 <__ssvfiscanf_r+0xec>
 8010b52:	2b57      	cmp	r3, #87	@ 0x57
 8010b54:	d810      	bhi.n	8010b78 <__ssvfiscanf_r+0x104>
 8010b56:	2b25      	cmp	r3, #37	@ 0x25
 8010b58:	d0c5      	beq.n	8010ae6 <__ssvfiscanf_r+0x72>
 8010b5a:	d857      	bhi.n	8010c0c <__ssvfiscanf_r+0x198>
 8010b5c:	2b00      	cmp	r3, #0
 8010b5e:	d065      	beq.n	8010c2c <__ssvfiscanf_r+0x1b8>
 8010b60:	2303      	movs	r3, #3
 8010b62:	9347      	str	r3, [sp, #284]	@ 0x11c
 8010b64:	230a      	movs	r3, #10
 8010b66:	9342      	str	r3, [sp, #264]	@ 0x108
 8010b68:	e078      	b.n	8010c5c <__ssvfiscanf_r+0x1e8>
 8010b6a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8010b6c:	fb02 1103 	mla	r1, r2, r3, r1
 8010b70:	3930      	subs	r1, #48	@ 0x30
 8010b72:	9143      	str	r1, [sp, #268]	@ 0x10c
 8010b74:	464d      	mov	r5, r9
 8010b76:	e7d2      	b.n	8010b1e <__ssvfiscanf_r+0xaa>
 8010b78:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8010b7c:	2a20      	cmp	r2, #32
 8010b7e:	d8ef      	bhi.n	8010b60 <__ssvfiscanf_r+0xec>
 8010b80:	a101      	add	r1, pc, #4	@ (adr r1, 8010b88 <__ssvfiscanf_r+0x114>)
 8010b82:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8010b86:	bf00      	nop
 8010b88:	08010c3b 	.word	0x08010c3b
 8010b8c:	08010b61 	.word	0x08010b61
 8010b90:	08010b61 	.word	0x08010b61
 8010b94:	08010c95 	.word	0x08010c95
 8010b98:	08010b61 	.word	0x08010b61
 8010b9c:	08010b61 	.word	0x08010b61
 8010ba0:	08010b61 	.word	0x08010b61
 8010ba4:	08010b61 	.word	0x08010b61
 8010ba8:	08010b61 	.word	0x08010b61
 8010bac:	08010b61 	.word	0x08010b61
 8010bb0:	08010b61 	.word	0x08010b61
 8010bb4:	08010cab 	.word	0x08010cab
 8010bb8:	08010c91 	.word	0x08010c91
 8010bbc:	08010c13 	.word	0x08010c13
 8010bc0:	08010c13 	.word	0x08010c13
 8010bc4:	08010c13 	.word	0x08010c13
 8010bc8:	08010b61 	.word	0x08010b61
 8010bcc:	08010c4d 	.word	0x08010c4d
 8010bd0:	08010b61 	.word	0x08010b61
 8010bd4:	08010b61 	.word	0x08010b61
 8010bd8:	08010b61 	.word	0x08010b61
 8010bdc:	08010b61 	.word	0x08010b61
 8010be0:	08010cbb 	.word	0x08010cbb
 8010be4:	08010c55 	.word	0x08010c55
 8010be8:	08010c33 	.word	0x08010c33
 8010bec:	08010b61 	.word	0x08010b61
 8010bf0:	08010b61 	.word	0x08010b61
 8010bf4:	08010cb7 	.word	0x08010cb7
 8010bf8:	08010b61 	.word	0x08010b61
 8010bfc:	08010c91 	.word	0x08010c91
 8010c00:	08010b61 	.word	0x08010b61
 8010c04:	08010b61 	.word	0x08010b61
 8010c08:	08010c3b 	.word	0x08010c3b
 8010c0c:	3b45      	subs	r3, #69	@ 0x45
 8010c0e:	2b02      	cmp	r3, #2
 8010c10:	d8a6      	bhi.n	8010b60 <__ssvfiscanf_r+0xec>
 8010c12:	2305      	movs	r3, #5
 8010c14:	e021      	b.n	8010c5a <__ssvfiscanf_r+0x1e6>
 8010c16:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8010c18:	4621      	mov	r1, r4
 8010c1a:	4630      	mov	r0, r6
 8010c1c:	4798      	blx	r3
 8010c1e:	2800      	cmp	r0, #0
 8010c20:	f43f af66 	beq.w	8010af0 <__ssvfiscanf_r+0x7c>
 8010c24:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8010c26:	2800      	cmp	r0, #0
 8010c28:	f040 808b 	bne.w	8010d42 <__ssvfiscanf_r+0x2ce>
 8010c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8010c30:	e08b      	b.n	8010d4a <__ssvfiscanf_r+0x2d6>
 8010c32:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8010c34:	f042 0220 	orr.w	r2, r2, #32
 8010c38:	9241      	str	r2, [sp, #260]	@ 0x104
 8010c3a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8010c3c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010c40:	9241      	str	r2, [sp, #260]	@ 0x104
 8010c42:	2210      	movs	r2, #16
 8010c44:	2b6e      	cmp	r3, #110	@ 0x6e
 8010c46:	9242      	str	r2, [sp, #264]	@ 0x108
 8010c48:	d902      	bls.n	8010c50 <__ssvfiscanf_r+0x1dc>
 8010c4a:	e005      	b.n	8010c58 <__ssvfiscanf_r+0x1e4>
 8010c4c:	2300      	movs	r3, #0
 8010c4e:	9342      	str	r3, [sp, #264]	@ 0x108
 8010c50:	2303      	movs	r3, #3
 8010c52:	e002      	b.n	8010c5a <__ssvfiscanf_r+0x1e6>
 8010c54:	2308      	movs	r3, #8
 8010c56:	9342      	str	r3, [sp, #264]	@ 0x108
 8010c58:	2304      	movs	r3, #4
 8010c5a:	9347      	str	r3, [sp, #284]	@ 0x11c
 8010c5c:	6863      	ldr	r3, [r4, #4]
 8010c5e:	2b00      	cmp	r3, #0
 8010c60:	dd39      	ble.n	8010cd6 <__ssvfiscanf_r+0x262>
 8010c62:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8010c64:	0659      	lsls	r1, r3, #25
 8010c66:	d404      	bmi.n	8010c72 <__ssvfiscanf_r+0x1fe>
 8010c68:	6823      	ldr	r3, [r4, #0]
 8010c6a:	781a      	ldrb	r2, [r3, #0]
 8010c6c:	5cba      	ldrb	r2, [r7, r2]
 8010c6e:	0712      	lsls	r2, r2, #28
 8010c70:	d438      	bmi.n	8010ce4 <__ssvfiscanf_r+0x270>
 8010c72:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8010c74:	2b02      	cmp	r3, #2
 8010c76:	dc47      	bgt.n	8010d08 <__ssvfiscanf_r+0x294>
 8010c78:	466b      	mov	r3, sp
 8010c7a:	4622      	mov	r2, r4
 8010c7c:	a941      	add	r1, sp, #260	@ 0x104
 8010c7e:	4630      	mov	r0, r6
 8010c80:	f000 f86c 	bl	8010d5c <_scanf_chars>
 8010c84:	2801      	cmp	r0, #1
 8010c86:	d064      	beq.n	8010d52 <__ssvfiscanf_r+0x2de>
 8010c88:	2802      	cmp	r0, #2
 8010c8a:	f47f af18 	bne.w	8010abe <__ssvfiscanf_r+0x4a>
 8010c8e:	e7c9      	b.n	8010c24 <__ssvfiscanf_r+0x1b0>
 8010c90:	220a      	movs	r2, #10
 8010c92:	e7d7      	b.n	8010c44 <__ssvfiscanf_r+0x1d0>
 8010c94:	4629      	mov	r1, r5
 8010c96:	4640      	mov	r0, r8
 8010c98:	f000 fa5a 	bl	8011150 <__sccl>
 8010c9c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8010c9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010ca2:	9341      	str	r3, [sp, #260]	@ 0x104
 8010ca4:	4605      	mov	r5, r0
 8010ca6:	2301      	movs	r3, #1
 8010ca8:	e7d7      	b.n	8010c5a <__ssvfiscanf_r+0x1e6>
 8010caa:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8010cac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010cb0:	9341      	str	r3, [sp, #260]	@ 0x104
 8010cb2:	2300      	movs	r3, #0
 8010cb4:	e7d1      	b.n	8010c5a <__ssvfiscanf_r+0x1e6>
 8010cb6:	2302      	movs	r3, #2
 8010cb8:	e7cf      	b.n	8010c5a <__ssvfiscanf_r+0x1e6>
 8010cba:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8010cbc:	06c3      	lsls	r3, r0, #27
 8010cbe:	f53f aefe 	bmi.w	8010abe <__ssvfiscanf_r+0x4a>
 8010cc2:	9b00      	ldr	r3, [sp, #0]
 8010cc4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8010cc6:	1d19      	adds	r1, r3, #4
 8010cc8:	9100      	str	r1, [sp, #0]
 8010cca:	681b      	ldr	r3, [r3, #0]
 8010ccc:	07c0      	lsls	r0, r0, #31
 8010cce:	bf4c      	ite	mi
 8010cd0:	801a      	strhmi	r2, [r3, #0]
 8010cd2:	601a      	strpl	r2, [r3, #0]
 8010cd4:	e6f3      	b.n	8010abe <__ssvfiscanf_r+0x4a>
 8010cd6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8010cd8:	4621      	mov	r1, r4
 8010cda:	4630      	mov	r0, r6
 8010cdc:	4798      	blx	r3
 8010cde:	2800      	cmp	r0, #0
 8010ce0:	d0bf      	beq.n	8010c62 <__ssvfiscanf_r+0x1ee>
 8010ce2:	e79f      	b.n	8010c24 <__ssvfiscanf_r+0x1b0>
 8010ce4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8010ce6:	3201      	adds	r2, #1
 8010ce8:	9245      	str	r2, [sp, #276]	@ 0x114
 8010cea:	6862      	ldr	r2, [r4, #4]
 8010cec:	3a01      	subs	r2, #1
 8010cee:	2a00      	cmp	r2, #0
 8010cf0:	6062      	str	r2, [r4, #4]
 8010cf2:	dd02      	ble.n	8010cfa <__ssvfiscanf_r+0x286>
 8010cf4:	3301      	adds	r3, #1
 8010cf6:	6023      	str	r3, [r4, #0]
 8010cf8:	e7b6      	b.n	8010c68 <__ssvfiscanf_r+0x1f4>
 8010cfa:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8010cfc:	4621      	mov	r1, r4
 8010cfe:	4630      	mov	r0, r6
 8010d00:	4798      	blx	r3
 8010d02:	2800      	cmp	r0, #0
 8010d04:	d0b0      	beq.n	8010c68 <__ssvfiscanf_r+0x1f4>
 8010d06:	e78d      	b.n	8010c24 <__ssvfiscanf_r+0x1b0>
 8010d08:	2b04      	cmp	r3, #4
 8010d0a:	dc0f      	bgt.n	8010d2c <__ssvfiscanf_r+0x2b8>
 8010d0c:	466b      	mov	r3, sp
 8010d0e:	4622      	mov	r2, r4
 8010d10:	a941      	add	r1, sp, #260	@ 0x104
 8010d12:	4630      	mov	r0, r6
 8010d14:	f000 f87c 	bl	8010e10 <_scanf_i>
 8010d18:	e7b4      	b.n	8010c84 <__ssvfiscanf_r+0x210>
 8010d1a:	bf00      	nop
 8010d1c:	080109c5 	.word	0x080109c5
 8010d20:	08010a3b 	.word	0x08010a3b
 8010d24:	080134e1 	.word	0x080134e1
 8010d28:	080135e7 	.word	0x080135e7
 8010d2c:	4b0a      	ldr	r3, [pc, #40]	@ (8010d58 <__ssvfiscanf_r+0x2e4>)
 8010d2e:	2b00      	cmp	r3, #0
 8010d30:	f43f aec5 	beq.w	8010abe <__ssvfiscanf_r+0x4a>
 8010d34:	466b      	mov	r3, sp
 8010d36:	4622      	mov	r2, r4
 8010d38:	a941      	add	r1, sp, #260	@ 0x104
 8010d3a:	4630      	mov	r0, r6
 8010d3c:	f7fc fe6a 	bl	800da14 <_scanf_float>
 8010d40:	e7a0      	b.n	8010c84 <__ssvfiscanf_r+0x210>
 8010d42:	89a3      	ldrh	r3, [r4, #12]
 8010d44:	065b      	lsls	r3, r3, #25
 8010d46:	f53f af71 	bmi.w	8010c2c <__ssvfiscanf_r+0x1b8>
 8010d4a:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 8010d4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010d52:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8010d54:	e7f9      	b.n	8010d4a <__ssvfiscanf_r+0x2d6>
 8010d56:	bf00      	nop
 8010d58:	0800da15 	.word	0x0800da15

08010d5c <_scanf_chars>:
 8010d5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010d60:	4615      	mov	r5, r2
 8010d62:	688a      	ldr	r2, [r1, #8]
 8010d64:	4680      	mov	r8, r0
 8010d66:	460c      	mov	r4, r1
 8010d68:	b932      	cbnz	r2, 8010d78 <_scanf_chars+0x1c>
 8010d6a:	698a      	ldr	r2, [r1, #24]
 8010d6c:	2a00      	cmp	r2, #0
 8010d6e:	bf14      	ite	ne
 8010d70:	f04f 32ff 	movne.w	r2, #4294967295
 8010d74:	2201      	moveq	r2, #1
 8010d76:	608a      	str	r2, [r1, #8]
 8010d78:	6822      	ldr	r2, [r4, #0]
 8010d7a:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8010e0c <_scanf_chars+0xb0>
 8010d7e:	06d1      	lsls	r1, r2, #27
 8010d80:	bf5f      	itttt	pl
 8010d82:	681a      	ldrpl	r2, [r3, #0]
 8010d84:	1d11      	addpl	r1, r2, #4
 8010d86:	6019      	strpl	r1, [r3, #0]
 8010d88:	6816      	ldrpl	r6, [r2, #0]
 8010d8a:	2700      	movs	r7, #0
 8010d8c:	69a0      	ldr	r0, [r4, #24]
 8010d8e:	b188      	cbz	r0, 8010db4 <_scanf_chars+0x58>
 8010d90:	2801      	cmp	r0, #1
 8010d92:	d107      	bne.n	8010da4 <_scanf_chars+0x48>
 8010d94:	682b      	ldr	r3, [r5, #0]
 8010d96:	781a      	ldrb	r2, [r3, #0]
 8010d98:	6963      	ldr	r3, [r4, #20]
 8010d9a:	5c9b      	ldrb	r3, [r3, r2]
 8010d9c:	b953      	cbnz	r3, 8010db4 <_scanf_chars+0x58>
 8010d9e:	2f00      	cmp	r7, #0
 8010da0:	d031      	beq.n	8010e06 <_scanf_chars+0xaa>
 8010da2:	e022      	b.n	8010dea <_scanf_chars+0x8e>
 8010da4:	2802      	cmp	r0, #2
 8010da6:	d120      	bne.n	8010dea <_scanf_chars+0x8e>
 8010da8:	682b      	ldr	r3, [r5, #0]
 8010daa:	781b      	ldrb	r3, [r3, #0]
 8010dac:	f819 3003 	ldrb.w	r3, [r9, r3]
 8010db0:	071b      	lsls	r3, r3, #28
 8010db2:	d41a      	bmi.n	8010dea <_scanf_chars+0x8e>
 8010db4:	6823      	ldr	r3, [r4, #0]
 8010db6:	06da      	lsls	r2, r3, #27
 8010db8:	bf5e      	ittt	pl
 8010dba:	682b      	ldrpl	r3, [r5, #0]
 8010dbc:	781b      	ldrbpl	r3, [r3, #0]
 8010dbe:	f806 3b01 	strbpl.w	r3, [r6], #1
 8010dc2:	682a      	ldr	r2, [r5, #0]
 8010dc4:	686b      	ldr	r3, [r5, #4]
 8010dc6:	3201      	adds	r2, #1
 8010dc8:	602a      	str	r2, [r5, #0]
 8010dca:	68a2      	ldr	r2, [r4, #8]
 8010dcc:	3b01      	subs	r3, #1
 8010dce:	3a01      	subs	r2, #1
 8010dd0:	606b      	str	r3, [r5, #4]
 8010dd2:	3701      	adds	r7, #1
 8010dd4:	60a2      	str	r2, [r4, #8]
 8010dd6:	b142      	cbz	r2, 8010dea <_scanf_chars+0x8e>
 8010dd8:	2b00      	cmp	r3, #0
 8010dda:	dcd7      	bgt.n	8010d8c <_scanf_chars+0x30>
 8010ddc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8010de0:	4629      	mov	r1, r5
 8010de2:	4640      	mov	r0, r8
 8010de4:	4798      	blx	r3
 8010de6:	2800      	cmp	r0, #0
 8010de8:	d0d0      	beq.n	8010d8c <_scanf_chars+0x30>
 8010dea:	6823      	ldr	r3, [r4, #0]
 8010dec:	f013 0310 	ands.w	r3, r3, #16
 8010df0:	d105      	bne.n	8010dfe <_scanf_chars+0xa2>
 8010df2:	68e2      	ldr	r2, [r4, #12]
 8010df4:	3201      	adds	r2, #1
 8010df6:	60e2      	str	r2, [r4, #12]
 8010df8:	69a2      	ldr	r2, [r4, #24]
 8010dfa:	b102      	cbz	r2, 8010dfe <_scanf_chars+0xa2>
 8010dfc:	7033      	strb	r3, [r6, #0]
 8010dfe:	6923      	ldr	r3, [r4, #16]
 8010e00:	443b      	add	r3, r7
 8010e02:	6123      	str	r3, [r4, #16]
 8010e04:	2000      	movs	r0, #0
 8010e06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010e0a:	bf00      	nop
 8010e0c:	080134e1 	.word	0x080134e1

08010e10 <_scanf_i>:
 8010e10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e14:	4698      	mov	r8, r3
 8010e16:	4b74      	ldr	r3, [pc, #464]	@ (8010fe8 <_scanf_i+0x1d8>)
 8010e18:	460c      	mov	r4, r1
 8010e1a:	4682      	mov	sl, r0
 8010e1c:	4616      	mov	r6, r2
 8010e1e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8010e22:	b087      	sub	sp, #28
 8010e24:	ab03      	add	r3, sp, #12
 8010e26:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8010e2a:	4b70      	ldr	r3, [pc, #448]	@ (8010fec <_scanf_i+0x1dc>)
 8010e2c:	69a1      	ldr	r1, [r4, #24]
 8010e2e:	4a70      	ldr	r2, [pc, #448]	@ (8010ff0 <_scanf_i+0x1e0>)
 8010e30:	2903      	cmp	r1, #3
 8010e32:	bf08      	it	eq
 8010e34:	461a      	moveq	r2, r3
 8010e36:	68a3      	ldr	r3, [r4, #8]
 8010e38:	9201      	str	r2, [sp, #4]
 8010e3a:	1e5a      	subs	r2, r3, #1
 8010e3c:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8010e40:	bf88      	it	hi
 8010e42:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8010e46:	4627      	mov	r7, r4
 8010e48:	bf82      	ittt	hi
 8010e4a:	eb03 0905 	addhi.w	r9, r3, r5
 8010e4e:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8010e52:	60a3      	strhi	r3, [r4, #8]
 8010e54:	f857 3b1c 	ldr.w	r3, [r7], #28
 8010e58:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8010e5c:	bf98      	it	ls
 8010e5e:	f04f 0900 	movls.w	r9, #0
 8010e62:	6023      	str	r3, [r4, #0]
 8010e64:	463d      	mov	r5, r7
 8010e66:	f04f 0b00 	mov.w	fp, #0
 8010e6a:	6831      	ldr	r1, [r6, #0]
 8010e6c:	ab03      	add	r3, sp, #12
 8010e6e:	7809      	ldrb	r1, [r1, #0]
 8010e70:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8010e74:	2202      	movs	r2, #2
 8010e76:	f7ef f9b3 	bl	80001e0 <memchr>
 8010e7a:	b328      	cbz	r0, 8010ec8 <_scanf_i+0xb8>
 8010e7c:	f1bb 0f01 	cmp.w	fp, #1
 8010e80:	d159      	bne.n	8010f36 <_scanf_i+0x126>
 8010e82:	6862      	ldr	r2, [r4, #4]
 8010e84:	b92a      	cbnz	r2, 8010e92 <_scanf_i+0x82>
 8010e86:	6822      	ldr	r2, [r4, #0]
 8010e88:	2108      	movs	r1, #8
 8010e8a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010e8e:	6061      	str	r1, [r4, #4]
 8010e90:	6022      	str	r2, [r4, #0]
 8010e92:	6822      	ldr	r2, [r4, #0]
 8010e94:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8010e98:	6022      	str	r2, [r4, #0]
 8010e9a:	68a2      	ldr	r2, [r4, #8]
 8010e9c:	1e51      	subs	r1, r2, #1
 8010e9e:	60a1      	str	r1, [r4, #8]
 8010ea0:	b192      	cbz	r2, 8010ec8 <_scanf_i+0xb8>
 8010ea2:	6832      	ldr	r2, [r6, #0]
 8010ea4:	1c51      	adds	r1, r2, #1
 8010ea6:	6031      	str	r1, [r6, #0]
 8010ea8:	7812      	ldrb	r2, [r2, #0]
 8010eaa:	f805 2b01 	strb.w	r2, [r5], #1
 8010eae:	6872      	ldr	r2, [r6, #4]
 8010eb0:	3a01      	subs	r2, #1
 8010eb2:	2a00      	cmp	r2, #0
 8010eb4:	6072      	str	r2, [r6, #4]
 8010eb6:	dc07      	bgt.n	8010ec8 <_scanf_i+0xb8>
 8010eb8:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8010ebc:	4631      	mov	r1, r6
 8010ebe:	4650      	mov	r0, sl
 8010ec0:	4790      	blx	r2
 8010ec2:	2800      	cmp	r0, #0
 8010ec4:	f040 8085 	bne.w	8010fd2 <_scanf_i+0x1c2>
 8010ec8:	f10b 0b01 	add.w	fp, fp, #1
 8010ecc:	f1bb 0f03 	cmp.w	fp, #3
 8010ed0:	d1cb      	bne.n	8010e6a <_scanf_i+0x5a>
 8010ed2:	6863      	ldr	r3, [r4, #4]
 8010ed4:	b90b      	cbnz	r3, 8010eda <_scanf_i+0xca>
 8010ed6:	230a      	movs	r3, #10
 8010ed8:	6063      	str	r3, [r4, #4]
 8010eda:	6863      	ldr	r3, [r4, #4]
 8010edc:	4945      	ldr	r1, [pc, #276]	@ (8010ff4 <_scanf_i+0x1e4>)
 8010ede:	6960      	ldr	r0, [r4, #20]
 8010ee0:	1ac9      	subs	r1, r1, r3
 8010ee2:	f000 f935 	bl	8011150 <__sccl>
 8010ee6:	f04f 0b00 	mov.w	fp, #0
 8010eea:	68a3      	ldr	r3, [r4, #8]
 8010eec:	6822      	ldr	r2, [r4, #0]
 8010eee:	2b00      	cmp	r3, #0
 8010ef0:	d03d      	beq.n	8010f6e <_scanf_i+0x15e>
 8010ef2:	6831      	ldr	r1, [r6, #0]
 8010ef4:	6960      	ldr	r0, [r4, #20]
 8010ef6:	f891 c000 	ldrb.w	ip, [r1]
 8010efa:	f810 000c 	ldrb.w	r0, [r0, ip]
 8010efe:	2800      	cmp	r0, #0
 8010f00:	d035      	beq.n	8010f6e <_scanf_i+0x15e>
 8010f02:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8010f06:	d124      	bne.n	8010f52 <_scanf_i+0x142>
 8010f08:	0510      	lsls	r0, r2, #20
 8010f0a:	d522      	bpl.n	8010f52 <_scanf_i+0x142>
 8010f0c:	f10b 0b01 	add.w	fp, fp, #1
 8010f10:	f1b9 0f00 	cmp.w	r9, #0
 8010f14:	d003      	beq.n	8010f1e <_scanf_i+0x10e>
 8010f16:	3301      	adds	r3, #1
 8010f18:	f109 39ff 	add.w	r9, r9, #4294967295
 8010f1c:	60a3      	str	r3, [r4, #8]
 8010f1e:	6873      	ldr	r3, [r6, #4]
 8010f20:	3b01      	subs	r3, #1
 8010f22:	2b00      	cmp	r3, #0
 8010f24:	6073      	str	r3, [r6, #4]
 8010f26:	dd1b      	ble.n	8010f60 <_scanf_i+0x150>
 8010f28:	6833      	ldr	r3, [r6, #0]
 8010f2a:	3301      	adds	r3, #1
 8010f2c:	6033      	str	r3, [r6, #0]
 8010f2e:	68a3      	ldr	r3, [r4, #8]
 8010f30:	3b01      	subs	r3, #1
 8010f32:	60a3      	str	r3, [r4, #8]
 8010f34:	e7d9      	b.n	8010eea <_scanf_i+0xda>
 8010f36:	f1bb 0f02 	cmp.w	fp, #2
 8010f3a:	d1ae      	bne.n	8010e9a <_scanf_i+0x8a>
 8010f3c:	6822      	ldr	r2, [r4, #0]
 8010f3e:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8010f42:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8010f46:	d1bf      	bne.n	8010ec8 <_scanf_i+0xb8>
 8010f48:	2110      	movs	r1, #16
 8010f4a:	6061      	str	r1, [r4, #4]
 8010f4c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8010f50:	e7a2      	b.n	8010e98 <_scanf_i+0x88>
 8010f52:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8010f56:	6022      	str	r2, [r4, #0]
 8010f58:	780b      	ldrb	r3, [r1, #0]
 8010f5a:	f805 3b01 	strb.w	r3, [r5], #1
 8010f5e:	e7de      	b.n	8010f1e <_scanf_i+0x10e>
 8010f60:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8010f64:	4631      	mov	r1, r6
 8010f66:	4650      	mov	r0, sl
 8010f68:	4798      	blx	r3
 8010f6a:	2800      	cmp	r0, #0
 8010f6c:	d0df      	beq.n	8010f2e <_scanf_i+0x11e>
 8010f6e:	6823      	ldr	r3, [r4, #0]
 8010f70:	05d9      	lsls	r1, r3, #23
 8010f72:	d50d      	bpl.n	8010f90 <_scanf_i+0x180>
 8010f74:	42bd      	cmp	r5, r7
 8010f76:	d909      	bls.n	8010f8c <_scanf_i+0x17c>
 8010f78:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8010f7c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8010f80:	4632      	mov	r2, r6
 8010f82:	4650      	mov	r0, sl
 8010f84:	4798      	blx	r3
 8010f86:	f105 39ff 	add.w	r9, r5, #4294967295
 8010f8a:	464d      	mov	r5, r9
 8010f8c:	42bd      	cmp	r5, r7
 8010f8e:	d028      	beq.n	8010fe2 <_scanf_i+0x1d2>
 8010f90:	6822      	ldr	r2, [r4, #0]
 8010f92:	f012 0210 	ands.w	r2, r2, #16
 8010f96:	d113      	bne.n	8010fc0 <_scanf_i+0x1b0>
 8010f98:	702a      	strb	r2, [r5, #0]
 8010f9a:	6863      	ldr	r3, [r4, #4]
 8010f9c:	9e01      	ldr	r6, [sp, #4]
 8010f9e:	4639      	mov	r1, r7
 8010fa0:	4650      	mov	r0, sl
 8010fa2:	47b0      	blx	r6
 8010fa4:	f8d8 3000 	ldr.w	r3, [r8]
 8010fa8:	6821      	ldr	r1, [r4, #0]
 8010faa:	1d1a      	adds	r2, r3, #4
 8010fac:	f8c8 2000 	str.w	r2, [r8]
 8010fb0:	f011 0f20 	tst.w	r1, #32
 8010fb4:	681b      	ldr	r3, [r3, #0]
 8010fb6:	d00f      	beq.n	8010fd8 <_scanf_i+0x1c8>
 8010fb8:	6018      	str	r0, [r3, #0]
 8010fba:	68e3      	ldr	r3, [r4, #12]
 8010fbc:	3301      	adds	r3, #1
 8010fbe:	60e3      	str	r3, [r4, #12]
 8010fc0:	6923      	ldr	r3, [r4, #16]
 8010fc2:	1bed      	subs	r5, r5, r7
 8010fc4:	445d      	add	r5, fp
 8010fc6:	442b      	add	r3, r5
 8010fc8:	6123      	str	r3, [r4, #16]
 8010fca:	2000      	movs	r0, #0
 8010fcc:	b007      	add	sp, #28
 8010fce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010fd2:	f04f 0b00 	mov.w	fp, #0
 8010fd6:	e7ca      	b.n	8010f6e <_scanf_i+0x15e>
 8010fd8:	07ca      	lsls	r2, r1, #31
 8010fda:	bf4c      	ite	mi
 8010fdc:	8018      	strhmi	r0, [r3, #0]
 8010fde:	6018      	strpl	r0, [r3, #0]
 8010fe0:	e7eb      	b.n	8010fba <_scanf_i+0x1aa>
 8010fe2:	2001      	movs	r0, #1
 8010fe4:	e7f2      	b.n	8010fcc <_scanf_i+0x1bc>
 8010fe6:	bf00      	nop
 8010fe8:	080131a8 	.word	0x080131a8
 8010fec:	08010711 	.word	0x08010711
 8010ff0:	08011aed 	.word	0x08011aed
 8010ff4:	08013602 	.word	0x08013602

08010ff8 <__sflush_r>:
 8010ff8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010ffc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011000:	0716      	lsls	r6, r2, #28
 8011002:	4605      	mov	r5, r0
 8011004:	460c      	mov	r4, r1
 8011006:	d454      	bmi.n	80110b2 <__sflush_r+0xba>
 8011008:	684b      	ldr	r3, [r1, #4]
 801100a:	2b00      	cmp	r3, #0
 801100c:	dc02      	bgt.n	8011014 <__sflush_r+0x1c>
 801100e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8011010:	2b00      	cmp	r3, #0
 8011012:	dd48      	ble.n	80110a6 <__sflush_r+0xae>
 8011014:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011016:	2e00      	cmp	r6, #0
 8011018:	d045      	beq.n	80110a6 <__sflush_r+0xae>
 801101a:	2300      	movs	r3, #0
 801101c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8011020:	682f      	ldr	r7, [r5, #0]
 8011022:	6a21      	ldr	r1, [r4, #32]
 8011024:	602b      	str	r3, [r5, #0]
 8011026:	d030      	beq.n	801108a <__sflush_r+0x92>
 8011028:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801102a:	89a3      	ldrh	r3, [r4, #12]
 801102c:	0759      	lsls	r1, r3, #29
 801102e:	d505      	bpl.n	801103c <__sflush_r+0x44>
 8011030:	6863      	ldr	r3, [r4, #4]
 8011032:	1ad2      	subs	r2, r2, r3
 8011034:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8011036:	b10b      	cbz	r3, 801103c <__sflush_r+0x44>
 8011038:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801103a:	1ad2      	subs	r2, r2, r3
 801103c:	2300      	movs	r3, #0
 801103e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011040:	6a21      	ldr	r1, [r4, #32]
 8011042:	4628      	mov	r0, r5
 8011044:	47b0      	blx	r6
 8011046:	1c43      	adds	r3, r0, #1
 8011048:	89a3      	ldrh	r3, [r4, #12]
 801104a:	d106      	bne.n	801105a <__sflush_r+0x62>
 801104c:	6829      	ldr	r1, [r5, #0]
 801104e:	291d      	cmp	r1, #29
 8011050:	d82b      	bhi.n	80110aa <__sflush_r+0xb2>
 8011052:	4a2a      	ldr	r2, [pc, #168]	@ (80110fc <__sflush_r+0x104>)
 8011054:	410a      	asrs	r2, r1
 8011056:	07d6      	lsls	r6, r2, #31
 8011058:	d427      	bmi.n	80110aa <__sflush_r+0xb2>
 801105a:	2200      	movs	r2, #0
 801105c:	6062      	str	r2, [r4, #4]
 801105e:	04d9      	lsls	r1, r3, #19
 8011060:	6922      	ldr	r2, [r4, #16]
 8011062:	6022      	str	r2, [r4, #0]
 8011064:	d504      	bpl.n	8011070 <__sflush_r+0x78>
 8011066:	1c42      	adds	r2, r0, #1
 8011068:	d101      	bne.n	801106e <__sflush_r+0x76>
 801106a:	682b      	ldr	r3, [r5, #0]
 801106c:	b903      	cbnz	r3, 8011070 <__sflush_r+0x78>
 801106e:	6560      	str	r0, [r4, #84]	@ 0x54
 8011070:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011072:	602f      	str	r7, [r5, #0]
 8011074:	b1b9      	cbz	r1, 80110a6 <__sflush_r+0xae>
 8011076:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801107a:	4299      	cmp	r1, r3
 801107c:	d002      	beq.n	8011084 <__sflush_r+0x8c>
 801107e:	4628      	mov	r0, r5
 8011080:	f7fd ff12 	bl	800eea8 <_free_r>
 8011084:	2300      	movs	r3, #0
 8011086:	6363      	str	r3, [r4, #52]	@ 0x34
 8011088:	e00d      	b.n	80110a6 <__sflush_r+0xae>
 801108a:	2301      	movs	r3, #1
 801108c:	4628      	mov	r0, r5
 801108e:	47b0      	blx	r6
 8011090:	4602      	mov	r2, r0
 8011092:	1c50      	adds	r0, r2, #1
 8011094:	d1c9      	bne.n	801102a <__sflush_r+0x32>
 8011096:	682b      	ldr	r3, [r5, #0]
 8011098:	2b00      	cmp	r3, #0
 801109a:	d0c6      	beq.n	801102a <__sflush_r+0x32>
 801109c:	2b1d      	cmp	r3, #29
 801109e:	d001      	beq.n	80110a4 <__sflush_r+0xac>
 80110a0:	2b16      	cmp	r3, #22
 80110a2:	d11e      	bne.n	80110e2 <__sflush_r+0xea>
 80110a4:	602f      	str	r7, [r5, #0]
 80110a6:	2000      	movs	r0, #0
 80110a8:	e022      	b.n	80110f0 <__sflush_r+0xf8>
 80110aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80110ae:	b21b      	sxth	r3, r3
 80110b0:	e01b      	b.n	80110ea <__sflush_r+0xf2>
 80110b2:	690f      	ldr	r7, [r1, #16]
 80110b4:	2f00      	cmp	r7, #0
 80110b6:	d0f6      	beq.n	80110a6 <__sflush_r+0xae>
 80110b8:	0793      	lsls	r3, r2, #30
 80110ba:	680e      	ldr	r6, [r1, #0]
 80110bc:	bf08      	it	eq
 80110be:	694b      	ldreq	r3, [r1, #20]
 80110c0:	600f      	str	r7, [r1, #0]
 80110c2:	bf18      	it	ne
 80110c4:	2300      	movne	r3, #0
 80110c6:	eba6 0807 	sub.w	r8, r6, r7
 80110ca:	608b      	str	r3, [r1, #8]
 80110cc:	f1b8 0f00 	cmp.w	r8, #0
 80110d0:	dde9      	ble.n	80110a6 <__sflush_r+0xae>
 80110d2:	6a21      	ldr	r1, [r4, #32]
 80110d4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80110d6:	4643      	mov	r3, r8
 80110d8:	463a      	mov	r2, r7
 80110da:	4628      	mov	r0, r5
 80110dc:	47b0      	blx	r6
 80110de:	2800      	cmp	r0, #0
 80110e0:	dc08      	bgt.n	80110f4 <__sflush_r+0xfc>
 80110e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80110e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80110ea:	81a3      	strh	r3, [r4, #12]
 80110ec:	f04f 30ff 	mov.w	r0, #4294967295
 80110f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80110f4:	4407      	add	r7, r0
 80110f6:	eba8 0800 	sub.w	r8, r8, r0
 80110fa:	e7e7      	b.n	80110cc <__sflush_r+0xd4>
 80110fc:	dfbffffe 	.word	0xdfbffffe

08011100 <_fflush_r>:
 8011100:	b538      	push	{r3, r4, r5, lr}
 8011102:	690b      	ldr	r3, [r1, #16]
 8011104:	4605      	mov	r5, r0
 8011106:	460c      	mov	r4, r1
 8011108:	b913      	cbnz	r3, 8011110 <_fflush_r+0x10>
 801110a:	2500      	movs	r5, #0
 801110c:	4628      	mov	r0, r5
 801110e:	bd38      	pop	{r3, r4, r5, pc}
 8011110:	b118      	cbz	r0, 801111a <_fflush_r+0x1a>
 8011112:	6a03      	ldr	r3, [r0, #32]
 8011114:	b90b      	cbnz	r3, 801111a <_fflush_r+0x1a>
 8011116:	f7fc ff1d 	bl	800df54 <__sinit>
 801111a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801111e:	2b00      	cmp	r3, #0
 8011120:	d0f3      	beq.n	801110a <_fflush_r+0xa>
 8011122:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011124:	07d0      	lsls	r0, r2, #31
 8011126:	d404      	bmi.n	8011132 <_fflush_r+0x32>
 8011128:	0599      	lsls	r1, r3, #22
 801112a:	d402      	bmi.n	8011132 <_fflush_r+0x32>
 801112c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801112e:	f7fd f866 	bl	800e1fe <__retarget_lock_acquire_recursive>
 8011132:	4628      	mov	r0, r5
 8011134:	4621      	mov	r1, r4
 8011136:	f7ff ff5f 	bl	8010ff8 <__sflush_r>
 801113a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801113c:	07da      	lsls	r2, r3, #31
 801113e:	4605      	mov	r5, r0
 8011140:	d4e4      	bmi.n	801110c <_fflush_r+0xc>
 8011142:	89a3      	ldrh	r3, [r4, #12]
 8011144:	059b      	lsls	r3, r3, #22
 8011146:	d4e1      	bmi.n	801110c <_fflush_r+0xc>
 8011148:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801114a:	f7fd f859 	bl	800e200 <__retarget_lock_release_recursive>
 801114e:	e7dd      	b.n	801110c <_fflush_r+0xc>

08011150 <__sccl>:
 8011150:	b570      	push	{r4, r5, r6, lr}
 8011152:	780b      	ldrb	r3, [r1, #0]
 8011154:	4604      	mov	r4, r0
 8011156:	2b5e      	cmp	r3, #94	@ 0x5e
 8011158:	bf0b      	itete	eq
 801115a:	784b      	ldrbeq	r3, [r1, #1]
 801115c:	1c4a      	addne	r2, r1, #1
 801115e:	1c8a      	addeq	r2, r1, #2
 8011160:	2100      	movne	r1, #0
 8011162:	bf08      	it	eq
 8011164:	2101      	moveq	r1, #1
 8011166:	3801      	subs	r0, #1
 8011168:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 801116c:	f800 1f01 	strb.w	r1, [r0, #1]!
 8011170:	42a8      	cmp	r0, r5
 8011172:	d1fb      	bne.n	801116c <__sccl+0x1c>
 8011174:	b90b      	cbnz	r3, 801117a <__sccl+0x2a>
 8011176:	1e50      	subs	r0, r2, #1
 8011178:	bd70      	pop	{r4, r5, r6, pc}
 801117a:	f081 0101 	eor.w	r1, r1, #1
 801117e:	54e1      	strb	r1, [r4, r3]
 8011180:	4610      	mov	r0, r2
 8011182:	4602      	mov	r2, r0
 8011184:	f812 5b01 	ldrb.w	r5, [r2], #1
 8011188:	2d2d      	cmp	r5, #45	@ 0x2d
 801118a:	d005      	beq.n	8011198 <__sccl+0x48>
 801118c:	2d5d      	cmp	r5, #93	@ 0x5d
 801118e:	d016      	beq.n	80111be <__sccl+0x6e>
 8011190:	2d00      	cmp	r5, #0
 8011192:	d0f1      	beq.n	8011178 <__sccl+0x28>
 8011194:	462b      	mov	r3, r5
 8011196:	e7f2      	b.n	801117e <__sccl+0x2e>
 8011198:	7846      	ldrb	r6, [r0, #1]
 801119a:	2e5d      	cmp	r6, #93	@ 0x5d
 801119c:	d0fa      	beq.n	8011194 <__sccl+0x44>
 801119e:	42b3      	cmp	r3, r6
 80111a0:	dcf8      	bgt.n	8011194 <__sccl+0x44>
 80111a2:	3002      	adds	r0, #2
 80111a4:	461a      	mov	r2, r3
 80111a6:	3201      	adds	r2, #1
 80111a8:	4296      	cmp	r6, r2
 80111aa:	54a1      	strb	r1, [r4, r2]
 80111ac:	dcfb      	bgt.n	80111a6 <__sccl+0x56>
 80111ae:	1af2      	subs	r2, r6, r3
 80111b0:	3a01      	subs	r2, #1
 80111b2:	1c5d      	adds	r5, r3, #1
 80111b4:	42b3      	cmp	r3, r6
 80111b6:	bfa8      	it	ge
 80111b8:	2200      	movge	r2, #0
 80111ba:	18ab      	adds	r3, r5, r2
 80111bc:	e7e1      	b.n	8011182 <__sccl+0x32>
 80111be:	4610      	mov	r0, r2
 80111c0:	e7da      	b.n	8011178 <__sccl+0x28>

080111c2 <__submore>:
 80111c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80111c6:	460c      	mov	r4, r1
 80111c8:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80111ca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80111ce:	4299      	cmp	r1, r3
 80111d0:	d11d      	bne.n	801120e <__submore+0x4c>
 80111d2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80111d6:	f7fd fedb 	bl	800ef90 <_malloc_r>
 80111da:	b918      	cbnz	r0, 80111e4 <__submore+0x22>
 80111dc:	f04f 30ff 	mov.w	r0, #4294967295
 80111e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80111e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80111e8:	63a3      	str	r3, [r4, #56]	@ 0x38
 80111ea:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 80111ee:	6360      	str	r0, [r4, #52]	@ 0x34
 80111f0:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 80111f4:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80111f8:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 80111fc:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8011200:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8011204:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8011208:	6020      	str	r0, [r4, #0]
 801120a:	2000      	movs	r0, #0
 801120c:	e7e8      	b.n	80111e0 <__submore+0x1e>
 801120e:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8011210:	0077      	lsls	r7, r6, #1
 8011212:	463a      	mov	r2, r7
 8011214:	f000 fbcd 	bl	80119b2 <_realloc_r>
 8011218:	4605      	mov	r5, r0
 801121a:	2800      	cmp	r0, #0
 801121c:	d0de      	beq.n	80111dc <__submore+0x1a>
 801121e:	eb00 0806 	add.w	r8, r0, r6
 8011222:	4601      	mov	r1, r0
 8011224:	4632      	mov	r2, r6
 8011226:	4640      	mov	r0, r8
 8011228:	f000 f830 	bl	801128c <memcpy>
 801122c:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8011230:	f8c4 8000 	str.w	r8, [r4]
 8011234:	e7e9      	b.n	801120a <__submore+0x48>

08011236 <memmove>:
 8011236:	4288      	cmp	r0, r1
 8011238:	b510      	push	{r4, lr}
 801123a:	eb01 0402 	add.w	r4, r1, r2
 801123e:	d902      	bls.n	8011246 <memmove+0x10>
 8011240:	4284      	cmp	r4, r0
 8011242:	4623      	mov	r3, r4
 8011244:	d807      	bhi.n	8011256 <memmove+0x20>
 8011246:	1e43      	subs	r3, r0, #1
 8011248:	42a1      	cmp	r1, r4
 801124a:	d008      	beq.n	801125e <memmove+0x28>
 801124c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011250:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011254:	e7f8      	b.n	8011248 <memmove+0x12>
 8011256:	4402      	add	r2, r0
 8011258:	4601      	mov	r1, r0
 801125a:	428a      	cmp	r2, r1
 801125c:	d100      	bne.n	8011260 <memmove+0x2a>
 801125e:	bd10      	pop	{r4, pc}
 8011260:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011264:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011268:	e7f7      	b.n	801125a <memmove+0x24>
	...

0801126c <_sbrk_r>:
 801126c:	b538      	push	{r3, r4, r5, lr}
 801126e:	4d06      	ldr	r5, [pc, #24]	@ (8011288 <_sbrk_r+0x1c>)
 8011270:	2300      	movs	r3, #0
 8011272:	4604      	mov	r4, r0
 8011274:	4608      	mov	r0, r1
 8011276:	602b      	str	r3, [r5, #0]
 8011278:	f7f2 f94c 	bl	8003514 <_sbrk>
 801127c:	1c43      	adds	r3, r0, #1
 801127e:	d102      	bne.n	8011286 <_sbrk_r+0x1a>
 8011280:	682b      	ldr	r3, [r5, #0]
 8011282:	b103      	cbz	r3, 8011286 <_sbrk_r+0x1a>
 8011284:	6023      	str	r3, [r4, #0]
 8011286:	bd38      	pop	{r3, r4, r5, pc}
 8011288:	20002c94 	.word	0x20002c94

0801128c <memcpy>:
 801128c:	440a      	add	r2, r1
 801128e:	4291      	cmp	r1, r2
 8011290:	f100 33ff 	add.w	r3, r0, #4294967295
 8011294:	d100      	bne.n	8011298 <memcpy+0xc>
 8011296:	4770      	bx	lr
 8011298:	b510      	push	{r4, lr}
 801129a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801129e:	f803 4f01 	strb.w	r4, [r3, #1]!
 80112a2:	4291      	cmp	r1, r2
 80112a4:	d1f9      	bne.n	801129a <memcpy+0xe>
 80112a6:	bd10      	pop	{r4, pc}

080112a8 <nan>:
 80112a8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80112b0 <nan+0x8>
 80112ac:	4770      	bx	lr
 80112ae:	bf00      	nop
 80112b0:	00000000 	.word	0x00000000
 80112b4:	7ff80000 	.word	0x7ff80000

080112b8 <__assert_func>:
 80112b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80112ba:	4614      	mov	r4, r2
 80112bc:	461a      	mov	r2, r3
 80112be:	4b09      	ldr	r3, [pc, #36]	@ (80112e4 <__assert_func+0x2c>)
 80112c0:	681b      	ldr	r3, [r3, #0]
 80112c2:	4605      	mov	r5, r0
 80112c4:	68d8      	ldr	r0, [r3, #12]
 80112c6:	b954      	cbnz	r4, 80112de <__assert_func+0x26>
 80112c8:	4b07      	ldr	r3, [pc, #28]	@ (80112e8 <__assert_func+0x30>)
 80112ca:	461c      	mov	r4, r3
 80112cc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80112d0:	9100      	str	r1, [sp, #0]
 80112d2:	462b      	mov	r3, r5
 80112d4:	4905      	ldr	r1, [pc, #20]	@ (80112ec <__assert_func+0x34>)
 80112d6:	f000 fc19 	bl	8011b0c <fiprintf>
 80112da:	f000 fc29 	bl	8011b30 <abort>
 80112de:	4b04      	ldr	r3, [pc, #16]	@ (80112f0 <__assert_func+0x38>)
 80112e0:	e7f4      	b.n	80112cc <__assert_func+0x14>
 80112e2:	bf00      	nop
 80112e4:	20000020 	.word	0x20000020
 80112e8:	08013650 	.word	0x08013650
 80112ec:	08013622 	.word	0x08013622
 80112f0:	08013615 	.word	0x08013615

080112f4 <_calloc_r>:
 80112f4:	b570      	push	{r4, r5, r6, lr}
 80112f6:	fba1 5402 	umull	r5, r4, r1, r2
 80112fa:	b93c      	cbnz	r4, 801130c <_calloc_r+0x18>
 80112fc:	4629      	mov	r1, r5
 80112fe:	f7fd fe47 	bl	800ef90 <_malloc_r>
 8011302:	4606      	mov	r6, r0
 8011304:	b928      	cbnz	r0, 8011312 <_calloc_r+0x1e>
 8011306:	2600      	movs	r6, #0
 8011308:	4630      	mov	r0, r6
 801130a:	bd70      	pop	{r4, r5, r6, pc}
 801130c:	220c      	movs	r2, #12
 801130e:	6002      	str	r2, [r0, #0]
 8011310:	e7f9      	b.n	8011306 <_calloc_r+0x12>
 8011312:	462a      	mov	r2, r5
 8011314:	4621      	mov	r1, r4
 8011316:	f7fc fee2 	bl	800e0de <memset>
 801131a:	e7f5      	b.n	8011308 <_calloc_r+0x14>

0801131c <rshift>:
 801131c:	6903      	ldr	r3, [r0, #16]
 801131e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8011322:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011326:	ea4f 1261 	mov.w	r2, r1, asr #5
 801132a:	f100 0414 	add.w	r4, r0, #20
 801132e:	dd45      	ble.n	80113bc <rshift+0xa0>
 8011330:	f011 011f 	ands.w	r1, r1, #31
 8011334:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8011338:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801133c:	d10c      	bne.n	8011358 <rshift+0x3c>
 801133e:	f100 0710 	add.w	r7, r0, #16
 8011342:	4629      	mov	r1, r5
 8011344:	42b1      	cmp	r1, r6
 8011346:	d334      	bcc.n	80113b2 <rshift+0x96>
 8011348:	1a9b      	subs	r3, r3, r2
 801134a:	009b      	lsls	r3, r3, #2
 801134c:	1eea      	subs	r2, r5, #3
 801134e:	4296      	cmp	r6, r2
 8011350:	bf38      	it	cc
 8011352:	2300      	movcc	r3, #0
 8011354:	4423      	add	r3, r4
 8011356:	e015      	b.n	8011384 <rshift+0x68>
 8011358:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801135c:	f1c1 0820 	rsb	r8, r1, #32
 8011360:	40cf      	lsrs	r7, r1
 8011362:	f105 0e04 	add.w	lr, r5, #4
 8011366:	46a1      	mov	r9, r4
 8011368:	4576      	cmp	r6, lr
 801136a:	46f4      	mov	ip, lr
 801136c:	d815      	bhi.n	801139a <rshift+0x7e>
 801136e:	1a9a      	subs	r2, r3, r2
 8011370:	0092      	lsls	r2, r2, #2
 8011372:	3a04      	subs	r2, #4
 8011374:	3501      	adds	r5, #1
 8011376:	42ae      	cmp	r6, r5
 8011378:	bf38      	it	cc
 801137a:	2200      	movcc	r2, #0
 801137c:	18a3      	adds	r3, r4, r2
 801137e:	50a7      	str	r7, [r4, r2]
 8011380:	b107      	cbz	r7, 8011384 <rshift+0x68>
 8011382:	3304      	adds	r3, #4
 8011384:	1b1a      	subs	r2, r3, r4
 8011386:	42a3      	cmp	r3, r4
 8011388:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801138c:	bf08      	it	eq
 801138e:	2300      	moveq	r3, #0
 8011390:	6102      	str	r2, [r0, #16]
 8011392:	bf08      	it	eq
 8011394:	6143      	streq	r3, [r0, #20]
 8011396:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801139a:	f8dc c000 	ldr.w	ip, [ip]
 801139e:	fa0c fc08 	lsl.w	ip, ip, r8
 80113a2:	ea4c 0707 	orr.w	r7, ip, r7
 80113a6:	f849 7b04 	str.w	r7, [r9], #4
 80113aa:	f85e 7b04 	ldr.w	r7, [lr], #4
 80113ae:	40cf      	lsrs	r7, r1
 80113b0:	e7da      	b.n	8011368 <rshift+0x4c>
 80113b2:	f851 cb04 	ldr.w	ip, [r1], #4
 80113b6:	f847 cf04 	str.w	ip, [r7, #4]!
 80113ba:	e7c3      	b.n	8011344 <rshift+0x28>
 80113bc:	4623      	mov	r3, r4
 80113be:	e7e1      	b.n	8011384 <rshift+0x68>

080113c0 <__hexdig_fun>:
 80113c0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80113c4:	2b09      	cmp	r3, #9
 80113c6:	d802      	bhi.n	80113ce <__hexdig_fun+0xe>
 80113c8:	3820      	subs	r0, #32
 80113ca:	b2c0      	uxtb	r0, r0
 80113cc:	4770      	bx	lr
 80113ce:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80113d2:	2b05      	cmp	r3, #5
 80113d4:	d801      	bhi.n	80113da <__hexdig_fun+0x1a>
 80113d6:	3847      	subs	r0, #71	@ 0x47
 80113d8:	e7f7      	b.n	80113ca <__hexdig_fun+0xa>
 80113da:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80113de:	2b05      	cmp	r3, #5
 80113e0:	d801      	bhi.n	80113e6 <__hexdig_fun+0x26>
 80113e2:	3827      	subs	r0, #39	@ 0x27
 80113e4:	e7f1      	b.n	80113ca <__hexdig_fun+0xa>
 80113e6:	2000      	movs	r0, #0
 80113e8:	4770      	bx	lr
	...

080113ec <__gethex>:
 80113ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113f0:	b085      	sub	sp, #20
 80113f2:	468a      	mov	sl, r1
 80113f4:	9302      	str	r3, [sp, #8]
 80113f6:	680b      	ldr	r3, [r1, #0]
 80113f8:	9001      	str	r0, [sp, #4]
 80113fa:	4690      	mov	r8, r2
 80113fc:	1c9c      	adds	r4, r3, #2
 80113fe:	46a1      	mov	r9, r4
 8011400:	f814 0b01 	ldrb.w	r0, [r4], #1
 8011404:	2830      	cmp	r0, #48	@ 0x30
 8011406:	d0fa      	beq.n	80113fe <__gethex+0x12>
 8011408:	eba9 0303 	sub.w	r3, r9, r3
 801140c:	f1a3 0b02 	sub.w	fp, r3, #2
 8011410:	f7ff ffd6 	bl	80113c0 <__hexdig_fun>
 8011414:	4605      	mov	r5, r0
 8011416:	2800      	cmp	r0, #0
 8011418:	d168      	bne.n	80114ec <__gethex+0x100>
 801141a:	49a0      	ldr	r1, [pc, #640]	@ (801169c <__gethex+0x2b0>)
 801141c:	2201      	movs	r2, #1
 801141e:	4648      	mov	r0, r9
 8011420:	f7fc fe65 	bl	800e0ee <strncmp>
 8011424:	4607      	mov	r7, r0
 8011426:	2800      	cmp	r0, #0
 8011428:	d167      	bne.n	80114fa <__gethex+0x10e>
 801142a:	f899 0001 	ldrb.w	r0, [r9, #1]
 801142e:	4626      	mov	r6, r4
 8011430:	f7ff ffc6 	bl	80113c0 <__hexdig_fun>
 8011434:	2800      	cmp	r0, #0
 8011436:	d062      	beq.n	80114fe <__gethex+0x112>
 8011438:	4623      	mov	r3, r4
 801143a:	7818      	ldrb	r0, [r3, #0]
 801143c:	2830      	cmp	r0, #48	@ 0x30
 801143e:	4699      	mov	r9, r3
 8011440:	f103 0301 	add.w	r3, r3, #1
 8011444:	d0f9      	beq.n	801143a <__gethex+0x4e>
 8011446:	f7ff ffbb 	bl	80113c0 <__hexdig_fun>
 801144a:	fab0 f580 	clz	r5, r0
 801144e:	096d      	lsrs	r5, r5, #5
 8011450:	f04f 0b01 	mov.w	fp, #1
 8011454:	464a      	mov	r2, r9
 8011456:	4616      	mov	r6, r2
 8011458:	3201      	adds	r2, #1
 801145a:	7830      	ldrb	r0, [r6, #0]
 801145c:	f7ff ffb0 	bl	80113c0 <__hexdig_fun>
 8011460:	2800      	cmp	r0, #0
 8011462:	d1f8      	bne.n	8011456 <__gethex+0x6a>
 8011464:	498d      	ldr	r1, [pc, #564]	@ (801169c <__gethex+0x2b0>)
 8011466:	2201      	movs	r2, #1
 8011468:	4630      	mov	r0, r6
 801146a:	f7fc fe40 	bl	800e0ee <strncmp>
 801146e:	2800      	cmp	r0, #0
 8011470:	d13f      	bne.n	80114f2 <__gethex+0x106>
 8011472:	b944      	cbnz	r4, 8011486 <__gethex+0x9a>
 8011474:	1c74      	adds	r4, r6, #1
 8011476:	4622      	mov	r2, r4
 8011478:	4616      	mov	r6, r2
 801147a:	3201      	adds	r2, #1
 801147c:	7830      	ldrb	r0, [r6, #0]
 801147e:	f7ff ff9f 	bl	80113c0 <__hexdig_fun>
 8011482:	2800      	cmp	r0, #0
 8011484:	d1f8      	bne.n	8011478 <__gethex+0x8c>
 8011486:	1ba4      	subs	r4, r4, r6
 8011488:	00a7      	lsls	r7, r4, #2
 801148a:	7833      	ldrb	r3, [r6, #0]
 801148c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8011490:	2b50      	cmp	r3, #80	@ 0x50
 8011492:	d13e      	bne.n	8011512 <__gethex+0x126>
 8011494:	7873      	ldrb	r3, [r6, #1]
 8011496:	2b2b      	cmp	r3, #43	@ 0x2b
 8011498:	d033      	beq.n	8011502 <__gethex+0x116>
 801149a:	2b2d      	cmp	r3, #45	@ 0x2d
 801149c:	d034      	beq.n	8011508 <__gethex+0x11c>
 801149e:	1c71      	adds	r1, r6, #1
 80114a0:	2400      	movs	r4, #0
 80114a2:	7808      	ldrb	r0, [r1, #0]
 80114a4:	f7ff ff8c 	bl	80113c0 <__hexdig_fun>
 80114a8:	1e43      	subs	r3, r0, #1
 80114aa:	b2db      	uxtb	r3, r3
 80114ac:	2b18      	cmp	r3, #24
 80114ae:	d830      	bhi.n	8011512 <__gethex+0x126>
 80114b0:	f1a0 0210 	sub.w	r2, r0, #16
 80114b4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80114b8:	f7ff ff82 	bl	80113c0 <__hexdig_fun>
 80114bc:	f100 3cff 	add.w	ip, r0, #4294967295
 80114c0:	fa5f fc8c 	uxtb.w	ip, ip
 80114c4:	f1bc 0f18 	cmp.w	ip, #24
 80114c8:	f04f 030a 	mov.w	r3, #10
 80114cc:	d91e      	bls.n	801150c <__gethex+0x120>
 80114ce:	b104      	cbz	r4, 80114d2 <__gethex+0xe6>
 80114d0:	4252      	negs	r2, r2
 80114d2:	4417      	add	r7, r2
 80114d4:	f8ca 1000 	str.w	r1, [sl]
 80114d8:	b1ed      	cbz	r5, 8011516 <__gethex+0x12a>
 80114da:	f1bb 0f00 	cmp.w	fp, #0
 80114de:	bf0c      	ite	eq
 80114e0:	2506      	moveq	r5, #6
 80114e2:	2500      	movne	r5, #0
 80114e4:	4628      	mov	r0, r5
 80114e6:	b005      	add	sp, #20
 80114e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80114ec:	2500      	movs	r5, #0
 80114ee:	462c      	mov	r4, r5
 80114f0:	e7b0      	b.n	8011454 <__gethex+0x68>
 80114f2:	2c00      	cmp	r4, #0
 80114f4:	d1c7      	bne.n	8011486 <__gethex+0x9a>
 80114f6:	4627      	mov	r7, r4
 80114f8:	e7c7      	b.n	801148a <__gethex+0x9e>
 80114fa:	464e      	mov	r6, r9
 80114fc:	462f      	mov	r7, r5
 80114fe:	2501      	movs	r5, #1
 8011500:	e7c3      	b.n	801148a <__gethex+0x9e>
 8011502:	2400      	movs	r4, #0
 8011504:	1cb1      	adds	r1, r6, #2
 8011506:	e7cc      	b.n	80114a2 <__gethex+0xb6>
 8011508:	2401      	movs	r4, #1
 801150a:	e7fb      	b.n	8011504 <__gethex+0x118>
 801150c:	fb03 0002 	mla	r0, r3, r2, r0
 8011510:	e7ce      	b.n	80114b0 <__gethex+0xc4>
 8011512:	4631      	mov	r1, r6
 8011514:	e7de      	b.n	80114d4 <__gethex+0xe8>
 8011516:	eba6 0309 	sub.w	r3, r6, r9
 801151a:	3b01      	subs	r3, #1
 801151c:	4629      	mov	r1, r5
 801151e:	2b07      	cmp	r3, #7
 8011520:	dc0a      	bgt.n	8011538 <__gethex+0x14c>
 8011522:	9801      	ldr	r0, [sp, #4]
 8011524:	f7fd fdc0 	bl	800f0a8 <_Balloc>
 8011528:	4604      	mov	r4, r0
 801152a:	b940      	cbnz	r0, 801153e <__gethex+0x152>
 801152c:	4b5c      	ldr	r3, [pc, #368]	@ (80116a0 <__gethex+0x2b4>)
 801152e:	4602      	mov	r2, r0
 8011530:	21e4      	movs	r1, #228	@ 0xe4
 8011532:	485c      	ldr	r0, [pc, #368]	@ (80116a4 <__gethex+0x2b8>)
 8011534:	f7ff fec0 	bl	80112b8 <__assert_func>
 8011538:	3101      	adds	r1, #1
 801153a:	105b      	asrs	r3, r3, #1
 801153c:	e7ef      	b.n	801151e <__gethex+0x132>
 801153e:	f100 0a14 	add.w	sl, r0, #20
 8011542:	2300      	movs	r3, #0
 8011544:	4655      	mov	r5, sl
 8011546:	469b      	mov	fp, r3
 8011548:	45b1      	cmp	r9, r6
 801154a:	d337      	bcc.n	80115bc <__gethex+0x1d0>
 801154c:	f845 bb04 	str.w	fp, [r5], #4
 8011550:	eba5 050a 	sub.w	r5, r5, sl
 8011554:	10ad      	asrs	r5, r5, #2
 8011556:	6125      	str	r5, [r4, #16]
 8011558:	4658      	mov	r0, fp
 801155a:	f7fd fe97 	bl	800f28c <__hi0bits>
 801155e:	016d      	lsls	r5, r5, #5
 8011560:	f8d8 6000 	ldr.w	r6, [r8]
 8011564:	1a2d      	subs	r5, r5, r0
 8011566:	42b5      	cmp	r5, r6
 8011568:	dd54      	ble.n	8011614 <__gethex+0x228>
 801156a:	1bad      	subs	r5, r5, r6
 801156c:	4629      	mov	r1, r5
 801156e:	4620      	mov	r0, r4
 8011570:	f7fe fa2b 	bl	800f9ca <__any_on>
 8011574:	4681      	mov	r9, r0
 8011576:	b178      	cbz	r0, 8011598 <__gethex+0x1ac>
 8011578:	1e6b      	subs	r3, r5, #1
 801157a:	1159      	asrs	r1, r3, #5
 801157c:	f003 021f 	and.w	r2, r3, #31
 8011580:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8011584:	f04f 0901 	mov.w	r9, #1
 8011588:	fa09 f202 	lsl.w	r2, r9, r2
 801158c:	420a      	tst	r2, r1
 801158e:	d003      	beq.n	8011598 <__gethex+0x1ac>
 8011590:	454b      	cmp	r3, r9
 8011592:	dc36      	bgt.n	8011602 <__gethex+0x216>
 8011594:	f04f 0902 	mov.w	r9, #2
 8011598:	4629      	mov	r1, r5
 801159a:	4620      	mov	r0, r4
 801159c:	f7ff febe 	bl	801131c <rshift>
 80115a0:	442f      	add	r7, r5
 80115a2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80115a6:	42bb      	cmp	r3, r7
 80115a8:	da42      	bge.n	8011630 <__gethex+0x244>
 80115aa:	9801      	ldr	r0, [sp, #4]
 80115ac:	4621      	mov	r1, r4
 80115ae:	f7fd fdbb 	bl	800f128 <_Bfree>
 80115b2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80115b4:	2300      	movs	r3, #0
 80115b6:	6013      	str	r3, [r2, #0]
 80115b8:	25a3      	movs	r5, #163	@ 0xa3
 80115ba:	e793      	b.n	80114e4 <__gethex+0xf8>
 80115bc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80115c0:	2a2e      	cmp	r2, #46	@ 0x2e
 80115c2:	d012      	beq.n	80115ea <__gethex+0x1fe>
 80115c4:	2b20      	cmp	r3, #32
 80115c6:	d104      	bne.n	80115d2 <__gethex+0x1e6>
 80115c8:	f845 bb04 	str.w	fp, [r5], #4
 80115cc:	f04f 0b00 	mov.w	fp, #0
 80115d0:	465b      	mov	r3, fp
 80115d2:	7830      	ldrb	r0, [r6, #0]
 80115d4:	9303      	str	r3, [sp, #12]
 80115d6:	f7ff fef3 	bl	80113c0 <__hexdig_fun>
 80115da:	9b03      	ldr	r3, [sp, #12]
 80115dc:	f000 000f 	and.w	r0, r0, #15
 80115e0:	4098      	lsls	r0, r3
 80115e2:	ea4b 0b00 	orr.w	fp, fp, r0
 80115e6:	3304      	adds	r3, #4
 80115e8:	e7ae      	b.n	8011548 <__gethex+0x15c>
 80115ea:	45b1      	cmp	r9, r6
 80115ec:	d8ea      	bhi.n	80115c4 <__gethex+0x1d8>
 80115ee:	492b      	ldr	r1, [pc, #172]	@ (801169c <__gethex+0x2b0>)
 80115f0:	9303      	str	r3, [sp, #12]
 80115f2:	2201      	movs	r2, #1
 80115f4:	4630      	mov	r0, r6
 80115f6:	f7fc fd7a 	bl	800e0ee <strncmp>
 80115fa:	9b03      	ldr	r3, [sp, #12]
 80115fc:	2800      	cmp	r0, #0
 80115fe:	d1e1      	bne.n	80115c4 <__gethex+0x1d8>
 8011600:	e7a2      	b.n	8011548 <__gethex+0x15c>
 8011602:	1ea9      	subs	r1, r5, #2
 8011604:	4620      	mov	r0, r4
 8011606:	f7fe f9e0 	bl	800f9ca <__any_on>
 801160a:	2800      	cmp	r0, #0
 801160c:	d0c2      	beq.n	8011594 <__gethex+0x1a8>
 801160e:	f04f 0903 	mov.w	r9, #3
 8011612:	e7c1      	b.n	8011598 <__gethex+0x1ac>
 8011614:	da09      	bge.n	801162a <__gethex+0x23e>
 8011616:	1b75      	subs	r5, r6, r5
 8011618:	4621      	mov	r1, r4
 801161a:	9801      	ldr	r0, [sp, #4]
 801161c:	462a      	mov	r2, r5
 801161e:	f7fd ff9b 	bl	800f558 <__lshift>
 8011622:	1b7f      	subs	r7, r7, r5
 8011624:	4604      	mov	r4, r0
 8011626:	f100 0a14 	add.w	sl, r0, #20
 801162a:	f04f 0900 	mov.w	r9, #0
 801162e:	e7b8      	b.n	80115a2 <__gethex+0x1b6>
 8011630:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8011634:	42bd      	cmp	r5, r7
 8011636:	dd6f      	ble.n	8011718 <__gethex+0x32c>
 8011638:	1bed      	subs	r5, r5, r7
 801163a:	42ae      	cmp	r6, r5
 801163c:	dc34      	bgt.n	80116a8 <__gethex+0x2bc>
 801163e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011642:	2b02      	cmp	r3, #2
 8011644:	d022      	beq.n	801168c <__gethex+0x2a0>
 8011646:	2b03      	cmp	r3, #3
 8011648:	d024      	beq.n	8011694 <__gethex+0x2a8>
 801164a:	2b01      	cmp	r3, #1
 801164c:	d115      	bne.n	801167a <__gethex+0x28e>
 801164e:	42ae      	cmp	r6, r5
 8011650:	d113      	bne.n	801167a <__gethex+0x28e>
 8011652:	2e01      	cmp	r6, #1
 8011654:	d10b      	bne.n	801166e <__gethex+0x282>
 8011656:	9a02      	ldr	r2, [sp, #8]
 8011658:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801165c:	6013      	str	r3, [r2, #0]
 801165e:	2301      	movs	r3, #1
 8011660:	6123      	str	r3, [r4, #16]
 8011662:	f8ca 3000 	str.w	r3, [sl]
 8011666:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011668:	2562      	movs	r5, #98	@ 0x62
 801166a:	601c      	str	r4, [r3, #0]
 801166c:	e73a      	b.n	80114e4 <__gethex+0xf8>
 801166e:	1e71      	subs	r1, r6, #1
 8011670:	4620      	mov	r0, r4
 8011672:	f7fe f9aa 	bl	800f9ca <__any_on>
 8011676:	2800      	cmp	r0, #0
 8011678:	d1ed      	bne.n	8011656 <__gethex+0x26a>
 801167a:	9801      	ldr	r0, [sp, #4]
 801167c:	4621      	mov	r1, r4
 801167e:	f7fd fd53 	bl	800f128 <_Bfree>
 8011682:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011684:	2300      	movs	r3, #0
 8011686:	6013      	str	r3, [r2, #0]
 8011688:	2550      	movs	r5, #80	@ 0x50
 801168a:	e72b      	b.n	80114e4 <__gethex+0xf8>
 801168c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801168e:	2b00      	cmp	r3, #0
 8011690:	d1f3      	bne.n	801167a <__gethex+0x28e>
 8011692:	e7e0      	b.n	8011656 <__gethex+0x26a>
 8011694:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011696:	2b00      	cmp	r3, #0
 8011698:	d1dd      	bne.n	8011656 <__gethex+0x26a>
 801169a:	e7ee      	b.n	801167a <__gethex+0x28e>
 801169c:	08013488 	.word	0x08013488
 80116a0:	0801331b 	.word	0x0801331b
 80116a4:	08013651 	.word	0x08013651
 80116a8:	1e6f      	subs	r7, r5, #1
 80116aa:	f1b9 0f00 	cmp.w	r9, #0
 80116ae:	d130      	bne.n	8011712 <__gethex+0x326>
 80116b0:	b127      	cbz	r7, 80116bc <__gethex+0x2d0>
 80116b2:	4639      	mov	r1, r7
 80116b4:	4620      	mov	r0, r4
 80116b6:	f7fe f988 	bl	800f9ca <__any_on>
 80116ba:	4681      	mov	r9, r0
 80116bc:	117a      	asrs	r2, r7, #5
 80116be:	2301      	movs	r3, #1
 80116c0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80116c4:	f007 071f 	and.w	r7, r7, #31
 80116c8:	40bb      	lsls	r3, r7
 80116ca:	4213      	tst	r3, r2
 80116cc:	4629      	mov	r1, r5
 80116ce:	4620      	mov	r0, r4
 80116d0:	bf18      	it	ne
 80116d2:	f049 0902 	orrne.w	r9, r9, #2
 80116d6:	f7ff fe21 	bl	801131c <rshift>
 80116da:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80116de:	1b76      	subs	r6, r6, r5
 80116e0:	2502      	movs	r5, #2
 80116e2:	f1b9 0f00 	cmp.w	r9, #0
 80116e6:	d047      	beq.n	8011778 <__gethex+0x38c>
 80116e8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80116ec:	2b02      	cmp	r3, #2
 80116ee:	d015      	beq.n	801171c <__gethex+0x330>
 80116f0:	2b03      	cmp	r3, #3
 80116f2:	d017      	beq.n	8011724 <__gethex+0x338>
 80116f4:	2b01      	cmp	r3, #1
 80116f6:	d109      	bne.n	801170c <__gethex+0x320>
 80116f8:	f019 0f02 	tst.w	r9, #2
 80116fc:	d006      	beq.n	801170c <__gethex+0x320>
 80116fe:	f8da 3000 	ldr.w	r3, [sl]
 8011702:	ea49 0903 	orr.w	r9, r9, r3
 8011706:	f019 0f01 	tst.w	r9, #1
 801170a:	d10e      	bne.n	801172a <__gethex+0x33e>
 801170c:	f045 0510 	orr.w	r5, r5, #16
 8011710:	e032      	b.n	8011778 <__gethex+0x38c>
 8011712:	f04f 0901 	mov.w	r9, #1
 8011716:	e7d1      	b.n	80116bc <__gethex+0x2d0>
 8011718:	2501      	movs	r5, #1
 801171a:	e7e2      	b.n	80116e2 <__gethex+0x2f6>
 801171c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801171e:	f1c3 0301 	rsb	r3, r3, #1
 8011722:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011724:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011726:	2b00      	cmp	r3, #0
 8011728:	d0f0      	beq.n	801170c <__gethex+0x320>
 801172a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801172e:	f104 0314 	add.w	r3, r4, #20
 8011732:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8011736:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801173a:	f04f 0c00 	mov.w	ip, #0
 801173e:	4618      	mov	r0, r3
 8011740:	f853 2b04 	ldr.w	r2, [r3], #4
 8011744:	f1b2 3fff 	cmp.w	r2, #4294967295
 8011748:	d01b      	beq.n	8011782 <__gethex+0x396>
 801174a:	3201      	adds	r2, #1
 801174c:	6002      	str	r2, [r0, #0]
 801174e:	2d02      	cmp	r5, #2
 8011750:	f104 0314 	add.w	r3, r4, #20
 8011754:	d13c      	bne.n	80117d0 <__gethex+0x3e4>
 8011756:	f8d8 2000 	ldr.w	r2, [r8]
 801175a:	3a01      	subs	r2, #1
 801175c:	42b2      	cmp	r2, r6
 801175e:	d109      	bne.n	8011774 <__gethex+0x388>
 8011760:	1171      	asrs	r1, r6, #5
 8011762:	2201      	movs	r2, #1
 8011764:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011768:	f006 061f 	and.w	r6, r6, #31
 801176c:	fa02 f606 	lsl.w	r6, r2, r6
 8011770:	421e      	tst	r6, r3
 8011772:	d13a      	bne.n	80117ea <__gethex+0x3fe>
 8011774:	f045 0520 	orr.w	r5, r5, #32
 8011778:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801177a:	601c      	str	r4, [r3, #0]
 801177c:	9b02      	ldr	r3, [sp, #8]
 801177e:	601f      	str	r7, [r3, #0]
 8011780:	e6b0      	b.n	80114e4 <__gethex+0xf8>
 8011782:	4299      	cmp	r1, r3
 8011784:	f843 cc04 	str.w	ip, [r3, #-4]
 8011788:	d8d9      	bhi.n	801173e <__gethex+0x352>
 801178a:	68a3      	ldr	r3, [r4, #8]
 801178c:	459b      	cmp	fp, r3
 801178e:	db17      	blt.n	80117c0 <__gethex+0x3d4>
 8011790:	6861      	ldr	r1, [r4, #4]
 8011792:	9801      	ldr	r0, [sp, #4]
 8011794:	3101      	adds	r1, #1
 8011796:	f7fd fc87 	bl	800f0a8 <_Balloc>
 801179a:	4681      	mov	r9, r0
 801179c:	b918      	cbnz	r0, 80117a6 <__gethex+0x3ba>
 801179e:	4b1a      	ldr	r3, [pc, #104]	@ (8011808 <__gethex+0x41c>)
 80117a0:	4602      	mov	r2, r0
 80117a2:	2184      	movs	r1, #132	@ 0x84
 80117a4:	e6c5      	b.n	8011532 <__gethex+0x146>
 80117a6:	6922      	ldr	r2, [r4, #16]
 80117a8:	3202      	adds	r2, #2
 80117aa:	f104 010c 	add.w	r1, r4, #12
 80117ae:	0092      	lsls	r2, r2, #2
 80117b0:	300c      	adds	r0, #12
 80117b2:	f7ff fd6b 	bl	801128c <memcpy>
 80117b6:	4621      	mov	r1, r4
 80117b8:	9801      	ldr	r0, [sp, #4]
 80117ba:	f7fd fcb5 	bl	800f128 <_Bfree>
 80117be:	464c      	mov	r4, r9
 80117c0:	6923      	ldr	r3, [r4, #16]
 80117c2:	1c5a      	adds	r2, r3, #1
 80117c4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80117c8:	6122      	str	r2, [r4, #16]
 80117ca:	2201      	movs	r2, #1
 80117cc:	615a      	str	r2, [r3, #20]
 80117ce:	e7be      	b.n	801174e <__gethex+0x362>
 80117d0:	6922      	ldr	r2, [r4, #16]
 80117d2:	455a      	cmp	r2, fp
 80117d4:	dd0b      	ble.n	80117ee <__gethex+0x402>
 80117d6:	2101      	movs	r1, #1
 80117d8:	4620      	mov	r0, r4
 80117da:	f7ff fd9f 	bl	801131c <rshift>
 80117de:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80117e2:	3701      	adds	r7, #1
 80117e4:	42bb      	cmp	r3, r7
 80117e6:	f6ff aee0 	blt.w	80115aa <__gethex+0x1be>
 80117ea:	2501      	movs	r5, #1
 80117ec:	e7c2      	b.n	8011774 <__gethex+0x388>
 80117ee:	f016 061f 	ands.w	r6, r6, #31
 80117f2:	d0fa      	beq.n	80117ea <__gethex+0x3fe>
 80117f4:	4453      	add	r3, sl
 80117f6:	f1c6 0620 	rsb	r6, r6, #32
 80117fa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80117fe:	f7fd fd45 	bl	800f28c <__hi0bits>
 8011802:	42b0      	cmp	r0, r6
 8011804:	dbe7      	blt.n	80117d6 <__gethex+0x3ea>
 8011806:	e7f0      	b.n	80117ea <__gethex+0x3fe>
 8011808:	0801331b 	.word	0x0801331b

0801180c <L_shift>:
 801180c:	f1c2 0208 	rsb	r2, r2, #8
 8011810:	0092      	lsls	r2, r2, #2
 8011812:	b570      	push	{r4, r5, r6, lr}
 8011814:	f1c2 0620 	rsb	r6, r2, #32
 8011818:	6843      	ldr	r3, [r0, #4]
 801181a:	6804      	ldr	r4, [r0, #0]
 801181c:	fa03 f506 	lsl.w	r5, r3, r6
 8011820:	432c      	orrs	r4, r5
 8011822:	40d3      	lsrs	r3, r2
 8011824:	6004      	str	r4, [r0, #0]
 8011826:	f840 3f04 	str.w	r3, [r0, #4]!
 801182a:	4288      	cmp	r0, r1
 801182c:	d3f4      	bcc.n	8011818 <L_shift+0xc>
 801182e:	bd70      	pop	{r4, r5, r6, pc}

08011830 <__match>:
 8011830:	b530      	push	{r4, r5, lr}
 8011832:	6803      	ldr	r3, [r0, #0]
 8011834:	3301      	adds	r3, #1
 8011836:	f811 4b01 	ldrb.w	r4, [r1], #1
 801183a:	b914      	cbnz	r4, 8011842 <__match+0x12>
 801183c:	6003      	str	r3, [r0, #0]
 801183e:	2001      	movs	r0, #1
 8011840:	bd30      	pop	{r4, r5, pc}
 8011842:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011846:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801184a:	2d19      	cmp	r5, #25
 801184c:	bf98      	it	ls
 801184e:	3220      	addls	r2, #32
 8011850:	42a2      	cmp	r2, r4
 8011852:	d0f0      	beq.n	8011836 <__match+0x6>
 8011854:	2000      	movs	r0, #0
 8011856:	e7f3      	b.n	8011840 <__match+0x10>

08011858 <__hexnan>:
 8011858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801185c:	680b      	ldr	r3, [r1, #0]
 801185e:	6801      	ldr	r1, [r0, #0]
 8011860:	115e      	asrs	r6, r3, #5
 8011862:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8011866:	f013 031f 	ands.w	r3, r3, #31
 801186a:	b087      	sub	sp, #28
 801186c:	bf18      	it	ne
 801186e:	3604      	addne	r6, #4
 8011870:	2500      	movs	r5, #0
 8011872:	1f37      	subs	r7, r6, #4
 8011874:	4682      	mov	sl, r0
 8011876:	4690      	mov	r8, r2
 8011878:	9301      	str	r3, [sp, #4]
 801187a:	f846 5c04 	str.w	r5, [r6, #-4]
 801187e:	46b9      	mov	r9, r7
 8011880:	463c      	mov	r4, r7
 8011882:	9502      	str	r5, [sp, #8]
 8011884:	46ab      	mov	fp, r5
 8011886:	784a      	ldrb	r2, [r1, #1]
 8011888:	1c4b      	adds	r3, r1, #1
 801188a:	9303      	str	r3, [sp, #12]
 801188c:	b342      	cbz	r2, 80118e0 <__hexnan+0x88>
 801188e:	4610      	mov	r0, r2
 8011890:	9105      	str	r1, [sp, #20]
 8011892:	9204      	str	r2, [sp, #16]
 8011894:	f7ff fd94 	bl	80113c0 <__hexdig_fun>
 8011898:	2800      	cmp	r0, #0
 801189a:	d151      	bne.n	8011940 <__hexnan+0xe8>
 801189c:	9a04      	ldr	r2, [sp, #16]
 801189e:	9905      	ldr	r1, [sp, #20]
 80118a0:	2a20      	cmp	r2, #32
 80118a2:	d818      	bhi.n	80118d6 <__hexnan+0x7e>
 80118a4:	9b02      	ldr	r3, [sp, #8]
 80118a6:	459b      	cmp	fp, r3
 80118a8:	dd13      	ble.n	80118d2 <__hexnan+0x7a>
 80118aa:	454c      	cmp	r4, r9
 80118ac:	d206      	bcs.n	80118bc <__hexnan+0x64>
 80118ae:	2d07      	cmp	r5, #7
 80118b0:	dc04      	bgt.n	80118bc <__hexnan+0x64>
 80118b2:	462a      	mov	r2, r5
 80118b4:	4649      	mov	r1, r9
 80118b6:	4620      	mov	r0, r4
 80118b8:	f7ff ffa8 	bl	801180c <L_shift>
 80118bc:	4544      	cmp	r4, r8
 80118be:	d952      	bls.n	8011966 <__hexnan+0x10e>
 80118c0:	2300      	movs	r3, #0
 80118c2:	f1a4 0904 	sub.w	r9, r4, #4
 80118c6:	f844 3c04 	str.w	r3, [r4, #-4]
 80118ca:	f8cd b008 	str.w	fp, [sp, #8]
 80118ce:	464c      	mov	r4, r9
 80118d0:	461d      	mov	r5, r3
 80118d2:	9903      	ldr	r1, [sp, #12]
 80118d4:	e7d7      	b.n	8011886 <__hexnan+0x2e>
 80118d6:	2a29      	cmp	r2, #41	@ 0x29
 80118d8:	d157      	bne.n	801198a <__hexnan+0x132>
 80118da:	3102      	adds	r1, #2
 80118dc:	f8ca 1000 	str.w	r1, [sl]
 80118e0:	f1bb 0f00 	cmp.w	fp, #0
 80118e4:	d051      	beq.n	801198a <__hexnan+0x132>
 80118e6:	454c      	cmp	r4, r9
 80118e8:	d206      	bcs.n	80118f8 <__hexnan+0xa0>
 80118ea:	2d07      	cmp	r5, #7
 80118ec:	dc04      	bgt.n	80118f8 <__hexnan+0xa0>
 80118ee:	462a      	mov	r2, r5
 80118f0:	4649      	mov	r1, r9
 80118f2:	4620      	mov	r0, r4
 80118f4:	f7ff ff8a 	bl	801180c <L_shift>
 80118f8:	4544      	cmp	r4, r8
 80118fa:	d936      	bls.n	801196a <__hexnan+0x112>
 80118fc:	f1a8 0204 	sub.w	r2, r8, #4
 8011900:	4623      	mov	r3, r4
 8011902:	f853 1b04 	ldr.w	r1, [r3], #4
 8011906:	f842 1f04 	str.w	r1, [r2, #4]!
 801190a:	429f      	cmp	r7, r3
 801190c:	d2f9      	bcs.n	8011902 <__hexnan+0xaa>
 801190e:	1b3b      	subs	r3, r7, r4
 8011910:	f023 0303 	bic.w	r3, r3, #3
 8011914:	3304      	adds	r3, #4
 8011916:	3401      	adds	r4, #1
 8011918:	3e03      	subs	r6, #3
 801191a:	42b4      	cmp	r4, r6
 801191c:	bf88      	it	hi
 801191e:	2304      	movhi	r3, #4
 8011920:	4443      	add	r3, r8
 8011922:	2200      	movs	r2, #0
 8011924:	f843 2b04 	str.w	r2, [r3], #4
 8011928:	429f      	cmp	r7, r3
 801192a:	d2fb      	bcs.n	8011924 <__hexnan+0xcc>
 801192c:	683b      	ldr	r3, [r7, #0]
 801192e:	b91b      	cbnz	r3, 8011938 <__hexnan+0xe0>
 8011930:	4547      	cmp	r7, r8
 8011932:	d128      	bne.n	8011986 <__hexnan+0x12e>
 8011934:	2301      	movs	r3, #1
 8011936:	603b      	str	r3, [r7, #0]
 8011938:	2005      	movs	r0, #5
 801193a:	b007      	add	sp, #28
 801193c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011940:	3501      	adds	r5, #1
 8011942:	2d08      	cmp	r5, #8
 8011944:	f10b 0b01 	add.w	fp, fp, #1
 8011948:	dd06      	ble.n	8011958 <__hexnan+0x100>
 801194a:	4544      	cmp	r4, r8
 801194c:	d9c1      	bls.n	80118d2 <__hexnan+0x7a>
 801194e:	2300      	movs	r3, #0
 8011950:	f844 3c04 	str.w	r3, [r4, #-4]
 8011954:	2501      	movs	r5, #1
 8011956:	3c04      	subs	r4, #4
 8011958:	6822      	ldr	r2, [r4, #0]
 801195a:	f000 000f 	and.w	r0, r0, #15
 801195e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8011962:	6020      	str	r0, [r4, #0]
 8011964:	e7b5      	b.n	80118d2 <__hexnan+0x7a>
 8011966:	2508      	movs	r5, #8
 8011968:	e7b3      	b.n	80118d2 <__hexnan+0x7a>
 801196a:	9b01      	ldr	r3, [sp, #4]
 801196c:	2b00      	cmp	r3, #0
 801196e:	d0dd      	beq.n	801192c <__hexnan+0xd4>
 8011970:	f1c3 0320 	rsb	r3, r3, #32
 8011974:	f04f 32ff 	mov.w	r2, #4294967295
 8011978:	40da      	lsrs	r2, r3
 801197a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801197e:	4013      	ands	r3, r2
 8011980:	f846 3c04 	str.w	r3, [r6, #-4]
 8011984:	e7d2      	b.n	801192c <__hexnan+0xd4>
 8011986:	3f04      	subs	r7, #4
 8011988:	e7d0      	b.n	801192c <__hexnan+0xd4>
 801198a:	2004      	movs	r0, #4
 801198c:	e7d5      	b.n	801193a <__hexnan+0xe2>

0801198e <__ascii_mbtowc>:
 801198e:	b082      	sub	sp, #8
 8011990:	b901      	cbnz	r1, 8011994 <__ascii_mbtowc+0x6>
 8011992:	a901      	add	r1, sp, #4
 8011994:	b142      	cbz	r2, 80119a8 <__ascii_mbtowc+0x1a>
 8011996:	b14b      	cbz	r3, 80119ac <__ascii_mbtowc+0x1e>
 8011998:	7813      	ldrb	r3, [r2, #0]
 801199a:	600b      	str	r3, [r1, #0]
 801199c:	7812      	ldrb	r2, [r2, #0]
 801199e:	1e10      	subs	r0, r2, #0
 80119a0:	bf18      	it	ne
 80119a2:	2001      	movne	r0, #1
 80119a4:	b002      	add	sp, #8
 80119a6:	4770      	bx	lr
 80119a8:	4610      	mov	r0, r2
 80119aa:	e7fb      	b.n	80119a4 <__ascii_mbtowc+0x16>
 80119ac:	f06f 0001 	mvn.w	r0, #1
 80119b0:	e7f8      	b.n	80119a4 <__ascii_mbtowc+0x16>

080119b2 <_realloc_r>:
 80119b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80119b6:	4680      	mov	r8, r0
 80119b8:	4615      	mov	r5, r2
 80119ba:	460c      	mov	r4, r1
 80119bc:	b921      	cbnz	r1, 80119c8 <_realloc_r+0x16>
 80119be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80119c2:	4611      	mov	r1, r2
 80119c4:	f7fd bae4 	b.w	800ef90 <_malloc_r>
 80119c8:	b92a      	cbnz	r2, 80119d6 <_realloc_r+0x24>
 80119ca:	f7fd fa6d 	bl	800eea8 <_free_r>
 80119ce:	2400      	movs	r4, #0
 80119d0:	4620      	mov	r0, r4
 80119d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80119d6:	f000 f8b2 	bl	8011b3e <_malloc_usable_size_r>
 80119da:	4285      	cmp	r5, r0
 80119dc:	4606      	mov	r6, r0
 80119de:	d802      	bhi.n	80119e6 <_realloc_r+0x34>
 80119e0:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80119e4:	d8f4      	bhi.n	80119d0 <_realloc_r+0x1e>
 80119e6:	4629      	mov	r1, r5
 80119e8:	4640      	mov	r0, r8
 80119ea:	f7fd fad1 	bl	800ef90 <_malloc_r>
 80119ee:	4607      	mov	r7, r0
 80119f0:	2800      	cmp	r0, #0
 80119f2:	d0ec      	beq.n	80119ce <_realloc_r+0x1c>
 80119f4:	42b5      	cmp	r5, r6
 80119f6:	462a      	mov	r2, r5
 80119f8:	4621      	mov	r1, r4
 80119fa:	bf28      	it	cs
 80119fc:	4632      	movcs	r2, r6
 80119fe:	f7ff fc45 	bl	801128c <memcpy>
 8011a02:	4621      	mov	r1, r4
 8011a04:	4640      	mov	r0, r8
 8011a06:	f7fd fa4f 	bl	800eea8 <_free_r>
 8011a0a:	463c      	mov	r4, r7
 8011a0c:	e7e0      	b.n	80119d0 <_realloc_r+0x1e>
	...

08011a10 <_strtoul_l.constprop.0>:
 8011a10:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011a14:	4e34      	ldr	r6, [pc, #208]	@ (8011ae8 <_strtoul_l.constprop.0+0xd8>)
 8011a16:	4686      	mov	lr, r0
 8011a18:	460d      	mov	r5, r1
 8011a1a:	4628      	mov	r0, r5
 8011a1c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011a20:	5d37      	ldrb	r7, [r6, r4]
 8011a22:	f017 0708 	ands.w	r7, r7, #8
 8011a26:	d1f8      	bne.n	8011a1a <_strtoul_l.constprop.0+0xa>
 8011a28:	2c2d      	cmp	r4, #45	@ 0x2d
 8011a2a:	d12f      	bne.n	8011a8c <_strtoul_l.constprop.0+0x7c>
 8011a2c:	782c      	ldrb	r4, [r5, #0]
 8011a2e:	2701      	movs	r7, #1
 8011a30:	1c85      	adds	r5, r0, #2
 8011a32:	f033 0010 	bics.w	r0, r3, #16
 8011a36:	d109      	bne.n	8011a4c <_strtoul_l.constprop.0+0x3c>
 8011a38:	2c30      	cmp	r4, #48	@ 0x30
 8011a3a:	d12c      	bne.n	8011a96 <_strtoul_l.constprop.0+0x86>
 8011a3c:	7828      	ldrb	r0, [r5, #0]
 8011a3e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8011a42:	2858      	cmp	r0, #88	@ 0x58
 8011a44:	d127      	bne.n	8011a96 <_strtoul_l.constprop.0+0x86>
 8011a46:	786c      	ldrb	r4, [r5, #1]
 8011a48:	2310      	movs	r3, #16
 8011a4a:	3502      	adds	r5, #2
 8011a4c:	f04f 38ff 	mov.w	r8, #4294967295
 8011a50:	2600      	movs	r6, #0
 8011a52:	fbb8 f8f3 	udiv	r8, r8, r3
 8011a56:	fb03 f908 	mul.w	r9, r3, r8
 8011a5a:	ea6f 0909 	mvn.w	r9, r9
 8011a5e:	4630      	mov	r0, r6
 8011a60:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8011a64:	f1bc 0f09 	cmp.w	ip, #9
 8011a68:	d81c      	bhi.n	8011aa4 <_strtoul_l.constprop.0+0x94>
 8011a6a:	4664      	mov	r4, ip
 8011a6c:	42a3      	cmp	r3, r4
 8011a6e:	dd2a      	ble.n	8011ac6 <_strtoul_l.constprop.0+0xb6>
 8011a70:	f1b6 3fff 	cmp.w	r6, #4294967295
 8011a74:	d007      	beq.n	8011a86 <_strtoul_l.constprop.0+0x76>
 8011a76:	4580      	cmp	r8, r0
 8011a78:	d322      	bcc.n	8011ac0 <_strtoul_l.constprop.0+0xb0>
 8011a7a:	d101      	bne.n	8011a80 <_strtoul_l.constprop.0+0x70>
 8011a7c:	45a1      	cmp	r9, r4
 8011a7e:	db1f      	blt.n	8011ac0 <_strtoul_l.constprop.0+0xb0>
 8011a80:	fb00 4003 	mla	r0, r0, r3, r4
 8011a84:	2601      	movs	r6, #1
 8011a86:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011a8a:	e7e9      	b.n	8011a60 <_strtoul_l.constprop.0+0x50>
 8011a8c:	2c2b      	cmp	r4, #43	@ 0x2b
 8011a8e:	bf04      	itt	eq
 8011a90:	782c      	ldrbeq	r4, [r5, #0]
 8011a92:	1c85      	addeq	r5, r0, #2
 8011a94:	e7cd      	b.n	8011a32 <_strtoul_l.constprop.0+0x22>
 8011a96:	2b00      	cmp	r3, #0
 8011a98:	d1d8      	bne.n	8011a4c <_strtoul_l.constprop.0+0x3c>
 8011a9a:	2c30      	cmp	r4, #48	@ 0x30
 8011a9c:	bf0c      	ite	eq
 8011a9e:	2308      	moveq	r3, #8
 8011aa0:	230a      	movne	r3, #10
 8011aa2:	e7d3      	b.n	8011a4c <_strtoul_l.constprop.0+0x3c>
 8011aa4:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8011aa8:	f1bc 0f19 	cmp.w	ip, #25
 8011aac:	d801      	bhi.n	8011ab2 <_strtoul_l.constprop.0+0xa2>
 8011aae:	3c37      	subs	r4, #55	@ 0x37
 8011ab0:	e7dc      	b.n	8011a6c <_strtoul_l.constprop.0+0x5c>
 8011ab2:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8011ab6:	f1bc 0f19 	cmp.w	ip, #25
 8011aba:	d804      	bhi.n	8011ac6 <_strtoul_l.constprop.0+0xb6>
 8011abc:	3c57      	subs	r4, #87	@ 0x57
 8011abe:	e7d5      	b.n	8011a6c <_strtoul_l.constprop.0+0x5c>
 8011ac0:	f04f 36ff 	mov.w	r6, #4294967295
 8011ac4:	e7df      	b.n	8011a86 <_strtoul_l.constprop.0+0x76>
 8011ac6:	1c73      	adds	r3, r6, #1
 8011ac8:	d106      	bne.n	8011ad8 <_strtoul_l.constprop.0+0xc8>
 8011aca:	2322      	movs	r3, #34	@ 0x22
 8011acc:	f8ce 3000 	str.w	r3, [lr]
 8011ad0:	4630      	mov	r0, r6
 8011ad2:	b932      	cbnz	r2, 8011ae2 <_strtoul_l.constprop.0+0xd2>
 8011ad4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011ad8:	b107      	cbz	r7, 8011adc <_strtoul_l.constprop.0+0xcc>
 8011ada:	4240      	negs	r0, r0
 8011adc:	2a00      	cmp	r2, #0
 8011ade:	d0f9      	beq.n	8011ad4 <_strtoul_l.constprop.0+0xc4>
 8011ae0:	b106      	cbz	r6, 8011ae4 <_strtoul_l.constprop.0+0xd4>
 8011ae2:	1e69      	subs	r1, r5, #1
 8011ae4:	6011      	str	r1, [r2, #0]
 8011ae6:	e7f5      	b.n	8011ad4 <_strtoul_l.constprop.0+0xc4>
 8011ae8:	080134e1 	.word	0x080134e1

08011aec <_strtoul_r>:
 8011aec:	f7ff bf90 	b.w	8011a10 <_strtoul_l.constprop.0>

08011af0 <__ascii_wctomb>:
 8011af0:	4603      	mov	r3, r0
 8011af2:	4608      	mov	r0, r1
 8011af4:	b141      	cbz	r1, 8011b08 <__ascii_wctomb+0x18>
 8011af6:	2aff      	cmp	r2, #255	@ 0xff
 8011af8:	d904      	bls.n	8011b04 <__ascii_wctomb+0x14>
 8011afa:	228a      	movs	r2, #138	@ 0x8a
 8011afc:	601a      	str	r2, [r3, #0]
 8011afe:	f04f 30ff 	mov.w	r0, #4294967295
 8011b02:	4770      	bx	lr
 8011b04:	700a      	strb	r2, [r1, #0]
 8011b06:	2001      	movs	r0, #1
 8011b08:	4770      	bx	lr
	...

08011b0c <fiprintf>:
 8011b0c:	b40e      	push	{r1, r2, r3}
 8011b0e:	b503      	push	{r0, r1, lr}
 8011b10:	4601      	mov	r1, r0
 8011b12:	ab03      	add	r3, sp, #12
 8011b14:	4805      	ldr	r0, [pc, #20]	@ (8011b2c <fiprintf+0x20>)
 8011b16:	f853 2b04 	ldr.w	r2, [r3], #4
 8011b1a:	6800      	ldr	r0, [r0, #0]
 8011b1c:	9301      	str	r3, [sp, #4]
 8011b1e:	f000 f83f 	bl	8011ba0 <_vfiprintf_r>
 8011b22:	b002      	add	sp, #8
 8011b24:	f85d eb04 	ldr.w	lr, [sp], #4
 8011b28:	b003      	add	sp, #12
 8011b2a:	4770      	bx	lr
 8011b2c:	20000020 	.word	0x20000020

08011b30 <abort>:
 8011b30:	b508      	push	{r3, lr}
 8011b32:	2006      	movs	r0, #6
 8011b34:	f000 fa08 	bl	8011f48 <raise>
 8011b38:	2001      	movs	r0, #1
 8011b3a:	f7f1 fc73 	bl	8003424 <_exit>

08011b3e <_malloc_usable_size_r>:
 8011b3e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011b42:	1f18      	subs	r0, r3, #4
 8011b44:	2b00      	cmp	r3, #0
 8011b46:	bfbc      	itt	lt
 8011b48:	580b      	ldrlt	r3, [r1, r0]
 8011b4a:	18c0      	addlt	r0, r0, r3
 8011b4c:	4770      	bx	lr

08011b4e <__sfputc_r>:
 8011b4e:	6893      	ldr	r3, [r2, #8]
 8011b50:	3b01      	subs	r3, #1
 8011b52:	2b00      	cmp	r3, #0
 8011b54:	b410      	push	{r4}
 8011b56:	6093      	str	r3, [r2, #8]
 8011b58:	da08      	bge.n	8011b6c <__sfputc_r+0x1e>
 8011b5a:	6994      	ldr	r4, [r2, #24]
 8011b5c:	42a3      	cmp	r3, r4
 8011b5e:	db01      	blt.n	8011b64 <__sfputc_r+0x16>
 8011b60:	290a      	cmp	r1, #10
 8011b62:	d103      	bne.n	8011b6c <__sfputc_r+0x1e>
 8011b64:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011b68:	f000 b932 	b.w	8011dd0 <__swbuf_r>
 8011b6c:	6813      	ldr	r3, [r2, #0]
 8011b6e:	1c58      	adds	r0, r3, #1
 8011b70:	6010      	str	r0, [r2, #0]
 8011b72:	7019      	strb	r1, [r3, #0]
 8011b74:	4608      	mov	r0, r1
 8011b76:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011b7a:	4770      	bx	lr

08011b7c <__sfputs_r>:
 8011b7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011b7e:	4606      	mov	r6, r0
 8011b80:	460f      	mov	r7, r1
 8011b82:	4614      	mov	r4, r2
 8011b84:	18d5      	adds	r5, r2, r3
 8011b86:	42ac      	cmp	r4, r5
 8011b88:	d101      	bne.n	8011b8e <__sfputs_r+0x12>
 8011b8a:	2000      	movs	r0, #0
 8011b8c:	e007      	b.n	8011b9e <__sfputs_r+0x22>
 8011b8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011b92:	463a      	mov	r2, r7
 8011b94:	4630      	mov	r0, r6
 8011b96:	f7ff ffda 	bl	8011b4e <__sfputc_r>
 8011b9a:	1c43      	adds	r3, r0, #1
 8011b9c:	d1f3      	bne.n	8011b86 <__sfputs_r+0xa>
 8011b9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011ba0 <_vfiprintf_r>:
 8011ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ba4:	460d      	mov	r5, r1
 8011ba6:	b09d      	sub	sp, #116	@ 0x74
 8011ba8:	4614      	mov	r4, r2
 8011baa:	4698      	mov	r8, r3
 8011bac:	4606      	mov	r6, r0
 8011bae:	b118      	cbz	r0, 8011bb8 <_vfiprintf_r+0x18>
 8011bb0:	6a03      	ldr	r3, [r0, #32]
 8011bb2:	b90b      	cbnz	r3, 8011bb8 <_vfiprintf_r+0x18>
 8011bb4:	f7fc f9ce 	bl	800df54 <__sinit>
 8011bb8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011bba:	07d9      	lsls	r1, r3, #31
 8011bbc:	d405      	bmi.n	8011bca <_vfiprintf_r+0x2a>
 8011bbe:	89ab      	ldrh	r3, [r5, #12]
 8011bc0:	059a      	lsls	r2, r3, #22
 8011bc2:	d402      	bmi.n	8011bca <_vfiprintf_r+0x2a>
 8011bc4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011bc6:	f7fc fb1a 	bl	800e1fe <__retarget_lock_acquire_recursive>
 8011bca:	89ab      	ldrh	r3, [r5, #12]
 8011bcc:	071b      	lsls	r3, r3, #28
 8011bce:	d501      	bpl.n	8011bd4 <_vfiprintf_r+0x34>
 8011bd0:	692b      	ldr	r3, [r5, #16]
 8011bd2:	b99b      	cbnz	r3, 8011bfc <_vfiprintf_r+0x5c>
 8011bd4:	4629      	mov	r1, r5
 8011bd6:	4630      	mov	r0, r6
 8011bd8:	f000 f938 	bl	8011e4c <__swsetup_r>
 8011bdc:	b170      	cbz	r0, 8011bfc <_vfiprintf_r+0x5c>
 8011bde:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011be0:	07dc      	lsls	r4, r3, #31
 8011be2:	d504      	bpl.n	8011bee <_vfiprintf_r+0x4e>
 8011be4:	f04f 30ff 	mov.w	r0, #4294967295
 8011be8:	b01d      	add	sp, #116	@ 0x74
 8011bea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011bee:	89ab      	ldrh	r3, [r5, #12]
 8011bf0:	0598      	lsls	r0, r3, #22
 8011bf2:	d4f7      	bmi.n	8011be4 <_vfiprintf_r+0x44>
 8011bf4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011bf6:	f7fc fb03 	bl	800e200 <__retarget_lock_release_recursive>
 8011bfa:	e7f3      	b.n	8011be4 <_vfiprintf_r+0x44>
 8011bfc:	2300      	movs	r3, #0
 8011bfe:	9309      	str	r3, [sp, #36]	@ 0x24
 8011c00:	2320      	movs	r3, #32
 8011c02:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011c06:	f8cd 800c 	str.w	r8, [sp, #12]
 8011c0a:	2330      	movs	r3, #48	@ 0x30
 8011c0c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8011dbc <_vfiprintf_r+0x21c>
 8011c10:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011c14:	f04f 0901 	mov.w	r9, #1
 8011c18:	4623      	mov	r3, r4
 8011c1a:	469a      	mov	sl, r3
 8011c1c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011c20:	b10a      	cbz	r2, 8011c26 <_vfiprintf_r+0x86>
 8011c22:	2a25      	cmp	r2, #37	@ 0x25
 8011c24:	d1f9      	bne.n	8011c1a <_vfiprintf_r+0x7a>
 8011c26:	ebba 0b04 	subs.w	fp, sl, r4
 8011c2a:	d00b      	beq.n	8011c44 <_vfiprintf_r+0xa4>
 8011c2c:	465b      	mov	r3, fp
 8011c2e:	4622      	mov	r2, r4
 8011c30:	4629      	mov	r1, r5
 8011c32:	4630      	mov	r0, r6
 8011c34:	f7ff ffa2 	bl	8011b7c <__sfputs_r>
 8011c38:	3001      	adds	r0, #1
 8011c3a:	f000 80a7 	beq.w	8011d8c <_vfiprintf_r+0x1ec>
 8011c3e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011c40:	445a      	add	r2, fp
 8011c42:	9209      	str	r2, [sp, #36]	@ 0x24
 8011c44:	f89a 3000 	ldrb.w	r3, [sl]
 8011c48:	2b00      	cmp	r3, #0
 8011c4a:	f000 809f 	beq.w	8011d8c <_vfiprintf_r+0x1ec>
 8011c4e:	2300      	movs	r3, #0
 8011c50:	f04f 32ff 	mov.w	r2, #4294967295
 8011c54:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011c58:	f10a 0a01 	add.w	sl, sl, #1
 8011c5c:	9304      	str	r3, [sp, #16]
 8011c5e:	9307      	str	r3, [sp, #28]
 8011c60:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011c64:	931a      	str	r3, [sp, #104]	@ 0x68
 8011c66:	4654      	mov	r4, sl
 8011c68:	2205      	movs	r2, #5
 8011c6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011c6e:	4853      	ldr	r0, [pc, #332]	@ (8011dbc <_vfiprintf_r+0x21c>)
 8011c70:	f7ee fab6 	bl	80001e0 <memchr>
 8011c74:	9a04      	ldr	r2, [sp, #16]
 8011c76:	b9d8      	cbnz	r0, 8011cb0 <_vfiprintf_r+0x110>
 8011c78:	06d1      	lsls	r1, r2, #27
 8011c7a:	bf44      	itt	mi
 8011c7c:	2320      	movmi	r3, #32
 8011c7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011c82:	0713      	lsls	r3, r2, #28
 8011c84:	bf44      	itt	mi
 8011c86:	232b      	movmi	r3, #43	@ 0x2b
 8011c88:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011c8c:	f89a 3000 	ldrb.w	r3, [sl]
 8011c90:	2b2a      	cmp	r3, #42	@ 0x2a
 8011c92:	d015      	beq.n	8011cc0 <_vfiprintf_r+0x120>
 8011c94:	9a07      	ldr	r2, [sp, #28]
 8011c96:	4654      	mov	r4, sl
 8011c98:	2000      	movs	r0, #0
 8011c9a:	f04f 0c0a 	mov.w	ip, #10
 8011c9e:	4621      	mov	r1, r4
 8011ca0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011ca4:	3b30      	subs	r3, #48	@ 0x30
 8011ca6:	2b09      	cmp	r3, #9
 8011ca8:	d94b      	bls.n	8011d42 <_vfiprintf_r+0x1a2>
 8011caa:	b1b0      	cbz	r0, 8011cda <_vfiprintf_r+0x13a>
 8011cac:	9207      	str	r2, [sp, #28]
 8011cae:	e014      	b.n	8011cda <_vfiprintf_r+0x13a>
 8011cb0:	eba0 0308 	sub.w	r3, r0, r8
 8011cb4:	fa09 f303 	lsl.w	r3, r9, r3
 8011cb8:	4313      	orrs	r3, r2
 8011cba:	9304      	str	r3, [sp, #16]
 8011cbc:	46a2      	mov	sl, r4
 8011cbe:	e7d2      	b.n	8011c66 <_vfiprintf_r+0xc6>
 8011cc0:	9b03      	ldr	r3, [sp, #12]
 8011cc2:	1d19      	adds	r1, r3, #4
 8011cc4:	681b      	ldr	r3, [r3, #0]
 8011cc6:	9103      	str	r1, [sp, #12]
 8011cc8:	2b00      	cmp	r3, #0
 8011cca:	bfbb      	ittet	lt
 8011ccc:	425b      	neglt	r3, r3
 8011cce:	f042 0202 	orrlt.w	r2, r2, #2
 8011cd2:	9307      	strge	r3, [sp, #28]
 8011cd4:	9307      	strlt	r3, [sp, #28]
 8011cd6:	bfb8      	it	lt
 8011cd8:	9204      	strlt	r2, [sp, #16]
 8011cda:	7823      	ldrb	r3, [r4, #0]
 8011cdc:	2b2e      	cmp	r3, #46	@ 0x2e
 8011cde:	d10a      	bne.n	8011cf6 <_vfiprintf_r+0x156>
 8011ce0:	7863      	ldrb	r3, [r4, #1]
 8011ce2:	2b2a      	cmp	r3, #42	@ 0x2a
 8011ce4:	d132      	bne.n	8011d4c <_vfiprintf_r+0x1ac>
 8011ce6:	9b03      	ldr	r3, [sp, #12]
 8011ce8:	1d1a      	adds	r2, r3, #4
 8011cea:	681b      	ldr	r3, [r3, #0]
 8011cec:	9203      	str	r2, [sp, #12]
 8011cee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011cf2:	3402      	adds	r4, #2
 8011cf4:	9305      	str	r3, [sp, #20]
 8011cf6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8011dcc <_vfiprintf_r+0x22c>
 8011cfa:	7821      	ldrb	r1, [r4, #0]
 8011cfc:	2203      	movs	r2, #3
 8011cfe:	4650      	mov	r0, sl
 8011d00:	f7ee fa6e 	bl	80001e0 <memchr>
 8011d04:	b138      	cbz	r0, 8011d16 <_vfiprintf_r+0x176>
 8011d06:	9b04      	ldr	r3, [sp, #16]
 8011d08:	eba0 000a 	sub.w	r0, r0, sl
 8011d0c:	2240      	movs	r2, #64	@ 0x40
 8011d0e:	4082      	lsls	r2, r0
 8011d10:	4313      	orrs	r3, r2
 8011d12:	3401      	adds	r4, #1
 8011d14:	9304      	str	r3, [sp, #16]
 8011d16:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011d1a:	4829      	ldr	r0, [pc, #164]	@ (8011dc0 <_vfiprintf_r+0x220>)
 8011d1c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011d20:	2206      	movs	r2, #6
 8011d22:	f7ee fa5d 	bl	80001e0 <memchr>
 8011d26:	2800      	cmp	r0, #0
 8011d28:	d03f      	beq.n	8011daa <_vfiprintf_r+0x20a>
 8011d2a:	4b26      	ldr	r3, [pc, #152]	@ (8011dc4 <_vfiprintf_r+0x224>)
 8011d2c:	bb1b      	cbnz	r3, 8011d76 <_vfiprintf_r+0x1d6>
 8011d2e:	9b03      	ldr	r3, [sp, #12]
 8011d30:	3307      	adds	r3, #7
 8011d32:	f023 0307 	bic.w	r3, r3, #7
 8011d36:	3308      	adds	r3, #8
 8011d38:	9303      	str	r3, [sp, #12]
 8011d3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011d3c:	443b      	add	r3, r7
 8011d3e:	9309      	str	r3, [sp, #36]	@ 0x24
 8011d40:	e76a      	b.n	8011c18 <_vfiprintf_r+0x78>
 8011d42:	fb0c 3202 	mla	r2, ip, r2, r3
 8011d46:	460c      	mov	r4, r1
 8011d48:	2001      	movs	r0, #1
 8011d4a:	e7a8      	b.n	8011c9e <_vfiprintf_r+0xfe>
 8011d4c:	2300      	movs	r3, #0
 8011d4e:	3401      	adds	r4, #1
 8011d50:	9305      	str	r3, [sp, #20]
 8011d52:	4619      	mov	r1, r3
 8011d54:	f04f 0c0a 	mov.w	ip, #10
 8011d58:	4620      	mov	r0, r4
 8011d5a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011d5e:	3a30      	subs	r2, #48	@ 0x30
 8011d60:	2a09      	cmp	r2, #9
 8011d62:	d903      	bls.n	8011d6c <_vfiprintf_r+0x1cc>
 8011d64:	2b00      	cmp	r3, #0
 8011d66:	d0c6      	beq.n	8011cf6 <_vfiprintf_r+0x156>
 8011d68:	9105      	str	r1, [sp, #20]
 8011d6a:	e7c4      	b.n	8011cf6 <_vfiprintf_r+0x156>
 8011d6c:	fb0c 2101 	mla	r1, ip, r1, r2
 8011d70:	4604      	mov	r4, r0
 8011d72:	2301      	movs	r3, #1
 8011d74:	e7f0      	b.n	8011d58 <_vfiprintf_r+0x1b8>
 8011d76:	ab03      	add	r3, sp, #12
 8011d78:	9300      	str	r3, [sp, #0]
 8011d7a:	462a      	mov	r2, r5
 8011d7c:	4b12      	ldr	r3, [pc, #72]	@ (8011dc8 <_vfiprintf_r+0x228>)
 8011d7e:	a904      	add	r1, sp, #16
 8011d80:	4630      	mov	r0, r6
 8011d82:	f7fb fa8f 	bl	800d2a4 <_printf_float>
 8011d86:	4607      	mov	r7, r0
 8011d88:	1c78      	adds	r0, r7, #1
 8011d8a:	d1d6      	bne.n	8011d3a <_vfiprintf_r+0x19a>
 8011d8c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011d8e:	07d9      	lsls	r1, r3, #31
 8011d90:	d405      	bmi.n	8011d9e <_vfiprintf_r+0x1fe>
 8011d92:	89ab      	ldrh	r3, [r5, #12]
 8011d94:	059a      	lsls	r2, r3, #22
 8011d96:	d402      	bmi.n	8011d9e <_vfiprintf_r+0x1fe>
 8011d98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011d9a:	f7fc fa31 	bl	800e200 <__retarget_lock_release_recursive>
 8011d9e:	89ab      	ldrh	r3, [r5, #12]
 8011da0:	065b      	lsls	r3, r3, #25
 8011da2:	f53f af1f 	bmi.w	8011be4 <_vfiprintf_r+0x44>
 8011da6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011da8:	e71e      	b.n	8011be8 <_vfiprintf_r+0x48>
 8011daa:	ab03      	add	r3, sp, #12
 8011dac:	9300      	str	r3, [sp, #0]
 8011dae:	462a      	mov	r2, r5
 8011db0:	4b05      	ldr	r3, [pc, #20]	@ (8011dc8 <_vfiprintf_r+0x228>)
 8011db2:	a904      	add	r1, sp, #16
 8011db4:	4630      	mov	r0, r6
 8011db6:	f7fb fd0d 	bl	800d7d4 <_printf_i>
 8011dba:	e7e4      	b.n	8011d86 <_vfiprintf_r+0x1e6>
 8011dbc:	080135e1 	.word	0x080135e1
 8011dc0:	080135eb 	.word	0x080135eb
 8011dc4:	0800d2a5 	.word	0x0800d2a5
 8011dc8:	08011b7d 	.word	0x08011b7d
 8011dcc:	080135e7 	.word	0x080135e7

08011dd0 <__swbuf_r>:
 8011dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011dd2:	460e      	mov	r6, r1
 8011dd4:	4614      	mov	r4, r2
 8011dd6:	4605      	mov	r5, r0
 8011dd8:	b118      	cbz	r0, 8011de2 <__swbuf_r+0x12>
 8011dda:	6a03      	ldr	r3, [r0, #32]
 8011ddc:	b90b      	cbnz	r3, 8011de2 <__swbuf_r+0x12>
 8011dde:	f7fc f8b9 	bl	800df54 <__sinit>
 8011de2:	69a3      	ldr	r3, [r4, #24]
 8011de4:	60a3      	str	r3, [r4, #8]
 8011de6:	89a3      	ldrh	r3, [r4, #12]
 8011de8:	071a      	lsls	r2, r3, #28
 8011dea:	d501      	bpl.n	8011df0 <__swbuf_r+0x20>
 8011dec:	6923      	ldr	r3, [r4, #16]
 8011dee:	b943      	cbnz	r3, 8011e02 <__swbuf_r+0x32>
 8011df0:	4621      	mov	r1, r4
 8011df2:	4628      	mov	r0, r5
 8011df4:	f000 f82a 	bl	8011e4c <__swsetup_r>
 8011df8:	b118      	cbz	r0, 8011e02 <__swbuf_r+0x32>
 8011dfa:	f04f 37ff 	mov.w	r7, #4294967295
 8011dfe:	4638      	mov	r0, r7
 8011e00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011e02:	6823      	ldr	r3, [r4, #0]
 8011e04:	6922      	ldr	r2, [r4, #16]
 8011e06:	1a98      	subs	r0, r3, r2
 8011e08:	6963      	ldr	r3, [r4, #20]
 8011e0a:	b2f6      	uxtb	r6, r6
 8011e0c:	4283      	cmp	r3, r0
 8011e0e:	4637      	mov	r7, r6
 8011e10:	dc05      	bgt.n	8011e1e <__swbuf_r+0x4e>
 8011e12:	4621      	mov	r1, r4
 8011e14:	4628      	mov	r0, r5
 8011e16:	f7ff f973 	bl	8011100 <_fflush_r>
 8011e1a:	2800      	cmp	r0, #0
 8011e1c:	d1ed      	bne.n	8011dfa <__swbuf_r+0x2a>
 8011e1e:	68a3      	ldr	r3, [r4, #8]
 8011e20:	3b01      	subs	r3, #1
 8011e22:	60a3      	str	r3, [r4, #8]
 8011e24:	6823      	ldr	r3, [r4, #0]
 8011e26:	1c5a      	adds	r2, r3, #1
 8011e28:	6022      	str	r2, [r4, #0]
 8011e2a:	701e      	strb	r6, [r3, #0]
 8011e2c:	6962      	ldr	r2, [r4, #20]
 8011e2e:	1c43      	adds	r3, r0, #1
 8011e30:	429a      	cmp	r2, r3
 8011e32:	d004      	beq.n	8011e3e <__swbuf_r+0x6e>
 8011e34:	89a3      	ldrh	r3, [r4, #12]
 8011e36:	07db      	lsls	r3, r3, #31
 8011e38:	d5e1      	bpl.n	8011dfe <__swbuf_r+0x2e>
 8011e3a:	2e0a      	cmp	r6, #10
 8011e3c:	d1df      	bne.n	8011dfe <__swbuf_r+0x2e>
 8011e3e:	4621      	mov	r1, r4
 8011e40:	4628      	mov	r0, r5
 8011e42:	f7ff f95d 	bl	8011100 <_fflush_r>
 8011e46:	2800      	cmp	r0, #0
 8011e48:	d0d9      	beq.n	8011dfe <__swbuf_r+0x2e>
 8011e4a:	e7d6      	b.n	8011dfa <__swbuf_r+0x2a>

08011e4c <__swsetup_r>:
 8011e4c:	b538      	push	{r3, r4, r5, lr}
 8011e4e:	4b29      	ldr	r3, [pc, #164]	@ (8011ef4 <__swsetup_r+0xa8>)
 8011e50:	4605      	mov	r5, r0
 8011e52:	6818      	ldr	r0, [r3, #0]
 8011e54:	460c      	mov	r4, r1
 8011e56:	b118      	cbz	r0, 8011e60 <__swsetup_r+0x14>
 8011e58:	6a03      	ldr	r3, [r0, #32]
 8011e5a:	b90b      	cbnz	r3, 8011e60 <__swsetup_r+0x14>
 8011e5c:	f7fc f87a 	bl	800df54 <__sinit>
 8011e60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011e64:	0719      	lsls	r1, r3, #28
 8011e66:	d422      	bmi.n	8011eae <__swsetup_r+0x62>
 8011e68:	06da      	lsls	r2, r3, #27
 8011e6a:	d407      	bmi.n	8011e7c <__swsetup_r+0x30>
 8011e6c:	2209      	movs	r2, #9
 8011e6e:	602a      	str	r2, [r5, #0]
 8011e70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011e74:	81a3      	strh	r3, [r4, #12]
 8011e76:	f04f 30ff 	mov.w	r0, #4294967295
 8011e7a:	e033      	b.n	8011ee4 <__swsetup_r+0x98>
 8011e7c:	0758      	lsls	r0, r3, #29
 8011e7e:	d512      	bpl.n	8011ea6 <__swsetup_r+0x5a>
 8011e80:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011e82:	b141      	cbz	r1, 8011e96 <__swsetup_r+0x4a>
 8011e84:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011e88:	4299      	cmp	r1, r3
 8011e8a:	d002      	beq.n	8011e92 <__swsetup_r+0x46>
 8011e8c:	4628      	mov	r0, r5
 8011e8e:	f7fd f80b 	bl	800eea8 <_free_r>
 8011e92:	2300      	movs	r3, #0
 8011e94:	6363      	str	r3, [r4, #52]	@ 0x34
 8011e96:	89a3      	ldrh	r3, [r4, #12]
 8011e98:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8011e9c:	81a3      	strh	r3, [r4, #12]
 8011e9e:	2300      	movs	r3, #0
 8011ea0:	6063      	str	r3, [r4, #4]
 8011ea2:	6923      	ldr	r3, [r4, #16]
 8011ea4:	6023      	str	r3, [r4, #0]
 8011ea6:	89a3      	ldrh	r3, [r4, #12]
 8011ea8:	f043 0308 	orr.w	r3, r3, #8
 8011eac:	81a3      	strh	r3, [r4, #12]
 8011eae:	6923      	ldr	r3, [r4, #16]
 8011eb0:	b94b      	cbnz	r3, 8011ec6 <__swsetup_r+0x7a>
 8011eb2:	89a3      	ldrh	r3, [r4, #12]
 8011eb4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8011eb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011ebc:	d003      	beq.n	8011ec6 <__swsetup_r+0x7a>
 8011ebe:	4621      	mov	r1, r4
 8011ec0:	4628      	mov	r0, r5
 8011ec2:	f000 f883 	bl	8011fcc <__smakebuf_r>
 8011ec6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011eca:	f013 0201 	ands.w	r2, r3, #1
 8011ece:	d00a      	beq.n	8011ee6 <__swsetup_r+0x9a>
 8011ed0:	2200      	movs	r2, #0
 8011ed2:	60a2      	str	r2, [r4, #8]
 8011ed4:	6962      	ldr	r2, [r4, #20]
 8011ed6:	4252      	negs	r2, r2
 8011ed8:	61a2      	str	r2, [r4, #24]
 8011eda:	6922      	ldr	r2, [r4, #16]
 8011edc:	b942      	cbnz	r2, 8011ef0 <__swsetup_r+0xa4>
 8011ede:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8011ee2:	d1c5      	bne.n	8011e70 <__swsetup_r+0x24>
 8011ee4:	bd38      	pop	{r3, r4, r5, pc}
 8011ee6:	0799      	lsls	r1, r3, #30
 8011ee8:	bf58      	it	pl
 8011eea:	6962      	ldrpl	r2, [r4, #20]
 8011eec:	60a2      	str	r2, [r4, #8]
 8011eee:	e7f4      	b.n	8011eda <__swsetup_r+0x8e>
 8011ef0:	2000      	movs	r0, #0
 8011ef2:	e7f7      	b.n	8011ee4 <__swsetup_r+0x98>
 8011ef4:	20000020 	.word	0x20000020

08011ef8 <_raise_r>:
 8011ef8:	291f      	cmp	r1, #31
 8011efa:	b538      	push	{r3, r4, r5, lr}
 8011efc:	4605      	mov	r5, r0
 8011efe:	460c      	mov	r4, r1
 8011f00:	d904      	bls.n	8011f0c <_raise_r+0x14>
 8011f02:	2316      	movs	r3, #22
 8011f04:	6003      	str	r3, [r0, #0]
 8011f06:	f04f 30ff 	mov.w	r0, #4294967295
 8011f0a:	bd38      	pop	{r3, r4, r5, pc}
 8011f0c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8011f0e:	b112      	cbz	r2, 8011f16 <_raise_r+0x1e>
 8011f10:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011f14:	b94b      	cbnz	r3, 8011f2a <_raise_r+0x32>
 8011f16:	4628      	mov	r0, r5
 8011f18:	f000 f830 	bl	8011f7c <_getpid_r>
 8011f1c:	4622      	mov	r2, r4
 8011f1e:	4601      	mov	r1, r0
 8011f20:	4628      	mov	r0, r5
 8011f22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011f26:	f000 b817 	b.w	8011f58 <_kill_r>
 8011f2a:	2b01      	cmp	r3, #1
 8011f2c:	d00a      	beq.n	8011f44 <_raise_r+0x4c>
 8011f2e:	1c59      	adds	r1, r3, #1
 8011f30:	d103      	bne.n	8011f3a <_raise_r+0x42>
 8011f32:	2316      	movs	r3, #22
 8011f34:	6003      	str	r3, [r0, #0]
 8011f36:	2001      	movs	r0, #1
 8011f38:	e7e7      	b.n	8011f0a <_raise_r+0x12>
 8011f3a:	2100      	movs	r1, #0
 8011f3c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8011f40:	4620      	mov	r0, r4
 8011f42:	4798      	blx	r3
 8011f44:	2000      	movs	r0, #0
 8011f46:	e7e0      	b.n	8011f0a <_raise_r+0x12>

08011f48 <raise>:
 8011f48:	4b02      	ldr	r3, [pc, #8]	@ (8011f54 <raise+0xc>)
 8011f4a:	4601      	mov	r1, r0
 8011f4c:	6818      	ldr	r0, [r3, #0]
 8011f4e:	f7ff bfd3 	b.w	8011ef8 <_raise_r>
 8011f52:	bf00      	nop
 8011f54:	20000020 	.word	0x20000020

08011f58 <_kill_r>:
 8011f58:	b538      	push	{r3, r4, r5, lr}
 8011f5a:	4d07      	ldr	r5, [pc, #28]	@ (8011f78 <_kill_r+0x20>)
 8011f5c:	2300      	movs	r3, #0
 8011f5e:	4604      	mov	r4, r0
 8011f60:	4608      	mov	r0, r1
 8011f62:	4611      	mov	r1, r2
 8011f64:	602b      	str	r3, [r5, #0]
 8011f66:	f7f1 fa4d 	bl	8003404 <_kill>
 8011f6a:	1c43      	adds	r3, r0, #1
 8011f6c:	d102      	bne.n	8011f74 <_kill_r+0x1c>
 8011f6e:	682b      	ldr	r3, [r5, #0]
 8011f70:	b103      	cbz	r3, 8011f74 <_kill_r+0x1c>
 8011f72:	6023      	str	r3, [r4, #0]
 8011f74:	bd38      	pop	{r3, r4, r5, pc}
 8011f76:	bf00      	nop
 8011f78:	20002c94 	.word	0x20002c94

08011f7c <_getpid_r>:
 8011f7c:	f7f1 ba3a 	b.w	80033f4 <_getpid>

08011f80 <__swhatbuf_r>:
 8011f80:	b570      	push	{r4, r5, r6, lr}
 8011f82:	460c      	mov	r4, r1
 8011f84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011f88:	2900      	cmp	r1, #0
 8011f8a:	b096      	sub	sp, #88	@ 0x58
 8011f8c:	4615      	mov	r5, r2
 8011f8e:	461e      	mov	r6, r3
 8011f90:	da0d      	bge.n	8011fae <__swhatbuf_r+0x2e>
 8011f92:	89a3      	ldrh	r3, [r4, #12]
 8011f94:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011f98:	f04f 0100 	mov.w	r1, #0
 8011f9c:	bf14      	ite	ne
 8011f9e:	2340      	movne	r3, #64	@ 0x40
 8011fa0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8011fa4:	2000      	movs	r0, #0
 8011fa6:	6031      	str	r1, [r6, #0]
 8011fa8:	602b      	str	r3, [r5, #0]
 8011faa:	b016      	add	sp, #88	@ 0x58
 8011fac:	bd70      	pop	{r4, r5, r6, pc}
 8011fae:	466a      	mov	r2, sp
 8011fb0:	f000 f848 	bl	8012044 <_fstat_r>
 8011fb4:	2800      	cmp	r0, #0
 8011fb6:	dbec      	blt.n	8011f92 <__swhatbuf_r+0x12>
 8011fb8:	9901      	ldr	r1, [sp, #4]
 8011fba:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8011fbe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011fc2:	4259      	negs	r1, r3
 8011fc4:	4159      	adcs	r1, r3
 8011fc6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011fca:	e7eb      	b.n	8011fa4 <__swhatbuf_r+0x24>

08011fcc <__smakebuf_r>:
 8011fcc:	898b      	ldrh	r3, [r1, #12]
 8011fce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011fd0:	079d      	lsls	r5, r3, #30
 8011fd2:	4606      	mov	r6, r0
 8011fd4:	460c      	mov	r4, r1
 8011fd6:	d507      	bpl.n	8011fe8 <__smakebuf_r+0x1c>
 8011fd8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011fdc:	6023      	str	r3, [r4, #0]
 8011fde:	6123      	str	r3, [r4, #16]
 8011fe0:	2301      	movs	r3, #1
 8011fe2:	6163      	str	r3, [r4, #20]
 8011fe4:	b003      	add	sp, #12
 8011fe6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011fe8:	ab01      	add	r3, sp, #4
 8011fea:	466a      	mov	r2, sp
 8011fec:	f7ff ffc8 	bl	8011f80 <__swhatbuf_r>
 8011ff0:	9f00      	ldr	r7, [sp, #0]
 8011ff2:	4605      	mov	r5, r0
 8011ff4:	4639      	mov	r1, r7
 8011ff6:	4630      	mov	r0, r6
 8011ff8:	f7fc ffca 	bl	800ef90 <_malloc_r>
 8011ffc:	b948      	cbnz	r0, 8012012 <__smakebuf_r+0x46>
 8011ffe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012002:	059a      	lsls	r2, r3, #22
 8012004:	d4ee      	bmi.n	8011fe4 <__smakebuf_r+0x18>
 8012006:	f023 0303 	bic.w	r3, r3, #3
 801200a:	f043 0302 	orr.w	r3, r3, #2
 801200e:	81a3      	strh	r3, [r4, #12]
 8012010:	e7e2      	b.n	8011fd8 <__smakebuf_r+0xc>
 8012012:	89a3      	ldrh	r3, [r4, #12]
 8012014:	6020      	str	r0, [r4, #0]
 8012016:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801201a:	81a3      	strh	r3, [r4, #12]
 801201c:	9b01      	ldr	r3, [sp, #4]
 801201e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8012022:	b15b      	cbz	r3, 801203c <__smakebuf_r+0x70>
 8012024:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012028:	4630      	mov	r0, r6
 801202a:	f000 f81d 	bl	8012068 <_isatty_r>
 801202e:	b128      	cbz	r0, 801203c <__smakebuf_r+0x70>
 8012030:	89a3      	ldrh	r3, [r4, #12]
 8012032:	f023 0303 	bic.w	r3, r3, #3
 8012036:	f043 0301 	orr.w	r3, r3, #1
 801203a:	81a3      	strh	r3, [r4, #12]
 801203c:	89a3      	ldrh	r3, [r4, #12]
 801203e:	431d      	orrs	r5, r3
 8012040:	81a5      	strh	r5, [r4, #12]
 8012042:	e7cf      	b.n	8011fe4 <__smakebuf_r+0x18>

08012044 <_fstat_r>:
 8012044:	b538      	push	{r3, r4, r5, lr}
 8012046:	4d07      	ldr	r5, [pc, #28]	@ (8012064 <_fstat_r+0x20>)
 8012048:	2300      	movs	r3, #0
 801204a:	4604      	mov	r4, r0
 801204c:	4608      	mov	r0, r1
 801204e:	4611      	mov	r1, r2
 8012050:	602b      	str	r3, [r5, #0]
 8012052:	f7f1 fa37 	bl	80034c4 <_fstat>
 8012056:	1c43      	adds	r3, r0, #1
 8012058:	d102      	bne.n	8012060 <_fstat_r+0x1c>
 801205a:	682b      	ldr	r3, [r5, #0]
 801205c:	b103      	cbz	r3, 8012060 <_fstat_r+0x1c>
 801205e:	6023      	str	r3, [r4, #0]
 8012060:	bd38      	pop	{r3, r4, r5, pc}
 8012062:	bf00      	nop
 8012064:	20002c94 	.word	0x20002c94

08012068 <_isatty_r>:
 8012068:	b538      	push	{r3, r4, r5, lr}
 801206a:	4d06      	ldr	r5, [pc, #24]	@ (8012084 <_isatty_r+0x1c>)
 801206c:	2300      	movs	r3, #0
 801206e:	4604      	mov	r4, r0
 8012070:	4608      	mov	r0, r1
 8012072:	602b      	str	r3, [r5, #0]
 8012074:	f7f1 fa36 	bl	80034e4 <_isatty>
 8012078:	1c43      	adds	r3, r0, #1
 801207a:	d102      	bne.n	8012082 <_isatty_r+0x1a>
 801207c:	682b      	ldr	r3, [r5, #0]
 801207e:	b103      	cbz	r3, 8012082 <_isatty_r+0x1a>
 8012080:	6023      	str	r3, [r4, #0]
 8012082:	bd38      	pop	{r3, r4, r5, pc}
 8012084:	20002c94 	.word	0x20002c94

08012088 <pow>:
 8012088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801208a:	ed2d 8b02 	vpush	{d8}
 801208e:	eeb0 8a40 	vmov.f32	s16, s0
 8012092:	eef0 8a60 	vmov.f32	s17, s1
 8012096:	ec55 4b11 	vmov	r4, r5, d1
 801209a:	f000 f871 	bl	8012180 <__ieee754_pow>
 801209e:	4622      	mov	r2, r4
 80120a0:	462b      	mov	r3, r5
 80120a2:	4620      	mov	r0, r4
 80120a4:	4629      	mov	r1, r5
 80120a6:	ec57 6b10 	vmov	r6, r7, d0
 80120aa:	f7ee fd47 	bl	8000b3c <__aeabi_dcmpun>
 80120ae:	2800      	cmp	r0, #0
 80120b0:	d13b      	bne.n	801212a <pow+0xa2>
 80120b2:	ec51 0b18 	vmov	r0, r1, d8
 80120b6:	2200      	movs	r2, #0
 80120b8:	2300      	movs	r3, #0
 80120ba:	f7ee fd0d 	bl	8000ad8 <__aeabi_dcmpeq>
 80120be:	b1b8      	cbz	r0, 80120f0 <pow+0x68>
 80120c0:	2200      	movs	r2, #0
 80120c2:	2300      	movs	r3, #0
 80120c4:	4620      	mov	r0, r4
 80120c6:	4629      	mov	r1, r5
 80120c8:	f7ee fd06 	bl	8000ad8 <__aeabi_dcmpeq>
 80120cc:	2800      	cmp	r0, #0
 80120ce:	d146      	bne.n	801215e <pow+0xd6>
 80120d0:	ec45 4b10 	vmov	d0, r4, r5
 80120d4:	f000 f848 	bl	8012168 <finite>
 80120d8:	b338      	cbz	r0, 801212a <pow+0xa2>
 80120da:	2200      	movs	r2, #0
 80120dc:	2300      	movs	r3, #0
 80120de:	4620      	mov	r0, r4
 80120e0:	4629      	mov	r1, r5
 80120e2:	f7ee fd03 	bl	8000aec <__aeabi_dcmplt>
 80120e6:	b300      	cbz	r0, 801212a <pow+0xa2>
 80120e8:	f7fc f85e 	bl	800e1a8 <__errno>
 80120ec:	2322      	movs	r3, #34	@ 0x22
 80120ee:	e01b      	b.n	8012128 <pow+0xa0>
 80120f0:	ec47 6b10 	vmov	d0, r6, r7
 80120f4:	f000 f838 	bl	8012168 <finite>
 80120f8:	b9e0      	cbnz	r0, 8012134 <pow+0xac>
 80120fa:	eeb0 0a48 	vmov.f32	s0, s16
 80120fe:	eef0 0a68 	vmov.f32	s1, s17
 8012102:	f000 f831 	bl	8012168 <finite>
 8012106:	b1a8      	cbz	r0, 8012134 <pow+0xac>
 8012108:	ec45 4b10 	vmov	d0, r4, r5
 801210c:	f000 f82c 	bl	8012168 <finite>
 8012110:	b180      	cbz	r0, 8012134 <pow+0xac>
 8012112:	4632      	mov	r2, r6
 8012114:	463b      	mov	r3, r7
 8012116:	4630      	mov	r0, r6
 8012118:	4639      	mov	r1, r7
 801211a:	f7ee fd0f 	bl	8000b3c <__aeabi_dcmpun>
 801211e:	2800      	cmp	r0, #0
 8012120:	d0e2      	beq.n	80120e8 <pow+0x60>
 8012122:	f7fc f841 	bl	800e1a8 <__errno>
 8012126:	2321      	movs	r3, #33	@ 0x21
 8012128:	6003      	str	r3, [r0, #0]
 801212a:	ecbd 8b02 	vpop	{d8}
 801212e:	ec47 6b10 	vmov	d0, r6, r7
 8012132:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012134:	2200      	movs	r2, #0
 8012136:	2300      	movs	r3, #0
 8012138:	4630      	mov	r0, r6
 801213a:	4639      	mov	r1, r7
 801213c:	f7ee fccc 	bl	8000ad8 <__aeabi_dcmpeq>
 8012140:	2800      	cmp	r0, #0
 8012142:	d0f2      	beq.n	801212a <pow+0xa2>
 8012144:	eeb0 0a48 	vmov.f32	s0, s16
 8012148:	eef0 0a68 	vmov.f32	s1, s17
 801214c:	f000 f80c 	bl	8012168 <finite>
 8012150:	2800      	cmp	r0, #0
 8012152:	d0ea      	beq.n	801212a <pow+0xa2>
 8012154:	ec45 4b10 	vmov	d0, r4, r5
 8012158:	f000 f806 	bl	8012168 <finite>
 801215c:	e7c3      	b.n	80120e6 <pow+0x5e>
 801215e:	4f01      	ldr	r7, [pc, #4]	@ (8012164 <pow+0xdc>)
 8012160:	2600      	movs	r6, #0
 8012162:	e7e2      	b.n	801212a <pow+0xa2>
 8012164:	3ff00000 	.word	0x3ff00000

08012168 <finite>:
 8012168:	b082      	sub	sp, #8
 801216a:	ed8d 0b00 	vstr	d0, [sp]
 801216e:	9801      	ldr	r0, [sp, #4]
 8012170:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8012174:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8012178:	0fc0      	lsrs	r0, r0, #31
 801217a:	b002      	add	sp, #8
 801217c:	4770      	bx	lr
	...

08012180 <__ieee754_pow>:
 8012180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012184:	b091      	sub	sp, #68	@ 0x44
 8012186:	ed8d 1b00 	vstr	d1, [sp]
 801218a:	e9dd 1900 	ldrd	r1, r9, [sp]
 801218e:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 8012192:	ea5a 0001 	orrs.w	r0, sl, r1
 8012196:	ec57 6b10 	vmov	r6, r7, d0
 801219a:	d113      	bne.n	80121c4 <__ieee754_pow+0x44>
 801219c:	19b3      	adds	r3, r6, r6
 801219e:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 80121a2:	4152      	adcs	r2, r2
 80121a4:	4298      	cmp	r0, r3
 80121a6:	4b98      	ldr	r3, [pc, #608]	@ (8012408 <__ieee754_pow+0x288>)
 80121a8:	4193      	sbcs	r3, r2
 80121aa:	f080 84ea 	bcs.w	8012b82 <__ieee754_pow+0xa02>
 80121ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 80121b2:	4630      	mov	r0, r6
 80121b4:	4639      	mov	r1, r7
 80121b6:	f7ee f871 	bl	800029c <__adddf3>
 80121ba:	ec41 0b10 	vmov	d0, r0, r1
 80121be:	b011      	add	sp, #68	@ 0x44
 80121c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80121c4:	4a91      	ldr	r2, [pc, #580]	@ (801240c <__ieee754_pow+0x28c>)
 80121c6:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80121ca:	4590      	cmp	r8, r2
 80121cc:	463d      	mov	r5, r7
 80121ce:	4633      	mov	r3, r6
 80121d0:	d806      	bhi.n	80121e0 <__ieee754_pow+0x60>
 80121d2:	d101      	bne.n	80121d8 <__ieee754_pow+0x58>
 80121d4:	2e00      	cmp	r6, #0
 80121d6:	d1ea      	bne.n	80121ae <__ieee754_pow+0x2e>
 80121d8:	4592      	cmp	sl, r2
 80121da:	d801      	bhi.n	80121e0 <__ieee754_pow+0x60>
 80121dc:	d10e      	bne.n	80121fc <__ieee754_pow+0x7c>
 80121de:	b169      	cbz	r1, 80121fc <__ieee754_pow+0x7c>
 80121e0:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 80121e4:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 80121e8:	431d      	orrs	r5, r3
 80121ea:	d1e0      	bne.n	80121ae <__ieee754_pow+0x2e>
 80121ec:	e9dd 3200 	ldrd	r3, r2, [sp]
 80121f0:	18db      	adds	r3, r3, r3
 80121f2:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 80121f6:	4152      	adcs	r2, r2
 80121f8:	429d      	cmp	r5, r3
 80121fa:	e7d4      	b.n	80121a6 <__ieee754_pow+0x26>
 80121fc:	2d00      	cmp	r5, #0
 80121fe:	46c3      	mov	fp, r8
 8012200:	da3a      	bge.n	8012278 <__ieee754_pow+0xf8>
 8012202:	4a83      	ldr	r2, [pc, #524]	@ (8012410 <__ieee754_pow+0x290>)
 8012204:	4592      	cmp	sl, r2
 8012206:	d84d      	bhi.n	80122a4 <__ieee754_pow+0x124>
 8012208:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 801220c:	4592      	cmp	sl, r2
 801220e:	f240 84c7 	bls.w	8012ba0 <__ieee754_pow+0xa20>
 8012212:	ea4f 522a 	mov.w	r2, sl, asr #20
 8012216:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 801221a:	2a14      	cmp	r2, #20
 801221c:	dd0f      	ble.n	801223e <__ieee754_pow+0xbe>
 801221e:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8012222:	fa21 f402 	lsr.w	r4, r1, r2
 8012226:	fa04 f202 	lsl.w	r2, r4, r2
 801222a:	428a      	cmp	r2, r1
 801222c:	f040 84b8 	bne.w	8012ba0 <__ieee754_pow+0xa20>
 8012230:	f004 0401 	and.w	r4, r4, #1
 8012234:	f1c4 0402 	rsb	r4, r4, #2
 8012238:	2900      	cmp	r1, #0
 801223a:	d158      	bne.n	80122ee <__ieee754_pow+0x16e>
 801223c:	e00e      	b.n	801225c <__ieee754_pow+0xdc>
 801223e:	2900      	cmp	r1, #0
 8012240:	d154      	bne.n	80122ec <__ieee754_pow+0x16c>
 8012242:	f1c2 0214 	rsb	r2, r2, #20
 8012246:	fa4a f402 	asr.w	r4, sl, r2
 801224a:	fa04 f202 	lsl.w	r2, r4, r2
 801224e:	4552      	cmp	r2, sl
 8012250:	f040 84a3 	bne.w	8012b9a <__ieee754_pow+0xa1a>
 8012254:	f004 0401 	and.w	r4, r4, #1
 8012258:	f1c4 0402 	rsb	r4, r4, #2
 801225c:	4a6d      	ldr	r2, [pc, #436]	@ (8012414 <__ieee754_pow+0x294>)
 801225e:	4592      	cmp	sl, r2
 8012260:	d12e      	bne.n	80122c0 <__ieee754_pow+0x140>
 8012262:	f1b9 0f00 	cmp.w	r9, #0
 8012266:	f280 8494 	bge.w	8012b92 <__ieee754_pow+0xa12>
 801226a:	496a      	ldr	r1, [pc, #424]	@ (8012414 <__ieee754_pow+0x294>)
 801226c:	4632      	mov	r2, r6
 801226e:	463b      	mov	r3, r7
 8012270:	2000      	movs	r0, #0
 8012272:	f7ee faf3 	bl	800085c <__aeabi_ddiv>
 8012276:	e7a0      	b.n	80121ba <__ieee754_pow+0x3a>
 8012278:	2400      	movs	r4, #0
 801227a:	bbc1      	cbnz	r1, 80122ee <__ieee754_pow+0x16e>
 801227c:	4a63      	ldr	r2, [pc, #396]	@ (801240c <__ieee754_pow+0x28c>)
 801227e:	4592      	cmp	sl, r2
 8012280:	d1ec      	bne.n	801225c <__ieee754_pow+0xdc>
 8012282:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 8012286:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 801228a:	431a      	orrs	r2, r3
 801228c:	f000 8479 	beq.w	8012b82 <__ieee754_pow+0xa02>
 8012290:	4b61      	ldr	r3, [pc, #388]	@ (8012418 <__ieee754_pow+0x298>)
 8012292:	4598      	cmp	r8, r3
 8012294:	d908      	bls.n	80122a8 <__ieee754_pow+0x128>
 8012296:	f1b9 0f00 	cmp.w	r9, #0
 801229a:	f2c0 8476 	blt.w	8012b8a <__ieee754_pow+0xa0a>
 801229e:	e9dd 0100 	ldrd	r0, r1, [sp]
 80122a2:	e78a      	b.n	80121ba <__ieee754_pow+0x3a>
 80122a4:	2402      	movs	r4, #2
 80122a6:	e7e8      	b.n	801227a <__ieee754_pow+0xfa>
 80122a8:	f1b9 0f00 	cmp.w	r9, #0
 80122ac:	f04f 0000 	mov.w	r0, #0
 80122b0:	f04f 0100 	mov.w	r1, #0
 80122b4:	da81      	bge.n	80121ba <__ieee754_pow+0x3a>
 80122b6:	e9dd 0300 	ldrd	r0, r3, [sp]
 80122ba:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 80122be:	e77c      	b.n	80121ba <__ieee754_pow+0x3a>
 80122c0:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 80122c4:	d106      	bne.n	80122d4 <__ieee754_pow+0x154>
 80122c6:	4632      	mov	r2, r6
 80122c8:	463b      	mov	r3, r7
 80122ca:	4630      	mov	r0, r6
 80122cc:	4639      	mov	r1, r7
 80122ce:	f7ee f99b 	bl	8000608 <__aeabi_dmul>
 80122d2:	e772      	b.n	80121ba <__ieee754_pow+0x3a>
 80122d4:	4a51      	ldr	r2, [pc, #324]	@ (801241c <__ieee754_pow+0x29c>)
 80122d6:	4591      	cmp	r9, r2
 80122d8:	d109      	bne.n	80122ee <__ieee754_pow+0x16e>
 80122da:	2d00      	cmp	r5, #0
 80122dc:	db07      	blt.n	80122ee <__ieee754_pow+0x16e>
 80122de:	ec47 6b10 	vmov	d0, r6, r7
 80122e2:	b011      	add	sp, #68	@ 0x44
 80122e4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80122e8:	f000 bd52 	b.w	8012d90 <__ieee754_sqrt>
 80122ec:	2400      	movs	r4, #0
 80122ee:	ec47 6b10 	vmov	d0, r6, r7
 80122f2:	9302      	str	r3, [sp, #8]
 80122f4:	f000 fc88 	bl	8012c08 <fabs>
 80122f8:	9b02      	ldr	r3, [sp, #8]
 80122fa:	ec51 0b10 	vmov	r0, r1, d0
 80122fe:	bb53      	cbnz	r3, 8012356 <__ieee754_pow+0x1d6>
 8012300:	4b44      	ldr	r3, [pc, #272]	@ (8012414 <__ieee754_pow+0x294>)
 8012302:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 8012306:	429a      	cmp	r2, r3
 8012308:	d002      	beq.n	8012310 <__ieee754_pow+0x190>
 801230a:	f1b8 0f00 	cmp.w	r8, #0
 801230e:	d122      	bne.n	8012356 <__ieee754_pow+0x1d6>
 8012310:	f1b9 0f00 	cmp.w	r9, #0
 8012314:	da05      	bge.n	8012322 <__ieee754_pow+0x1a2>
 8012316:	4602      	mov	r2, r0
 8012318:	460b      	mov	r3, r1
 801231a:	2000      	movs	r0, #0
 801231c:	493d      	ldr	r1, [pc, #244]	@ (8012414 <__ieee754_pow+0x294>)
 801231e:	f7ee fa9d 	bl	800085c <__aeabi_ddiv>
 8012322:	2d00      	cmp	r5, #0
 8012324:	f6bf af49 	bge.w	80121ba <__ieee754_pow+0x3a>
 8012328:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 801232c:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8012330:	ea58 0804 	orrs.w	r8, r8, r4
 8012334:	d108      	bne.n	8012348 <__ieee754_pow+0x1c8>
 8012336:	4602      	mov	r2, r0
 8012338:	460b      	mov	r3, r1
 801233a:	4610      	mov	r0, r2
 801233c:	4619      	mov	r1, r3
 801233e:	f7ed ffab 	bl	8000298 <__aeabi_dsub>
 8012342:	4602      	mov	r2, r0
 8012344:	460b      	mov	r3, r1
 8012346:	e794      	b.n	8012272 <__ieee754_pow+0xf2>
 8012348:	2c01      	cmp	r4, #1
 801234a:	f47f af36 	bne.w	80121ba <__ieee754_pow+0x3a>
 801234e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8012352:	4619      	mov	r1, r3
 8012354:	e731      	b.n	80121ba <__ieee754_pow+0x3a>
 8012356:	0feb      	lsrs	r3, r5, #31
 8012358:	3b01      	subs	r3, #1
 801235a:	ea53 0204 	orrs.w	r2, r3, r4
 801235e:	d102      	bne.n	8012366 <__ieee754_pow+0x1e6>
 8012360:	4632      	mov	r2, r6
 8012362:	463b      	mov	r3, r7
 8012364:	e7e9      	b.n	801233a <__ieee754_pow+0x1ba>
 8012366:	3c01      	subs	r4, #1
 8012368:	431c      	orrs	r4, r3
 801236a:	d016      	beq.n	801239a <__ieee754_pow+0x21a>
 801236c:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 80123f8 <__ieee754_pow+0x278>
 8012370:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8012374:	ed8d 7b02 	vstr	d7, [sp, #8]
 8012378:	f240 8112 	bls.w	80125a0 <__ieee754_pow+0x420>
 801237c:	4b28      	ldr	r3, [pc, #160]	@ (8012420 <__ieee754_pow+0x2a0>)
 801237e:	459a      	cmp	sl, r3
 8012380:	4b25      	ldr	r3, [pc, #148]	@ (8012418 <__ieee754_pow+0x298>)
 8012382:	d916      	bls.n	80123b2 <__ieee754_pow+0x232>
 8012384:	4598      	cmp	r8, r3
 8012386:	d80b      	bhi.n	80123a0 <__ieee754_pow+0x220>
 8012388:	f1b9 0f00 	cmp.w	r9, #0
 801238c:	da0b      	bge.n	80123a6 <__ieee754_pow+0x226>
 801238e:	2000      	movs	r0, #0
 8012390:	b011      	add	sp, #68	@ 0x44
 8012392:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012396:	f000 bcf3 	b.w	8012d80 <__math_oflow>
 801239a:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 8012400 <__ieee754_pow+0x280>
 801239e:	e7e7      	b.n	8012370 <__ieee754_pow+0x1f0>
 80123a0:	f1b9 0f00 	cmp.w	r9, #0
 80123a4:	dcf3      	bgt.n	801238e <__ieee754_pow+0x20e>
 80123a6:	2000      	movs	r0, #0
 80123a8:	b011      	add	sp, #68	@ 0x44
 80123aa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80123ae:	f000 bcdf 	b.w	8012d70 <__math_uflow>
 80123b2:	4598      	cmp	r8, r3
 80123b4:	d20c      	bcs.n	80123d0 <__ieee754_pow+0x250>
 80123b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80123ba:	2200      	movs	r2, #0
 80123bc:	2300      	movs	r3, #0
 80123be:	f7ee fb95 	bl	8000aec <__aeabi_dcmplt>
 80123c2:	3800      	subs	r0, #0
 80123c4:	bf18      	it	ne
 80123c6:	2001      	movne	r0, #1
 80123c8:	f1b9 0f00 	cmp.w	r9, #0
 80123cc:	daec      	bge.n	80123a8 <__ieee754_pow+0x228>
 80123ce:	e7df      	b.n	8012390 <__ieee754_pow+0x210>
 80123d0:	4b10      	ldr	r3, [pc, #64]	@ (8012414 <__ieee754_pow+0x294>)
 80123d2:	4598      	cmp	r8, r3
 80123d4:	f04f 0200 	mov.w	r2, #0
 80123d8:	d924      	bls.n	8012424 <__ieee754_pow+0x2a4>
 80123da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80123de:	2300      	movs	r3, #0
 80123e0:	f7ee fb84 	bl	8000aec <__aeabi_dcmplt>
 80123e4:	3800      	subs	r0, #0
 80123e6:	bf18      	it	ne
 80123e8:	2001      	movne	r0, #1
 80123ea:	f1b9 0f00 	cmp.w	r9, #0
 80123ee:	dccf      	bgt.n	8012390 <__ieee754_pow+0x210>
 80123f0:	e7da      	b.n	80123a8 <__ieee754_pow+0x228>
 80123f2:	bf00      	nop
 80123f4:	f3af 8000 	nop.w
 80123f8:	00000000 	.word	0x00000000
 80123fc:	3ff00000 	.word	0x3ff00000
 8012400:	00000000 	.word	0x00000000
 8012404:	bff00000 	.word	0xbff00000
 8012408:	fff00000 	.word	0xfff00000
 801240c:	7ff00000 	.word	0x7ff00000
 8012410:	433fffff 	.word	0x433fffff
 8012414:	3ff00000 	.word	0x3ff00000
 8012418:	3fefffff 	.word	0x3fefffff
 801241c:	3fe00000 	.word	0x3fe00000
 8012420:	43f00000 	.word	0x43f00000
 8012424:	4b5a      	ldr	r3, [pc, #360]	@ (8012590 <__ieee754_pow+0x410>)
 8012426:	f7ed ff37 	bl	8000298 <__aeabi_dsub>
 801242a:	a351      	add	r3, pc, #324	@ (adr r3, 8012570 <__ieee754_pow+0x3f0>)
 801242c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012430:	4604      	mov	r4, r0
 8012432:	460d      	mov	r5, r1
 8012434:	f7ee f8e8 	bl	8000608 <__aeabi_dmul>
 8012438:	a34f      	add	r3, pc, #316	@ (adr r3, 8012578 <__ieee754_pow+0x3f8>)
 801243a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801243e:	4606      	mov	r6, r0
 8012440:	460f      	mov	r7, r1
 8012442:	4620      	mov	r0, r4
 8012444:	4629      	mov	r1, r5
 8012446:	f7ee f8df 	bl	8000608 <__aeabi_dmul>
 801244a:	4b52      	ldr	r3, [pc, #328]	@ (8012594 <__ieee754_pow+0x414>)
 801244c:	4682      	mov	sl, r0
 801244e:	468b      	mov	fp, r1
 8012450:	2200      	movs	r2, #0
 8012452:	4620      	mov	r0, r4
 8012454:	4629      	mov	r1, r5
 8012456:	f7ee f8d7 	bl	8000608 <__aeabi_dmul>
 801245a:	4602      	mov	r2, r0
 801245c:	460b      	mov	r3, r1
 801245e:	a148      	add	r1, pc, #288	@ (adr r1, 8012580 <__ieee754_pow+0x400>)
 8012460:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012464:	f7ed ff18 	bl	8000298 <__aeabi_dsub>
 8012468:	4622      	mov	r2, r4
 801246a:	462b      	mov	r3, r5
 801246c:	f7ee f8cc 	bl	8000608 <__aeabi_dmul>
 8012470:	4602      	mov	r2, r0
 8012472:	460b      	mov	r3, r1
 8012474:	2000      	movs	r0, #0
 8012476:	4948      	ldr	r1, [pc, #288]	@ (8012598 <__ieee754_pow+0x418>)
 8012478:	f7ed ff0e 	bl	8000298 <__aeabi_dsub>
 801247c:	4622      	mov	r2, r4
 801247e:	4680      	mov	r8, r0
 8012480:	4689      	mov	r9, r1
 8012482:	462b      	mov	r3, r5
 8012484:	4620      	mov	r0, r4
 8012486:	4629      	mov	r1, r5
 8012488:	f7ee f8be 	bl	8000608 <__aeabi_dmul>
 801248c:	4602      	mov	r2, r0
 801248e:	460b      	mov	r3, r1
 8012490:	4640      	mov	r0, r8
 8012492:	4649      	mov	r1, r9
 8012494:	f7ee f8b8 	bl	8000608 <__aeabi_dmul>
 8012498:	a33b      	add	r3, pc, #236	@ (adr r3, 8012588 <__ieee754_pow+0x408>)
 801249a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801249e:	f7ee f8b3 	bl	8000608 <__aeabi_dmul>
 80124a2:	4602      	mov	r2, r0
 80124a4:	460b      	mov	r3, r1
 80124a6:	4650      	mov	r0, sl
 80124a8:	4659      	mov	r1, fp
 80124aa:	f7ed fef5 	bl	8000298 <__aeabi_dsub>
 80124ae:	4602      	mov	r2, r0
 80124b0:	460b      	mov	r3, r1
 80124b2:	4680      	mov	r8, r0
 80124b4:	4689      	mov	r9, r1
 80124b6:	4630      	mov	r0, r6
 80124b8:	4639      	mov	r1, r7
 80124ba:	f7ed feef 	bl	800029c <__adddf3>
 80124be:	2400      	movs	r4, #0
 80124c0:	4632      	mov	r2, r6
 80124c2:	463b      	mov	r3, r7
 80124c4:	4620      	mov	r0, r4
 80124c6:	460d      	mov	r5, r1
 80124c8:	f7ed fee6 	bl	8000298 <__aeabi_dsub>
 80124cc:	4602      	mov	r2, r0
 80124ce:	460b      	mov	r3, r1
 80124d0:	4640      	mov	r0, r8
 80124d2:	4649      	mov	r1, r9
 80124d4:	f7ed fee0 	bl	8000298 <__aeabi_dsub>
 80124d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80124dc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80124e0:	2300      	movs	r3, #0
 80124e2:	9304      	str	r3, [sp, #16]
 80124e4:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80124e8:	4606      	mov	r6, r0
 80124ea:	460f      	mov	r7, r1
 80124ec:	4652      	mov	r2, sl
 80124ee:	465b      	mov	r3, fp
 80124f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80124f4:	f7ed fed0 	bl	8000298 <__aeabi_dsub>
 80124f8:	4622      	mov	r2, r4
 80124fa:	462b      	mov	r3, r5
 80124fc:	f7ee f884 	bl	8000608 <__aeabi_dmul>
 8012500:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012504:	4680      	mov	r8, r0
 8012506:	4689      	mov	r9, r1
 8012508:	4630      	mov	r0, r6
 801250a:	4639      	mov	r1, r7
 801250c:	f7ee f87c 	bl	8000608 <__aeabi_dmul>
 8012510:	4602      	mov	r2, r0
 8012512:	460b      	mov	r3, r1
 8012514:	4640      	mov	r0, r8
 8012516:	4649      	mov	r1, r9
 8012518:	f7ed fec0 	bl	800029c <__adddf3>
 801251c:	4652      	mov	r2, sl
 801251e:	465b      	mov	r3, fp
 8012520:	4606      	mov	r6, r0
 8012522:	460f      	mov	r7, r1
 8012524:	4620      	mov	r0, r4
 8012526:	4629      	mov	r1, r5
 8012528:	f7ee f86e 	bl	8000608 <__aeabi_dmul>
 801252c:	460b      	mov	r3, r1
 801252e:	4602      	mov	r2, r0
 8012530:	4680      	mov	r8, r0
 8012532:	4689      	mov	r9, r1
 8012534:	4630      	mov	r0, r6
 8012536:	4639      	mov	r1, r7
 8012538:	f7ed feb0 	bl	800029c <__adddf3>
 801253c:	4b17      	ldr	r3, [pc, #92]	@ (801259c <__ieee754_pow+0x41c>)
 801253e:	4299      	cmp	r1, r3
 8012540:	4604      	mov	r4, r0
 8012542:	460d      	mov	r5, r1
 8012544:	468a      	mov	sl, r1
 8012546:	468b      	mov	fp, r1
 8012548:	f340 82ef 	ble.w	8012b2a <__ieee754_pow+0x9aa>
 801254c:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8012550:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8012554:	4303      	orrs	r3, r0
 8012556:	f000 81e8 	beq.w	801292a <__ieee754_pow+0x7aa>
 801255a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801255e:	2200      	movs	r2, #0
 8012560:	2300      	movs	r3, #0
 8012562:	f7ee fac3 	bl	8000aec <__aeabi_dcmplt>
 8012566:	3800      	subs	r0, #0
 8012568:	bf18      	it	ne
 801256a:	2001      	movne	r0, #1
 801256c:	e710      	b.n	8012390 <__ieee754_pow+0x210>
 801256e:	bf00      	nop
 8012570:	60000000 	.word	0x60000000
 8012574:	3ff71547 	.word	0x3ff71547
 8012578:	f85ddf44 	.word	0xf85ddf44
 801257c:	3e54ae0b 	.word	0x3e54ae0b
 8012580:	55555555 	.word	0x55555555
 8012584:	3fd55555 	.word	0x3fd55555
 8012588:	652b82fe 	.word	0x652b82fe
 801258c:	3ff71547 	.word	0x3ff71547
 8012590:	3ff00000 	.word	0x3ff00000
 8012594:	3fd00000 	.word	0x3fd00000
 8012598:	3fe00000 	.word	0x3fe00000
 801259c:	408fffff 	.word	0x408fffff
 80125a0:	4bd5      	ldr	r3, [pc, #852]	@ (80128f8 <__ieee754_pow+0x778>)
 80125a2:	402b      	ands	r3, r5
 80125a4:	2200      	movs	r2, #0
 80125a6:	b92b      	cbnz	r3, 80125b4 <__ieee754_pow+0x434>
 80125a8:	4bd4      	ldr	r3, [pc, #848]	@ (80128fc <__ieee754_pow+0x77c>)
 80125aa:	f7ee f82d 	bl	8000608 <__aeabi_dmul>
 80125ae:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 80125b2:	468b      	mov	fp, r1
 80125b4:	ea4f 532b 	mov.w	r3, fp, asr #20
 80125b8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80125bc:	4413      	add	r3, r2
 80125be:	930a      	str	r3, [sp, #40]	@ 0x28
 80125c0:	4bcf      	ldr	r3, [pc, #828]	@ (8012900 <__ieee754_pow+0x780>)
 80125c2:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 80125c6:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 80125ca:	459b      	cmp	fp, r3
 80125cc:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80125d0:	dd08      	ble.n	80125e4 <__ieee754_pow+0x464>
 80125d2:	4bcc      	ldr	r3, [pc, #816]	@ (8012904 <__ieee754_pow+0x784>)
 80125d4:	459b      	cmp	fp, r3
 80125d6:	f340 81a5 	ble.w	8012924 <__ieee754_pow+0x7a4>
 80125da:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80125dc:	3301      	adds	r3, #1
 80125de:	930a      	str	r3, [sp, #40]	@ 0x28
 80125e0:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 80125e4:	f04f 0a00 	mov.w	sl, #0
 80125e8:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 80125ec:	930b      	str	r3, [sp, #44]	@ 0x2c
 80125ee:	4bc6      	ldr	r3, [pc, #792]	@ (8012908 <__ieee754_pow+0x788>)
 80125f0:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80125f4:	ed93 7b00 	vldr	d7, [r3]
 80125f8:	4629      	mov	r1, r5
 80125fa:	ec53 2b17 	vmov	r2, r3, d7
 80125fe:	ed8d 7b06 	vstr	d7, [sp, #24]
 8012602:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8012606:	f7ed fe47 	bl	8000298 <__aeabi_dsub>
 801260a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801260e:	4606      	mov	r6, r0
 8012610:	460f      	mov	r7, r1
 8012612:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012616:	f7ed fe41 	bl	800029c <__adddf3>
 801261a:	4602      	mov	r2, r0
 801261c:	460b      	mov	r3, r1
 801261e:	2000      	movs	r0, #0
 8012620:	49ba      	ldr	r1, [pc, #744]	@ (801290c <__ieee754_pow+0x78c>)
 8012622:	f7ee f91b 	bl	800085c <__aeabi_ddiv>
 8012626:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 801262a:	4602      	mov	r2, r0
 801262c:	460b      	mov	r3, r1
 801262e:	4630      	mov	r0, r6
 8012630:	4639      	mov	r1, r7
 8012632:	f7ed ffe9 	bl	8000608 <__aeabi_dmul>
 8012636:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801263a:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 801263e:	106d      	asrs	r5, r5, #1
 8012640:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8012644:	f04f 0b00 	mov.w	fp, #0
 8012648:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 801264c:	4661      	mov	r1, ip
 801264e:	2200      	movs	r2, #0
 8012650:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8012654:	4658      	mov	r0, fp
 8012656:	46e1      	mov	r9, ip
 8012658:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 801265c:	4614      	mov	r4, r2
 801265e:	461d      	mov	r5, r3
 8012660:	f7ed ffd2 	bl	8000608 <__aeabi_dmul>
 8012664:	4602      	mov	r2, r0
 8012666:	460b      	mov	r3, r1
 8012668:	4630      	mov	r0, r6
 801266a:	4639      	mov	r1, r7
 801266c:	f7ed fe14 	bl	8000298 <__aeabi_dsub>
 8012670:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012674:	4606      	mov	r6, r0
 8012676:	460f      	mov	r7, r1
 8012678:	4620      	mov	r0, r4
 801267a:	4629      	mov	r1, r5
 801267c:	f7ed fe0c 	bl	8000298 <__aeabi_dsub>
 8012680:	4602      	mov	r2, r0
 8012682:	460b      	mov	r3, r1
 8012684:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8012688:	f7ed fe06 	bl	8000298 <__aeabi_dsub>
 801268c:	465a      	mov	r2, fp
 801268e:	464b      	mov	r3, r9
 8012690:	f7ed ffba 	bl	8000608 <__aeabi_dmul>
 8012694:	4602      	mov	r2, r0
 8012696:	460b      	mov	r3, r1
 8012698:	4630      	mov	r0, r6
 801269a:	4639      	mov	r1, r7
 801269c:	f7ed fdfc 	bl	8000298 <__aeabi_dsub>
 80126a0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80126a4:	f7ed ffb0 	bl	8000608 <__aeabi_dmul>
 80126a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80126ac:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80126b0:	4610      	mov	r0, r2
 80126b2:	4619      	mov	r1, r3
 80126b4:	f7ed ffa8 	bl	8000608 <__aeabi_dmul>
 80126b8:	a37d      	add	r3, pc, #500	@ (adr r3, 80128b0 <__ieee754_pow+0x730>)
 80126ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126be:	4604      	mov	r4, r0
 80126c0:	460d      	mov	r5, r1
 80126c2:	f7ed ffa1 	bl	8000608 <__aeabi_dmul>
 80126c6:	a37c      	add	r3, pc, #496	@ (adr r3, 80128b8 <__ieee754_pow+0x738>)
 80126c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126cc:	f7ed fde6 	bl	800029c <__adddf3>
 80126d0:	4622      	mov	r2, r4
 80126d2:	462b      	mov	r3, r5
 80126d4:	f7ed ff98 	bl	8000608 <__aeabi_dmul>
 80126d8:	a379      	add	r3, pc, #484	@ (adr r3, 80128c0 <__ieee754_pow+0x740>)
 80126da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126de:	f7ed fddd 	bl	800029c <__adddf3>
 80126e2:	4622      	mov	r2, r4
 80126e4:	462b      	mov	r3, r5
 80126e6:	f7ed ff8f 	bl	8000608 <__aeabi_dmul>
 80126ea:	a377      	add	r3, pc, #476	@ (adr r3, 80128c8 <__ieee754_pow+0x748>)
 80126ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126f0:	f7ed fdd4 	bl	800029c <__adddf3>
 80126f4:	4622      	mov	r2, r4
 80126f6:	462b      	mov	r3, r5
 80126f8:	f7ed ff86 	bl	8000608 <__aeabi_dmul>
 80126fc:	a374      	add	r3, pc, #464	@ (adr r3, 80128d0 <__ieee754_pow+0x750>)
 80126fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012702:	f7ed fdcb 	bl	800029c <__adddf3>
 8012706:	4622      	mov	r2, r4
 8012708:	462b      	mov	r3, r5
 801270a:	f7ed ff7d 	bl	8000608 <__aeabi_dmul>
 801270e:	a372      	add	r3, pc, #456	@ (adr r3, 80128d8 <__ieee754_pow+0x758>)
 8012710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012714:	f7ed fdc2 	bl	800029c <__adddf3>
 8012718:	4622      	mov	r2, r4
 801271a:	4606      	mov	r6, r0
 801271c:	460f      	mov	r7, r1
 801271e:	462b      	mov	r3, r5
 8012720:	4620      	mov	r0, r4
 8012722:	4629      	mov	r1, r5
 8012724:	f7ed ff70 	bl	8000608 <__aeabi_dmul>
 8012728:	4602      	mov	r2, r0
 801272a:	460b      	mov	r3, r1
 801272c:	4630      	mov	r0, r6
 801272e:	4639      	mov	r1, r7
 8012730:	f7ed ff6a 	bl	8000608 <__aeabi_dmul>
 8012734:	465a      	mov	r2, fp
 8012736:	4604      	mov	r4, r0
 8012738:	460d      	mov	r5, r1
 801273a:	464b      	mov	r3, r9
 801273c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012740:	f7ed fdac 	bl	800029c <__adddf3>
 8012744:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012748:	f7ed ff5e 	bl	8000608 <__aeabi_dmul>
 801274c:	4622      	mov	r2, r4
 801274e:	462b      	mov	r3, r5
 8012750:	f7ed fda4 	bl	800029c <__adddf3>
 8012754:	465a      	mov	r2, fp
 8012756:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801275a:	464b      	mov	r3, r9
 801275c:	4658      	mov	r0, fp
 801275e:	4649      	mov	r1, r9
 8012760:	f7ed ff52 	bl	8000608 <__aeabi_dmul>
 8012764:	4b6a      	ldr	r3, [pc, #424]	@ (8012910 <__ieee754_pow+0x790>)
 8012766:	2200      	movs	r2, #0
 8012768:	4606      	mov	r6, r0
 801276a:	460f      	mov	r7, r1
 801276c:	f7ed fd96 	bl	800029c <__adddf3>
 8012770:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8012774:	f7ed fd92 	bl	800029c <__adddf3>
 8012778:	46d8      	mov	r8, fp
 801277a:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 801277e:	460d      	mov	r5, r1
 8012780:	465a      	mov	r2, fp
 8012782:	460b      	mov	r3, r1
 8012784:	4640      	mov	r0, r8
 8012786:	4649      	mov	r1, r9
 8012788:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 801278c:	f7ed ff3c 	bl	8000608 <__aeabi_dmul>
 8012790:	465c      	mov	r4, fp
 8012792:	4680      	mov	r8, r0
 8012794:	4689      	mov	r9, r1
 8012796:	4b5e      	ldr	r3, [pc, #376]	@ (8012910 <__ieee754_pow+0x790>)
 8012798:	2200      	movs	r2, #0
 801279a:	4620      	mov	r0, r4
 801279c:	4629      	mov	r1, r5
 801279e:	f7ed fd7b 	bl	8000298 <__aeabi_dsub>
 80127a2:	4632      	mov	r2, r6
 80127a4:	463b      	mov	r3, r7
 80127a6:	f7ed fd77 	bl	8000298 <__aeabi_dsub>
 80127aa:	4602      	mov	r2, r0
 80127ac:	460b      	mov	r3, r1
 80127ae:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80127b2:	f7ed fd71 	bl	8000298 <__aeabi_dsub>
 80127b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80127ba:	f7ed ff25 	bl	8000608 <__aeabi_dmul>
 80127be:	4622      	mov	r2, r4
 80127c0:	4606      	mov	r6, r0
 80127c2:	460f      	mov	r7, r1
 80127c4:	462b      	mov	r3, r5
 80127c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80127ca:	f7ed ff1d 	bl	8000608 <__aeabi_dmul>
 80127ce:	4602      	mov	r2, r0
 80127d0:	460b      	mov	r3, r1
 80127d2:	4630      	mov	r0, r6
 80127d4:	4639      	mov	r1, r7
 80127d6:	f7ed fd61 	bl	800029c <__adddf3>
 80127da:	4606      	mov	r6, r0
 80127dc:	460f      	mov	r7, r1
 80127de:	4602      	mov	r2, r0
 80127e0:	460b      	mov	r3, r1
 80127e2:	4640      	mov	r0, r8
 80127e4:	4649      	mov	r1, r9
 80127e6:	f7ed fd59 	bl	800029c <__adddf3>
 80127ea:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 80127ee:	a33c      	add	r3, pc, #240	@ (adr r3, 80128e0 <__ieee754_pow+0x760>)
 80127f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127f4:	4658      	mov	r0, fp
 80127f6:	e9cd bc08 	strd	fp, ip, [sp, #32]
 80127fa:	460d      	mov	r5, r1
 80127fc:	f7ed ff04 	bl	8000608 <__aeabi_dmul>
 8012800:	465c      	mov	r4, fp
 8012802:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012806:	4642      	mov	r2, r8
 8012808:	464b      	mov	r3, r9
 801280a:	4620      	mov	r0, r4
 801280c:	4629      	mov	r1, r5
 801280e:	f7ed fd43 	bl	8000298 <__aeabi_dsub>
 8012812:	4602      	mov	r2, r0
 8012814:	460b      	mov	r3, r1
 8012816:	4630      	mov	r0, r6
 8012818:	4639      	mov	r1, r7
 801281a:	f7ed fd3d 	bl	8000298 <__aeabi_dsub>
 801281e:	a332      	add	r3, pc, #200	@ (adr r3, 80128e8 <__ieee754_pow+0x768>)
 8012820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012824:	f7ed fef0 	bl	8000608 <__aeabi_dmul>
 8012828:	a331      	add	r3, pc, #196	@ (adr r3, 80128f0 <__ieee754_pow+0x770>)
 801282a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801282e:	4606      	mov	r6, r0
 8012830:	460f      	mov	r7, r1
 8012832:	4620      	mov	r0, r4
 8012834:	4629      	mov	r1, r5
 8012836:	f7ed fee7 	bl	8000608 <__aeabi_dmul>
 801283a:	4602      	mov	r2, r0
 801283c:	460b      	mov	r3, r1
 801283e:	4630      	mov	r0, r6
 8012840:	4639      	mov	r1, r7
 8012842:	f7ed fd2b 	bl	800029c <__adddf3>
 8012846:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8012848:	4b32      	ldr	r3, [pc, #200]	@ (8012914 <__ieee754_pow+0x794>)
 801284a:	4413      	add	r3, r2
 801284c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012850:	f7ed fd24 	bl	800029c <__adddf3>
 8012854:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8012858:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801285a:	f7ed fe6b 	bl	8000534 <__aeabi_i2d>
 801285e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8012860:	4b2d      	ldr	r3, [pc, #180]	@ (8012918 <__ieee754_pow+0x798>)
 8012862:	4413      	add	r3, r2
 8012864:	e9d3 8900 	ldrd	r8, r9, [r3]
 8012868:	4606      	mov	r6, r0
 801286a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801286e:	460f      	mov	r7, r1
 8012870:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012874:	f7ed fd12 	bl	800029c <__adddf3>
 8012878:	4642      	mov	r2, r8
 801287a:	464b      	mov	r3, r9
 801287c:	f7ed fd0e 	bl	800029c <__adddf3>
 8012880:	4632      	mov	r2, r6
 8012882:	463b      	mov	r3, r7
 8012884:	f7ed fd0a 	bl	800029c <__adddf3>
 8012888:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 801288c:	4632      	mov	r2, r6
 801288e:	463b      	mov	r3, r7
 8012890:	4658      	mov	r0, fp
 8012892:	460d      	mov	r5, r1
 8012894:	f7ed fd00 	bl	8000298 <__aeabi_dsub>
 8012898:	4642      	mov	r2, r8
 801289a:	464b      	mov	r3, r9
 801289c:	f7ed fcfc 	bl	8000298 <__aeabi_dsub>
 80128a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80128a4:	f7ed fcf8 	bl	8000298 <__aeabi_dsub>
 80128a8:	465c      	mov	r4, fp
 80128aa:	4602      	mov	r2, r0
 80128ac:	e036      	b.n	801291c <__ieee754_pow+0x79c>
 80128ae:	bf00      	nop
 80128b0:	4a454eef 	.word	0x4a454eef
 80128b4:	3fca7e28 	.word	0x3fca7e28
 80128b8:	93c9db65 	.word	0x93c9db65
 80128bc:	3fcd864a 	.word	0x3fcd864a
 80128c0:	a91d4101 	.word	0xa91d4101
 80128c4:	3fd17460 	.word	0x3fd17460
 80128c8:	518f264d 	.word	0x518f264d
 80128cc:	3fd55555 	.word	0x3fd55555
 80128d0:	db6fabff 	.word	0xdb6fabff
 80128d4:	3fdb6db6 	.word	0x3fdb6db6
 80128d8:	33333303 	.word	0x33333303
 80128dc:	3fe33333 	.word	0x3fe33333
 80128e0:	e0000000 	.word	0xe0000000
 80128e4:	3feec709 	.word	0x3feec709
 80128e8:	dc3a03fd 	.word	0xdc3a03fd
 80128ec:	3feec709 	.word	0x3feec709
 80128f0:	145b01f5 	.word	0x145b01f5
 80128f4:	be3e2fe0 	.word	0xbe3e2fe0
 80128f8:	7ff00000 	.word	0x7ff00000
 80128fc:	43400000 	.word	0x43400000
 8012900:	0003988e 	.word	0x0003988e
 8012904:	000bb679 	.word	0x000bb679
 8012908:	080136d8 	.word	0x080136d8
 801290c:	3ff00000 	.word	0x3ff00000
 8012910:	40080000 	.word	0x40080000
 8012914:	080136b8 	.word	0x080136b8
 8012918:	080136c8 	.word	0x080136c8
 801291c:	460b      	mov	r3, r1
 801291e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012922:	e5d7      	b.n	80124d4 <__ieee754_pow+0x354>
 8012924:	f04f 0a01 	mov.w	sl, #1
 8012928:	e65e      	b.n	80125e8 <__ieee754_pow+0x468>
 801292a:	a3b4      	add	r3, pc, #720	@ (adr r3, 8012bfc <__ieee754_pow+0xa7c>)
 801292c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012930:	4630      	mov	r0, r6
 8012932:	4639      	mov	r1, r7
 8012934:	f7ed fcb2 	bl	800029c <__adddf3>
 8012938:	4642      	mov	r2, r8
 801293a:	e9cd 0100 	strd	r0, r1, [sp]
 801293e:	464b      	mov	r3, r9
 8012940:	4620      	mov	r0, r4
 8012942:	4629      	mov	r1, r5
 8012944:	f7ed fca8 	bl	8000298 <__aeabi_dsub>
 8012948:	4602      	mov	r2, r0
 801294a:	460b      	mov	r3, r1
 801294c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012950:	f7ee f8ea 	bl	8000b28 <__aeabi_dcmpgt>
 8012954:	2800      	cmp	r0, #0
 8012956:	f47f ae00 	bne.w	801255a <__ieee754_pow+0x3da>
 801295a:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 801295e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8012962:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 8012966:	fa43 fa0a 	asr.w	sl, r3, sl
 801296a:	44da      	add	sl, fp
 801296c:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8012970:	489d      	ldr	r0, [pc, #628]	@ (8012be8 <__ieee754_pow+0xa68>)
 8012972:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8012976:	4108      	asrs	r0, r1
 8012978:	ea00 030a 	and.w	r3, r0, sl
 801297c:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8012980:	f1c1 0114 	rsb	r1, r1, #20
 8012984:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8012988:	fa4a fa01 	asr.w	sl, sl, r1
 801298c:	f1bb 0f00 	cmp.w	fp, #0
 8012990:	4640      	mov	r0, r8
 8012992:	4649      	mov	r1, r9
 8012994:	f04f 0200 	mov.w	r2, #0
 8012998:	bfb8      	it	lt
 801299a:	f1ca 0a00 	rsblt	sl, sl, #0
 801299e:	f7ed fc7b 	bl	8000298 <__aeabi_dsub>
 80129a2:	4680      	mov	r8, r0
 80129a4:	4689      	mov	r9, r1
 80129a6:	4632      	mov	r2, r6
 80129a8:	463b      	mov	r3, r7
 80129aa:	4640      	mov	r0, r8
 80129ac:	4649      	mov	r1, r9
 80129ae:	f7ed fc75 	bl	800029c <__adddf3>
 80129b2:	2400      	movs	r4, #0
 80129b4:	a37c      	add	r3, pc, #496	@ (adr r3, 8012ba8 <__ieee754_pow+0xa28>)
 80129b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80129ba:	4620      	mov	r0, r4
 80129bc:	460d      	mov	r5, r1
 80129be:	f7ed fe23 	bl	8000608 <__aeabi_dmul>
 80129c2:	4642      	mov	r2, r8
 80129c4:	e9cd 0100 	strd	r0, r1, [sp]
 80129c8:	464b      	mov	r3, r9
 80129ca:	4620      	mov	r0, r4
 80129cc:	4629      	mov	r1, r5
 80129ce:	f7ed fc63 	bl	8000298 <__aeabi_dsub>
 80129d2:	4602      	mov	r2, r0
 80129d4:	460b      	mov	r3, r1
 80129d6:	4630      	mov	r0, r6
 80129d8:	4639      	mov	r1, r7
 80129da:	f7ed fc5d 	bl	8000298 <__aeabi_dsub>
 80129de:	a374      	add	r3, pc, #464	@ (adr r3, 8012bb0 <__ieee754_pow+0xa30>)
 80129e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80129e4:	f7ed fe10 	bl	8000608 <__aeabi_dmul>
 80129e8:	a373      	add	r3, pc, #460	@ (adr r3, 8012bb8 <__ieee754_pow+0xa38>)
 80129ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80129ee:	4680      	mov	r8, r0
 80129f0:	4689      	mov	r9, r1
 80129f2:	4620      	mov	r0, r4
 80129f4:	4629      	mov	r1, r5
 80129f6:	f7ed fe07 	bl	8000608 <__aeabi_dmul>
 80129fa:	4602      	mov	r2, r0
 80129fc:	460b      	mov	r3, r1
 80129fe:	4640      	mov	r0, r8
 8012a00:	4649      	mov	r1, r9
 8012a02:	f7ed fc4b 	bl	800029c <__adddf3>
 8012a06:	4604      	mov	r4, r0
 8012a08:	460d      	mov	r5, r1
 8012a0a:	4602      	mov	r2, r0
 8012a0c:	460b      	mov	r3, r1
 8012a0e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012a12:	f7ed fc43 	bl	800029c <__adddf3>
 8012a16:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012a1a:	4680      	mov	r8, r0
 8012a1c:	4689      	mov	r9, r1
 8012a1e:	f7ed fc3b 	bl	8000298 <__aeabi_dsub>
 8012a22:	4602      	mov	r2, r0
 8012a24:	460b      	mov	r3, r1
 8012a26:	4620      	mov	r0, r4
 8012a28:	4629      	mov	r1, r5
 8012a2a:	f7ed fc35 	bl	8000298 <__aeabi_dsub>
 8012a2e:	4642      	mov	r2, r8
 8012a30:	4606      	mov	r6, r0
 8012a32:	460f      	mov	r7, r1
 8012a34:	464b      	mov	r3, r9
 8012a36:	4640      	mov	r0, r8
 8012a38:	4649      	mov	r1, r9
 8012a3a:	f7ed fde5 	bl	8000608 <__aeabi_dmul>
 8012a3e:	a360      	add	r3, pc, #384	@ (adr r3, 8012bc0 <__ieee754_pow+0xa40>)
 8012a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a44:	4604      	mov	r4, r0
 8012a46:	460d      	mov	r5, r1
 8012a48:	f7ed fdde 	bl	8000608 <__aeabi_dmul>
 8012a4c:	a35e      	add	r3, pc, #376	@ (adr r3, 8012bc8 <__ieee754_pow+0xa48>)
 8012a4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a52:	f7ed fc21 	bl	8000298 <__aeabi_dsub>
 8012a56:	4622      	mov	r2, r4
 8012a58:	462b      	mov	r3, r5
 8012a5a:	f7ed fdd5 	bl	8000608 <__aeabi_dmul>
 8012a5e:	a35c      	add	r3, pc, #368	@ (adr r3, 8012bd0 <__ieee754_pow+0xa50>)
 8012a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a64:	f7ed fc1a 	bl	800029c <__adddf3>
 8012a68:	4622      	mov	r2, r4
 8012a6a:	462b      	mov	r3, r5
 8012a6c:	f7ed fdcc 	bl	8000608 <__aeabi_dmul>
 8012a70:	a359      	add	r3, pc, #356	@ (adr r3, 8012bd8 <__ieee754_pow+0xa58>)
 8012a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a76:	f7ed fc0f 	bl	8000298 <__aeabi_dsub>
 8012a7a:	4622      	mov	r2, r4
 8012a7c:	462b      	mov	r3, r5
 8012a7e:	f7ed fdc3 	bl	8000608 <__aeabi_dmul>
 8012a82:	a357      	add	r3, pc, #348	@ (adr r3, 8012be0 <__ieee754_pow+0xa60>)
 8012a84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a88:	f7ed fc08 	bl	800029c <__adddf3>
 8012a8c:	4622      	mov	r2, r4
 8012a8e:	462b      	mov	r3, r5
 8012a90:	f7ed fdba 	bl	8000608 <__aeabi_dmul>
 8012a94:	4602      	mov	r2, r0
 8012a96:	460b      	mov	r3, r1
 8012a98:	4640      	mov	r0, r8
 8012a9a:	4649      	mov	r1, r9
 8012a9c:	f7ed fbfc 	bl	8000298 <__aeabi_dsub>
 8012aa0:	4604      	mov	r4, r0
 8012aa2:	460d      	mov	r5, r1
 8012aa4:	4602      	mov	r2, r0
 8012aa6:	460b      	mov	r3, r1
 8012aa8:	4640      	mov	r0, r8
 8012aaa:	4649      	mov	r1, r9
 8012aac:	f7ed fdac 	bl	8000608 <__aeabi_dmul>
 8012ab0:	2200      	movs	r2, #0
 8012ab2:	e9cd 0100 	strd	r0, r1, [sp]
 8012ab6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8012aba:	4620      	mov	r0, r4
 8012abc:	4629      	mov	r1, r5
 8012abe:	f7ed fbeb 	bl	8000298 <__aeabi_dsub>
 8012ac2:	4602      	mov	r2, r0
 8012ac4:	460b      	mov	r3, r1
 8012ac6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012aca:	f7ed fec7 	bl	800085c <__aeabi_ddiv>
 8012ace:	4632      	mov	r2, r6
 8012ad0:	4604      	mov	r4, r0
 8012ad2:	460d      	mov	r5, r1
 8012ad4:	463b      	mov	r3, r7
 8012ad6:	4640      	mov	r0, r8
 8012ad8:	4649      	mov	r1, r9
 8012ada:	f7ed fd95 	bl	8000608 <__aeabi_dmul>
 8012ade:	4632      	mov	r2, r6
 8012ae0:	463b      	mov	r3, r7
 8012ae2:	f7ed fbdb 	bl	800029c <__adddf3>
 8012ae6:	4602      	mov	r2, r0
 8012ae8:	460b      	mov	r3, r1
 8012aea:	4620      	mov	r0, r4
 8012aec:	4629      	mov	r1, r5
 8012aee:	f7ed fbd3 	bl	8000298 <__aeabi_dsub>
 8012af2:	4642      	mov	r2, r8
 8012af4:	464b      	mov	r3, r9
 8012af6:	f7ed fbcf 	bl	8000298 <__aeabi_dsub>
 8012afa:	460b      	mov	r3, r1
 8012afc:	4602      	mov	r2, r0
 8012afe:	493b      	ldr	r1, [pc, #236]	@ (8012bec <__ieee754_pow+0xa6c>)
 8012b00:	2000      	movs	r0, #0
 8012b02:	f7ed fbc9 	bl	8000298 <__aeabi_dsub>
 8012b06:	ec41 0b10 	vmov	d0, r0, r1
 8012b0a:	ee10 3a90 	vmov	r3, s1
 8012b0e:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8012b12:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8012b16:	da30      	bge.n	8012b7a <__ieee754_pow+0x9fa>
 8012b18:	4650      	mov	r0, sl
 8012b1a:	f000 f87d 	bl	8012c18 <scalbn>
 8012b1e:	ec51 0b10 	vmov	r0, r1, d0
 8012b22:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012b26:	f7ff bbd2 	b.w	80122ce <__ieee754_pow+0x14e>
 8012b2a:	4c31      	ldr	r4, [pc, #196]	@ (8012bf0 <__ieee754_pow+0xa70>)
 8012b2c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8012b30:	42a3      	cmp	r3, r4
 8012b32:	d91a      	bls.n	8012b6a <__ieee754_pow+0x9ea>
 8012b34:	4b2f      	ldr	r3, [pc, #188]	@ (8012bf4 <__ieee754_pow+0xa74>)
 8012b36:	440b      	add	r3, r1
 8012b38:	4303      	orrs	r3, r0
 8012b3a:	d009      	beq.n	8012b50 <__ieee754_pow+0x9d0>
 8012b3c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012b40:	2200      	movs	r2, #0
 8012b42:	2300      	movs	r3, #0
 8012b44:	f7ed ffd2 	bl	8000aec <__aeabi_dcmplt>
 8012b48:	3800      	subs	r0, #0
 8012b4a:	bf18      	it	ne
 8012b4c:	2001      	movne	r0, #1
 8012b4e:	e42b      	b.n	80123a8 <__ieee754_pow+0x228>
 8012b50:	4642      	mov	r2, r8
 8012b52:	464b      	mov	r3, r9
 8012b54:	f7ed fba0 	bl	8000298 <__aeabi_dsub>
 8012b58:	4632      	mov	r2, r6
 8012b5a:	463b      	mov	r3, r7
 8012b5c:	f7ed ffda 	bl	8000b14 <__aeabi_dcmpge>
 8012b60:	2800      	cmp	r0, #0
 8012b62:	d1eb      	bne.n	8012b3c <__ieee754_pow+0x9bc>
 8012b64:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 8012c04 <__ieee754_pow+0xa84>
 8012b68:	e6f7      	b.n	801295a <__ieee754_pow+0x7da>
 8012b6a:	469a      	mov	sl, r3
 8012b6c:	4b22      	ldr	r3, [pc, #136]	@ (8012bf8 <__ieee754_pow+0xa78>)
 8012b6e:	459a      	cmp	sl, r3
 8012b70:	f63f aef3 	bhi.w	801295a <__ieee754_pow+0x7da>
 8012b74:	f8dd a010 	ldr.w	sl, [sp, #16]
 8012b78:	e715      	b.n	80129a6 <__ieee754_pow+0x826>
 8012b7a:	ec51 0b10 	vmov	r0, r1, d0
 8012b7e:	4619      	mov	r1, r3
 8012b80:	e7cf      	b.n	8012b22 <__ieee754_pow+0x9a2>
 8012b82:	491a      	ldr	r1, [pc, #104]	@ (8012bec <__ieee754_pow+0xa6c>)
 8012b84:	2000      	movs	r0, #0
 8012b86:	f7ff bb18 	b.w	80121ba <__ieee754_pow+0x3a>
 8012b8a:	2000      	movs	r0, #0
 8012b8c:	2100      	movs	r1, #0
 8012b8e:	f7ff bb14 	b.w	80121ba <__ieee754_pow+0x3a>
 8012b92:	4630      	mov	r0, r6
 8012b94:	4639      	mov	r1, r7
 8012b96:	f7ff bb10 	b.w	80121ba <__ieee754_pow+0x3a>
 8012b9a:	460c      	mov	r4, r1
 8012b9c:	f7ff bb5e 	b.w	801225c <__ieee754_pow+0xdc>
 8012ba0:	2400      	movs	r4, #0
 8012ba2:	f7ff bb49 	b.w	8012238 <__ieee754_pow+0xb8>
 8012ba6:	bf00      	nop
 8012ba8:	00000000 	.word	0x00000000
 8012bac:	3fe62e43 	.word	0x3fe62e43
 8012bb0:	fefa39ef 	.word	0xfefa39ef
 8012bb4:	3fe62e42 	.word	0x3fe62e42
 8012bb8:	0ca86c39 	.word	0x0ca86c39
 8012bbc:	be205c61 	.word	0xbe205c61
 8012bc0:	72bea4d0 	.word	0x72bea4d0
 8012bc4:	3e663769 	.word	0x3e663769
 8012bc8:	c5d26bf1 	.word	0xc5d26bf1
 8012bcc:	3ebbbd41 	.word	0x3ebbbd41
 8012bd0:	af25de2c 	.word	0xaf25de2c
 8012bd4:	3f11566a 	.word	0x3f11566a
 8012bd8:	16bebd93 	.word	0x16bebd93
 8012bdc:	3f66c16c 	.word	0x3f66c16c
 8012be0:	5555553e 	.word	0x5555553e
 8012be4:	3fc55555 	.word	0x3fc55555
 8012be8:	fff00000 	.word	0xfff00000
 8012bec:	3ff00000 	.word	0x3ff00000
 8012bf0:	4090cbff 	.word	0x4090cbff
 8012bf4:	3f6f3400 	.word	0x3f6f3400
 8012bf8:	3fe00000 	.word	0x3fe00000
 8012bfc:	652b82fe 	.word	0x652b82fe
 8012c00:	3c971547 	.word	0x3c971547
 8012c04:	4090cc00 	.word	0x4090cc00

08012c08 <fabs>:
 8012c08:	ec51 0b10 	vmov	r0, r1, d0
 8012c0c:	4602      	mov	r2, r0
 8012c0e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8012c12:	ec43 2b10 	vmov	d0, r2, r3
 8012c16:	4770      	bx	lr

08012c18 <scalbn>:
 8012c18:	b570      	push	{r4, r5, r6, lr}
 8012c1a:	ec55 4b10 	vmov	r4, r5, d0
 8012c1e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8012c22:	4606      	mov	r6, r0
 8012c24:	462b      	mov	r3, r5
 8012c26:	b991      	cbnz	r1, 8012c4e <scalbn+0x36>
 8012c28:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8012c2c:	4323      	orrs	r3, r4
 8012c2e:	d03d      	beq.n	8012cac <scalbn+0x94>
 8012c30:	4b35      	ldr	r3, [pc, #212]	@ (8012d08 <scalbn+0xf0>)
 8012c32:	4620      	mov	r0, r4
 8012c34:	4629      	mov	r1, r5
 8012c36:	2200      	movs	r2, #0
 8012c38:	f7ed fce6 	bl	8000608 <__aeabi_dmul>
 8012c3c:	4b33      	ldr	r3, [pc, #204]	@ (8012d0c <scalbn+0xf4>)
 8012c3e:	429e      	cmp	r6, r3
 8012c40:	4604      	mov	r4, r0
 8012c42:	460d      	mov	r5, r1
 8012c44:	da0f      	bge.n	8012c66 <scalbn+0x4e>
 8012c46:	a328      	add	r3, pc, #160	@ (adr r3, 8012ce8 <scalbn+0xd0>)
 8012c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c4c:	e01e      	b.n	8012c8c <scalbn+0x74>
 8012c4e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8012c52:	4291      	cmp	r1, r2
 8012c54:	d10b      	bne.n	8012c6e <scalbn+0x56>
 8012c56:	4622      	mov	r2, r4
 8012c58:	4620      	mov	r0, r4
 8012c5a:	4629      	mov	r1, r5
 8012c5c:	f7ed fb1e 	bl	800029c <__adddf3>
 8012c60:	4604      	mov	r4, r0
 8012c62:	460d      	mov	r5, r1
 8012c64:	e022      	b.n	8012cac <scalbn+0x94>
 8012c66:	460b      	mov	r3, r1
 8012c68:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8012c6c:	3936      	subs	r1, #54	@ 0x36
 8012c6e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8012c72:	4296      	cmp	r6, r2
 8012c74:	dd0d      	ble.n	8012c92 <scalbn+0x7a>
 8012c76:	2d00      	cmp	r5, #0
 8012c78:	a11d      	add	r1, pc, #116	@ (adr r1, 8012cf0 <scalbn+0xd8>)
 8012c7a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012c7e:	da02      	bge.n	8012c86 <scalbn+0x6e>
 8012c80:	a11d      	add	r1, pc, #116	@ (adr r1, 8012cf8 <scalbn+0xe0>)
 8012c82:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012c86:	a31a      	add	r3, pc, #104	@ (adr r3, 8012cf0 <scalbn+0xd8>)
 8012c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c8c:	f7ed fcbc 	bl	8000608 <__aeabi_dmul>
 8012c90:	e7e6      	b.n	8012c60 <scalbn+0x48>
 8012c92:	1872      	adds	r2, r6, r1
 8012c94:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8012c98:	428a      	cmp	r2, r1
 8012c9a:	dcec      	bgt.n	8012c76 <scalbn+0x5e>
 8012c9c:	2a00      	cmp	r2, #0
 8012c9e:	dd08      	ble.n	8012cb2 <scalbn+0x9a>
 8012ca0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8012ca4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8012ca8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8012cac:	ec45 4b10 	vmov	d0, r4, r5
 8012cb0:	bd70      	pop	{r4, r5, r6, pc}
 8012cb2:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8012cb6:	da08      	bge.n	8012cca <scalbn+0xb2>
 8012cb8:	2d00      	cmp	r5, #0
 8012cba:	a10b      	add	r1, pc, #44	@ (adr r1, 8012ce8 <scalbn+0xd0>)
 8012cbc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012cc0:	dac1      	bge.n	8012c46 <scalbn+0x2e>
 8012cc2:	a10f      	add	r1, pc, #60	@ (adr r1, 8012d00 <scalbn+0xe8>)
 8012cc4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012cc8:	e7bd      	b.n	8012c46 <scalbn+0x2e>
 8012cca:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8012cce:	3236      	adds	r2, #54	@ 0x36
 8012cd0:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8012cd4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8012cd8:	4620      	mov	r0, r4
 8012cda:	4b0d      	ldr	r3, [pc, #52]	@ (8012d10 <scalbn+0xf8>)
 8012cdc:	4629      	mov	r1, r5
 8012cde:	2200      	movs	r2, #0
 8012ce0:	e7d4      	b.n	8012c8c <scalbn+0x74>
 8012ce2:	bf00      	nop
 8012ce4:	f3af 8000 	nop.w
 8012ce8:	c2f8f359 	.word	0xc2f8f359
 8012cec:	01a56e1f 	.word	0x01a56e1f
 8012cf0:	8800759c 	.word	0x8800759c
 8012cf4:	7e37e43c 	.word	0x7e37e43c
 8012cf8:	8800759c 	.word	0x8800759c
 8012cfc:	fe37e43c 	.word	0xfe37e43c
 8012d00:	c2f8f359 	.word	0xc2f8f359
 8012d04:	81a56e1f 	.word	0x81a56e1f
 8012d08:	43500000 	.word	0x43500000
 8012d0c:	ffff3cb0 	.word	0xffff3cb0
 8012d10:	3c900000 	.word	0x3c900000

08012d14 <with_errno>:
 8012d14:	b510      	push	{r4, lr}
 8012d16:	ed2d 8b02 	vpush	{d8}
 8012d1a:	eeb0 8a40 	vmov.f32	s16, s0
 8012d1e:	eef0 8a60 	vmov.f32	s17, s1
 8012d22:	4604      	mov	r4, r0
 8012d24:	f7fb fa40 	bl	800e1a8 <__errno>
 8012d28:	eeb0 0a48 	vmov.f32	s0, s16
 8012d2c:	eef0 0a68 	vmov.f32	s1, s17
 8012d30:	ecbd 8b02 	vpop	{d8}
 8012d34:	6004      	str	r4, [r0, #0]
 8012d36:	bd10      	pop	{r4, pc}

08012d38 <xflow>:
 8012d38:	4603      	mov	r3, r0
 8012d3a:	b507      	push	{r0, r1, r2, lr}
 8012d3c:	ec51 0b10 	vmov	r0, r1, d0
 8012d40:	b183      	cbz	r3, 8012d64 <xflow+0x2c>
 8012d42:	4602      	mov	r2, r0
 8012d44:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8012d48:	e9cd 2300 	strd	r2, r3, [sp]
 8012d4c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012d50:	f7ed fc5a 	bl	8000608 <__aeabi_dmul>
 8012d54:	ec41 0b10 	vmov	d0, r0, r1
 8012d58:	2022      	movs	r0, #34	@ 0x22
 8012d5a:	b003      	add	sp, #12
 8012d5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8012d60:	f7ff bfd8 	b.w	8012d14 <with_errno>
 8012d64:	4602      	mov	r2, r0
 8012d66:	460b      	mov	r3, r1
 8012d68:	e7ee      	b.n	8012d48 <xflow+0x10>
 8012d6a:	0000      	movs	r0, r0
 8012d6c:	0000      	movs	r0, r0
	...

08012d70 <__math_uflow>:
 8012d70:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8012d78 <__math_uflow+0x8>
 8012d74:	f7ff bfe0 	b.w	8012d38 <xflow>
 8012d78:	00000000 	.word	0x00000000
 8012d7c:	10000000 	.word	0x10000000

08012d80 <__math_oflow>:
 8012d80:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8012d88 <__math_oflow+0x8>
 8012d84:	f7ff bfd8 	b.w	8012d38 <xflow>
 8012d88:	00000000 	.word	0x00000000
 8012d8c:	70000000 	.word	0x70000000

08012d90 <__ieee754_sqrt>:
 8012d90:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d94:	4a68      	ldr	r2, [pc, #416]	@ (8012f38 <__ieee754_sqrt+0x1a8>)
 8012d96:	ec55 4b10 	vmov	r4, r5, d0
 8012d9a:	43aa      	bics	r2, r5
 8012d9c:	462b      	mov	r3, r5
 8012d9e:	4621      	mov	r1, r4
 8012da0:	d110      	bne.n	8012dc4 <__ieee754_sqrt+0x34>
 8012da2:	4622      	mov	r2, r4
 8012da4:	4620      	mov	r0, r4
 8012da6:	4629      	mov	r1, r5
 8012da8:	f7ed fc2e 	bl	8000608 <__aeabi_dmul>
 8012dac:	4602      	mov	r2, r0
 8012dae:	460b      	mov	r3, r1
 8012db0:	4620      	mov	r0, r4
 8012db2:	4629      	mov	r1, r5
 8012db4:	f7ed fa72 	bl	800029c <__adddf3>
 8012db8:	4604      	mov	r4, r0
 8012dba:	460d      	mov	r5, r1
 8012dbc:	ec45 4b10 	vmov	d0, r4, r5
 8012dc0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012dc4:	2d00      	cmp	r5, #0
 8012dc6:	dc0e      	bgt.n	8012de6 <__ieee754_sqrt+0x56>
 8012dc8:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8012dcc:	4322      	orrs	r2, r4
 8012dce:	d0f5      	beq.n	8012dbc <__ieee754_sqrt+0x2c>
 8012dd0:	b19d      	cbz	r5, 8012dfa <__ieee754_sqrt+0x6a>
 8012dd2:	4622      	mov	r2, r4
 8012dd4:	4620      	mov	r0, r4
 8012dd6:	4629      	mov	r1, r5
 8012dd8:	f7ed fa5e 	bl	8000298 <__aeabi_dsub>
 8012ddc:	4602      	mov	r2, r0
 8012dde:	460b      	mov	r3, r1
 8012de0:	f7ed fd3c 	bl	800085c <__aeabi_ddiv>
 8012de4:	e7e8      	b.n	8012db8 <__ieee754_sqrt+0x28>
 8012de6:	152a      	asrs	r2, r5, #20
 8012de8:	d115      	bne.n	8012e16 <__ieee754_sqrt+0x86>
 8012dea:	2000      	movs	r0, #0
 8012dec:	e009      	b.n	8012e02 <__ieee754_sqrt+0x72>
 8012dee:	0acb      	lsrs	r3, r1, #11
 8012df0:	3a15      	subs	r2, #21
 8012df2:	0549      	lsls	r1, r1, #21
 8012df4:	2b00      	cmp	r3, #0
 8012df6:	d0fa      	beq.n	8012dee <__ieee754_sqrt+0x5e>
 8012df8:	e7f7      	b.n	8012dea <__ieee754_sqrt+0x5a>
 8012dfa:	462a      	mov	r2, r5
 8012dfc:	e7fa      	b.n	8012df4 <__ieee754_sqrt+0x64>
 8012dfe:	005b      	lsls	r3, r3, #1
 8012e00:	3001      	adds	r0, #1
 8012e02:	02dc      	lsls	r4, r3, #11
 8012e04:	d5fb      	bpl.n	8012dfe <__ieee754_sqrt+0x6e>
 8012e06:	1e44      	subs	r4, r0, #1
 8012e08:	1b12      	subs	r2, r2, r4
 8012e0a:	f1c0 0420 	rsb	r4, r0, #32
 8012e0e:	fa21 f404 	lsr.w	r4, r1, r4
 8012e12:	4323      	orrs	r3, r4
 8012e14:	4081      	lsls	r1, r0
 8012e16:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012e1a:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 8012e1e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8012e22:	07d2      	lsls	r2, r2, #31
 8012e24:	bf5c      	itt	pl
 8012e26:	005b      	lslpl	r3, r3, #1
 8012e28:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8012e2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8012e30:	bf58      	it	pl
 8012e32:	0049      	lslpl	r1, r1, #1
 8012e34:	2600      	movs	r6, #0
 8012e36:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8012e3a:	106d      	asrs	r5, r5, #1
 8012e3c:	0049      	lsls	r1, r1, #1
 8012e3e:	2016      	movs	r0, #22
 8012e40:	4632      	mov	r2, r6
 8012e42:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8012e46:	1917      	adds	r7, r2, r4
 8012e48:	429f      	cmp	r7, r3
 8012e4a:	bfde      	ittt	le
 8012e4c:	193a      	addle	r2, r7, r4
 8012e4e:	1bdb      	suble	r3, r3, r7
 8012e50:	1936      	addle	r6, r6, r4
 8012e52:	0fcf      	lsrs	r7, r1, #31
 8012e54:	3801      	subs	r0, #1
 8012e56:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 8012e5a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8012e5e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8012e62:	d1f0      	bne.n	8012e46 <__ieee754_sqrt+0xb6>
 8012e64:	4604      	mov	r4, r0
 8012e66:	2720      	movs	r7, #32
 8012e68:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8012e6c:	429a      	cmp	r2, r3
 8012e6e:	eb00 0e0c 	add.w	lr, r0, ip
 8012e72:	db02      	blt.n	8012e7a <__ieee754_sqrt+0xea>
 8012e74:	d113      	bne.n	8012e9e <__ieee754_sqrt+0x10e>
 8012e76:	458e      	cmp	lr, r1
 8012e78:	d811      	bhi.n	8012e9e <__ieee754_sqrt+0x10e>
 8012e7a:	f1be 0f00 	cmp.w	lr, #0
 8012e7e:	eb0e 000c 	add.w	r0, lr, ip
 8012e82:	da42      	bge.n	8012f0a <__ieee754_sqrt+0x17a>
 8012e84:	2800      	cmp	r0, #0
 8012e86:	db40      	blt.n	8012f0a <__ieee754_sqrt+0x17a>
 8012e88:	f102 0801 	add.w	r8, r2, #1
 8012e8c:	1a9b      	subs	r3, r3, r2
 8012e8e:	458e      	cmp	lr, r1
 8012e90:	bf88      	it	hi
 8012e92:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8012e96:	eba1 010e 	sub.w	r1, r1, lr
 8012e9a:	4464      	add	r4, ip
 8012e9c:	4642      	mov	r2, r8
 8012e9e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8012ea2:	3f01      	subs	r7, #1
 8012ea4:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8012ea8:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8012eac:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8012eb0:	d1dc      	bne.n	8012e6c <__ieee754_sqrt+0xdc>
 8012eb2:	4319      	orrs	r1, r3
 8012eb4:	d01b      	beq.n	8012eee <__ieee754_sqrt+0x15e>
 8012eb6:	f8df a084 	ldr.w	sl, [pc, #132]	@ 8012f3c <__ieee754_sqrt+0x1ac>
 8012eba:	f8df b084 	ldr.w	fp, [pc, #132]	@ 8012f40 <__ieee754_sqrt+0x1b0>
 8012ebe:	e9da 0100 	ldrd	r0, r1, [sl]
 8012ec2:	e9db 2300 	ldrd	r2, r3, [fp]
 8012ec6:	f7ed f9e7 	bl	8000298 <__aeabi_dsub>
 8012eca:	e9da 8900 	ldrd	r8, r9, [sl]
 8012ece:	4602      	mov	r2, r0
 8012ed0:	460b      	mov	r3, r1
 8012ed2:	4640      	mov	r0, r8
 8012ed4:	4649      	mov	r1, r9
 8012ed6:	f7ed fe13 	bl	8000b00 <__aeabi_dcmple>
 8012eda:	b140      	cbz	r0, 8012eee <__ieee754_sqrt+0x15e>
 8012edc:	f1b4 3fff 	cmp.w	r4, #4294967295
 8012ee0:	e9da 0100 	ldrd	r0, r1, [sl]
 8012ee4:	e9db 2300 	ldrd	r2, r3, [fp]
 8012ee8:	d111      	bne.n	8012f0e <__ieee754_sqrt+0x17e>
 8012eea:	3601      	adds	r6, #1
 8012eec:	463c      	mov	r4, r7
 8012eee:	1072      	asrs	r2, r6, #1
 8012ef0:	0863      	lsrs	r3, r4, #1
 8012ef2:	07f1      	lsls	r1, r6, #31
 8012ef4:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8012ef8:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8012efc:	bf48      	it	mi
 8012efe:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 8012f02:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 8012f06:	4618      	mov	r0, r3
 8012f08:	e756      	b.n	8012db8 <__ieee754_sqrt+0x28>
 8012f0a:	4690      	mov	r8, r2
 8012f0c:	e7be      	b.n	8012e8c <__ieee754_sqrt+0xfc>
 8012f0e:	f7ed f9c5 	bl	800029c <__adddf3>
 8012f12:	e9da 8900 	ldrd	r8, r9, [sl]
 8012f16:	4602      	mov	r2, r0
 8012f18:	460b      	mov	r3, r1
 8012f1a:	4640      	mov	r0, r8
 8012f1c:	4649      	mov	r1, r9
 8012f1e:	f7ed fde5 	bl	8000aec <__aeabi_dcmplt>
 8012f22:	b120      	cbz	r0, 8012f2e <__ieee754_sqrt+0x19e>
 8012f24:	1ca0      	adds	r0, r4, #2
 8012f26:	bf08      	it	eq
 8012f28:	3601      	addeq	r6, #1
 8012f2a:	3402      	adds	r4, #2
 8012f2c:	e7df      	b.n	8012eee <__ieee754_sqrt+0x15e>
 8012f2e:	1c63      	adds	r3, r4, #1
 8012f30:	f023 0401 	bic.w	r4, r3, #1
 8012f34:	e7db      	b.n	8012eee <__ieee754_sqrt+0x15e>
 8012f36:	bf00      	nop
 8012f38:	7ff00000 	.word	0x7ff00000
 8012f3c:	200001e8 	.word	0x200001e8
 8012f40:	200001e0 	.word	0x200001e0

08012f44 <_init>:
 8012f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012f46:	bf00      	nop
 8012f48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012f4a:	bc08      	pop	{r3}
 8012f4c:	469e      	mov	lr, r3
 8012f4e:	4770      	bx	lr

08012f50 <_fini>:
 8012f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012f52:	bf00      	nop
 8012f54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012f56:	bc08      	pop	{r3}
 8012f58:	469e      	mov	lr, r3
 8012f5a:	4770      	bx	lr
