/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [20:0] _00_;
  reg [20:0] _01_;
  wire [36:0] _02_;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire [13:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [6:0] celloutsig_0_29z;
  wire [8:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [3:0] celloutsig_0_34z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [13:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [16:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [4:0] _03_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 5'h00;
    else _03_ <= in_data[66:62];
  assign _00_[4:0] = _03_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 21'h000000;
    else _01_ <= { _00_[20], celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_27z, celloutsig_0_16z, _00_[4:0] };
  reg [36:0] _05_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _05_ <= 37'h0000000000;
    else _05_ <= { in_data[30:9], celloutsig_0_10z, celloutsig_0_3z };
  assign { _02_[36:33], _00_[20], _02_[31:0] } = _05_;
  assign celloutsig_0_32z = | { celloutsig_0_20z[2:0], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_4z = | { celloutsig_0_1z[4:0], celloutsig_0_1z };
  assign celloutsig_0_53z = | { _01_[20:2], celloutsig_0_16z, celloutsig_0_30z, celloutsig_0_39z };
  assign celloutsig_0_54z = | { celloutsig_0_38z, celloutsig_0_32z, celloutsig_0_38z, celloutsig_0_34z };
  assign celloutsig_1_4z = | celloutsig_1_2z[5:2];
  assign celloutsig_0_6z = | _00_[3:0];
  assign celloutsig_1_9z = | celloutsig_1_6z[3:1];
  assign celloutsig_1_10z = | { in_data[132:127], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_1_12z = | celloutsig_1_8z[10:8];
  assign celloutsig_0_7z = | { in_data[8], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_18z = | in_data[174:167];
  assign celloutsig_0_10z = | celloutsig_0_3z[8:6];
  assign celloutsig_0_13z = | { celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_26z = | { celloutsig_0_1z[5:4], celloutsig_0_19z, celloutsig_0_4z };
  assign celloutsig_0_28z = | { celloutsig_0_20z[12:8], celloutsig_0_26z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_30z = { celloutsig_0_1z[5:1], celloutsig_0_21z } >> celloutsig_0_20z[9:4];
  assign celloutsig_0_34z = celloutsig_0_29z[4:1] >> { celloutsig_0_24z[3:2], celloutsig_0_25z, celloutsig_0_23z };
  assign celloutsig_0_3z = in_data[92:79] >> { in_data[22:20], celloutsig_0_1z, _00_[4:0] };
  assign celloutsig_1_2z = { in_data[158:155], celloutsig_1_1z, celloutsig_1_1z } >> in_data[176:171];
  assign celloutsig_1_3z = celloutsig_1_2z[5:2] >> { in_data[101:100], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = { in_data[102:97], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z } >> { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_2z[4:0] >> { celloutsig_1_2z[2:1], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_0z } >> { celloutsig_1_2z[3:0], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_8z = { celloutsig_1_7z, celloutsig_1_6z } >> { celloutsig_1_5z[10:1], celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_9z } >> celloutsig_1_8z[8:6];
  assign celloutsig_0_9z = in_data[47:43] >> _00_[4:0];
  assign celloutsig_0_11z = { celloutsig_0_2z[3:0], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_4z } >> celloutsig_0_2z;
  assign celloutsig_0_16z = { in_data[85], celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_13z } >> { celloutsig_0_2z[8:7], celloutsig_0_14z, _00_[4:0] };
  assign celloutsig_0_1z = { in_data[39], _00_[4:0] } >> { in_data[41], _00_[4:0] };
  assign celloutsig_0_18z = celloutsig_0_16z[7:3] >> _00_[4:0];
  assign celloutsig_0_20z = { celloutsig_0_2z[1:0], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_2z } >> { celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_18z };
  assign celloutsig_0_24z = in_data[76:73] >> { celloutsig_0_1z[5], celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_21z };
  assign celloutsig_0_2z = in_data[82:74] >> { _00_[3:0], _00_[4:0] };
  assign celloutsig_0_29z = { _02_[36:33], _00_[20], _02_[31], celloutsig_0_27z } >> { _00_[0], celloutsig_0_25z, celloutsig_0_4z, celloutsig_0_24z };
  assign celloutsig_0_31z = ~((celloutsig_0_28z & celloutsig_0_23z) | _00_[3]);
  assign celloutsig_0_38z = ~((celloutsig_0_29z[5] & _01_[3]) | celloutsig_0_26z);
  assign celloutsig_0_39z = ~((celloutsig_0_5z & celloutsig_0_31z) | celloutsig_0_31z);
  assign celloutsig_0_5z = ~((celloutsig_0_3z[2] & in_data[88]) | celloutsig_0_3z[1]);
  assign celloutsig_1_0z = ~((in_data[123] & in_data[185]) | in_data[124]);
  assign celloutsig_1_1z = ~((in_data[134] & celloutsig_1_0z) | in_data[138]);
  assign celloutsig_0_8z = ~((celloutsig_0_3z[6] & celloutsig_0_1z[2]) | celloutsig_0_5z);
  assign celloutsig_0_12z = ~((celloutsig_0_4z & celloutsig_0_9z[4]) | celloutsig_0_2z[5]);
  assign celloutsig_0_14z = ~((celloutsig_0_3z[8] & celloutsig_0_6z) | celloutsig_0_6z);
  assign celloutsig_0_19z = ~((celloutsig_0_11z[4] & celloutsig_0_11z[1]) | celloutsig_0_13z);
  assign celloutsig_0_21z = ~((celloutsig_0_2z[6] & _02_[20]) | celloutsig_0_3z[3]);
  assign celloutsig_0_22z = ~((celloutsig_0_1z[3] & _02_[22]) | celloutsig_0_18z[3]);
  assign celloutsig_0_23z = ~((celloutsig_0_18z[4] & celloutsig_0_12z) | celloutsig_0_18z[1]);
  assign celloutsig_0_25z = ~((celloutsig_0_3z[12] & celloutsig_0_3z[8]) | celloutsig_0_24z[2]);
  assign celloutsig_0_27z = ~((celloutsig_0_6z & celloutsig_0_22z) | celloutsig_0_2z[8]);
  assign _00_[19:5] = { celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_27z, celloutsig_0_16z };
  assign _02_[32] = _00_[20];
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z, celloutsig_0_54z };
endmodule
