#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Nov  1 11:22:13 2017
# Process ID: 3221
# Current directory: /home/frederik/Documents/Rob_Electronics
# Command line: vivado
# Log file: /home/frederik/Documents/Rob_Electronics/vivado.log
# Journal file: /home/frederik/Documents/Rob_Electronics/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/frederik/Documents/Rob_Electronics/lab3/lab3.xpr
update_compile_order -fileset sources_1
update_module_reference design_1_spi_master_0_0
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
update_module_reference design_1_duty_module_0_0
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
reset_run synth_1
update_module_reference design_1_pwm_8bit_0_0
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
update_module_reference design_1_pwm_8bit_0_0
launch_runs impl_1 -jobs 2
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {2 549 564} [get_bd_cells xlconstant_0]
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins bldc_decoder_0/reset_in]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins pwm_8bit_0/reset]
startgroup
endgroup
save_bd_design
launch_runs impl_1 -jobs 2
