

Implementation tool: Xilinx Vivado v.2025.1
Project:             sha256Accel
Solution:            hls
Device target:       xa7s6-cpga196-2I
Report date:         Tue Jul 22 20:23:43 -0400 2025

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           1609
FF:            1696
DSP:              0
BRAM:            20
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      5.091
Timing met
