<stg><name>CornerResponse</name>


<trans_list>

<trans id="256" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="81" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="81" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph300:4 %image_h_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %image_h

]]></Node>
<StgValue><ssdm name="image_h_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph300:5 %image_w_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %image_w

]]></Node>
<StgValue><ssdm name="image_w_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph300:7 %cast = zext i32 %image_h_read

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph300:8 %cast1 = zext i32 %image_w_read

]]></Node>
<StgValue><ssdm name="cast1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph300:9 %bound = mul i64 %cast, i64 %cast1

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="2" op_4_bw="2" op_5_bw="16" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0">
<![CDATA[
.lr.ph300:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_out_V_last_V, i1 %stream_out_V_user_V, i2 %stream_out_V_strb_V, i2 %stream_out_V_keep_V, i16 %stream_out_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="2" op_4_bw="2" op_5_bw="16" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0">
<![CDATA[
.lr.ph300:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_in_3_V_last_V, i1 %stream_in_3_V_user_V, i2 %stream_in_3_V_strb_V, i2 %stream_in_3_V_keep_V, i16 %stream_in_3_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="2" op_4_bw="2" op_5_bw="16" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0">
<![CDATA[
.lr.ph300:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_in_2_V_last_V, i1 %stream_in_2_V_user_V, i2 %stream_in_2_V_strb_V, i2 %stream_in_2_V_keep_V, i16 %stream_in_2_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="2" op_4_bw="2" op_5_bw="16" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0">
<![CDATA[
.lr.ph300:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_in_1_V_last_V, i1 %stream_in_1_V_user_V, i2 %stream_in_1_V_strb_V, i2 %stream_in_1_V_keep_V, i16 %stream_in_1_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph300:6 %sub = add i32 %image_w_read, i32 4294967295

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph300:9 %bound = mul i64 %cast, i64 %cast1

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph300:10 %br_ln71 = br void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i64 0, void %.lr.ph300, i64 %add_ln71, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add_ln71 = add i64 %indvar_flatten, i64 1

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %icmp_ln71 = icmp_eq  i64 %indvar_flatten, i64 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln71 = br i1 %icmp_ln71, void %._crit_edge.loopexit, void %._crit_edge301.loopexit

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="1">
<![CDATA[
._crit_edge.loopexit:7 %empty = read i22 @_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A.i1P0A, i16 %stream_in_1_V_data_V, i2 %stream_in_1_V_keep_V, i2 %stream_in_1_V_strb_V, i1 %stream_in_1_V_user_V, i1 %stream_in_1_V_last_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="22">
<![CDATA[
._crit_edge.loopexit:8 %in_element_int_1_data_V = extractvalue i22 %empty

]]></Node>
<StgValue><ssdm name="in_element_int_1_data_V"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="1">
<![CDATA[
._crit_edge.loopexit:9 %empty_31 = read i22 @_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A.i1P0A, i16 %stream_in_2_V_data_V, i2 %stream_in_2_V_keep_V, i2 %stream_in_2_V_strb_V, i1 %stream_in_2_V_user_V, i1 %stream_in_2_V_last_V

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="22">
<![CDATA[
._crit_edge.loopexit:10 %in_element_int_2_data_V = extractvalue i22 %empty_31

]]></Node>
<StgValue><ssdm name="in_element_int_2_data_V"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="1">
<![CDATA[
._crit_edge.loopexit:11 %empty_32 = read i22 @_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A.i1P0A, i16 %stream_in_3_V_data_V, i2 %stream_in_3_V_keep_V, i2 %stream_in_3_V_strb_V, i1 %stream_in_3_V_user_V, i1 %stream_in_3_V_last_V

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="22">
<![CDATA[
._crit_edge.loopexit:12 %in_element_int_3_data_V = extractvalue i22 %empty_32

]]></Node>
<StgValue><ssdm name="in_element_int_3_data_V"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="30" op_0_bw="16">
<![CDATA[
._crit_edge.loopexit:19 %zext_ln87 = zext i16 %in_element_int_3_data_V

]]></Node>
<StgValue><ssdm name="zext_ln87"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge.loopexit:20 %mul_ln87 = mul i30 %zext_ln87, i30 %zext_ln87

]]></Node>
<StgValue><ssdm name="mul_ln87"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge.loopexit:13 %zext_ln215 = zext i16 %in_element_int_1_data_V

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge.loopexit:14 %zext_ln215_1 = zext i16 %in_element_int_2_data_V

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.loopexit:15 %ret = sub i17 %zext_ln215, i17 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge.loopexit:16 %sext_ln1345 = sext i17 %ret

]]></Node>
<StgValue><ssdm name="sext_ln1345"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:17 %mul_ln213 = mul i32 %sext_ln1345, i32 %sext_ln1345

]]></Node>
<StgValue><ssdm name="mul_ln213"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.loopexit:18 %ret_2 = add i17 %zext_ln215_1, i17 %zext_ln215

]]></Node>
<StgValue><ssdm name="ret_2"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge.loopexit:20 %mul_ln87 = mul i30 %zext_ln87, i30 %zext_ln87

]]></Node>
<StgValue><ssdm name="mul_ln87"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="114" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:17 %mul_ln213 = mul i32 %sext_ln1345, i32 %sext_ln1345

]]></Node>
<StgValue><ssdm name="mul_ln213"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge.loopexit:20 %mul_ln87 = mul i30 %zext_ln87, i30 %zext_ln87

]]></Node>
<StgValue><ssdm name="mul_ln87"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="116" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:17 %mul_ln213 = mul i32 %sext_ln1345, i32 %sext_ln1345

]]></Node>
<StgValue><ssdm name="mul_ln213"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge.loopexit:20 %mul_ln87 = mul i30 %zext_ln87, i30 %zext_ln87

]]></Node>
<StgValue><ssdm name="mul_ln87"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
._crit_edge.loopexit:21 %shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %mul_ln87, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:22 %add_ln87 = add i32 %shl_ln, i32 %mul_ln213

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="120" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:22 %add_ln87 = add i32 %shl_ln, i32 %mul_ln213

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="121" st_id="8" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit:23 %conv = uitodp i32 %add_ln87

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="122" st_id="9" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit:23 %conv = uitodp i32 %add_ln87

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="123" st_id="10" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit:23 %conv = uitodp i32 %add_ln87

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="124" st_id="11" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit:23 %conv = uitodp i32 %add_ln87

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="125" st_id="12" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit:23 %conv = uitodp i32 %add_ln87

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="126" st_id="13" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit:23 %conv = uitodp i32 %add_ln87

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="127" st_id="14" stage="57" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="128" st_id="15" stage="56" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="129" st_id="16" stage="55" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="130" st_id="17" stage="54" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="131" st_id="18" stage="53" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="132" st_id="19" stage="52" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="133" st_id="20" stage="51" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="134" st_id="21" stage="50" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="135" st_id="22" stage="49" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="136" st_id="23" stage="48" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="137" st_id="24" stage="47" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="138" st_id="25" stage="46" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="139" st_id="26" stage="45" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="140" st_id="27" stage="44" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="141" st_id="28" stage="43" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="142" st_id="29" stage="42" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="143" st_id="30" stage="41" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="144" st_id="31" stage="40" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="145" st_id="32" stage="39" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="146" st_id="33" stage="38" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="147" st_id="34" stage="37" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="148" st_id="35" stage="36" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="149" st_id="36" stage="35" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="150" st_id="37" stage="34" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="151" st_id="38" stage="33" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="152" st_id="39" stage="32" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="153" st_id="40" stage="31" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="154" st_id="41" stage="30" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="155" st_id="42" stage="29" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="156" st_id="43" stage="28" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="157" st_id="44" stage="27" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="158" st_id="45" stage="26" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="159" st_id="46" stage="25" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="160" st_id="47" stage="24" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="161" st_id="48" stage="23" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="162" st_id="49" stage="22" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="163" st_id="50" stage="21" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="164" st_id="51" stage="20" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="165" st_id="52" stage="19" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="166" st_id="53" stage="18" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="167" st_id="54" stage="17" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="168" st_id="55" stage="16" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="169" st_id="56" stage="15" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="170" st_id="57" stage="14" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="171" st_id="58" stage="13" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="172" st_id="59" stage="12" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="173" st_id="60" stage="11" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="174" st_id="61" stage="10" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="175" st_id="62" stage="9" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="176" st_id="63" stage="8" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="177" st_id="64" stage="7" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="178" st_id="65" stage="6" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="179" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="17">
<![CDATA[
._crit_edge.loopexit:25 %zext_ln534 = zext i17 %ret_2

]]></Node>
<StgValue><ssdm name="zext_ln534"/></StgValue>
</operation>

<operation id="180" st_id="65" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.loopexit:26 %conv_i = sitodp i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="181" st_id="66" stage="5" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="182" st_id="66" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.loopexit:26 %conv_i = sitodp i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="183" st_id="67" stage="4" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="184" st_id="67" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.loopexit:26 %conv_i = sitodp i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="185" st_id="68" stage="3" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="186" st_id="68" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.loopexit:26 %conv_i = sitodp i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="187" st_id="69" stage="2" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="188" st_id="69" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.loopexit:26 %conv_i = sitodp i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="189" st_id="70" stage="1" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %i_op_assign = dsqrt i64 @llvm.sqrt.f64, i64 %conv

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="190" st_id="70" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.loopexit:26 %conv_i = sitodp i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="191" st_id="71" stage="7" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:27 %val = dsub i64 %conv_i, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="192" st_id="72" stage="6" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:27 %val = dsub i64 %conv_i, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="193" st_id="73" stage="5" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:27 %val = dsub i64 %conv_i, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="194" st_id="74" stage="4" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:27 %val = dsub i64 %conv_i, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="195" st_id="75" stage="3" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:27 %val = dsub i64 %conv_i, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="196" st_id="76" stage="2" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:27 %val = dsub i64 %conv_i, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="197" st_id="77" stage="1" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:27 %val = dsub i64 %conv_i, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="198" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.loopexit:28 %reg = bitcast i64 %val

]]></Node>
<StgValue><ssdm name="reg"/></StgValue>
</operation>

<operation id="199" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge.loopexit:29 %trunc_ln306 = trunc i64 %reg

]]></Node>
<StgValue><ssdm name="trunc_ln306"/></StgValue>
</operation>

<operation id="200" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit:30 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %reg, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="201" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit:31 %exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %reg, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp"/></StgValue>
</operation>

<operation id="202" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.loopexit:32 %zext_ln311 = zext i11 %exp

]]></Node>
<StgValue><ssdm name="zext_ln311"/></StgValue>
</operation>

<operation id="203" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge.loopexit:34 %trunc_ln328 = trunc i64 %reg

]]></Node>
<StgValue><ssdm name="trunc_ln328"/></StgValue>
</operation>

<operation id="204" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge.loopexit:37 %icmp_ln323 = icmp_eq  i63 %trunc_ln306, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln323"/></StgValue>
</operation>

<operation id="205" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.loopexit:38 %sh_amt = sub i12 1075, i12 %zext_ln311

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="206" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.loopexit:39 %icmp_ln327 = icmp_eq  i11 %exp, i11 1075

]]></Node>
<StgValue><ssdm name="icmp_ln327"/></StgValue>
</operation>

<operation id="207" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.loopexit:40 %icmp_ln329 = icmp_sgt  i12 %sh_amt, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln329"/></StgValue>
</operation>

<operation id="208" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.loopexit:41 %icmp_ln330 = icmp_slt  i12 %sh_amt, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln330"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="209" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge.loopexit:33 %trunc_ln315 = trunc i64 %reg

]]></Node>
<StgValue><ssdm name="trunc_ln315"/></StgValue>
</operation>

<operation id="210" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge.loopexit:35 %p_Result_1 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln315

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="211" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge.loopexit:36 %zext_ln320 = zext i53 %p_Result_1

]]></Node>
<StgValue><ssdm name="zext_ln320"/></StgValue>
</operation>

<operation id="212" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.loopexit:42 %sh_amt_1 = sub i12 0, i12 %sh_amt

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="213" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit:44 %tmp = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_1, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="214" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.loopexit:45 %icmp_ln337 = icmp_slt  i7 %tmp, i7 1

]]></Node>
<StgValue><ssdm name="icmp_ln337"/></StgValue>
</operation>

<operation id="215" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.loopexit:48 %sext_ln331 = sext i12 %sh_amt

]]></Node>
<StgValue><ssdm name="sext_ln331"/></StgValue>
</operation>

<operation id="216" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit:49 %zext_ln331 = zext i32 %sext_ln331

]]></Node>
<StgValue><ssdm name="zext_ln331"/></StgValue>
</operation>

<operation id="217" st_id="79" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge.loopexit:50 %lshr_ln331 = lshr i54 %zext_ln320, i54 %zext_ln331

]]></Node>
<StgValue><ssdm name="lshr_ln331"/></StgValue>
</operation>

<operation id="218" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="54">
<![CDATA[
._crit_edge.loopexit:51 %trunc_ln331 = trunc i54 %lshr_ln331

]]></Node>
<StgValue><ssdm name="trunc_ln331"/></StgValue>
</operation>

<operation id="219" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.loopexit:52 %or_ln327 = or i1 %icmp_ln323, i1 %icmp_ln327

]]></Node>
<StgValue><ssdm name="or_ln327"/></StgValue>
</operation>

<operation id="220" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.loopexit:53 %xor_ln327 = xor i1 %or_ln327, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln327"/></StgValue>
</operation>

<operation id="221" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.loopexit:54 %and_ln330 = and i1 %icmp_ln330, i1 %xor_ln327

]]></Node>
<StgValue><ssdm name="and_ln330"/></StgValue>
</operation>

<operation id="222" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.loopexit:55 %and_ln330_1 = and i1 %and_ln330, i1 %icmp_ln329

]]></Node>
<StgValue><ssdm name="and_ln330_1"/></StgValue>
</operation>

<operation id="223" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit:56 %select_ln330 = select i1 %and_ln330_1, i32 %trunc_ln331, i32 0

]]></Node>
<StgValue><ssdm name="select_ln330"/></StgValue>
</operation>

<operation id="224" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit:57 %select_ln323 = select i1 %icmp_ln323, i32 0, i32 %select_ln330

]]></Node>
<StgValue><ssdm name="select_ln323"/></StgValue>
</operation>

<operation id="225" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.loopexit:58 %xor_ln323 = xor i1 %icmp_ln323, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln323"/></StgValue>
</operation>

<operation id="226" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.loopexit:59 %and_ln327 = and i1 %icmp_ln327, i1 %xor_ln323

]]></Node>
<StgValue><ssdm name="and_ln327"/></StgValue>
</operation>

<operation id="227" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit:60 %select_ln327 = select i1 %and_ln327, i32 %trunc_ln328, i32 %select_ln323

]]></Node>
<StgValue><ssdm name="select_ln327"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="228" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.loopexit:43 %sext_ln326 = sext i12 %sh_amt_1

]]></Node>
<StgValue><ssdm name="sext_ln326"/></StgValue>
</operation>

<operation id="229" st_id="80" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="icmp_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:46 %shl_ln339 = shl i32 %trunc_ln328, i32 %sext_ln326

]]></Node>
<StgValue><ssdm name="shl_ln339"/></StgValue>
</operation>

<operation id="230" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit:47 %select_ln337 = select i1 %icmp_ln337, i32 %shl_ln339, i32 0

]]></Node>
<StgValue><ssdm name="select_ln337"/></StgValue>
</operation>

<operation id="231" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.loopexit:61 %or_ln329 = or i1 %or_ln327, i1 %icmp_ln329

]]></Node>
<StgValue><ssdm name="or_ln329"/></StgValue>
</operation>

<operation id="232" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit:62 %select_ln329 = select i1 %or_ln329, i32 %select_ln327, i32 %select_ln337

]]></Node>
<StgValue><ssdm name="select_ln329"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="233" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:1 %line = phi i31 0, void %.lr.ph300, i31 %select_ln71_1, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="line"/></StgValue>
</operation>

<operation id="234" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:2 %column = phi i31 0, void %.lr.ph300, i31 %column_1, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="column"/></StgValue>
</operation>

<operation id="235" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="31">
<![CDATA[
:4 %zext_ln72 = zext i31 %column

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="236" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %icmp_ln72 = icmp_slt  i32 %zext_ln72, i32 %image_w_read

]]></Node>
<StgValue><ssdm name="icmp_ln72"/></StgValue>
</operation>

<operation id="237" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_71_1_VITIS_LOOP_72_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="238" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge.loopexit:1 %select_ln71 = select i1 %icmp_ln72, i31 %column, i31 0

]]></Node>
<StgValue><ssdm name="select_ln71"/></StgValue>
</operation>

<operation id="239" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge.loopexit:2 %zext_ln71 = zext i31 %select_ln71

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="240" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge.loopexit:3 %add_ln71_1 = add i31 %line, i31 1

]]></Node>
<StgValue><ssdm name="add_ln71_1"/></StgValue>
</operation>

<operation id="241" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge.loopexit:4 %select_ln71_1 = select i1 %icmp_ln72, i31 %line, i31 %add_ln71_1

]]></Node>
<StgValue><ssdm name="select_ln71_1"/></StgValue>
</operation>

<operation id="242" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.loopexit:5 %specpipeline_ln72 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln72"/></StgValue>
</operation>

<operation id="243" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:6 %specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln72"/></StgValue>
</operation>

<operation id="244" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:63 %sub_ln455 = sub i32 0, i32 %select_ln329

]]></Node>
<StgValue><ssdm name="sub_ln455"/></StgValue>
</operation>

<operation id="245" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit:64 %p_Val2_1 = select i1 %p_Result_s, i32 %sub_ln455, i32 %select_ln329

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="246" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit:65 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="247" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit:66 %phitmp = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_1, i32 1, i32 16

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="248" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.loopexit:67 %out_element_int_data_V = select i1 %tmp_1, i16 0, i16 %phitmp

]]></Node>
<StgValue><ssdm name="out_element_int_data_V"/></StgValue>
</operation>

<operation id="249" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge.loopexit:68 %or_ln93 = or i31 %select_ln71, i31 %select_ln71_1

]]></Node>
<StgValue><ssdm name="or_ln93"/></StgValue>
</operation>

<operation id="250" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge.loopexit:69 %out_element_int_user_V = icmp_eq  i31 %or_ln93, i31 0

]]></Node>
<StgValue><ssdm name="out_element_int_user_V"/></StgValue>
</operation>

<operation id="251" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:70 %out_element_int_last_V = icmp_eq  i32 %zext_ln71, i32 %sub

]]></Node>
<StgValue><ssdm name="out_element_int_last_V"/></StgValue>
</operation>

<operation id="252" st_id="81" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="16" op_7_bw="2" op_8_bw="2" op_9_bw="1" op_10_bw="1">
<![CDATA[
._crit_edge.loopexit:71 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A.i1P0A, i16 %stream_out_V_data_V, i2 %stream_out_V_keep_V, i2 %stream_out_V_strb_V, i1 %stream_out_V_user_V, i1 %stream_out_V_last_V, i16 %out_element_int_data_V, i2 0, i2 0, i1 %out_element_int_user_V, i1 %out_element_int_last_V

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="253" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge.loopexit:72 %column_1 = add i31 %select_ln71, i31 1

]]></Node>
<StgValue><ssdm name="column_1"/></StgValue>
</operation>

<operation id="254" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:73 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="255" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0">
<![CDATA[
._crit_edge301.loopexit:0 %ret_ln100 = ret

]]></Node>
<StgValue><ssdm name="ret_ln100"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
