Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Dec 21 11:40:48 2024
| Host         : monster running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file scroller_timing_summary_routed.rpt -pb scroller_timing_summary_routed.pb -rpx scroller_timing_summary_routed.rpx -warn_on_violation
| Design       : scroller
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.993        0.000                      0                  118        0.193        0.000                      0                  118        4.500        0.000                       0                    60  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.993        0.000                      0                  118        0.193        0.000                      0                  118        4.500        0.000                       0                    60  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.993ns  (required time - arrival time)
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.704ns (20.066%)  route 2.804ns (79.934%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.089ns = ( 16.089 - 10.000 ) 
    Source Clock Delay      (SCD):    6.426ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.800     6.426    clk_IBUF_BUFG
    SLICE_X161Y174       FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y174       FDRE (Prop_fdre_C_Q)         0.456     6.882 r  cnt_reg[18]/Q
                         net (fo=2, routed)           0.857     7.738    cnt_reg[18]
    SLICE_X160Y174       LUT6 (Prop_lut6_I1_O)        0.124     7.862 r  led[15]_i_5/O
                         net (fo=2, routed)           0.811     8.673    led[15]_i_5_n_0
    SLICE_X160Y172       LUT6 (Prop_lut6_I2_O)        0.124     8.797 r  cnt[0]_i_1/O
                         net (fo=27, routed)          1.137     9.934    cnt[0]_i_1_n_0
    SLICE_X161Y176       FDRE                                         r  cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.688    16.089    clk_IBUF_BUFG
    SLICE_X161Y176       FDRE                                         r  cnt_reg[24]/C
                         clock pessimism              0.302    16.392    
                         clock uncertainty           -0.035    16.356    
    SLICE_X161Y176       FDRE (Setup_fdre_C_R)       -0.429    15.927    cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.927    
                         arrival time                          -9.934    
  -------------------------------------------------------------------
                         slack                                  5.993    

Slack (MET) :             5.993ns  (required time - arrival time)
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.704ns (20.066%)  route 2.804ns (79.934%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.089ns = ( 16.089 - 10.000 ) 
    Source Clock Delay      (SCD):    6.426ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.800     6.426    clk_IBUF_BUFG
    SLICE_X161Y174       FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y174       FDRE (Prop_fdre_C_Q)         0.456     6.882 r  cnt_reg[18]/Q
                         net (fo=2, routed)           0.857     7.738    cnt_reg[18]
    SLICE_X160Y174       LUT6 (Prop_lut6_I1_O)        0.124     7.862 r  led[15]_i_5/O
                         net (fo=2, routed)           0.811     8.673    led[15]_i_5_n_0
    SLICE_X160Y172       LUT6 (Prop_lut6_I2_O)        0.124     8.797 r  cnt[0]_i_1/O
                         net (fo=27, routed)          1.137     9.934    cnt[0]_i_1_n_0
    SLICE_X161Y176       FDRE                                         r  cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.688    16.089    clk_IBUF_BUFG
    SLICE_X161Y176       FDRE                                         r  cnt_reg[25]/C
                         clock pessimism              0.302    16.392    
                         clock uncertainty           -0.035    16.356    
    SLICE_X161Y176       FDRE (Setup_fdre_C_R)       -0.429    15.927    cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.927    
                         arrival time                          -9.934    
  -------------------------------------------------------------------
                         slack                                  5.993    

Slack (MET) :             5.993ns  (required time - arrival time)
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.704ns (20.066%)  route 2.804ns (79.934%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.089ns = ( 16.089 - 10.000 ) 
    Source Clock Delay      (SCD):    6.426ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.800     6.426    clk_IBUF_BUFG
    SLICE_X161Y174       FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y174       FDRE (Prop_fdre_C_Q)         0.456     6.882 r  cnt_reg[18]/Q
                         net (fo=2, routed)           0.857     7.738    cnt_reg[18]
    SLICE_X160Y174       LUT6 (Prop_lut6_I1_O)        0.124     7.862 r  led[15]_i_5/O
                         net (fo=2, routed)           0.811     8.673    led[15]_i_5_n_0
    SLICE_X160Y172       LUT6 (Prop_lut6_I2_O)        0.124     8.797 r  cnt[0]_i_1/O
                         net (fo=27, routed)          1.137     9.934    cnt[0]_i_1_n_0
    SLICE_X161Y176       FDRE                                         r  cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.688    16.089    clk_IBUF_BUFG
    SLICE_X161Y176       FDRE                                         r  cnt_reg[26]/C
                         clock pessimism              0.302    16.392    
                         clock uncertainty           -0.035    16.356    
    SLICE_X161Y176       FDRE (Setup_fdre_C_R)       -0.429    15.927    cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         15.927    
                         arrival time                          -9.934    
  -------------------------------------------------------------------
                         slack                                  5.993    

Slack (MET) :             6.133ns  (required time - arrival time)
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.704ns (20.911%)  route 2.663ns (79.089%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.087ns = ( 16.087 - 10.000 ) 
    Source Clock Delay      (SCD):    6.426ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.800     6.426    clk_IBUF_BUFG
    SLICE_X161Y174       FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y174       FDRE (Prop_fdre_C_Q)         0.456     6.882 r  cnt_reg[18]/Q
                         net (fo=2, routed)           0.857     7.738    cnt_reg[18]
    SLICE_X160Y174       LUT6 (Prop_lut6_I1_O)        0.124     7.862 r  led[15]_i_5/O
                         net (fo=2, routed)           0.811     8.673    led[15]_i_5_n_0
    SLICE_X160Y172       LUT6 (Prop_lut6_I2_O)        0.124     8.797 r  cnt[0]_i_1/O
                         net (fo=27, routed)          0.995     9.792    cnt[0]_i_1_n_0
    SLICE_X161Y175       FDRE                                         r  cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.686    16.087    clk_IBUF_BUFG
    SLICE_X161Y175       FDRE                                         r  cnt_reg[20]/C
                         clock pessimism              0.302    16.390    
                         clock uncertainty           -0.035    16.354    
    SLICE_X161Y175       FDRE (Setup_fdre_C_R)       -0.429    15.925    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.925    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                  6.133    

Slack (MET) :             6.133ns  (required time - arrival time)
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.704ns (20.911%)  route 2.663ns (79.089%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.087ns = ( 16.087 - 10.000 ) 
    Source Clock Delay      (SCD):    6.426ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.800     6.426    clk_IBUF_BUFG
    SLICE_X161Y174       FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y174       FDRE (Prop_fdre_C_Q)         0.456     6.882 r  cnt_reg[18]/Q
                         net (fo=2, routed)           0.857     7.738    cnt_reg[18]
    SLICE_X160Y174       LUT6 (Prop_lut6_I1_O)        0.124     7.862 r  led[15]_i_5/O
                         net (fo=2, routed)           0.811     8.673    led[15]_i_5_n_0
    SLICE_X160Y172       LUT6 (Prop_lut6_I2_O)        0.124     8.797 r  cnt[0]_i_1/O
                         net (fo=27, routed)          0.995     9.792    cnt[0]_i_1_n_0
    SLICE_X161Y175       FDRE                                         r  cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.686    16.087    clk_IBUF_BUFG
    SLICE_X161Y175       FDRE                                         r  cnt_reg[21]/C
                         clock pessimism              0.302    16.390    
                         clock uncertainty           -0.035    16.354    
    SLICE_X161Y175       FDRE (Setup_fdre_C_R)       -0.429    15.925    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.925    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                  6.133    

Slack (MET) :             6.133ns  (required time - arrival time)
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.704ns (20.911%)  route 2.663ns (79.089%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.087ns = ( 16.087 - 10.000 ) 
    Source Clock Delay      (SCD):    6.426ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.800     6.426    clk_IBUF_BUFG
    SLICE_X161Y174       FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y174       FDRE (Prop_fdre_C_Q)         0.456     6.882 r  cnt_reg[18]/Q
                         net (fo=2, routed)           0.857     7.738    cnt_reg[18]
    SLICE_X160Y174       LUT6 (Prop_lut6_I1_O)        0.124     7.862 r  led[15]_i_5/O
                         net (fo=2, routed)           0.811     8.673    led[15]_i_5_n_0
    SLICE_X160Y172       LUT6 (Prop_lut6_I2_O)        0.124     8.797 r  cnt[0]_i_1/O
                         net (fo=27, routed)          0.995     9.792    cnt[0]_i_1_n_0
    SLICE_X161Y175       FDRE                                         r  cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.686    16.087    clk_IBUF_BUFG
    SLICE_X161Y175       FDRE                                         r  cnt_reg[22]/C
                         clock pessimism              0.302    16.390    
                         clock uncertainty           -0.035    16.354    
    SLICE_X161Y175       FDRE (Setup_fdre_C_R)       -0.429    15.925    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.925    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                  6.133    

Slack (MET) :             6.133ns  (required time - arrival time)
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.704ns (20.911%)  route 2.663ns (79.089%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.087ns = ( 16.087 - 10.000 ) 
    Source Clock Delay      (SCD):    6.426ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.800     6.426    clk_IBUF_BUFG
    SLICE_X161Y174       FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y174       FDRE (Prop_fdre_C_Q)         0.456     6.882 r  cnt_reg[18]/Q
                         net (fo=2, routed)           0.857     7.738    cnt_reg[18]
    SLICE_X160Y174       LUT6 (Prop_lut6_I1_O)        0.124     7.862 r  led[15]_i_5/O
                         net (fo=2, routed)           0.811     8.673    led[15]_i_5_n_0
    SLICE_X160Y172       LUT6 (Prop_lut6_I2_O)        0.124     8.797 r  cnt[0]_i_1/O
                         net (fo=27, routed)          0.995     9.792    cnt[0]_i_1_n_0
    SLICE_X161Y175       FDRE                                         r  cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.686    16.087    clk_IBUF_BUFG
    SLICE_X161Y175       FDRE                                         r  cnt_reg[23]/C
                         clock pessimism              0.302    16.390    
                         clock uncertainty           -0.035    16.354    
    SLICE_X161Y175       FDRE (Setup_fdre_C_R)       -0.429    15.925    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.925    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                  6.133    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[3]_lopt_replica/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.704ns (20.607%)  route 2.712ns (79.393%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.085ns = ( 16.085 - 10.000 ) 
    Source Clock Delay      (SCD):    6.426ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.800     6.426    clk_IBUF_BUFG
    SLICE_X161Y175       FDRE                                         r  cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y175       FDRE (Prop_fdre_C_Q)         0.456     6.882 f  cnt_reg[21]/Q
                         net (fo=2, routed)           1.004     7.886    cnt_reg[21]
    SLICE_X160Y175       LUT6 (Prop_lut6_I3_O)        0.124     8.010 r  led[15]_i_7/O
                         net (fo=2, routed)           0.821     8.831    led[15]_i_7_n_0
    SLICE_X160Y172       LUT5 (Prop_lut5_I4_O)        0.124     8.955 r  led[15]_i_2/O
                         net (fo=32, routed)          0.887     9.842    cnt_eq_1s
    SLICE_X156Y175       FDSE                                         r  led_reg[3]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.684    16.085    clk_IBUF_BUFG
    SLICE_X156Y175       FDSE                                         r  led_reg[3]_lopt_replica/C
                         clock pessimism              0.302    16.388    
                         clock uncertainty           -0.035    16.352    
    SLICE_X156Y175       FDSE (Setup_fdse_C_CE)      -0.205    16.147    led_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.147    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.306ns  (required time - arrival time)
  Source:                 cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.704ns (22.024%)  route 2.493ns (77.976%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.090ns = ( 16.090 - 10.000 ) 
    Source Clock Delay      (SCD):    6.426ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.800     6.426    clk_IBUF_BUFG
    SLICE_X161Y175       FDRE                                         r  cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y175       FDRE (Prop_fdre_C_Q)         0.456     6.882 f  cnt_reg[21]/Q
                         net (fo=2, routed)           1.004     7.886    cnt_reg[21]
    SLICE_X160Y175       LUT6 (Prop_lut6_I3_O)        0.124     8.010 r  led[15]_i_7/O
                         net (fo=2, routed)           0.670     8.680    led[15]_i_7_n_0
    SLICE_X160Y172       LUT6 (Prop_lut6_I0_O)        0.124     8.804 r  cnt[0]_i_1/O
                         net (fo=27, routed)          0.818     9.622    cnt[0]_i_1_n_0
    SLICE_X161Y172       FDRE                                         r  cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.689    16.090    clk_IBUF_BUFG
    SLICE_X161Y172       FDRE                                         r  cnt_reg[10]/C
                         clock pessimism              0.302    16.393    
                         clock uncertainty           -0.035    16.357    
    SLICE_X161Y172       FDRE (Setup_fdre_C_R)       -0.429    15.928    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.928    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                  6.306    

Slack (MET) :             6.306ns  (required time - arrival time)
  Source:                 cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.704ns (22.024%)  route 2.493ns (77.976%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.090ns = ( 16.090 - 10.000 ) 
    Source Clock Delay      (SCD):    6.426ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.800     6.426    clk_IBUF_BUFG
    SLICE_X161Y175       FDRE                                         r  cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y175       FDRE (Prop_fdre_C_Q)         0.456     6.882 f  cnt_reg[21]/Q
                         net (fo=2, routed)           1.004     7.886    cnt_reg[21]
    SLICE_X160Y175       LUT6 (Prop_lut6_I3_O)        0.124     8.010 r  led[15]_i_7/O
                         net (fo=2, routed)           0.670     8.680    led[15]_i_7_n_0
    SLICE_X160Y172       LUT6 (Prop_lut6_I0_O)        0.124     8.804 r  cnt[0]_i_1/O
                         net (fo=27, routed)          0.818     9.622    cnt[0]_i_1_n_0
    SLICE_X161Y172       FDRE                                         r  cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.401 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.689    16.090    clk_IBUF_BUFG
    SLICE_X161Y172       FDRE                                         r  cnt_reg[11]/C
                         clock pessimism              0.302    16.393    
                         clock uncertainty           -0.035    16.357    
    SLICE_X161Y172       FDRE (Setup_fdre_C_R)       -0.429    15.928    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.928    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                  6.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.520%)  route 0.122ns (46.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.635     1.987    clk_IBUF_BUFG
    SLICE_X156Y172       FDSE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y172       FDSE (Prop_fdse_C_Q)         0.141     2.128 r  led_reg[1]/Q
                         net (fo=2, routed)           0.122     2.251    led_OBUF[1]
    SLICE_X156Y172       FDSE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.904     2.534    clk_IBUF_BUFG
    SLICE_X156Y172       FDSE                                         r  led_reg[2]/C
                         clock pessimism             -0.547     1.987    
    SLICE_X156Y172       FDSE (Hold_fdse_C_D)         0.070     2.057    led_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.267%)  route 0.124ns (46.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.633     1.985    clk_IBUF_BUFG
    SLICE_X160Y175       FDSE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y175       FDSE (Prop_fdse_C_Q)         0.141     2.126 r  led_reg[3]/Q
                         net (fo=2, routed)           0.124     2.250    led_OBUF[3]
    SLICE_X160Y175       FDSE                                         r  led_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.902     2.532    clk_IBUF_BUFG
    SLICE_X160Y175       FDSE                                         r  led_reg[4]_lopt_replica/C
                         clock pessimism             -0.547     1.985    
    SLICE_X160Y175       FDSE (Hold_fdse_C_D)         0.071     2.056    led_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.929%)  route 0.125ns (47.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.635     1.987    clk_IBUF_BUFG
    SLICE_X156Y172       FDSE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y172       FDSE (Prop_fdse_C_Q)         0.141     2.128 r  led_reg[1]/Q
                         net (fo=2, routed)           0.125     2.254    led_OBUF[1]
    SLICE_X156Y172       FDSE                                         r  led_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.904     2.534    clk_IBUF_BUFG
    SLICE_X156Y172       FDSE                                         r  led_reg[2]_lopt_replica/C
                         clock pessimism             -0.547     1.987    
    SLICE_X156Y172       FDSE (Hold_fdse_C_D)         0.072     2.059    led_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.114%)  route 0.130ns (47.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.633     1.985    clk_IBUF_BUFG
    SLICE_X160Y175       FDSE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y175       FDSE (Prop_fdse_C_Q)         0.141     2.126 r  led_reg[3]/Q
                         net (fo=2, routed)           0.130     2.256    led_OBUF[3]
    SLICE_X160Y175       FDSE                                         r  led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.902     2.532    clk_IBUF_BUFG
    SLICE_X160Y175       FDSE                                         r  led_reg[4]/C
                         clock pessimism             -0.547     1.985    
    SLICE_X160Y175       FDSE (Hold_fdse_C_D)         0.075     2.060    led_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 led_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[10]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.273%)  route 0.127ns (43.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.634     1.986    clk_IBUF_BUFG
    SLICE_X162Y173       FDSE                                         r  led_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDSE (Prop_fdse_C_Q)         0.164     2.150 r  led_reg[9]/Q
                         net (fo=2, routed)           0.127     2.278    led_OBUF[9]
    SLICE_X163Y173       FDSE                                         r  led_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.903     2.533    clk_IBUF_BUFG
    SLICE_X163Y173       FDSE                                         r  led_reg[10]_lopt_replica/C
                         clock pessimism             -0.534     1.999    
    SLICE_X163Y173       FDSE (Hold_fdse_C_D)         0.066     2.065    led_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.328%)  route 0.157ns (52.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.535ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.634     1.986    clk_IBUF_BUFG
    SLICE_X160Y173       FDSE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y173       FDSE (Prop_fdse_C_Q)         0.141     2.127 r  led_reg[5]/Q
                         net (fo=2, routed)           0.157     2.284    led_OBUF[5]
    SLICE_X160Y172       FDSE                                         r  led_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.905     2.535    clk_IBUF_BUFG
    SLICE_X160Y172       FDSE                                         r  led_reg[6]_lopt_replica/C
                         clock pessimism             -0.534     2.001    
    SLICE_X160Y172       FDSE (Hold_fdse_C_D)         0.066     2.067    led_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[8]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.785%)  route 0.114ns (47.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.634     1.986    clk_IBUF_BUFG
    SLICE_X160Y173       FDSE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y173       FDSE (Prop_fdse_C_Q)         0.128     2.114 r  led_reg[7]/Q
                         net (fo=2, routed)           0.114     2.229    led_OBUF[7]
    SLICE_X162Y173       FDSE                                         r  led_reg[8]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.903     2.533    clk_IBUF_BUFG
    SLICE_X162Y173       FDSE                                         r  led_reg[8]_lopt_replica/C
                         clock pessimism             -0.534     1.999    
    SLICE_X162Y173       FDSE (Hold_fdse_C_D)        -0.002     1.997    led_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 led_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.511%)  route 0.160ns (55.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.633     1.985    clk_IBUF_BUFG
    SLICE_X160Y175       FDSE                                         r  led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y175       FDSE (Prop_fdse_C_Q)         0.128     2.113 r  led_reg[4]/Q
                         net (fo=2, routed)           0.160     2.273    led_OBUF[4]
    SLICE_X160Y173       FDSE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.903     2.533    clk_IBUF_BUFG
    SLICE_X160Y173       FDSE                                         r  led_reg[5]/C
                         clock pessimism             -0.511     2.022    
    SLICE_X160Y173       FDSE (Hold_fdse_C_D)         0.016     2.038    led_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 led_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.634     1.986    clk_IBUF_BUFG
    SLICE_X163Y173       FDSE                                         r  led_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y173       FDSE (Prop_fdse_C_Q)         0.141     2.127 r  led_reg[10]/Q
                         net (fo=2, routed)           0.170     2.298    led_OBUF[10]
    SLICE_X163Y173       FDSE                                         r  led_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.903     2.533    clk_IBUF_BUFG
    SLICE_X163Y173       FDSE                                         r  led_reg[11]/C
                         clock pessimism             -0.547     1.986    
    SLICE_X163Y173       FDSE (Hold_fdse_C_D)         0.070     2.056    led_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 led_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[12]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.597%)  route 0.182ns (56.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.535ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.634     1.986    clk_IBUF_BUFG
    SLICE_X163Y173       FDSE                                         r  led_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y173       FDSE (Prop_fdse_C_Q)         0.141     2.127 r  led_reg[11]/Q
                         net (fo=2, routed)           0.182     2.310    led_OBUF[11]
    SLICE_X162Y172       FDSE                                         r  led_reg[12]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.905     2.535    clk_IBUF_BUFG
    SLICE_X162Y172       FDSE                                         r  led_reg[12]_lopt_replica/C
                         clock pessimism             -0.534     2.001    
    SLICE_X162Y172       FDSE (Hold_fdse_C_D)         0.059     2.060    led_reg[12]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X161Y170  cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X161Y172  cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X161Y172  cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X161Y173  cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X161Y173  cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X161Y173  cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X161Y173  cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X161Y174  cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X161Y174  cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X157Y172  led_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X157Y172  led_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X156Y172  led_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X156Y172  led_reg[1]_lopt_replica/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X156Y172  led_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X156Y172  led_reg[2]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y170  cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y172  cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y172  cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y173  cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y170  cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y172  cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y172  cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y173  cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y173  cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y173  cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y173  cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y174  cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y174  cnt_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y174  cnt_reg[18]/C



