Scan design: A technique whereby storage elements (i.e., ﬂip-ﬂops) in an IC are connected in series to form
a  shift-register  structure  that  can  be  entered  into  a  test  mode  to  load/unload  data  values  to/from  the
individual ﬂip-ﬂops.