<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p127" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_127{left:86px;bottom:1140px;letter-spacing:-0.14px;word-spacing:-0.06px;}
#t2_127{left:83px;bottom:81px;letter-spacing:-0.14px;}
#t3_127{left:200px;bottom:81px;letter-spacing:-0.13px;}
#t4_127{left:165px;bottom:1083px;}
#t5_127{left:192px;bottom:1083px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t6_127{left:192px;bottom:1065px;letter-spacing:0.11px;}
#t7_127{left:165px;bottom:1028px;}
#t8_127{left:193px;bottom:1028px;letter-spacing:0.1px;}
#t9_127{left:192px;bottom:1010px;letter-spacing:0.1px;word-spacing:-0.38px;}
#ta_127{left:192px;bottom:991px;letter-spacing:0.09px;word-spacing:0.05px;}
#tb_127{left:165px;bottom:955px;}
#tc_127{left:192px;bottom:955px;letter-spacing:0.11px;word-spacing:-0.02px;}
#td_127{left:192px;bottom:936px;letter-spacing:0.11px;}
#te_127{left:137px;bottom:900px;}
#tf_127{left:165px;bottom:900px;letter-spacing:0.12px;word-spacing:-0.04px;}
#tg_127{left:165px;bottom:863px;}
#th_127{left:192px;bottom:863px;letter-spacing:0.09px;word-spacing:0.02px;}
#ti_127{left:192px;bottom:845px;letter-spacing:0.1px;word-spacing:-0.03px;}
#tj_127{left:165px;bottom:808px;}
#tk_127{left:192px;bottom:808px;letter-spacing:0.08px;word-spacing:0.01px;}
#tl_127{left:192px;bottom:790px;letter-spacing:0.09px;word-spacing:0.02px;}
#tm_127{left:165px;bottom:753px;}
#tn_127{left:192px;bottom:753px;letter-spacing:0.11px;word-spacing:-0.01px;}
#to_127{left:137px;bottom:716px;}
#tp_127{left:165px;bottom:716px;letter-spacing:0.1px;}
#tq_127{left:165px;bottom:698px;letter-spacing:0.07px;word-spacing:-0.08px;}
#tr_127{left:165px;bottom:680px;letter-spacing:0.11px;word-spacing:-0.49px;}
#ts_127{left:165px;bottom:661px;letter-spacing:0.1px;word-spacing:0.02px;}
#tt_127{left:165px;bottom:643px;letter-spacing:0.1px;word-spacing:-0.02px;}
#tu_127{left:165px;bottom:625px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tv_127{left:83px;bottom:578px;letter-spacing:0.19px;}
#tw_127{left:126px;bottom:578px;letter-spacing:0.16px;word-spacing:0.03px;}
#tx_127{left:138px;bottom:536px;letter-spacing:0.11px;word-spacing:-0.29px;}
#ty_127{left:138px;bottom:518px;letter-spacing:0.09px;word-spacing:0.03px;}
#tz_127{left:137px;bottom:499px;letter-spacing:0.11px;word-spacing:0.01px;}
#t10_127{left:137px;bottom:463px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t11_127{left:137px;bottom:444px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t12_127{left:138px;bottom:426px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t13_127{left:138px;bottom:389px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t14_127{left:138px;bottom:371px;letter-spacing:0.11px;}
#t15_127{left:165px;bottom:334px;}
#t16_127{left:193px;bottom:334px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t17_127{left:192px;bottom:316px;letter-spacing:0.08px;word-spacing:0.04px;}
#t18_127{left:165px;bottom:279px;}
#t19_127{left:192px;bottom:279px;letter-spacing:0.07px;word-spacing:0.06px;}
#t1a_127{left:165px;bottom:243px;}
#t1b_127{left:192px;bottom:243px;letter-spacing:0.03px;word-spacing:0.11px;}
#t1c_127{left:165px;bottom:206px;}
#t1d_127{left:192px;bottom:206px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1e_127{left:165px;bottom:169px;}
#t1f_127{left:192px;bottom:169px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1g_127{left:165px;bottom:133px;letter-spacing:0.11px;word-spacing:-0.02px;}

.s1_127{font-size:14px;font-family:Helvetica-Bold_7hj;color:#000;}
.s2_127{font-size:14px;font-family:Helvetica_a-;color:#000;}
.s3_127{font-size:15px;font-family:Times-Roman_az;color:#000;}
.s4_127{font-size:21px;font-family:Helvetica-Bold_7hj;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts127" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_7hj;
	src: url("fonts/Helvetica-Bold_7hj.woff") format("woff");
}

@font-face {
	font-family: Helvetica_a-;
	src: url("fonts/Helvetica_a-.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_az;
	src: url("fonts/Times-Roman_az.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg127Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg127" style="-webkit-user-select: none;"><object width="935" height="1210" data="127/127.svg" type="image/svg+xml" id="pdf127" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_127" class="t s1_127">Misaligned Memory Accesses </span>
<span id="t2_127" class="t s2_127">127 </span><span id="t3_127" class="t s2_127">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS32® Architecture, Revision 6.01 </span>
<span id="t4_127" class="t s3_127">• </span><span id="t5_127" class="t s3_127">More precisely, these are instructions that permit, and are required to support, implicit misaligned memory </span>
<span id="t6_127" class="t s3_127">accesses. </span>
<span id="t7_127" class="t s3_127">• </span><span id="t8_127" class="t s3_127">Release 5 of the MIPS Architecture defines instructions, the MSA vector loads and stores, which may be </span>
<span id="t9_127" class="t s3_127">aligned (for example, 128-bits on a 128 bit boundary), partially aligned (for example, “element aligned”, see </span>
<span id="ta_127" class="t s3_127">below), or misaligned. </span>
<span id="tb_127" class="t s3_127">• </span><span id="tc_127" class="t s3_127">Release 6 makes almost all memory access instructions into “instructions that permit implicit misaligned </span>
<span id="td_127" class="t s3_127">memory accesses” (with exceptions such as LL/SC). </span>
<span id="te_127" class="t s3_127">• </span><span id="tf_127" class="t s3_127">Aligned memory access instructions </span>
<span id="tg_127" class="t s3_127">• </span><span id="th_127" class="t s3_127">More precisely, these are instructions that do not permit, and which may be required to produce an excep- </span>
<span id="ti_127" class="t s3_127">tion, for misaligned addresses. </span>
<span id="tj_127" class="t s3_127">• </span><span id="tk_127" class="t s3_127">Prior to Release 6, all MIPS memory access instructions, for example, LW/SW, LL/SC, etc., required “natu- </span>
<span id="tl_127" class="t s3_127">ral alignment”, except for the “Unaligned Load and Store Instructions”, LWL/LWR and SWL/SWR. </span>
<span id="tm_127" class="t s3_127">• </span><span id="tn_127" class="t s3_127">Release 6 still requires alignment for a smaller set of memory access instructions, such as LL/SC. </span>
<span id="to_127" class="t s3_127">• </span><span id="tp_127" class="t s3_127">Misalignment is dynamic, known only when the address is computed (rather than static, explicit in the instruc- </span>
<span id="tq_127" class="t s3_127">tion as it is for LWL/LWR, etc.). We distinguish accesses for which the alignment is not yet known (“potentially </span>
<span id="tr_127" class="t s3_127">misaligned”), from those whose alignment is known to be misaligned (“actually misaligned”), and from those for </span>
<span id="ts_127" class="t s3_127">which the alignment is known to be naturally aligned (“actually aligned”). For example, LL/SC instructions are </span>
<span id="tt_127" class="t s3_127">never potentially misaligned, i.e., are always actually aligned (if they do not trap). MSA vector loads and stores </span>
<span id="tu_127" class="t s3_127">are potentially misaligned, although the programmer or compiler may prevent actual misalignment. </span>
<span id="tv_127" class="t s4_127">B.2 </span><span id="tw_127" class="t s4_127">Hardware Versus Software Support for Misaligned Memory Accesses </span>
<span id="tx_127" class="t s3_127">Processors that implement versions of the MIPS Architectures prior to Release 5 require “natural” alignment of mem- </span>
<span id="ty_127" class="t s3_127">ory operands for most memory operations: apart from unaligned load and store instructions such as LWL/LWR and </span>
<span id="tz_127" class="t s3_127">SWL/SWR, all memory accesses that are not naturally aligned are required to signal an Address Error exception. </span>
<span id="t10_127" class="t s3_127">Systems that implement Release 5 or higher of the MIPS Architectures require support for misaligned memory oper- </span>
<span id="t11_127" class="t s3_127">ands for MSA (MIPS SIMD Architecture) vector loads and stores (128-bit quantities). In Release 5, all misaligned </span>
<span id="t12_127" class="t s3_127">memory accesses other than MSA continue to produce the Address Error exception. </span>
<span id="t13_127" class="t s3_127">Systems that implement Release 6 or higher of the MIPS Architectures (Release 6) require support for misaligned </span>
<span id="t14_127" class="t s3_127">memory operands for almost all memory access instructions, including: </span>
<span id="t15_127" class="t s3_127">• </span><span id="t16_127" class="t s3_127">Byte loads and stores of course cannot be misaligned: LB, LBE, LBU, LBUE. Nor can cache PREF instruc- </span>
<span id="t17_127" class="t s3_127">tions, etc. </span>
<span id="t18_127" class="t s3_127">• </span><span id="t19_127" class="t s3_127">CPU loads and stores: LH/SH, LHU/SHU, LW/SW, LWU/SWU, and MIPS64 LD/SD </span>
<span id="t1a_127" class="t s3_127">• </span><span id="t1b_127" class="t s3_127">The EVA versions of the above: LHE, LWE, MIPS64 LDE </span>
<span id="t1c_127" class="t s3_127">• </span><span id="t1d_127" class="t s3_127">FPU loads and stores: LWC1/SWC1, LDC1/SDC1, LWXC1/SWXC1, LDXC1/SDXC1, LUXC1/SUXC1 </span>
<span id="t1e_127" class="t s3_127">• </span><span id="t1f_127" class="t s3_127">Coprocessor loads and stores: LWC2/SDC2, LDC2/SDC2 </span>
<span id="t1g_127" class="t s3_127">These are collectively called the “Ordinary Memory Accesses”. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
