
*** Running vivado
    with args -log hw5_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source hw5_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source hw5_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Leo/Desktop/FPGA/ip_repo/calculator_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Leo/Desktop/FPGA/ip_repo/djb2_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Leo/Desktop/FPGA/ip_repo/djb2_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Leo/Desktop/FPGA/ip_repo/djb2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Leo/Desktop/FPGA/ip_repo/sorting_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Leo/Desktop/FPGA/ip_repo/sorting_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Leo/Desktop/FPGA/ip_repo/sorting_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Leo/Desktop/FPGA/ip_repo/PWM_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Leo/Desktop/FPGA/ip_repo/parity_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 297.234 ; gain = 46.082
Command: link_design -top hw5_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Leo/Desktop/FPGA/hw5/hw5.srcs/sources_1/bd/hw5/ip/hw5_PWM_0_0/hw5_PWM_0_0.dcp' for cell 'hw5_i/PWM_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Leo/Desktop/FPGA/hw5/hw5.srcs/sources_1/bd/hw5/ip/hw5_calculator_0_0/hw5_calculator_0_0.dcp' for cell 'hw5_i/calculator_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Leo/Desktop/FPGA/hw5/hw5.srcs/sources_1/bd/hw5/ip/hw5_djb2_0_0/hw5_djb2_0_0.dcp' for cell 'hw5_i/djb2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Leo/Desktop/FPGA/hw5/hw5.srcs/sources_1/bd/hw5/ip/hw5_parity_0_1/hw5_parity_0_1.dcp' for cell 'hw5_i/parity_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Leo/Desktop/FPGA/hw5/hw5.srcs/sources_1/bd/hw5/ip/hw5_processing_system7_0_0/hw5_processing_system7_0_0.dcp' for cell 'hw5_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Leo/Desktop/FPGA/hw5/hw5.srcs/sources_1/bd/hw5/ip/hw5_rst_ps7_0_100M_0/hw5_rst_ps7_0_100M_0.dcp' for cell 'hw5_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Leo/Desktop/FPGA/hw5/hw5.srcs/sources_1/bd/hw5/ip/hw5_sorting_0_0/hw5_sorting_0_0.dcp' for cell 'hw5_i/sorting_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Leo/Desktop/FPGA/hw5/hw5.srcs/sources_1/bd/hw5/ip/hw5_xbar_0/hw5_xbar_0.dcp' for cell 'hw5_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Leo/Desktop/FPGA/hw5/hw5.srcs/sources_1/bd/hw5/ip/hw5_auto_pc_0/hw5_auto_pc_0.dcp' for cell 'hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 204 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Leo/Desktop/FPGA/hw5/hw5.srcs/sources_1/bd/hw5/ip/hw5_processing_system7_0_0/hw5_processing_system7_0_0.xdc] for cell 'hw5_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Leo/Desktop/FPGA/hw5/hw5.srcs/sources_1/bd/hw5/ip/hw5_processing_system7_0_0/hw5_processing_system7_0_0.xdc] for cell 'hw5_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Leo/Desktop/FPGA/hw5/hw5.srcs/sources_1/bd/hw5/ip/hw5_rst_ps7_0_100M_0/hw5_rst_ps7_0_100M_0_board.xdc] for cell 'hw5_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/FPGA/hw5/hw5.srcs/sources_1/bd/hw5/ip/hw5_rst_ps7_0_100M_0/hw5_rst_ps7_0_100M_0_board.xdc] for cell 'hw5_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Leo/Desktop/FPGA/hw5/hw5.srcs/sources_1/bd/hw5/ip/hw5_rst_ps7_0_100M_0/hw5_rst_ps7_0_100M_0.xdc] for cell 'hw5_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/FPGA/hw5/hw5.srcs/sources_1/bd/hw5/ip/hw5_rst_ps7_0_100M_0/hw5_rst_ps7_0_100M_0.xdc] for cell 'hw5_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Leo/Desktop/FPGA/hw5/hw5.srcs/sources_1/bd/hw5/ip/hw5_PWM_0_0/src/PWM_ooc.xdc] for cell 'hw5_i/PWM_0/inst'
Finished Parsing XDC File [c:/Users/Leo/Desktop/FPGA/hw5/hw5.srcs/sources_1/bd/hw5/ip/hw5_PWM_0_0/src/PWM_ooc.xdc] for cell 'hw5_i/PWM_0/inst'
Parsing XDC File [C:/Users/Leo/Desktop/FPGA/hw5/hw5.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/Leo/Desktop/FPGA/hw5/hw5.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Leo/Desktop/FPGA/hw5/hw5.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/Leo/Desktop/FPGA/hw5/hw5.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [C:/Users/Leo/Desktop/FPGA/hw5/hw5.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/Leo/Desktop/FPGA/hw5/hw5.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Leo/Desktop/FPGA/hw5/hw5.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/Leo/Desktop/FPGA/hw5/hw5.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Leo/Desktop/FPGA/hw5/hw5.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Leo/Desktop/FPGA/hw5/hw5.srcs/constrs_1/imports/xdc/pynq-z2_v1.0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

25 Infos, 6 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 678.984 ; gain = 381.750
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 686.145 ; gain = 7.160

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d171e63d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1180.074 ; gain = 493.781

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1abe61995

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1180.074 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 159337edd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1180.074 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 4 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ae1dd50f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1180.074 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 246 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1ae1dd50f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1180.074 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 2e012bbcb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1180.074 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2e012bbcb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1180.074 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1180.074 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2e012bbcb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1180.074 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2e012bbcb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1180.074 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2e012bbcb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1180.074 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 6 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1180.074 ; gain = 501.090
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.252 . Memory (MB): peak = 1180.074 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.runs/impl_1/hw5_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file hw5_wrapper_drc_opted.rpt -pb hw5_wrapper_drc_opted.pb -rpx hw5_wrapper_drc_opted.rpx
Command: report_drc -file hw5_wrapper_drc_opted.rpt -pb hw5_wrapper_drc_opted.pb -rpx hw5_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Leo/Desktop/FPGA/hw5/hw5.runs/impl_1/hw5_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1180.074 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1182.395 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1e4637171

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.178 . Memory (MB): peak = 1182.395 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1182.395 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 124b04bb1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1198.148 ; gain = 15.754

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1719ec05a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1213.504 ; gain = 31.109

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1719ec05a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1213.504 ; gain = 31.109
Phase 1 Placer Initialization | Checksum: 1719ec05a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1213.504 ; gain = 31.109

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ef64672f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1213.504 ; gain = 31.109

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1213.504 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1b2cf5a32

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1213.504 ; gain = 31.109
Phase 2 Global Placement | Checksum: 1703231ff

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1213.504 ; gain = 31.109

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1703231ff

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1213.504 ; gain = 31.109

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 235d77f6d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1213.504 ; gain = 31.109

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1786d5f2b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1213.504 ; gain = 31.109

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1786d5f2b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1213.504 ; gain = 31.109

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1786d5f2b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1213.504 ; gain = 31.109

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 25e107889

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1213.504 ; gain = 31.109

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1987ca70b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1213.504 ; gain = 31.109

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 17f6fd4e4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1213.504 ; gain = 31.109

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 17f6fd4e4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1213.504 ; gain = 31.109

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1de7abe45

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 1213.504 ; gain = 31.109
Phase 3 Detail Placement | Checksum: 1de7abe45

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 1213.504 ; gain = 31.109

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1af9774fb

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1af9774fb

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1231.375 ; gain = 48.980
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.417. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 115b527d4

Time (s): cpu = 00:01:29 ; elapsed = 00:01:25 . Memory (MB): peak = 1231.375 ; gain = 48.980
Phase 4.1 Post Commit Optimization | Checksum: 115b527d4

Time (s): cpu = 00:01:29 ; elapsed = 00:01:25 . Memory (MB): peak = 1231.375 ; gain = 48.980

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 115b527d4

Time (s): cpu = 00:01:29 ; elapsed = 00:01:25 . Memory (MB): peak = 1231.375 ; gain = 48.980

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 115b527d4

Time (s): cpu = 00:01:30 ; elapsed = 00:01:25 . Memory (MB): peak = 1231.375 ; gain = 48.980

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 17322caef

Time (s): cpu = 00:01:30 ; elapsed = 00:01:25 . Memory (MB): peak = 1231.375 ; gain = 48.980
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17322caef

Time (s): cpu = 00:01:30 ; elapsed = 00:01:25 . Memory (MB): peak = 1231.375 ; gain = 48.980
Ending Placer Task | Checksum: 11d3e9e0b

Time (s): cpu = 00:01:30 ; elapsed = 00:01:25 . Memory (MB): peak = 1231.375 ; gain = 48.980
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 6 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:28 . Memory (MB): peak = 1231.375 ; gain = 51.301
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.989 . Memory (MB): peak = 1238.945 ; gain = 7.570
INFO: [Common 17-1381] The checkpoint 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.runs/impl_1/hw5_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file hw5_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1238.945 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file hw5_wrapper_utilization_placed.rpt -pb hw5_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 1238.945 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file hw5_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1238.945 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 2eb9c2ca ConstDB: 0 ShapeSum: ee84db41 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1051413ab

Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 1366.090 ; gain = 127.145
Post Restoration Checksum: NetGraph: 6f9ddc81 NumContArr: 9576372a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1051413ab

Time (s): cpu = 00:00:44 ; elapsed = 00:00:42 . Memory (MB): peak = 1366.090 ; gain = 127.145

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1051413ab

Time (s): cpu = 00:00:44 ; elapsed = 00:00:42 . Memory (MB): peak = 1372.906 ; gain = 133.961

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1051413ab

Time (s): cpu = 00:00:44 ; elapsed = 00:00:42 . Memory (MB): peak = 1372.906 ; gain = 133.961
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1bb1fa14e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 1397.793 ; gain = 158.848
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.094 | TNS=-9270.793| WHS=-0.359 | THS=-25.268|

Phase 2 Router Initialization | Checksum: 22f135011

Time (s): cpu = 00:00:48 ; elapsed = 00:00:45 . Memory (MB): peak = 1408.043 ; gain = 169.098

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1242f0855

Time (s): cpu = 00:00:53 ; elapsed = 00:00:48 . Memory (MB): peak = 1408.043 ; gain = 169.098

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 893
 Number of Nodes with overlaps = 202
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.543 | TNS=-10618.770| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 963f0564

Time (s): cpu = 00:01:09 ; elapsed = 00:00:57 . Memory (MB): peak = 1408.043 ; gain = 169.098

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 301
 Number of Nodes with overlaps = 174
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.190 | TNS=-10621.170| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c4eb30cb

Time (s): cpu = 00:01:16 ; elapsed = 00:01:02 . Memory (MB): peak = 1408.043 ; gain = 169.098

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 229
 Number of Nodes with overlaps = 134
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.443 | TNS=-10641.488| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1e406a2b8

Time (s): cpu = 00:01:23 ; elapsed = 00:01:07 . Memory (MB): peak = 1408.043 ; gain = 169.098
Phase 4 Rip-up And Reroute | Checksum: 1e406a2b8

Time (s): cpu = 00:01:23 ; elapsed = 00:01:07 . Memory (MB): peak = 1408.043 ; gain = 169.098

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 19bb46b59

Time (s): cpu = 00:01:24 ; elapsed = 00:01:07 . Memory (MB): peak = 1408.043 ; gain = 169.098
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.044 | TNS=-10538.208| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 20da5f5d2

Time (s): cpu = 00:01:24 ; elapsed = 00:01:07 . Memory (MB): peak = 1408.043 ; gain = 169.098

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20da5f5d2

Time (s): cpu = 00:01:24 ; elapsed = 00:01:07 . Memory (MB): peak = 1408.043 ; gain = 169.098
Phase 5 Delay and Skew Optimization | Checksum: 20da5f5d2

Time (s): cpu = 00:01:24 ; elapsed = 00:01:07 . Memory (MB): peak = 1408.043 ; gain = 169.098

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17c6ada70

Time (s): cpu = 00:01:25 ; elapsed = 00:01:08 . Memory (MB): peak = 1408.043 ; gain = 169.098
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.042 | TNS=-10528.562| WHS=0.051  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17c6ada70

Time (s): cpu = 00:01:25 ; elapsed = 00:01:08 . Memory (MB): peak = 1408.043 ; gain = 169.098
Phase 6 Post Hold Fix | Checksum: 17c6ada70

Time (s): cpu = 00:01:25 ; elapsed = 00:01:08 . Memory (MB): peak = 1408.043 ; gain = 169.098

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.293 %
  Global Horizontal Routing Utilization  = 1.63835 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 37.8378%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 75.6757%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 94.1176%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X18Y98 -> INT_L_X18Y98
   INT_L_X18Y97 -> INT_L_X18Y97
   INT_L_X18Y96 -> INT_L_X18Y96
West Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.333333 Sparse Ratio: 0.75
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2330fb5ff

Time (s): cpu = 00:01:25 ; elapsed = 00:01:08 . Memory (MB): peak = 1408.043 ; gain = 169.098

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2330fb5ff

Time (s): cpu = 00:01:25 ; elapsed = 00:01:08 . Memory (MB): peak = 1408.043 ; gain = 169.098

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1768ddb17

Time (s): cpu = 00:01:25 ; elapsed = 00:01:08 . Memory (MB): peak = 1408.043 ; gain = 169.098

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.042 | TNS=-10528.562| WHS=0.051  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1768ddb17

Time (s): cpu = 00:01:25 ; elapsed = 00:01:08 . Memory (MB): peak = 1408.043 ; gain = 169.098
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:25 ; elapsed = 00:01:08 . Memory (MB): peak = 1408.043 ; gain = 169.098

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 7 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:12 . Memory (MB): peak = 1408.043 ; gain = 169.098
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1408.043 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.runs/impl_1/hw5_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file hw5_wrapper_drc_routed.rpt -pb hw5_wrapper_drc_routed.pb -rpx hw5_wrapper_drc_routed.rpx
Command: report_drc -file hw5_wrapper_drc_routed.rpt -pb hw5_wrapper_drc_routed.pb -rpx hw5_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Leo/Desktop/FPGA/hw5/hw5.runs/impl_1/hw5_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file hw5_wrapper_methodology_drc_routed.rpt -pb hw5_wrapper_methodology_drc_routed.pb -rpx hw5_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file hw5_wrapper_methodology_drc_routed.rpt -pb hw5_wrapper_methodology_drc_routed.pb -rpx hw5_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Leo/Desktop/FPGA/hw5/hw5.runs/impl_1/hw5_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1418.457 ; gain = 10.414
INFO: [runtcl-4] Executing : report_power -file hw5_wrapper_power_routed.rpt -pb hw5_wrapper_power_summary_routed.pb -rpx hw5_wrapper_power_routed.rpx
Command: report_power -file hw5_wrapper_power_routed.rpt -pb hw5_wrapper_power_summary_routed.pb -rpx hw5_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
93 Infos, 7 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file hw5_wrapper_route_status.rpt -pb hw5_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file hw5_wrapper_timing_summary_routed.rpt -pb hw5_wrapper_timing_summary_routed.pb -rpx hw5_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file hw5_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file hw5_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file hw5_wrapper_bus_skew_routed.rpt -pb hw5_wrapper_bus_skew_routed.pb -rpx hw5_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force hw5_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/C/C0 input hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/C/C0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/C/C0 input hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/C/C0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/C/C0__0 input hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/C/C0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/C/C0__0 input hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/C/C0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/C/C0__1 input hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/C/C0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/C/C0__1 input hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/C/C0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/C/C0 output hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/C/C0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/C/C0__0 output hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/C/C0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/C/C0__1 output hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/C/C0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/C/C0 multiplier stage hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/C/C0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/C/C0__0 multiplier stage hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/C/C0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/C/C0__1 multiplier stage hw5_i/calculator_0/inst/calculator_v1_0_S00_AXI_inst/C/C0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./hw5_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Dec  2 20:54:43 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 19 Warnings, 5 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1863.762 ; gain = 418.922
INFO: [Common 17-206] Exiting Vivado at Sun Dec  2 20:54:44 2018...
