{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664475954489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664475954497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 29 15:25:54 2022 " "Processing started: Thu Sep 29 15:25:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664475954497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664475954497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Registradores -c Registradores " "Command: quartus_map --read_settings_files=on --write_settings_files=off Registradores -c Registradores" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664475954497 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664475954768 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664475954769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/ConversorHexa/ConversorHexadecimal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/aldeena/Documentos/UTFPR/ProjetosDigitais/ConversorHexa/ConversorHexadecimal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConversorHexaDecimal-arc_sevenseg " "Found design unit 1: ConversorHexaDecimal-arc_sevenseg" {  } { { "../ConversorHexa/ConversorHexadecimal.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/ConversorHexa/ConversorHexadecimal.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664475966674 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConversorHexaDecimal " "Found entity 1: ConversorHexaDecimal" {  } { { "../ConversorHexa/ConversorHexadecimal.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/ConversorHexa/ConversorHexadecimal.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664475966674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664475966674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registrador4BitsPIPO.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Registrador4BitsPIPO.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Registrador4BitsPIPO " "Found entity 1: Registrador4BitsPIPO" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664475966675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664475966675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registradores.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Registradores.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Registradores " "Found entity 1: Registradores" {  } { { "Registradores.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registradores.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664475966675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664475966675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Somador4Bits/SomadorCompleto.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /home/aldeena/Documentos/UTFPR/ProjetosDigitais/Somador4Bits/SomadorCompleto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SomadorCompleto " "Found entity 1: SomadorCompleto" {  } { { "../Somador4Bits/SomadorCompleto.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Somador4Bits/SomadorCompleto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664475966676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664475966676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controlador2Portas.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Controlador2Portas.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Controlador2Portas " "Found entity 1: Controlador2Portas" {  } { { "Controlador2Portas.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Controlador2Portas.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664475966676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664475966676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controlador4Bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Controlador4Bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Controlador4Bits " "Found entity 1: Controlador4Bits" {  } { { "Controlador4Bits.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Controlador4Bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664475966677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664475966677 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Registradores " "Elaborating entity \"Registradores\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664475966736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConversorHexaDecimal ConversorHexaDecimal:inst6 " "Elaborating entity \"ConversorHexaDecimal\" for hierarchy \"ConversorHexaDecimal:inst6\"" {  } { { "Registradores.bdf" "inst6" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registradores.bdf" { { 24 96 272 144 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664475966753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador4BitsPIPO Registrador4BitsPIPO:inst34 " "Elaborating entity \"Registrador4BitsPIPO\" for hierarchy \"Registrador4BitsPIPO:inst34\"" {  } { { "Registradores.bdf" "inst34" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registradores.bdf" { { 216 -168 -72 376 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664475966755 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DFF inst1 " "Block or symbol \"DFF\" of instance \"inst1\" overlaps another block or symbol" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 464 528 392 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1664475966755 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DFF inst2 " "Block or symbol \"DFF\" of instance \"inst2\" overlaps another block or symbol" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 704 768 392 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1664475966756 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DFF inst3 " "Block or symbol \"DFF\" of instance \"inst3\" overlaps another block or symbol" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 944 1008 392 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1664475966756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controlador4Bits Controlador4Bits:inst36 " "Elaborating entity \"Controlador4Bits\" for hierarchy \"Controlador4Bits:inst36\"" {  } { { "Registradores.bdf" "inst36" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registradores.bdf" { { 216 1232 1328 472 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664475966759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controlador2Portas Controlador4Bits:inst36\|Controlador2Portas:inst " "Elaborating entity \"Controlador2Portas\" for hierarchy \"Controlador4Bits:inst36\|Controlador2Portas:inst\"" {  } { { "Controlador4Bits.bdf" "inst" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Controlador4Bits.bdf" { { 88 384 496 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664475966760 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst3 " "Block or symbol \"NOT\" of instance \"inst3\" overlaps another block or symbol" {  } { { "Controlador2Portas.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Controlador2Portas.bdf" { { 96 320 368 128 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1664475966761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorCompleto SomadorCompleto:inst12 " "Elaborating entity \"SomadorCompleto\" for hierarchy \"SomadorCompleto:inst12\"" {  } { { "Registradores.bdf" "inst12" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registradores.bdf" { { 632 208 304 728 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664475966763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7486 SomadorCompleto:inst12\|7486:inst5 " "Elaborating entity \"7486\" for hierarchy \"SomadorCompleto:inst12\|7486:inst5\"" {  } { { "../Somador4Bits/SomadorCompleto.bdf" "inst5" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Somador4Bits/SomadorCompleto.bdf" { { 128 632 696 168 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664475966767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SomadorCompleto:inst12\|7486:inst5 " "Elaborated megafunction instantiation \"SomadorCompleto:inst12\|7486:inst5\"" {  } { { "../Somador4Bits/SomadorCompleto.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Somador4Bits/SomadorCompleto.bdf" { { 128 632 696 168 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664475966767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7432 SomadorCompleto:inst12\|7432:inst3 " "Elaborating entity \"7432\" for hierarchy \"SomadorCompleto:inst12\|7432:inst3\"" {  } { { "../Somador4Bits/SomadorCompleto.bdf" "inst3" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Somador4Bits/SomadorCompleto.bdf" { { 200 752 816 240 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664475966771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SomadorCompleto:inst12\|7432:inst3 " "Elaborated megafunction instantiation \"SomadorCompleto:inst12\|7432:inst3\"" {  } { { "../Somador4Bits/SomadorCompleto.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Somador4Bits/SomadorCompleto.bdf" { { 200 752 816 240 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664475966772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7408 SomadorCompleto:inst12\|7408:inst " "Elaborating entity \"7408\" for hierarchy \"SomadorCompleto:inst12\|7408:inst\"" {  } { { "../Somador4Bits/SomadorCompleto.bdf" "inst" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Somador4Bits/SomadorCompleto.bdf" { { 176 496 560 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664475966775 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SomadorCompleto:inst12\|7408:inst " "Elaborated megafunction instantiation \"SomadorCompleto:inst12\|7408:inst\"" {  } { { "../Somador4Bits/SomadorCompleto.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Somador4Bits/SomadorCompleto.bdf" { { 176 496 560 216 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664475966776 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst34\|inst Registrador4BitsPIPO:inst34\|inst~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst34\|inst\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst34\|inst~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 224 288 392 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475967406 "|Registradores|Registrador4BitsPIPO:inst34|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst34\|inst1 Registrador4BitsPIPO:inst34\|inst1~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst34\|inst1\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst34\|inst1~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 464 528 392 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475967406 "|Registradores|Registrador4BitsPIPO:inst34|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst34\|inst2 Registrador4BitsPIPO:inst34\|inst2~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst34\|inst2\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst34\|inst2~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 704 768 392 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475967406 "|Registradores|Registrador4BitsPIPO:inst34|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst34\|inst3 Registrador4BitsPIPO:inst34\|inst3~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst34\|inst3\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst34\|inst3~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 944 1008 392 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475967406 "|Registradores|Registrador4BitsPIPO:inst34|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst\|inst Registrador4BitsPIPO:inst\|inst~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst\|inst\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst\|inst~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 224 288 392 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475967406 "|Registradores|Registrador4BitsPIPO:inst|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst\|inst1 Registrador4BitsPIPO:inst\|inst1~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst\|inst1\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst\|inst1~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 464 528 392 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475967406 "|Registradores|Registrador4BitsPIPO:inst|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst\|inst2 Registrador4BitsPIPO:inst\|inst2~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst\|inst2\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst\|inst2~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 704 768 392 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475967406 "|Registradores|Registrador4BitsPIPO:inst|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst\|inst3 Registrador4BitsPIPO:inst\|inst3~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst\|inst3\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst\|inst3~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 944 1008 392 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475967406 "|Registradores|Registrador4BitsPIPO:inst|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst1\|inst Registrador4BitsPIPO:inst1\|inst~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst1\|inst\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst1\|inst~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 224 288 392 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475967406 "|Registradores|Registrador4BitsPIPO:inst1|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst1\|inst1 Registrador4BitsPIPO:inst1\|inst1~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst1\|inst1\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst1\|inst1~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 464 528 392 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475967406 "|Registradores|Registrador4BitsPIPO:inst1|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst1\|inst2 Registrador4BitsPIPO:inst1\|inst2~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst1\|inst2\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst1\|inst2~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 704 768 392 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475967406 "|Registradores|Registrador4BitsPIPO:inst1|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst1\|inst3 Registrador4BitsPIPO:inst1\|inst3~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst1\|inst3\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst1\|inst3~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 944 1008 392 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475967406 "|Registradores|Registrador4BitsPIPO:inst1|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst2\|inst Registrador4BitsPIPO:inst2\|inst~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst2\|inst\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst2\|inst~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 224 288 392 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475967406 "|Registradores|Registrador4BitsPIPO:inst2|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst2\|inst1 Registrador4BitsPIPO:inst2\|inst1~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst2\|inst1\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst2\|inst1~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 464 528 392 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475967406 "|Registradores|Registrador4BitsPIPO:inst2|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst2\|inst2 Registrador4BitsPIPO:inst2\|inst2~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst2\|inst2\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst2\|inst2~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 704 768 392 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475967406 "|Registradores|Registrador4BitsPIPO:inst2|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst2\|inst3 Registrador4BitsPIPO:inst2\|inst3~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst2\|inst3\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst2\|inst3~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 944 1008 392 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475967406 "|Registradores|Registrador4BitsPIPO:inst2|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst3\|inst Registrador4BitsPIPO:inst3\|inst~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst3\|inst\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst3\|inst~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 224 288 392 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475967406 "|Registradores|Registrador4BitsPIPO:inst3|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst3\|inst1 Registrador4BitsPIPO:inst3\|inst1~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst3\|inst1\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst3\|inst1~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 464 528 392 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475967406 "|Registradores|Registrador4BitsPIPO:inst3|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst3\|inst2 Registrador4BitsPIPO:inst3\|inst2~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst3\|inst2\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst3\|inst2~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 704 768 392 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475967406 "|Registradores|Registrador4BitsPIPO:inst3|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst3\|inst3 Registrador4BitsPIPO:inst3\|inst3~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst3\|inst3\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst3\|inst3~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 944 1008 392 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475967406 "|Registradores|Registrador4BitsPIPO:inst3|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst4\|inst Registrador4BitsPIPO:inst4\|inst~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst4\|inst\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst4\|inst~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 224 288 392 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475967406 "|Registradores|Registrador4BitsPIPO:inst4|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst4\|inst1 Registrador4BitsPIPO:inst4\|inst1~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst4\|inst1\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst4\|inst1~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 464 528 392 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475967406 "|Registradores|Registrador4BitsPIPO:inst4|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst4\|inst2 Registrador4BitsPIPO:inst4\|inst2~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst4\|inst2\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst4\|inst2~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 704 768 392 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475967406 "|Registradores|Registrador4BitsPIPO:inst4|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Registrador4BitsPIPO:inst4\|inst3 Registrador4BitsPIPO:inst4\|inst3~_emulated Registrador4BitsPIPO:inst34\|inst~1 " "Register \"Registrador4BitsPIPO:inst4\|inst3\" is converted into an equivalent circuit using register \"Registrador4BitsPIPO:inst4\|inst3~_emulated\" and latch \"Registrador4BitsPIPO:inst34\|inst~1\"" {  } { { "Registrador4BitsPIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Registradores/Registrador4BitsPIPO.bdf" { { 312 944 1008 392 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664475967406 "|Registradores|Registrador4BitsPIPO:inst4|inst3"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1664475967406 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1664475967565 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664475968076 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664475968076 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664475968118 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664475968118 ""} { "Info" "ICUT_CUT_TM_LCELLS" "103 " "Implemented 103 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664475968118 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664475968118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1026 " "Peak virtual memory: 1026 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664475968127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 29 15:26:08 2022 " "Processing ended: Thu Sep 29 15:26:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664475968127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664475968127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664475968127 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664475968127 ""}
