Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Thu Jun 13 20:08:31 2024
| Host              : fasic-beast2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : cms_pix_28_fw_top_bd_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-18  Warning           Missing input or output delay                   7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.360        0.000                      0                30458        0.019        0.000                      0                30458        0.975        0.000                       0                 10647  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 5.000}        10.000          100.000         
clk_pl_1  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            2.044        0.000                      0                18318        0.026        0.000                      0                18318        3.500        0.000                       0                  9071  
clk_pl_1            0.360        0.000                      0                 3903        0.019        0.000                      0                 3903        0.975        0.000                       0                  1576  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_1      clk_pl_0            0.571        0.000                      0                   34        0.100        0.000                      0                   34  
clk_pl_0      clk_pl_1            0.424        0.000                      0                 1578        0.035        0.000                      0                 1578  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 5.521        0.000                      0                 8216        1.907        0.000                      0                 8216  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pl_1                    
(none)                      clk_pl_1      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__24/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.712ns  (logic 0.768ns (9.959%)  route 6.944ns (90.041%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns = ( 11.783 - 10.000 ) 
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.393ns, distribution 1.355ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.352ns, distribution 1.301ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.748     1.911    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.454     2.365 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.717     4.082    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_WVALID
    SLICE_X20Y183        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     4.245 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[31]_i_4/O
                         net (fo=1, routed)           0.193     4.438    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0_reg[24]
    SLICE_X20Y183        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     4.539 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2/O
                         net (fo=4, routed)           1.538     6.077    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2_n_0
    SLICE_X36Y40         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     6.127 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[23]_i_1/O
                         net (fo=138, routed)         3.496     9.623    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/reg_wrByteStrobe[0]_481[2]
    SLICE_X41Y362        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__24/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.653    11.783    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X41Y362        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__24/C
                         clock pessimism              0.074    11.857    
                         clock uncertainty           -0.130    11.728    
    SLICE_X41Y362        FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    11.667    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__24
  -------------------------------------------------------------------
                         required time                         11.667    
                         arrival time                          -9.623    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__27/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.712ns  (logic 0.768ns (9.959%)  route 6.944ns (90.041%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns = ( 11.783 - 10.000 ) 
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.393ns, distribution 1.355ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.352ns, distribution 1.301ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.748     1.911    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.454     2.365 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.717     4.082    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_WVALID
    SLICE_X20Y183        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     4.245 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[31]_i_4/O
                         net (fo=1, routed)           0.193     4.438    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0_reg[24]
    SLICE_X20Y183        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     4.539 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2/O
                         net (fo=4, routed)           1.538     6.077    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2_n_0
    SLICE_X36Y40         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     6.127 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[23]_i_1/O
                         net (fo=138, routed)         3.496     9.623    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/reg_wrByteStrobe[0]_481[2]
    SLICE_X41Y362        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__27/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.653    11.783    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X41Y362        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__27/C
                         clock pessimism              0.074    11.857    
                         clock uncertainty           -0.130    11.728    
    SLICE_X41Y362        FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061    11.667    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__27
  -------------------------------------------------------------------
                         required time                         11.667    
                         arrival time                          -9.623    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__33/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.712ns  (logic 0.768ns (9.959%)  route 6.944ns (90.041%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns = ( 11.783 - 10.000 ) 
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.393ns, distribution 1.355ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.352ns, distribution 1.301ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.748     1.911    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.454     2.365 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.717     4.082    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_WVALID
    SLICE_X20Y183        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     4.245 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[31]_i_4/O
                         net (fo=1, routed)           0.193     4.438    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0_reg[24]
    SLICE_X20Y183        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     4.539 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2/O
                         net (fo=4, routed)           1.538     6.077    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2_n_0
    SLICE_X36Y40         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     6.127 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[23]_i_1/O
                         net (fo=138, routed)         3.496     9.623    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/reg_wrByteStrobe[0]_481[2]
    SLICE_X41Y362        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__33/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.653    11.783    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X41Y362        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__33/C
                         clock pessimism              0.074    11.857    
                         clock uncertainty           -0.130    11.728    
    SLICE_X41Y362        FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.061    11.667    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__33
  -------------------------------------------------------------------
                         required time                         11.667    
                         arrival time                          -9.623    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[17]_rep__26/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.712ns  (logic 0.768ns (9.959%)  route 6.944ns (90.041%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns = ( 11.783 - 10.000 ) 
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.393ns, distribution 1.355ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.352ns, distribution 1.301ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.748     1.911    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.454     2.365 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.717     4.082    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_WVALID
    SLICE_X20Y183        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     4.245 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[31]_i_4/O
                         net (fo=1, routed)           0.193     4.438    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0_reg[24]
    SLICE_X20Y183        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     4.539 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2/O
                         net (fo=4, routed)           1.538     6.077    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2_n_0
    SLICE_X36Y40         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     6.127 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[23]_i_1/O
                         net (fo=138, routed)         3.496     9.623    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/reg_wrByteStrobe[0]_481[2]
    SLICE_X41Y362        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[17]_rep__26/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.653    11.783    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X41Y362        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[17]_rep__26/C
                         clock pessimism              0.074    11.857    
                         clock uncertainty           -0.130    11.728    
    SLICE_X41Y362        FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    11.667    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[17]_rep__26
  -------------------------------------------------------------------
                         required time                         11.667    
                         arrival time                          -9.623    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__21/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.711ns  (logic 0.768ns (9.960%)  route 6.943ns (90.040%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns = ( 11.783 - 10.000 ) 
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.393ns, distribution 1.355ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.352ns, distribution 1.301ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.748     1.911    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.454     2.365 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.717     4.082    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_WVALID
    SLICE_X20Y183        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     4.245 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[31]_i_4/O
                         net (fo=1, routed)           0.193     4.438    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0_reg[24]
    SLICE_X20Y183        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     4.539 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2/O
                         net (fo=4, routed)           1.538     6.077    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2_n_0
    SLICE_X36Y40         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     6.127 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[23]_i_1/O
                         net (fo=138, routed)         3.495     9.622    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/reg_wrByteStrobe[0]_481[2]
    SLICE_X41Y362        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__21/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.653    11.783    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X41Y362        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__21/C
                         clock pessimism              0.074    11.857    
                         clock uncertainty           -0.130    11.728    
    SLICE_X41Y362        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    11.667    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__21
  -------------------------------------------------------------------
                         required time                         11.667    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                  2.045    

Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__25/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.711ns  (logic 0.768ns (9.960%)  route 6.943ns (90.040%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns = ( 11.783 - 10.000 ) 
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.393ns, distribution 1.355ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.352ns, distribution 1.301ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.748     1.911    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.454     2.365 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.717     4.082    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_WVALID
    SLICE_X20Y183        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     4.245 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[31]_i_4/O
                         net (fo=1, routed)           0.193     4.438    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0_reg[24]
    SLICE_X20Y183        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     4.539 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2/O
                         net (fo=4, routed)           1.538     6.077    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2_n_0
    SLICE_X36Y40         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     6.127 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[23]_i_1/O
                         net (fo=138, routed)         3.495     9.622    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/reg_wrByteStrobe[0]_481[2]
    SLICE_X41Y362        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__25/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.653    11.783    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X41Y362        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__25/C
                         clock pessimism              0.074    11.857    
                         clock uncertainty           -0.130    11.728    
    SLICE_X41Y362        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061    11.667    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__25
  -------------------------------------------------------------------
                         required time                         11.667    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                  2.045    

Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__30/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.711ns  (logic 0.768ns (9.960%)  route 6.943ns (90.040%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns = ( 11.783 - 10.000 ) 
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.393ns, distribution 1.355ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.352ns, distribution 1.301ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.748     1.911    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.454     2.365 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.717     4.082    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_WVALID
    SLICE_X20Y183        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     4.245 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[31]_i_4/O
                         net (fo=1, routed)           0.193     4.438    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0_reg[24]
    SLICE_X20Y183        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     4.539 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2/O
                         net (fo=4, routed)           1.538     6.077    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2_n_0
    SLICE_X36Y40         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     6.127 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[23]_i_1/O
                         net (fo=138, routed)         3.495     9.622    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/reg_wrByteStrobe[0]_481[2]
    SLICE_X41Y362        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__30/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.653    11.783    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X41Y362        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__30/C
                         clock pessimism              0.074    11.857    
                         clock uncertainty           -0.130    11.728    
    SLICE_X41Y362        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061    11.667    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__30
  -------------------------------------------------------------------
                         required time                         11.667    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                  2.045    

Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[17]_rep__20/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.711ns  (logic 0.768ns (9.960%)  route 6.943ns (90.040%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns = ( 11.783 - 10.000 ) 
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.393ns, distribution 1.355ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.352ns, distribution 1.301ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.748     1.911    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.454     2.365 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.717     4.082    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_WVALID
    SLICE_X20Y183        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     4.245 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[31]_i_4/O
                         net (fo=1, routed)           0.193     4.438    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0_reg[24]
    SLICE_X20Y183        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     4.539 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2/O
                         net (fo=4, routed)           1.538     6.077    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2_n_0
    SLICE_X36Y40         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     6.127 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[23]_i_1/O
                         net (fo=138, routed)         3.495     9.622    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/reg_wrByteStrobe[0]_481[2]
    SLICE_X41Y362        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[17]_rep__20/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.653    11.783    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X41Y362        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[17]_rep__20/C
                         clock pessimism              0.074    11.857    
                         clock uncertainty           -0.130    11.728    
    SLICE_X41Y362        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061    11.667    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[17]_rep__20
  -------------------------------------------------------------------
                         required time                         11.667    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                  2.045    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__19/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.678ns  (logic 0.768ns (10.002%)  route 6.910ns (89.998%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.771ns = ( 11.771 - 10.000 ) 
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.393ns, distribution 1.355ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.352ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.748     1.911    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.454     2.365 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.717     4.082    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_WVALID
    SLICE_X20Y183        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     4.245 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[31]_i_4/O
                         net (fo=1, routed)           0.193     4.438    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0_reg[24]
    SLICE_X20Y183        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     4.539 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2/O
                         net (fo=4, routed)           1.538     6.077    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2_n_0
    SLICE_X36Y40         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     6.127 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[23]_i_1/O
                         net (fo=138, routed)         3.462     9.589    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/reg_wrByteStrobe[0]_481[2]
    SLICE_X37Y361        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__19/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.641    11.771    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X37Y361        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__19/C
                         clock pessimism              0.074    11.845    
                         clock uncertainty           -0.130    11.716    
    SLICE_X37Y361        FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    11.655    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__19
  -------------------------------------------------------------------
                         required time                         11.655    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__28/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.678ns  (logic 0.768ns (10.002%)  route 6.910ns (89.998%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.771ns = ( 11.771 - 10.000 ) 
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.393ns, distribution 1.355ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.352ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.748     1.911    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.454     2.365 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.717     4.082    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_WVALID
    SLICE_X20Y183        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     4.245 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[31]_i_4/O
                         net (fo=1, routed)           0.193     4.438    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0_reg[24]
    SLICE_X20Y183        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     4.539 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2/O
                         net (fo=4, routed)           1.538     6.077    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[31]_i_2_n_0
    SLICE_X36Y40         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     6.127 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/sw_write32_0[23]_i_1/O
                         net (fo=138, routed)         3.462     9.589    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/reg_wrByteStrobe[0]_481[2]
    SLICE_X37Y361        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__28/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.641    11.771    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X37Y361        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__28/C
                         clock pessimism              0.074    11.845    
                         clock uncertainty           -0.130    11.716    
    SLICE_X37Y361        FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061    11.655    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[16]_rep__28
  -------------------------------------------------------------------
                         required time                         11.655    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                  2.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.081ns (33.876%)  route 0.158ns (66.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      1.591ns (routing 0.352ns, distribution 1.239ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.393ns, distribution 1.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.591     1.721    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X39Y59         FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.780 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[6]/Q
                         net (fo=9, routed)           0.122     1.902    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]_0[6]
    SLICE_X41Y60         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.022     1.924 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[6]_i_1__0/O
                         net (fo=1, routed)           0.036     1.960    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[6]_i_1__0_n_0
    SLICE_X41Y60         FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.825     1.988    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X41Y60         FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/C
                         clock pessimism             -0.114     1.874    
    SLICE_X41Y60         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     1.934    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.059ns (33.714%)  route 0.116ns (66.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.646ns (routing 0.352ns, distribution 1.294ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.393ns, distribution 1.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.646     1.776    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X18Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.835 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/Q
                         net (fo=1, routed)           0.116     1.951    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X20Y182        SRL16E                                       r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.881     2.044    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X20Y182        SRL16E                                       r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
                         clock pessimism             -0.156     1.888    
    SLICE_X20Y182        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     1.920    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      0.986ns (routing 0.216ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.245ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        0.986     1.079    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X38Y62         FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.118 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[53]/Q
                         net (fo=1, routed)           0.023     1.141    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[53]
    SLICE_X38Y62         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     1.161 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[53]_i_1__0/O
                         net (fo=1, routed)           0.006     1.167    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[53]_i_1__0_n_0
    SLICE_X38Y62         FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.118     1.234    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X38Y62         FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[53]/C
                         clock pessimism             -0.145     1.089    
    SLICE_X38Y62         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.136    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      0.978ns (routing 0.216ns, distribution 0.762ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.245ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        0.978     1.071    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X36Y61         FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.110 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[70]/Q
                         net (fo=1, routed)           0.023     1.133    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[70]
    SLICE_X36Y61         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     1.153 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[70]_i_1__0/O
                         net (fo=1, routed)           0.006     1.159    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[70]_i_1__0_n_0
    SLICE_X36Y61         FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.107     1.223    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X36Y61         FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[70]/C
                         clock pessimism             -0.144     1.079    
    SLICE_X36Y61         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.126    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[70]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.063ns (64.948%)  route 0.034ns (35.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    1.077ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      0.984ns (routing 0.216ns, distribution 0.768ns)
  Clock Net Delay (Destination): 1.121ns (routing 0.245ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        0.984     1.077    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X37Y61         FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.116 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[66]/Q
                         net (fo=1, routed)           0.025     1.141    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[66]
    SLICE_X37Y61         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.024     1.165 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[66]_i_1__0/O
                         net (fo=1, routed)           0.009     1.174    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[66]_i_1__0_n_0
    SLICE_X37Y61         FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.121     1.237    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X37Y61         FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[66]/C
                         clock pessimism             -0.145     1.093    
    SLICE_X37Y61         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.140    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[66]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.058ns (35.366%)  route 0.106ns (64.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.580ns (routing 0.352ns, distribution 1.228ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.393ns, distribution 1.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.580     1.710    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X36Y48         FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.768 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.106     1.874    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[14]
    SLICE_X37Y49         SRL16E                                       r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.820     1.983    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X37Y49         SRL16E                                       r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.165     1.818    
    SLICE_X37Y49         SRL16E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.020     1.838    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.040ns (20.513%)  route 0.155ns (79.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      0.978ns (routing 0.216ns, distribution 0.762ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.245ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        0.978     1.071    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X36Y61         FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.111 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.155     1.266    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[10]
    SLICE_X37Y59         SRLC32E                                      r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.154     1.270    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X37Y59         SRLC32E                                      r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.081     1.189    
    SLICE_X37Y59         SRLC32E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.039     1.228    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.080ns (46.763%)  route 0.091ns (53.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.644ns (routing 0.352ns, distribution 1.292ns)
  Clock Net Delay (Destination): 1.839ns (routing 0.393ns, distribution 1.446ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.644     1.774    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X22Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y182        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.832 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/Q
                         net (fo=5, routed)           0.067     1.899    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
    SLICE_X21Y182        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.022     1.921 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[5]_i_1/O
                         net (fo=1, routed)           0.024     1.945    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/p_0_in[5]
    SLICE_X21Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.839     2.002    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X21Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism             -0.156     1.846    
    SLICE_X21Y182        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     1.906    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.062ns (48.437%)  route 0.066ns (51.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    1.093ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      1.000ns (routing 0.216ns, distribution 0.784ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.245ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.000     1.093    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X40Y59         FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.132 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[61]/Q
                         net (fo=1, routed)           0.051     1.183    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[61]
    SLICE_X39Y59         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.023     1.206 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[61]_i_1__0/O
                         net (fo=1, routed)           0.015     1.221    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[61]_i_1__0_n_0
    SLICE_X39Y59         FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.133     1.249    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X39Y59         FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[61]/C
                         clock pessimism             -0.114     1.135    
    SLICE_X39Y59         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.181    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.097ns (51.617%)  route 0.091ns (48.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.646ns (routing 0.352ns, distribution 1.294ns)
  Clock Net Delay (Destination): 1.856ns (routing 0.393ns, distribution 1.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.646     1.776    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X19Y184        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y184        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.837 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=31, routed)          0.067     1.904    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[44]
    SLICE_X18Y184        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     1.940 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[4]_i_1/O
                         net (fo=1, routed)           0.024     1.964    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[4]
    SLICE_X18Y184        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.856     2.019    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X18Y184        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
                         clock pessimism             -0.156     1.863    
    SLICE_X18Y184        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.923    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0      cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X40Y42  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X40Y39  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X40Y38  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X40Y38  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X40Y38  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X40Y42  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X40Y38  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X40Y42  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X40Y38  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y42  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y42  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y39  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y39  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y38  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y38  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y38  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y38  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y42  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y42  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y39  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y39  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y38  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y38  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y38  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X40Y38  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        0.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.975ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[154]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.178ns (9.494%)  route 1.697ns (90.506%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 4.118 - 2.500 ) 
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.668ns (routing 0.843ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.486ns (routing 0.759ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.668     1.831    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y48         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.908 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/Q
                         net (fo=779, routed)         0.344     2.251    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg_n_0
    SLICE_X44Y53         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.352 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1/O
                         net (fo=767, routed)         1.353     3.706    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1_n_0
    SLICE_X54Y86         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[154]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.486     4.118    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X54Y86         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[154]/C
                         clock pessimism              0.115     4.233    
                         clock uncertainty           -0.107     4.126    
    SLICE_X54Y86         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     4.066    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[154]
  -------------------------------------------------------------------
                         required time                          4.066    
                         arrival time                          -3.706    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[155]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.876ns  (logic 0.178ns (9.488%)  route 1.698ns (90.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 4.118 - 2.500 ) 
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.668ns (routing 0.843ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.486ns (routing 0.759ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.668     1.831    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y48         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.908 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/Q
                         net (fo=779, routed)         0.344     2.251    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg_n_0
    SLICE_X44Y53         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.352 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1/O
                         net (fo=767, routed)         1.354     3.707    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1_n_0
    SLICE_X54Y86         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[155]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.486     4.118    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X54Y86         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[155]/C
                         clock pessimism              0.115     4.233    
                         clock uncertainty           -0.107     4.126    
    SLICE_X54Y86         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     4.067    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[155]
  -------------------------------------------------------------------
                         required time                          4.067    
                         arrival time                          -3.707    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[202]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.178ns (9.494%)  route 1.697ns (90.506%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 4.118 - 2.500 ) 
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.668ns (routing 0.843ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.486ns (routing 0.759ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.668     1.831    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y48         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.908 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/Q
                         net (fo=779, routed)         0.344     2.251    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg_n_0
    SLICE_X44Y53         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.352 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1/O
                         net (fo=767, routed)         1.353     3.706    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1_n_0
    SLICE_X54Y86         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[202]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.486     4.118    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X54Y86         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[202]/C
                         clock pessimism              0.115     4.233    
                         clock uncertainty           -0.107     4.126    
    SLICE_X54Y86         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     4.066    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[202]
  -------------------------------------------------------------------
                         required time                          4.066    
                         arrival time                          -3.706    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[203]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.876ns  (logic 0.178ns (9.488%)  route 1.698ns (90.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 4.118 - 2.500 ) 
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.668ns (routing 0.843ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.486ns (routing 0.759ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.668     1.831    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y48         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.908 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/Q
                         net (fo=779, routed)         0.344     2.251    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg_n_0
    SLICE_X44Y53         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.352 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1/O
                         net (fo=767, routed)         1.354     3.707    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1_n_0
    SLICE_X54Y86         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[203]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.486     4.118    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X54Y86         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[203]/C
                         clock pessimism              0.115     4.233    
                         clock uncertainty           -0.107     4.126    
    SLICE_X54Y86         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059     4.067    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[203]
  -------------------------------------------------------------------
                         required time                          4.067    
                         arrival time                          -3.707    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[204]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.178ns (9.494%)  route 1.697ns (90.506%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 4.118 - 2.500 ) 
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.668ns (routing 0.843ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.486ns (routing 0.759ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.668     1.831    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y48         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.908 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/Q
                         net (fo=779, routed)         0.344     2.251    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg_n_0
    SLICE_X44Y53         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.352 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1/O
                         net (fo=767, routed)         1.353     3.706    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1_n_0
    SLICE_X54Y86         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[204]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.486     4.118    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X54Y86         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[204]/C
                         clock pessimism              0.115     4.233    
                         clock uncertainty           -0.107     4.126    
    SLICE_X54Y86         FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     4.066    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[204]
  -------------------------------------------------------------------
                         required time                          4.066    
                         arrival time                          -3.706    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[205]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.876ns  (logic 0.178ns (9.488%)  route 1.698ns (90.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 4.118 - 2.500 ) 
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.668ns (routing 0.843ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.486ns (routing 0.759ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.668     1.831    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y48         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.908 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/Q
                         net (fo=779, routed)         0.344     2.251    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg_n_0
    SLICE_X44Y53         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.352 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1/O
                         net (fo=767, routed)         1.354     3.707    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1_n_0
    SLICE_X54Y86         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[205]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.486     4.118    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X54Y86         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[205]/C
                         clock pessimism              0.115     4.233    
                         clock uncertainty           -0.107     4.126    
    SLICE_X54Y86         FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059     4.067    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[205]
  -------------------------------------------------------------------
                         required time                          4.067    
                         arrival time                          -3.707    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[156]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.178ns (9.468%)  route 1.702ns (90.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 4.125 - 2.500 ) 
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.668ns (routing 0.843ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.493ns (routing 0.759ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.668     1.831    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y48         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.908 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/Q
                         net (fo=779, routed)         0.344     2.251    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg_n_0
    SLICE_X44Y53         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.352 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1/O
                         net (fo=767, routed)         1.358     3.711    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1_n_0
    SLICE_X53Y86         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[156]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.493     4.125    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X53Y86         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[156]/C
                         clock pessimism              0.115     4.240    
                         clock uncertainty           -0.107     4.133    
    SLICE_X53Y86         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     4.072    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[156]
  -------------------------------------------------------------------
                         required time                          4.072    
                         arrival time                          -3.711    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[158]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.178ns (9.468%)  route 1.702ns (90.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 4.125 - 2.500 ) 
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.668ns (routing 0.843ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.493ns (routing 0.759ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.668     1.831    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y48         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.908 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/Q
                         net (fo=779, routed)         0.344     2.251    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg_n_0
    SLICE_X44Y53         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.352 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1/O
                         net (fo=767, routed)         1.358     3.711    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1_n_0
    SLICE_X53Y86         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[158]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.493     4.125    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X53Y86         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[158]/C
                         clock pessimism              0.115     4.240    
                         clock uncertainty           -0.107     4.133    
    SLICE_X53Y86         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061     4.072    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[158]
  -------------------------------------------------------------------
                         required time                          4.072    
                         arrival time                          -3.711    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[160]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.178ns (9.468%)  route 1.702ns (90.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 4.125 - 2.500 ) 
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.668ns (routing 0.843ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.493ns (routing 0.759ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.668     1.831    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y48         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.908 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/Q
                         net (fo=779, routed)         0.344     2.251    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg_n_0
    SLICE_X44Y53         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.352 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1/O
                         net (fo=767, routed)         1.358     3.711    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1_n_0
    SLICE_X53Y86         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[160]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.493     4.125    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X53Y86         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[160]/C
                         clock pessimism              0.115     4.240    
                         clock uncertainty           -0.107     4.133    
    SLICE_X53Y86         FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061     4.072    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[160]
  -------------------------------------------------------------------
                         required time                          4.072    
                         arrival time                          -3.711    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.178ns (9.468%)  route 1.702ns (90.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 4.125 - 2.500 ) 
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.668ns (routing 0.843ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.493ns (routing 0.759ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.668     1.831    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y48         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.908 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/Q
                         net (fo=779, routed)         0.344     2.251    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg_n_0
    SLICE_X44Y53         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.352 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1/O
                         net (fo=767, routed)         1.358     3.711    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1_n_0
    SLICE_X53Y86         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.493     4.125    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X53Y86         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[56]/C
                         clock pessimism              0.115     4.240    
                         clock uncertainty           -0.107     4.133    
    SLICE_X53Y86         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     4.072    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[56]
  -------------------------------------------------------------------
                         required time                          4.072    
                         arrival time                          -3.711    
  -------------------------------------------------------------------
                         slack                                  0.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.060ns (32.940%)  route 0.122ns (67.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.444ns (routing 0.759ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.666ns (routing 0.843ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.444     1.576    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y38         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     1.636 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[54]/Q
                         net (fo=2, routed)           0.122     1.758    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[53]
    SLICE_X41Y36         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.666     1.829    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y36         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[53]/C
                         clock pessimism             -0.152     1.677    
    SLICE_X41Y36         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     1.739    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[373]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[372]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.060ns (32.308%)  route 0.126ns (67.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.441ns (routing 0.759ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.664ns (routing 0.843ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.441     1.573    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y36         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[373]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     1.633 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[373]/Q
                         net (fo=2, routed)           0.126     1.758    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[372]
    SLICE_X41Y35         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[372]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.664     1.827    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y35         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[372]/C
                         clock pessimism             -0.152     1.675    
    SLICE_X41Y35         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     1.735    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[372]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[437]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[436]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.058ns (44.137%)  route 0.073ns (55.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Net Delay (Source):      1.445ns (routing 0.759ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.843ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.445     1.577    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y37         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[437]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.635 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[437]/Q
                         net (fo=2, routed)           0.073     1.709    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[436]
    SLICE_X42Y37         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[436]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.662     1.825    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y37         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[436]/C
                         clock pessimism             -0.207     1.618    
    SLICE_X42Y37         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.680    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[436]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[349]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[348]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.058ns (33.389%)  route 0.116ns (66.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.813ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.448ns (routing 0.759ns, distribution 0.689ns)
  Clock Net Delay (Destination): 1.650ns (routing 0.843ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.448     1.580    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y43         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[349]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.638 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[349]/Q
                         net (fo=2, routed)           0.116     1.753    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[348]
    SLICE_X43Y43         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[348]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.650     1.813    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y43         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[348]/C
                         clock pessimism             -0.152     1.662    
    SLICE_X43Y43         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     1.724    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[348]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[378]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[377]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.060ns (44.312%)  route 0.075ns (55.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      1.452ns (routing 0.759ns, distribution 0.693ns)
  Clock Net Delay (Destination): 1.660ns (routing 0.843ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.452     1.584    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y41         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[378]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     1.644 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[378]/Q
                         net (fo=2, routed)           0.075     1.720    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[377]
    SLICE_X42Y39         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[377]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.660     1.823    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y39         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[377]/C
                         clock pessimism             -0.196     1.627    
    SLICE_X42Y39         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.689    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[377]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[508]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[507]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.058ns (34.619%)  route 0.110ns (65.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.453ns (routing 0.759ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.648ns (routing 0.843ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.453     1.585    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y42         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[508]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.643 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[508]/Q
                         net (fo=2, routed)           0.110     1.753    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[507]
    SLICE_X43Y41         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[507]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.648     1.811    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y41         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[507]/C
                         clock pessimism             -0.152     1.660    
    SLICE_X43Y41         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     1.722    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[507]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[241]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.060ns (44.312%)  route 0.075ns (55.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.817ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.446ns (routing 0.759ns, distribution 0.687ns)
  Clock Net Delay (Destination): 1.654ns (routing 0.843ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.446     1.578    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y36         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     1.638 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[242]/Q
                         net (fo=2, routed)           0.075     1.714    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[241]
    SLICE_X42Y35         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[241]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.654     1.817    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y35         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[241]/C
                         clock pessimism             -0.197     1.620    
    SLICE_X42Y35         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     1.682    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[241]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[650]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[649]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.060ns (46.895%)  route 0.068ns (53.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Net Delay (Source):      1.442ns (routing 0.759ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.843ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.442     1.574    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y40         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[650]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.634 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[650]/Q
                         net (fo=2, routed)           0.068     1.702    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[649]
    SLICE_X39Y38         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[649]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.643     1.806    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y38         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[649]/C
                         clock pessimism             -0.198     1.608    
    SLICE_X39Y38         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.670    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[649]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[705]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[704]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.059ns (34.017%)  route 0.114ns (65.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.813ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.448ns (routing 0.759ns, distribution 0.689ns)
  Clock Net Delay (Destination): 1.650ns (routing 0.843ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.448     1.580    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X38Y44         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[705]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.639 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[705]/Q
                         net (fo=2, routed)           0.114     1.753    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[704]
    SLICE_X39Y44         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[704]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.650     1.813    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y44         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[704]/C
                         clock pessimism             -0.152     1.662    
    SLICE_X39Y44         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.722    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[704]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[283]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[282]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.085ns  (logic 0.039ns (46.054%)  route 0.046ns (53.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.156ns
    Source Clock Delay      (SCD):    1.003ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.910ns (routing 0.462ns, distribution 0.448ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.523ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        0.910     1.003    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y40         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[283]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.042 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[283]/Q
                         net (fo=2, routed)           0.046     1.087    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[282]
    SLICE_X43Y40         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[282]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.040     1.156    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y40         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[282]/C
                         clock pessimism             -0.148     1.009    
    SLICE_X43Y40         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.056    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[282]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X40Y45  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X40Y49  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X42Y48  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X42Y48  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X40Y45  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X44Y48  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_out_iob_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X40Y45  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X41Y46  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/FSM_sequential_sm_test1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X41Y46  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/FSM_sequential_sm_test1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X41Y46  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/FSM_sequential_sm_test1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X40Y45  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X40Y45  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X40Y49  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X40Y49  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X42Y48  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X42Y48  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X42Y48  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X42Y48  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X40Y45  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X40Y45  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X40Y45  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X40Y45  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X40Y49  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X40Y49  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X42Y48  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X42Y48  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X42Y48  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X42Y48  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X40Y45  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X40Y45  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_load_iob_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[314]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@7.500ns)
  Data Path Delay:        1.730ns  (logic 0.557ns (32.198%)  route 1.173ns (67.802%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 11.735 - 10.000 ) 
    Source Clock Delay      (SCD):    1.829ns = ( 9.329 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.666ns (routing 0.843ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.605ns (routing 0.352ns, distribution 1.253ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     7.635    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.666     9.329    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y40         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[314]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     9.410 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[314]/Q
                         net (fo=2, routed)           0.242     9.652    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[313]
    SLICE_X43Y39         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.122     9.774 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[26]_i_19/O
                         net (fo=1, routed)           0.025     9.799    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[26]_i_19_n_0
    SLICE_X43Y39         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     9.868 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[26]_i_9/O
                         net (fo=1, routed)           0.286    10.154    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[26]_i_2_1
    SLICE_X45Y39         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123    10.277 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[26]_i_4/O
                         net (fo=1, routed)           0.384    10.661    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[26]_i_4_n_0
    SLICE_X44Y49         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052    10.713 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[26]_i_2/O
                         net (fo=1, routed)           0.206    10.919    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[26]_i_2_n_0
    SLICE_X44Y49         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.110    11.029 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.030    11.059    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[26]
    SLICE_X44Y49         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.605    11.735    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X44Y49         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.000    11.735    
                         clock uncertainty           -0.130    11.605    
    SLICE_X44Y49         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    11.630    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         11.630    
                         arrival time                         -11.059    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@7.500ns)
  Data Path Delay:        1.737ns  (logic 0.441ns (25.389%)  route 1.296ns (74.611%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 11.729 - 10.000 ) 
    Source Clock Delay      (SCD):    1.808ns = ( 9.308 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.645ns (routing 0.843ns, distribution 0.802ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.352ns, distribution 1.247ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     7.635    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.645     9.308    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y39         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     9.389 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[69]/Q
                         net (fo=2, routed)           0.534     9.923    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[68]
    SLICE_X41Y40         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101    10.024 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[5]_i_17/O
                         net (fo=1, routed)           0.014    10.038    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[5]_i_17_n_0
    SLICE_X41Y40         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.066    10.104 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[5]_i_8/O
                         net (fo=1, routed)           0.199    10.303    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[5]_i_2_0
    SLICE_X41Y40         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088    10.391 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[5]_i_4/O
                         net (fo=1, routed)           0.257    10.648    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[5]_i_4_n_0
    SLICE_X41Y44         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053    10.701 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[5]_i_2/O
                         net (fo=1, routed)           0.233    10.934    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[5]_i_2_n_0
    SLICE_X41Y44         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052    10.986 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.059    11.045    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[5]
    SLICE_X41Y44         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.599    11.729    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X41Y44         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000    11.729    
                         clock uncertainty           -0.130    11.599    
    SLICE_X41Y44         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    11.624    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         11.624    
                         arrival time                         -11.045    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@7.500ns)
  Data Path Delay:        1.725ns  (logic 0.353ns (20.464%)  route 1.372ns (79.536%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 11.733 - 10.000 ) 
    Source Clock Delay      (SCD):    1.820ns = ( 9.320 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.657ns (routing 0.843ns, distribution 0.814ns)
  Clock Net Delay (Destination): 1.603ns (routing 0.352ns, distribution 1.251ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     7.635    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.657     9.320    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y48         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     9.396 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[111]/Q
                         net (fo=2, routed)           0.437     9.833    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[110]
    SLICE_X39Y35         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     9.869 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[15]_i_17/O
                         net (fo=1, routed)           0.009     9.878    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[15]_i_17_n_0
    SLICE_X39Y35         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063     9.941 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[15]_i_8/O
                         net (fo=1, routed)           0.300    10.241    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[15]_i_2_0
    SLICE_X41Y35         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053    10.294 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[15]_i_4/O
                         net (fo=1, routed)           0.358    10.652    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[15]_i_4_n_0
    SLICE_X41Y49         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037    10.689 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[15]_i_2/O
                         net (fo=1, routed)           0.196    10.885    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[15]_i_2_n_0
    SLICE_X41Y49         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.088    10.973 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.072    11.045    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[15]
    SLICE_X41Y49         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.603    11.733    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X41Y49         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.000    11.733    
                         clock uncertainty           -0.130    11.603    
    SLICE_X41Y49         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.628    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         11.628    
                         arrival time                         -11.045    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[551]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@7.500ns)
  Data Path Delay:        1.715ns  (logic 0.438ns (25.533%)  route 1.277ns (74.467%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 11.732 - 10.000 ) 
    Source Clock Delay      (SCD):    1.814ns = ( 9.314 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.651ns (routing 0.843ns, distribution 0.808ns)
  Clock Net Delay (Destination): 1.602ns (routing 0.352ns, distribution 1.250ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     7.635    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.651     9.314    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y41         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[551]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     9.390 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[551]/Q
                         net (fo=2, routed)           0.614    10.005    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[550]
    SLICE_X42Y40         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.090    10.095 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[7]_i_21/O
                         net (fo=1, routed)           0.009    10.104    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[7]_i_21_n_0
    SLICE_X42Y40         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063    10.167 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[7]_i_10/O
                         net (fo=1, routed)           0.201    10.368    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[7]_i_2_2
    SLICE_X41Y40         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.123    10.491 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[7]_i_4/O
                         net (fo=1, routed)           0.313    10.804    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[7]_i_4_n_0
    SLICE_X42Y47         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051    10.855 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[7]_i_2/O
                         net (fo=1, routed)           0.090    10.945    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[7]_i_2_n_0
    SLICE_X42Y47         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035    10.980 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.050    11.030    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[7]
    SLICE_X42Y47         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.602    11.732    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X42Y47         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000    11.732    
                         clock uncertainty           -0.130    11.602    
    SLICE_X42Y47         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.627    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         11.627    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[628]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@7.500ns)
  Data Path Delay:        1.661ns  (logic 0.462ns (27.817%)  route 1.199ns (72.183%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 11.729 - 10.000 ) 
    Source Clock Delay      (SCD):    1.826ns = ( 9.326 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.663ns (routing 0.843ns, distribution 0.820ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.352ns, distribution 1.247ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     7.635    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.663     9.326    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y42         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[628]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     9.406 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[628]/Q
                         net (fo=2, routed)           0.403     9.809    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[627]
    SLICE_X45Y37         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     9.931 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[20]_i_21/O
                         net (fo=1, routed)           0.009     9.940    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[20]_i_21_n_0
    SLICE_X45Y37         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063    10.003 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[20]_i_10/O
                         net (fo=1, routed)           0.289    10.292    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[20]_i_2_2
    SLICE_X43Y37         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.123    10.415 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[20]_i_4/O
                         net (fo=1, routed)           0.303    10.718    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[20]_i_4_n_0
    SLICE_X43Y45         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037    10.755 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[20]_i_2/O
                         net (fo=1, routed)           0.129    10.884    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[20]_i_2_n_0
    SLICE_X43Y45         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.037    10.921 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.066    10.987    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[20]
    SLICE_X43Y45         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.599    11.729    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X43Y45         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.000    11.729    
                         clock uncertainty           -0.130    11.599    
    SLICE_X43Y45         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.624    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         11.624    
                         arrival time                         -10.987    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[400]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@7.500ns)
  Data Path Delay:        1.638ns  (logic 0.448ns (27.357%)  route 1.190ns (72.643%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns = ( 11.723 - 10.000 ) 
    Source Clock Delay      (SCD):    1.830ns = ( 9.330 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.667ns (routing 0.843ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.593ns (routing 0.352ns, distribution 1.241ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     7.635    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.667     9.330    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y37         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[400]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     9.409 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[400]/Q
                         net (fo=2, routed)           0.300     9.709    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[399]
    SLICE_X42Y33         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     9.858 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[16]_i_20/O
                         net (fo=1, routed)           0.008     9.866    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[16]_i_20_n_0
    SLICE_X42Y33         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.063     9.929 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[16]_i_9/O
                         net (fo=1, routed)           0.279    10.208    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[16]_i_2_1
    SLICE_X43Y33         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053    10.261 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[16]_i_4/O
                         net (fo=1, routed)           0.348    10.609    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[16]_i_4_n_0
    SLICE_X43Y47         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053    10.662 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[16]_i_2/O
                         net (fo=1, routed)           0.206    10.868    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[16]_i_2_n_0
    SLICE_X42Y46         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051    10.919 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.049    10.968    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[16]
    SLICE_X42Y46         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.593    11.723    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X42Y46         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.000    11.723    
                         clock uncertainty           -0.130    11.593    
    SLICE_X42Y46         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    11.618    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         11.618    
                         arrival time                         -10.968    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[740]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@7.500ns)
  Data Path Delay:        1.641ns  (logic 0.411ns (25.050%)  route 1.230ns (74.950%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 11.732 - 10.000 ) 
    Source Clock Delay      (SCD):    1.834ns = ( 9.334 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.671ns (routing 0.843ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.602ns (routing 0.352ns, distribution 1.250ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     7.635    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.671     9.334    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y40         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[740]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     9.412 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[740]/Q
                         net (fo=2, routed)           0.375     9.787    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[739]
    SLICE_X38Y41         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     9.837 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[4]_i_22/O
                         net (fo=1, routed)           0.010     9.847    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[4]_i_22_n_0
    SLICE_X38Y41         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     9.911 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[4]_i_10/O
                         net (fo=1, routed)           0.329    10.240    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[4]_i_2_2
    SLICE_X42Y39         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148    10.388 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[4]_i_4/O
                         net (fo=1, routed)           0.264    10.652    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[4]_i_4_n_0
    SLICE_X42Y47         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035    10.687 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[4]_i_2/O
                         net (fo=1, routed)           0.203    10.890    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[4]_i_2_n_0
    SLICE_X42Y47         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.036    10.926 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.049    10.975    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[4]
    SLICE_X42Y47         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.602    11.732    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X42Y47         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000    11.732    
                         clock uncertainty           -0.130    11.602    
    SLICE_X42Y47         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.627    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         11.627    
                         arrival time                         -10.975    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[210]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@7.500ns)
  Data Path Delay:        1.645ns  (logic 0.569ns (34.589%)  route 1.076ns (65.411%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 11.729 - 10.000 ) 
    Source Clock Delay      (SCD):    1.824ns = ( 9.324 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.661ns (routing 0.843ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.352ns, distribution 1.247ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     7.635    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.661     9.324    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y36         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[210]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     9.403 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[210]/Q
                         net (fo=2, routed)           0.370     9.773    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[209]
    SLICE_X43Y34         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     9.923 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[18]_i_18/O
                         net (fo=1, routed)           0.011     9.934    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[18]_i_18_n_0
    SLICE_X43Y34         MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.065     9.999 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[18]_i_8/O
                         net (fo=1, routed)           0.202    10.201    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[18]_i_2_0
    SLICE_X44Y36         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053    10.254 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[18]_i_4/O
                         net (fo=1, routed)           0.250    10.504    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[18]_i_4_n_0
    SLICE_X44Y47         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150    10.654 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[18]_i_2/O
                         net (fo=1, routed)           0.217    10.871    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[18]_i_2_n_0
    SLICE_X43Y45         LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.072    10.943 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.026    10.969    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[18]
    SLICE_X43Y45         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.599    11.729    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X43Y45         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[18]/C
                         clock pessimism              0.000    11.729    
                         clock uncertainty           -0.130    11.599    
    SLICE_X43Y45         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    11.624    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         11.624    
                         arrival time                         -10.969    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[425]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@7.500ns)
  Data Path Delay:        1.657ns  (logic 0.355ns (21.424%)  route 1.302ns (78.576%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 11.735 - 10.000 ) 
    Source Clock Delay      (SCD):    1.815ns = ( 9.315 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.652ns (routing 0.843ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.605ns (routing 0.352ns, distribution 1.253ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     7.635    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.652     9.315    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y42         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[425]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     9.393 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[425]/Q
                         net (fo=2, routed)           0.410     9.803    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[424]
    SLICE_X39Y37         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     9.838 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[9]_i_20/O
                         net (fo=1, routed)           0.010     9.848    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[9]_i_20_n_0
    SLICE_X39Y37         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     9.912 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[9]_i_9/O
                         net (fo=1, routed)           0.314    10.226    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[9]_i_2_1
    SLICE_X42Y36         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.316 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[9]_i_4/O
                         net (fo=1, routed)           0.375    10.691    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[9]_i_4_n_0
    SLICE_X41Y49         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051    10.742 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[9]_i_2/O
                         net (fo=1, routed)           0.126    10.868    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[9]_i_2_n_0
    SLICE_X41Y47         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037    10.905 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.067    10.972    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[9]
    SLICE_X41Y47         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.605    11.735    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X41Y47         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000    11.735    
                         clock uncertainty           -0.130    11.605    
    SLICE_X41Y47         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    11.630    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         11.630    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.661ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[604]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@7.500ns)
  Data Path Delay:        1.654ns  (logic 0.569ns (34.400%)  route 1.085ns (65.600%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 11.733 - 10.000 ) 
    Source Clock Delay      (SCD):    1.813ns = ( 9.313 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.650ns (routing 0.843ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.603ns (routing 0.352ns, distribution 1.251ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     7.635    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.650     9.313    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X38Y43         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[604]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     9.394 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[604]/Q
                         net (fo=2, routed)           0.366     9.760    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[603]
    SLICE_X45Y42         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     9.906 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[28]_i_21/O
                         net (fo=1, routed)           0.009     9.915    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[28]_i_21_n_0
    SLICE_X45Y42         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     9.978 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[28]_i_10/O
                         net (fo=1, routed)           0.206    10.184    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[28]_i_2_3
    SLICE_X45Y41         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    10.308 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[28]_i_4/O
                         net (fo=1, routed)           0.249    10.557    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[28]_i_4_n_0
    SLICE_X44Y49         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089    10.646 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[28]_i_2/O
                         net (fo=1, routed)           0.225    10.871    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[28]_i_2_n_0
    SLICE_X41Y49         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066    10.937 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.030    10.967    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[28]
    SLICE_X41Y49         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.603    11.733    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X41Y49         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[28]/C
                         clock pessimism              0.000    11.733    
                         clock uncertainty           -0.130    11.603    
    SLICE_X41Y49         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    11.628    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         11.628    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                  0.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[225]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.165ns (31.388%)  route 0.361ns (68.612%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.011ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.918ns (routing 0.462ns, distribution 0.456ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.245ns, distribution 0.899ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        0.918     1.011    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y41         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[225]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.050 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[225]/Q
                         net (fo=2, routed)           0.055     1.104    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[224]
    SLICE_X42Y41         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     1.154 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[1]_i_18/O
                         net (fo=1, routed)           0.007     1.161    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[1]_i_18_n_0
    SLICE_X42Y41         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.010     1.171 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[1]_i_8/O
                         net (fo=1, routed)           0.112     1.283    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[1]_i_2_0
    SLICE_X42Y43         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     1.305 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[1]_i_4/O
                         net (fo=1, routed)           0.093     1.398    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[1]_i_4_n_0
    SLICE_X42Y44         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     1.420 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[1]_i_2/O
                         net (fo=1, routed)           0.068     1.488    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[1]_i_2_n_0
    SLICE_X41Y44         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.022     1.510 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.026     1.536    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[1]
    SLICE_X41Y44         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.144     1.260    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X41Y44         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000     1.260    
                         clock uncertainty            0.130     1.390    
    SLICE_X41Y44         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.436    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/test2_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/error_w_execute_cfg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.061ns (11.638%)  route 0.463ns (88.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    1.005ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.912ns (routing 0.462ns, distribution 0.450ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.245ns, distribution 0.888ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        0.912     1.005    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y44         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/test2_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.044 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/test2_enable_reg/Q
                         net (fo=4, routed)           0.439     1.483    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/test2_enable
    SLICE_X40Y45         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.022     1.505 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/error_w_execute_cfg_i_1/O
                         net (fo=1, routed)           0.024     1.529    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/error_w_execute_cfg_i_1_n_0
    SLICE_X40Y45         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/error_w_execute_cfg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.133     1.249    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/S_AXI_ACLK
    SLICE_X40Y45         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/error_w_execute_cfg_reg/C
                         clock pessimism              0.000     1.249    
                         clock uncertainty            0.130     1.379    
    SLICE_X40Y45         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.425    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/error_w_execute_cfg_reg
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[543]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.112ns (20.676%)  route 0.430ns (79.324%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.907ns (routing 0.462ns, distribution 0.445ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.245ns, distribution 0.891ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        0.907     1.000    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y44         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[543]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.038 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[543]/Q
                         net (fo=2, routed)           0.092     1.130    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[542]
    SLICE_X44Y43         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.014     1.144 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[31]_i_27/O
                         net (fo=1, routed)           0.016     1.160    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[31]_i_27_n_0
    SLICE_X44Y43         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.011     1.171 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[31]_i_16/O
                         net (fo=1, routed)           0.093     1.264    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_3_2
    SLICE_X46Y43         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.015     1.279 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_8/O
                         net (fo=1, routed)           0.124     1.403    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_8_n_0
    SLICE_X43Y48         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.014     1.417 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_3/O
                         net (fo=1, routed)           0.098     1.515    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_3_n_0
    SLICE_X42Y46         LUT5 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.020     1.535 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_1/O
                         net (fo=1, routed)           0.007     1.542    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[31]
    SLICE_X42Y46         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.136     1.252    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X42Y46         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[31]/C
                         clock pessimism              0.000     1.252    
                         clock uncertainty            0.130     1.382    
    SLICE_X42Y46         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.429    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_status_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/fw_read_status32_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.039ns (6.770%)  route 0.537ns (93.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    1.006ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.913ns (routing 0.462ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.245ns, distribution 0.905ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        0.913     1.006    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y46         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_status_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.045 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_status_done_reg/Q
                         net (fo=2, routed)           0.537     1.582    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_status_done_reg_0[0]
    SLICE_X41Y47         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/fw_read_status32_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.150     1.266    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/S_AXI_ACLK
    SLICE_X41Y47         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/fw_read_status32_reg_reg[10]/C
                         clock pessimism              0.000     1.266    
                         clock uncertainty            0.130     1.395    
    SLICE_X41Y47         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     1.441    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/fw_read_status32_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[283]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.169ns (29.854%)  route 0.397ns (70.146%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    1.003ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.910ns (routing 0.462ns, distribution 0.448ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.245ns, distribution 0.887ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        0.910     1.003    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y40         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[283]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.042 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[283]/Q
                         net (fo=2, routed)           0.060     1.102    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[282]
    SLICE_X44Y40         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.022     1.124 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[27]_i_19/O
                         net (fo=1, routed)           0.016     1.140    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[27]_i_19_n_0
    SLICE_X44Y40         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.011     1.151 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[27]_i_9/O
                         net (fo=1, routed)           0.090     1.241    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[27]_i_2_2
    SLICE_X44Y40         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.035     1.276 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[27]_i_4/O
                         net (fo=1, routed)           0.147     1.423    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[27]_i_4_n_0
    SLICE_X43Y49         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     1.446 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[27]_i_2/O
                         net (fo=1, routed)           0.078     1.524    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[27]_i_2_n_0
    SLICE_X42Y48         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.039     1.563 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.006     1.569    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[27]
    SLICE_X42Y48         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.132     1.248    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X42Y48         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[27]/C
                         clock pessimism              0.000     1.248    
                         clock uncertainty            0.130     1.378    
    SLICE_X42Y48         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.425    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[652]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.168ns (29.082%)  route 0.410ns (70.918%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.902ns (routing 0.462ns, distribution 0.440ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.245ns, distribution 0.891ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        0.902     0.995    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y35         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[652]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.034 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[652]/Q
                         net (fo=2, routed)           0.028     1.062    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[651]
    SLICE_X39Y35         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.022     1.084 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[12]_i_22/O
                         net (fo=1, routed)           0.007     1.091    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[12]_i_22_n_0
    SLICE_X39Y35         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.010     1.101 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[12]_i_10/O
                         net (fo=1, routed)           0.117     1.218    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[12]_i_2_2
    SLICE_X40Y36         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.040     1.258 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[12]_i_4/O
                         net (fo=1, routed)           0.193     1.451    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[12]_i_4_n_0
    SLICE_X43Y46         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.022     1.473 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[12]_i_2/O
                         net (fo=1, routed)           0.048     1.521    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[12]_i_2_n_0
    SLICE_X42Y46         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     1.556 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.017     1.573    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[12]
    SLICE_X42Y46         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.136     1.252    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X42Y46         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.000     1.252    
                         clock uncertainty            0.130     1.382    
    SLICE_X42Y46         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.428    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[670]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.170ns (29.536%)  route 0.406ns (70.464%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.907ns (routing 0.462ns, distribution 0.445ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.245ns, distribution 0.892ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        0.907     1.000    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y44         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[670]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.039 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[670]/Q
                         net (fo=2, routed)           0.101     1.140    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[669]
    SLICE_X44Y44         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.022     1.162 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[30]_i_22/O
                         net (fo=1, routed)           0.014     1.176    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[30]_i_22_n_0
    SLICE_X44Y44         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.011     1.187 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[30]_i_10/O
                         net (fo=1, routed)           0.087     1.274    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[30]_i_2_3
    SLICE_X44Y43         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.051     1.325 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[30]_i_4/O
                         net (fo=1, routed)           0.107     1.432    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[30]_i_4_n_0
    SLICE_X44Y44         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     1.455 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[30]_i_2/O
                         net (fo=1, routed)           0.088     1.543    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[30]_i_2_n_0
    SLICE_X43Y44         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.024     1.567 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.009     1.576    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[30]
    SLICE_X43Y44         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.137     1.253    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X43Y44         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.000     1.253    
                         clock uncertainty            0.130     1.383    
    SLICE_X43Y44         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.430    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[578]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.204ns (35.011%)  route 0.379ns (64.989%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.911ns (routing 0.462ns, distribution 0.449ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.245ns, distribution 0.899ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        0.911     1.004    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y44         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[578]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.044 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[578]/Q
                         net (fo=2, routed)           0.074     1.117    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[577]
    SLICE_X39Y42         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     1.139 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[2]_i_21/O
                         net (fo=1, routed)           0.007     1.146    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[2]_i_21_n_0
    SLICE_X39Y42         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.010     1.156 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[2]_i_10/O
                         net (fo=1, routed)           0.123     1.279    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[2]_i_2_2
    SLICE_X42Y42         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.050     1.329 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[2]_i_4/O
                         net (fo=1, routed)           0.059     1.388    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[2]_i_4_n_0
    SLICE_X42Y45         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.060     1.448 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[2]_i_2/O
                         net (fo=1, routed)           0.092     1.540    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[2]_i_2_n_0
    SLICE_X41Y44         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.022     1.562 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.024     1.586    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[2]
    SLICE_X41Y44         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.144     1.260    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X41Y44         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000     1.260    
                         clock uncertainty            0.130     1.390    
    SLICE_X41Y44         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.436    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[744]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.158ns (26.846%)  route 0.431ns (73.154%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    1.003ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.910ns (routing 0.462ns, distribution 0.448ns)
  Clock Net Delay (Destination): 1.148ns (routing 0.245ns, distribution 0.903ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        0.910     1.003    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y40         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[744]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.042 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[744]/Q
                         net (fo=2, routed)           0.102     1.143    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[743]
    SLICE_X42Y39         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     1.157 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[8]_i_22/O
                         net (fo=1, routed)           0.007     1.164    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[8]_i_22_n_0
    SLICE_X42Y39         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.010     1.174 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[8]_i_10/O
                         net (fo=1, routed)           0.102     1.276    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[8]_i_2_2
    SLICE_X42Y39         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.050     1.326 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[8]_i_4/O
                         net (fo=1, routed)           0.129     1.455    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[8]_i_4_n_0
    SLICE_X42Y47         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.478 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[8]_i_2/O
                         net (fo=1, routed)           0.070     1.548    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[8]_i_2_n_0
    SLICE_X41Y47         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.022     1.570 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.021     1.591    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[8]
    SLICE_X41Y47         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.148     1.264    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X41Y47         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000     1.264    
                         clock uncertainty            0.130     1.393    
    SLICE_X41Y47         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     1.439    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[389]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.159ns (27.382%)  route 0.422ns (72.618%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.009ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.916ns (routing 0.462ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.245ns, distribution 0.899ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        0.916     1.009    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y39         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[389]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.048 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[389]/Q
                         net (fo=2, routed)           0.035     1.082    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[388]
    SLICE_X41Y39         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.050     1.132 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[5]_i_20/O
                         net (fo=1, routed)           0.014     1.146    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[5]_i_20_n_0
    SLICE_X41Y39         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.011     1.157 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[5]_i_9/O
                         net (fo=1, routed)           0.104     1.261    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[5]_i_2_1
    SLICE_X41Y40         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.014     1.275 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[5]_i_4/O
                         net (fo=1, routed)           0.132     1.407    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[5]_i_4_n_0
    SLICE_X41Y44         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     1.430 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[5]_i_2/O
                         net (fo=1, routed)           0.116     1.546    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[5]_i_2_n_0
    SLICE_X41Y44         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.022     1.568 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.021     1.589    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[5]
    SLICE_X41Y44         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.144     1.260    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X41Y44         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000     1.260    
                         clock uncertainty            0.130     1.390    
    SLICE_X41Y44         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.436    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        0.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/test1_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.269ns (16.686%)  route 1.343ns (83.314%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 4.080 - 2.500 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.776ns (routing 0.393ns, distribution 1.383ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.759ns, distribution 0.689ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.776     1.939    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X37Y40         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.018 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[25]/Q
                         net (fo=15, routed)          1.049     3.067    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[25]
    SLICE_X41Y44         LUT5 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.139     3.206 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/test3_enable_i_3/O
                         net (fo=4, routed)           0.243     3.449    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_ipx_wrap_inst/fw_ip2_inst/op_code_w_execute
    SLICE_X39Y45         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     3.500 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/test1_enable_i_1/O
                         net (fo=1, routed)           0.051     3.551    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/test1_enable_reg_0
    SLICE_X39Y45         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/test1_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.448     4.080    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y45         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/test1_enable_reg/C
                         clock pessimism              0.000     4.080    
                         clock uncertainty           -0.130     3.950    
    SLICE_X39Y45         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     3.975    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/test1_enable_reg
  -------------------------------------------------------------------
                         required time                          3.975    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/test3_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.283ns (17.797%)  route 1.307ns (82.203%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 4.080 - 2.500 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.776ns (routing 0.393ns, distribution 1.383ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.759ns, distribution 0.689ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.776     1.939    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X37Y40         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.018 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[25]/Q
                         net (fo=15, routed)          1.049     3.067    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[25]
    SLICE_X41Y44         LUT5 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.139     3.206 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/test3_enable_i_3/O
                         net (fo=4, routed)           0.243     3.449    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_ipx_wrap_inst/fw_ip2_inst/op_code_w_execute
    SLICE_X39Y45         LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.065     3.514 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/test3_enable_i_2/O
                         net (fo=1, routed)           0.015     3.529    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/test3_enable_reg_0
    SLICE_X39Y45         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/test3_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.448     4.080    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y45         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/test3_enable_reg/C
                         clock pessimism              0.000     4.080    
                         clock uncertainty           -0.130     3.950    
    SLICE_X39Y45         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.975    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/test3_enable_reg
  -------------------------------------------------------------------
                         required time                          3.975    
                         arrival time                          -3.529    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/test2_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.271ns (17.227%)  route 1.302ns (82.773%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 4.082 - 2.500 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.776ns (routing 0.393ns, distribution 1.383ns)
  Clock Net Delay (Destination): 1.450ns (routing 0.759ns, distribution 0.691ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.776     1.939    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X37Y40         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.018 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[25]/Q
                         net (fo=15, routed)          1.049     3.067    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[25]
    SLICE_X41Y44         LUT5 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.139     3.206 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/test3_enable_i_3/O
                         net (fo=4, routed)           0.195     3.401    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_ipx_wrap_inst/fw_ip2_inst/op_code_w_execute
    SLICE_X40Y44         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.454 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/test2_enable_i_1/O
                         net (fo=1, routed)           0.058     3.512    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/test2_enable_reg_0
    SLICE_X40Y44         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/test2_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.450     4.082    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y44         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/test2_enable_reg/C
                         clock pessimism              0.000     4.082    
                         clock uncertainty           -0.130     3.952    
    SLICE_X40Y44         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     3.977    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/test2_enable_reg
  -------------------------------------------------------------------
                         required time                          3.977    
                         arrival time                          -3.512    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/test4_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.284ns (18.368%)  route 1.262ns (81.632%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 4.082 - 2.500 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.776ns (routing 0.393ns, distribution 1.383ns)
  Clock Net Delay (Destination): 1.450ns (routing 0.759ns, distribution 0.691ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.776     1.939    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X37Y40         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.018 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[25]/Q
                         net (fo=15, routed)          1.049     3.067    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[25]
    SLICE_X41Y44         LUT5 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.139     3.206 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/test3_enable_i_3/O
                         net (fo=4, routed)           0.195     3.401    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_ipx_wrap_inst/fw_ip2_inst/op_code_w_execute
    SLICE_X40Y44         LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.066     3.467 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/test4_enable_i_1/O
                         net (fo=1, routed)           0.018     3.485    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/test4_enable_reg_0
    SLICE_X40Y44         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/test4_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.450     4.082    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y44         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/test4_enable_reg/C
                         clock pessimism              0.000     4.082    
                         clock uncertainty           -0.130     3.952    
    SLICE_X40Y44         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.977    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/test4_enable_reg
  -------------------------------------------------------------------
                         required time                          3.977    
                         arrival time                          -3.485    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[717]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.486ns (34.802%)  route 0.910ns (65.198%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 4.069 - 2.500 ) 
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.791ns (routing 0.393ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.437ns (routing 0.759ns, distribution 0.678ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.791     1.954    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X40Y43         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.033 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[7]/Q
                         net (fo=5, routed)           0.096     2.129    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[7]
    SLICE_X40Y44         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.099     2.228 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_6/O
                         net (fo=1, routed)           0.052     2.280    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[0]_1
    SLICE_X40Y44         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     2.425 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_4/O
                         net (fo=1, routed)           0.071     2.496    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg
    SLICE_X40Y44         LUT5 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     2.659 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2/O
                         net (fo=768, routed)         0.691     3.350    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2_n_0
    SLICE_X41Y33         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[717]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.437     4.069    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y33         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[717]/C
                         clock pessimism              0.000     4.069    
                         clock uncertainty           -0.130     3.939    
    SLICE_X41Y33         FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061     3.878    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[717]
  -------------------------------------------------------------------
                         required time                          3.878    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.486ns (34.827%)  route 0.909ns (65.173%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 4.069 - 2.500 ) 
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.791ns (routing 0.393ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.437ns (routing 0.759ns, distribution 0.678ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.791     1.954    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X40Y43         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.033 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[7]/Q
                         net (fo=5, routed)           0.096     2.129    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[7]
    SLICE_X40Y44         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.099     2.228 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_6/O
                         net (fo=1, routed)           0.052     2.280    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[0]_1
    SLICE_X40Y44         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     2.425 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_4/O
                         net (fo=1, routed)           0.071     2.496    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg
    SLICE_X40Y44         LUT5 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     2.659 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2/O
                         net (fo=768, routed)         0.690     3.349    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2_n_0
    SLICE_X41Y33         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.437     4.069    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y33         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[17]/C
                         clock pessimism              0.000     4.069    
                         clock uncertainty           -0.130     3.939    
    SLICE_X41Y33         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     3.878    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          3.878    
                         arrival time                          -3.349    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[270]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.486ns (35.652%)  route 0.877ns (64.348%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 4.080 - 2.500 ) 
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.791ns (routing 0.393ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.759ns, distribution 0.689ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.791     1.954    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X40Y43         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.033 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[7]/Q
                         net (fo=5, routed)           0.096     2.129    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[7]
    SLICE_X40Y44         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.099     2.228 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_6/O
                         net (fo=1, routed)           0.052     2.280    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[0]_1
    SLICE_X40Y44         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     2.425 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_4/O
                         net (fo=1, routed)           0.071     2.496    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg
    SLICE_X40Y44         LUT5 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     2.659 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2/O
                         net (fo=768, routed)         0.658     3.317    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2_n_0
    SLICE_X41Y34         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[270]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.448     4.080    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y34         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[270]/C
                         clock pessimism              0.000     4.080    
                         clock uncertainty           -0.130     3.951    
    SLICE_X41Y34         FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061     3.890    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[270]
  -------------------------------------------------------------------
                         required time                          3.890    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[557]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.486ns (35.652%)  route 0.877ns (64.348%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 4.080 - 2.500 ) 
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.791ns (routing 0.393ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.759ns, distribution 0.689ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.791     1.954    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X40Y43         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.033 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[7]/Q
                         net (fo=5, routed)           0.096     2.129    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[7]
    SLICE_X40Y44         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.099     2.228 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_6/O
                         net (fo=1, routed)           0.052     2.280    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[0]_1
    SLICE_X40Y44         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     2.425 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_4/O
                         net (fo=1, routed)           0.071     2.496    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg
    SLICE_X40Y44         LUT5 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     2.659 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2/O
                         net (fo=768, routed)         0.658     3.317    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2_n_0
    SLICE_X41Y34         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[557]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.448     4.080    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y34         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[557]/C
                         clock pessimism              0.000     4.080    
                         clock uncertainty           -0.130     3.951    
    SLICE_X41Y34         FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061     3.890    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[557]
  -------------------------------------------------------------------
                         required time                          3.890    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[653]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.486ns (35.652%)  route 0.877ns (64.348%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 4.080 - 2.500 ) 
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.791ns (routing 0.393ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.759ns, distribution 0.689ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.791     1.954    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X40Y43         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.033 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[7]/Q
                         net (fo=5, routed)           0.096     2.129    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[7]
    SLICE_X40Y44         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.099     2.228 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_6/O
                         net (fo=1, routed)           0.052     2.280    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[0]_1
    SLICE_X40Y44         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     2.425 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_4/O
                         net (fo=1, routed)           0.071     2.496    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg
    SLICE_X40Y44         LUT5 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     2.659 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2/O
                         net (fo=768, routed)         0.658     3.317    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2_n_0
    SLICE_X41Y34         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[653]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.448     4.080    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y34         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[653]/C
                         clock pessimism              0.000     4.080    
                         clock uncertainty           -0.130     3.951    
    SLICE_X41Y34         FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.061     3.890    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[653]
  -------------------------------------------------------------------
                         required time                          3.890    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[749]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.486ns (35.652%)  route 0.877ns (64.348%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 4.080 - 2.500 ) 
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.791ns (routing 0.393ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.759ns, distribution 0.689ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.791     1.954    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X40Y43         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.033 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[7]/Q
                         net (fo=5, routed)           0.096     2.129    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[7]
    SLICE_X40Y44         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.099     2.228 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_6/O
                         net (fo=1, routed)           0.052     2.280    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[0]_1
    SLICE_X40Y44         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     2.425 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_4/O
                         net (fo=1, routed)           0.071     2.496    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg
    SLICE_X40Y44         LUT5 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     2.659 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2/O
                         net (fo=768, routed)         0.658     3.317    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2_n_0
    SLICE_X41Y34         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[749]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.448     4.080    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y34         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[749]/C
                         clock pessimism              0.000     4.080    
                         clock uncertainty           -0.130     3.951    
    SLICE_X41Y34         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061     3.890    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[749]
  -------------------------------------------------------------------
                         required time                          3.890    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                  0.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[40][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[650]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.074ns (24.065%)  route 0.233ns (75.935%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    1.087ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.994ns (routing 0.216ns, distribution 0.778ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.523ns, distribution 0.544ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        0.994     1.087    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X47Y65         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[40][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.126 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[40][10]/Q
                         net (fo=3, routed)           0.217     1.343    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[40]_215[10]
    SLICE_X47Y65         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     1.378 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[650]_i_1/O
                         net (fo=1, routed)           0.016     1.394    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst_n_145
    SLICE_X47Y65         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[650]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.067     1.183    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X47Y65         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[650]/C
                         clock pessimism              0.000     1.183    
                         clock uncertainty            0.130     1.313    
    SLICE_X47Y65         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.359    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[650]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[44][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[715]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.085ns (25.462%)  route 0.249ns (74.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.085ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.992ns (routing 0.216ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.523ns, distribution 0.552ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        0.992     1.085    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X46Y69         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[44][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.122 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[44][11]/Q
                         net (fo=3, routed)           0.242     1.363    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[44]_211[11]
    SLICE_X46Y69         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.048     1.411 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[715]_i_1/O
                         net (fo=1, routed)           0.007     1.418    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst_n_80
    SLICE_X46Y69         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[715]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.075     1.191    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X46Y69         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[715]/C
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.130     1.321    
    SLICE_X46Y69         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     1.368    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[715]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[18][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[301]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.063ns (21.170%)  route 0.235ns (78.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.159ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.005ns (routing 0.216ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.523ns, distribution 0.520ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.005     1.098    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X49Y51         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[18][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.137 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[18][13]/Q
                         net (fo=3, routed)           0.226     1.363    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[18]_237[13]
    SLICE_X49Y51         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.024     1.387 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[301]_i_1/O
                         net (fo=1, routed)           0.009     1.396    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst_n_494
    SLICE_X49Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[301]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.043     1.159    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X49Y51         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[301]/C
                         clock pessimism              0.000     1.159    
                         clock uncertainty            0.130     1.289    
    SLICE_X49Y51         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.336    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[301]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[13][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[216]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.062ns (18.499%)  route 0.273ns (81.501%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    1.080ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.987ns (routing 0.216ns, distribution 0.771ns)
  Clock Net Delay (Destination): 1.060ns (routing 0.523ns, distribution 0.537ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        0.987     1.080    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X51Y88         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[13][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.120 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[13][8]/Q
                         net (fo=3, routed)           0.257     1.377    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[13]__0[8]
    SLICE_X51Y88         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     1.399 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[216]_i_1/O
                         net (fo=1, routed)           0.016     1.415    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst_n_579
    SLICE_X51Y88         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[216]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.060     1.176    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X51Y88         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[216]/C
                         clock pessimism              0.000     1.176    
                         clock uncertainty            0.130     1.306    
    SLICE_X51Y88         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     1.352    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[216]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[19][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[314]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.061ns (20.470%)  route 0.237ns (79.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.157ns
    Source Clock Delay      (SCD):    1.099ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.006ns (routing 0.216ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.041ns (routing 0.523ns, distribution 0.518ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.006     1.099    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X45Y53         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[19][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.138 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[19][10]/Q
                         net (fo=3, routed)           0.211     1.349    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[19]_236[10]
    SLICE_X43Y53         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     1.371 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[314]_i_1/O
                         net (fo=1, routed)           0.026     1.397    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst_n_481
    SLICE_X43Y53         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[314]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.041     1.157    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y53         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[314]/C
                         clock pessimism              0.000     1.157    
                         clock uncertainty            0.130     1.287    
    SLICE_X43Y53         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.333    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[314]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[46][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[749]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.063ns (18.122%)  route 0.285ns (81.878%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.085ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.992ns (routing 0.216ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.523ns, distribution 0.551ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        0.992     1.085    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X49Y66         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[46][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.124 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[46][13]/Q
                         net (fo=3, routed)           0.276     1.400    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[46]_209[13]
    SLICE_X49Y66         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.024     1.424 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[749]_i_1/O
                         net (fo=1, routed)           0.009     1.433    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst_n_46
    SLICE_X49Y66         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[749]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.074     1.190    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X49Y66         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[749]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.130     1.320    
    SLICE_X49Y66         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.367    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[749]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[41][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[668]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.061ns (17.996%)  route 0.278ns (82.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.998ns (routing 0.216ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.523ns, distribution 0.548ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        0.998     1.091    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X51Y67         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[41][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.130 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[41][12]/Q
                         net (fo=3, routed)           0.262     1.391    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[41]_214[12]
    SLICE_X51Y67         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.413 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[668]_i_1/O
                         net (fo=1, routed)           0.016     1.429    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst_n_127
    SLICE_X51Y67         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[668]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.071     1.187    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X51Y67         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[668]/C
                         clock pessimism              0.000     1.187    
                         clock uncertainty            0.130     1.317    
    SLICE_X51Y67         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.363    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[668]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[42][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[682]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.079ns (23.167%)  route 0.262ns (76.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    1.087ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.994ns (routing 0.216ns, distribution 0.778ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.523ns, distribution 0.544ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        0.994     1.087    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X47Y66         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[42][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.126 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[42][10]/Q
                         net (fo=3, routed)           0.245     1.371    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[42]_213[10]
    SLICE_X47Y66         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.040     1.411 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[682]_i_1/O
                         net (fo=1, routed)           0.017     1.428    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst_n_113
    SLICE_X47Y66         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[682]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.067     1.183    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X47Y66         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[682]/C
                         clock pessimism              0.000     1.183    
                         clock uncertainty            0.130     1.313    
    SLICE_X47Y66         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.359    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[682]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[18][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[297]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.060ns (20.102%)  route 0.238ns (79.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.152ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.007ns (routing 0.216ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.523ns, distribution 0.513ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.007     1.100    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X45Y56         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[18][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.140 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[18][9]/Q
                         net (fo=3, routed)           0.231     1.371    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[18]_237[9]
    SLICE_X45Y56         LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.020     1.391 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[297]_i_1/O
                         net (fo=1, routed)           0.007     1.398    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst_n_498
    SLICE_X45Y56         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[297]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.036     1.152    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y56         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[297]/C
                         clock pessimism              0.000     1.152    
                         clock uncertainty            0.130     1.282    
    SLICE_X45Y56         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.329    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[297]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[5][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.061ns (17.345%)  route 0.291ns (82.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.986ns (routing 0.216ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.523ns, distribution 0.545ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        0.986     1.079    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X50Y88         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[5][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.118 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[5][9]/Q
                         net (fo=3, routed)           0.283     1.400    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[5]__0[9]
    SLICE_X50Y88         LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.022     1.422 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[89]_i_1/O
                         net (fo=1, routed)           0.008     1.430    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst_n_706
    SLICE_X50Y88         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.068     1.184    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X50Y88         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[89]/C
                         clock pessimism              0.000     1.184    
                         clock uncertainty            0.130     1.314    
    SLICE_X50Y88         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.361    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[89]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.069    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.907ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[10]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 0.107ns (2.604%)  route 4.002ns (97.396%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 11.732 - 10.000 ) 
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.393ns, distribution 1.428ns)
  Clock Net Delay (Destination): 1.602ns (routing 0.352ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.821     1.984    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.063 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.889     3.952    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.980 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        2.113     6.093    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X41Y49         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.602    11.732    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y49         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[10]/C
                         clock pessimism              0.078    11.810    
                         clock uncertainty           -0.130    11.680    
    SLICE_X41Y49         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    11.614    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         11.614    
                         arrival time                          -6.093    
  -------------------------------------------------------------------
                         slack                                  5.521    

Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[15]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 0.107ns (2.604%)  route 4.002ns (97.396%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 11.732 - 10.000 ) 
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.393ns, distribution 1.428ns)
  Clock Net Delay (Destination): 1.602ns (routing 0.352ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.821     1.984    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.063 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.889     3.952    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.980 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        2.113     6.093    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X41Y49         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.602    11.732    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y49         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[15]/C
                         clock pessimism              0.078    11.810    
                         clock uncertainty           -0.130    11.680    
    SLICE_X41Y49         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    11.614    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         11.614    
                         arrival time                          -6.093    
  -------------------------------------------------------------------
                         slack                                  5.521    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[19][1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 0.107ns (2.598%)  route 4.011ns (97.402%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.748ns = ( 11.748 - 10.000 ) 
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.393ns, distribution 1.428ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.352ns, distribution 1.266ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.821     1.984    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.063 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.889     3.952    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.980 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        2.122     6.102    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X46Y54         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[19][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.618    11.748    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X46Y54         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[19][1]/C
                         clock pessimism              0.078    11.826    
                         clock uncertainty           -0.130    11.696    
    SLICE_X46Y54         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.630    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[19][1]
  -------------------------------------------------------------------
                         required time                         11.630    
                         arrival time                          -6.102    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[29][1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 0.107ns (2.598%)  route 4.011ns (97.402%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.748ns = ( 11.748 - 10.000 ) 
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.393ns, distribution 1.428ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.352ns, distribution 1.266ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.821     1.984    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.063 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.889     3.952    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.980 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        2.122     6.102    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X46Y54         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[29][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.618    11.748    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X46Y54         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[29][1]/C
                         clock pessimism              0.078    11.826    
                         clock uncertainty           -0.130    11.696    
    SLICE_X46Y54         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.630    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[29][1]
  -------------------------------------------------------------------
                         required time                         11.630    
                         arrival time                          -6.102    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[12]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 0.107ns (2.617%)  route 3.981ns (97.383%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 11.718 - 10.000 ) 
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.393ns, distribution 1.428ns)
  Clock Net Delay (Destination): 1.588ns (routing 0.352ns, distribution 1.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.821     1.984    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.063 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.889     3.952    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.980 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        2.092     6.072    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X40Y47         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.588    11.718    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X40Y47         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[12]/C
                         clock pessimism              0.078    11.796    
                         clock uncertainty           -0.130    11.666    
    SLICE_X40Y47         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    11.600    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         11.600    
                         arrival time                          -6.072    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 0.107ns (2.617%)  route 3.981ns (97.383%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 11.718 - 10.000 ) 
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.393ns, distribution 1.428ns)
  Clock Net Delay (Destination): 1.588ns (routing 0.352ns, distribution 1.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.821     1.984    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.063 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.889     3.952    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.980 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        2.092     6.072    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X40Y47         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.588    11.718    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X40Y47         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[4]/C
                         clock pessimism              0.078    11.796    
                         clock uncertainty           -0.130    11.666    
    SLICE_X40Y47         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    11.600    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         11.600    
                         arrival time                          -6.072    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 0.107ns (2.617%)  route 3.981ns (97.383%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 11.718 - 10.000 ) 
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.393ns, distribution 1.428ns)
  Clock Net Delay (Destination): 1.588ns (routing 0.352ns, distribution 1.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.821     1.984    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.063 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.889     3.952    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.980 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        2.092     6.072    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X40Y47         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.588    11.718    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X40Y47         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[6]/C
                         clock pessimism              0.078    11.796    
                         clock uncertainty           -0.130    11.666    
    SLICE_X40Y47         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    11.600    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         11.600    
                         arrival time                          -6.072    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 0.107ns (2.617%)  route 3.981ns (97.383%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 11.718 - 10.000 ) 
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.393ns, distribution 1.428ns)
  Clock Net Delay (Destination): 1.588ns (routing 0.352ns, distribution 1.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.821     1.984    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.063 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.889     3.952    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.980 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        2.092     6.072    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X40Y47         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.588    11.718    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X40Y47         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[7]/C
                         clock pessimism              0.078    11.796    
                         clock uncertainty           -0.130    11.666    
    SLICE_X40Y47         FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    11.600    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         11.600    
                         arrival time                          -6.072    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 0.107ns (2.617%)  route 3.981ns (97.383%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 11.718 - 10.000 ) 
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.393ns, distribution 1.428ns)
  Clock Net Delay (Destination): 1.588ns (routing 0.352ns, distribution 1.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.821     1.984    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.063 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.889     3.952    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.980 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        2.092     6.072    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X40Y47         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.588    11.718    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X40Y47         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[8]/C
                         clock pessimism              0.078    11.796    
                         clock uncertainty           -0.130    11.666    
    SLICE_X40Y47         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    11.600    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         11.600    
                         arrival time                          -6.072    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 0.107ns (2.617%)  route 3.981ns (97.383%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 11.718 - 10.000 ) 
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.393ns, distribution 1.428ns)
  Clock Net Delay (Destination): 1.588ns (routing 0.352ns, distribution 1.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.821     1.984    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.063 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.889     3.952    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.980 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        2.092     6.072    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X40Y47         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.588    11.718    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X40Y47         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[9]/C
                         clock pessimism              0.078    11.796    
                         clock uncertainty           -0.130    11.666    
    SLICE_X40Y47         FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    11.600    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         11.600    
                         arrival time                          -6.072    
  -------------------------------------------------------------------
                         slack                                  5.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.907ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[164][0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.056ns (2.846%)  route 1.912ns (97.154%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    1.094ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Net Delay (Source):      1.001ns (routing 0.216ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.245ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.001     1.094    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.133 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.984     2.117    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.134 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        0.928     3.061    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X51Y120        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[164][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.113     1.229    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X51Y120        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[164][0]/C
                         clock pessimism             -0.055     1.174    
    SLICE_X51Y120        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.154    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[164][0]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           3.061    
  -------------------------------------------------------------------
                         slack                                  1.907    

Slack (MET) :             1.907ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[170][0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.056ns (2.846%)  route 1.912ns (97.154%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    1.094ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Net Delay (Source):      1.001ns (routing 0.216ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.245ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.001     1.094    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.133 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.984     2.117    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.134 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        0.928     3.061    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X51Y120        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[170][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.113     1.229    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X51Y120        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[170][0]/C
                         clock pessimism             -0.055     1.174    
    SLICE_X51Y120        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.154    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[170][0]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           3.061    
  -------------------------------------------------------------------
                         slack                                  1.907    

Slack (MET) :             1.910ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[167][0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.056ns (2.838%)  route 1.918ns (97.162%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    1.094ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Net Delay (Source):      1.001ns (routing 0.216ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.245ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.001     1.094    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.133 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.984     2.117    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.134 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        0.934     3.067    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X50Y120        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[167][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.116     1.232    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X50Y120        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[167][0]/C
                         clock pessimism             -0.055     1.177    
    SLICE_X50Y120        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.157    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[167][0]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           3.067    
  -------------------------------------------------------------------
                         slack                                  1.910    

Slack (MET) :             1.910ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[169][10]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.056ns (2.838%)  route 1.918ns (97.162%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    1.094ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Net Delay (Source):      1.001ns (routing 0.216ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.245ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.001     1.094    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.133 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.984     2.117    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.134 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        0.934     3.067    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X50Y120        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[169][10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.116     1.232    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X50Y120        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[169][10]/C
                         clock pessimism             -0.055     1.177    
    SLICE_X50Y120        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.157    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[169][10]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           3.067    
  -------------------------------------------------------------------
                         slack                                  1.910    

Slack (MET) :             1.913ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[161][10]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 0.056ns (2.833%)  route 1.921ns (97.167%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    1.094ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Net Delay (Source):      1.001ns (routing 0.216ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.245ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.001     1.094    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.133 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.984     2.117    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.134 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        0.937     3.070    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X49Y120        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[161][10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.116     1.232    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X49Y120        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[161][10]/C
                         clock pessimism             -0.055     1.177    
    SLICE_X49Y120        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.157    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[161][10]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           3.070    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.913ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[167][10]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 0.056ns (2.833%)  route 1.921ns (97.167%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    1.094ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Net Delay (Source):      1.001ns (routing 0.216ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.245ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.001     1.094    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.133 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.984     2.117    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.134 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        0.937     3.070    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X49Y121        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[167][10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.116     1.232    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X49Y121        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[167][10]/C
                         clock pessimism             -0.055     1.177    
    SLICE_X49Y121        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.157    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[167][10]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           3.070    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.913ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[170][10]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 0.056ns (2.833%)  route 1.921ns (97.167%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    1.094ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Net Delay (Source):      1.001ns (routing 0.216ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.245ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.001     1.094    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.133 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.984     2.117    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.134 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        0.937     3.070    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X49Y120        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[170][10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.116     1.232    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X49Y120        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[170][10]/C
                         clock pessimism             -0.055     1.177    
    SLICE_X49Y120        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.157    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[170][10]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           3.070    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.913ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[175][10]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 0.056ns (2.833%)  route 1.921ns (97.167%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    1.094ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Net Delay (Source):      1.001ns (routing 0.216ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.245ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.001     1.094    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.133 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.984     2.117    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.134 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        0.937     3.070    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X49Y121        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[175][10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.116     1.232    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X49Y121        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[175][10]/C
                         clock pessimism             -0.055     1.177    
    SLICE_X49Y121        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.157    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[175][10]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           3.070    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.913ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[161][13]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.056ns (2.839%)  route 1.917ns (97.161%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    1.094ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Net Delay (Source):      1.001ns (routing 0.216ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.245ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.001     1.094    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.133 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.984     2.117    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.134 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        0.933     3.066    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X48Y120        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[161][13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.112     1.228    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X48Y120        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[161][13]/C
                         clock pessimism             -0.055     1.173    
    SLICE_X48Y120        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.153    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[161][13]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           3.066    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.913ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[162][10]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.056ns (2.832%)  route 1.922ns (97.168%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    1.094ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Net Delay (Source):      1.001ns (routing 0.216ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.245ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.001     1.094    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.133 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.984     2.117    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.134 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8434, routed)        0.938     3.071    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X49Y121        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[162][10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.117     1.233    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X49Y121        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[162][10]/C
                         clock pessimism             -0.055     1.178    
    SLICE_X49Y121        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.158    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[162][10]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           3.071    
  -------------------------------------------------------------------
                         slack                                  1.913    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.910ns  (logic 0.152ns (16.703%)  route 0.758ns (83.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.561ns (routing 0.352ns, distribution 1.209ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.474     0.474    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X29Y180        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     0.626 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.284     0.910    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X29Y180        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.561     1.691    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X29Y180        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.061ns (14.489%)  route 0.360ns (85.511%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.092ns (routing 0.245ns, distribution 0.847ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.245     0.245    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X29Y180        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     0.306 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.115     0.421    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X29Y180        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9071, routed)        1.092     1.208    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X29Y180        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_1
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            reset_not
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.047ns  (logic 0.983ns (24.291%)  route 3.064ns (75.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.662ns (routing 0.843ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.662     1.825    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X42Y48         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.905 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/reset_not_iob_reg/Q
                         net (fo=1, routed)           3.064     4.969    reset_not_OBUF
    W1                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.903     5.872 r  reset_not_OBUF_inst/O
                         net (fo=0)                   0.000     5.872    reset_not
    W1                                                                r  reset_not (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            super_pixel_sel
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.944ns  (logic 0.979ns (24.816%)  route 2.965ns (75.184%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.643ns (routing 0.843ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.643     1.806    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X40Y45         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.885 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/Q
                         net (fo=1, routed)           2.965     4.850    super_pixel_sel_OBUF
    W2                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.900     5.750 r  super_pixel_sel_OBUF_inst/O
                         net (fo=0)                   0.000     5.750    super_pixel_sel
    W2                                                                r  super_pixel_sel (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            scan_in
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.808ns  (logic 0.994ns (26.108%)  route 2.814ns (73.892%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.662ns (routing 0.843ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.662     1.825    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X42Y48         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.904 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_in_iob_reg/Q
                         net (fo=1, routed)           2.814     4.718    scan_in_OBUF
    AC3                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.915     5.633 r  scan_in_OBUF_inst/O
                         net (fo=0)                   0.000     5.633    scan_in
    AC3                                                               r  scan_in (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            scan_load
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.820ns  (logic 0.985ns (25.790%)  route 2.835ns (74.210%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.643ns (routing 0.843ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.643     1.806    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X40Y45         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.884 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_load_iob_reg/Q
                         net (fo=1, routed)           2.835     4.719    scan_load_OBUF
    AB3                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.907     5.626 r  scan_load_OBUF_inst/O
                         net (fo=0)                   0.000     5.626    scan_load
    AB3                                                               r  scan_load (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bxclk_ana
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.734ns  (logic 0.962ns (25.766%)  route 2.772ns (74.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.643ns (routing 0.843ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.643     1.806    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X40Y45         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.882 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/Q
                         net (fo=1, routed)           2.772     4.654    bxclk_ana_OBUF
    Y4                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.886     5.540 r  bxclk_ana_OBUF_inst/O
                         net (fo=0)                   0.000     5.540    bxclk_ana
    Y4                                                                r  bxclk_ana (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bxclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.727ns  (logic 0.971ns (26.057%)  route 2.756ns (73.943%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.647ns (routing 0.843ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.647     1.810    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X40Y49         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.887 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_iob_reg/Q
                         net (fo=1, routed)           2.756     4.643    bxclk_OBUF
    AB4                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.894     5.537 r  bxclk_OBUF_inst/O
                         net (fo=0)                   0.000     5.537    bxclk
    AB4                                                               r  bxclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bxclk_ana
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.750ns  (logic 0.416ns (23.782%)  route 1.334ns (76.218%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.908ns (routing 0.462ns, distribution 0.446ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        0.908     1.001    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X40Y45         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.039 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/Q
                         net (fo=1, routed)           1.334     2.373    bxclk_ana_OBUF
    Y4                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.378     2.751 r  bxclk_ana_OBUF_inst/O
                         net (fo=0)                   0.000     2.751    bxclk_ana
    Y4                                                                r  bxclk_ana (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bxclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.750ns  (logic 0.424ns (24.237%)  route 1.326ns (75.763%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.911ns (routing 0.462ns, distribution 0.449ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        0.911     1.004    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X40Y49         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.042 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_iob_reg/Q
                         net (fo=1, routed)           1.326     2.368    bxclk_OBUF
    AB4                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.386     2.754 r  bxclk_OBUF_inst/O
                         net (fo=0)                   0.000     2.754    bxclk
    AB4                                                               r  bxclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            scan_load
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 0.438ns (24.243%)  route 1.369ns (75.757%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.908ns (routing 0.462ns, distribution 0.446ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        0.908     1.001    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X40Y45         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.040 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_load_iob_reg/Q
                         net (fo=1, routed)           1.369     2.409    scan_load_OBUF
    AB3                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.399     2.808 r  scan_load_OBUF_inst/O
                         net (fo=0)                   0.000     2.808    scan_load
    AB3                                                               r  scan_load (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            scan_in
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.816ns  (logic 0.446ns (24.563%)  route 1.370ns (75.437%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.914ns (routing 0.462ns, distribution 0.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        0.914     1.007    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X42Y48         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.046 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_in_iob_reg/Q
                         net (fo=1, routed)           1.370     2.416    scan_in_OBUF
    AC3                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.407     2.823 r  scan_in_OBUF_inst/O
                         net (fo=0)                   0.000     2.823    scan_in
    AC3                                                               r  scan_in (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            super_pixel_sel
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.847ns  (logic 0.431ns (23.319%)  route 1.416ns (76.681%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.908ns (routing 0.462ns, distribution 0.446ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        0.908     1.001    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X40Y45         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.040 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/Q
                         net (fo=1, routed)           1.416     2.456    super_pixel_sel_OBUF
    W2                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.392     2.848 r  super_pixel_sel_OBUF_inst/O
                         net (fo=0)                   0.000     2.848    super_pixel_sel
    W2                                                                r  super_pixel_sel (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            reset_not
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.924ns  (logic 0.434ns (22.557%)  route 1.490ns (77.443%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.914ns (routing 0.462ns, distribution 0.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        0.914     1.007    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X42Y48         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.046 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/reset_not_iob_reg/Q
                         net (fo=1, routed)           1.490     2.536    reset_not_OBUF
    W1                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.395     2.931 r  reset_not_OBUF_inst/O
                         net (fo=0)                   0.000     2.931    reset_not
    W1                                                                r  reset_not (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 scan_out
                            (input port)
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_out_iob_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.376ns  (logic 0.538ns (15.947%)  route 2.838ns (84.053%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.445ns (routing 0.759ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC1                                               0.000     0.000 r  scan_out (IN)
                         net (fo=0)                   0.000     0.000    scan_out_IBUF_inst/I
    AC1                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.538     0.538 r  scan_out_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    scan_out_IBUF_inst/OUT
    AC1                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.538 r  scan_out_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.838     3.376    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_out
    SLICE_X44Y48         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_out_iob_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.445     1.577    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X44Y48         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_out_iob_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 scan_out
                            (input port)
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_out_iob_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.521ns  (logic 0.173ns (11.388%)  route 1.348ns (88.612%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.037ns (routing 0.523ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC1                                               0.000     0.000 r  scan_out (IN)
                         net (fo=0)                   0.000     0.000    scan_out_IBUF_inst/I
    AC1                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.173     0.173 r  scan_out_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.173    scan_out_IBUF_inst/OUT
    AC1                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.173 r  scan_out_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.348     1.521    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_out
    SLICE_X44Y48         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_out_iob_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=1576, routed)        1.037     1.153    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X44Y48         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_out_iob_reg/C





