###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        51387   # Number of WRITE/WRITEP commands
num_reads_done                 =      1038309   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       787282   # Number of read row buffer hits
num_read_cmds                  =      1038306   # Number of READ/READP commands
num_writes_done                =        51391   # Number of read requests issued
num_write_row_hits             =        29730   # Number of write row buffer hits
num_act_cmds                   =       273984   # Number of ACT commands
num_pre_cmds                   =       273954   # Number of PRE commands
num_ondemand_pres              =       250517   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9418557   # Cyles of rank active rank.0
rank_active_cycles.1           =      9152603   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       581443   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       847397   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1026193   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        16264   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9408   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4296   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2785   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3297   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4500   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1135   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          617   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          855   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20352   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =            5   # Write cmd latency (cycles)
write_latency[40-59]           =            5   # Write cmd latency (cycles)
write_latency[60-79]           =           23   # Write cmd latency (cycles)
write_latency[80-99]           =           52   # Write cmd latency (cycles)
write_latency[100-119]         =           59   # Write cmd latency (cycles)
write_latency[120-139]         =           93   # Write cmd latency (cycles)
write_latency[140-159]         =          163   # Write cmd latency (cycles)
write_latency[160-179]         =          277   # Write cmd latency (cycles)
write_latency[180-199]         =          433   # Write cmd latency (cycles)
write_latency[200-]            =        50275   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       296155   # Read request latency (cycles)
read_latency[40-59]            =       111937   # Read request latency (cycles)
read_latency[60-79]            =       127048   # Read request latency (cycles)
read_latency[80-99]            =        68906   # Read request latency (cycles)
read_latency[100-119]          =        55825   # Read request latency (cycles)
read_latency[120-139]          =        52163   # Read request latency (cycles)
read_latency[140-159]          =        39336   # Read request latency (cycles)
read_latency[160-179]          =        32824   # Read request latency (cycles)
read_latency[180-199]          =        27923   # Read request latency (cycles)
read_latency[200-]             =       226188   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.56524e+08   # Write energy
read_energy                    =  4.18645e+09   # Read energy
act_energy                     =   7.4962e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.79093e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.06751e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.87718e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.71122e+09   # Active standby energy rank.1
average_read_latency           =      153.176   # Average read request latency (cycles)
average_interarrival           =      9.17676   # Average request interarrival latency (cycles)
total_energy                   =  1.81715e+10   # Total energy (pJ)
average_power                  =      1817.15   # Average power (mW)
average_bandwidth              =      9.29877   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        48900   # Number of WRITE/WRITEP commands
num_reads_done                 =      1010795   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       784391   # Number of read row buffer hits
num_read_cmds                  =      1010792   # Number of READ/READP commands
num_writes_done                =        48905   # Number of read requests issued
num_write_row_hits             =        29234   # Number of write row buffer hits
num_act_cmds                   =       246993   # Number of ACT commands
num_pre_cmds                   =       246967   # Number of PRE commands
num_ondemand_pres              =       223345   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9311275   # Cyles of rank active rank.0
rank_active_cycles.1           =      9230607   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       688725   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       769393   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       993837   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        17766   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9791   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4391   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2847   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3451   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4482   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1191   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          684   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          908   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20355   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           14   # Write cmd latency (cycles)
write_latency[40-59]           =           13   # Write cmd latency (cycles)
write_latency[60-79]           =           40   # Write cmd latency (cycles)
write_latency[80-99]           =           72   # Write cmd latency (cycles)
write_latency[100-119]         =          102   # Write cmd latency (cycles)
write_latency[120-139]         =          175   # Write cmd latency (cycles)
write_latency[140-159]         =          275   # Write cmd latency (cycles)
write_latency[160-179]         =          437   # Write cmd latency (cycles)
write_latency[180-199]         =          612   # Write cmd latency (cycles)
write_latency[200-]            =        47160   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       325278   # Read request latency (cycles)
read_latency[40-59]            =       118148   # Read request latency (cycles)
read_latency[60-79]            =       129216   # Read request latency (cycles)
read_latency[80-99]            =        68957   # Read request latency (cycles)
read_latency[100-119]          =        55949   # Read request latency (cycles)
read_latency[120-139]          =        50814   # Read request latency (cycles)
read_latency[140-159]          =        36957   # Read request latency (cycles)
read_latency[160-179]          =        29882   # Read request latency (cycles)
read_latency[180-199]          =        25105   # Read request latency (cycles)
read_latency[200-]             =       170484   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.44109e+08   # Write energy
read_energy                    =  4.07551e+09   # Read energy
act_energy                     =  6.75773e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.30588e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.69309e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.81024e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.7599e+09   # Active standby energy rank.1
average_read_latency           =       127.57   # Average read request latency (cycles)
average_interarrival           =      9.43654   # Average request interarrival latency (cycles)
total_energy                   =  1.79701e+10   # Total energy (pJ)
average_power                  =      1797.01   # Average power (mW)
average_bandwidth              =      9.04277   # Average bandwidth
