# Reading D:/intelFPGA/16.1/modelsim_ae/tcl/vsim/pref.tcl
# OpenFile D:/work/awork/acceleration_20170428/uart_115200/simulation/uart_115200.v
