Instances in group:
    gopA2Q2 delay_u0/dly_cnt[2]/opit_0_inv_A2Q21
    gopA2Q2 delay_u0/dly_cnt[4]/opit_0_inv_A2Q21
    gopA2Q2 delay_u0/dly_cnt[6]/opit_0_inv_A2Q21
    gopA2Q2 delay_u0/dly_cnt[8]/opit_0_inv_A2Q21
    gopA2Q2 delay_u0/dly_cnt[10]/opit_0_inv_A2Q21
    gopA2Q2 delay_u0/dly_cnt[12]/opit_0_inv_A2Q21
    gopA2Q2 delay_u0/dly_cnt[14]/opit_0_inv_A2Q21
    gopA2Q2 delay_u0/dly_cnt[16]/opit_0_inv_A2Q21
    gopA2Q2 delay_u0/dly_cnt[18]/opit_0_inv_A2Q21
    gopA2Q2 delay_u0/dly_cnt[20]/opit_0_inv_A2Q21
    gopA2Q2 delay_u0/dly_cnt[22]/opit_0_inv_A2Q21
    gopA2Q2 delay_u0/dly_cnt[24]/opit_0_inv_A2Q21
    gopOBUF eth_rst_n_obuf/opit_0
    gopOBUFIOL eth_rst_n_obuf/opit_1
    gopIBUF eth_rx_ctl_ibuf/opit_0
    gopIBUFIOL eth_rx_ctl_ibuf/opit_1
    gopIBUF eth_rxc_ibuf/opit_0
    gopIBUFIOL eth_rxc_ibuf/opit_1
    gopIBUF eth_rxd_ibuf[0]/opit_0
    gopIBUFIOL eth_rxd_ibuf[0]/opit_1
    gopIBUF eth_rxd_ibuf[1]/opit_0
    gopIBUFIOL eth_rxd_ibuf[1]/opit_1
    gopIBUF eth_rxd_ibuf[2]/opit_0
    gopIBUFIOL eth_rxd_ibuf[2]/opit_1
    gopIBUF eth_rxd_ibuf[3]/opit_0
    gopIBUFIOL eth_rxd_ibuf[3]/opit_1
    gopOBUF gmii_rx_dv_D1_obuf/opit_0
    gopOBUFIOL gmii_rx_dv_D1_obuf/opit_1
    gopOBUF gmii_rxd_D1_obuf[0]/opit_0
    gopOBUFIOL gmii_rxd_D1_obuf[0]/opit_1
    gopOBUF gmii_rxd_D1_obuf[1]/opit_0
    gopOBUFIOL gmii_rxd_D1_obuf[1]/opit_1
    gopOBUF gmii_rxd_D1_obuf[2]/opit_0
    gopOBUFIOL gmii_rxd_D1_obuf[2]/opit_1
    gopOBUF gmii_rxd_D1_obuf[3]/opit_0
    gopOBUFIOL gmii_rxd_D1_obuf[3]/opit_1
    gopOBUF pll_lock_obuf/opit_0
    gopOBUFIOL pll_lock_obuf/opit_1
    gopIBUF sys_clk_ibuf/opit_0
    gopIBUFIOL sys_clk_ibuf/opit_1
    gopIBUF sys_rst_n_ibuf/opit_0
    gopIBUFIOL sys_rst_n_ibuf/opit_1
    gopIBUF touch_key_ibuf/opit_0
    gopIBUFIOL touch_key_ibuf/opit_1
    gopA2 u_CORES/u_debug_core_0/u_Storage_Condition/N276_1.fsub_1/gateop_A2
    gopA2 u_CORES/u_debug_core_0/u_Storage_Condition/N276_1.fsub_3/gateop_A2
    gopA2 u_CORES/u_debug_core_0/u_Storage_Condition/N276_1.fsub_5/gateop_A2
    gopA2 u_CORES/u_debug_core_0/u_Storage_Condition/N276_1.fsub_7/gateop_A2
    gopA2 u_CORES/u_debug_core_0/u_Storage_Condition/N276_1.fsub_9/gateop_A2
    gopA2 u_CORES/u_debug_core_0/u_Storage_Condition/N318_1_1/gateop_A2
    gopA2 u_CORES/u_debug_core_0/u_Storage_Condition/N318_1_3/gateop_A2
    gopA2 u_CORES/u_debug_core_0/u_Storage_Condition/N318_1_5/gateop_A2
    gopA2 u_CORES/u_debug_core_0/u_Storage_Condition/N318_1_7/gateop_A2
    gopA2 u_CORES/u_debug_core_0/u_Storage_Condition/N318_1_9/gateop_A2
    gopA2Q1 u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_A2Q1
    gopA2Q2 u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21
    gopA2Q2 u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_A2Q21
    gopA2Q2 u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21
    gopA2Q2 u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21
    gopAQ u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[10]/opit_0_inv_AQ
    gopA2Q2 u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[2]/opit_0_inv_A2Q21
    gopA2Q2 u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21
    gopA2Q2 u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[6]/opit_0_inv_A2Q21
    gopA2Q2 u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21
    gopA2Q2 u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[10]/opit_0_inv_A2Q21
    gopA2 u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop_A2
    gopA2 u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_3/gateop_A2
    gopA2 u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_5/gateop_A2
    gopA u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_7/gateop
    gopA2 u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop_A2
    gopA2 u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_3/gateop_A2
    gopA2 u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_5/gateop_A2
    gopA2 u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_7/gateop_A2
    gopA2 u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_9/gateop_A2
    gopA2 u_arp/u_arp_tx/N184_1_1/gateop_A2
    gopA u_arp/u_arp_tx/N184_1_5/gateop
    gopA2Q1 u_arp/u_arp_tx/cnt[4]/opit_0_inv_A2Q1
    gopOBUFT u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft1/opit_0
    gopOGDDR u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft1/opit_1_IOL
    gopOBUFT u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft2/opit_0
    gopOGDDR u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft2/opit_1_IOL
    gopOBUFT u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft3/opit_0
    gopOGDDR u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft3/opit_1_IOL
    gopOBUFT u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft4/opit_0
    gopOGDDR u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft4/opit_1_IOL
    gopOBUFT u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft5/opit_0
    gopOGDDR u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft5/opit_1_IOL
    gopOBUFT u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft6/opit_0
    gopOGDDR u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft6/opit_1_IOL
Instances without PInst:
    bmsGND _$$_GND_$$_
    bmsVCC _$$_VCC_$$_
    bmsX _$$_X_$$_
    bmsY _$$_Y_$$_
    bmsZ _$$_Z_$$_
Instances fixed:
    gopCLKBUFG clkbufg_8/gopclkbufg
    gopCLKBUFG clkbufg_9/gopclkbufg
    gopCLKBUFG clkbufg_10/gopclkbufg
    gopCLKBUFG clkbufg_11/gopclkbufg
    gopCLKBUFG clkbufg_12/gopclkbufg
    gopCLKBUFG clkbufg_13/gopclkbufg
    gopSCANCHAIN u_CORES/u_GTP_SCANCHAIN_PG/scanchain
    gopPLL u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll
    gopBKCL BKCL_auto_0
    gopBKCL BKCL_auto_1
Instances is not target:
    gopGRS GRS_INST/grs
    gopMUX4TO1Q u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q
    gopMUX16TO1 u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N195_16_muxf7
    gopDRM u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm
    gopMUX16TO1 u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N195_16_muxf7
    gopMUX8TO1 u_CORES/u_debug_core_0/u_rd_addr_gen/N133_10_muxf6
    gopMUX4TO1Q u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_MUX4TO1Q
    gopMUX4TO1Q u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_MUX4TO1Q
    gopMUX4TO1Q u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_MUX4TO1Q
    gopMUX4TO1Q u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_MUX4TO1Q
    gopMUX4TO1Q u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_MUX4TO1Q
    gopMUX8TO1Q u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_MUX8TO1Q
    gopMUX8TO1 u_arp/u_arp_rx/N310_13_muxf6
    gopL6Q u_arp/u_arp_rx/arp_rx_done/opit_0_inv_L6Q
    gopMUX4TO1Q u_arp/u_arp_rx/cnt[1]/opit_0_inv_MUX4TO1Q
    gopMUX4TO1Q u_arp/u_arp_rx/cnt[2]/opit_0_inv_MUX4TO1Q
    gopMUX4TO1Q u_arp/u_arp_rx/cnt[3]/opit_0_inv_MUX4TO1Q
    gopMUX8TO1Q u_arp/u_arp_rx/error_en/opit_0_inv_MUX8TO1Q
    gopMUX4TO1Q u_arp/u_arp_rx/skip_en/opit_0_inv_MUX4TO1Q
    gopMUX8TO1 u_arp/u_arp_tx/N188_14[0]_muxf6
    gopMUX8TO1 u_arp/u_arp_tx/N188_14[1]_muxf6
    gopMUX8TO1 u_arp/u_arp_tx/N188_14[2]_muxf6
    gopMUX8TO1 u_arp/u_arp_tx/N188_14[3]_muxf6
    gopMUX8TO1 u_arp/u_arp_tx/N188_14[4]_muxf6
    gopMUX8TO1 u_arp/u_arp_tx/N188_14[5]_muxf6
    gopMUX8TO1 u_arp/u_arp_tx/N188_14[6]_muxf6
    gopMUX8TO1 u_arp/u_arp_tx/N188_14[7]_muxf6
    gopMUX16TO1 u_arp/u_arp_tx/N218_63[0]_muxf7
    gopMUX16TO1 u_arp/u_arp_tx/N218_63[1]_muxf7
    gopMUX8TO1 u_arp/u_arp_tx/N218_63[2]_7_muxf6
    gopMUX16TO1 u_arp/u_arp_tx/N218_63[3]_muxf7
    gopMUX16TO1 u_arp/u_arp_tx/N218_63[4]_1_muxf7
    gopMUX16TO1 u_arp/u_arp_tx/N218_63[5]_1_muxf7
    gopMUX16TO1 u_arp/u_arp_tx/N218_63[6]_muxf7
    gopMUX8TO1 u_arp/u_arp_tx/N218_63[7]_7_muxf6
    gopMUX8TO1 u_arp/u_arp_tx/N290_14_muxf6
    gopMUX4TO1Q u_arp/u_arp_tx/cnt[2]/opit_0_inv_MUX4TO1Q
    gopMUX4TO1Q u_arp/u_arp_tx/cnt[3]/opit_0_inv_MUX4TO1Q
    gopMUX4TO1Q u_arp/u_arp_tx/skip_en/opit_0_inv_MUX4TO1Q
Pin whose loads are focus:
    Q gopQ u_gmii_to_rgmii/u_rgmii_rx/gmii_rxd[1]/opit_0
    Z gopLUT5 u_arp/u_arp_rx/N114_19/gateop
    Z gopLUT5 u_arp/u_arp_rx/N114_24/gateop
    Z gopLUT5 u_arp/u_arp_rx/N114_27/gateop
    Z gopLUT5 u_arp/u_arp_rx/N114_28/gateop
    Z gopLUT5 u_arp/u_arp_rx/error_en_2/gateop
    Q gopQ u_gmii_to_rgmii/u_rgmii_rx/gmii_rxd[2]/opit_0
    Q gopQ u_gmii_to_rgmii/u_rgmii_rx/gmii_rxd[0]/opit_0
    Q gopQ u_gmii_to_rgmii/u_rgmii_rx/gmii_rxd[3]/opit_0
    Z gopLUT5 u_arp/u_arp_rx/N357_4/gateop
    Z gopLUT5 u_arp/u_arp_rx/N367/gateop
    Z gopLUT5 u_arp/u_arp_rx/skip_en_9/gateop

Reduce:
