
---------- Begin Simulation Statistics ----------
final_tick                               1928982534500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 100777                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740104                       # Number of bytes of host memory used
host_op_rate                                   101103                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23403.89                       # Real time elapsed on the host
host_tick_rate                               82421458                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2358583942                       # Number of instructions simulated
sim_ops                                    2366194073                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.928983                       # Number of seconds simulated
sim_ticks                                1928982534500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.313056                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              298614173                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           342004034                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         30772189                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        451209515                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          40893136                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       41179952                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          286816                       # Number of indirect misses.
system.cpu0.branchPred.lookups              587427903                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3903578                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1901243                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         16989027                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 535055624                       # Number of branches committed
system.cpu0.commit.bw_lim_events             60885264                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5717967                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      177898039                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2142614437                       # Number of instructions committed
system.cpu0.commit.committedOps            2144520972                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3480663267                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.616124                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.382427                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2446812237     70.30%     70.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    622114483     17.87%     88.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    136127991      3.91%     92.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    142220093      4.09%     96.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     44832305      1.29%     97.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     16387684      0.47%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3841994      0.11%     98.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      7441216      0.21%     98.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     60885264      1.75%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3480663267                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            43219880                       # Number of function calls committed.
system.cpu0.commit.int_insts               2072065701                       # Number of committed integer instructions.
system.cpu0.commit.loads                    668894688                       # Number of loads committed
system.cpu0.commit.membars                    3807648                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3807654      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1188254789     55.41%     55.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318163      0.85%     56.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.18%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      670795923     31.28%     87.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     259542982     12.10%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2144520972                       # Class of committed instruction
system.cpu0.commit.refs                     930338933                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2142614437                       # Number of Instructions Simulated
system.cpu0.committedOps                   2144520972                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.787648                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.787648                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            455674955                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             13788948                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           289614632                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2360106920                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1387933567                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1645887919                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              17004907                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             23285188                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              8016511                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  587427903                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                397746402                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2127056569                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             12167489                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          135                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2411593264                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          146                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               61576180                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.153366                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1356672885                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         339507309                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.629619                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3514517859                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.686723                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.913118                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1808203345     51.45%     51.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1269971501     36.14%     87.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               229619903      6.53%     94.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               164315638      4.68%     98.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                32537479      0.93%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5644879      0.16%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  416299      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     515      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3808300      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3514517859                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      315722041                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            18395584                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               554226653                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.602866                       # Inst execution rate
system.cpu0.iew.exec_refs                  1043357731                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 278308722                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              359981118                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            762346237                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1910604                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8697139                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           280298888                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2322384233                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            765049009                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         13856653                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2309121753                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1799048                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9213841                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              17004907                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             13071235                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       223170                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        35364030                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses       155323                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        16033                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     11740776                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     93451549                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     18854643                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         16033                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1909140                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      16486444                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1011445635                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2283205042                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.839825                       # average fanout of values written-back
system.cpu0.iew.wb_producers                849437410                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.596100                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2283480512                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2809656843                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1470998356                       # number of integer regfile writes
system.cpu0.ipc                              0.559394                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.559394                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3810720      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1248769291     53.76%     53.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18650307      0.80%     54.72% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802475      0.16%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           771027743     33.19%     88.08% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          276917819     11.92%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2322978406                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               122                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2775517                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001195                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 478911     17.25%     17.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    16      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1868070     67.31%     84.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               428516     15.44%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2321943148                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8163421130                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2283204991                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2500262129                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2316665682                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2322978406                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5718551                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      177863258                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           171048                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           584                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     35462322                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3514517859                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.660966                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.855154                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1882759290     53.57%     53.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1105920860     31.47%     85.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          386490947     11.00%     96.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          118596782      3.37%     99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           17879160      0.51%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1178951      0.03%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1188170      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             284701      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             218998      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3514517859                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.606484                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         25600119                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3833437                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           762346237                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          280298888                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3051                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3830239900                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    27725206                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              388836117                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1365794992                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13727741                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1403671800                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              23074590                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                58882                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2856412191                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2349532482                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1525178730                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1637056443                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              30754509                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              17004907                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             67703013                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               159383734                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2856412147                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        245579                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              9239                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 28238418                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          9221                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5742157962                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4678722376                       # The number of ROB writes
system.cpu0.timesIdled                       45284300                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3018                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.818111                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14027764                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16345925                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1718320                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22633192                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            672287                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         682662                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           10375                       # Number of indirect misses.
system.cpu1.branchPred.lookups               25865036                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        60054                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1901001                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1446373                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  20323611                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1850187                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5703711                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       12335911                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            84582343                       # Number of instructions committed
system.cpu1.commit.committedOps              86483537                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    474729026                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.182175                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.821875                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    437886482     92.24%     92.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     18073333      3.81%     96.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6416025      1.35%     97.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6099823      1.28%     98.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1843831      0.39%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       521642      0.11%     99.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1770266      0.37%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       267437      0.06%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1850187      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    474729026                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              975712                       # Number of function calls committed.
system.cpu1.commit.int_insts                 81488030                       # Number of committed integer instructions.
system.cpu1.commit.loads                     23225780                       # Number of loads committed
system.cpu1.commit.membars                    3802063                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3802063      4.40%      4.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        51384587     59.42%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       25126781     29.05%     92.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       6169962      7.13%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         86483537                       # Class of committed instruction
system.cpu1.commit.refs                      31296755                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   84582343                       # Number of Instructions Simulated
system.cpu1.committedOps                     86483537                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.669060                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.669060                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            411413042                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               280225                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13323685                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             104476278                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17225408                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 42614897                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1448457                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               754717                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4522743                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   25865036                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15144749                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    457933791                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               349432                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     107245829                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3440808                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.053941                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          17570314                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14700051                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.223661                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         477224547                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.228716                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.665593                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               409850553     85.88%     85.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                40726309      8.53%     94.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16262623      3.41%     97.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7150813      1.50%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2189983      0.46%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  581280      0.12%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  462688      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      12      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     286      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           477224547                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2277817                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1542092                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                21971098                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.197748                       # Inst execution rate
system.cpu1.iew.exec_refs                    34175785                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   8721064                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              356418387                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             26160396                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1901939                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1503358                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             9300685                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           98802082                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             25454721                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1379242                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             94820421                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1930232                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4025093                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1448457                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8262820                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        65938                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          844443                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        27740                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2976                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         6163                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2934616                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1229710                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2976                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       539573                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1002519                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 52040322                       # num instructions consuming a value
system.cpu1.iew.wb_count                     93597696                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.819030                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 42622562                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.195198                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      93650394                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               119434068                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61580347                       # number of integer regfile writes
system.cpu1.ipc                              0.176396                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.176396                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3802280      3.95%      3.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             57747664     60.03%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  59      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            27714902     28.81%     92.79% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6934656      7.21%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              96199663                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2169804                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022555                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 357463     16.47%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1601968     73.83%     90.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               210369      9.70%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              94567171                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         671941515                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     93597684                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        111122787                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  93097973                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 96199663                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            5704109                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       12318544                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           147866                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           398                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6111585                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    477224547                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.201582                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.647471                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          417588211     87.50%     87.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           37771859      7.91%     95.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13543878      2.84%     98.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4314146      0.90%     99.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2765461      0.58%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             477575      0.10%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             512472      0.11%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             134501      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             116444      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      477224547                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.200624                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13222633                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1715992                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            26160396                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            9300685                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    217                       # number of misc regfile reads
system.cpu1.numCycles                       479502364                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3378442092                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              378736143                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             56646452                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              12252435                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19494313                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4273034                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                79642                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            130198147                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             102424886                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           67033803                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 43828665                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              16791106                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1448457                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             33688349                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                10387351                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       130198135                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         28620                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               936                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 25092984                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           935                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   571697091                       # The number of ROB reads
system.cpu1.rob.rob_writes                  200145541                       # The number of ROB writes
system.cpu1.timesIdled                          77754                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            93.770745                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               10443140                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            11136885                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1152766                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17974329                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            540680                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         550263                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            9583                       # Number of indirect misses.
system.cpu2.branchPred.lookups               20074066                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        35588                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1900994                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           923782                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  16239206                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1645866                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        5703703                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        9011371                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            70447221                       # Number of instructions committed
system.cpu2.commit.committedOps              72348427                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    448396804                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.161349                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.788718                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    418148101     93.25%     93.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     14948978      3.33%     96.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5096685      1.14%     97.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      4871235      1.09%     98.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1249743      0.28%     99.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       439154      0.10%     99.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1748590      0.39%     99.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       248452      0.06%     99.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1645866      0.37%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    448396804                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              818184                       # Number of function calls committed.
system.cpu2.commit.int_insts                 67878384                       # Number of committed integer instructions.
system.cpu2.commit.loads                     19709962                       # Number of loads committed
system.cpu2.commit.membars                    3802081                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3802081      5.26%      5.26% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        42279683     58.44%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       21610956     29.87%     93.57% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4655563      6.43%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         72348427                       # Class of committed instruction
system.cpu2.commit.refs                      26266531                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   70447221                       # Number of Instructions Simulated
system.cpu2.committedOps                     72348427                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.415771                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.415771                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            400988203                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               238668                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             9948224                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              85079826                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                13470026                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 30368284                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                925127                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               652074                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              4405116                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   20074066                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 12813770                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    434549192                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               230284                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      86737978                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2308222                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.044414                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          14453414                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          10983820                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.191910                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         450156756                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.196910                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.625950                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               395875721     87.94%     87.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                32550564      7.23%     95.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12971384      2.88%     98.05% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 6183013      1.37%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1724688      0.38%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  409720      0.09%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  441289      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      14      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     363      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           450156756                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1816479                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              995599                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                17471460                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.173765                       # Inst execution rate
system.cpu2.iew.exec_refs                    28325763                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6907226                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              347552171                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             21810288                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1901842                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           953573                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             7235023                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           81348035                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             21418537                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           867417                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             78537062                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1527673                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3613818                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                925127                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              7426068                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        48421                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          674185                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        23806                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1656                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         6183                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2100326                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       678454                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1656                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       333787                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        661812                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 44734128                       # num instructions consuming a value
system.cpu2.iew.wb_count                     77739671                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.832178                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 37226774                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.172001                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      77778888                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                98107771                       # number of integer regfile reads
system.cpu2.int_regfile_writes               51944638                       # number of integer regfile writes
system.cpu2.ipc                              0.155866                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.155866                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3802286      4.79%      4.79% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             47003418     59.19%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  50      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            23538251     29.64%     93.63% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5060372      6.37%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              79404479                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    2119980                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.026698                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 351853     16.60%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     16.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               1571320     74.12%     90.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               196803      9.28%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              77722157                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         611242539                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     77739659                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         90348905                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  75643982                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 79404479                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            5704053                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        8999607                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           156873                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           350                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      4230759                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    450156756                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.176393                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.616845                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          401166380     89.12%     89.12% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           31601685      7.02%     96.14% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10242204      2.28%     98.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3429761      0.76%     99.17% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2586822      0.57%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             424523      0.09%     99.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             481478      0.11%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             120892      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             103011      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      450156756                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.175684                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         12319318                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1334683                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            21810288                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            7235023                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    205                       # number of misc regfile reads
system.cpu2.numCycles                       451973235                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  3405971308                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              369182633                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             48040949                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              12514814                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                15200370                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               3692738                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                63157                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            105322250                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              83718652                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           55855112                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 31613745                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              16169732                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                925127                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             33206257                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 7814163                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       105322238                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         28624                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               841                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 26587415                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           839                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   528109748                       # The number of ROB reads
system.cpu2.rob.rob_writes                  164486224                       # The number of ROB writes
system.cpu2.timesIdled                          54070                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            92.438367                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                8545756                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             9244815                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1428408                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         17220533                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            418158                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         594055                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          175897                       # Number of indirect misses.
system.cpu3.branchPred.lookups               18835982                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        14077                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1900994                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           959535                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13556284                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1521613                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        5703700                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       12842304                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            60939941                       # Number of instructions committed
system.cpu3.commit.committedOps              62841137                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    392506292                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.160102                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.791159                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    366285896     93.32%     93.32% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     13057243      3.33%     96.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4470003      1.14%     97.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      4163888      1.06%     98.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       868039      0.22%     99.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       365058      0.09%     99.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1539990      0.39%     99.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       234562      0.06%     99.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1521613      0.39%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    392506292                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              669506                       # Number of function calls committed.
system.cpu3.commit.int_insts                 58686573                       # Number of committed integer instructions.
system.cpu3.commit.loads                     17414228                       # Number of loads committed
system.cpu3.commit.membars                    3802062                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      3802062      6.05%      6.05% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        36011836     57.31%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       19315222     30.74%     94.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3711873      5.91%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         62841137                       # Class of committed instruction
system.cpu3.commit.refs                      23027107                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   60939941                       # Number of Instructions Simulated
system.cpu3.committedOps                     62841137                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.487280                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.487280                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            347933422                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               475417                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             7953665                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              80534090                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                12766377                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 29313201                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                960275                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               992625                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              3837787                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   18835982                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 12689384                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    379523769                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               191851                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      87413437                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2858296                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.047646                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          13858135                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           8963914                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.221113                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         394811062                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.228625                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.694924                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               341106431     86.40%     86.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                31666178      8.02%     94.42% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                13400718      3.39%     97.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5270883      1.34%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1888025      0.48%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  441906      0.11%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1036687      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      12      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     222      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           394811062                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         523407                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1008303                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                15083046                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.173262                       # Inst execution rate
system.cpu3.iew.exec_refs                    24496755                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5786660                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              300285996                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             20931733                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           2211154                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1037699                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6552302                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           75671652                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             18710095                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           593523                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             68496373                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               1343210                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              3491134                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                960275                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              6921017                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        35629                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          517668                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        19554                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          646                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1894                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3517505                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       939423                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           646                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       495585                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        512718                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 39387864                       # num instructions consuming a value
system.cpu3.iew.wb_count                     68023361                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.846450                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 33339838                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.172065                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      68045947                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                85173006                       # number of integer regfile reads
system.cpu3.int_regfile_writes               45635335                       # number of integer regfile writes
system.cpu3.ipc                              0.154148                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.154148                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          3802280      5.50%      5.50% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             40658198     58.85%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            20725969     30.00%     94.35% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3903303      5.65%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              69089896                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    2050221                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.029675                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 334196     16.30%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               1537413     74.99%     91.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               178608      8.71%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              67337821                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         535213175                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     68023349                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         88502710                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  68975012                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 69089896                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            6696640                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       12830514                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           172128                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        992940                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      7904341                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    394811062                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.174995                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.616445                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          351923084     89.14%     89.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           28363723      7.18%     96.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8311102      2.11%     98.43% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2674196      0.68%     99.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            2510148      0.64%     99.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             400509      0.10%     99.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             440203      0.11%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             107750      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              80347      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      394811062                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.174763                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         13923811                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1503715                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            20931733                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6552302                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    218                       # number of misc regfile reads
system.cpu3.numCycles                       395334469                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  3462609517                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              318730449                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             42096539                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              10815494                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14656041                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               3523953                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                48710                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             97298807                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              78483502                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           52998751                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 30037309                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              15428090                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                960275                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             30398357                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                10902212                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        97298795                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         28631                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               866                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 23078313                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           865                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   466666898                       # The number of ROB reads
system.cpu3.rob.rob_writes                  153673657                       # The number of ROB writes
system.cpu3.timesIdled                          15376                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         20662858                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             23264222                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            49489682                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            4085429                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4109405                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     24468718                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      48778629                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1354685                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       349521                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    101951792                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7787211                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    204738858                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8136732                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1928982534500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           19519823                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5642589                       # Transaction distribution
system.membus.trans_dist::CleanEvict         18667196                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1044                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            700                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4926159                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4926109                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      19519825                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         21107                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     73224552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               73224552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1925665344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1925665344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1530                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          24468835                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                24468835    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            24468835                       # Request fanout histogram
system.membus.respLayer1.occupancy       125548815807                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         76641947511                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                257                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          129                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    13198948313.953489                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   79076419037.290344                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          124     96.12%     96.12% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     96.90% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     97.67% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%     98.45% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4e+11-4.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::7e+11-7.5e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 746815615000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            129                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   226318202000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1702664332500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1928982534500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     12744874                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12744874                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     12744874                       # number of overall hits
system.cpu2.icache.overall_hits::total       12744874                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        68896                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         68896                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        68896                       # number of overall misses
system.cpu2.icache.overall_misses::total        68896                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1986294498                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1986294498                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1986294498                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1986294498                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     12813770                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12813770                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     12813770                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12813770                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.005377                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005377                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.005377                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005377                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 28830.331195                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 28830.331195                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 28830.331195                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 28830.331195                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          654                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    65.400000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        62107                       # number of writebacks
system.cpu2.icache.writebacks::total            62107                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         6757                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         6757                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         6757                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         6757                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        62139                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        62139                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        62139                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        62139                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1797671499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1797671499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1797671499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1797671499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.004849                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004849                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.004849                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004849                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 28929.842756                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 28929.842756                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 28929.842756                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 28929.842756                       # average overall mshr miss latency
system.cpu2.icache.replacements                 62107                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     12744874                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12744874                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        68896                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        68896                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1986294498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1986294498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     12813770                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12813770                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.005377                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005377                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 28830.331195                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 28830.331195                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         6757                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         6757                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        62139                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        62139                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1797671499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1797671499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.004849                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004849                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 28929.842756                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 28929.842756                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1928982534500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.994464                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           12593306                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            62107                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           202.767901                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        331663000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.994464                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999827                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999827                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         25689679                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        25689679                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1928982534500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     20372751                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        20372751                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     20372751                       # number of overall hits
system.cpu2.dcache.overall_hits::total       20372751                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4825465                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4825465                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4825465                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4825465                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 638101904875                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 638101904875                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 638101904875                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 638101904875                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     25198216                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     25198216                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     25198216                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     25198216                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.191500                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.191500                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.191500                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.191500                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 132236.355434                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 132236.355434                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 132236.355434                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 132236.355434                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      5120898                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       979746                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            48359                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           6635                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs   105.893381                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   147.663301                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1965023                       # number of writebacks
system.cpu2.dcache.writebacks::total          1965023                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3593889                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3593889                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3593889                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3593889                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1231576                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1231576                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1231576                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1231576                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 148590454608                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 148590454608                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 148590454608                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 148590454608                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.048876                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.048876                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.048876                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.048876                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 120650.657863                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 120650.657863                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 120650.657863                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 120650.657863                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1965023                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     17753727                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       17753727                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2789337                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2789337                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 335133006500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 335133006500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     20543064                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     20543064                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.135780                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.135780                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 120147.908446                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 120147.908446                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2172185                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2172185                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       617152                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       617152                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  69743255000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  69743255000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.030042                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.030042                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 113008.229739                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 113008.229739                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2619024                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2619024                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2036128                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2036128                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 302968898375                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 302968898375                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      4655152                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4655152                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.437392                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.437392                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 148796.587629                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 148796.587629                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1421704                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1421704                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       614424                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       614424                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  78847199608                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  78847199608                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.131988                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.131988                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 128327.017838                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 128327.017838                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          315                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          315                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          233                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          233                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      6420000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      6420000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          548                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          548                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.425182                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.425182                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 27553.648069                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 27553.648069                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          161                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          161                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           72                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           72                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       782000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       782000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.131387                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.131387                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 10861.111111                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10861.111111                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          200                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          200                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          175                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          175                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1383500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1383500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          375                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          375                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.466667                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.466667                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7905.714286                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7905.714286                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          170                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          170                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1232500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1232500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.453333                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.453333                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data         7250                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         7250                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       483000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       483000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       464000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       464000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data      1154890                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total        1154890                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       746104                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       746104                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  79906026000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  79906026000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1900994                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1900994                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.392481                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.392481                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 107097.704878                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 107097.704878                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       746104                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       746104                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  79159922000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  79159922000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.392481                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.392481                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 106097.704878                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 106097.704878                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1928982534500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.376000                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           23505531                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1977513                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            11.886410                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        331674500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.376000                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.918000                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.918000                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         56177808                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        56177808                       # Number of data accesses
system.cpu3.numPwrStateTransitions                249                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          125                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean     13847824940                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   80307002704.071548                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          120     96.00%     96.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.80%     96.80% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.80%     97.60% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.80%     98.40% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4e+11-4.5e+11            1      0.80%     99.20% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::7e+11-7.5e+11            1      0.80%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 746816081500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            125                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   198004417000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1730978117500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1928982534500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     12670693                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12670693                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     12670693                       # number of overall hits
system.cpu3.icache.overall_hits::total       12670693                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        18691                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         18691                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        18691                       # number of overall misses
system.cpu3.icache.overall_misses::total        18691                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    583226500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    583226500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    583226500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    583226500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     12689384                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12689384                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     12689384                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12689384                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001473                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001473                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001473                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001473                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 31203.600663                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 31203.600663                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 31203.600663                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 31203.600663                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          445                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    37.083333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        17417                       # number of writebacks
system.cpu3.icache.writebacks::total            17417                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1242                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1242                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1242                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1242                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        17449                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        17449                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        17449                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        17449                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    531736500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    531736500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    531736500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    531736500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001375                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001375                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001375                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001375                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 30473.752077                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 30473.752077                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 30473.752077                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 30473.752077                       # average overall mshr miss latency
system.cpu3.icache.replacements                 17417                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     12670693                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12670693                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        18691                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        18691                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    583226500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    583226500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     12689384                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12689384                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001473                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001473                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 31203.600663                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 31203.600663                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1242                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1242                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        17449                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        17449                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    531736500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    531736500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001375                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001375                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 30473.752077                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 30473.752077                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1928982534500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.994373                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           12493210                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            17417                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           717.299765                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        337259000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.994373                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999824                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999824                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         25396217                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        25396217                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1928982534500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     17370467                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17370467                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     17370467                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17370467                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4392641                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4392641                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4392641                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4392641                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 582785309501                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 582785309501                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 582785309501                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 582785309501                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     21763108                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     21763108                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     21763108                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     21763108                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.201839                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.201839                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.201839                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.201839                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 132673.102469                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 132673.102469                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 132673.102469                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 132673.102469                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      4564204                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       661220                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            35757                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           4410                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   127.645049                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   149.936508                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1696229                       # number of writebacks
system.cpu3.dcache.writebacks::total          1696229                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3291837                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3291837                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3291837                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3291837                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1100804                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1100804                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1100804                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1100804                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 133485844691                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 133485844691                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 133485844691                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 133485844691                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.050581                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.050581                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.050581                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.050581                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 121262.136303                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 121262.136303                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 121262.136303                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 121262.136303                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1696229                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     15508413                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       15508413                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2543236                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2543236                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 305592628000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 305592628000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     18051649                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     18051649                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.140887                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.140887                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 120158.973843                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 120158.973843                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1977029                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1977029                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       566207                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       566207                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  65173988000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  65173988000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031366                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031366                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 115106.291515                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 115106.291515                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1862054                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1862054                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1849405                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1849405                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 277192681501                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 277192681501                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3711459                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3711459                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.498296                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.498296                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 149882.087212                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 149882.087212                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1314808                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1314808                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       534597                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       534597                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  68311856691                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  68311856691                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.144040                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.144040                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 127781.967895                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 127781.967895                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          336                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          336                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          224                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          224                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      6217500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6217500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27756.696429                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27756.696429                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          147                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          147                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           77                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           77                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       878000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       878000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.137500                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.137500                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 11402.597403                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11402.597403                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          208                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          208                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          168                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          168                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1317000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1317000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          376                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          376                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.446809                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.446809                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7839.285714                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7839.285714                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          165                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1170000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1170000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.438830                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.438830                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7090.909091                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7090.909091                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       494000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       494000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       476000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       476000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data      1299524                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total        1299524                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       601470                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       601470                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  65240400500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  65240400500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1900994                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1900994                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.316398                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.316398                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 108468.253612                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 108468.253612                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       601470                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       601470                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  64638930500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  64638930500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.316398                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.316398                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 107468.253612                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 107468.253612                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1928982534500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.452459                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           20370842                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1702064                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            11.968317                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        337270500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.452459                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.889139                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.889139                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         49032166                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        49032166                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 32                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    866413187.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1506325310.596750                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        73000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   5025435000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1915119923500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  13862611000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1928982534500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    340090918                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       340090918                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    340090918                       # number of overall hits
system.cpu0.icache.overall_hits::total      340090918                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     57655484                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      57655484                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     57655484                       # number of overall misses
system.cpu0.icache.overall_misses::total     57655484                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 783670757996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 783670757996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 783670757996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 783670757996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    397746402                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    397746402                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    397746402                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    397746402                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.144955                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.144955                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.144955                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.144955                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13592.302130                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13592.302130                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13592.302130                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13592.302130                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3042                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               62                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.064516                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     53622784                       # number of writebacks
system.cpu0.icache.writebacks::total         53622784                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      4032667                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      4032667                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      4032667                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      4032667                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     53622817                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     53622817                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     53622817                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     53622817                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 688133481497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 688133481497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 688133481497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 688133481497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.134817                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.134817                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.134817                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.134817                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12832.848403                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12832.848403                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12832.848403                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12832.848403                       # average overall mshr miss latency
system.cpu0.icache.replacements              53622784                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    340090918                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      340090918                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     57655484                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     57655484                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 783670757996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 783670757996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    397746402                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    397746402                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.144955                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.144955                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13592.302130                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13592.302130                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      4032667                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      4032667                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     53622817                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     53622817                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 688133481497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 688133481497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.134817                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.134817                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12832.848403                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12832.848403                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1928982534500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999976                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          393712303                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         53622784                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.342258                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999976                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        849115620                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       849115620                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1928982534500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    920782339                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       920782339                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    920782339                       # number of overall hits
system.cpu0.dcache.overall_hits::total      920782339                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     55648270                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      55648270                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     55648270                       # number of overall misses
system.cpu0.dcache.overall_misses::total     55648270                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1756081204086                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1756081204086                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1756081204086                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1756081204086                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    976430609                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    976430609                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    976430609                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    976430609                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.056992                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.056992                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.056992                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.056992                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31556.797796                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31556.797796                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31556.797796                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31556.797796                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     17747957                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1764295                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           240735                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          13609                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    73.724041                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   129.641781                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     42695696                       # number of writebacks
system.cpu0.dcache.writebacks::total         42695696                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     13628376                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     13628376                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     13628376                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     13628376                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     42019894                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     42019894                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     42019894                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     42019894                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 806873298268                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 806873298268                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 806873298268                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 806873298268                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.043034                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.043034                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.043034                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.043034                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19202.173577                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19202.173577                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19202.173577                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19202.173577                       # average overall mshr miss latency
system.cpu0.dcache.replacements              42695696                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    674180127                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      674180127                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     42713533                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     42713533                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1148500901000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1148500901000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    716893660                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    716893660                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.059581                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.059581                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26888.454790                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26888.454790                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7883712                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7883712                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     34829821                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     34829821                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 604981565000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 604981565000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.048584                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.048584                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17369.643243                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17369.643243                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    246602212                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     246602212                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     12934737                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     12934737                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 607580303086                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 607580303086                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    259536949                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    259536949                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.049838                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.049838                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 46972.760489                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46972.760489                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5744664                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5744664                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      7190073                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      7190073                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 201891733268                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 201891733268                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027703                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027703                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28079.232752                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28079.232752                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         4276                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4276                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1880                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1880                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     14632500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     14632500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         6156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.305393                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.305393                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7783.244681                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7783.244681                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1845                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1845                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           35                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           35                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1761500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1761500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005686                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005686                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 50328.571429                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50328.571429                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5755                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5755                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          291                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          291                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2864500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2864500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6046                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6046                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.048131                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.048131                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9843.642612                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9843.642612                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          284                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          284                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2580500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2580500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.046973                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.046973                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9086.267606                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9086.267606                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1210165                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1210165                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       691078                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       691078                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  72741860500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  72741860500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1901243                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1901243                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.363487                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.363487                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 105258.538834                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 105258.538834                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       691078                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       691078                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  72050782500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  72050782500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.363487                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.363487                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 104258.538834                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 104258.538834                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1928982534500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.931646                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          964713891                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         42710666                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.587189                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.931646                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997864                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997864                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1999398806                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1999398806                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1928982534500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            53431483                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            40116235                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               83959                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              343965                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               53328                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              313988                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               14638                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              290356                       # number of demand (read+write) hits
system.l2.demand_hits::total                 94647952                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           53431483                       # number of overall hits
system.l2.overall_hits::.cpu0.data           40116235                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              83959                       # number of overall hits
system.l2.overall_hits::.cpu1.data             343965                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              53328                       # number of overall hits
system.l2.overall_hits::.cpu2.data             313988                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              14638                       # number of overall hits
system.l2.overall_hits::.cpu3.data             290356                       # number of overall hits
system.l2.overall_hits::total                94647952                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            191330                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2571313                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10951                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1738248                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              8811                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1645898                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2811                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1400047                       # number of demand (read+write) misses
system.l2.demand_misses::total                7569409                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           191330                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2571313                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10951                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1738248                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             8811                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1645898                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2811                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1400047                       # number of overall misses
system.l2.overall_misses::total               7569409                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  16729985272                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 317200653050                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1225622790                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 229746253201                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1054901207                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 218954388416                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    323360914                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 190129983579                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     975365148429                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  16729985272                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 317200653050                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1225622790                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 229746253201                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1054901207                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 218954388416                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    323360914                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 190129983579                       # number of overall miss cycles
system.l2.overall_miss_latency::total    975365148429                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        53622813                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        42687548                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           94910                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2082213                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           62139                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1959886                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           17449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1690403                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            102217361                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       53622813                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       42687548                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          94910                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2082213                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          62139                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1959886                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          17449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1690403                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           102217361                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003568                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.060236                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.115383                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.834808                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.141795                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.839793                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.161098                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.828233                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.074052                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003568                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.060236                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.115383                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.834808                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.141795                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.839793                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.161098                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.828233                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.074052                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87440.470768                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 123361.353927                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 111918.801023                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 132171.159237                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 119725.480309                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 133030.350858                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 115034.120953                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 135802.572042                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 128856.182620                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87440.470768                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 123361.353927                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 111918.801023                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 132171.159237                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 119725.480309                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 133030.350858                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 115034.120953                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 135802.572042                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 128856.182620                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           10910157                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    371010                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.406639                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  16253974                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5642589                       # number of writebacks
system.l2.writebacks::total                   5642589                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            506                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         190984                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            732                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          55846                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            652                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          45749                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            390                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          38824                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              333683                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           506                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        190984                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           732                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         55846                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           652                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         45749                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           390                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         38824                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             333683                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       190824                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2380329                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        10219                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1682402                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         8159                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1600149                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2421                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1361223                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7235726                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       190824                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2380329                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        10219                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1682402                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         8159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1600149                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2421                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1361223                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     17518639                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         24754365                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  14781073795                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 279214751700                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1061785819                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 207997177795                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    919284234                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 198895188541                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    268743420                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 172984763440                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 876122768744                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  14781073795                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 279214751700                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1061785819                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 207997177795                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    919284234                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 198895188541                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    268743420                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 172984763440                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1830180799960                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2706303568704                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003559                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.055762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.107670                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.807987                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.131302                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.816450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.138747                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.805265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.070788                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003559                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.055762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.107670                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.807987                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.131302                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.816450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.138747                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.805265                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.242174                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77459.196930                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 117300.907438                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 103903.103924                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 123631.080916                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 112671.189361                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 124297.917595                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 111005.130112                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 127080.400081                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 121082.911203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77459.196930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 117300.907438                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 103903.103924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 123631.080916                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 112671.189361                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 124297.917595                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 111005.130112                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 127080.400081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 104470.489971                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 109326.317549                       # average overall mshr miss latency
system.l2.replacements                       32062172                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     12437879                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12437879                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     12437879                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12437879                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     89284270                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         89284270                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     89284270                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     89284270                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     17518639                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       17518639                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1830180799960                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1830180799960                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 104470.489971                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 104470.489971                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   52                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            79                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                134                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       424000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       424000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           83                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              186                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.951807                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.457143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.531250                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.611111                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.720430                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5367.088608                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3164.179104                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           79                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           134                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1598500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       324000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       343000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       450499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2715999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.951807                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.457143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.531250                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.611111                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.720430                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20234.177215                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20176.470588                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20477.227273                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20268.649254                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 44                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           54                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              124                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data        31000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        60500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           71                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            168                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.760563                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.812500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.696970                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.656250                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.738095                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  1282.608696                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  1476.190476                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   487.903226                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           54                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          123                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1077500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       524000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       466000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       427500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2495000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.760563                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.812500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.696970                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.625000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.732143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19953.703704                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20153.846154                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20260.869565                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        21375                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20284.552846                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          6312655                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           133320                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           131774                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           130041                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6707790                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1578583                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1269187                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data        1211474                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         994747                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5053991                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 192990556563                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 159697683319                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 153249645895                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data 128565312452                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  634503198229                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      7891238                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1402507                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data      1343248                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data      1124788                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          11761781                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.200043                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.904942                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.901899                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.884386                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.429696                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 122255.564999                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 125826.756277                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 126498.501738                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 129244.232405                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125544.979844                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        80653                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        20162                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        15259                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        13635                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           129709                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1497930                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1249025                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data      1196215                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       981112                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4924282                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 171531030678                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 145249408727                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data 139800625559                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data 117366157963                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 573947222927                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.189822                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.890566                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.890539                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.872264                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.418668                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 114512.047077                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 116290.233364                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 116869.146064                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 119625.647187                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 116554.499301                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      53431483                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         83959                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         53328                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         14638                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           53583408                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       191330                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10951                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         8811                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2811                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           213903                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  16729985272                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1225622790                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1054901207                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    323360914                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  19333870183                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     53622813                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        94910                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        62139                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        17449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       53797311                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003568                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.115383                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.141795                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.161098                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003976                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87440.470768                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 111918.801023                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 119725.480309                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 115034.120953                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90386.157197                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          506                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          732                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          652                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          390                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2280                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       190824                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        10219                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         8159                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2421                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       211623                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  14781073795                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1061785819                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    919284234                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    268743420                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  17030887268                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003559                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.107670                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.131302                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.138747                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003934                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77459.196930                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 103903.103924                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 112671.189361                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 111005.130112                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80477.487173                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     33803580                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       210645                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       182214                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       160315                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          34356754                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       992730                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       469061                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       434424                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       405300                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2301515                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 124210096487                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  70048569882                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  65704742521                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  61564671127                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 321528080017                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     34796310                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       679706                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       616638                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       565615                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36658269                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.028530                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.690094                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.704504                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.716565                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.062783                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 125119.716828                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 149337.868384                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 151245.655215                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 151899.015857                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 139702.795775                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       110331                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        35684                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        30490                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        25189                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       201694                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       882399                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       433377                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       403934                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       380111                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2099821                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 107683721022                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  62747769068                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  59094562982                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  55618605477                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 285144658549                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.025359                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.637595                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.655059                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.672031                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.057281                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 122035.180255                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 144787.953832                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 146297.570846                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 146322.009826                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 135794.745623                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          392                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          319                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          251                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          255                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1217                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         6766                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         5543                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data         5222                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data         5747                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           23278                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     59458545                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     44832594                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     41148127                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     42165088                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    187604354                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         7158                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         5862                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data         5473                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data         6002                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         24495                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.945236                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.945582                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.954138                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.957514                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.950316                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  8787.842891                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  8088.146130                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  7879.763884                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  7336.886724                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  8059.298651                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          716                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          510                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          448                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          499                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         2173                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         6050                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         5033                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data         4774                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data         5248                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        21105                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    125183469                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    104792969                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data     99453011                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data    109881789                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    439311238                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.845208                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.858581                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.872282                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.874375                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.861604                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20691.482479                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20821.174051                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20832.218475                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20937.840892                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20815.505236                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1928982534500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1928982534500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999933                       # Cycle average of tags in use
system.l2.tags.total_refs                   220817219                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  32065560                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.886430                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.155994                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.013880                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.239714                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.030002                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.419725                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.017827                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.383342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.004941                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.310400                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.424109                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.439937                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.078342                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.144371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.006558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.005990                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.004850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.319127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            61                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.953125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.046875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1663780504                       # Number of tag accesses
system.l2.tags.data_accesses               1663780504                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1928982534500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      12212800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     152473664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        654016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     107704512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        522176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     102435968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        155008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      87137984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1101243648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1564539776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     12212800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       654016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       522176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       155008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      13544000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    361125696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       361125696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         190825                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2382401                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          10219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1682883                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           8159                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1600562                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2422                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1361531                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     17206932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            24445934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5642589                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5642589                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6331213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         79043569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           339047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         55834882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           270700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         53103626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            80357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         45173029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    570893530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             811069954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6331213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       339047                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       270700                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        80357                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7021318                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187210454                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187210454                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187210454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6331213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        79043569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          339047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        55834882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          270700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        53103626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           80357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        45173029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    570893530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            998280408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5566603.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    190825.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2292844.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     10219.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1662133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      8159.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1571589.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2422.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1325128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  17187684.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011483759250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       343630                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       343630                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            35296426                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5252158                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    24445934                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5642589                       # Number of write requests accepted
system.mem_ctrls.readBursts                  24445934                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5642589                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 194931                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 75986                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1295097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1284268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1531098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2689029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1478094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1627428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1577916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1453153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1461180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1400843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1652371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1374034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1364352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1342079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1320402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1399659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            301553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            294635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            289243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            297979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            387641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            431550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            432147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            382170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            386050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            357170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           364264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           362687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           331216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           315584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           312296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           320393                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1403122643373                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               121255015000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1857828949623                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     57858.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                76608.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         9                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 18789059                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2766002                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                49.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              24445934                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5642589                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1639547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1956327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2126165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2026545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1733297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1464129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1233748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1077800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  949582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  869921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1210405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                3308496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1857383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 753828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 672863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 586320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 457862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 245128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  55230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  26427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  53044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 113030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 189738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 256738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 301824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 341717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 349953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 357186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 367195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 364699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 363835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 355160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 343337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 337340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 335013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  58708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  34064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  20916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  16222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  24208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  31429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  36474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  39273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  40579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  41234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  41760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  42094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  42667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  43055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  42860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  43076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  43866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  47464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  20726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     17                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8262517                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    230.961423                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.542089                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   261.779228                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3389541     41.02%     41.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2570482     31.11%     72.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       609200      7.37%     79.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       406154      4.92%     84.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       461307      5.58%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       196398      2.38%     92.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       117591      1.42%     93.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        58240      0.70%     94.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       453604      5.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8262517                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       343630                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      70.572977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1362.245336                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767       343629    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::786432-819199            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        343630                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       343630                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.199336                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.184209                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.745432                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           315929     91.94%     91.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1747      0.51%     92.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17676      5.14%     97.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4812      1.40%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1816      0.53%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              862      0.25%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              435      0.13%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              202      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               71      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               45      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               21      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        343630                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1552064192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                12475584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               356260992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1564539776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            361125696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       804.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       184.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    811.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    187.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1928982506500                       # Total gap between requests
system.mem_ctrls.avgGap                      64110.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     12212800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    146742016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       654016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    106376512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       522176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    100581696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       155008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     84808192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1100011776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    356260992                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6331213.363300671801                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 76072236.723509848118                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 339047.134073468216                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 55146436.060175746679                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 270700.221832412877                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 52142357.020392194390                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 80357.389052347586                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 43965246.176779210567                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 570254917.463587880135                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 184688552.450965702534                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       190825                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2382401                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        10219                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1682883                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         8159                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1600562                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2422                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1361531                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     17206932                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5642589                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   6886635234                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 180638513885                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    628026894                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 137721838228                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    572329790                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 132129551221                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    165994407                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 116287235007                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1282798824957                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 46637549202473                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36088.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     75822.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     61456.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     81836.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     70147.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     82551.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     68536.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     85409.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     74551.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8265274.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          29186056620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          15512749395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         80788528800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14353225200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     152272142880.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     345810499020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     449520452160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1087443654075                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        563.739502                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1164519882531                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  64412920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 700049731969                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          29808336180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          15843502620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         92363632620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14704311960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     152272142880.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     571851031680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     259170529920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1136013487860                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        588.918493                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 667276781349                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  64412920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1197292833151                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                249                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          125                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     13511244008                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   80299105042.681198                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          120     96.00%     96.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.80%     96.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.80%     97.60% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.80%     98.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      0.80%     99.20% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7e+11-7.5e+11            1      0.80%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 746816211000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            125                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   240077033500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1688905501000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1928982534500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15037422                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15037422                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15037422                       # number of overall hits
system.cpu1.icache.overall_hits::total       15037422                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       107327                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        107327                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       107327                       # number of overall misses
system.cpu1.icache.overall_misses::total       107327                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2640593498                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2640593498                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2640593498                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2640593498                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15144749                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15144749                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15144749                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15144749                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007087                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007087                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007087                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007087                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 24603.254521                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24603.254521                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 24603.254521                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24603.254521                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          589                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    49.083333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        94878                       # number of writebacks
system.cpu1.icache.writebacks::total            94878                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        12417                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        12417                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        12417                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        12417                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        94910                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        94910                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        94910                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        94910                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2361353498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2361353498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2361353498                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2361353498                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006267                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006267                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006267                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006267                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24879.923064                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24879.923064                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24879.923064                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24879.923064                       # average overall mshr miss latency
system.cpu1.icache.replacements                 94878                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15037422                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15037422                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       107327                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       107327                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2640593498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2640593498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15144749                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15144749                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007087                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007087                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 24603.254521                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24603.254521                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        12417                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        12417                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        94910                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        94910                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2361353498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2361353498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006267                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006267                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24879.923064                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24879.923064                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1928982534500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.994522                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14864486                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            94878                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           156.669470                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        325928000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.994522                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999829                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999829                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         30384408                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        30384408                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1928982534500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     25272761                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        25272761                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     25272761                       # number of overall hits
system.cpu1.dcache.overall_hits::total       25272761                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5235507                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5235507                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5235507                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5235507                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 674558489611                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 674558489611                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 674558489611                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 674558489611                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     30508268                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     30508268                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     30508268                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     30508268                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.171609                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.171609                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.171609                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.171609                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 128843.011691                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 128843.011691                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 128843.011691                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 128843.011691                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6475513                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1009603                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            67426                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           7256                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    96.038813                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   139.140436                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2087392                       # number of writebacks
system.cpu1.dcache.writebacks::total          2087392                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3906387                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3906387                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3906387                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3906387                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1329120                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1329120                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1329120                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1329120                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 157576740014                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 157576740014                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 157576740014                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 157576740014                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043566                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043566                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043566                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043566                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 118557.195749                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 118557.195749                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 118557.195749                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 118557.195749                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2087392                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     21308695                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       21308695                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3030029                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3030029                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 354897562500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 354897562500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     24338724                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24338724                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.124494                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.124494                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 117126.787400                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 117126.787400                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2349767                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2349767                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       680262                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       680262                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  74585326500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  74585326500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.027950                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.027950                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 109642.059236                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 109642.059236                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3964066                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3964066                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2205478                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2205478                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 319660927111                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 319660927111                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      6169544                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6169544                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.357478                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.357478                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 144939.522004                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 144939.522004                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1556620                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1556620                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       648858                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       648858                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  82991413514                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  82991413514                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.105171                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.105171                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 127903.814878                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 127903.814878                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          369                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          369                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          187                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          187                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5345000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5345000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.336331                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.336331                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28582.887701                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28582.887701                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          122                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          122                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           65                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           65                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       799000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       799000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.116906                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.116906                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 12292.307692                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12292.307692                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          208                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          208                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          182                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          182                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1465000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1465000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          390                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          390                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.466667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.466667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8049.450549                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8049.450549                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          180                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          180                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1303000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1303000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.461538                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.461538                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7238.888889                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7238.888889                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       486000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       486000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       468000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       468000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1124985                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1124985                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       776016                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       776016                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  82424139000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  82424139000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1901001                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1901001                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.408214                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.408214                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 106214.483980                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 106214.483980                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       776016                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       776016                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  81648123000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  81648123000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.408214                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.408214                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 105214.483980                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 105214.483980                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1928982534500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.145189                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           28502429                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2104957                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.540623                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        325939500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.145189                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.910787                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.910787                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         66925417                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        66925417                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1928982534500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          90458068                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     18080468                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     89803628                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        26419583                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         29737614                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1090                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           744                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1834                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           55                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           55                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         11810012                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        11810012                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      53797315                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36660755                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        24495                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        24495                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    160868413                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    128101843                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       284698                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6280925                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       186385                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      5908378                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        52315                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      5095235                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             306778192                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6863718144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5464527360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     12146432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    266854464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      7951744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    251194048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2231424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    216744512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            13085368128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        61852052                       # Total snoops (count)
system.tol2bus.snoopTraffic                 364376000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        164188290                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.064968                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.302018                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              155095592     94.46%     94.46% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8283507      5.05%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 205134      0.12%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 443490      0.27%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 160018      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    549      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          164188290                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       204709501274                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2963515948                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          93603637                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2549301531                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          26400984                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       64070837097                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       80564580254                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3154602338                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         142841947                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            15006                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2080177969000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 555828                       # Simulator instruction rate (inst/s)
host_mem_usage                                 751032                       # Number of bytes of host memory used
host_op_rate                                   557584                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4885.99                       # Real time elapsed on the host
host_tick_rate                               30944663                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2715772441                       # Number of instructions simulated
sim_ops                                    2724352775                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.151195                       # Number of seconds simulated
sim_ticks                                151195434500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            92.729196                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               20672716                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            22293643                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3766450                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         37909011                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             49206                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          72890                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           23684                       # Number of indirect misses.
system.cpu0.branchPred.lookups               41076803                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12886                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          6792                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2824878                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  19685985                       # Number of branches committed
system.cpu0.commit.bw_lim_events              5778012                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         841398                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       58623029                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            92798854                       # Number of instructions committed
system.cpu0.commit.committedOps              93212850                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    269241801                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.346205                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.347235                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    238434643     88.56%     88.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     16328103      6.06%     94.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3357321      1.25%     95.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2437679      0.91%     96.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       724388      0.27%     97.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       472801      0.18%     97.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       590563      0.22%     97.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1118291      0.42%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      5778012      2.15%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    269241801                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               84544                       # Number of function calls committed.
system.cpu0.commit.int_insts                 91313048                       # Number of committed integer instructions.
system.cpu0.commit.loads                     21410407                       # Number of loads committed
system.cpu0.commit.membars                     622640                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       623405      0.67%      0.67% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        67942620     72.89%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           8074      0.01%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       21416571     22.98%     96.55% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3216339      3.45%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          628      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         93212850                       # Class of committed instruction
system.cpu0.commit.refs                      24633874                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   92798854                       # Number of Instructions Simulated
system.cpu0.committedOps                     93212850                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.135243                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.135243                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            173769044                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               946028                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            17611631                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             165903070                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                18184608                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 81874448                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2828172                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2860963                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3240225                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   41076803                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 12049621                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    259436277                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               209551                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          808                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     192797839                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 144                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           48                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                7539504                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.141183                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          16689468                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          20721922                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.662656                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         279896497                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.694528                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.980513                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               158855355     56.76%     56.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                68018265     24.30%     81.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                38403527     13.72%     94.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                11966973      4.28%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1011755      0.36%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  885521      0.32%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  402973      0.14%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   39814      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  312314      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           279896497                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3100                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2263                       # number of floating regfile writes
system.cpu0.idleCycles                       11050477                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3078149                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                27065100                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.458082                       # Inst execution rate
system.cpu0.iew.exec_refs                    38354794                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   3306385                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               90641351                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             35251966                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            402987                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1801326                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3516719                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          151736613                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             35048409                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3095649                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            133277578                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                645196                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11308027                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2828172                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             12460955                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       825985                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           62407                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          459                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          409                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     13841559                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       293252                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           409                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       957898                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2120251                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 99980066                       # num instructions consuming a value
system.cpu0.iew.wb_count                    126228467                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.796325                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 79616595                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.433854                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     126537372                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               170924484                       # number of integer regfile reads
system.cpu0.int_regfile_writes               95830832                       # number of integer regfile writes
system.cpu0.ipc                              0.318955                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.318955                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           626349      0.46%      0.46% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             96284810     70.60%     71.06% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                8490      0.01%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2264      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 17      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1547      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               337      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            36144110     26.50%     97.58% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3303531      2.42%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            671      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           336      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             136373227                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3694                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7367                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3635                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3721                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1644561                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.012059                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 912637     55.49%     55.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    16      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     56      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     55.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                686325     41.73%     97.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                45506      2.77%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                5      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             137387745                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         554870092                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    126224832                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        210257062                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 150505671                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                136373227                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1230942                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       58523765                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           589947                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        389544                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     29276805                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    279896497                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.487227                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.082930                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          210117603     75.07%     75.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           36670438     13.10%     88.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           16213582      5.79%     93.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7736795      2.76%     96.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5380279      1.92%     98.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1363932      0.49%     99.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1330474      0.48%     99.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             925532      0.33%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             157862      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      279896497                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.468722                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           615005                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           38208                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            35251966                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3516719                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6893                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       290946974                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11443901                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              123872991                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             69940396                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2690777                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                22308151                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              25360755                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               795382                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            205537703                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             159576040                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          122117348                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 79773839                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1966666                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2828172                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             31231549                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                52176956                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3148                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       205534555                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      19881795                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            391305                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 11374373                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        391294                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   415265192                       # The number of ROB reads
system.cpu0.rob.rob_writes                  314358757                       # The number of ROB writes
system.cpu0.timesIdled                         125210                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2936                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.496130                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               19593573                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            20096770                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3513622                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         35803014                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             21861                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          30455                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            8594                       # Number of indirect misses.
system.cpu1.branchPred.lookups               38722880                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2138                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          6504                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2674626                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18876137                       # Number of branches committed
system.cpu1.commit.bw_lim_events              5732226                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         510905                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       57877509                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            88840990                       # Number of instructions committed
system.cpu1.commit.committedOps              89091854                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    252055934                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.353461                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.377778                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    223644609     88.73%     88.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14875610      5.90%     94.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2828563      1.12%     95.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2131312      0.85%     96.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       711010      0.28%     96.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       448329      0.18%     97.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       568236      0.23%     97.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1116039      0.44%     97.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      5732226      2.27%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    252055934                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               28769                       # Number of function calls committed.
system.cpu1.commit.int_insts                 87451272                       # Number of committed integer instructions.
system.cpu1.commit.loads                     20615771                       # Number of loads committed
system.cpu1.commit.membars                     377825                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       377825      0.42%      0.42% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        65598792     73.63%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            229      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.06% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       20622275     23.15%     97.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2492351      2.80%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         89091854                       # Class of committed instruction
system.cpu1.commit.refs                      23114626                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   88840990                       # Number of Instructions Simulated
system.cpu1.committedOps                     89091854                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.984347                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.984347                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            161799685                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               842701                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17200613                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             161781491                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15132591                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 79832880                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2676430                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2711425                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3110050                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   38722880                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 10901811                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    245856342                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               141352                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           81                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     184136696                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  40                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                7030852                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.146051                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          13179747                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          19615434                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.694509                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         262551636                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.704233                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.958774                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               146060457     55.63%     55.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                65534416     24.96%     80.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                37535083     14.30%     94.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11382821      4.34%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  859739      0.33%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  812904      0.31%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  127485      0.05%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   33732      0.01%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  204999      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           262551636                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2580710                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2924302                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                26219260                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.485857                       # Inst execution rate
system.cpu1.iew.exec_refs                    36636596                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2574015                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               90134234                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34280733                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            173169                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2104788                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2634854                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          146874088                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34062581                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          3052457                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            128816491                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                644916                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             10227373                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2676430                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11380021                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       788334                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           51544                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          167                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          125                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     13664962                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       135999                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           125                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       940437                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1983865                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 97924112                       # num instructions consuming a value
system.cpu1.iew.wb_count                    121912407                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.795765                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 77924534                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.459817                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     122219317                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               164837713                       # number of integer regfile reads
system.cpu1.int_regfile_writes               93223876                       # number of integer regfile writes
system.cpu1.ipc                              0.335082                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.335082                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           379535      0.29%      0.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             93758281     71.10%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 286      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            35161025     26.66%     98.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2569439      1.95%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             131868948                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1584108                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012013                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 918560     57.99%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     57.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                662070     41.79%     99.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 3478      0.22%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             133073521                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         528462252                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    121912407                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        204656445                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 146268748                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                131868948                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             605340                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       57782234                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           588612                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         94435                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     28938204                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    262551636                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.502259                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.102138                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          195836192     74.59%     74.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           34327961     13.07%     87.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           15976011      6.08%     93.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7399361      2.82%     96.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5304481      2.02%     98.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1310943      0.50%     99.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1312739      0.50%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             929775      0.35%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             154173      0.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      262551636                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.497370                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           439870                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           32681                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34280733                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2634854                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1710                       # number of misc regfile reads
system.cpu1.numCycles                       265132346                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    37181572                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              122414294                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             67486921                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2663794                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19214877                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              24983310                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               812026                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            199800639                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             155370320                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          119775195                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 77639383                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                852556                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2676430                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             29638462                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                52288274                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       199800639                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      10968190                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            178641                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 11016804                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        178637                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   393282996                       # The number of ROB reads
system.cpu1.rob.rob_writes                  304465978                       # The number of ROB writes
system.cpu1.timesIdled                          26525                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.281931                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               19468582                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            20220390                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3438871                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         35087588                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             20769                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          26432                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            5663                       # Number of indirect misses.
system.cpu2.branchPred.lookups               38005098                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2144                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          6395                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2627772                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  18588972                       # Number of branches committed
system.cpu2.commit.bw_lim_events              5715119                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         338768                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       57827701                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            87844847                       # Number of instructions committed
system.cpu2.commit.committedOps              88009758                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    246337258                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.357273                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.388948                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    218519268     88.71%     88.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     14518639      5.89%     94.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2681824      1.09%     95.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      2116593      0.86%     96.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       668388      0.27%     96.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       432660      0.18%     97.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       573481      0.23%     97.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1111286      0.45%     97.68% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      5715119      2.32%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    246337258                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               28622                       # Number of function calls committed.
system.cpu2.commit.int_insts                 86491990                       # Number of committed integer instructions.
system.cpu2.commit.loads                     20387146                       # Number of loads committed
system.cpu2.commit.membars                     248910                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       248910      0.28%      0.28% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        64962173     73.81%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            237      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             382      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       20393541     23.17%     97.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2404515      2.73%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         88009758                       # Class of committed instruction
system.cpu2.commit.refs                      22798056                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   87844847                       # Number of Instructions Simulated
system.cpu2.committedOps                     88009758                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.952727                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.952727                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            156903123                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               814941                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            17046331                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             159449686                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                14877864                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 79273262                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2629472                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              2625912                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              3067932                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   38005098                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 10406810                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    240700220                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               134017                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles          174                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     181378343                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                  11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                6881142                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.146522                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12610677                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          19489351                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.699271                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         256751653                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.708961                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.951591                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               141685682     55.18%     55.18% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                64935827     25.29%     80.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                36879322     14.36%     94.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                11269781      4.39%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  882731      0.34%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  798818      0.31%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  184644      0.07%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   28512      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   86336      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           256751653                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2630241                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2876042                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                25931402                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.492348                       # Inst execution rate
system.cpu2.iew.exec_refs                    36271391                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   2490956                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               90170279                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             34031093                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            138467                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1740472                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2560592                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          145742684                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             33780435                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          3034469                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            127706048                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                646511                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             10152684                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2629472                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             11306881                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       778937                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           53007                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          170                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          130                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     13643947                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       149682                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           130                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       939529                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1936513                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 97370722                       # num instructions consuming a value
system.cpu2.iew.wb_count                    120865498                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.795447                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 77453276                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.465975                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     121171991                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               163404850                       # number of integer regfile reads
system.cpu2.int_regfile_writes               92632441                       # number of integer regfile writes
system.cpu2.ipc                              0.338670                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.338670                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           250506      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             93127570     71.23%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 264      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  382      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            34875551     26.68%     98.10% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2486244      1.90%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             130740517                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1560111                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.011933                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 907630     58.18%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     58.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                651747     41.78%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  734      0.05%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             132050122                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         520372918                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    120865498                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        203475735                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 145297313                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                130740517                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             445371                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       57732926                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           580120                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        106603                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     28834755                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    256751653                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.509210                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.110231                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          190878807     74.34%     74.34% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           33667192     13.11%     87.46% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           15838127      6.17%     93.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            7390347      2.88%     96.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            5284631      2.06%     98.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            1301892      0.51%     99.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            1310728      0.51%     99.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             925754      0.36%     99.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             154175      0.06%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      256751653                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.504046                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           380135                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           32968                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            34031093                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2560592                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1596                       # number of misc regfile reads
system.cpu2.numCycles                       259381894                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    42932347                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              122103623                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             66865630                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2656138                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                18821675                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              24970204                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               803465                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            197337044                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             153466593                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          118525076                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 77181975                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                613224                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2629472                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             29335885                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                51659446                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       197337044                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       6679023                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            127072                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10743914                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        127069                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   386450381                       # The number of ROB reads
system.cpu2.rob.rob_writes                  302120924                       # The number of ROB writes
system.cpu2.timesIdled                          26310                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.164391                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               19223005                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            19989733                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3474150                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         34637616                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             20248                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          27496                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            7248                       # Number of indirect misses.
system.cpu3.branchPred.lookups               37525654                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2120                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          6370                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2643476                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  18525785                       # Number of branches committed
system.cpu3.commit.bw_lim_events              5714051                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         290024                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       58162879                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            87703808                       # Number of instructions committed
system.cpu3.commit.committedOps              87844240                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    245407400                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.357953                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.387729                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    217538058     88.64%     88.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     14509057      5.91%     94.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2737920      1.12%     95.67% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      2186998      0.89%     96.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       663039      0.27%     96.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       452287      0.18%     97.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       569580      0.23%     97.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1036410      0.42%     97.67% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      5714051      2.33%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    245407400                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               28690                       # Number of function calls committed.
system.cpu3.commit.int_insts                 86373536                       # Number of committed integer instructions.
system.cpu3.commit.loads                     20250334                       # Number of loads committed
system.cpu3.commit.membars                     212162                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       212162      0.24%      0.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        64917055     73.90%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            233      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             382      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       20256704     23.06%     97.20% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2457704      2.80%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         87844240                       # Class of committed instruction
system.cpu3.commit.refs                      22714408                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   87703808                       # Number of Instructions Simulated
system.cpu3.committedOps                     87844240                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.946853                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.946853                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            155831180                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               834312                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            17030758                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             159721405                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                15025182                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 79279193                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2645302                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              2713198                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              3084582                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   37525654                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10406185                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    239705632                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               133188                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles          105                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     180781246                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                6951952                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.145195                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          12683717                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          19243253                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.699482                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         255865439                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.707390                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.940928                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               140790749     55.03%     55.03% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                65313311     25.53%     80.55% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                36628658     14.32%     94.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                11292971      4.41%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  919585      0.36%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  806552      0.32%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   22576      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   27775      0.01%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   63262      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           255865439                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2584776                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2890612                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                25917177                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.494958                       # Inst execution rate
system.cpu3.iew.exec_refs                    36327221                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   2540873                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               89826021                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             33968034                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             91923                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1781551                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2575485                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          145912557                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             33786348                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          3074149                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            127921915                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                651788                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              9938202                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2645302                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             11105026                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       796986                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           52759                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          190                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          137                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     13717700                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       111411                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           137                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       928982                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1961630                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 97368386                       # num instructions consuming a value
system.cpu3.iew.wb_count                    120933931                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.795324                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 77439457                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.467920                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     121238925                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               163732161                       # number of integer regfile reads
system.cpu3.int_regfile_writes               92687145                       # number of integer regfile writes
system.cpu3.ipc                              0.339345                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.339345                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           213879      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             93369568     71.28%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 235      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  382      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.44% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            34875775     26.62%     98.06% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            2536225      1.94%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             130996064                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1586368                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.012110                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 917741     57.85%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     57.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                666289     42.00%     99.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 2338      0.15%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             132368553                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         520033000                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    120933931                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        203981008                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 145586440                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                130996064                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             326117                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       58068317                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           589065                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         36093                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     29008803                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    255865439                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.511972                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.113081                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          189949572     74.24%     74.24% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           33544187     13.11%     87.35% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           16001073      6.25%     93.60% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            7397932      2.89%     96.49% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            5252334      2.05%     98.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            1320296      0.52%     99.06% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1310961      0.51%     99.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             933319      0.36%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             155765      0.06%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      255865439                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.506852                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           410231                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           35809                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            33968034                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2575485                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1717                       # number of misc regfile reads
system.cpu3.numCycles                       258450215                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    43865545                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              121861608                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             66734824                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2721003                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                19005096                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              24634879                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               820047                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            197887023                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             153798179                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          118881526                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 77164081                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                888887                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2645302                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             29324811                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                52146702                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       197887023                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       5864541                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             81063                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 10955496                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         81082                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   385689275                       # The number of ROB reads
system.cpu3.rob.rob_writes                  302503685                       # The number of ROB writes
system.cpu3.timesIdled                          25661                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         14954635                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             16623877                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            39899119                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            7260444                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2864312                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     19572665                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      38073186                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2945564                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1156298                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11107648                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7543215                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     23936277                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8699513                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 151195434500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           19291498                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       902708                       # Transaction distribution
system.membus.trans_dist::WritebackClean           14                       # Transaction distribution
system.membus.trans_dist::CleanEvict         17598646                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            38229                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          11475                       # Transaction distribution
system.membus.trans_dist::ReadExReq            229772                       # Transaction distribution
system.membus.trans_dist::ReadExResp           229248                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      19291496                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           846                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     57593932                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               57593932                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1307101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1307101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            44531                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          19571818                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                19571818    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            19571818                       # Request fanout histogram
system.membus.respLayer1.occupancy        99539592235                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             65.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         47875798900                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              31.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1776                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          889                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    24190024.746907                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   124310478.590872                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          889    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   1876944500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            889                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   129690502500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  21504932000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 151195434500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     10379351                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10379351                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     10379351                       # number of overall hits
system.cpu2.icache.overall_hits::total       10379351                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        27459                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         27459                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        27459                       # number of overall misses
system.cpu2.icache.overall_misses::total        27459                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2042023996                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2042023996                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2042023996                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2042023996                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     10406810                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10406810                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     10406810                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10406810                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002639                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002639                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002639                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002639                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 74366.291416                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 74366.291416                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 74366.291416                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 74366.291416                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2330                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets          225                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               49                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    47.551020                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets           75                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        25418                       # number of writebacks
system.cpu2.icache.writebacks::total            25418                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         2041                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2041                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         2041                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2041                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        25418                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25418                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        25418                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25418                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1872063498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1872063498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1872063498                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1872063498                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002442                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002442                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002442                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002442                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 73651.093634                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 73651.093634                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 73651.093634                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 73651.093634                       # average overall mshr miss latency
system.cpu2.icache.replacements                 25418                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     10379351                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10379351                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        27459                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        27459                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2042023996                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2042023996                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     10406810                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10406810                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002639                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002639                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 74366.291416                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 74366.291416                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         2041                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2041                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        25418                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25418                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1872063498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1872063498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002442                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002442                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 73651.093634                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 73651.093634                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 151195434500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10618476                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25450                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           417.228919                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         20839038                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        20839038                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 151195434500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     22245027                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        22245027                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     22245027                       # number of overall hits
system.cpu2.dcache.overall_hits::total       22245027                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      9772898                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       9772898                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      9772898                       # number of overall misses
system.cpu2.dcache.overall_misses::total      9772898                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 916894020761                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 916894020761                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 916894020761                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 916894020761                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     32017925                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     32017925                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     32017925                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     32017925                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.305232                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.305232                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.305232                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.305232                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 93820.074737                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 93820.074737                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 93820.074737                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 93820.074737                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     50181122                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        74829                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           821232                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            949                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    61.104684                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    78.850369                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2645689                       # number of writebacks
system.cpu2.dcache.writebacks::total          2645689                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      7099767                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      7099767                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      7099767                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      7099767                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      2673131                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2673131                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      2673131                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2673131                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 269569063724                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 269569063724                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 269569063724                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 269569063724                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.083489                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.083489                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.083489                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.083489                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 100843.940579                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 100843.940579                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 100843.940579                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 100843.940579                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2645680                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     20521228                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       20521228                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      9174049                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      9174049                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 852865401000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 852865401000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     29695277                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     29695277                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.308940                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.308940                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 92964.992993                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 92964.992993                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      6584110                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      6584110                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      2589939                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2589939                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 261971395000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 261971395000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.087217                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.087217                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 101149.639046                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 101149.639046                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1723799                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1723799                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       598849                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       598849                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  64028619761                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  64028619761                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2322648                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2322648                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.257830                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.257830                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 106919.473458                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 106919.473458                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       515657                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       515657                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        83192                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        83192                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   7597668724                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   7597668724                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.035818                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.035818                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 91326.915136                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 91326.915136                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        81628                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        81628                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     56866000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     56866000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        83051                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        83051                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.017134                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.017134                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 39962.052003                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 39962.052003                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          565                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          565                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          858                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          858                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     16884500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     16884500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.010331                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.010331                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 19678.904429                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19678.904429                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        78646                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        78646                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         3106                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         3106                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     26045500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     26045500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        81752                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        81752                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.037993                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.037993                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8385.544108                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8385.544108                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         3044                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         3044                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     23153500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     23153500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.037235                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.037235                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7606.274639                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7606.274639                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      4234000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      4234000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      4082000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      4082000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1261                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1261                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         5134                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         5134                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    160895500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    160895500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         6395                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         6395                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.802815                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.802815                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 31339.209194                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 31339.209194                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         5133                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         5133                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    155761500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    155761500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.802658                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.802658                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 30345.119813                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 30345.119813                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 151195434500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.996067                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           25091965                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2668436                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.403248                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.996067                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.968627                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.968627                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         67046653                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        67046653                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1712                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          857                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    25636820.886814                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   130715905.780456                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          857    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   1930454500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            857                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   129224679000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  21970755500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 151195434500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10378393                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10378393                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10378393                       # number of overall hits
system.cpu3.icache.overall_hits::total       10378393                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        27792                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         27792                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        27792                       # number of overall misses
system.cpu3.icache.overall_misses::total        27792                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   2064638496                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2064638496                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   2064638496                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2064638496                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10406185                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10406185                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10406185                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10406185                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002671                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002671                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002671                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002671                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 74288.949914                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 74288.949914                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 74288.949914                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 74288.949914                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         3569                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets           46                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               69                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    51.724638                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets           46                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        25736                       # number of writebacks
system.cpu3.icache.writebacks::total            25736                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         2056                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2056                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         2056                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2056                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        25736                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        25736                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        25736                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        25736                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1890000497                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1890000497                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1890000497                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1890000497                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002473                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002473                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002473                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002473                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 73438.005012                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 73438.005012                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 73438.005012                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 73438.005012                       # average overall mshr miss latency
system.cpu3.icache.replacements                 25736                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10378393                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10378393                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        27792                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        27792                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   2064638496                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2064638496                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10406185                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10406185                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002671                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002671                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 74288.949914                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 74288.949914                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         2056                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2056                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        25736                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        25736                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1890000497                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1890000497                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002473                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002473                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 73438.005012                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 73438.005012                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 151195434500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10599061                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            25768                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           411.326490                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         20838106                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        20838106                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 151195434500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     22124682                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        22124682                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     22124682                       # number of overall hits
system.cpu3.dcache.overall_hits::total       22124682                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      9881161                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       9881161                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      9881161                       # number of overall misses
system.cpu3.dcache.overall_misses::total      9881161                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 917060415136                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 917060415136                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 917060415136                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 917060415136                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     32005843                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     32005843                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     32005843                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     32005843                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.308730                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.308730                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.308730                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.308730                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 92808.974081                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 92808.974081                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 92808.974081                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 92808.974081                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     51226536                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        80392                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           841070                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            913                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    60.906388                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    88.052574                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2669616                       # number of writebacks
system.cpu3.dcache.writebacks::total          2669616                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      7187786                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      7187786                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      7187786                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      7187786                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      2693375                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2693375                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      2693375                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2693375                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 270880880156                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 270880880156                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 270880880156                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 270880880156                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.084153                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.084153                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.084153                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.084153                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 100573.028322                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 100573.028322                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 100573.028322                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 100573.028322                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2669598                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     20389118                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       20389118                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      9228796                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      9228796                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 847284442000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 847284442000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     29617914                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     29617914                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.311595                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.311595                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 91808.773539                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 91808.773539                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      6623340                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      6623340                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      2605456                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2605456                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 262604314000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 262604314000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.087969                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.087969                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 100790.154967                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 100790.154967                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1735564                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1735564                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       652365                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       652365                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  69775973136                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  69775973136                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2387929                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2387929                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.273193                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.273193                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 106958.486639                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 106958.486639                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       564446                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       564446                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        87919                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        87919                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   8276566156                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   8276566156                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.036818                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.036818                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 94138.538382                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 94138.538382                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        69463                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        69463                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1405                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1405                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     50445500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     50445500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        70868                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        70868                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.019826                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.019826                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 35904.270463                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 35904.270463                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          630                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          630                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          775                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          775                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     15890000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     15890000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.010936                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.010936                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 20503.225806                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20503.225806                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        66561                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        66561                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         3074                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         3074                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     25499500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     25499500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        69635                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        69635                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.044144                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.044144                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8295.217957                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8295.217957                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         3032                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3032                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     22621500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     22621500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.043541                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.043541                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7460.916887                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7460.916887                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      4642000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      4642000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      4488000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      4488000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1279                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1279                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         5091                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         5091                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    152614500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    152614500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         6370                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         6370                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.799215                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.799215                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 29977.312905                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 29977.312905                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         5090                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         5090                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    147523500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    147523500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.799058                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.799058                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 28983.005894                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 28983.005894                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 151195434500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.923781                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           24968673                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2689928                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             9.282283                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.923781                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.966368                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.966368                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         66995334                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        66995334                       # Number of data accesses
system.cpu0.numPwrStateTransitions                574                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          287                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    19937609.756098                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   130112024.807603                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          287    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1654563500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            287                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   145473340500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5722094000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 151195434500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     11916993                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11916993                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     11916993                       # number of overall hits
system.cpu0.icache.overall_hits::total       11916993                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       132627                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        132627                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       132627                       # number of overall misses
system.cpu0.icache.overall_misses::total       132627                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8911682986                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8911682986                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8911682986                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8911682986                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     12049620                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12049620                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     12049620                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12049620                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.011007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.011007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.011007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.011007                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 67193.580387                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67193.580387                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 67193.580387                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67193.580387                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        31226                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          226                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              401                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    77.870324                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    45.200000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       122446                       # number of writebacks
system.cpu0.icache.writebacks::total           122446                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10181                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10181                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10181                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10181                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       122446                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       122446                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       122446                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       122446                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8187547986                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8187547986                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8187547986                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8187547986                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.010162                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.010162                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.010162                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.010162                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 66866.602306                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 66866.602306                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 66866.602306                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 66866.602306                       # average overall mshr miss latency
system.cpu0.icache.replacements                122446                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     11916993                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11916993                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       132627                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       132627                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8911682986                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8911682986                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     12049620                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12049620                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.011007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.011007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 67193.580387                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67193.580387                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10181                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10181                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       122446                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       122446                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8187547986                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8187547986                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.010162                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.010162                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 66866.602306                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 66866.602306                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 151195434500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12040870                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           122478                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            98.310472                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         24221686                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        24221686                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 151195434500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     23288301                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23288301                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     23288301                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23288301                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     10356870                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      10356870                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     10356870                       # number of overall misses
system.cpu0.dcache.overall_misses::total     10356870                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 957290133048                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 957290133048                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 957290133048                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 957290133048                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     33645171                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     33645171                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     33645171                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     33645171                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.307826                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.307826                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.307826                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.307826                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 92430.447910                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 92430.447910                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 92430.447910                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 92430.447910                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     53187644                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        73626                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           883625                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            907                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.192552                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    81.175303                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2856493                       # number of writebacks
system.cpu0.dcache.writebacks::total          2856493                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7477815                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7477815                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7477815                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7477815                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      2879055                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2879055                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      2879055                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2879055                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 285345687936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 285345687936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 285345687936                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 285345687936                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.085571                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.085571                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.085571                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.085571                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 99110.884626                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 99110.884626                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 99110.884626                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 99110.884626                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2856487                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     21261485                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       21261485                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      9375275                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      9375275                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 869964079500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 869964079500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     30636760                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     30636760                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.306014                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.306014                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 92793.446539                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 92793.446539                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6650641                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6650641                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2724634                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2724634                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 272650282500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 272650282500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.088933                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.088933                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 100068.589946                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 100068.589946                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2026816                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2026816                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       981595                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       981595                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  87326053548                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  87326053548                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3008411                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3008411                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.326284                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.326284                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 88963.425392                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 88963.425392                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       827174                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       827174                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       154421                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       154421                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  12695405436                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  12695405436                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.051330                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.051330                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 82212.946659                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 82212.946659                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206865                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       206865                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2517                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2517                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     73832500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     73832500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       209382                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       209382                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.012021                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.012021                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 29333.531983                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 29333.531983                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2170                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2170                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          347                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          347                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      4053000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4053000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001657                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001657                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11680.115274                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11680.115274                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       204406                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       204406                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         3803                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3803                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     45863500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     45863500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       208209                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       208209                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.018265                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018265                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 12059.821194                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12059.821194                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         3743                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3743                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     42142500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     42142500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.017977                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.017977                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 11259.016831                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11259.016831                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       606500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       606500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       584500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       584500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2236                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2236                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         4556                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         4556                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    149996999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    149996999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         6792                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         6792                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.670789                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.670789                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 32922.958516                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 32922.958516                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         4555                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         4555                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    145440999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    145440999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.670642                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.670642                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 31929.966850                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 31929.966850                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 151195434500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.753530                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           26591744                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2873700                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.253486                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.753530                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992298                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992298                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         71012776                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        71012776                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 151195434500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               38700                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              753347                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8301                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              720236                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                7817                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              706728                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                7940                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              717746                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2960815                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              38700                       # number of overall hits
system.l2.overall_hits::.cpu0.data             753347                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8301                       # number of overall hits
system.l2.overall_hits::.cpu1.data             720236                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               7817                       # number of overall hits
system.l2.overall_hits::.cpu2.data             706728                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               7940                       # number of overall hits
system.l2.overall_hits::.cpu3.data             717746                       # number of overall hits
system.l2.overall_hits::total                 2960815                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             83745                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2096465                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             17682                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1970653                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             17601                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1940342                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             17796                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1952627                       # number of demand (read+write) misses
system.l2.demand_misses::total                8096911                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            83745                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2096465                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            17682                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1970653                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            17601                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1940342                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            17796                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1952627                       # number of overall misses
system.l2.overall_misses::total               8096911                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7569788369                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 264612559608                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1734817394                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 252926697100                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1733266400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 249860281373                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1749603401                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 250924477327                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1031111490972                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7569788369                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 264612559608                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1734817394                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 252926697100                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1733266400                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 249860281373                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1749603401                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 250924477327                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1031111490972                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          122445                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2849812                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           25983                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2690889                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           25418                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         2647070                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           25736                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         2670373                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11057726                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         122445                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2849812                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          25983                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2690889                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          25418                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        2647070                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          25736                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        2670373                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11057726                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.683940                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.735650                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.680522                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.732343                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.692462                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.733015                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.691483                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.731219                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.732240                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.683940                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.735650                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.680522                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.732343                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.692462                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.733015                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.691483                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.731219                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.732240                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90390.929238                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 126218.448487                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 98112.057120                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 128346.643016                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 98475.450259                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 128771.258558                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 98314.419027                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 128506.098362                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 127346.279460                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90390.929238                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 126218.448487                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 98112.057120                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 128346.643016                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 98475.450259                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 128771.258558                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 98314.419027                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 128506.098362                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 127346.279460                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           32544083                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   2572208                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      12.652197                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  11428190                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              902704                       # number of writebacks
system.l2.writebacks::total                    902704                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            997                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         211363                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4317                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         183736                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4589                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         180034                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           4057                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         181876                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              770969                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           997                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        211363                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4317                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        183736                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4589                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        180034                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          4057                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        181876                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             770969                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        82748                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1885102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        13365                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1786917                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        13012                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1760308                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        13739                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1770751                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7325942                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        82748                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1885102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        13365                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1786917                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        13012                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1760308                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        13739                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1770751                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     12795087                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         20121029                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6673963377                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 231337751266                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1225255902                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 222116336626                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1192854422                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 219672523174                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1248473918                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 220437588318                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 903904747003                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6673963377                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 231337751266                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1225255902                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 222116336626                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1192854422                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 219672523174                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1248473918                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 220437588318                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1356930997422                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2260835744425                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.675797                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.661483                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.514375                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.664062                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.511921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.665002                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.533844                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.663110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.662518                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.675797                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.661483                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.514375                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.664062                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.511921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.665002                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.533844                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.663110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.819635                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80654.074745                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 122718.956993                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91676.461055                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 124301.429012                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 91673.410852                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 124792.095005                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 90870.799767                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 124488.190783                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 123384.098182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80654.074745                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 122718.956993                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91676.461055                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 124301.429012                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 91673.410852                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 124792.095005                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 90870.799767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 124488.190783                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 106050.939507                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 112361.835194                       # average overall mshr miss latency
system.l2.replacements                       26560186                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1229743                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1229743                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            4                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              4                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1229747                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1229747                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      7846520                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7846520                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           14                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             14                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      7846534                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7846534                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           14                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           14                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     12795087                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       12795087                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1356930997422                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1356930997422                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 106050.939507                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 106050.939507                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             972                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1201                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            1260                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data            1056                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 4489                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1015                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           892                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           851                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           656                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3414                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2897498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       802498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      1021000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       846498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      5567494                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         1987                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         2093                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         2111                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         1712                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             7903                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.510820                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.426183                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.403126                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.383178                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.431988                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2854.677833                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   899.661435                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1199.764982                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1290.393293                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1630.783245                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              17                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1012                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          887                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          846                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          652                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3397                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     20427487                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     18058488                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     17267488                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     13284489                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     69037952                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.509311                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.423794                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.400758                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.380841                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.429837                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20185.263834                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20359.062007                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20410.742317                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20374.983129                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20323.212246                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           161                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           116                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           105                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           122                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                504                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1000                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          455                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          433                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          408                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2296                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      4457000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      2126500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      1950500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      2170000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     10704000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1161                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          571                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          538                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          530                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2800                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.861326                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.796848                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.804833                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.769811                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.820000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data         4457                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4673.626374                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  4504.618938                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  5318.627451                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4662.020906                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           14                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           13                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            45                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          986                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          445                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          425                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          395                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2251                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     20406000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      9196499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      8725999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      8714500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     47042998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.849268                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.779335                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.789963                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.745283                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.803929                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20695.740365                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20666.289888                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20531.762353                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 22062.025316                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20898.710795                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            34150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            20682                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            19102                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            21697                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 95631                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         106944                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          58700                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          54136                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          58100                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              277880                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  11837705161                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   7850129882                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   7140933568                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   7778632596                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   34607401207                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       141094                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        79382                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        73238                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        79797                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            373511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.757963                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.739462                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.739179                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.728098                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.743967                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 110690.690090                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 133733.047394                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 131907.299542                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 133883.521446                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124540.813326                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        30163                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         6935                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         5445                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         7219                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            49762                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        76781                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        51765                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        48691                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        50881                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         228118                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   9165347382                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   6822098147                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   6276019300                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   6722448411                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  28985913240                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.544183                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.652100                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.664832                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.637630                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.610740                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 119369.992342                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 131789.783580                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 128894.853258                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 132120.996266                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 127065.436485                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         38700                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8301                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          7817                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          7940                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              62758                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        83745                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        17682                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        17601                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        17796                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           136824                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7569788369                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1734817394                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1733266400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1749603401                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12787475564                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       122445                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        25983                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        25418                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        25736                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         199582                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.683940                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.680522                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.692462                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.691483                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.685553                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90390.929238                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 98112.057120                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 98475.450259                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 98314.419027                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93459.302198                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          997                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4317                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4589                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         4057                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         13960                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        82748                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        13365                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        13012                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        13739                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       122864                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6673963377                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1225255902                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1192854422                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1248473918                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10340547619                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.675797                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.514375                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.511921                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.533844                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.615607                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80654.074745                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91676.461055                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 91673.410852                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 90870.799767                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84162.550617                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       719197                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       699554                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       687626                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       696049                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2802426                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1989521                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1911953                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      1886206                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      1894527                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7682207                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 252774854447                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 245076567218                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 242719347805                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 243145844731                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 983716614201                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2708718                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2611507                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      2573832                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      2590576                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10484633                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.734488                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.732126                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.732840                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.731315                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.732711                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 127053.122057                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 128181.271829                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 128681.251043                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 128341.187395                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 128051.302731                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       181200                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       176801                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       174589                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       174657                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       707247                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1808321                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1735152                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      1711617                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      1719870                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6974960                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 222172403884                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 215294238479                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 213396503874                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 213715139907                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 864578286144                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.667593                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.664426                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.665007                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.663895                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.665256                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 122861.153459                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 124078.028022                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 124675.382328                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 124262.380242                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 123954.587000                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2164                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           41                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              2219                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1579                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          150                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           49                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           60                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1838                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     62190995                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       841997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       164498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       593498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     63790988                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3743                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          191                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           56                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           67                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          4057                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.421854                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.785340                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.895522                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.453044                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 39386.317289                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  5613.313333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  3357.102041                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  9891.633333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 34706.739935                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          988                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           12                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            9                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1013                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          591                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          138                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           45                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           51                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          825                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     11688473                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2752995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       932493                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      1047995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     16421956                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.157895                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.722513                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.803571                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.761194                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.203352                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19777.450085                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19949.239130                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20722.066667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20548.921569                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19905.401212                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 151195434500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 151195434500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999134                       # Cycle average of tags in use
system.l2.tags.total_refs                    31565585                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  26563461                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.188308                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.124605                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.263044                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.194545                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.104282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.885938                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.098870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        2.819478                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.096643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.847191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    33.564538                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.283197                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.049915                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001629                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.045093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001545                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.044054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001510                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.044487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.524446                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999986                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.515625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.484375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 187756325                       # Number of tag accesses
system.l2.tags.data_accesses                187756325                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 151195434500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5296320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     120789632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        855424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     114442048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        832768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     112725568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        879424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     113395776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    780110656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1249327616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5296320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       855424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       832768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       879424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7863936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     57773312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        57773312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          82755                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1887338                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          13366                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1788157                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          13012                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1761337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          13741                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1771809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     12189229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            19520744                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       902708                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             902708                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         35029629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        798897350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          5657737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        756914707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          5507891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        745561983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          5816472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        749994710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   5159617806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8262998285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     35029629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      5657737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      5507891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      5816472                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         52011729                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      382110162                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            382110162                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      382110162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        35029629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       798897350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         5657737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       756914707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         5507891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       745561983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         5816472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       749994710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   5159617806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8645108447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    829632.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     82755.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1858311.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     13366.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1763498.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     13012.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1735178.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     13741.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1746973.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  12177395.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000455502500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        51242                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        51242                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            20788715                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             783914                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    19520744                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     902722                       # Number of write requests accepted
system.mem_ctrls.readBursts                  19520744                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   902722                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 116515                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 73090                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            873592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            897615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            899260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            939677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1141198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1289346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1272125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1923736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2473250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2027951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1407424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           821283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           852739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           863817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           852846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           868370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             46289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             45825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             43145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             51805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             61873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             65963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             61564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             54491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            53458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            47301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            42362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            47779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            47513                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      11.78                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      39.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1200206959576                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                97021145000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1564036253326                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     61852.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                80602.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 16339757                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  754098                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              19520744                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               902722                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  205064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  220798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  177180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  172698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  169512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  171451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  173025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  172587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  176633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  355991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                2086686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                6687844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                4999419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1203115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 972888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 722660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 438167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 199480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  63064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  35967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  20977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  17285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  23774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  27557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  30043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  31582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  32320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  32551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  32477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  32316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  32066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  31832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  31534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  31247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  31011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  30878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  31840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3139998                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    412.410005                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   260.185154                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   358.113796                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       746927     23.79%     23.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       645506     20.56%     44.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       381885     12.16%     56.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       328415     10.46%     66.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       212971      6.78%     73.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       100622      3.20%     76.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        63932      2.04%     78.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        50727      1.62%     80.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       609013     19.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3139998                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        51242                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     378.675910                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    186.775190                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    692.184223                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        47617     92.93%     92.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047         3268      6.38%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071          266      0.52%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095           31      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119           15      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            2      0.00%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215            1      0.00%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239            8      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            2      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527            4      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551           15      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         51242                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        51242                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.190469                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.175805                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.731451                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            47374     92.45%     92.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              378      0.74%     93.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2051      4.00%     97.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              829      1.62%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              376      0.73%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              138      0.27%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               77      0.15%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               16      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         51242                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1241870656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7456960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                53096448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1249327616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             57774208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8213.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       351.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8263.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    382.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        66.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    64.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  151195386000                       # Total gap between requests
system.mem_ctrls.avgGap                       7403.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5296320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    118931904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       855424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    112863872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       832768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    111051392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       879424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    111806272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    779353280                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     53096448                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 35029629.151930510998                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 786610418.451490998268                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 5657736.973532755859                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 746476719.837727665901                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 5507891.179081865586                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 734489056.281656384468                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 5816471.925281579606                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 739481799.630662798882                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 5154608554.003659248352                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 351177587.971414566040                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        82755                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1887338                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        13366                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1788157                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        13012                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1761337                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        13741                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1771809                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     12189229                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       902722                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3239296799                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 152191794127                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    662726932                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 147027037814                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    645460532                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 145709877577                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    670491607                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 146017581882                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 967871986056                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5774843050426                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39143.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     80638.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49583.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     82222.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     49605.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     82726.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     48794.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     82411.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     79403.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6397144.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11531185680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6128966745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         72597235200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2076249780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     11935079520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      67447675920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1261004160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       172977397005                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1144.064949                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2566551912                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5048680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 143580202588                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10888457160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5787325665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         65948959860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2254429260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     11935079520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      66763417710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1837221600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       165414890775                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1094.046863                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3988040624                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5048680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 142158713876                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1872                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          937                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    19882315.368196                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   95267922.695414                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          937    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1680026000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            937                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   132565705000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  18629729500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 151195434500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     10874014                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10874014                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     10874014                       # number of overall hits
system.cpu1.icache.overall_hits::total       10874014                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        27796                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         27796                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        27796                       # number of overall misses
system.cpu1.icache.overall_misses::total        27796                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2040959499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2040959499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2040959499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2040959499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     10901810                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10901810                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     10901810                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10901810                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002550                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002550                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002550                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002550                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 73426.374262                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 73426.374262                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 73426.374262                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 73426.374262                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2241                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          309                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               35                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    64.028571                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          103                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        25983                       # number of writebacks
system.cpu1.icache.writebacks::total            25983                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1813                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1813                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1813                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1813                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        25983                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        25983                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        25983                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        25983                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1880588999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1880588999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1880588999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1880588999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002383                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002383                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002383                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002383                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 72377.669977                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72377.669977                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 72377.669977                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72377.669977                       # average overall mshr miss latency
system.cpu1.icache.replacements                 25983                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     10874014                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10874014                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        27796                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        27796                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2040959499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2040959499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     10901810                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10901810                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002550                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002550                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 73426.374262                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 73426.374262                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1813                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1813                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        25983                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        25983                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1880588999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1880588999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002383                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002383                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 72377.669977                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72377.669977                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 151195434500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11167843                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            26015                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           429.284759                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         21829603                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        21829603                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 151195434500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     22343167                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22343167                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     22343167                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22343167                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9903332                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9903332                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9903332                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9903332                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 925327735841                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 925327735841                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 925327735841                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 925327735841                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     32246499                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     32246499                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     32246499                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     32246499                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.307113                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.307113                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.307113                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.307113                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 93436.000716                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93436.000716                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 93436.000716                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93436.000716                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     50837002                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        80916                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           831996                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            975                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.102460                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    82.990769                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2689899                       # number of writebacks
system.cpu1.dcache.writebacks::total          2689899                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7185661                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7185661                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7185661                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7185661                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2717671                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2717671                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2717671                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2717671                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 272911158633                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 272911158633                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 272911158633                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 272911158633                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.084278                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.084278                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.084278                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.084278                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 100420.970247                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100420.970247                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 100420.970247                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100420.970247                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2689889                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     20614025                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20614025                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      9264989                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      9264989                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 856704102500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 856704102500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     29879014                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     29879014                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.310083                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.310083                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 92466.823490                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 92466.823490                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6637251                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6637251                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2627738                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2627738                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 264549925000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 264549925000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.087946                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.087946                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 100675.914037                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100675.914037                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1729142                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1729142                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       638343                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       638343                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  68623633341                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  68623633341                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2367485                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2367485                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.269629                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.269629                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 107502.758456                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 107502.758456                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       548410                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       548410                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        89933                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        89933                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   8361233633                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   8361233633                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.037987                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.037987                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 92971.808268                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 92971.808268                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       124539                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       124539                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1395                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1395                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     50102000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     50102000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       125934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       125934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011077                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011077                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 35915.412186                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 35915.412186                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          592                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          592                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          803                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          803                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     15149500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     15149500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006376                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006376                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 18866.127024                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18866.127024                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       121998                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       121998                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2702                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2702                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     24807000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     24807000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       124700                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       124700                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.021668                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.021668                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9180.977054                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9180.977054                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2656                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2656                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     22297000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     22297000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.021299                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.021299                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8394.954819                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8394.954819                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      4292000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      4292000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      4146000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      4146000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1270                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1270                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         5234                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         5234                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    154705998                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    154705998                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         6504                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         6504                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.804736                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.804736                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 29557.890332                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 29557.890332                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         5234                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         5234                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    149471998                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    149471998                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.804736                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.804736                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 28557.890332                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 28557.890332                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 151195434500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.289893                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           25321229                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2712795                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.334000                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.289893                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.977809                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.977809                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         67720039                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        67720039                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 151195434500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10744746                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           19                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2132451                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9831429                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        25657487                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         20255325                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           42709                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         12001                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          54710                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          474                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          474                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           395072                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          395072                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        199582                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10545182                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4057                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         4057                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       367337                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8601108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        77949                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8110244                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        76254                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      7977879                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        77208                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      8044768                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33332747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15673088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    365201984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3325824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    344369024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3253504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    338734592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3294208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    341758016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1415610240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        46942114                       # Total snoops (count)
system.tol2bus.snoopTraffic                  63058880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         59042773                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.239407                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.573249                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               48001477     81.30%     81.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8994547     15.23%     96.53% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1183883      2.01%     98.54% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 678510      1.15%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 184356      0.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           59042773                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        23830664570                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        4035760454                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          40405183                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        4067241478                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          40627198                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4339621184                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         183948847                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4102071006                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          41137798                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            10508                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
