

================================================================
== Vivado HLS Report for 'has_key'
================================================================
* Date:           Tue May 21 18:43:55 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lr_standaloneHLS
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.673|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	2  / (tmp & !tmp_5)

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.83>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idx_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %idx_read)" [lr_standaloneHLS/.settings/LRutilityHLS.h:150]   --->   Operation 4 'read' 'idx_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%mapHLS_size_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mapHLS_unsigned_int_arrayHLS_Stub_size_read)" [lr_standaloneHLS/.settings/LRutilityHLS.h:150]   --->   Operation 5 'read' 'mapHLS_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.83ns)   --->   "br label %1" [lr_standaloneHLS/.settings/LRutilityHLS.h:151]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.83>

State 2 <SV = 1> <Delay = 1.97>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i = phi i32 [ 0, %0 ], [ %i_1, %2 ]"   --->   Operation 7 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.14ns)   --->   "%tmp = icmp ult i32 %i, %mapHLS_size_read" [lr_standaloneHLS/.settings/LRutilityHLS.h:151]   --->   Operation 8 'icmp' 'tmp' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (1.48ns)   --->   "%i_1 = add i32 %i, 1" [lr_standaloneHLS/.settings/LRutilityHLS.h:151]   --->   Operation 9 'add' 'i_1' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.83ns)   --->   "br i1 %tmp, label %2, label %._crit_edge" [lr_standaloneHLS/.settings/LRutilityHLS.h:151]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.83>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_s = zext i32 %i to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:152]   --->   Operation 11 'zext' 'tmp_s' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%mapHLS_data_first_a = getelementptr [30 x i32]* %mapHLS_unsigned_int_arrayHLS_Stub_data_first, i64 0, i64 %tmp_s" [lr_standaloneHLS/.settings/LRutilityHLS.h:152]   --->   Operation 12 'getelementptr' 'mapHLS_data_first_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 13 [2/2] (0.69ns)   --->   "%mapHLS_data_first_l = load i32* %mapHLS_data_first_a, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:152]   --->   Operation 13 'load' 'mapHLS_data_first_l' <Predicate = (tmp)> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 3 <SV = 2> <Delay = 2.67>
ST_3 : Operation 14 [1/2] (0.69ns)   --->   "%mapHLS_data_first_l = load i32* %mapHLS_data_first_a, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:152]   --->   Operation 14 'load' 'mapHLS_data_first_l' <Predicate = (tmp)> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_3 : Operation 15 [1/1] (1.14ns)   --->   "%tmp_5 = icmp eq i32 %mapHLS_data_first_l, %idx_read_1" [lr_standaloneHLS/.settings/LRutilityHLS.h:152]   --->   Operation 15 'icmp' 'tmp_5' <Predicate = (tmp)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 16 [1/1] (0.83ns)   --->   "br i1 %tmp_5, label %._crit_edge, label %1" [lr_standaloneHLS/.settings/LRutilityHLS.h:152]   --->   Operation 16 'br' <Predicate = (tmp)> <Delay = 0.83>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%p_0 = phi i1 [ false, %1 ], [ true, %2 ]"   --->   Operation 17 'phi' 'p_0' <Predicate = (tmp_5) | (!tmp)> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "ret i1 %p_0" [lr_standaloneHLS/.settings/LRutilityHLS.h:157]   --->   Operation 18 'ret' <Predicate = (tmp_5) | (!tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mapHLS_unsigned_int_arrayHLS_Stub_size_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mapHLS_unsigned_int_arrayHLS_Stub_data_first]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ idx_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx_read_1          (read         ) [ 0011]
mapHLS_size_read    (read         ) [ 0011]
StgValue_6          (br           ) [ 0111]
i                   (phi          ) [ 0010]
tmp                 (icmp         ) [ 0011]
i_1                 (add          ) [ 0111]
StgValue_10         (br           ) [ 0011]
tmp_s               (zext         ) [ 0000]
mapHLS_data_first_a (getelementptr) [ 0001]
mapHLS_data_first_l (load         ) [ 0000]
tmp_5               (icmp         ) [ 0011]
StgValue_16         (br           ) [ 0111]
p_0                 (phi          ) [ 0001]
StgValue_18         (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mapHLS_unsigned_int_arrayHLS_Stub_size_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapHLS_unsigned_int_arrayHLS_Stub_size_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mapHLS_unsigned_int_arrayHLS_Stub_data_first">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapHLS_unsigned_int_arrayHLS_Stub_data_first"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="idx_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="idx_read_1_read_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="32" slack="0"/>
<pin id="20" dir="0" index="1" bw="32" slack="0"/>
<pin id="21" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idx_read_1/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="mapHLS_size_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="32" slack="0"/>
<pin id="26" dir="0" index="1" bw="32" slack="0"/>
<pin id="27" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mapHLS_size_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="mapHLS_data_first_a_gep_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="1" slack="0"/>
<pin id="33" dir="0" index="2" bw="32" slack="0"/>
<pin id="34" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mapHLS_data_first_a/2 "/>
</bind>
</comp>

<comp id="37" class="1004" name="grp_access_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="5" slack="0"/>
<pin id="39" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="40" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="41" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mapHLS_data_first_l/2 "/>
</bind>
</comp>

<comp id="43" class="1005" name="i_reg_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="32" slack="1"/>
<pin id="45" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="47" class="1004" name="i_phi_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="1" slack="1"/>
<pin id="49" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="50" dir="0" index="2" bw="32" slack="0"/>
<pin id="51" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="52" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="54" class="1005" name="p_0_reg_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="1"/>
<pin id="56" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="58" class="1004" name="p_0_phi_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="1"/>
<pin id="60" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="1" slack="0"/>
<pin id="62" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="1"/>
<pin id="69" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="i_1_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="tmp_s_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_5_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="2"/>
<pin id="85" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="87" class="1005" name="idx_read_1_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="2"/>
<pin id="89" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="idx_read_1 "/>
</bind>
</comp>

<comp id="92" class="1005" name="mapHLS_size_read_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="1"/>
<pin id="94" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mapHLS_size_read "/>
</bind>
</comp>

<comp id="97" class="1005" name="tmp_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="1"/>
<pin id="99" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="101" class="1005" name="i_1_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="106" class="1005" name="mapHLS_data_first_a_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="5" slack="1"/>
<pin id="108" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="mapHLS_data_first_a "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="22"><net_src comp="6" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="23"><net_src comp="4" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="28"><net_src comp="6" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="0" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="35"><net_src comp="2" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="12" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="42"><net_src comp="30" pin="3"/><net_sink comp="37" pin=0"/></net>

<net id="46"><net_src comp="8" pin="0"/><net_sink comp="43" pin=0"/></net>

<net id="53"><net_src comp="43" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="57"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="64"><net_src comp="54" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="16" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="70"><net_src comp="47" pin="4"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="47" pin="4"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="10" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="80"><net_src comp="47" pin="4"/><net_sink comp="77" pin=0"/></net>

<net id="81"><net_src comp="77" pin="1"/><net_sink comp="30" pin=2"/></net>

<net id="86"><net_src comp="37" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="18" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="91"><net_src comp="87" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="95"><net_src comp="24" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="100"><net_src comp="66" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="104"><net_src comp="71" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="47" pin=2"/></net>

<net id="109"><net_src comp="30" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="37" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: has_key : mapHLS_unsigned_int_arrayHLS_Stub_size_read | {1 }
	Port: has_key : mapHLS_unsigned_int_arrayHLS_Stub_data_first | {2 3 }
	Port: has_key : idx_read | {1 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		i_1 : 1
		StgValue_10 : 2
		tmp_s : 1
		mapHLS_data_first_a : 2
		mapHLS_data_first_l : 3
	State 3
		tmp_5 : 1
		StgValue_16 : 2
		p_0 : 3
		StgValue_18 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   icmp   |          tmp_fu_66          |    0    |    20   |
|          |         tmp_5_fu_82         |    0    |    20   |
|----------|-----------------------------|---------|---------|
|    add   |          i_1_fu_71          |    0    |    39   |
|----------|-----------------------------|---------|---------|
|   read   |    idx_read_1_read_fu_18    |    0    |    0    |
|          | mapHLS_size_read_read_fu_24 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |         tmp_s_fu_77         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    79   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|        i_1_reg_101        |   32   |
|          i_reg_43         |   32   |
|     idx_read_1_reg_87     |   32   |
|mapHLS_data_first_a_reg_106|    5   |
|  mapHLS_size_read_reg_92  |   32   |
|         p_0_reg_54        |    1   |
|         tmp_reg_97        |    1   |
+---------------------------+--------+
|           Total           |   135  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_37 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   10   ||  0.835  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   79   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   135  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   135  |   88   |
+-----------+--------+--------+--------+
