

================================================================
== Vitis HLS Report for 'test'
================================================================
* Date:           Fri May 10 16:10:36 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_11 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      111|      111|  1.110 us|  1.110 us|  112|  112|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%arg2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg2"   --->   Operation 39 'read' 'arg2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 40 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 41 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add385644_loc = alloca i64 1"   --->   Operation 42 'alloca' 'add385644_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add346645_loc = alloca i64 1"   --->   Operation 43 'alloca' 'add346645_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add346_190646_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add346_190646_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add346_2647_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add346_2647_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add346_176648_loc = alloca i64 1"   --->   Operation 46 'alloca' 'add346_176648_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add346_176_1649_loc = alloca i64 1"   --->   Operation 47 'alloca' 'add346_176_1649_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add346_176_2650_loc = alloca i64 1"   --->   Operation 48 'alloca' 'add346_176_2650_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add289651_loc = alloca i64 1"   --->   Operation 49 'alloca' 'add289651_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add289_1103652_loc = alloca i64 1"   --->   Operation 50 'alloca' 'add289_1103652_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%add289_2653_loc = alloca i64 1"   --->   Operation 51 'alloca' 'add289_2653_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%add289_3654_loc = alloca i64 1"   --->   Operation 52 'alloca' 'add289_3654_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%add289_4655_loc = alloca i64 1"   --->   Operation 53 'alloca' 'add289_4655_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%add289_5656_loc = alloca i64 1"   --->   Operation 54 'alloca' 'add289_5656_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%add102680_loc = alloca i64 1"   --->   Operation 55 'alloca' 'add102680_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%add102_1681_loc = alloca i64 1"   --->   Operation 56 'alloca' 'add102_1681_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%add102_2682_loc = alloca i64 1"   --->   Operation 57 'alloca' 'add102_2682_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%add102_3683_loc = alloca i64 1"   --->   Operation 58 'alloca' 'add102_3683_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%add102_4684_loc = alloca i64 1"   --->   Operation 59 'alloca' 'add102_4684_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%add102_5685_loc = alloca i64 1"   --->   Operation 60 'alloca' 'add102_5685_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%add102_6686_loc = alloca i64 1"   --->   Operation 61 'alloca' 'add102_6686_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%add687_loc = alloca i64 1"   --->   Operation 62 'alloca' 'add687_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%add_1688_loc = alloca i64 1"   --->   Operation 63 'alloca' 'add_1688_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%add_2689_loc = alloca i64 1"   --->   Operation 64 'alloca' 'add_2689_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%add_3690_loc = alloca i64 1"   --->   Operation 65 'alloca' 'add_3690_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%add_4691_loc = alloca i64 1"   --->   Operation 66 'alloca' 'add_4691_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%add_5692_loc = alloca i64 1"   --->   Operation 67 'alloca' 'add_5692_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%add_6693_loc = alloca i64 1"   --->   Operation 68 'alloca' 'add_6693_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%arg2_r_loc = alloca i64 1"   --->   Operation 69 'alloca' 'arg2_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%arg2_r_1_loc = alloca i64 1"   --->   Operation 70 'alloca' 'arg2_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%arg2_r_2_loc = alloca i64 1"   --->   Operation 71 'alloca' 'arg2_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%arg2_r_3_loc = alloca i64 1"   --->   Operation 72 'alloca' 'arg2_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%arg2_r_4_loc = alloca i64 1"   --->   Operation 73 'alloca' 'arg2_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%arg2_r_5_loc = alloca i64 1"   --->   Operation 74 'alloca' 'arg2_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%arg2_r_6_loc = alloca i64 1"   --->   Operation 75 'alloca' 'arg2_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%arg2_r_7_loc = alloca i64 1"   --->   Operation 76 'alloca' 'arg2_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%arg2_r_8_loc = alloca i64 1"   --->   Operation 77 'alloca' 'arg2_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%arg2_r_9_loc = alloca i64 1"   --->   Operation 78 'alloca' 'arg2_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%arg2_r_10_loc = alloca i64 1"   --->   Operation 79 'alloca' 'arg2_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%arg2_r_11_loc = alloca i64 1"   --->   Operation 80 'alloca' 'arg2_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%arg2_r_12_loc = alloca i64 1"   --->   Operation 81 'alloca' 'arg2_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%arg2_r_13_loc = alloca i64 1"   --->   Operation 82 'alloca' 'arg2_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%arg2_r_14_loc = alloca i64 1"   --->   Operation 83 'alloca' 'arg2_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%arg2_r_15_loc = alloca i64 1"   --->   Operation 84 'alloca' 'arg2_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%arg1_r_loc = alloca i64 1"   --->   Operation 85 'alloca' 'arg1_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%arg1_r_1_loc = alloca i64 1"   --->   Operation 86 'alloca' 'arg1_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%arg1_r_2_loc = alloca i64 1"   --->   Operation 87 'alloca' 'arg1_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%arg1_r_3_loc = alloca i64 1"   --->   Operation 88 'alloca' 'arg1_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%arg1_r_4_loc = alloca i64 1"   --->   Operation 89 'alloca' 'arg1_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%arg1_r_5_loc = alloca i64 1"   --->   Operation 90 'alloca' 'arg1_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%arg1_r_6_loc = alloca i64 1"   --->   Operation 91 'alloca' 'arg1_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%arg1_r_7_loc = alloca i64 1"   --->   Operation 92 'alloca' 'arg1_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%arg1_r_8_loc = alloca i64 1"   --->   Operation 93 'alloca' 'arg1_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%arg1_r_9_loc = alloca i64 1"   --->   Operation 94 'alloca' 'arg1_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%arg1_r_10_loc = alloca i64 1"   --->   Operation 95 'alloca' 'arg1_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%arg1_r_11_loc = alloca i64 1"   --->   Operation 96 'alloca' 'arg1_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%arg1_r_12_loc = alloca i64 1"   --->   Operation 97 'alloca' 'arg1_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%arg1_r_13_loc = alloca i64 1"   --->   Operation 98 'alloca' 'arg1_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%arg1_r_14_loc = alloca i64 1"   --->   Operation 99 'alloca' 'arg1_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%arg1_r_15_loc = alloca i64 1"   --->   Operation 100 'alloca' 'arg1_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d5.cpp:18]   --->   Operation 101 'partselect' 'trunc_ln18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln25_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg2_read, i32 2, i32 63" [d5.cpp:25]   --->   Operation 102 'partselect' 'trunc_ln25_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln219_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d5.cpp:219]   --->   Operation 103 'partselect' 'trunc_ln219_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i62 %trunc_ln18_1" [d5.cpp:18]   --->   Operation 104 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln18" [d5.cpp:18]   --->   Operation 105 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 106 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 107 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 107 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 108 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 108 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 109 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 109 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 110 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 110 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 111 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 111 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 112 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 112 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 113 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 113 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 114 [2/2] (0.00ns)   --->   "%call_ln18 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln18_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d5.cpp:18]   --->   Operation 114 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.21>
ST_11 : Operation 115 [1/2] (1.21ns)   --->   "%call_ln18 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln18_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d5.cpp:18]   --->   Operation 115 'call' 'call_ln18' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i62 %trunc_ln25_1" [d5.cpp:25]   --->   Operation 116 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln25" [d5.cpp:25]   --->   Operation 117 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [8/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 118 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 119 [7/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 119 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 120 [6/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 120 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 121 [5/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 121 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 122 [4/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 122 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 123 [3/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 123 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 124 [2/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 124 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 125 [1/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 125 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 126 [2/2] (0.00ns)   --->   "%call_ln25 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln25_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d5.cpp:25]   --->   Operation 126 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.21>
ST_21 : Operation 127 [1/2] (1.21ns)   --->   "%call_ln25 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln25_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d5.cpp:25]   --->   Operation 127 'call' 'call_ln25' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 4.50>
ST_22 : Operation 128 [1/1] (0.00ns)   --->   "%arg1_r_15_loc_load = load i32 %arg1_r_15_loc"   --->   Operation 128 'load' 'arg1_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 129 [1/1] (0.00ns)   --->   "%arg1_r_12_loc_load = load i32 %arg1_r_12_loc"   --->   Operation 129 'load' 'arg1_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 130 [1/1] (0.00ns)   --->   "%arg1_r_11_loc_load = load i32 %arg1_r_11_loc"   --->   Operation 130 'load' 'arg1_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 131 [1/1] (0.00ns)   --->   "%arg1_r_8_loc_load = load i32 %arg1_r_8_loc"   --->   Operation 131 'load' 'arg1_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 132 [1/1] (0.00ns)   --->   "%arg2_r_15_loc_load = load i32 %arg2_r_15_loc"   --->   Operation 132 'load' 'arg2_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 133 [1/1] (0.00ns)   --->   "%arg2_r_12_loc_load = load i32 %arg2_r_12_loc"   --->   Operation 133 'load' 'arg2_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 134 [1/1] (0.00ns)   --->   "%arg2_r_11_loc_load = load i32 %arg2_r_11_loc"   --->   Operation 134 'load' 'arg2_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 135 [1/1] (0.00ns)   --->   "%arg2_r_8_loc_load = load i32 %arg2_r_8_loc"   --->   Operation 135 'load' 'arg2_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 136 [1/1] (0.00ns)   --->   "%conv36 = zext i32 %arg2_r_15_loc_load"   --->   Operation 136 'zext' 'conv36' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i32 %arg1_r_15_loc_load" [d5.cpp:90]   --->   Operation 137 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln90_3 = zext i32 %arg2_r_12_loc_load" [d5.cpp:90]   --->   Operation 138 'zext' 'zext_ln90_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln90_4 = zext i32 %arg2_r_11_loc_load" [d5.cpp:90]   --->   Operation 139 'zext' 'zext_ln90_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln90_7 = zext i32 %arg2_r_8_loc_load" [d5.cpp:90]   --->   Operation 140 'zext' 'zext_ln90_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln90_17 = zext i32 %arg1_r_12_loc_load" [d5.cpp:90]   --->   Operation 141 'zext' 'zext_ln90_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln90_18 = zext i32 %arg1_r_11_loc_load" [d5.cpp:90]   --->   Operation 142 'zext' 'zext_ln90_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln90_21 = zext i32 %arg1_r_8_loc_load" [d5.cpp:90]   --->   Operation 143 'zext' 'zext_ln90_21' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.32ns)   --->   Input mux for Operation 144 '%mul_ln90_99 = mul i64 %zext_ln90_4, i64 %zext_ln90_17'
ST_22 : Operation 144 [1/1] (2.09ns)   --->   "%mul_ln90_99 = mul i64 %zext_ln90_4, i64 %zext_ln90_17" [d5.cpp:90]   --->   Operation 144 'mul' 'mul_ln90_99' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.32ns)   --->   Input mux for Operation 145 '%mul_ln90_100 = mul i64 %conv36, i64 %zext_ln90_21'
ST_22 : Operation 145 [1/1] (2.09ns)   --->   "%mul_ln90_100 = mul i64 %conv36, i64 %zext_ln90_21" [d5.cpp:90]   --->   Operation 145 'mul' 'mul_ln90_100' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.32ns)   --->   Input mux for Operation 146 '%mul_ln90_104 = mul i64 %zext_ln90_3, i64 %zext_ln90_18'
ST_22 : Operation 146 [1/1] (2.09ns)   --->   "%mul_ln90_104 = mul i64 %zext_ln90_3, i64 %zext_ln90_18" [d5.cpp:90]   --->   Operation 146 'mul' 'mul_ln90_104' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.32ns)   --->   Input mux for Operation 147 '%mul_ln90_112 = mul i64 %zext_ln90_7, i64 %zext_ln90'
ST_22 : Operation 147 [1/1] (2.09ns)   --->   "%mul_ln90_112 = mul i64 %zext_ln90_7, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 147 'mul' 'mul_ln90_112' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 148 [1/1] (1.08ns)   --->   "%add_ln90_1 = add i64 %mul_ln90_104, i64 %mul_ln90_99" [d5.cpp:90]   --->   Operation 148 'add' 'add_ln90_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 149 [1/1] (1.08ns)   --->   "%add_ln90_4 = add i64 %mul_ln90_112, i64 %mul_ln90_100" [d5.cpp:90]   --->   Operation 149 'add' 'add_ln90_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.75>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%arg1_r_14_loc_load = load i32 %arg1_r_14_loc"   --->   Operation 150 'load' 'arg1_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%arg1_r_13_loc_load = load i32 %arg1_r_13_loc"   --->   Operation 151 'load' 'arg1_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 152 [1/1] (0.00ns)   --->   "%arg1_r_10_loc_load = load i32 %arg1_r_10_loc"   --->   Operation 152 'load' 'arg1_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 153 [1/1] (0.00ns)   --->   "%arg1_r_9_loc_load = load i32 %arg1_r_9_loc"   --->   Operation 153 'load' 'arg1_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 154 [1/1] (0.00ns)   --->   "%arg2_r_14_loc_load = load i32 %arg2_r_14_loc"   --->   Operation 154 'load' 'arg2_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 155 [1/1] (0.00ns)   --->   "%arg2_r_13_loc_load = load i32 %arg2_r_13_loc"   --->   Operation 155 'load' 'arg2_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 156 [1/1] (0.00ns)   --->   "%arg2_r_10_loc_load = load i32 %arg2_r_10_loc"   --->   Operation 156 'load' 'arg2_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 157 [1/1] (0.00ns)   --->   "%arg2_r_9_loc_load = load i32 %arg2_r_9_loc"   --->   Operation 157 'load' 'arg2_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 158 [1/1] (0.00ns)   --->   "%arg2_r_7_loc_load = load i32 %arg2_r_7_loc"   --->   Operation 158 'load' 'arg2_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 159 [1/1] (0.00ns)   --->   "%arg2_r_6_loc_load = load i32 %arg2_r_6_loc"   --->   Operation 159 'load' 'arg2_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 160 [1/1] (0.00ns)   --->   "%arg2_r_5_loc_load = load i32 %arg2_r_5_loc"   --->   Operation 160 'load' 'arg2_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 161 [1/1] (0.00ns)   --->   "%arg2_r_4_loc_load = load i32 %arg2_r_4_loc"   --->   Operation 161 'load' 'arg2_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 162 [1/1] (0.00ns)   --->   "%arg2_r_3_loc_load = load i32 %arg2_r_3_loc"   --->   Operation 162 'load' 'arg2_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 163 [1/1] (0.00ns)   --->   "%arg2_r_2_loc_load = load i32 %arg2_r_2_loc"   --->   Operation 163 'load' 'arg2_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "%arg2_r_1_loc_load = load i32 %arg2_r_1_loc"   --->   Operation 164 'load' 'arg2_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 165 [1/1] (0.00ns)   --->   "%arg2_r_loc_load = load i32 %arg2_r_loc"   --->   Operation 165 'load' 'arg2_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 166 [2/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_37_1, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i64 %add_6693_loc, i64 %add_5692_loc, i64 %add_4691_loc, i64 %add_3690_loc, i64 %add_2689_loc, i64 %add_1688_loc, i64 %add687_loc"   --->   Operation 166 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 167 [2/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_57_5, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i64 %add102_6686_loc, i64 %add102_5685_loc, i64 %add102_4684_loc, i64 %add102_3683_loc, i64 %add102_2682_loc, i64 %add102_1681_loc, i64 %add102680_loc"   --->   Operation 167 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln90_1 = zext i32 %arg2_r_14_loc_load" [d5.cpp:90]   --->   Operation 168 'zext' 'zext_ln90_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln90_2 = zext i32 %arg2_r_13_loc_load" [d5.cpp:90]   --->   Operation 169 'zext' 'zext_ln90_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln90_5 = zext i32 %arg2_r_10_loc_load" [d5.cpp:90]   --->   Operation 170 'zext' 'zext_ln90_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln90_6 = zext i32 %arg2_r_9_loc_load" [d5.cpp:90]   --->   Operation 171 'zext' 'zext_ln90_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln90_15 = zext i32 %arg1_r_14_loc_load" [d5.cpp:90]   --->   Operation 172 'zext' 'zext_ln90_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln90_16 = zext i32 %arg1_r_13_loc_load" [d5.cpp:90]   --->   Operation 173 'zext' 'zext_ln90_16' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln90_19 = zext i32 %arg1_r_10_loc_load" [d5.cpp:90]   --->   Operation 174 'zext' 'zext_ln90_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln90_20 = zext i32 %arg1_r_9_loc_load" [d5.cpp:90]   --->   Operation 175 'zext' 'zext_ln90_20' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.32ns)   --->   Input mux for Operation 176 '%mul_ln90_80 = mul i64 %zext_ln90_6, i64 %zext_ln90_15'
ST_23 : Operation 176 [1/1] (2.09ns)   --->   "%mul_ln90_80 = mul i64 %zext_ln90_6, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 176 'mul' 'mul_ln90_80' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.32ns)   --->   Input mux for Operation 177 '%mul_ln90_81 = mul i64 %zext_ln90_2, i64 %zext_ln90_19'
ST_23 : Operation 177 [1/1] (2.09ns)   --->   "%mul_ln90_81 = mul i64 %zext_ln90_2, i64 %zext_ln90_19" [d5.cpp:90]   --->   Operation 177 'mul' 'mul_ln90_81' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.32ns)   --->   Input mux for Operation 178 '%mul_ln90_103 = mul i64 %zext_ln90_5, i64 %zext_ln90_16'
ST_23 : Operation 178 [1/1] (2.09ns)   --->   "%mul_ln90_103 = mul i64 %zext_ln90_5, i64 %zext_ln90_16" [d5.cpp:90]   --->   Operation 178 'mul' 'mul_ln90_103' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.32ns)   --->   Input mux for Operation 179 '%mul_ln90_105 = mul i64 %zext_ln90_1, i64 %zext_ln90_20'
ST_23 : Operation 179 [1/1] (2.09ns)   --->   "%mul_ln90_105 = mul i64 %zext_ln90_1, i64 %zext_ln90_20" [d5.cpp:90]   --->   Operation 179 'mul' 'mul_ln90_105' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 180 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90 = add i64 %mul_ln90_81, i64 %mul_ln90_105" [d5.cpp:90]   --->   Operation 180 'add' 'add_ln90' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 181 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_2 = add i64 %add_ln90_1, i64 %add_ln90" [d5.cpp:90]   --->   Operation 181 'add' 'add_ln90_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 182 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_3 = add i64 %mul_ln90_80, i64 %mul_ln90_103" [d5.cpp:90]   --->   Operation 182 'add' 'add_ln90_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 183 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_5 = add i64 %add_ln90_4, i64 %add_ln90_3" [d5.cpp:90]   --->   Operation 183 'add' 'add_ln90_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i64 %add_ln90_2" [d5.cpp:90]   --->   Operation 184 'trunc' 'trunc_ln90' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln90_1 = trunc i64 %add_ln90_5" [d5.cpp:90]   --->   Operation 185 'trunc' 'trunc_ln90_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 186 [1/1] (1.08ns)   --->   "%arr_33 = add i64 %add_ln90_5, i64 %add_ln90_2" [d5.cpp:90]   --->   Operation 186 'add' 'arr_33' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 187 [2/2] (0.42ns)   --->   "%call_ln90 = call void @test_Pipeline_VITIS_LOOP_173_27, i64 %arr_33, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_7_loc_load, i64 %add385644_loc" [d5.cpp:90]   --->   Operation 187 'call' 'call_ln90' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 5.59>
ST_24 : Operation 188 [1/1] (0.00ns)   --->   "%arg1_r_7_loc_load = load i32 %arg1_r_7_loc"   --->   Operation 188 'load' 'arg1_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 189 [1/1] (0.00ns)   --->   "%arg1_r_6_loc_load = load i32 %arg1_r_6_loc"   --->   Operation 189 'load' 'arg1_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 190 [1/2] (0.79ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_37_1, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i64 %add_6693_loc, i64 %add_5692_loc, i64 %add_4691_loc, i64 %add_3690_loc, i64 %add_2689_loc, i64 %add_1688_loc, i64 %add687_loc"   --->   Operation 190 'call' 'call_ln0' <Predicate = true> <Delay = 0.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 191 [1/2] (0.79ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_57_5, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i64 %add102_6686_loc, i64 %add102_5685_loc, i64 %add102_4684_loc, i64 %add102_3683_loc, i64 %add102_2682_loc, i64 %add102_1681_loc, i64 %add102680_loc"   --->   Operation 191 'call' 'call_ln0' <Predicate = true> <Delay = 0.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln90_29 = zext i32 %arg1_r_15_loc_load" [d5.cpp:90]   --->   Operation 192 'zext' 'zext_ln90_29' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 193 '%mul_ln90 = mul i64 %zext_ln90_1, i64 %zext_ln90'
ST_24 : Operation 193 [1/1] (2.09ns)   --->   "%mul_ln90 = mul i64 %zext_ln90_1, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 193 'mul' 'mul_ln90' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 194 '%mul_ln90_1 = mul i64 %zext_ln90_2, i64 %zext_ln90'
ST_24 : Operation 194 [1/1] (2.09ns)   --->   "%mul_ln90_1 = mul i64 %zext_ln90_2, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 194 'mul' 'mul_ln90_1' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 195 '%mul_ln90_2 = mul i64 %zext_ln90_4, i64 %zext_ln90'
ST_24 : Operation 195 [1/1] (2.09ns)   --->   "%mul_ln90_2 = mul i64 %zext_ln90_4, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 195 'mul' 'mul_ln90_2' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln90_8 = zext i32 %arg2_r_7_loc_load" [d5.cpp:90]   --->   Operation 196 'zext' 'zext_ln90_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln90_10 = zext i32 %arg2_r_5_loc_load" [d5.cpp:90]   --->   Operation 197 'zext' 'zext_ln90_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln90_11 = zext i32 %arg2_r_4_loc_load" [d5.cpp:90]   --->   Operation 198 'zext' 'zext_ln90_11' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln90_13 = zext i32 %arg2_r_2_loc_load" [d5.cpp:90]   --->   Operation 199 'zext' 'zext_ln90_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln90_14 = zext i32 %arg2_r_1_loc_load" [d5.cpp:90]   --->   Operation 200 'zext' 'zext_ln90_14' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 201 '%mul_ln90_8 = mul i64 %zext_ln90_14, i64 %zext_ln90'
ST_24 : Operation 201 [1/1] (2.09ns)   --->   "%mul_ln90_8 = mul i64 %zext_ln90_14, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 201 'mul' 'mul_ln90_8' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 202 '%mul_ln90_9 = mul i64 %conv36, i64 %zext_ln90_15'
ST_24 : Operation 202 [1/1] (2.09ns)   --->   "%mul_ln90_9 = mul i64 %conv36, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 202 'mul' 'mul_ln90_9' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 203 '%mul_ln90_10 = mul i64 %zext_ln90_1, i64 %zext_ln90_15'
ST_24 : Operation 203 [1/1] (2.09ns)   --->   "%mul_ln90_10 = mul i64 %zext_ln90_1, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 203 'mul' 'mul_ln90_10' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 204 '%mul_ln90_11 = mul i64 %zext_ln90_2, i64 %zext_ln90_15'
ST_24 : Operation 204 [1/1] (2.09ns)   --->   "%mul_ln90_11 = mul i64 %zext_ln90_2, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 204 'mul' 'mul_ln90_11' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 205 '%mul_ln90_12 = mul i64 %zext_ln90_3, i64 %zext_ln90_15'
ST_24 : Operation 205 [1/1] (2.09ns)   --->   "%mul_ln90_12 = mul i64 %zext_ln90_3, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 205 'mul' 'mul_ln90_12' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 206 '%mul_ln90_13 = mul i64 %zext_ln90_4, i64 %zext_ln90_15'
ST_24 : Operation 206 [1/1] (2.09ns)   --->   "%mul_ln90_13 = mul i64 %zext_ln90_4, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 206 'mul' 'mul_ln90_13' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 207 '%mul_ln90_14 = mul i64 %zext_ln90_5, i64 %zext_ln90_15'
ST_24 : Operation 207 [1/1] (2.09ns)   --->   "%mul_ln90_14 = mul i64 %zext_ln90_5, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 207 'mul' 'mul_ln90_14' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 208 '%mul_ln90_20 = mul i64 %zext_ln90_13, i64 %zext_ln90_15'
ST_24 : Operation 208 [1/1] (2.09ns)   --->   "%mul_ln90_20 = mul i64 %zext_ln90_13, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 208 'mul' 'mul_ln90_20' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 209 '%mul_ln90_21 = mul i64 %conv36, i64 %zext_ln90_16'
ST_24 : Operation 209 [1/1] (2.09ns)   --->   "%mul_ln90_21 = mul i64 %conv36, i64 %zext_ln90_16" [d5.cpp:90]   --->   Operation 209 'mul' 'mul_ln90_21' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 210 '%mul_ln90_22 = mul i64 %zext_ln90_1, i64 %zext_ln90_16'
ST_24 : Operation 210 [1/1] (2.09ns)   --->   "%mul_ln90_22 = mul i64 %zext_ln90_1, i64 %zext_ln90_16" [d5.cpp:90]   --->   Operation 210 'mul' 'mul_ln90_22' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 211 '%mul_ln90_23 = mul i64 %zext_ln90_2, i64 %zext_ln90_16'
ST_24 : Operation 211 [1/1] (2.09ns)   --->   "%mul_ln90_23 = mul i64 %zext_ln90_2, i64 %zext_ln90_16" [d5.cpp:90]   --->   Operation 211 'mul' 'mul_ln90_23' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 212 '%mul_ln90_24 = mul i64 %zext_ln90_3, i64 %zext_ln90_16'
ST_24 : Operation 212 [1/1] (2.09ns)   --->   "%mul_ln90_24 = mul i64 %zext_ln90_3, i64 %zext_ln90_16" [d5.cpp:90]   --->   Operation 212 'mul' 'mul_ln90_24' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 213 '%mul_ln90_25 = mul i64 %zext_ln90_4, i64 %zext_ln90_16'
ST_24 : Operation 213 [1/1] (2.09ns)   --->   "%mul_ln90_25 = mul i64 %zext_ln90_4, i64 %zext_ln90_16" [d5.cpp:90]   --->   Operation 213 'mul' 'mul_ln90_25' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 214 '%mul_ln90_27 = mul i64 %zext_ln90_8, i64 %zext_ln90_16'
ST_24 : Operation 214 [1/1] (2.09ns)   --->   "%mul_ln90_27 = mul i64 %zext_ln90_8, i64 %zext_ln90_16" [d5.cpp:90]   --->   Operation 214 'mul' 'mul_ln90_27' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 215 '%mul_ln90_30 = mul i64 %zext_ln90_11, i64 %zext_ln90_16'
ST_24 : Operation 215 [1/1] (2.09ns)   --->   "%mul_ln90_30 = mul i64 %zext_ln90_11, i64 %zext_ln90_16" [d5.cpp:90]   --->   Operation 215 'mul' 'mul_ln90_30' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 216 '%mul_ln90_32 = mul i64 %conv36, i64 %zext_ln90_17'
ST_24 : Operation 216 [1/1] (2.09ns)   --->   "%mul_ln90_32 = mul i64 %conv36, i64 %zext_ln90_17" [d5.cpp:90]   --->   Operation 216 'mul' 'mul_ln90_32' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 217 '%mul_ln90_33 = mul i64 %zext_ln90_1, i64 %zext_ln90_17'
ST_24 : Operation 217 [1/1] (2.09ns)   --->   "%mul_ln90_33 = mul i64 %zext_ln90_1, i64 %zext_ln90_17" [d5.cpp:90]   --->   Operation 217 'mul' 'mul_ln90_33' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 218 '%mul_ln90_34 = mul i64 %zext_ln90_2, i64 %zext_ln90_17'
ST_24 : Operation 218 [1/1] (2.09ns)   --->   "%mul_ln90_34 = mul i64 %zext_ln90_2, i64 %zext_ln90_17" [d5.cpp:90]   --->   Operation 218 'mul' 'mul_ln90_34' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 219 '%mul_ln90_35 = mul i64 %zext_ln90_3, i64 %zext_ln90_17'
ST_24 : Operation 219 [1/1] (2.09ns)   --->   "%mul_ln90_35 = mul i64 %zext_ln90_3, i64 %zext_ln90_17" [d5.cpp:90]   --->   Operation 219 'mul' 'mul_ln90_35' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 220 '%mul_ln90_37 = mul i64 %zext_ln90_7, i64 %zext_ln90_17'
ST_24 : Operation 220 [1/1] (2.09ns)   --->   "%mul_ln90_37 = mul i64 %zext_ln90_7, i64 %zext_ln90_17" [d5.cpp:90]   --->   Operation 220 'mul' 'mul_ln90_37' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 221 '%mul_ln90_38 = mul i64 %zext_ln90_8, i64 %zext_ln90_17'
ST_24 : Operation 221 [1/1] (2.09ns)   --->   "%mul_ln90_38 = mul i64 %zext_ln90_8, i64 %zext_ln90_17" [d5.cpp:90]   --->   Operation 221 'mul' 'mul_ln90_38' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 222 '%mul_ln90_40 = mul i64 %zext_ln90_10, i64 %zext_ln90_17'
ST_24 : Operation 222 [1/1] (2.09ns)   --->   "%mul_ln90_40 = mul i64 %zext_ln90_10, i64 %zext_ln90_17" [d5.cpp:90]   --->   Operation 222 'mul' 'mul_ln90_40' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 223 '%mul_ln90_42 = mul i64 %conv36, i64 %zext_ln90_18'
ST_24 : Operation 223 [1/1] (2.09ns)   --->   "%mul_ln90_42 = mul i64 %conv36, i64 %zext_ln90_18" [d5.cpp:90]   --->   Operation 223 'mul' 'mul_ln90_42' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 224 '%mul_ln90_43 = mul i64 %zext_ln90_1, i64 %zext_ln90_18'
ST_24 : Operation 224 [1/1] (2.09ns)   --->   "%mul_ln90_43 = mul i64 %zext_ln90_1, i64 %zext_ln90_18" [d5.cpp:90]   --->   Operation 224 'mul' 'mul_ln90_43' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 225 '%mul_ln90_44 = mul i64 %zext_ln90_2, i64 %zext_ln90_18'
ST_24 : Operation 225 [1/1] (2.09ns)   --->   "%mul_ln90_44 = mul i64 %zext_ln90_2, i64 %zext_ln90_18" [d5.cpp:90]   --->   Operation 225 'mul' 'mul_ln90_44' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 226 '%mul_ln90_46 = mul i64 %zext_ln90_6, i64 %zext_ln90_18'
ST_24 : Operation 226 [1/1] (2.09ns)   --->   "%mul_ln90_46 = mul i64 %zext_ln90_6, i64 %zext_ln90_18" [d5.cpp:90]   --->   Operation 226 'mul' 'mul_ln90_46' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 227 '%mul_ln90_47 = mul i64 %zext_ln90_7, i64 %zext_ln90_18'
ST_24 : Operation 227 [1/1] (2.09ns)   --->   "%mul_ln90_47 = mul i64 %zext_ln90_7, i64 %zext_ln90_18" [d5.cpp:90]   --->   Operation 227 'mul' 'mul_ln90_47' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 228 '%mul_ln90_48 = mul i64 %zext_ln90_8, i64 %zext_ln90_18'
ST_24 : Operation 228 [1/1] (2.09ns)   --->   "%mul_ln90_48 = mul i64 %zext_ln90_8, i64 %zext_ln90_18" [d5.cpp:90]   --->   Operation 228 'mul' 'mul_ln90_48' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 229 '%mul_ln90_51 = mul i64 %conv36, i64 %zext_ln90_19'
ST_24 : Operation 229 [1/1] (2.09ns)   --->   "%mul_ln90_51 = mul i64 %conv36, i64 %zext_ln90_19" [d5.cpp:90]   --->   Operation 229 'mul' 'mul_ln90_51' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 230 '%mul_ln90_52 = mul i64 %zext_ln90_1, i64 %zext_ln90_19'
ST_24 : Operation 230 [1/1] (2.09ns)   --->   "%mul_ln90_52 = mul i64 %zext_ln90_1, i64 %zext_ln90_19" [d5.cpp:90]   --->   Operation 230 'mul' 'mul_ln90_52' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 231 '%mul_ln90_54 = mul i64 %zext_ln90_5, i64 %zext_ln90_19'
ST_24 : Operation 231 [1/1] (2.09ns)   --->   "%mul_ln90_54 = mul i64 %zext_ln90_5, i64 %zext_ln90_19" [d5.cpp:90]   --->   Operation 231 'mul' 'mul_ln90_54' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 232 '%mul_ln90_55 = mul i64 %zext_ln90_6, i64 %zext_ln90_19'
ST_24 : Operation 232 [1/1] (2.09ns)   --->   "%mul_ln90_55 = mul i64 %zext_ln90_6, i64 %zext_ln90_19" [d5.cpp:90]   --->   Operation 232 'mul' 'mul_ln90_55' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 233 '%mul_ln90_56 = mul i64 %zext_ln90_7, i64 %zext_ln90_19'
ST_24 : Operation 233 [1/1] (2.09ns)   --->   "%mul_ln90_56 = mul i64 %zext_ln90_7, i64 %zext_ln90_19" [d5.cpp:90]   --->   Operation 233 'mul' 'mul_ln90_56' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 234 '%mul_ln90_57 = mul i64 %zext_ln90_8, i64 %zext_ln90_19'
ST_24 : Operation 234 [1/1] (2.09ns)   --->   "%mul_ln90_57 = mul i64 %zext_ln90_8, i64 %zext_ln90_19" [d5.cpp:90]   --->   Operation 234 'mul' 'mul_ln90_57' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 235 '%mul_ln90_59 = mul i64 %conv36, i64 %zext_ln90_20'
ST_24 : Operation 235 [1/1] (2.09ns)   --->   "%mul_ln90_59 = mul i64 %conv36, i64 %zext_ln90_20" [d5.cpp:90]   --->   Operation 235 'mul' 'mul_ln90_59' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 236 '%mul_ln90_62 = mul i64 %zext_ln90_5, i64 %zext_ln90_20'
ST_24 : Operation 236 [1/1] (2.09ns)   --->   "%mul_ln90_62 = mul i64 %zext_ln90_5, i64 %zext_ln90_20" [d5.cpp:90]   --->   Operation 236 'mul' 'mul_ln90_62' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 237 '%mul_ln90_63 = mul i64 %zext_ln90_6, i64 %zext_ln90_20'
ST_24 : Operation 237 [1/1] (2.09ns)   --->   "%mul_ln90_63 = mul i64 %zext_ln90_6, i64 %zext_ln90_20" [d5.cpp:90]   --->   Operation 237 'mul' 'mul_ln90_63' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 238 '%mul_ln90_64 = mul i64 %zext_ln90_7, i64 %zext_ln90_20'
ST_24 : Operation 238 [1/1] (2.09ns)   --->   "%mul_ln90_64 = mul i64 %zext_ln90_7, i64 %zext_ln90_20" [d5.cpp:90]   --->   Operation 238 'mul' 'mul_ln90_64' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 239 '%mul_ln90_65 = mul i64 %zext_ln90_8, i64 %zext_ln90_20'
ST_24 : Operation 239 [1/1] (2.09ns)   --->   "%mul_ln90_65 = mul i64 %zext_ln90_8, i64 %zext_ln90_20" [d5.cpp:90]   --->   Operation 239 'mul' 'mul_ln90_65' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 240 '%mul_ln90_66 = mul i64 %zext_ln90_2, i64 %zext_ln90_21'
ST_24 : Operation 240 [1/1] (2.09ns)   --->   "%mul_ln90_66 = mul i64 %zext_ln90_2, i64 %zext_ln90_21" [d5.cpp:90]   --->   Operation 240 'mul' 'mul_ln90_66' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 241 '%mul_ln90_67 = mul i64 %zext_ln90_3, i64 %zext_ln90_21'
ST_24 : Operation 241 [1/1] (2.09ns)   --->   "%mul_ln90_67 = mul i64 %zext_ln90_3, i64 %zext_ln90_21" [d5.cpp:90]   --->   Operation 241 'mul' 'mul_ln90_67' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 242 '%mul_ln90_69 = mul i64 %zext_ln90_5, i64 %zext_ln90_21'
ST_24 : Operation 242 [1/1] (2.09ns)   --->   "%mul_ln90_69 = mul i64 %zext_ln90_5, i64 %zext_ln90_21" [d5.cpp:90]   --->   Operation 242 'mul' 'mul_ln90_69' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 243 '%mul_ln90_70 = mul i64 %zext_ln90_6, i64 %zext_ln90_21'
ST_24 : Operation 243 [1/1] (2.09ns)   --->   "%mul_ln90_70 = mul i64 %zext_ln90_6, i64 %zext_ln90_21" [d5.cpp:90]   --->   Operation 243 'mul' 'mul_ln90_70' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 244 '%mul_ln90_71 = mul i64 %zext_ln90_7, i64 %zext_ln90_21'
ST_24 : Operation 244 [1/1] (2.09ns)   --->   "%mul_ln90_71 = mul i64 %zext_ln90_7, i64 %zext_ln90_21" [d5.cpp:90]   --->   Operation 244 'mul' 'mul_ln90_71' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln90_22 = zext i32 %arg1_r_7_loc_load" [d5.cpp:90]   --->   Operation 245 'zext' 'zext_ln90_22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln90_30 = zext i32 %arg1_r_7_loc_load" [d5.cpp:90]   --->   Operation 246 'zext' 'zext_ln90_30' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 247 '%mul_ln90_72 = mul i64 %zext_ln90_1, i64 %zext_ln90_22'
ST_24 : Operation 247 [1/1] (2.09ns)   --->   "%mul_ln90_72 = mul i64 %zext_ln90_1, i64 %zext_ln90_22" [d5.cpp:90]   --->   Operation 247 'mul' 'mul_ln90_72' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 248 '%mul_ln90_73 = mul i64 %zext_ln90_2, i64 %zext_ln90_22'
ST_24 : Operation 248 [1/1] (2.09ns)   --->   "%mul_ln90_73 = mul i64 %zext_ln90_2, i64 %zext_ln90_22" [d5.cpp:90]   --->   Operation 248 'mul' 'mul_ln90_73' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 249 '%mul_ln90_75 = mul i64 %zext_ln90_4, i64 %zext_ln90_22'
ST_24 : Operation 249 [1/1] (2.09ns)   --->   "%mul_ln90_75 = mul i64 %zext_ln90_4, i64 %zext_ln90_22" [d5.cpp:90]   --->   Operation 249 'mul' 'mul_ln90_75' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 250 '%mul_ln90_76 = mul i64 %zext_ln90_5, i64 %zext_ln90_22'
ST_24 : Operation 250 [1/1] (2.09ns)   --->   "%mul_ln90_76 = mul i64 %zext_ln90_5, i64 %zext_ln90_22" [d5.cpp:90]   --->   Operation 250 'mul' 'mul_ln90_76' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 251 '%mul_ln90_77 = mul i64 %zext_ln90_6, i64 %zext_ln90_22'
ST_24 : Operation 251 [1/1] (2.09ns)   --->   "%mul_ln90_77 = mul i64 %zext_ln90_6, i64 %zext_ln90_22" [d5.cpp:90]   --->   Operation 251 'mul' 'mul_ln90_77' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 252 [1/1] (1.08ns)   --->   "%add_ln113_13 = add i64 %mul_ln90_46, i64 %mul_ln90_54" [d5.cpp:113]   --->   Operation 252 'add' 'add_ln113_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 253 [1/1] (1.08ns)   --->   "%add_ln113_25 = add i64 %mul_ln90_38, i64 %mul_ln90_47" [d5.cpp:113]   --->   Operation 253 'add' 'add_ln113_25' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 254 [1/1] (1.08ns)   --->   "%add_ln113_26 = add i64 %mul_ln90_55, i64 %mul_ln90_62" [d5.cpp:113]   --->   Operation 254 'add' 'add_ln113_26' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 255 [1/1] (1.08ns)   --->   "%add_ln113_27 = add i64 %add_ln113_26, i64 %add_ln113_25" [d5.cpp:113]   --->   Operation 255 'add' 'add_ln113_27' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 256 [1/1] (1.01ns)   --->   "%add_ln113_29 = add i33 %zext_ln90_29, i33 %zext_ln90_30" [d5.cpp:113]   --->   Operation 256 'add' 'add_ln113_29' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 257 [1/1] (1.08ns)   --->   "%add_ln113_39 = add i64 %mul_ln90_56, i64 %mul_ln90_63" [d5.cpp:113]   --->   Operation 257 'add' 'add_ln113_39' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 258 [1/1] (1.08ns)   --->   "%add_ln113_42 = add i64 %mul_ln90_69, i64 %mul_ln90_2" [d5.cpp:113]   --->   Operation 258 'add' 'add_ln113_42' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 259 [1/1] (1.08ns)   --->   "%add_ln113_54 = add i64 %mul_ln90_64, i64 %mul_ln90_70" [d5.cpp:113]   --->   Operation 259 'add' 'add_ln113_54' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 260 [1/1] (1.08ns)   --->   "%add_ln113_57 = add i64 %mul_ln90_13, i64 %mul_ln90_24" [d5.cpp:113]   --->   Operation 260 'add' 'add_ln113_57' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 261 [1/1] (1.08ns)   --->   "%add_ln113_64 = add i64 %mul_ln90_20, i64 %mul_ln90_8" [d5.cpp:113]   --->   Operation 261 'add' 'add_ln113_64' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 262 [1/1] (1.08ns)   --->   "%add_ln113_68 = add i64 %mul_ln90_65, i64 %mul_ln90_71" [d5.cpp:113]   --->   Operation 262 'add' 'add_ln113_68' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 263 [1/1] (1.08ns)   --->   "%add_ln113_71 = add i64 %mul_ln90_14, i64 %mul_ln90_25" [d5.cpp:113]   --->   Operation 263 'add' 'add_ln113_71' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln90_25 = zext i32 %arg1_r_6_loc_load" [d5.cpp:90]   --->   Operation 264 'zext' 'zext_ln90_25' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.32ns)   --->   Input mux for Operation 265 '%mul_ln90_82 = mul i64 %zext_ln90_5, i64 %zext_ln90_25'
ST_24 : Operation 265 [1/1] (2.09ns)   --->   "%mul_ln90_82 = mul i64 %zext_ln90_5, i64 %zext_ln90_25" [d5.cpp:90]   --->   Operation 265 'mul' 'mul_ln90_82' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 266 [1/2] (0.79ns)   --->   "%call_ln90 = call void @test_Pipeline_VITIS_LOOP_173_27, i64 %arr_33, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_7_loc_load, i64 %add385644_loc" [d5.cpp:90]   --->   Operation 266 'call' 'call_ln90' <Predicate = true> <Delay = 0.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 267 [1/1] (1.08ns)   --->   "%add_ln90_10 = add i64 %mul_ln90_82, i64 %mul_ln90_77" [d5.cpp:90]   --->   Operation 267 'add' 'add_ln90_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln90_4 = trunc i64 %add_ln113_68" [d5.cpp:90]   --->   Operation 268 'trunc' 'trunc_ln90_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln90_5 = trunc i64 %add_ln90_10" [d5.cpp:90]   --->   Operation 269 'trunc' 'trunc_ln90_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 270 [1/1] (1.08ns)   --->   "%add_ln90_11 = add i64 %add_ln90_10, i64 %add_ln113_68" [d5.cpp:90]   --->   Operation 270 'add' 'add_ln90_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 271 [1/1] (0.97ns)   --->   "%add_ln90_13 = add i28 %trunc_ln90_5, i28 %trunc_ln90_4" [d5.cpp:90]   --->   Operation 271 'add' 'add_ln90_13' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln90_6 = trunc i64 %add_ln113_64" [d5.cpp:90]   --->   Operation 272 'trunc' 'trunc_ln90_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 273 [1/1] (1.08ns)   --->   "%add_ln197_4 = add i64 %mul_ln90_64, i64 %mul_ln90_57" [d5.cpp:197]   --->   Operation 273 'add' 'add_ln197_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 274 [1/1] (1.08ns)   --->   "%add_ln197_5 = add i64 %mul_ln90_76, i64 %mul_ln90_70" [d5.cpp:197]   --->   Operation 274 'add' 'add_ln197_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln197_2 = trunc i64 %add_ln197_4" [d5.cpp:197]   --->   Operation 275 'trunc' 'trunc_ln197_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln197_3 = trunc i64 %add_ln197_5" [d5.cpp:197]   --->   Operation 276 'trunc' 'trunc_ln197_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 277 [1/1] (1.08ns)   --->   "%add_ln197_6 = add i64 %add_ln197_5, i64 %add_ln197_4" [d5.cpp:197]   --->   Operation 277 'add' 'add_ln197_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 278 [1/1] (0.97ns)   --->   "%add_ln197_8 = add i28 %trunc_ln197_3, i28 %trunc_ln197_2" [d5.cpp:197]   --->   Operation 278 'add' 'add_ln197_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 279 [1/1] (1.08ns)   --->   "%add_ln196_4 = add i64 %mul_ln90_56, i64 %mul_ln90_48" [d5.cpp:196]   --->   Operation 279 'add' 'add_ln196_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 280 [1/1] (1.08ns)   --->   "%add_ln196_5 = add i64 %mul_ln90_69, i64 %mul_ln90_63" [d5.cpp:196]   --->   Operation 280 'add' 'add_ln196_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 281 [1/1] (0.00ns)   --->   "%trunc_ln196_2 = trunc i64 %add_ln196_4" [d5.cpp:196]   --->   Operation 281 'trunc' 'trunc_ln196_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln196_3 = trunc i64 %add_ln196_5" [d5.cpp:196]   --->   Operation 282 'trunc' 'trunc_ln196_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 283 [1/1] (1.08ns)   --->   "%add_ln196_6 = add i64 %add_ln196_5, i64 %add_ln196_4" [d5.cpp:196]   --->   Operation 283 'add' 'add_ln196_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 284 [1/1] (0.97ns)   --->   "%add_ln196_8 = add i28 %trunc_ln196_3, i28 %trunc_ln196_2" [d5.cpp:196]   --->   Operation 284 'add' 'add_ln196_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln195_2 = trunc i64 %add_ln113_25" [d5.cpp:195]   --->   Operation 285 'trunc' 'trunc_ln195_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln195_3 = trunc i64 %add_ln113_26" [d5.cpp:195]   --->   Operation 286 'trunc' 'trunc_ln195_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 287 [1/1] (0.97ns)   --->   "%add_ln195_5 = add i28 %trunc_ln195_3, i28 %trunc_ln195_2" [d5.cpp:195]   --->   Operation 287 'add' 'add_ln195_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln194_3 = trunc i64 %add_ln113_13" [d5.cpp:194]   --->   Operation 288 'trunc' 'trunc_ln194_3' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 5.87>
ST_25 : Operation 289 [1/1] (0.00ns)   --->   "%arg1_r_5_loc_load = load i32 %arg1_r_5_loc"   --->   Operation 289 'load' 'arg1_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 290 [1/1] (0.00ns)   --->   "%arg1_r_4_loc_load = load i32 %arg1_r_4_loc"   --->   Operation 290 'load' 'arg1_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 291 [1/1] (0.00ns)   --->   "%arg1_r_3_loc_load = load i32 %arg1_r_3_loc"   --->   Operation 291 'load' 'arg1_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 292 [1/1] (0.00ns)   --->   "%arg1_r_2_loc_load = load i32 %arg1_r_2_loc"   --->   Operation 292 'load' 'arg1_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 293 [1/1] (0.00ns)   --->   "%arg1_r_1_loc_load = load i32 %arg1_r_1_loc"   --->   Operation 293 'load' 'arg1_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 294 [1/1] (0.00ns)   --->   "%arg1_r_loc_load = load i32 %arg1_r_loc"   --->   Operation 294 'load' 'arg1_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 295 [1/1] (0.00ns)   --->   "%add102_6686_loc_load = load i64 %add102_6686_loc"   --->   Operation 295 'load' 'add102_6686_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 296 [1/1] (0.00ns)   --->   "%add102_5685_loc_load = load i64 %add102_5685_loc"   --->   Operation 296 'load' 'add102_5685_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 297 [1/1] (0.00ns)   --->   "%add102_4684_loc_load = load i64 %add102_4684_loc"   --->   Operation 297 'load' 'add102_4684_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 298 [1/1] (0.00ns)   --->   "%add102_3683_loc_load = load i64 %add102_3683_loc"   --->   Operation 298 'load' 'add102_3683_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 299 [1/1] (0.00ns)   --->   "%add102_2682_loc_load = load i64 %add102_2682_loc"   --->   Operation 299 'load' 'add102_2682_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 300 [1/1] (0.00ns)   --->   "%add102_1681_loc_load = load i64 %add102_1681_loc"   --->   Operation 300 'load' 'add102_1681_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 301 [1/1] (0.00ns)   --->   "%add102680_loc_load = load i64 %add102680_loc"   --->   Operation 301 'load' 'add102680_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln90_9 = zext i32 %arg2_r_6_loc_load" [d5.cpp:90]   --->   Operation 302 'zext' 'zext_ln90_9' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 303 '%mul_ln90_3 = mul i64 %zext_ln90_9, i64 %zext_ln90'
ST_25 : Operation 303 [1/1] (2.09ns)   --->   "%mul_ln90_3 = mul i64 %zext_ln90_9, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 303 'mul' 'mul_ln90_3' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 304 '%mul_ln90_4 = mul i64 %zext_ln90_10, i64 %zext_ln90'
ST_25 : Operation 304 [1/1] (2.09ns)   --->   "%mul_ln90_4 = mul i64 %zext_ln90_10, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 304 'mul' 'mul_ln90_4' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 305 '%mul_ln90_5 = mul i64 %zext_ln90_11, i64 %zext_ln90'
ST_25 : Operation 305 [1/1] (2.09ns)   --->   "%mul_ln90_5 = mul i64 %zext_ln90_11, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 305 'mul' 'mul_ln90_5' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln90_12 = zext i32 %arg2_r_3_loc_load" [d5.cpp:90]   --->   Operation 306 'zext' 'zext_ln90_12' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 307 '%mul_ln90_6 = mul i64 %zext_ln90_12, i64 %zext_ln90'
ST_25 : Operation 307 [1/1] (2.09ns)   --->   "%mul_ln90_6 = mul i64 %zext_ln90_12, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 307 'mul' 'mul_ln90_6' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 308 '%mul_ln90_7 = mul i64 %zext_ln90_13, i64 %zext_ln90'
ST_25 : Operation 308 [1/1] (2.09ns)   --->   "%mul_ln90_7 = mul i64 %zext_ln90_13, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 308 'mul' 'mul_ln90_7' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 309 '%mul_ln90_15 = mul i64 %zext_ln90_8, i64 %zext_ln90_15'
ST_25 : Operation 309 [1/1] (2.09ns)   --->   "%mul_ln90_15 = mul i64 %zext_ln90_8, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 309 'mul' 'mul_ln90_15' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 310 '%mul_ln90_16 = mul i64 %zext_ln90_9, i64 %zext_ln90_15'
ST_25 : Operation 310 [1/1] (2.09ns)   --->   "%mul_ln90_16 = mul i64 %zext_ln90_9, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 310 'mul' 'mul_ln90_16' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 311 '%mul_ln90_17 = mul i64 %zext_ln90_10, i64 %zext_ln90_15'
ST_25 : Operation 311 [1/1] (2.09ns)   --->   "%mul_ln90_17 = mul i64 %zext_ln90_10, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 311 'mul' 'mul_ln90_17' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 312 '%mul_ln90_18 = mul i64 %zext_ln90_11, i64 %zext_ln90_15'
ST_25 : Operation 312 [1/1] (2.09ns)   --->   "%mul_ln90_18 = mul i64 %zext_ln90_11, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 312 'mul' 'mul_ln90_18' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 313 '%mul_ln90_19 = mul i64 %zext_ln90_12, i64 %zext_ln90_15'
ST_25 : Operation 313 [1/1] (2.09ns)   --->   "%mul_ln90_19 = mul i64 %zext_ln90_12, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 313 'mul' 'mul_ln90_19' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 314 '%mul_ln90_26 = mul i64 %zext_ln90_7, i64 %zext_ln90_16'
ST_25 : Operation 314 [1/1] (2.09ns)   --->   "%mul_ln90_26 = mul i64 %zext_ln90_7, i64 %zext_ln90_16" [d5.cpp:90]   --->   Operation 314 'mul' 'mul_ln90_26' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 315 '%mul_ln90_28 = mul i64 %zext_ln90_9, i64 %zext_ln90_16'
ST_25 : Operation 315 [1/1] (2.09ns)   --->   "%mul_ln90_28 = mul i64 %zext_ln90_9, i64 %zext_ln90_16" [d5.cpp:90]   --->   Operation 315 'mul' 'mul_ln90_28' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 316 '%mul_ln90_29 = mul i64 %zext_ln90_10, i64 %zext_ln90_16'
ST_25 : Operation 316 [1/1] (2.09ns)   --->   "%mul_ln90_29 = mul i64 %zext_ln90_10, i64 %zext_ln90_16" [d5.cpp:90]   --->   Operation 316 'mul' 'mul_ln90_29' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 317 '%mul_ln90_31 = mul i64 %zext_ln90_12, i64 %zext_ln90_16'
ST_25 : Operation 317 [1/1] (2.09ns)   --->   "%mul_ln90_31 = mul i64 %zext_ln90_12, i64 %zext_ln90_16" [d5.cpp:90]   --->   Operation 317 'mul' 'mul_ln90_31' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 318 '%mul_ln90_36 = mul i64 %zext_ln90_6, i64 %zext_ln90_17'
ST_25 : Operation 318 [1/1] (2.09ns)   --->   "%mul_ln90_36 = mul i64 %zext_ln90_6, i64 %zext_ln90_17" [d5.cpp:90]   --->   Operation 318 'mul' 'mul_ln90_36' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 319 '%mul_ln90_39 = mul i64 %zext_ln90_9, i64 %zext_ln90_17'
ST_25 : Operation 319 [1/1] (2.09ns)   --->   "%mul_ln90_39 = mul i64 %zext_ln90_9, i64 %zext_ln90_17" [d5.cpp:90]   --->   Operation 319 'mul' 'mul_ln90_39' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 320 '%mul_ln90_41 = mul i64 %zext_ln90_11, i64 %zext_ln90_17'
ST_25 : Operation 320 [1/1] (2.09ns)   --->   "%mul_ln90_41 = mul i64 %zext_ln90_11, i64 %zext_ln90_17" [d5.cpp:90]   --->   Operation 320 'mul' 'mul_ln90_41' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 321 '%mul_ln90_45 = mul i64 %zext_ln90_5, i64 %zext_ln90_18'
ST_25 : Operation 321 [1/1] (2.09ns)   --->   "%mul_ln90_45 = mul i64 %zext_ln90_5, i64 %zext_ln90_18" [d5.cpp:90]   --->   Operation 321 'mul' 'mul_ln90_45' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 322 '%mul_ln90_49 = mul i64 %zext_ln90_9, i64 %zext_ln90_18'
ST_25 : Operation 322 [1/1] (2.09ns)   --->   "%mul_ln90_49 = mul i64 %zext_ln90_9, i64 %zext_ln90_18" [d5.cpp:90]   --->   Operation 322 'mul' 'mul_ln90_49' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 323 '%mul_ln90_50 = mul i64 %zext_ln90_10, i64 %zext_ln90_18'
ST_25 : Operation 323 [1/1] (2.09ns)   --->   "%mul_ln90_50 = mul i64 %zext_ln90_10, i64 %zext_ln90_18" [d5.cpp:90]   --->   Operation 323 'mul' 'mul_ln90_50' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 324 '%mul_ln90_53 = mul i64 %zext_ln90_4, i64 %zext_ln90_19'
ST_25 : Operation 324 [1/1] (2.09ns)   --->   "%mul_ln90_53 = mul i64 %zext_ln90_4, i64 %zext_ln90_19" [d5.cpp:90]   --->   Operation 324 'mul' 'mul_ln90_53' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 325 '%mul_ln90_58 = mul i64 %zext_ln90_9, i64 %zext_ln90_19'
ST_25 : Operation 325 [1/1] (2.09ns)   --->   "%mul_ln90_58 = mul i64 %zext_ln90_9, i64 %zext_ln90_19" [d5.cpp:90]   --->   Operation 325 'mul' 'mul_ln90_58' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 326 '%mul_ln90_60 = mul i64 %zext_ln90_3, i64 %zext_ln90_20'
ST_25 : Operation 326 [1/1] (2.09ns)   --->   "%mul_ln90_60 = mul i64 %zext_ln90_3, i64 %zext_ln90_20" [d5.cpp:90]   --->   Operation 326 'mul' 'mul_ln90_60' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 327 '%mul_ln90_61 = mul i64 %zext_ln90_4, i64 %zext_ln90_20'
ST_25 : Operation 327 [1/1] (2.09ns)   --->   "%mul_ln90_61 = mul i64 %zext_ln90_4, i64 %zext_ln90_20" [d5.cpp:90]   --->   Operation 327 'mul' 'mul_ln90_61' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 328 '%mul_ln90_68 = mul i64 %zext_ln90_4, i64 %zext_ln90_21'
ST_25 : Operation 328 [1/1] (2.09ns)   --->   "%mul_ln90_68 = mul i64 %zext_ln90_4, i64 %zext_ln90_21" [d5.cpp:90]   --->   Operation 328 'mul' 'mul_ln90_68' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 329 '%mul_ln90_74 = mul i64 %zext_ln90_3, i64 %zext_ln90_22'
ST_25 : Operation 329 [1/1] (2.09ns)   --->   "%mul_ln90_74 = mul i64 %zext_ln90_3, i64 %zext_ln90_22" [d5.cpp:90]   --->   Operation 329 'mul' 'mul_ln90_74' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln90_23 = zext i32 %arg1_r_5_loc_load" [d5.cpp:90]   --->   Operation 330 'zext' 'zext_ln90_23' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln90_24 = zext i32 %arg1_r_3_loc_load" [d5.cpp:90]   --->   Operation 331 'zext' 'zext_ln90_24' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113 = add i64 %mul_ln90_3, i64 %mul_ln90_26" [d5.cpp:113]   --->   Operation 332 'add' 'add_ln113' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 333 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_1 = add i64 %add_ln113, i64 %mul_ln90_15" [d5.cpp:113]   --->   Operation 333 'add' 'add_ln113_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 334 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_2 = add i64 %mul_ln90_45, i64 %mul_ln90_53" [d5.cpp:113]   --->   Operation 334 'add' 'add_ln113_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 335 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_3 = add i64 %add_ln113_2, i64 %mul_ln90_36" [d5.cpp:113]   --->   Operation 335 'add' 'add_ln113_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 336 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_4 = add i64 %add_ln113_3, i64 %add_ln113_1" [d5.cpp:113]   --->   Operation 336 'add' 'add_ln113_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 337 [1/1] (1.08ns)   --->   "%add_ln113_5 = add i64 %mul_ln90_66, i64 %mul_ln90" [d5.cpp:113]   --->   Operation 337 'add' 'add_ln113_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_6 = add i64 %add_ln113_5, i64 %mul_ln90_60" [d5.cpp:113]   --->   Operation 338 'add' 'add_ln113_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 339 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_7 = add i64 %mul_ln90_9, i64 %add102_1681_loc_load" [d5.cpp:113]   --->   Operation 339 'add' 'add_ln113_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 340 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_8 = add i64 %add_ln113_7, i64 %mul_ln90_72" [d5.cpp:113]   --->   Operation 340 'add' 'add_ln113_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 341 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_9 = add i64 %add_ln113_8, i64 %add_ln113_6" [d5.cpp:113]   --->   Operation 341 'add' 'add_ln113_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 342 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_22 = add i64 %add_ln113_9, i64 %add_ln113_4" [d5.cpp:113]   --->   Operation 342 'add' 'arr_22' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 343 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_11 = add i64 %mul_ln90_4, i64 %mul_ln90_27" [d5.cpp:113]   --->   Operation 343 'add' 'add_ln113_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 344 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_12 = add i64 %add_ln113_11, i64 %mul_ln90_16" [d5.cpp:113]   --->   Operation 344 'add' 'add_ln113_12' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 345 [1/1] (1.08ns)   --->   "%add_ln113_14 = add i64 %add_ln113_13, i64 %mul_ln90_37" [d5.cpp:113]   --->   Operation 345 'add' 'add_ln113_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 346 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_15 = add i64 %add_ln113_14, i64 %add_ln113_12" [d5.cpp:113]   --->   Operation 346 'add' 'add_ln113_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 347 [1/1] (1.08ns)   --->   "%add_ln113_16 = add i64 %mul_ln90_67, i64 %mul_ln90_1" [d5.cpp:113]   --->   Operation 347 'add' 'add_ln113_16' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 348 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_17 = add i64 %add_ln113_16, i64 %mul_ln90_61" [d5.cpp:113]   --->   Operation 348 'add' 'add_ln113_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 349 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_18 = add i64 %mul_ln90_73, i64 %mul_ln90_10" [d5.cpp:113]   --->   Operation 349 'add' 'add_ln113_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 350 [1/1] (1.08ns)   --->   "%add_ln113_19 = add i64 %mul_ln90_21, i64 %add102_2682_loc_load" [d5.cpp:113]   --->   Operation 350 'add' 'add_ln113_19' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 351 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_20 = add i64 %add_ln113_19, i64 %add_ln113_18" [d5.cpp:113]   --->   Operation 351 'add' 'add_ln113_20' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 352 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_21 = add i64 %add_ln113_20, i64 %add_ln113_17" [d5.cpp:113]   --->   Operation 352 'add' 'add_ln113_21' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 353 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_23 = add i64 %add_ln113_21, i64 %add_ln113_15" [d5.cpp:113]   --->   Operation 353 'add' 'arr_23' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 354 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_23 = add i64 %mul_ln90_5, i64 %mul_ln90_28" [d5.cpp:113]   --->   Operation 354 'add' 'add_ln113_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 355 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_24 = add i64 %add_ln113_23, i64 %mul_ln90_17" [d5.cpp:113]   --->   Operation 355 'add' 'add_ln113_24' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 356 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_28 = add i64 %add_ln113_27, i64 %add_ln113_24" [d5.cpp:113]   --->   Operation 356 'add' 'add_ln113_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i33 %add_ln113_29" [d5.cpp:113]   --->   Operation 357 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.47ns)   --->   Input mux for Operation 358 '%mul_ln113 = mul i64 %zext_ln90_3, i64 %zext_ln113'
ST_25 : Operation 358 [1/1] (2.93ns)   --->   "%mul_ln113 = mul i64 %zext_ln90_3, i64 %zext_ln113" [d5.cpp:113]   --->   Operation 358 'mul' 'mul_ln113' <Predicate = true> <Delay = 2.93> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 359 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_30 = add i64 %mul_ln113, i64 %mul_ln90_68" [d5.cpp:113]   --->   Operation 359 'add' 'add_ln113_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 360 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_31 = add i64 %mul_ln90_11, i64 %mul_ln90_22" [d5.cpp:113]   --->   Operation 360 'add' 'add_ln113_31' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 361 [1/1] (1.08ns)   --->   "%add_ln113_32 = add i64 %mul_ln90_32, i64 %add102_3683_loc_load" [d5.cpp:113]   --->   Operation 361 'add' 'add_ln113_32' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 362 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_33 = add i64 %add_ln113_32, i64 %add_ln113_31" [d5.cpp:113]   --->   Operation 362 'add' 'add_ln113_33' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 363 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_34 = add i64 %add_ln113_33, i64 %add_ln113_30" [d5.cpp:113]   --->   Operation 363 'add' 'add_ln113_34' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 364 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_24 = add i64 %add_ln113_34, i64 %add_ln113_28" [d5.cpp:113]   --->   Operation 364 'add' 'arr_24' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 365 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_36 = add i64 %mul_ln90_6, i64 %mul_ln90_29" [d5.cpp:113]   --->   Operation 365 'add' 'add_ln113_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 366 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_37 = add i64 %add_ln113_36, i64 %mul_ln90_18" [d5.cpp:113]   --->   Operation 366 'add' 'add_ln113_37' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 367 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_38 = add i64 %mul_ln90_39, i64 %mul_ln90_48" [d5.cpp:113]   --->   Operation 367 'add' 'add_ln113_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 368 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_40 = add i64 %add_ln113_39, i64 %add_ln113_38" [d5.cpp:113]   --->   Operation 368 'add' 'add_ln113_40' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 369 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_41 = add i64 %add_ln113_40, i64 %add_ln113_37" [d5.cpp:113]   --->   Operation 369 'add' 'add_ln113_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 370 [1/1] (1.08ns)   --->   "%add_ln113_43 = add i64 %mul_ln90_75, i64 %mul_ln90_12" [d5.cpp:113]   --->   Operation 370 'add' 'add_ln113_43' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 371 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_44 = add i64 %add_ln113_43, i64 %add_ln113_42" [d5.cpp:113]   --->   Operation 371 'add' 'add_ln113_44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 372 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_45 = add i64 %mul_ln90_23, i64 %mul_ln90_33" [d5.cpp:113]   --->   Operation 372 'add' 'add_ln113_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 373 [1/1] (1.08ns)   --->   "%add_ln113_46 = add i64 %mul_ln90_42, i64 %add102_4684_loc_load" [d5.cpp:113]   --->   Operation 373 'add' 'add_ln113_46' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 374 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_47 = add i64 %add_ln113_46, i64 %add_ln113_45" [d5.cpp:113]   --->   Operation 374 'add' 'add_ln113_47' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 375 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_48 = add i64 %add_ln113_47, i64 %add_ln113_44" [d5.cpp:113]   --->   Operation 375 'add' 'add_ln113_48' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 376 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_25 = add i64 %add_ln113_48, i64 %add_ln113_41" [d5.cpp:113]   --->   Operation 376 'add' 'arr_25' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 377 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_50 = add i64 %mul_ln90_19, i64 %mul_ln90_7" [d5.cpp:113]   --->   Operation 377 'add' 'add_ln113_50' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 378 [1/1] (1.08ns)   --->   "%add_ln113_51 = add i64 %mul_ln90_30, i64 %mul_ln90_40" [d5.cpp:113]   --->   Operation 378 'add' 'add_ln113_51' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 379 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_52 = add i64 %add_ln113_51, i64 %add_ln113_50" [d5.cpp:113]   --->   Operation 379 'add' 'add_ln113_52' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 380 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_53 = add i64 %mul_ln90_49, i64 %mul_ln90_57" [d5.cpp:113]   --->   Operation 380 'add' 'add_ln113_53' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 381 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_55 = add i64 %add_ln113_54, i64 %add_ln113_53" [d5.cpp:113]   --->   Operation 381 'add' 'add_ln113_55' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 382 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_56 = add i64 %add_ln113_55, i64 %add_ln113_52" [d5.cpp:113]   --->   Operation 382 'add' 'add_ln113_56' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : [1/1] (0.47ns)   --->   Input mux for Operation 383 '%mul_ln113_1 = mul i64 %zext_ln90_5, i64 %zext_ln113'
ST_25 : Operation 383 [1/1] (2.93ns)   --->   "%mul_ln113_1 = mul i64 %zext_ln90_5, i64 %zext_ln113" [d5.cpp:113]   --->   Operation 383 'mul' 'mul_ln113_1' <Predicate = true> <Delay = 2.93> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 384 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_58 = add i64 %add_ln113_57, i64 %mul_ln113_1" [d5.cpp:113]   --->   Operation 384 'add' 'add_ln113_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 385 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_59 = add i64 %mul_ln90_34, i64 %mul_ln90_43" [d5.cpp:113]   --->   Operation 385 'add' 'add_ln113_59' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 386 [1/1] (1.08ns)   --->   "%add_ln113_60 = add i64 %mul_ln90_51, i64 %add102_5685_loc_load" [d5.cpp:113]   --->   Operation 386 'add' 'add_ln113_60' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 387 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_61 = add i64 %add_ln113_60, i64 %add_ln113_59" [d5.cpp:113]   --->   Operation 387 'add' 'add_ln113_61' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 388 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_62 = add i64 %add_ln113_61, i64 %add_ln113_58" [d5.cpp:113]   --->   Operation 388 'add' 'add_ln113_62' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 389 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_26 = add i64 %add_ln113_62, i64 %add_ln113_56" [d5.cpp:113]   --->   Operation 389 'add' 'arr_26' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 390 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_65 = add i64 %mul_ln90_31, i64 %mul_ln90_41" [d5.cpp:113]   --->   Operation 390 'add' 'add_ln113_65' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 391 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_66 = add i64 %add_ln113_65, i64 %add_ln113_64" [d5.cpp:113]   --->   Operation 391 'add' 'add_ln113_66' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 392 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_67 = add i64 %mul_ln90_50, i64 %mul_ln90_58" [d5.cpp:113]   --->   Operation 392 'add' 'add_ln113_67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 393 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_69 = add i64 %add_ln113_68, i64 %add_ln113_67" [d5.cpp:113]   --->   Operation 393 'add' 'add_ln113_69' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 394 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_70 = add i64 %add_ln113_69, i64 %add_ln113_66" [d5.cpp:113]   --->   Operation 394 'add' 'add_ln113_70' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : [1/1] (0.47ns)   --->   Input mux for Operation 395 '%mul_ln113_2 = mul i64 %zext_ln90_6, i64 %zext_ln113'
ST_25 : Operation 395 [1/1] (2.93ns)   --->   "%mul_ln113_2 = mul i64 %zext_ln90_6, i64 %zext_ln113" [d5.cpp:113]   --->   Operation 395 'mul' 'mul_ln113_2' <Predicate = true> <Delay = 2.93> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 396 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_72 = add i64 %add_ln113_71, i64 %mul_ln113_2" [d5.cpp:113]   --->   Operation 396 'add' 'add_ln113_72' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 397 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_73 = add i64 %mul_ln90_35, i64 %mul_ln90_44" [d5.cpp:113]   --->   Operation 397 'add' 'add_ln113_73' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 398 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_74 = add i64 %mul_ln90_59, i64 %add102_6686_loc_load" [d5.cpp:113]   --->   Operation 398 'add' 'add_ln113_74' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 399 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_75 = add i64 %add_ln113_74, i64 %mul_ln90_52" [d5.cpp:113]   --->   Operation 399 'add' 'add_ln113_75' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 400 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_76 = add i64 %add_ln113_75, i64 %add_ln113_73" [d5.cpp:113]   --->   Operation 400 'add' 'add_ln113_76' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 401 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_77 = add i64 %add_ln113_76, i64 %add_ln113_72" [d5.cpp:113]   --->   Operation 401 'add' 'add_ln113_77' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 402 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_27 = add i64 %add_ln113_77, i64 %add_ln113_70" [d5.cpp:113]   --->   Operation 402 'add' 'arr_27' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 403 [2/2] (0.67ns)   --->   "%call_ln113 = call void @test_Pipeline_VITIS_LOOP_130_19, i64 %arr_27, i64 %arr_26, i64 %arr_25, i64 %arr_24, i64 %arr_23, i64 %arr_22, i32 %arg1_r_2_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_6_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg1_r_1_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_5_loc_load, i64 %add289_5656_loc, i64 %add289_4655_loc, i64 %add289_3654_loc, i64 %add289_2653_loc, i64 %add289_1103652_loc, i64 %add289651_loc" [d5.cpp:113]   --->   Operation 403 'call' 'call_ln113' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln90_26 = zext i32 %arg1_r_4_loc_load" [d5.cpp:90]   --->   Operation 404 'zext' 'zext_ln90_26' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln90_27 = zext i32 %arg1_r_2_loc_load" [d5.cpp:90]   --->   Operation 405 'zext' 'zext_ln90_27' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 406 '%mul_ln90_78 = mul i64 %zext_ln90_2, i64 %zext_ln90_23'
ST_25 : Operation 406 [1/1] (2.09ns)   --->   "%mul_ln90_78 = mul i64 %zext_ln90_2, i64 %zext_ln90_23" [d5.cpp:90]   --->   Operation 406 'mul' 'mul_ln90_78' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 407 '%mul_ln90_79 = mul i64 %conv36, i64 %zext_ln90_24'
ST_25 : Operation 407 [1/1] (2.09ns)   --->   "%mul_ln90_79 = mul i64 %conv36, i64 %zext_ln90_24" [d5.cpp:90]   --->   Operation 407 'mul' 'mul_ln90_79' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 408 '%mul_ln90_83 = mul i64 %zext_ln90_4, i64 %zext_ln90_23'
ST_25 : Operation 408 [1/1] (2.09ns)   --->   "%mul_ln90_83 = mul i64 %zext_ln90_4, i64 %zext_ln90_23" [d5.cpp:90]   --->   Operation 408 'mul' 'mul_ln90_83' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 409 '%mul_ln90_84 = mul i64 %zext_ln90_3, i64 %zext_ln90_26'
ST_25 : Operation 409 [1/1] (2.09ns)   --->   "%mul_ln90_84 = mul i64 %zext_ln90_3, i64 %zext_ln90_26" [d5.cpp:90]   --->   Operation 409 'mul' 'mul_ln90_84' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 410 '%mul_ln90_85 = mul i64 %zext_ln90_2, i64 %zext_ln90_24'
ST_25 : Operation 410 [1/1] (2.09ns)   --->   "%mul_ln90_85 = mul i64 %zext_ln90_2, i64 %zext_ln90_24" [d5.cpp:90]   --->   Operation 410 'mul' 'mul_ln90_85' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 411 '%mul_ln90_86 = mul i64 %zext_ln90_8, i64 %zext_ln90'
ST_25 : Operation 411 [1/1] (2.09ns)   --->   "%mul_ln90_86 = mul i64 %zext_ln90_8, i64 %zext_ln90" [d5.cpp:90]   --->   Operation 411 'mul' 'mul_ln90_86' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 412 '%mul_ln90_87 = mul i64 %zext_ln90_7, i64 %zext_ln90_15'
ST_25 : Operation 412 [1/1] (2.09ns)   --->   "%mul_ln90_87 = mul i64 %zext_ln90_7, i64 %zext_ln90_15" [d5.cpp:90]   --->   Operation 412 'mul' 'mul_ln90_87' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 413 '%mul_ln90_88 = mul i64 %zext_ln90_6, i64 %zext_ln90_16'
ST_25 : Operation 413 [1/1] (2.09ns)   --->   "%mul_ln90_88 = mul i64 %zext_ln90_6, i64 %zext_ln90_16" [d5.cpp:90]   --->   Operation 413 'mul' 'mul_ln90_88' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 414 '%mul_ln90_89 = mul i64 %zext_ln90_5, i64 %zext_ln90_17'
ST_25 : Operation 414 [1/1] (2.09ns)   --->   "%mul_ln90_89 = mul i64 %zext_ln90_5, i64 %zext_ln90_17" [d5.cpp:90]   --->   Operation 414 'mul' 'mul_ln90_89' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 415 '%mul_ln90_90 = mul i64 %zext_ln90_4, i64 %zext_ln90_18'
ST_25 : Operation 415 [1/1] (2.09ns)   --->   "%mul_ln90_90 = mul i64 %zext_ln90_4, i64 %zext_ln90_18" [d5.cpp:90]   --->   Operation 415 'mul' 'mul_ln90_90' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 416 '%mul_ln90_91 = mul i64 %zext_ln90_3, i64 %zext_ln90_19'
ST_25 : Operation 416 [1/1] (2.09ns)   --->   "%mul_ln90_91 = mul i64 %zext_ln90_3, i64 %zext_ln90_19" [d5.cpp:90]   --->   Operation 416 'mul' 'mul_ln90_91' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 417 '%mul_ln90_92 = mul i64 %zext_ln90_2, i64 %zext_ln90_20'
ST_25 : Operation 417 [1/1] (2.09ns)   --->   "%mul_ln90_92 = mul i64 %zext_ln90_2, i64 %zext_ln90_20" [d5.cpp:90]   --->   Operation 417 'mul' 'mul_ln90_92' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 418 '%mul_ln90_93 = mul i64 %zext_ln90_1, i64 %zext_ln90_21'
ST_25 : Operation 418 [1/1] (2.09ns)   --->   "%mul_ln90_93 = mul i64 %zext_ln90_1, i64 %zext_ln90_21" [d5.cpp:90]   --->   Operation 418 'mul' 'mul_ln90_93' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 419 '%mul_ln90_94 = mul i64 %conv36, i64 %zext_ln90_22'
ST_25 : Operation 419 [1/1] (2.09ns)   --->   "%mul_ln90_94 = mul i64 %conv36, i64 %zext_ln90_22" [d5.cpp:90]   --->   Operation 419 'mul' 'mul_ln90_94' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 420 '%mul_ln90_95 = mul i64 %zext_ln90_4, i64 %zext_ln90_25'
ST_25 : Operation 420 [1/1] (2.09ns)   --->   "%mul_ln90_95 = mul i64 %zext_ln90_4, i64 %zext_ln90_25" [d5.cpp:90]   --->   Operation 420 'mul' 'mul_ln90_95' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 421 [1/1] (3.41ns)   --->   "%mul_ln90_96 = mul i64 %zext_ln113, i64 %conv36" [d5.cpp:90]   --->   Operation 421 'mul' 'mul_ln90_96' <Predicate = true> <Delay = 3.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 422 [1/1] (1.08ns)   --->   "%add_ln113_79 = add i64 %mul_ln90_87, i64 %mul_ln90_86" [d5.cpp:113]   --->   Operation 422 'add' 'add_ln113_79' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 423 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_80 = add i64 %mul_ln90_89, i64 %mul_ln90_90" [d5.cpp:113]   --->   Operation 423 'add' 'add_ln113_80' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 424 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_81 = add i64 %add_ln113_80, i64 %mul_ln90_88" [d5.cpp:113]   --->   Operation 424 'add' 'add_ln113_81' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 425 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_82 = add i64 %add_ln113_81, i64 %add_ln113_79" [d5.cpp:113]   --->   Operation 425 'add' 'add_ln113_82' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 426 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_83 = add i64 %mul_ln90_91, i64 %mul_ln90_92" [d5.cpp:113]   --->   Operation 426 'add' 'add_ln113_83' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 427 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_84 = add i64 %mul_ln90_96, i64 %add102680_loc_load" [d5.cpp:113]   --->   Operation 427 'add' 'add_ln113_84' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 428 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_85 = add i64 %add_ln113_84, i64 %mul_ln90_93" [d5.cpp:113]   --->   Operation 428 'add' 'add_ln113_85' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 429 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_86 = add i64 %add_ln113_85, i64 %add_ln113_83" [d5.cpp:113]   --->   Operation 429 'add' 'add_ln113_86' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 430 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_35 = add i64 %add_ln113_86, i64 %add_ln113_82" [d5.cpp:113]   --->   Operation 430 'add' 'arr_35' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 431 '%mul_ln90_97 = mul i64 %zext_ln90_3, i64 %zext_ln90_25'
ST_25 : Operation 431 [1/1] (2.09ns)   --->   "%mul_ln90_97 = mul i64 %zext_ln90_3, i64 %zext_ln90_25" [d5.cpp:90]   --->   Operation 431 'mul' 'mul_ln90_97' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 432 '%mul_ln90_98 = mul i64 %zext_ln90_1, i64 %zext_ln90_26'
ST_25 : Operation 432 [1/1] (2.09ns)   --->   "%mul_ln90_98 = mul i64 %zext_ln90_1, i64 %zext_ln90_26" [d5.cpp:90]   --->   Operation 432 'mul' 'mul_ln90_98' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln90_28 = zext i32 %arg1_r_1_loc_load" [d5.cpp:90]   --->   Operation 433 'zext' 'zext_ln90_28' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 434 '%mul_ln90_101 = mul i64 %zext_ln90_1, i64 %zext_ln90_27'
ST_25 : Operation 434 [1/1] (2.09ns)   --->   "%mul_ln90_101 = mul i64 %zext_ln90_1, i64 %zext_ln90_27" [d5.cpp:90]   --->   Operation 434 'mul' 'mul_ln90_101' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 435 '%mul_ln90_102 = mul i64 %zext_ln90_3, i64 %zext_ln90_23'
ST_25 : Operation 435 [1/1] (2.09ns)   --->   "%mul_ln90_102 = mul i64 %zext_ln90_3, i64 %zext_ln90_23" [d5.cpp:90]   --->   Operation 435 'mul' 'mul_ln90_102' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 436 '%mul_ln90_106 = mul i64 %conv36, i64 %zext_ln90_23'
ST_25 : Operation 436 [1/1] (2.09ns)   --->   "%mul_ln90_106 = mul i64 %conv36, i64 %zext_ln90_23" [d5.cpp:90]   --->   Operation 436 'mul' 'mul_ln90_106' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 437 '%mul_ln90_107 = mul i64 %conv36, i64 %zext_ln90_25'
ST_25 : Operation 437 [1/1] (2.09ns)   --->   "%mul_ln90_107 = mul i64 %conv36, i64 %zext_ln90_25" [d5.cpp:90]   --->   Operation 437 'mul' 'mul_ln90_107' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 438 '%mul_ln90_108 = mul i64 %zext_ln90_2, i64 %zext_ln90_26'
ST_25 : Operation 438 [1/1] (2.09ns)   --->   "%mul_ln90_108 = mul i64 %zext_ln90_2, i64 %zext_ln90_26" [d5.cpp:90]   --->   Operation 438 'mul' 'mul_ln90_108' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 439 '%mul_ln90_109 = mul i64 %zext_ln90_2, i64 %zext_ln90_25'
ST_25 : Operation 439 [1/1] (2.09ns)   --->   "%mul_ln90_109 = mul i64 %zext_ln90_2, i64 %zext_ln90_25" [d5.cpp:90]   --->   Operation 439 'mul' 'mul_ln90_109' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 440 '%mul_ln90_110 = mul i64 %zext_ln90_1, i64 %zext_ln90_23'
ST_25 : Operation 440 [1/1] (2.09ns)   --->   "%mul_ln90_110 = mul i64 %zext_ln90_1, i64 %zext_ln90_23" [d5.cpp:90]   --->   Operation 440 'mul' 'mul_ln90_110' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 441 '%mul_ln90_111 = mul i64 %zext_ln90_1, i64 %zext_ln90_24'
ST_25 : Operation 441 [1/1] (2.09ns)   --->   "%mul_ln90_111 = mul i64 %zext_ln90_1, i64 %zext_ln90_24" [d5.cpp:90]   --->   Operation 441 'mul' 'mul_ln90_111' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 442 '%mul_ln90_113 = mul i64 %zext_ln90_1, i64 %zext_ln90_25'
ST_25 : Operation 442 [1/1] (2.09ns)   --->   "%mul_ln90_113 = mul i64 %zext_ln90_1, i64 %zext_ln90_25" [d5.cpp:90]   --->   Operation 442 'mul' 'mul_ln90_113' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 443 '%mul_ln90_114 = mul i64 %conv36, i64 %zext_ln90_28'
ST_25 : Operation 443 [1/1] (2.09ns)   --->   "%mul_ln90_114 = mul i64 %conv36, i64 %zext_ln90_28" [d5.cpp:90]   --->   Operation 443 'mul' 'mul_ln90_114' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 444 '%mul_ln90_115 = mul i64 %conv36, i64 %zext_ln90_27'
ST_25 : Operation 444 [1/1] (2.09ns)   --->   "%mul_ln90_115 = mul i64 %conv36, i64 %zext_ln90_27" [d5.cpp:90]   --->   Operation 444 'mul' 'mul_ln90_115' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 445 '%mul_ln90_116 = mul i64 %conv36, i64 %zext_ln90_26'
ST_25 : Operation 445 [1/1] (2.09ns)   --->   "%mul_ln90_116 = mul i64 %conv36, i64 %zext_ln90_26" [d5.cpp:90]   --->   Operation 445 'mul' 'mul_ln90_116' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i32 %arg1_r_loc_load" [d5.cpp:184]   --->   Operation 446 'zext' 'zext_ln184' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 447 '%mul_ln190 = mul i64 %conv36, i64 %zext_ln184'
ST_25 : Operation 447 [1/1] (2.09ns)   --->   "%mul_ln190 = mul i64 %conv36, i64 %zext_ln184" [d5.cpp:190]   --->   Operation 447 'mul' 'mul_ln190' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 448 '%mul_ln190_1 = mul i64 %zext_ln90_1, i64 %zext_ln90_28'
ST_25 : Operation 448 [1/1] (2.09ns)   --->   "%mul_ln190_1 = mul i64 %zext_ln90_1, i64 %zext_ln90_28" [d5.cpp:190]   --->   Operation 448 'mul' 'mul_ln190_1' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 449 '%mul_ln190_2 = mul i64 %zext_ln90_2, i64 %zext_ln90_27'
ST_25 : Operation 449 [1/1] (2.09ns)   --->   "%mul_ln190_2 = mul i64 %zext_ln90_2, i64 %zext_ln90_27" [d5.cpp:190]   --->   Operation 449 'mul' 'mul_ln190_2' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 450 '%mul_ln190_3 = mul i64 %zext_ln90_3, i64 %zext_ln90_24'
ST_25 : Operation 450 [1/1] (2.09ns)   --->   "%mul_ln190_3 = mul i64 %zext_ln90_3, i64 %zext_ln90_24" [d5.cpp:190]   --->   Operation 450 'mul' 'mul_ln190_3' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 451 '%mul_ln190_4 = mul i64 %zext_ln90_4, i64 %zext_ln90_26'
ST_25 : Operation 451 [1/1] (2.09ns)   --->   "%mul_ln190_4 = mul i64 %zext_ln90_4, i64 %zext_ln90_26" [d5.cpp:190]   --->   Operation 451 'mul' 'mul_ln190_4' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 452 '%mul_ln190_5 = mul i64 %zext_ln90_7, i64 %zext_ln90_22'
ST_25 : Operation 452 [1/1] (2.09ns)   --->   "%mul_ln190_5 = mul i64 %zext_ln90_7, i64 %zext_ln90_22" [d5.cpp:190]   --->   Operation 452 'mul' 'mul_ln190_5' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 453 '%mul_ln190_6 = mul i64 %zext_ln90_6, i64 %zext_ln90_25'
ST_25 : Operation 453 [1/1] (2.09ns)   --->   "%mul_ln190_6 = mul i64 %zext_ln90_6, i64 %zext_ln90_25" [d5.cpp:190]   --->   Operation 453 'mul' 'mul_ln190_6' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 454 '%mul_ln190_7 = mul i64 %zext_ln90_5, i64 %zext_ln90_23'
ST_25 : Operation 454 [1/1] (2.09ns)   --->   "%mul_ln190_7 = mul i64 %zext_ln90_5, i64 %zext_ln90_23" [d5.cpp:190]   --->   Operation 454 'mul' 'mul_ln190_7' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 455 [1/1] (1.08ns)   --->   "%add_ln190 = add i64 %mul_ln190_2, i64 %mul_ln190_1" [d5.cpp:190]   --->   Operation 455 'add' 'add_ln190' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 456 [1/1] (1.08ns)   --->   "%add_ln190_1 = add i64 %mul_ln190_3, i64 %mul_ln190_4" [d5.cpp:190]   --->   Operation 456 'add' 'add_ln190_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln190 = trunc i64 %add_ln190" [d5.cpp:190]   --->   Operation 457 'trunc' 'trunc_ln190' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 458 [1/1] (0.00ns)   --->   "%trunc_ln190_1 = trunc i64 %add_ln190_1" [d5.cpp:190]   --->   Operation 458 'trunc' 'trunc_ln190_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 459 [1/1] (1.08ns)   --->   "%add_ln190_2 = add i64 %add_ln190_1, i64 %add_ln190" [d5.cpp:190]   --->   Operation 459 'add' 'add_ln190_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 460 [1/1] (1.08ns)   --->   "%add_ln190_3 = add i64 %mul_ln190_6, i64 %mul_ln190_7" [d5.cpp:190]   --->   Operation 460 'add' 'add_ln190_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 461 [1/1] (1.08ns)   --->   "%add_ln190_4 = add i64 %mul_ln190_5, i64 %mul_ln190" [d5.cpp:190]   --->   Operation 461 'add' 'add_ln190_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 462 [1/1] (0.00ns)   --->   "%trunc_ln190_2 = trunc i64 %add_ln190_3" [d5.cpp:190]   --->   Operation 462 'trunc' 'trunc_ln190_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 463 [1/1] (0.00ns)   --->   "%trunc_ln190_3 = trunc i64 %add_ln190_4" [d5.cpp:190]   --->   Operation 463 'trunc' 'trunc_ln190_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 464 [1/1] (1.08ns)   --->   "%add_ln190_5 = add i64 %add_ln190_4, i64 %add_ln190_3" [d5.cpp:190]   --->   Operation 464 'add' 'add_ln190_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 465 [1/1] (0.97ns)   --->   "%add_ln190_7 = add i28 %trunc_ln190_1, i28 %trunc_ln190" [d5.cpp:190]   --->   Operation 465 'add' 'add_ln190_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 466 [1/1] (0.97ns)   --->   "%add_ln190_8 = add i28 %trunc_ln190_3, i28 %trunc_ln190_2" [d5.cpp:190]   --->   Operation 466 'add' 'add_ln190_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 467 '%mul_ln191 = mul i64 %zext_ln90_8, i64 %zext_ln184'
ST_25 : Operation 467 [1/1] (2.09ns)   --->   "%mul_ln191 = mul i64 %zext_ln90_8, i64 %zext_ln184" [d5.cpp:191]   --->   Operation 467 'mul' 'mul_ln191' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 468 '%mul_ln191_1 = mul i64 %zext_ln90_9, i64 %zext_ln90_28'
ST_25 : Operation 468 [1/1] (2.09ns)   --->   "%mul_ln191_1 = mul i64 %zext_ln90_9, i64 %zext_ln90_28" [d5.cpp:191]   --->   Operation 468 'mul' 'mul_ln191_1' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 469 '%mul_ln191_2 = mul i64 %zext_ln90_10, i64 %zext_ln90_27'
ST_25 : Operation 469 [1/1] (2.09ns)   --->   "%mul_ln191_2 = mul i64 %zext_ln90_10, i64 %zext_ln90_27" [d5.cpp:191]   --->   Operation 469 'mul' 'mul_ln191_2' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 470 '%mul_ln191_3 = mul i64 %zext_ln90_11, i64 %zext_ln90_24'
ST_25 : Operation 470 [1/1] (2.09ns)   --->   "%mul_ln191_3 = mul i64 %zext_ln90_11, i64 %zext_ln90_24" [d5.cpp:191]   --->   Operation 470 'mul' 'mul_ln191_3' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 471 '%mul_ln191_4 = mul i64 %zext_ln90_12, i64 %zext_ln90_26'
ST_25 : Operation 471 [1/1] (2.09ns)   --->   "%mul_ln191_4 = mul i64 %zext_ln90_12, i64 %zext_ln90_26" [d5.cpp:191]   --->   Operation 471 'mul' 'mul_ln191_4' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 472 '%mul_ln191_5 = mul i64 %zext_ln90_13, i64 %zext_ln90_23'
ST_25 : Operation 472 [1/1] (2.09ns)   --->   "%mul_ln191_5 = mul i64 %zext_ln90_13, i64 %zext_ln90_23" [d5.cpp:191]   --->   Operation 472 'mul' 'mul_ln191_5' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln191 = zext i32 %arg2_r_loc_load" [d5.cpp:191]   --->   Operation 473 'zext' 'zext_ln191' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 474 '%mul_ln191_6 = mul i64 %zext_ln191, i64 %zext_ln90_22'
ST_25 : Operation 474 [1/1] (2.09ns)   --->   "%mul_ln191_6 = mul i64 %zext_ln191, i64 %zext_ln90_22" [d5.cpp:191]   --->   Operation 474 'mul' 'mul_ln191_6' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 475 '%mul_ln191_7 = mul i64 %zext_ln90_14, i64 %zext_ln90_25'
ST_25 : Operation 475 [1/1] (2.09ns)   --->   "%mul_ln191_7 = mul i64 %zext_ln90_14, i64 %zext_ln90_25" [d5.cpp:191]   --->   Operation 475 'mul' 'mul_ln191_7' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 476 [1/1] (1.08ns)   --->   "%add_ln191 = add i64 %mul_ln191_2, i64 %mul_ln191_1" [d5.cpp:191]   --->   Operation 476 'add' 'add_ln191' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 477 [1/1] (1.08ns)   --->   "%add_ln191_1 = add i64 %mul_ln191_3, i64 %mul_ln191_4" [d5.cpp:191]   --->   Operation 477 'add' 'add_ln191_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 478 [1/1] (0.00ns)   --->   "%trunc_ln191 = trunc i64 %add_ln191" [d5.cpp:191]   --->   Operation 478 'trunc' 'trunc_ln191' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 479 [1/1] (0.00ns)   --->   "%trunc_ln191_1 = trunc i64 %add_ln191_1" [d5.cpp:191]   --->   Operation 479 'trunc' 'trunc_ln191_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 480 [1/1] (1.08ns)   --->   "%add_ln191_2 = add i64 %add_ln191_1, i64 %add_ln191" [d5.cpp:191]   --->   Operation 480 'add' 'add_ln191_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 481 [1/1] (1.08ns)   --->   "%add_ln191_3 = add i64 %mul_ln191_7, i64 %mul_ln191_5" [d5.cpp:191]   --->   Operation 481 'add' 'add_ln191_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 482 [1/1] (1.08ns)   --->   "%add_ln191_4 = add i64 %mul_ln191_6, i64 %mul_ln191" [d5.cpp:191]   --->   Operation 482 'add' 'add_ln191_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln191_2 = trunc i64 %add_ln191_3" [d5.cpp:191]   --->   Operation 483 'trunc' 'trunc_ln191_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 484 [1/1] (0.00ns)   --->   "%trunc_ln191_3 = trunc i64 %add_ln191_4" [d5.cpp:191]   --->   Operation 484 'trunc' 'trunc_ln191_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 485 [1/1] (1.08ns)   --->   "%add_ln191_5 = add i64 %add_ln191_4, i64 %add_ln191_3" [d5.cpp:191]   --->   Operation 485 'add' 'add_ln191_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 486 [1/1] (0.97ns)   --->   "%add_ln191_8 = add i28 %trunc_ln191_3, i28 %trunc_ln191_2" [d5.cpp:191]   --->   Operation 486 'add' 'add_ln191_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 487 '%mul_ln193 = mul i64 %zext_ln90_10, i64 %zext_ln184'
ST_25 : Operation 487 [1/1] (2.09ns)   --->   "%mul_ln193 = mul i64 %zext_ln90_10, i64 %zext_ln184" [d5.cpp:193]   --->   Operation 487 'mul' 'mul_ln193' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 488 '%mul_ln193_2 = mul i64 %zext_ln90_12, i64 %zext_ln90_27'
ST_25 : Operation 488 [1/1] (2.09ns)   --->   "%mul_ln193_2 = mul i64 %zext_ln90_12, i64 %zext_ln90_27" [d5.cpp:193]   --->   Operation 488 'mul' 'mul_ln193_2' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 489 '%mul_ln194_1 = mul i64 %zext_ln90_12, i64 %zext_ln90_28'
ST_25 : Operation 489 [1/1] (2.09ns)   --->   "%mul_ln194_1 = mul i64 %zext_ln90_12, i64 %zext_ln90_28" [d5.cpp:194]   --->   Operation 489 'mul' 'mul_ln194_1' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 490 '%mul_ln195 = mul i64 %zext_ln90_12, i64 %zext_ln184'
ST_25 : Operation 490 [1/1] (2.09ns)   --->   "%mul_ln195 = mul i64 %zext_ln90_12, i64 %zext_ln184" [d5.cpp:195]   --->   Operation 490 'mul' 'mul_ln195' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 491 '%mul_ln196 = mul i64 %zext_ln90_13, i64 %zext_ln184'
ST_25 : Operation 491 [1/1] (2.09ns)   --->   "%mul_ln196 = mul i64 %zext_ln90_13, i64 %zext_ln184" [d5.cpp:196]   --->   Operation 491 'mul' 'mul_ln196' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 492 '%mul_ln196_1 = mul i64 %zext_ln90_14, i64 %zext_ln90_28'
ST_25 : Operation 492 [1/1] (2.09ns)   --->   "%mul_ln196_1 = mul i64 %zext_ln90_14, i64 %zext_ln90_28" [d5.cpp:196]   --->   Operation 492 'mul' 'mul_ln196_1' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 493 '%mul_ln196_2 = mul i64 %zext_ln191, i64 %zext_ln90_27'
ST_25 : Operation 493 [1/1] (2.09ns)   --->   "%mul_ln196_2 = mul i64 %zext_ln191, i64 %zext_ln90_27" [d5.cpp:196]   --->   Operation 493 'mul' 'mul_ln196_2' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 494 '%mul_ln197 = mul i64 %zext_ln191, i64 %zext_ln90_28'
ST_25 : Operation 494 [1/1] (2.09ns)   --->   "%mul_ln197 = mul i64 %zext_ln191, i64 %zext_ln90_28" [d5.cpp:197]   --->   Operation 494 'mul' 'mul_ln197' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 495 '%mul_ln197_1 = mul i64 %zext_ln90_14, i64 %zext_ln184'
ST_25 : Operation 495 [1/1] (2.09ns)   --->   "%mul_ln197_1 = mul i64 %zext_ln90_14, i64 %zext_ln184" [d5.cpp:197]   --->   Operation 495 'mul' 'mul_ln197_1' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.32ns)   --->   Input mux for Operation 496 '%mul_ln198 = mul i64 %zext_ln191, i64 %zext_ln184'
ST_25 : Operation 496 [1/1] (2.09ns)   --->   "%mul_ln198 = mul i64 %zext_ln191, i64 %zext_ln184" [d5.cpp:198]   --->   Operation 496 'mul' 'mul_ln198' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 497 [1/1] (1.08ns)   --->   "%add_ln90_7 = add i64 %mul_ln90_85, i64 %mul_ln90_101" [d5.cpp:90]   --->   Operation 497 'add' 'add_ln90_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 498 [1/1] (1.08ns)   --->   "%add_ln90_8 = add i64 %mul_ln90_84, i64 %mul_ln90_83" [d5.cpp:90]   --->   Operation 498 'add' 'add_ln90_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 499 [1/1] (0.00ns)   --->   "%trunc_ln90_2 = trunc i64 %add_ln90_7" [d5.cpp:90]   --->   Operation 499 'trunc' 'trunc_ln90_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 500 [1/1] (0.00ns)   --->   "%trunc_ln90_3 = trunc i64 %add_ln90_8" [d5.cpp:90]   --->   Operation 500 'trunc' 'trunc_ln90_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 501 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_9 = add i64 %add_ln90_8, i64 %add_ln90_7" [d5.cpp:90]   --->   Operation 501 'add' 'add_ln90_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 502 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_12 = add i28 %trunc_ln90_3, i28 %trunc_ln90_2" [d5.cpp:90]   --->   Operation 502 'add' 'add_ln90_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 503 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_14 = add i64 %add_ln90_11, i64 %add_ln90_9" [d5.cpp:90]   --->   Operation 503 'add' 'add_ln90_14' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 504 [1/1] (1.08ns)   --->   "%add_ln90_15 = add i64 %mul_ln198, i64 %mul_ln90_41" [d5.cpp:90]   --->   Operation 504 'add' 'add_ln90_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 505 [1/1] (0.00ns)   --->   "%trunc_ln90_7 = trunc i64 %add_ln90_15" [d5.cpp:90]   --->   Operation 505 'trunc' 'trunc_ln90_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 506 [1/1] (1.08ns)   --->   "%add_ln90_17 = add i64 %mul_ln90_31, i64 %mul_ln90_58" [d5.cpp:90]   --->   Operation 506 'add' 'add_ln90_17' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 507 [1/1] (1.08ns)   --->   "%add_ln90_18 = add i64 %mul_ln90_50, i64 %mul_ln90_114" [d5.cpp:90]   --->   Operation 507 'add' 'add_ln90_18' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 508 [1/1] (0.00ns)   --->   "%trunc_ln90_8 = trunc i64 %add_ln90_17" [d5.cpp:90]   --->   Operation 508 'trunc' 'trunc_ln90_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln90_9 = trunc i64 %add_ln90_18" [d5.cpp:90]   --->   Operation 509 'trunc' 'trunc_ln90_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 510 [1/1] (1.08ns)   --->   "%add_ln90_19 = add i64 %add_ln90_18, i64 %add_ln90_17" [d5.cpp:90]   --->   Operation 510 'add' 'add_ln90_19' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 511 [1/1] (0.97ns)   --->   "%add_ln90_21 = add i28 %trunc_ln90_9, i28 %trunc_ln90_8" [d5.cpp:90]   --->   Operation 511 'add' 'add_ln90_21' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 512 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln90_23 = add i28 %add_ln90_13, i28 %add_ln90_12" [d5.cpp:90]   --->   Operation 512 'add' 'add_ln90_23' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 513 [1/1] (1.08ns)   --->   "%add_ln197_1 = add i64 %mul_ln90_108, i64 %mul_ln90_111" [d5.cpp:197]   --->   Operation 513 'add' 'add_ln197_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 514 [1/1] (1.08ns)   --->   "%add_ln197_2 = add i64 %mul_ln90_102, i64 %mul_ln90_95" [d5.cpp:197]   --->   Operation 514 'add' 'add_ln197_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 515 [1/1] (0.00ns)   --->   "%trunc_ln197 = trunc i64 %add_ln197_1" [d5.cpp:197]   --->   Operation 515 'trunc' 'trunc_ln197' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln197_1 = trunc i64 %add_ln197_2" [d5.cpp:197]   --->   Operation 516 'trunc' 'trunc_ln197_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 517 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln197_3 = add i64 %add_ln197_2, i64 %add_ln197_1" [d5.cpp:197]   --->   Operation 517 'add' 'add_ln197_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 518 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln197_7 = add i28 %trunc_ln197_1, i28 %trunc_ln197" [d5.cpp:197]   --->   Operation 518 'add' 'add_ln197_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 519 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln197_9 = add i64 %add_ln197_6, i64 %add_ln197_3" [d5.cpp:197]   --->   Operation 519 'add' 'add_ln197_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 520 [1/1] (1.08ns)   --->   "%add_ln197_10 = add i64 %mul_ln197_1, i64 %mul_ln90_7" [d5.cpp:197]   --->   Operation 520 'add' 'add_ln197_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 521 [1/1] (1.08ns)   --->   "%add_ln197_11 = add i64 %mul_ln197, i64 %mul_ln90_30" [d5.cpp:197]   --->   Operation 521 'add' 'add_ln197_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln197_4 = trunc i64 %add_ln197_10" [d5.cpp:197]   --->   Operation 522 'trunc' 'trunc_ln197_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 523 [1/1] (0.00ns)   --->   "%trunc_ln197_5 = trunc i64 %add_ln197_11" [d5.cpp:197]   --->   Operation 523 'trunc' 'trunc_ln197_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 524 [1/1] (1.08ns)   --->   "%add_ln197_13 = add i64 %mul_ln90_19, i64 %mul_ln90_49" [d5.cpp:197]   --->   Operation 524 'add' 'add_ln197_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 525 [1/1] (1.08ns)   --->   "%add_ln197_14 = add i64 %mul_ln90_40, i64 %mul_ln90_115" [d5.cpp:197]   --->   Operation 525 'add' 'add_ln197_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 526 [1/1] (0.00ns)   --->   "%trunc_ln197_6 = trunc i64 %add_ln197_13" [d5.cpp:197]   --->   Operation 526 'trunc' 'trunc_ln197_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln197_7 = trunc i64 %add_ln197_14" [d5.cpp:197]   --->   Operation 527 'trunc' 'trunc_ln197_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 528 [1/1] (1.08ns)   --->   "%add_ln197_15 = add i64 %add_ln197_14, i64 %add_ln197_13" [d5.cpp:197]   --->   Operation 528 'add' 'add_ln197_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 529 [1/1] (0.97ns)   --->   "%add_ln197_17 = add i28 %trunc_ln197_7, i28 %trunc_ln197_6" [d5.cpp:197]   --->   Operation 529 'add' 'add_ln197_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 530 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln197_19 = add i28 %add_ln197_8, i28 %add_ln197_7" [d5.cpp:197]   --->   Operation 530 'add' 'add_ln197_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 531 [1/1] (1.08ns)   --->   "%add_ln196 = add i64 %mul_ln90_78, i64 %mul_ln90_98" [d5.cpp:196]   --->   Operation 531 'add' 'add_ln196' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 532 [1/1] (1.08ns)   --->   "%add_ln196_2 = add i64 %mul_ln90_97, i64 %mul_ln90_75" [d5.cpp:196]   --->   Operation 532 'add' 'add_ln196_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln196 = trunc i64 %add_ln196" [d5.cpp:196]   --->   Operation 533 'trunc' 'trunc_ln196' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 534 [1/1] (0.00ns)   --->   "%trunc_ln196_1 = trunc i64 %add_ln196_2" [d5.cpp:196]   --->   Operation 534 'trunc' 'trunc_ln196_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 535 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln196_3 = add i64 %add_ln196_2, i64 %add_ln196" [d5.cpp:196]   --->   Operation 535 'add' 'add_ln196_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 536 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln196_7 = add i28 %trunc_ln196_1, i28 %trunc_ln196" [d5.cpp:196]   --->   Operation 536 'add' 'add_ln196_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 537 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln196_9 = add i64 %add_ln196_6, i64 %add_ln196_3" [d5.cpp:196]   --->   Operation 537 'add' 'add_ln196_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 538 [1/1] (1.08ns)   --->   "%add_ln196_10 = add i64 %mul_ln196_1, i64 %mul_ln196" [d5.cpp:196]   --->   Operation 538 'add' 'add_ln196_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 539 [1/1] (1.08ns)   --->   "%add_ln196_11 = add i64 %mul_ln196_2, i64 %mul_ln90_18" [d5.cpp:196]   --->   Operation 539 'add' 'add_ln196_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 540 [1/1] (0.00ns)   --->   "%trunc_ln196_4 = trunc i64 %add_ln196_10" [d5.cpp:196]   --->   Operation 540 'trunc' 'trunc_ln196_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 541 [1/1] (0.00ns)   --->   "%trunc_ln196_5 = trunc i64 %add_ln196_11" [d5.cpp:196]   --->   Operation 541 'trunc' 'trunc_ln196_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 542 [1/1] (1.08ns)   --->   "%add_ln196_13 = add i64 %mul_ln90_6, i64 %mul_ln90_39" [d5.cpp:196]   --->   Operation 542 'add' 'add_ln196_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 543 [1/1] (1.08ns)   --->   "%add_ln196_14 = add i64 %mul_ln90_29, i64 %mul_ln90_79" [d5.cpp:196]   --->   Operation 543 'add' 'add_ln196_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 544 [1/1] (0.00ns)   --->   "%trunc_ln196_6 = trunc i64 %add_ln196_13" [d5.cpp:196]   --->   Operation 544 'trunc' 'trunc_ln196_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 545 [1/1] (0.00ns)   --->   "%trunc_ln196_7 = trunc i64 %add_ln196_14" [d5.cpp:196]   --->   Operation 545 'trunc' 'trunc_ln196_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 546 [1/1] (1.08ns)   --->   "%add_ln196_15 = add i64 %add_ln196_14, i64 %add_ln196_13" [d5.cpp:196]   --->   Operation 546 'add' 'add_ln196_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 547 [1/1] (0.97ns)   --->   "%add_ln196_17 = add i28 %trunc_ln196_7, i28 %trunc_ln196_6" [d5.cpp:196]   --->   Operation 547 'add' 'add_ln196_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 548 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln196_19 = add i28 %add_ln196_8, i28 %add_ln196_7" [d5.cpp:196]   --->   Operation 548 'add' 'add_ln196_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 549 [1/1] (1.08ns)   --->   "%add_ln195 = add i64 %mul_ln90_109, i64 %mul_ln90_110" [d5.cpp:195]   --->   Operation 549 'add' 'add_ln195' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 550 [1/1] (1.08ns)   --->   "%add_ln195_1 = add i64 %mul_ln90_74, i64 %mul_ln90_68" [d5.cpp:195]   --->   Operation 550 'add' 'add_ln195_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 551 [1/1] (0.00ns)   --->   "%trunc_ln195 = trunc i64 %add_ln195" [d5.cpp:195]   --->   Operation 551 'trunc' 'trunc_ln195' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 552 [1/1] (0.00ns)   --->   "%trunc_ln195_1 = trunc i64 %add_ln195_1" [d5.cpp:195]   --->   Operation 552 'trunc' 'trunc_ln195_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 553 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_3 = add i64 %add_ln195_1, i64 %add_ln195" [d5.cpp:195]   --->   Operation 553 'add' 'add_ln195_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 554 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_4 = add i28 %trunc_ln195_1, i28 %trunc_ln195" [d5.cpp:195]   --->   Operation 554 'add' 'add_ln195_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 555 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln195_6 = add i64 %add_ln113_27, i64 %add_ln195_3" [d5.cpp:195]   --->   Operation 555 'add' 'add_ln195_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 556 [1/1] (1.08ns)   --->   "%add_ln195_10 = add i64 %mul_ln195, i64 %mul_ln90_28" [d5.cpp:195]   --->   Operation 556 'add' 'add_ln195_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 557 [1/1] (1.08ns)   --->   "%add_ln195_11 = add i64 %mul_ln90_17, i64 %mul_ln90_116" [d5.cpp:195]   --->   Operation 557 'add' 'add_ln195_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 558 [1/1] (0.00ns)   --->   "%trunc_ln195_6 = trunc i64 %add_ln195_10" [d5.cpp:195]   --->   Operation 558 'trunc' 'trunc_ln195_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 559 [1/1] (0.00ns)   --->   "%trunc_ln195_7 = trunc i64 %add_ln195_11" [d5.cpp:195]   --->   Operation 559 'trunc' 'trunc_ln195_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 560 [1/1] (1.08ns)   --->   "%add_ln195_12 = add i64 %add_ln195_11, i64 %add_ln195_10" [d5.cpp:195]   --->   Operation 560 'add' 'add_ln195_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 561 [1/1] (0.97ns)   --->   "%add_ln195_14 = add i28 %trunc_ln195_7, i28 %trunc_ln195_6" [d5.cpp:195]   --->   Operation 561 'add' 'add_ln195_14' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 562 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln195_16 = add i28 %add_ln195_5, i28 %add_ln195_4" [d5.cpp:195]   --->   Operation 562 'add' 'add_ln195_16' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 563 [1/1] (1.08ns)   --->   "%add_ln194 = add i64 %mul_ln90_73, i64 %mul_ln90_113" [d5.cpp:194]   --->   Operation 563 'add' 'add_ln194' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 564 [1/1] (1.08ns)   --->   "%add_ln194_1 = add i64 %mul_ln90_67, i64 %mul_ln90_61" [d5.cpp:194]   --->   Operation 564 'add' 'add_ln194_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 565 [1/1] (0.00ns)   --->   "%trunc_ln194 = trunc i64 %add_ln194" [d5.cpp:194]   --->   Operation 565 'trunc' 'trunc_ln194' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 566 [1/1] (0.00ns)   --->   "%trunc_ln194_1 = trunc i64 %add_ln194_1" [d5.cpp:194]   --->   Operation 566 'trunc' 'trunc_ln194_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 567 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_2 = add i64 %add_ln194_1, i64 %add_ln194" [d5.cpp:194]   --->   Operation 567 'add' 'add_ln194_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 568 [1/1] (1.08ns)   --->   "%add_ln194_4 = add i64 %mul_ln90_37, i64 %mul_ln90_27" [d5.cpp:194]   --->   Operation 568 'add' 'add_ln194_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 569 [1/1] (0.00ns)   --->   "%trunc_ln194_2 = trunc i64 %add_ln194_4" [d5.cpp:194]   --->   Operation 569 'trunc' 'trunc_ln194_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 570 [1/1] (1.08ns)   --->   "%add_ln194_5 = add i64 %add_ln113_13, i64 %add_ln194_4" [d5.cpp:194]   --->   Operation 570 'add' 'add_ln194_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 571 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_6 = add i28 %trunc_ln194_1, i28 %trunc_ln194" [d5.cpp:194]   --->   Operation 571 'add' 'add_ln194_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 572 [1/1] (0.97ns)   --->   "%add_ln194_7 = add i28 %trunc_ln194_3, i28 %trunc_ln194_2" [d5.cpp:194]   --->   Operation 572 'add' 'add_ln194_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 573 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln194_8 = add i64 %add_ln194_5, i64 %add_ln194_2" [d5.cpp:194]   --->   Operation 573 'add' 'add_ln194_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 574 [1/1] (1.08ns)   --->   "%add_ln194_12 = add i64 %mul_ln194_1, i64 %mul_ln90_16" [d5.cpp:194]   --->   Operation 574 'add' 'add_ln194_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 575 [1/1] (1.08ns)   --->   "%add_ln194_13 = add i64 %mul_ln90_4, i64 %mul_ln90_106" [d5.cpp:194]   --->   Operation 575 'add' 'add_ln194_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 576 [1/1] (0.00ns)   --->   "%trunc_ln194_6 = trunc i64 %add_ln194_12" [d5.cpp:194]   --->   Operation 576 'trunc' 'trunc_ln194_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 577 [1/1] (0.00ns)   --->   "%trunc_ln194_7 = trunc i64 %add_ln194_13" [d5.cpp:194]   --->   Operation 577 'trunc' 'trunc_ln194_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 578 [1/1] (1.08ns)   --->   "%add_ln194_14 = add i64 %add_ln194_13, i64 %add_ln194_12" [d5.cpp:194]   --->   Operation 578 'add' 'add_ln194_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 579 [1/1] (0.97ns)   --->   "%add_ln194_16 = add i28 %trunc_ln194_7, i28 %trunc_ln194_6" [d5.cpp:194]   --->   Operation 579 'add' 'add_ln194_16' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 580 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln194_18 = add i28 %add_ln194_7, i28 %add_ln194_6" [d5.cpp:194]   --->   Operation 580 'add' 'add_ln194_18' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 581 [1/1] (1.08ns)   --->   "%add_ln193 = add i64 %mul_ln90_66, i64 %mul_ln90_72" [d5.cpp:193]   --->   Operation 581 'add' 'add_ln193' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 582 [1/1] (1.08ns)   --->   "%add_ln193_1 = add i64 %mul_ln90_60, i64 %mul_ln90_53" [d5.cpp:193]   --->   Operation 582 'add' 'add_ln193_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 583 [1/1] (0.00ns)   --->   "%trunc_ln193 = trunc i64 %add_ln193" [d5.cpp:193]   --->   Operation 583 'trunc' 'trunc_ln193' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln193_1 = trunc i64 %add_ln193_1" [d5.cpp:193]   --->   Operation 584 'trunc' 'trunc_ln193_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 585 [1/1] (1.08ns)   --->   "%add_ln193_3 = add i64 %mul_ln90_26, i64 %mul_ln90_15" [d5.cpp:193]   --->   Operation 585 'add' 'add_ln193_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 586 [1/1] (1.08ns)   --->   "%add_ln193_5 = add i64 %mul_ln90_45, i64 %mul_ln90_36" [d5.cpp:193]   --->   Operation 586 'add' 'add_ln193_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 587 [1/1] (0.00ns)   --->   "%trunc_ln193_2 = trunc i64 %add_ln193_3" [d5.cpp:193]   --->   Operation 587 'trunc' 'trunc_ln193_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 588 [1/1] (0.00ns)   --->   "%trunc_ln193_3 = trunc i64 %add_ln193_5" [d5.cpp:193]   --->   Operation 588 'trunc' 'trunc_ln193_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 589 [1/1] (1.08ns)   --->   "%add_ln193_6 = add i64 %add_ln193_5, i64 %add_ln193_3" [d5.cpp:193]   --->   Operation 589 'add' 'add_ln193_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 590 [1/1] (0.97ns)   --->   "%add_ln193_8 = add i28 %trunc_ln193_3, i28 %trunc_ln193_2" [d5.cpp:193]   --->   Operation 590 'add' 'add_ln193_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 591 [1/1] (1.08ns)   --->   "%add_ln193_13 = add i64 %mul_ln193_2, i64 %mul_ln90_3" [d5.cpp:193]   --->   Operation 591 'add' 'add_ln193_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 592 [1/1] (1.08ns)   --->   "%add_ln193_14 = add i64 %mul_ln193, i64 %mul_ln90_107" [d5.cpp:193]   --->   Operation 592 'add' 'add_ln193_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 593 [1/1] (0.00ns)   --->   "%trunc_ln193_6 = trunc i64 %add_ln193_13" [d5.cpp:193]   --->   Operation 593 'trunc' 'trunc_ln193_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 594 [1/1] (0.00ns)   --->   "%trunc_ln193_7 = trunc i64 %add_ln193_14" [d5.cpp:193]   --->   Operation 594 'trunc' 'trunc_ln193_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 595 [1/1] (1.08ns)   --->   "%add_ln193_15 = add i64 %add_ln193_14, i64 %add_ln193_13" [d5.cpp:193]   --->   Operation 595 'add' 'add_ln193_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 596 [1/1] (0.97ns)   --->   "%add_ln193_17 = add i28 %trunc_ln193_7, i28 %trunc_ln193_6" [d5.cpp:193]   --->   Operation 596 'add' 'add_ln193_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 597 [1/1] (1.08ns)   --->   "%add_ln192 = add i64 %mul_ln90_92, i64 %mul_ln90_93" [d5.cpp:192]   --->   Operation 597 'add' 'add_ln192' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 598 [1/1] (1.08ns)   --->   "%add_ln192_1 = add i64 %mul_ln90_91, i64 %mul_ln90_90" [d5.cpp:192]   --->   Operation 598 'add' 'add_ln192_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 599 [1/1] (0.00ns)   --->   "%trunc_ln192 = trunc i64 %add_ln192" [d5.cpp:192]   --->   Operation 599 'trunc' 'trunc_ln192' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 600 [1/1] (0.00ns)   --->   "%trunc_ln192_1 = trunc i64 %add_ln192_1" [d5.cpp:192]   --->   Operation 600 'trunc' 'trunc_ln192_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 601 [1/1] (1.08ns)   --->   "%add_ln192_3 = add i64 %mul_ln90_89, i64 %mul_ln90_88" [d5.cpp:192]   --->   Operation 601 'add' 'add_ln192_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 602 [1/1] (0.00ns)   --->   "%trunc_ln192_2 = trunc i64 %add_ln113_79" [d5.cpp:192]   --->   Operation 602 'trunc' 'trunc_ln192_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 603 [1/1] (0.00ns)   --->   "%trunc_ln192_3 = trunc i64 %add_ln192_3" [d5.cpp:192]   --->   Operation 603 'trunc' 'trunc_ln192_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 604 [1/1] (1.08ns)   --->   "%add_ln192_4 = add i64 %add_ln192_3, i64 %add_ln113_79" [d5.cpp:192]   --->   Operation 604 'add' 'add_ln192_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 605 [1/1] (0.97ns)   --->   "%add_ln192_7 = add i28 %trunc_ln192_3, i28 %trunc_ln192_2" [d5.cpp:192]   --->   Operation 605 'add' 'add_ln192_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.53>
ST_26 : Operation 606 [1/1] (0.00ns)   --->   "%add_6693_loc_load = load i64 %add_6693_loc"   --->   Operation 606 'load' 'add_6693_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 607 [1/1] (0.00ns)   --->   "%add_5692_loc_load = load i64 %add_5692_loc"   --->   Operation 607 'load' 'add_5692_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 608 [1/1] (0.00ns)   --->   "%add_4691_loc_load = load i64 %add_4691_loc"   --->   Operation 608 'load' 'add_4691_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 609 [1/2] (1.09ns)   --->   "%call_ln113 = call void @test_Pipeline_VITIS_LOOP_130_19, i64 %arr_27, i64 %arr_26, i64 %arr_25, i64 %arr_24, i64 %arr_23, i64 %arr_22, i32 %arg1_r_2_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_6_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg1_r_1_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_5_loc_load, i64 %add289_5656_loc, i64 %add289_4655_loc, i64 %add289_3654_loc, i64 %add289_2653_loc, i64 %add289_1103652_loc, i64 %add289651_loc" [d5.cpp:113]   --->   Operation 609 'call' 'call_ln113' <Predicate = true> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 610 [1/1] (0.00ns)   --->   "%add385644_loc_load = load i64 %add385644_loc"   --->   Operation 610 'load' 'add385644_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 611 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_6 = add i64 %add_ln190_5, i64 %add_ln190_2" [d5.cpp:190]   --->   Operation 611 'add' 'add_ln190_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 612 [1/1] (0.00ns)   --->   "%trunc_ln190_4 = trunc i64 %add385644_loc_load" [d5.cpp:190]   --->   Operation 612 'trunc' 'trunc_ln190_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 613 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_9 = add i28 %add_ln190_8, i28 %add_ln190_7" [d5.cpp:190]   --->   Operation 613 'add' 'add_ln190_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 614 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_31 = add i64 %add_ln190_6, i64 %add385644_loc_load" [d5.cpp:190]   --->   Operation 614 'add' 'arr_31' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 615 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln191_7 = add i28 %trunc_ln191_1, i28 %trunc_ln191" [d5.cpp:191]   --->   Operation 615 'add' 'add_ln191_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 616 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln191_6 = add i64 %add_ln191_5, i64 %add_ln191_2" [d5.cpp:191]   --->   Operation 616 'add' 'add_ln191_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 617 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln191_9 = add i28 %trunc_ln90_1, i28 %trunc_ln90" [d5.cpp:191]   --->   Operation 617 'add' 'add_ln191_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 618 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln191_10 = add i28 %add_ln191_8, i28 %add_ln191_7" [d5.cpp:191]   --->   Operation 618 'add' 'add_ln191_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 619 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_32 = add i64 %add_ln191_6, i64 %arr_33" [d5.cpp:191]   --->   Operation 619 'add' 'arr_32' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : [1/1] (1.32ns)   --->   Input mux for Operation 620 '%mul_ln192 = mul i64 %zext_ln90_9, i64 %zext_ln184'
ST_26 : Operation 620 [1/1] (2.09ns)   --->   "%mul_ln192 = mul i64 %zext_ln90_9, i64 %zext_ln184" [d5.cpp:192]   --->   Operation 620 'mul' 'mul_ln192' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.32ns)   --->   Input mux for Operation 621 '%mul_ln192_1 = mul i64 %zext_ln90_10, i64 %zext_ln90_28'
ST_26 : Operation 621 [1/1] (2.09ns)   --->   "%mul_ln192_1 = mul i64 %zext_ln90_10, i64 %zext_ln90_28" [d5.cpp:192]   --->   Operation 621 'mul' 'mul_ln192_1' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.32ns)   --->   Input mux for Operation 622 '%mul_ln192_3 = mul i64 %zext_ln90_12, i64 %zext_ln90_24'
ST_26 : Operation 622 [1/1] (2.09ns)   --->   "%mul_ln192_3 = mul i64 %zext_ln90_12, i64 %zext_ln90_24" [d5.cpp:192]   --->   Operation 622 'mul' 'mul_ln192_3' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.32ns)   --->   Input mux for Operation 623 '%mul_ln193_1 = mul i64 %zext_ln90_11, i64 %zext_ln90_28'
ST_26 : Operation 623 [1/1] (2.09ns)   --->   "%mul_ln193_1 = mul i64 %zext_ln90_11, i64 %zext_ln90_28" [d5.cpp:193]   --->   Operation 623 'mul' 'mul_ln193_1' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.32ns)   --->   Input mux for Operation 624 '%mul_ln193_3 = mul i64 %zext_ln90_13, i64 %zext_ln90_24'
ST_26 : Operation 624 [1/1] (2.09ns)   --->   "%mul_ln193_3 = mul i64 %zext_ln90_13, i64 %zext_ln90_24" [d5.cpp:193]   --->   Operation 624 'mul' 'mul_ln193_3' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.32ns)   --->   Input mux for Operation 625 '%mul_ln193_4 = mul i64 %zext_ln90_14, i64 %zext_ln90_26'
ST_26 : Operation 625 [1/1] (2.09ns)   --->   "%mul_ln193_4 = mul i64 %zext_ln90_14, i64 %zext_ln90_26" [d5.cpp:193]   --->   Operation 625 'mul' 'mul_ln193_4' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.32ns)   --->   Input mux for Operation 626 '%mul_ln193_5 = mul i64 %zext_ln191, i64 %zext_ln90_23'
ST_26 : Operation 626 [1/1] (2.09ns)   --->   "%mul_ln193_5 = mul i64 %zext_ln191, i64 %zext_ln90_23" [d5.cpp:193]   --->   Operation 626 'mul' 'mul_ln193_5' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.32ns)   --->   Input mux for Operation 627 '%mul_ln194 = mul i64 %zext_ln90_11, i64 %zext_ln184'
ST_26 : Operation 627 [1/1] (2.09ns)   --->   "%mul_ln194 = mul i64 %zext_ln90_11, i64 %zext_ln184" [d5.cpp:194]   --->   Operation 627 'mul' 'mul_ln194' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.32ns)   --->   Input mux for Operation 628 '%mul_ln194_2 = mul i64 %zext_ln90_13, i64 %zext_ln90_27'
ST_26 : Operation 628 [1/1] (2.09ns)   --->   "%mul_ln194_2 = mul i64 %zext_ln90_13, i64 %zext_ln90_27" [d5.cpp:194]   --->   Operation 628 'mul' 'mul_ln194_2' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.32ns)   --->   Input mux for Operation 629 '%mul_ln194_3 = mul i64 %zext_ln90_14, i64 %zext_ln90_24'
ST_26 : Operation 629 [1/1] (2.09ns)   --->   "%mul_ln194_3 = mul i64 %zext_ln90_14, i64 %zext_ln90_24" [d5.cpp:194]   --->   Operation 629 'mul' 'mul_ln194_3' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.32ns)   --->   Input mux for Operation 630 '%mul_ln194_4 = mul i64 %zext_ln191, i64 %zext_ln90_26'
ST_26 : Operation 630 [1/1] (2.09ns)   --->   "%mul_ln194_4 = mul i64 %zext_ln191, i64 %zext_ln90_26" [d5.cpp:194]   --->   Operation 630 'mul' 'mul_ln194_4' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.32ns)   --->   Input mux for Operation 631 '%mul_ln195_1 = mul i64 %zext_ln90_13, i64 %zext_ln90_28'
ST_26 : Operation 631 [1/1] (2.09ns)   --->   "%mul_ln195_1 = mul i64 %zext_ln90_13, i64 %zext_ln90_28" [d5.cpp:195]   --->   Operation 631 'mul' 'mul_ln195_1' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.32ns)   --->   Input mux for Operation 632 '%mul_ln195_2 = mul i64 %zext_ln191, i64 %zext_ln90_24'
ST_26 : Operation 632 [1/1] (2.09ns)   --->   "%mul_ln195_2 = mul i64 %zext_ln191, i64 %zext_ln90_24" [d5.cpp:195]   --->   Operation 632 'mul' 'mul_ln195_2' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.32ns)   --->   Input mux for Operation 633 '%mul_ln195_3 = mul i64 %zext_ln90_14, i64 %zext_ln90_27'
ST_26 : Operation 633 [1/1] (2.09ns)   --->   "%mul_ln195_3 = mul i64 %zext_ln90_14, i64 %zext_ln90_27" [d5.cpp:195]   --->   Operation 633 'mul' 'mul_ln195_3' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 634 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_31, i32 28, i32 63" [d5.cpp:200]   --->   Operation 634 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln200_63 = zext i36 %lshr_ln" [d5.cpp:200]   --->   Operation 635 'zext' 'zext_ln200_63' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 636 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_16 = add i64 %add_ln90_15, i64 %add_ln113_64" [d5.cpp:90]   --->   Operation 636 'add' 'add_ln90_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 637 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_20 = add i28 %trunc_ln90_7, i28 %trunc_ln90_6" [d5.cpp:90]   --->   Operation 637 'add' 'add_ln90_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 638 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln90_22 = add i64 %add_ln90_19, i64 %add_ln90_16" [d5.cpp:90]   --->   Operation 638 'add' 'add_ln90_22' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 639 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln90_24 = add i28 %add_ln90_21, i28 %add_ln90_20" [d5.cpp:90]   --->   Operation 639 'add' 'add_ln90_24' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 640 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_34 = add i64 %add_ln90_22, i64 %add_ln90_14" [d5.cpp:90]   --->   Operation 640 'add' 'arr_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 641 [1/1] (0.00ns)   --->   "%trunc_ln198 = trunc i64 %add_6693_loc_load" [d5.cpp:198]   --->   Operation 641 'trunc' 'trunc_ln198' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 642 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln198 = add i28 %add_ln90_24, i28 %add_ln90_23" [d5.cpp:198]   --->   Operation 642 'add' 'add_ln198' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 643 [1/1] (0.00ns)   --->   "%trunc_ln200_1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_31, i32 28, i32 55" [d5.cpp:200]   --->   Operation 643 'partselect' 'trunc_ln200_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 644 [1/1] (1.08ns)   --->   "%add_ln200_1 = add i64 %add_6693_loc_load, i64 %zext_ln200_63" [d5.cpp:200]   --->   Operation 644 'add' 'add_ln200_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 645 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln200 = add i64 %add_ln200_1, i64 %arr_34" [d5.cpp:200]   --->   Operation 645 'add' 'add_ln200' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 646 [1/1] (0.97ns)   --->   "%add_ln200_2 = add i28 %trunc_ln198, i28 %trunc_ln200_1" [d5.cpp:200]   --->   Operation 646 'add' 'add_ln200_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 647 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln200_3 = add i28 %add_ln200_2, i28 %add_ln198" [d5.cpp:200]   --->   Operation 647 'add' 'add_ln200_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 648 [1/1] (0.00ns)   --->   "%lshr_ln200_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_32, i32 28, i32 63" [d5.cpp:200]   --->   Operation 648 'partselect' 'lshr_ln200_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 649 [1/1] (0.00ns)   --->   "%trunc_ln200_s = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_32, i32 28, i32 55" [d5.cpp:200]   --->   Operation 649 'partselect' 'trunc_ln200_s' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 650 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln200_41 = add i28 %add_ln190_9, i28 %trunc_ln190_4" [d5.cpp:200]   --->   Operation 650 'add' 'add_ln200_41' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 651 [1/1] (0.00ns)   --->   "%lshr_ln201_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln200, i32 28, i32 63" [d5.cpp:201]   --->   Operation 651 'partselect' 'lshr_ln201_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln201_3 = zext i36 %lshr_ln201_1" [d5.cpp:201]   --->   Operation 652 'zext' 'zext_ln201_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 653 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln197_12 = add i64 %add_ln197_11, i64 %add_ln197_10" [d5.cpp:197]   --->   Operation 653 'add' 'add_ln197_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 654 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln197_16 = add i28 %trunc_ln197_5, i28 %trunc_ln197_4" [d5.cpp:197]   --->   Operation 654 'add' 'add_ln197_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 655 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln197_18 = add i64 %add_ln197_15, i64 %add_ln197_12" [d5.cpp:197]   --->   Operation 655 'add' 'add_ln197_18' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 656 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln197_20 = add i28 %add_ln197_17, i28 %add_ln197_16" [d5.cpp:197]   --->   Operation 656 'add' 'add_ln197_20' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 657 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln197 = add i64 %add_ln197_18, i64 %add_ln197_9" [d5.cpp:197]   --->   Operation 657 'add' 'add_ln197' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 658 [1/1] (0.00ns)   --->   "%trunc_ln197_8 = trunc i64 %add_5692_loc_load" [d5.cpp:197]   --->   Operation 658 'trunc' 'trunc_ln197_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 659 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln197_21 = add i28 %add_ln197_20, i28 %add_ln197_19" [d5.cpp:197]   --->   Operation 659 'add' 'add_ln197_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 660 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln200, i32 28, i32 55" [d5.cpp:201]   --->   Operation 660 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 661 [1/1] (1.08ns)   --->   "%add_ln201_2 = add i64 %add_5692_loc_load, i64 %zext_ln201_3" [d5.cpp:201]   --->   Operation 661 'add' 'add_ln201_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 662 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln201_1 = add i64 %add_ln201_2, i64 %add_ln197" [d5.cpp:201]   --->   Operation 662 'add' 'add_ln201_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 663 [1/1] (0.97ns)   --->   "%add_ln201_4 = add i28 %trunc_ln197_8, i28 %trunc_ln" [d5.cpp:201]   --->   Operation 663 'add' 'add_ln201_4' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 664 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln201_3 = add i28 %add_ln201_4, i28 %add_ln197_21" [d5.cpp:201]   --->   Operation 664 'add' 'add_ln201_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 665 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln201_1, i32 28, i32 63" [d5.cpp:202]   --->   Operation 665 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln202 = zext i36 %lshr_ln2" [d5.cpp:202]   --->   Operation 666 'zext' 'zext_ln202' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 667 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln196_12 = add i64 %add_ln196_11, i64 %add_ln196_10" [d5.cpp:196]   --->   Operation 667 'add' 'add_ln196_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 668 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln196_16 = add i28 %trunc_ln196_5, i28 %trunc_ln196_4" [d5.cpp:196]   --->   Operation 668 'add' 'add_ln196_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 669 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln196_18 = add i64 %add_ln196_15, i64 %add_ln196_12" [d5.cpp:196]   --->   Operation 669 'add' 'add_ln196_18' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 670 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln196_20 = add i28 %add_ln196_17, i28 %add_ln196_16" [d5.cpp:196]   --->   Operation 670 'add' 'add_ln196_20' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 671 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln196_1 = add i64 %add_ln196_18, i64 %add_ln196_9" [d5.cpp:196]   --->   Operation 671 'add' 'add_ln196_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 672 [1/1] (0.00ns)   --->   "%trunc_ln196_8 = trunc i64 %add_4691_loc_load" [d5.cpp:196]   --->   Operation 672 'trunc' 'trunc_ln196_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 673 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln196_21 = add i28 %add_ln196_20, i28 %add_ln196_19" [d5.cpp:196]   --->   Operation 673 'add' 'add_ln196_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 674 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln201_1, i32 28, i32 55" [d5.cpp:202]   --->   Operation 674 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 675 [1/1] (1.08ns)   --->   "%add_ln202_1 = add i64 %add_4691_loc_load, i64 %zext_ln202" [d5.cpp:202]   --->   Operation 675 'add' 'add_ln202_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 676 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln202 = add i64 %add_ln202_1, i64 %add_ln196_1" [d5.cpp:202]   --->   Operation 676 'add' 'add_ln202' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 677 [1/1] (0.97ns)   --->   "%add_ln202_2 = add i28 %trunc_ln196_8, i28 %trunc_ln1" [d5.cpp:202]   --->   Operation 677 'add' 'add_ln202_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 678 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_2 = add i28 %add_ln202_2, i28 %add_ln196_21" [d5.cpp:202]   --->   Operation 678 'add' 'out1_w_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 679 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln202, i32 28, i32 63" [d5.cpp:203]   --->   Operation 679 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 680 [1/1] (1.08ns)   --->   "%add_ln195_7 = add i64 %mul_ln195_3, i64 %mul_ln195_1" [d5.cpp:195]   --->   Operation 680 'add' 'add_ln195_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 681 [1/1] (1.08ns)   --->   "%add_ln195_8 = add i64 %mul_ln195_2, i64 %mul_ln90_5" [d5.cpp:195]   --->   Operation 681 'add' 'add_ln195_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 682 [1/1] (0.00ns)   --->   "%trunc_ln195_4 = trunc i64 %add_ln195_7" [d5.cpp:195]   --->   Operation 682 'trunc' 'trunc_ln195_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 683 [1/1] (0.00ns)   --->   "%trunc_ln195_5 = trunc i64 %add_ln195_8" [d5.cpp:195]   --->   Operation 683 'trunc' 'trunc_ln195_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 684 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_9 = add i64 %add_ln195_8, i64 %add_ln195_7" [d5.cpp:195]   --->   Operation 684 'add' 'add_ln195_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 685 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_13 = add i28 %trunc_ln195_5, i28 %trunc_ln195_4" [d5.cpp:195]   --->   Operation 685 'add' 'add_ln195_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 686 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln195_15 = add i64 %add_ln195_12, i64 %add_ln195_9" [d5.cpp:195]   --->   Operation 686 'add' 'add_ln195_15' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 687 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln195_17 = add i28 %add_ln195_14, i28 %add_ln195_13" [d5.cpp:195]   --->   Operation 687 'add' 'add_ln195_17' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 688 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln202, i32 28, i32 55" [d5.cpp:203]   --->   Operation 688 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 689 [1/1] (1.08ns)   --->   "%add_ln194_9 = add i64 %mul_ln194_3, i64 %mul_ln194_2" [d5.cpp:194]   --->   Operation 689 'add' 'add_ln194_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 690 [1/1] (1.08ns)   --->   "%add_ln194_10 = add i64 %mul_ln194_4, i64 %mul_ln194" [d5.cpp:194]   --->   Operation 690 'add' 'add_ln194_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 691 [1/1] (0.00ns)   --->   "%trunc_ln194_4 = trunc i64 %add_ln194_9" [d5.cpp:194]   --->   Operation 691 'trunc' 'trunc_ln194_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 692 [1/1] (0.00ns)   --->   "%trunc_ln194_5 = trunc i64 %add_ln194_10" [d5.cpp:194]   --->   Operation 692 'trunc' 'trunc_ln194_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 693 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_11 = add i64 %add_ln194_10, i64 %add_ln194_9" [d5.cpp:194]   --->   Operation 693 'add' 'add_ln194_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 694 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_15 = add i28 %trunc_ln194_5, i28 %trunc_ln194_4" [d5.cpp:194]   --->   Operation 694 'add' 'add_ln194_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 695 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln194_17 = add i64 %add_ln194_14, i64 %add_ln194_11" [d5.cpp:194]   --->   Operation 695 'add' 'add_ln194_17' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 696 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln194_19 = add i28 %add_ln194_16, i28 %add_ln194_15" [d5.cpp:194]   --->   Operation 696 'add' 'add_ln194_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 697 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_2 = add i64 %add_ln193_1, i64 %add_ln193" [d5.cpp:193]   --->   Operation 697 'add' 'add_ln193_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 698 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_7 = add i28 %trunc_ln193_1, i28 %trunc_ln193" [d5.cpp:193]   --->   Operation 698 'add' 'add_ln193_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 699 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln193_9 = add i64 %add_ln193_6, i64 %add_ln193_2" [d5.cpp:193]   --->   Operation 699 'add' 'add_ln193_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 700 [1/1] (1.08ns)   --->   "%add_ln193_10 = add i64 %mul_ln193_4, i64 %mul_ln193_3" [d5.cpp:193]   --->   Operation 700 'add' 'add_ln193_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 701 [1/1] (1.08ns)   --->   "%add_ln193_11 = add i64 %mul_ln193_5, i64 %mul_ln193_1" [d5.cpp:193]   --->   Operation 701 'add' 'add_ln193_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 702 [1/1] (0.00ns)   --->   "%trunc_ln193_4 = trunc i64 %add_ln193_10" [d5.cpp:193]   --->   Operation 702 'trunc' 'trunc_ln193_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 703 [1/1] (0.00ns)   --->   "%trunc_ln193_5 = trunc i64 %add_ln193_11" [d5.cpp:193]   --->   Operation 703 'trunc' 'trunc_ln193_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 704 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_12 = add i64 %add_ln193_11, i64 %add_ln193_10" [d5.cpp:193]   --->   Operation 704 'add' 'add_ln193_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 705 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_16 = add i28 %trunc_ln193_5, i28 %trunc_ln193_4" [d5.cpp:193]   --->   Operation 705 'add' 'add_ln193_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 706 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln193_18 = add i64 %add_ln193_15, i64 %add_ln193_12" [d5.cpp:193]   --->   Operation 706 'add' 'add_ln193_18' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 707 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln193_19 = add i28 %add_ln193_8, i28 %add_ln193_7" [d5.cpp:193]   --->   Operation 707 'add' 'add_ln193_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 708 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln193_20 = add i28 %add_ln193_17, i28 %add_ln193_16" [d5.cpp:193]   --->   Operation 708 'add' 'add_ln193_20' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 709 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192_2 = add i64 %add_ln192_1, i64 %add_ln192" [d5.cpp:192]   --->   Operation 709 'add' 'add_ln192_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 710 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192_6 = add i28 %trunc_ln192_1, i28 %trunc_ln192" [d5.cpp:192]   --->   Operation 710 'add' 'add_ln192_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 711 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln192_8 = add i64 %add_ln192_4, i64 %add_ln192_2" [d5.cpp:192]   --->   Operation 711 'add' 'add_ln192_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 712 [1/1] (1.08ns)   --->   "%add_ln192_12 = add i64 %mul_ln192_3, i64 %mul_ln192" [d5.cpp:192]   --->   Operation 712 'add' 'add_ln192_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 713 [1/1] (1.08ns)   --->   "%add_ln192_13 = add i64 %mul_ln192_1, i64 %mul_ln90_94" [d5.cpp:192]   --->   Operation 713 'add' 'add_ln192_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 714 [1/1] (0.00ns)   --->   "%trunc_ln192_6 = trunc i64 %add_ln192_12" [d5.cpp:192]   --->   Operation 714 'trunc' 'trunc_ln192_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 715 [1/1] (0.00ns)   --->   "%trunc_ln192_7 = trunc i64 %add_ln192_13" [d5.cpp:192]   --->   Operation 715 'trunc' 'trunc_ln192_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 716 [1/1] (1.08ns)   --->   "%add_ln192_14 = add i64 %add_ln192_13, i64 %add_ln192_12" [d5.cpp:192]   --->   Operation 716 'add' 'add_ln192_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 717 [1/1] (0.97ns)   --->   "%add_ln192_16 = add i28 %trunc_ln192_7, i28 %trunc_ln192_6" [d5.cpp:192]   --->   Operation 717 'add' 'add_ln192_16' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 718 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln192_18 = add i28 %add_ln192_7, i28 %add_ln192_6" [d5.cpp:192]   --->   Operation 718 'add' 'add_ln192_18' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 719 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln207 = add i28 %add_ln191_10, i28 %add_ln191_9" [d5.cpp:207]   --->   Operation 719 'add' 'add_ln207' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 5.83>
ST_27 : Operation 720 [1/1] (0.00ns)   --->   "%add_3690_loc_load = load i64 %add_3690_loc"   --->   Operation 720 'load' 'add_3690_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 721 [1/1] (0.00ns)   --->   "%add_2689_loc_load = load i64 %add_2689_loc"   --->   Operation 721 'load' 'add_2689_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 722 [1/1] (0.00ns)   --->   "%add_1688_loc_load = load i64 %add_1688_loc"   --->   Operation 722 'load' 'add_1688_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 723 [1/1] (0.00ns)   --->   "%add289_5656_loc_load = load i64 %add289_5656_loc"   --->   Operation 723 'load' 'add289_5656_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 724 [1/1] (0.00ns)   --->   "%add289_4655_loc_load = load i64 %add289_4655_loc"   --->   Operation 724 'load' 'add289_4655_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 725 [1/1] (0.00ns)   --->   "%add289_3654_loc_load = load i64 %add289_3654_loc"   --->   Operation 725 'load' 'add289_3654_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 726 [1/1] (0.00ns)   --->   "%add289_2653_loc_load = load i64 %add289_2653_loc"   --->   Operation 726 'load' 'add289_2653_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 727 [1/1] (0.00ns)   --->   "%add289_1103652_loc_load = load i64 %add289_1103652_loc"   --->   Operation 727 'load' 'add289_1103652_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 728 [1/1] (0.00ns)   --->   "%add289651_loc_load = load i64 %add289651_loc"   --->   Operation 728 'load' 'add289651_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 729 [2/2] (0.54ns)   --->   "%call_ln113 = call void @test_Pipeline_VITIS_LOOP_151_23, i64 %add289_4655_loc_load, i64 %add289_3654_loc_load, i64 %add289_2653_loc_load, i64 %add289_1103652_loc_load, i64 %add289651_loc_load, i64 %arr_35, i32 %arg1_r_10_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_14_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_14_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_13_loc_load, i64 %add346_176_2650_loc, i64 %add346_176_1649_loc, i64 %add346_176648_loc, i64 %add346_2647_loc, i64 %add346_190646_loc, i64 %add346645_loc" [d5.cpp:113]   --->   Operation 729 'call' 'call_ln113' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : [1/1] (1.32ns)   --->   Input mux for Operation 730 '%mul_ln192_2 = mul i64 %zext_ln90_11, i64 %zext_ln90_27'
ST_27 : Operation 730 [1/1] (2.09ns)   --->   "%mul_ln192_2 = mul i64 %zext_ln90_11, i64 %zext_ln90_27" [d5.cpp:192]   --->   Operation 730 'mul' 'mul_ln192_2' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.32ns)   --->   Input mux for Operation 731 '%mul_ln192_4 = mul i64 %zext_ln90_13, i64 %zext_ln90_26'
ST_27 : Operation 731 [1/1] (2.09ns)   --->   "%mul_ln192_4 = mul i64 %zext_ln90_13, i64 %zext_ln90_26" [d5.cpp:192]   --->   Operation 731 'mul' 'mul_ln192_4' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.32ns)   --->   Input mux for Operation 732 '%mul_ln192_5 = mul i64 %zext_ln90_14, i64 %zext_ln90_23'
ST_27 : Operation 732 [1/1] (2.09ns)   --->   "%mul_ln192_5 = mul i64 %zext_ln90_14, i64 %zext_ln90_23" [d5.cpp:192]   --->   Operation 732 'mul' 'mul_ln192_5' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.32ns)   --->   Input mux for Operation 733 '%mul_ln192_6 = mul i64 %zext_ln191, i64 %zext_ln90_25'
ST_27 : Operation 733 [1/1] (2.09ns)   --->   "%mul_ln192_6 = mul i64 %zext_ln191, i64 %zext_ln90_25" [d5.cpp:192]   --->   Operation 733 'mul' 'mul_ln192_6' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 734 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i36 %lshr_ln200_1" [d5.cpp:200]   --->   Operation 734 'zext' 'zext_ln200' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.32ns)   --->   Input mux for Operation 735 '%mul_ln200 = mul i64 %zext_ln90_7, i64 %zext_ln184'
ST_27 : Operation 735 [1/1] (2.09ns)   --->   "%mul_ln200 = mul i64 %zext_ln90_7, i64 %zext_ln184" [d5.cpp:200]   --->   Operation 735 'mul' 'mul_ln200' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 736 [1/1] (0.00ns)   --->   "%zext_ln200_1 = zext i64 %mul_ln200" [d5.cpp:200]   --->   Operation 736 'zext' 'zext_ln200_1' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.32ns)   --->   Input mux for Operation 737 '%mul_ln200_1 = mul i64 %zext_ln90_8, i64 %zext_ln90_28'
ST_27 : Operation 737 [1/1] (2.09ns)   --->   "%mul_ln200_1 = mul i64 %zext_ln90_8, i64 %zext_ln90_28" [d5.cpp:200]   --->   Operation 737 'mul' 'mul_ln200_1' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln200_2 = zext i64 %mul_ln200_1" [d5.cpp:200]   --->   Operation 738 'zext' 'zext_ln200_2' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.32ns)   --->   Input mux for Operation 739 '%mul_ln200_2 = mul i64 %zext_ln90_9, i64 %zext_ln90_27'
ST_27 : Operation 739 [1/1] (2.09ns)   --->   "%mul_ln200_2 = mul i64 %zext_ln90_9, i64 %zext_ln90_27" [d5.cpp:200]   --->   Operation 739 'mul' 'mul_ln200_2' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 740 [1/1] (0.00ns)   --->   "%zext_ln200_3 = zext i64 %mul_ln200_2" [d5.cpp:200]   --->   Operation 740 'zext' 'zext_ln200_3' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.32ns)   --->   Input mux for Operation 741 '%mul_ln200_3 = mul i64 %zext_ln90_10, i64 %zext_ln90_24'
ST_27 : Operation 741 [1/1] (2.09ns)   --->   "%mul_ln200_3 = mul i64 %zext_ln90_10, i64 %zext_ln90_24" [d5.cpp:200]   --->   Operation 741 'mul' 'mul_ln200_3' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln200_4 = zext i64 %mul_ln200_3" [d5.cpp:200]   --->   Operation 742 'zext' 'zext_ln200_4' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.32ns)   --->   Input mux for Operation 743 '%mul_ln200_4 = mul i64 %zext_ln90_11, i64 %zext_ln90_26'
ST_27 : Operation 743 [1/1] (2.09ns)   --->   "%mul_ln200_4 = mul i64 %zext_ln90_11, i64 %zext_ln90_26" [d5.cpp:200]   --->   Operation 743 'mul' 'mul_ln200_4' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 744 [1/1] (0.00ns)   --->   "%zext_ln200_5 = zext i64 %mul_ln200_4" [d5.cpp:200]   --->   Operation 744 'zext' 'zext_ln200_5' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.32ns)   --->   Input mux for Operation 745 '%mul_ln200_5 = mul i64 %zext_ln90_12, i64 %zext_ln90_23'
ST_27 : Operation 745 [1/1] (2.09ns)   --->   "%mul_ln200_5 = mul i64 %zext_ln90_12, i64 %zext_ln90_23" [d5.cpp:200]   --->   Operation 745 'mul' 'mul_ln200_5' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 746 [1/1] (0.00ns)   --->   "%zext_ln200_6 = zext i64 %mul_ln200_5" [d5.cpp:200]   --->   Operation 746 'zext' 'zext_ln200_6' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.32ns)   --->   Input mux for Operation 747 '%mul_ln200_6 = mul i64 %zext_ln90_13, i64 %zext_ln90_25'
ST_27 : Operation 747 [1/1] (2.09ns)   --->   "%mul_ln200_6 = mul i64 %zext_ln90_13, i64 %zext_ln90_25" [d5.cpp:200]   --->   Operation 747 'mul' 'mul_ln200_6' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln200_7 = zext i64 %mul_ln200_6" [d5.cpp:200]   --->   Operation 748 'zext' 'zext_ln200_7' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.32ns)   --->   Input mux for Operation 749 '%mul_ln200_7 = mul i64 %zext_ln90_14, i64 %zext_ln90_22'
ST_27 : Operation 749 [1/1] (2.09ns)   --->   "%mul_ln200_7 = mul i64 %zext_ln90_14, i64 %zext_ln90_22" [d5.cpp:200]   --->   Operation 749 'mul' 'mul_ln200_7' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln200_8 = zext i64 %mul_ln200_7" [d5.cpp:200]   --->   Operation 750 'zext' 'zext_ln200_8' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.32ns)   --->   Input mux for Operation 751 '%mul_ln200_8 = mul i64 %zext_ln191, i64 %zext_ln90_21'
ST_27 : Operation 751 [1/1] (2.09ns)   --->   "%mul_ln200_8 = mul i64 %zext_ln191, i64 %zext_ln90_21" [d5.cpp:200]   --->   Operation 751 'mul' 'mul_ln200_8' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 752 [1/1] (0.00ns)   --->   "%zext_ln200_9 = zext i64 %mul_ln200_8" [d5.cpp:200]   --->   Operation 752 'zext' 'zext_ln200_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 753 [1/1] (0.00ns)   --->   "%zext_ln200_10 = zext i64 %add289_5656_loc_load" [d5.cpp:200]   --->   Operation 753 'zext' 'zext_ln200_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln200_11 = zext i36 %lshr_ln" [d5.cpp:200]   --->   Operation 754 'zext' 'zext_ln200_11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 755 [1/1] (0.00ns)   --->   "%trunc_ln200 = trunc i64 %mul_ln200_8" [d5.cpp:200]   --->   Operation 755 'trunc' 'trunc_ln200' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 756 [1/1] (0.00ns)   --->   "%trunc_ln200_2 = trunc i64 %mul_ln200_7" [d5.cpp:200]   --->   Operation 756 'trunc' 'trunc_ln200_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 757 [1/1] (0.00ns)   --->   "%trunc_ln200_3 = trunc i64 %mul_ln200_6" [d5.cpp:200]   --->   Operation 757 'trunc' 'trunc_ln200_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 758 [1/1] (0.00ns)   --->   "%trunc_ln200_4 = trunc i64 %mul_ln200_5" [d5.cpp:200]   --->   Operation 758 'trunc' 'trunc_ln200_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 759 [1/1] (0.00ns)   --->   "%trunc_ln200_5 = trunc i64 %mul_ln200_4" [d5.cpp:200]   --->   Operation 759 'trunc' 'trunc_ln200_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 760 [1/1] (0.00ns)   --->   "%trunc_ln200_6 = trunc i64 %mul_ln200_3" [d5.cpp:200]   --->   Operation 760 'trunc' 'trunc_ln200_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 761 [1/1] (0.00ns)   --->   "%trunc_ln200_7 = trunc i64 %mul_ln200_2" [d5.cpp:200]   --->   Operation 761 'trunc' 'trunc_ln200_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 762 [1/1] (0.00ns)   --->   "%trunc_ln200_8 = trunc i64 %mul_ln200_1" [d5.cpp:200]   --->   Operation 762 'trunc' 'trunc_ln200_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 763 [1/1] (0.00ns)   --->   "%trunc_ln200_9 = trunc i64 %mul_ln200" [d5.cpp:200]   --->   Operation 763 'trunc' 'trunc_ln200_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 764 [1/1] (0.00ns)   --->   "%trunc_ln200_10 = trunc i64 %add289_5656_loc_load" [d5.cpp:200]   --->   Operation 764 'trunc' 'trunc_ln200_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 765 [1/1] (1.08ns)   --->   "%add_ln200_4 = add i65 %zext_ln200_9, i65 %zext_ln200_7" [d5.cpp:200]   --->   Operation 765 'add' 'add_ln200_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln200_12 = zext i65 %add_ln200_4" [d5.cpp:200]   --->   Operation 766 'zext' 'zext_ln200_12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 767 [1/1] (1.09ns)   --->   "%add_ln200_5 = add i66 %zext_ln200_12, i66 %zext_ln200_8" [d5.cpp:200]   --->   Operation 767 'add' 'add_ln200_5' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 768 [1/1] (1.08ns)   --->   "%add_ln200_6 = add i65 %zext_ln200_5, i65 %zext_ln200_4" [d5.cpp:200]   --->   Operation 768 'add' 'add_ln200_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 769 [1/1] (0.00ns)   --->   "%zext_ln200_14 = zext i65 %add_ln200_6" [d5.cpp:200]   --->   Operation 769 'zext' 'zext_ln200_14' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 770 [1/1] (1.09ns)   --->   "%add_ln200_7 = add i66 %zext_ln200_14, i66 %zext_ln200_6" [d5.cpp:200]   --->   Operation 770 'add' 'add_ln200_7' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 771 [1/1] (1.08ns)   --->   "%add_ln200_9 = add i65 %zext_ln200_2, i65 %zext_ln200_1" [d5.cpp:200]   --->   Operation 771 'add' 'add_ln200_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 772 [1/1] (0.00ns)   --->   "%zext_ln200_17 = zext i65 %add_ln200_9" [d5.cpp:200]   --->   Operation 772 'zext' 'zext_ln200_17' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 773 [1/1] (1.09ns)   --->   "%add_ln200_10 = add i66 %zext_ln200_17, i66 %zext_ln200_3" [d5.cpp:200]   --->   Operation 773 'add' 'add_ln200_10' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 774 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln200_12 = add i65 %zext_ln200_10, i65 %zext_ln200_11" [d5.cpp:200]   --->   Operation 774 'add' 'add_ln200_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 775 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln200_13 = add i65 %add_ln200_12, i65 %zext_ln200" [d5.cpp:200]   --->   Operation 775 'add' 'add_ln200_13' <Predicate = true> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 776 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i36 %lshr_ln3" [d5.cpp:203]   --->   Operation 776 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 777 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_2 = add i64 %add_ln195_15, i64 %add_ln195_6" [d5.cpp:195]   --->   Operation 777 'add' 'add_ln195_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 778 [1/1] (0.00ns)   --->   "%trunc_ln195_8 = trunc i64 %add_3690_loc_load" [d5.cpp:195]   --->   Operation 778 'trunc' 'trunc_ln195_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 779 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_18 = add i28 %add_ln195_17, i28 %add_ln195_16" [d5.cpp:195]   --->   Operation 779 'add' 'add_ln195_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 780 [1/1] (1.08ns)   --->   "%add_ln203_1 = add i64 %add_3690_loc_load, i64 %zext_ln203" [d5.cpp:203]   --->   Operation 780 'add' 'add_ln203_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 781 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln203 = add i64 %add_ln203_1, i64 %add_ln195_2" [d5.cpp:203]   --->   Operation 781 'add' 'add_ln203' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 782 [1/1] (0.97ns)   --->   "%add_ln203_2 = add i28 %trunc_ln195_8, i28 %trunc_ln2" [d5.cpp:203]   --->   Operation 782 'add' 'add_ln203_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 783 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_3 = add i28 %add_ln203_2, i28 %add_ln195_18" [d5.cpp:203]   --->   Operation 783 'add' 'out1_w_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 784 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln203, i32 28, i32 63" [d5.cpp:204]   --->   Operation 784 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 785 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i36 %lshr_ln4" [d5.cpp:204]   --->   Operation 785 'zext' 'zext_ln204' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 786 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_3 = add i64 %add_ln194_17, i64 %add_ln194_8" [d5.cpp:194]   --->   Operation 786 'add' 'add_ln194_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 787 [1/1] (0.00ns)   --->   "%trunc_ln194_8 = trunc i64 %add_2689_loc_load" [d5.cpp:194]   --->   Operation 787 'trunc' 'trunc_ln194_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 788 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_20 = add i28 %add_ln194_19, i28 %add_ln194_18" [d5.cpp:194]   --->   Operation 788 'add' 'add_ln194_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 789 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln203, i32 28, i32 55" [d5.cpp:204]   --->   Operation 789 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 790 [1/1] (1.08ns)   --->   "%add_ln204_1 = add i64 %add_2689_loc_load, i64 %zext_ln204" [d5.cpp:204]   --->   Operation 790 'add' 'add_ln204_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 791 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln204 = add i64 %add_ln204_1, i64 %add_ln194_3" [d5.cpp:204]   --->   Operation 791 'add' 'add_ln204' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 792 [1/1] (0.97ns)   --->   "%add_ln204_2 = add i28 %trunc_ln194_8, i28 %trunc_ln3" [d5.cpp:204]   --->   Operation 792 'add' 'add_ln204_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 793 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_4 = add i28 %add_ln204_2, i28 %add_ln194_20" [d5.cpp:204]   --->   Operation 793 'add' 'out1_w_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 794 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln204, i32 28, i32 63" [d5.cpp:205]   --->   Operation 794 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i36 %lshr_ln5" [d5.cpp:205]   --->   Operation 795 'zext' 'zext_ln205' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 796 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_4 = add i64 %add_ln193_18, i64 %add_ln193_9" [d5.cpp:193]   --->   Operation 796 'add' 'add_ln193_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 797 [1/1] (0.00ns)   --->   "%trunc_ln193_8 = trunc i64 %add_1688_loc_load" [d5.cpp:193]   --->   Operation 797 'trunc' 'trunc_ln193_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 798 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_21 = add i28 %add_ln193_20, i28 %add_ln193_19" [d5.cpp:193]   --->   Operation 798 'add' 'add_ln193_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 799 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln204, i32 28, i32 55" [d5.cpp:205]   --->   Operation 799 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 800 [1/1] (1.08ns)   --->   "%add_ln205_1 = add i64 %add_1688_loc_load, i64 %zext_ln205" [d5.cpp:205]   --->   Operation 800 'add' 'add_ln205_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 801 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln205 = add i64 %add_ln205_1, i64 %add_ln193_4" [d5.cpp:205]   --->   Operation 801 'add' 'add_ln205' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 802 [1/1] (0.97ns)   --->   "%add_ln205_2 = add i28 %trunc_ln193_8, i28 %trunc_ln4" [d5.cpp:205]   --->   Operation 802 'add' 'add_ln205_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 803 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_5 = add i28 %add_ln205_2, i28 %add_ln193_21" [d5.cpp:205]   --->   Operation 803 'add' 'out1_w_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 804 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln205, i32 28, i32 63" [d5.cpp:206]   --->   Operation 804 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 805 [1/1] (1.08ns)   --->   "%add_ln192_9 = add i64 %mul_ln192_5, i64 %mul_ln192_4" [d5.cpp:192]   --->   Operation 805 'add' 'add_ln192_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 806 [1/1] (1.08ns)   --->   "%add_ln192_10 = add i64 %mul_ln192_6, i64 %mul_ln192_2" [d5.cpp:192]   --->   Operation 806 'add' 'add_ln192_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 807 [1/1] (0.00ns)   --->   "%trunc_ln192_4 = trunc i64 %add_ln192_9" [d5.cpp:192]   --->   Operation 807 'trunc' 'trunc_ln192_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 808 [1/1] (0.00ns)   --->   "%trunc_ln192_5 = trunc i64 %add_ln192_10" [d5.cpp:192]   --->   Operation 808 'trunc' 'trunc_ln192_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 809 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192_11 = add i64 %add_ln192_10, i64 %add_ln192_9" [d5.cpp:192]   --->   Operation 809 'add' 'add_ln192_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 810 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192_15 = add i28 %trunc_ln192_5, i28 %trunc_ln192_4" [d5.cpp:192]   --->   Operation 810 'add' 'add_ln192_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 811 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln192_17 = add i64 %add_ln192_14, i64 %add_ln192_11" [d5.cpp:192]   --->   Operation 811 'add' 'add_ln192_17' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 812 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln192_19 = add i28 %add_ln192_16, i28 %add_ln192_15" [d5.cpp:192]   --->   Operation 812 'add' 'add_ln192_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 813 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln205, i32 28, i32 55" [d5.cpp:206]   --->   Operation 813 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 814 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_1 = add i28 %trunc_ln200_10, i28 %trunc_ln200_9" [d5.cpp:208]   --->   Operation 814 'add' 'add_ln208_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 815 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_2 = add i28 %add_ln208_1, i28 %trunc_ln200_s" [d5.cpp:208]   --->   Operation 815 'add' 'add_ln208_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 816 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_4 = add i28 %trunc_ln200_8, i28 %trunc_ln200_7" [d5.cpp:208]   --->   Operation 816 'add' 'add_ln208_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 817 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_5 = add i28 %add_ln208_4, i28 %trunc_ln200_6" [d5.cpp:208]   --->   Operation 817 'add' 'add_ln208_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 818 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_6 = add i28 %add_ln208_5, i28 %add_ln208_2" [d5.cpp:208]   --->   Operation 818 'add' 'add_ln208_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 819 [1/1] (0.97ns)   --->   "%add_ln208_7 = add i28 %trunc_ln200_2, i28 %trunc_ln200_3" [d5.cpp:208]   --->   Operation 819 'add' 'add_ln208_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 820 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_8 = add i28 %add_ln208_7, i28 %trunc_ln200" [d5.cpp:208]   --->   Operation 820 'add' 'add_ln208_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 821 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_9 = add i28 %trunc_ln200_4, i28 %trunc_ln200_1" [d5.cpp:208]   --->   Operation 821 'add' 'add_ln208_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 822 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_10 = add i28 %add_ln208_9, i28 %trunc_ln200_5" [d5.cpp:208]   --->   Operation 822 'add' 'add_ln208_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 823 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_11 = add i28 %add_ln208_10, i28 %add_ln208_8" [d5.cpp:208]   --->   Operation 823 'add' 'add_ln208_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 824 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_3 = add i28 %add_ln208_11, i28 %add_ln208_6" [d5.cpp:208]   --->   Operation 824 'add' 'add_ln208_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 5.59>
ST_28 : Operation 825 [1/1] (0.00ns)   --->   "%add687_loc_load = load i64 %add687_loc"   --->   Operation 825 'load' 'add687_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 826 [1/2] (1.22ns)   --->   "%call_ln113 = call void @test_Pipeline_VITIS_LOOP_151_23, i64 %add289_4655_loc_load, i64 %add289_3654_loc_load, i64 %add289_2653_loc_load, i64 %add289_1103652_loc_load, i64 %add289651_loc_load, i64 %arr_35, i32 %arg1_r_10_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_14_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_14_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_13_loc_load, i64 %add346_176_2650_loc, i64 %add346_176_1649_loc, i64 %add346_176648_loc, i64 %add346_2647_loc, i64 %add346_190646_loc, i64 %add346645_loc" [d5.cpp:113]   --->   Operation 826 'call' 'call_ln113' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 827 '%mul_ln184 = mul i64 %zext_ln90_9, i64 %zext_ln90_21'
ST_28 : Operation 827 [1/1] (2.09ns)   --->   "%mul_ln184 = mul i64 %zext_ln90_9, i64 %zext_ln90_21" [d5.cpp:184]   --->   Operation 827 'mul' 'mul_ln184' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 828 '%mul_ln184_1 = mul i64 %zext_ln90_8, i64 %zext_ln90_22'
ST_28 : Operation 828 [1/1] (2.09ns)   --->   "%mul_ln184_1 = mul i64 %zext_ln90_8, i64 %zext_ln90_22" [d5.cpp:184]   --->   Operation 828 'mul' 'mul_ln184_1' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 829 '%mul_ln184_2 = mul i64 %zext_ln90_7, i64 %zext_ln90_25'
ST_28 : Operation 829 [1/1] (2.09ns)   --->   "%mul_ln184_2 = mul i64 %zext_ln90_7, i64 %zext_ln90_25" [d5.cpp:184]   --->   Operation 829 'mul' 'mul_ln184_2' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 830 '%mul_ln184_3 = mul i64 %zext_ln90_6, i64 %zext_ln90_23'
ST_28 : Operation 830 [1/1] (2.09ns)   --->   "%mul_ln184_3 = mul i64 %zext_ln90_6, i64 %zext_ln90_23" [d5.cpp:184]   --->   Operation 830 'mul' 'mul_ln184_3' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 831 '%mul_ln184_4 = mul i64 %zext_ln90_5, i64 %zext_ln90_26'
ST_28 : Operation 831 [1/1] (2.09ns)   --->   "%mul_ln184_4 = mul i64 %zext_ln90_5, i64 %zext_ln90_26" [d5.cpp:184]   --->   Operation 831 'mul' 'mul_ln184_4' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 832 '%mul_ln184_5 = mul i64 %zext_ln90_4, i64 %zext_ln90_24'
ST_28 : Operation 832 [1/1] (2.09ns)   --->   "%mul_ln184_5 = mul i64 %zext_ln90_4, i64 %zext_ln90_24" [d5.cpp:184]   --->   Operation 832 'mul' 'mul_ln184_5' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 833 '%mul_ln184_6 = mul i64 %zext_ln90_3, i64 %zext_ln90_27'
ST_28 : Operation 833 [1/1] (2.09ns)   --->   "%mul_ln184_6 = mul i64 %zext_ln90_3, i64 %zext_ln90_27" [d5.cpp:184]   --->   Operation 833 'mul' 'mul_ln184_6' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 834 '%mul_ln184_7 = mul i64 %zext_ln90_2, i64 %zext_ln90_28'
ST_28 : Operation 834 [1/1] (2.09ns)   --->   "%mul_ln184_7 = mul i64 %zext_ln90_2, i64 %zext_ln90_28" [d5.cpp:184]   --->   Operation 834 'mul' 'mul_ln184_7' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 835 '%mul_ln184_8 = mul i64 %zext_ln90_1, i64 %zext_ln184'
ST_28 : Operation 835 [1/1] (2.09ns)   --->   "%mul_ln184_8 = mul i64 %zext_ln90_1, i64 %zext_ln184" [d5.cpp:184]   --->   Operation 835 'mul' 'mul_ln184_8' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 836 '%mul_ln185 = mul i64 %zext_ln90_10, i64 %zext_ln90_21'
ST_28 : Operation 836 [1/1] (2.09ns)   --->   "%mul_ln185 = mul i64 %zext_ln90_10, i64 %zext_ln90_21" [d5.cpp:185]   --->   Operation 836 'mul' 'mul_ln185' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 837 '%mul_ln185_1 = mul i64 %zext_ln90_9, i64 %zext_ln90_22'
ST_28 : Operation 837 [1/1] (2.09ns)   --->   "%mul_ln185_1 = mul i64 %zext_ln90_9, i64 %zext_ln90_22" [d5.cpp:185]   --->   Operation 837 'mul' 'mul_ln185_1' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 838 '%mul_ln185_2 = mul i64 %zext_ln90_7, i64 %zext_ln90_23'
ST_28 : Operation 838 [1/1] (2.09ns)   --->   "%mul_ln185_2 = mul i64 %zext_ln90_7, i64 %zext_ln90_23" [d5.cpp:185]   --->   Operation 838 'mul' 'mul_ln185_2' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 839 '%mul_ln185_3 = mul i64 %zext_ln90_6, i64 %zext_ln90_26'
ST_28 : Operation 839 [1/1] (2.09ns)   --->   "%mul_ln185_3 = mul i64 %zext_ln90_6, i64 %zext_ln90_26" [d5.cpp:185]   --->   Operation 839 'mul' 'mul_ln185_3' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 840 '%mul_ln185_4 = mul i64 %zext_ln90_8, i64 %zext_ln90_25'
ST_28 : Operation 840 [1/1] (2.09ns)   --->   "%mul_ln185_4 = mul i64 %zext_ln90_8, i64 %zext_ln90_25" [d5.cpp:185]   --->   Operation 840 'mul' 'mul_ln185_4' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 841 '%mul_ln185_5 = mul i64 %zext_ln90_5, i64 %zext_ln90_24'
ST_28 : Operation 841 [1/1] (2.09ns)   --->   "%mul_ln185_5 = mul i64 %zext_ln90_5, i64 %zext_ln90_24" [d5.cpp:185]   --->   Operation 841 'mul' 'mul_ln185_5' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 842 '%mul_ln185_6 = mul i64 %zext_ln90_4, i64 %zext_ln90_27'
ST_28 : Operation 842 [1/1] (2.09ns)   --->   "%mul_ln185_6 = mul i64 %zext_ln90_4, i64 %zext_ln90_27" [d5.cpp:185]   --->   Operation 842 'mul' 'mul_ln185_6' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 843 '%mul_ln185_7 = mul i64 %zext_ln90_3, i64 %zext_ln90_28'
ST_28 : Operation 843 [1/1] (2.09ns)   --->   "%mul_ln185_7 = mul i64 %zext_ln90_3, i64 %zext_ln90_28" [d5.cpp:185]   --->   Operation 843 'mul' 'mul_ln185_7' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 844 '%mul_ln185_8 = mul i64 %zext_ln90_2, i64 %zext_ln184'
ST_28 : Operation 844 [1/1] (2.09ns)   --->   "%mul_ln185_8 = mul i64 %zext_ln90_2, i64 %zext_ln184" [d5.cpp:185]   --->   Operation 844 'mul' 'mul_ln185_8' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 845 '%mul_ln186 = mul i64 %zext_ln90_11, i64 %zext_ln90_21'
ST_28 : Operation 845 [1/1] (2.09ns)   --->   "%mul_ln186 = mul i64 %zext_ln90_11, i64 %zext_ln90_21" [d5.cpp:186]   --->   Operation 845 'mul' 'mul_ln186' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 846 '%mul_ln186_1 = mul i64 %zext_ln90_10, i64 %zext_ln90_22'
ST_28 : Operation 846 [1/1] (2.09ns)   --->   "%mul_ln186_1 = mul i64 %zext_ln90_10, i64 %zext_ln90_22" [d5.cpp:186]   --->   Operation 846 'mul' 'mul_ln186_1' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 847 '%mul_ln186_2 = mul i64 %zext_ln90_9, i64 %zext_ln90_25'
ST_28 : Operation 847 [1/1] (2.09ns)   --->   "%mul_ln186_2 = mul i64 %zext_ln90_9, i64 %zext_ln90_25" [d5.cpp:186]   --->   Operation 847 'mul' 'mul_ln186_2' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 848 '%mul_ln186_3 = mul i64 %zext_ln90_8, i64 %zext_ln90_23'
ST_28 : Operation 848 [1/1] (2.09ns)   --->   "%mul_ln186_3 = mul i64 %zext_ln90_8, i64 %zext_ln90_23" [d5.cpp:186]   --->   Operation 848 'mul' 'mul_ln186_3' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 849 '%mul_ln186_4 = mul i64 %zext_ln90_7, i64 %zext_ln90_26'
ST_28 : Operation 849 [1/1] (2.09ns)   --->   "%mul_ln186_4 = mul i64 %zext_ln90_7, i64 %zext_ln90_26" [d5.cpp:186]   --->   Operation 849 'mul' 'mul_ln186_4' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 850 '%mul_ln186_5 = mul i64 %zext_ln90_6, i64 %zext_ln90_24'
ST_28 : Operation 850 [1/1] (2.09ns)   --->   "%mul_ln186_5 = mul i64 %zext_ln90_6, i64 %zext_ln90_24" [d5.cpp:186]   --->   Operation 850 'mul' 'mul_ln186_5' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 851 '%mul_ln186_6 = mul i64 %zext_ln90_5, i64 %zext_ln90_27'
ST_28 : Operation 851 [1/1] (2.09ns)   --->   "%mul_ln186_6 = mul i64 %zext_ln90_5, i64 %zext_ln90_27" [d5.cpp:186]   --->   Operation 851 'mul' 'mul_ln186_6' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 852 '%mul_ln186_7 = mul i64 %zext_ln90_4, i64 %zext_ln90_28'
ST_28 : Operation 852 [1/1] (2.09ns)   --->   "%mul_ln186_7 = mul i64 %zext_ln90_4, i64 %zext_ln90_28" [d5.cpp:186]   --->   Operation 852 'mul' 'mul_ln186_7' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 853 [1/1] (1.08ns)   --->   "%add_ln186 = add i64 %mul_ln186_5, i64 %mul_ln186_6" [d5.cpp:186]   --->   Operation 853 'add' 'add_ln186' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 854 [1/1] (1.08ns)   --->   "%add_ln186_1 = add i64 %mul_ln186_4, i64 %mul_ln186_3" [d5.cpp:186]   --->   Operation 854 'add' 'add_ln186_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 855 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i64 %add_ln186" [d5.cpp:186]   --->   Operation 855 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 856 [1/1] (0.00ns)   --->   "%trunc_ln186_1 = trunc i64 %add_ln186_1" [d5.cpp:186]   --->   Operation 856 'trunc' 'trunc_ln186_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 857 [1/1] (1.08ns)   --->   "%add_ln186_2 = add i64 %add_ln186_1, i64 %add_ln186" [d5.cpp:186]   --->   Operation 857 'add' 'add_ln186_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 858 [1/1] (1.08ns)   --->   "%add_ln186_3 = add i64 %mul_ln186_1, i64 %mul_ln186_2" [d5.cpp:186]   --->   Operation 858 'add' 'add_ln186_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 859 [1/1] (1.08ns)   --->   "%add_ln186_4 = add i64 %mul_ln186, i64 %mul_ln186_7" [d5.cpp:186]   --->   Operation 859 'add' 'add_ln186_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 860 [1/1] (0.00ns)   --->   "%trunc_ln186_2 = trunc i64 %add_ln186_3" [d5.cpp:186]   --->   Operation 860 'trunc' 'trunc_ln186_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 861 [1/1] (0.00ns)   --->   "%trunc_ln186_3 = trunc i64 %add_ln186_4" [d5.cpp:186]   --->   Operation 861 'trunc' 'trunc_ln186_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 862 [1/1] (1.08ns)   --->   "%add_ln186_5 = add i64 %add_ln186_4, i64 %add_ln186_3" [d5.cpp:186]   --->   Operation 862 'add' 'add_ln186_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 863 [1/1] (0.97ns)   --->   "%add_ln186_8 = add i28 %trunc_ln186_3, i28 %trunc_ln186_2" [d5.cpp:186]   --->   Operation 863 'add' 'add_ln186_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 864 '%mul_ln187 = mul i64 %zext_ln90_7, i64 %zext_ln90_24'
ST_28 : Operation 864 [1/1] (2.09ns)   --->   "%mul_ln187 = mul i64 %zext_ln90_7, i64 %zext_ln90_24" [d5.cpp:187]   --->   Operation 864 'mul' 'mul_ln187' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 865 '%mul_ln187_1 = mul i64 %zext_ln90_12, i64 %zext_ln90_21'
ST_28 : Operation 865 [1/1] (2.09ns)   --->   "%mul_ln187_1 = mul i64 %zext_ln90_12, i64 %zext_ln90_21" [d5.cpp:187]   --->   Operation 865 'mul' 'mul_ln187_1' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 866 '%mul_ln187_2 = mul i64 %zext_ln90_11, i64 %zext_ln90_22'
ST_28 : Operation 866 [1/1] (2.09ns)   --->   "%mul_ln187_2 = mul i64 %zext_ln90_11, i64 %zext_ln90_22" [d5.cpp:187]   --->   Operation 866 'mul' 'mul_ln187_2' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 867 '%mul_ln187_3 = mul i64 %zext_ln90_10, i64 %zext_ln90_25'
ST_28 : Operation 867 [1/1] (2.09ns)   --->   "%mul_ln187_3 = mul i64 %zext_ln90_10, i64 %zext_ln90_25" [d5.cpp:187]   --->   Operation 867 'mul' 'mul_ln187_3' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 868 '%mul_ln187_4 = mul i64 %zext_ln90_9, i64 %zext_ln90_23'
ST_28 : Operation 868 [1/1] (2.09ns)   --->   "%mul_ln187_4 = mul i64 %zext_ln90_9, i64 %zext_ln90_23" [d5.cpp:187]   --->   Operation 868 'mul' 'mul_ln187_4' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 869 '%mul_ln187_5 = mul i64 %zext_ln90_8, i64 %zext_ln90_26'
ST_28 : Operation 869 [1/1] (2.09ns)   --->   "%mul_ln187_5 = mul i64 %zext_ln90_8, i64 %zext_ln90_26" [d5.cpp:187]   --->   Operation 869 'mul' 'mul_ln187_5' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 870 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln187 = add i64 %mul_ln187_5, i64 %mul_ln187_3" [d5.cpp:187]   --->   Operation 870 'add' 'add_ln187' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 871 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln187_1 = add i64 %add_ln187, i64 %mul_ln187_4" [d5.cpp:187]   --->   Operation 871 'add' 'add_ln187_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 872 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln187_2 = add i64 %mul_ln187_2, i64 %mul_ln187" [d5.cpp:187]   --->   Operation 872 'add' 'add_ln187_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 873 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln187_3 = add i64 %add_ln187_2, i64 %mul_ln187_1" [d5.cpp:187]   --->   Operation 873 'add' 'add_ln187_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 874 [1/1] (0.00ns)   --->   "%trunc_ln187 = trunc i64 %add_ln187_1" [d5.cpp:187]   --->   Operation 874 'trunc' 'trunc_ln187' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 875 [1/1] (0.00ns)   --->   "%trunc_ln187_1 = trunc i64 %add_ln187_3" [d5.cpp:187]   --->   Operation 875 'trunc' 'trunc_ln187_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 876 [1/1] (0.97ns)   --->   "%add_ln187_5 = add i28 %trunc_ln187_1, i28 %trunc_ln187" [d5.cpp:187]   --->   Operation 876 'add' 'add_ln187_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 877 '%mul_ln188 = mul i64 %zext_ln90_13, i64 %zext_ln90_21'
ST_28 : Operation 877 [1/1] (2.09ns)   --->   "%mul_ln188 = mul i64 %zext_ln90_13, i64 %zext_ln90_21" [d5.cpp:188]   --->   Operation 877 'mul' 'mul_ln188' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 878 '%mul_ln188_1 = mul i64 %zext_ln90_12, i64 %zext_ln90_22'
ST_28 : Operation 878 [1/1] (2.09ns)   --->   "%mul_ln188_1 = mul i64 %zext_ln90_12, i64 %zext_ln90_22" [d5.cpp:188]   --->   Operation 878 'mul' 'mul_ln188_1' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 879 '%mul_ln188_2 = mul i64 %zext_ln90_11, i64 %zext_ln90_25'
ST_28 : Operation 879 [1/1] (2.09ns)   --->   "%mul_ln188_2 = mul i64 %zext_ln90_11, i64 %zext_ln90_25" [d5.cpp:188]   --->   Operation 879 'mul' 'mul_ln188_2' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 880 '%mul_ln188_3 = mul i64 %zext_ln90_10, i64 %zext_ln90_23'
ST_28 : Operation 880 [1/1] (2.09ns)   --->   "%mul_ln188_3 = mul i64 %zext_ln90_10, i64 %zext_ln90_23" [d5.cpp:188]   --->   Operation 880 'mul' 'mul_ln188_3' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 881 [1/1] (1.08ns)   --->   "%add_ln188 = add i64 %mul_ln188, i64 %mul_ln188_2" [d5.cpp:188]   --->   Operation 881 'add' 'add_ln188' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 882 [1/1] (1.08ns)   --->   "%add_ln188_1 = add i64 %mul_ln188_1, i64 %mul_ln188_3" [d5.cpp:188]   --->   Operation 882 'add' 'add_ln188_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 883 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i64 %add_ln188" [d5.cpp:188]   --->   Operation 883 'trunc' 'trunc_ln188' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 884 [1/1] (0.00ns)   --->   "%trunc_ln188_1 = trunc i64 %add_ln188_1" [d5.cpp:188]   --->   Operation 884 'trunc' 'trunc_ln188_1' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 885 '%mul_ln189 = mul i64 %zext_ln90_14, i64 %zext_ln90_21'
ST_28 : Operation 885 [1/1] (2.09ns)   --->   "%mul_ln189 = mul i64 %zext_ln90_14, i64 %zext_ln90_21" [d5.cpp:189]   --->   Operation 885 'mul' 'mul_ln189' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 886 '%mul_ln189_1 = mul i64 %zext_ln90_13, i64 %zext_ln90_22'
ST_28 : Operation 886 [1/1] (2.09ns)   --->   "%mul_ln189_1 = mul i64 %zext_ln90_13, i64 %zext_ln90_22" [d5.cpp:189]   --->   Operation 886 'mul' 'mul_ln189_1' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 887 [1/1] (1.08ns)   --->   "%add_ln189 = add i64 %mul_ln189_1, i64 %mul_ln189" [d5.cpp:189]   --->   Operation 887 'add' 'add_ln189' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 888 [1/1] (0.00ns)   --->   "%trunc_ln189_1 = trunc i64 %add_ln189" [d5.cpp:189]   --->   Operation 888 'trunc' 'trunc_ln189_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 889 [1/1] (0.00ns)   --->   "%zext_ln200_13 = zext i66 %add_ln200_5" [d5.cpp:200]   --->   Operation 889 'zext' 'zext_ln200_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 890 [1/1] (0.00ns)   --->   "%zext_ln200_15 = zext i66 %add_ln200_7" [d5.cpp:200]   --->   Operation 890 'zext' 'zext_ln200_15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 891 [1/1] (1.10ns)   --->   "%add_ln200_43 = add i66 %add_ln200_7, i66 %add_ln200_5" [d5.cpp:200]   --->   Operation 891 'add' 'add_ln200_43' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 892 [1/1] (1.10ns)   --->   "%add_ln200_8 = add i67 %zext_ln200_15, i67 %zext_ln200_13" [d5.cpp:200]   --->   Operation 892 'add' 'add_ln200_8' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 893 [1/1] (0.00ns)   --->   "%trunc_ln200_12 = trunc i66 %add_ln200_43" [d5.cpp:200]   --->   Operation 893 'trunc' 'trunc_ln200_12' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 894 [1/1] (0.00ns)   --->   "%zext_ln200_16 = zext i67 %add_ln200_8" [d5.cpp:200]   --->   Operation 894 'zext' 'zext_ln200_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 895 [1/1] (0.00ns)   --->   "%zext_ln200_18 = zext i66 %add_ln200_10" [d5.cpp:200]   --->   Operation 895 'zext' 'zext_ln200_18' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 896 [1/1] (0.00ns)   --->   "%zext_ln200_19 = zext i65 %add_ln200_13" [d5.cpp:200]   --->   Operation 896 'zext' 'zext_ln200_19' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 897 [1/1] (1.10ns)   --->   "%add_ln200_14 = add i67 %zext_ln200_19, i67 %zext_ln200_18" [d5.cpp:200]   --->   Operation 897 'add' 'add_ln200_14' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 898 [1/1] (0.00ns)   --->   "%trunc_ln200_13 = trunc i67 %add_ln200_14" [d5.cpp:200]   --->   Operation 898 'trunc' 'trunc_ln200_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 899 [1/1] (0.00ns)   --->   "%zext_ln200_20 = zext i67 %add_ln200_14" [d5.cpp:200]   --->   Operation 899 'zext' 'zext_ln200_20' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 900 [1/1] (1.09ns)   --->   "%add_ln200_35 = add i56 %trunc_ln200_13, i56 %trunc_ln200_12" [d5.cpp:200]   --->   Operation 900 'add' 'add_ln200_35' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 901 [1/1] (1.10ns)   --->   "%add_ln200_11 = add i68 %zext_ln200_20, i68 %zext_ln200_16" [d5.cpp:200]   --->   Operation 901 'add' 'add_ln200_11' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 902 [1/1] (0.00ns)   --->   "%trunc_ln200_11 = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln200_11, i32 28, i32 67" [d5.cpp:200]   --->   Operation 902 'partselect' 'trunc_ln200_11' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 903 '%mul_ln200_9 = mul i64 %zext_ln90_6, i64 %zext_ln184'
ST_28 : Operation 903 [1/1] (2.09ns)   --->   "%mul_ln200_9 = mul i64 %zext_ln90_6, i64 %zext_ln184" [d5.cpp:200]   --->   Operation 903 'mul' 'mul_ln200_9' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 904 '%mul_ln200_10 = mul i64 %zext_ln90_7, i64 %zext_ln90_28'
ST_28 : Operation 904 [1/1] (2.09ns)   --->   "%mul_ln200_10 = mul i64 %zext_ln90_7, i64 %zext_ln90_28" [d5.cpp:200]   --->   Operation 904 'mul' 'mul_ln200_10' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 905 [1/1] (0.00ns)   --->   "%zext_ln200_23 = zext i64 %mul_ln200_10" [d5.cpp:200]   --->   Operation 905 'zext' 'zext_ln200_23' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 906 '%mul_ln200_11 = mul i64 %zext_ln90_8, i64 %zext_ln90_27'
ST_28 : Operation 906 [1/1] (2.09ns)   --->   "%mul_ln200_11 = mul i64 %zext_ln90_8, i64 %zext_ln90_27" [d5.cpp:200]   --->   Operation 906 'mul' 'mul_ln200_11' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 907 [1/1] (0.00ns)   --->   "%zext_ln200_24 = zext i64 %mul_ln200_11" [d5.cpp:200]   --->   Operation 907 'zext' 'zext_ln200_24' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 908 '%mul_ln200_12 = mul i64 %zext_ln90_9, i64 %zext_ln90_24'
ST_28 : Operation 908 [1/1] (2.09ns)   --->   "%mul_ln200_12 = mul i64 %zext_ln90_9, i64 %zext_ln90_24" [d5.cpp:200]   --->   Operation 908 'mul' 'mul_ln200_12' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 909 [1/1] (0.00ns)   --->   "%zext_ln200_25 = zext i64 %mul_ln200_12" [d5.cpp:200]   --->   Operation 909 'zext' 'zext_ln200_25' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 910 '%mul_ln200_13 = mul i64 %zext_ln90_10, i64 %zext_ln90_26'
ST_28 : Operation 910 [1/1] (2.09ns)   --->   "%mul_ln200_13 = mul i64 %zext_ln90_10, i64 %zext_ln90_26" [d5.cpp:200]   --->   Operation 910 'mul' 'mul_ln200_13' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 911 [1/1] (0.00ns)   --->   "%zext_ln200_26 = zext i64 %mul_ln200_13" [d5.cpp:200]   --->   Operation 911 'zext' 'zext_ln200_26' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 912 '%mul_ln200_14 = mul i64 %zext_ln90_11, i64 %zext_ln90_23'
ST_28 : Operation 912 [1/1] (2.09ns)   --->   "%mul_ln200_14 = mul i64 %zext_ln90_11, i64 %zext_ln90_23" [d5.cpp:200]   --->   Operation 912 'mul' 'mul_ln200_14' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 913 [1/1] (0.00ns)   --->   "%zext_ln200_27 = zext i64 %mul_ln200_14" [d5.cpp:200]   --->   Operation 913 'zext' 'zext_ln200_27' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 914 '%mul_ln200_15 = mul i64 %zext_ln90_12, i64 %zext_ln90_25'
ST_28 : Operation 914 [1/1] (2.09ns)   --->   "%mul_ln200_15 = mul i64 %zext_ln90_12, i64 %zext_ln90_25" [d5.cpp:200]   --->   Operation 914 'mul' 'mul_ln200_15' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 915 [1/1] (0.00ns)   --->   "%zext_ln200_28 = zext i64 %mul_ln200_15" [d5.cpp:200]   --->   Operation 915 'zext' 'zext_ln200_28' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 916 [1/1] (0.00ns)   --->   "%trunc_ln200_14 = trunc i64 %mul_ln200_15" [d5.cpp:200]   --->   Operation 916 'trunc' 'trunc_ln200_14' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 917 [1/1] (0.00ns)   --->   "%trunc_ln200_15 = trunc i64 %mul_ln200_14" [d5.cpp:200]   --->   Operation 917 'trunc' 'trunc_ln200_15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 918 [1/1] (0.00ns)   --->   "%trunc_ln200_16 = trunc i64 %mul_ln200_13" [d5.cpp:200]   --->   Operation 918 'trunc' 'trunc_ln200_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 919 [1/1] (0.00ns)   --->   "%trunc_ln200_17 = trunc i64 %mul_ln200_12" [d5.cpp:200]   --->   Operation 919 'trunc' 'trunc_ln200_17' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 920 [1/1] (0.00ns)   --->   "%trunc_ln200_18 = trunc i64 %mul_ln200_11" [d5.cpp:200]   --->   Operation 920 'trunc' 'trunc_ln200_18' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 921 [1/1] (0.00ns)   --->   "%trunc_ln200_21 = trunc i64 %mul_ln200_10" [d5.cpp:200]   --->   Operation 921 'trunc' 'trunc_ln200_21' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 922 [1/1] (0.00ns)   --->   "%trunc_ln200_22 = trunc i64 %mul_ln200_9" [d5.cpp:200]   --->   Operation 922 'trunc' 'trunc_ln200_22' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 923 [1/1] (0.00ns)   --->   "%trunc_ln200_19 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln200_35, i32 28, i32 55" [d5.cpp:200]   --->   Operation 923 'partselect' 'trunc_ln200_19' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 924 [1/1] (1.08ns)   --->   "%add_ln200_15 = add i65 %zext_ln200_27, i65 %zext_ln200_28" [d5.cpp:200]   --->   Operation 924 'add' 'add_ln200_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 925 [1/1] (0.00ns)   --->   "%zext_ln200_30 = zext i65 %add_ln200_15" [d5.cpp:200]   --->   Operation 925 'zext' 'zext_ln200_30' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 926 [1/1] (1.08ns)   --->   "%add_ln200_16 = add i65 %zext_ln200_26, i65 %zext_ln200_25" [d5.cpp:200]   --->   Operation 926 'add' 'add_ln200_16' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 927 [1/1] (0.00ns)   --->   "%zext_ln200_31 = zext i65 %add_ln200_16" [d5.cpp:200]   --->   Operation 927 'zext' 'zext_ln200_31' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 928 [1/1] (1.09ns)   --->   "%add_ln200_17 = add i66 %zext_ln200_31, i66 %zext_ln200_30" [d5.cpp:200]   --->   Operation 928 'add' 'add_ln200_17' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 929 [1/1] (1.08ns)   --->   "%add_ln200_18 = add i65 %zext_ln200_24, i65 %zext_ln200_23" [d5.cpp:200]   --->   Operation 929 'add' 'add_ln200_18' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 930 '%mul_ln200_16 = mul i64 %zext_ln90_5, i64 %zext_ln184'
ST_28 : Operation 930 [1/1] (2.09ns)   --->   "%mul_ln200_16 = mul i64 %zext_ln90_5, i64 %zext_ln184" [d5.cpp:200]   --->   Operation 930 'mul' 'mul_ln200_16' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 931 [1/1] (0.00ns)   --->   "%zext_ln200_38 = zext i64 %mul_ln200_16" [d5.cpp:200]   --->   Operation 931 'zext' 'zext_ln200_38' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 932 '%mul_ln200_17 = mul i64 %zext_ln90_6, i64 %zext_ln90_28'
ST_28 : Operation 932 [1/1] (2.09ns)   --->   "%mul_ln200_17 = mul i64 %zext_ln90_6, i64 %zext_ln90_28" [d5.cpp:200]   --->   Operation 932 'mul' 'mul_ln200_17' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 933 [1/1] (0.00ns)   --->   "%zext_ln200_39 = zext i64 %mul_ln200_17" [d5.cpp:200]   --->   Operation 933 'zext' 'zext_ln200_39' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 934 '%mul_ln200_18 = mul i64 %zext_ln90_7, i64 %zext_ln90_27'
ST_28 : Operation 934 [1/1] (2.09ns)   --->   "%mul_ln200_18 = mul i64 %zext_ln90_7, i64 %zext_ln90_27" [d5.cpp:200]   --->   Operation 934 'mul' 'mul_ln200_18' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 935 [1/1] (0.00ns)   --->   "%zext_ln200_40 = zext i64 %mul_ln200_18" [d5.cpp:200]   --->   Operation 935 'zext' 'zext_ln200_40' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 936 '%mul_ln200_19 = mul i64 %zext_ln90_8, i64 %zext_ln90_24'
ST_28 : Operation 936 [1/1] (2.09ns)   --->   "%mul_ln200_19 = mul i64 %zext_ln90_8, i64 %zext_ln90_24" [d5.cpp:200]   --->   Operation 936 'mul' 'mul_ln200_19' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 937 [1/1] (0.00ns)   --->   "%zext_ln200_41 = zext i64 %mul_ln200_19" [d5.cpp:200]   --->   Operation 937 'zext' 'zext_ln200_41' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 938 '%mul_ln200_20 = mul i64 %zext_ln90_9, i64 %zext_ln90_26'
ST_28 : Operation 938 [1/1] (2.09ns)   --->   "%mul_ln200_20 = mul i64 %zext_ln90_9, i64 %zext_ln90_26" [d5.cpp:200]   --->   Operation 938 'mul' 'mul_ln200_20' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 939 [1/1] (0.00ns)   --->   "%zext_ln200_42 = zext i64 %mul_ln200_20" [d5.cpp:200]   --->   Operation 939 'zext' 'zext_ln200_42' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 940 [1/1] (0.00ns)   --->   "%trunc_ln200_23 = trunc i64 %mul_ln200_20" [d5.cpp:200]   --->   Operation 940 'trunc' 'trunc_ln200_23' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 941 [1/1] (0.00ns)   --->   "%trunc_ln200_24 = trunc i64 %mul_ln200_19" [d5.cpp:200]   --->   Operation 941 'trunc' 'trunc_ln200_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 942 [1/1] (0.00ns)   --->   "%trunc_ln200_25 = trunc i64 %mul_ln200_18" [d5.cpp:200]   --->   Operation 942 'trunc' 'trunc_ln200_25' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 943 [1/1] (0.00ns)   --->   "%trunc_ln200_28 = trunc i64 %mul_ln200_17" [d5.cpp:200]   --->   Operation 943 'trunc' 'trunc_ln200_28' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 944 [1/1] (0.00ns)   --->   "%trunc_ln200_29 = trunc i64 %mul_ln200_16" [d5.cpp:200]   --->   Operation 944 'trunc' 'trunc_ln200_29' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 945 [1/1] (1.08ns)   --->   "%add_ln200_23 = add i65 %zext_ln200_42, i65 %zext_ln200_40" [d5.cpp:200]   --->   Operation 945 'add' 'add_ln200_23' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 946 [1/1] (0.00ns)   --->   "%zext_ln200_44 = zext i65 %add_ln200_23" [d5.cpp:200]   --->   Operation 946 'zext' 'zext_ln200_44' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 947 [1/1] (1.09ns)   --->   "%add_ln200_24 = add i66 %zext_ln200_44, i66 %zext_ln200_41" [d5.cpp:200]   --->   Operation 947 'add' 'add_ln200_24' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 948 [1/1] (0.00ns)   --->   "%trunc_ln200_30 = trunc i66 %add_ln200_24" [d5.cpp:200]   --->   Operation 948 'trunc' 'trunc_ln200_30' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 949 [1/1] (1.08ns)   --->   "%add_ln200_26 = add i65 %zext_ln200_39, i65 %zext_ln200_38" [d5.cpp:200]   --->   Operation 949 'add' 'add_ln200_26' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 950 '%mul_ln200_21 = mul i64 %zext_ln90_4, i64 %zext_ln184'
ST_28 : Operation 950 [1/1] (2.09ns)   --->   "%mul_ln200_21 = mul i64 %zext_ln90_4, i64 %zext_ln184" [d5.cpp:200]   --->   Operation 950 'mul' 'mul_ln200_21' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 951 '%mul_ln200_22 = mul i64 %zext_ln90_5, i64 %zext_ln90_28'
ST_28 : Operation 951 [1/1] (2.09ns)   --->   "%mul_ln200_22 = mul i64 %zext_ln90_5, i64 %zext_ln90_28" [d5.cpp:200]   --->   Operation 951 'mul' 'mul_ln200_22' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 952 [1/1] (0.00ns)   --->   "%zext_ln200_51 = zext i64 %mul_ln200_22" [d5.cpp:200]   --->   Operation 952 'zext' 'zext_ln200_51' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 953 '%mul_ln200_23 = mul i64 %zext_ln90_6, i64 %zext_ln90_27'
ST_28 : Operation 953 [1/1] (2.09ns)   --->   "%mul_ln200_23 = mul i64 %zext_ln90_6, i64 %zext_ln90_27" [d5.cpp:200]   --->   Operation 953 'mul' 'mul_ln200_23' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 954 [1/1] (0.00ns)   --->   "%zext_ln200_52 = zext i64 %mul_ln200_23" [d5.cpp:200]   --->   Operation 954 'zext' 'zext_ln200_52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 955 [1/1] (0.00ns)   --->   "%trunc_ln200_38 = trunc i64 %mul_ln200_23" [d5.cpp:200]   --->   Operation 955 'trunc' 'trunc_ln200_38' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 956 [1/1] (0.00ns)   --->   "%trunc_ln200_39 = trunc i64 %mul_ln200_22" [d5.cpp:200]   --->   Operation 956 'trunc' 'trunc_ln200_39' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 957 [1/1] (0.00ns)   --->   "%trunc_ln200_40 = trunc i64 %mul_ln200_21" [d5.cpp:200]   --->   Operation 957 'trunc' 'trunc_ln200_40' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 958 [1/1] (1.08ns)   --->   "%add_ln200_30 = add i65 %zext_ln200_51, i65 %zext_ln200_52" [d5.cpp:200]   --->   Operation 958 'add' 'add_ln200_30' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.32ns)   --->   Input mux for Operation 959 '%mul_ln200_24 = mul i64 %zext_ln90_3, i64 %zext_ln184'
ST_28 : Operation 959 [1/1] (2.09ns)   --->   "%mul_ln200_24 = mul i64 %zext_ln90_3, i64 %zext_ln184" [d5.cpp:200]   --->   Operation 959 'mul' 'mul_ln200_24' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 960 [1/1] (0.00ns)   --->   "%trunc_ln200_41 = trunc i64 %mul_ln200_24" [d5.cpp:200]   --->   Operation 960 'trunc' 'trunc_ln200_41' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 961 [1/1] (1.08ns)   --->   "%add_ln185 = add i64 %mul_ln185_6, i64 %mul_ln185_7" [d5.cpp:185]   --->   Operation 961 'add' 'add_ln185' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 962 [1/1] (1.08ns)   --->   "%add_ln185_1 = add i64 %mul_ln185_5, i64 %mul_ln185_3" [d5.cpp:185]   --->   Operation 962 'add' 'add_ln185_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 963 [1/1] (0.00ns)   --->   "%trunc_ln185 = trunc i64 %add_ln185" [d5.cpp:185]   --->   Operation 963 'trunc' 'trunc_ln185' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 964 [1/1] (0.00ns)   --->   "%trunc_ln185_1 = trunc i64 %add_ln185_1" [d5.cpp:185]   --->   Operation 964 'trunc' 'trunc_ln185_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 965 [1/1] (1.08ns)   --->   "%add_ln185_2 = add i64 %add_ln185_1, i64 %add_ln185" [d5.cpp:185]   --->   Operation 965 'add' 'add_ln185_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 966 [1/1] (1.08ns)   --->   "%add_ln185_3 = add i64 %mul_ln185, i64 %mul_ln185_1" [d5.cpp:185]   --->   Operation 966 'add' 'add_ln185_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 967 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_4 = add i64 %mul_ln185_4, i64 %mul_ln185_8" [d5.cpp:185]   --->   Operation 967 'add' 'add_ln185_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 968 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln185_5 = add i64 %add_ln185_4, i64 %mul_ln185_2" [d5.cpp:185]   --->   Operation 968 'add' 'add_ln185_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 969 [1/1] (0.00ns)   --->   "%trunc_ln185_2 = trunc i64 %add_ln185_3" [d5.cpp:185]   --->   Operation 969 'trunc' 'trunc_ln185_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 970 [1/1] (0.00ns)   --->   "%trunc_ln185_3 = trunc i64 %add_ln185_5" [d5.cpp:185]   --->   Operation 970 'trunc' 'trunc_ln185_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 971 [1/1] (1.08ns)   --->   "%add_ln185_6 = add i64 %add_ln185_5, i64 %add_ln185_3" [d5.cpp:185]   --->   Operation 971 'add' 'add_ln185_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 972 [1/1] (0.97ns)   --->   "%add_ln185_8 = add i28 %trunc_ln185_1, i28 %trunc_ln185" [d5.cpp:185]   --->   Operation 972 'add' 'add_ln185_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 973 [1/1] (0.97ns)   --->   "%add_ln185_9 = add i28 %trunc_ln185_3, i28 %trunc_ln185_2" [d5.cpp:185]   --->   Operation 973 'add' 'add_ln185_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 974 [1/1] (1.08ns)   --->   "%add_ln184 = add i64 %mul_ln184_6, i64 %mul_ln184_7" [d5.cpp:184]   --->   Operation 974 'add' 'add_ln184' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 975 [1/1] (1.08ns)   --->   "%add_ln184_1 = add i64 %mul_ln184_5, i64 %mul_ln184_4" [d5.cpp:184]   --->   Operation 975 'add' 'add_ln184_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 976 [1/1] (0.00ns)   --->   "%trunc_ln184 = trunc i64 %add_ln184" [d5.cpp:184]   --->   Operation 976 'trunc' 'trunc_ln184' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 977 [1/1] (0.00ns)   --->   "%trunc_ln184_1 = trunc i64 %add_ln184_1" [d5.cpp:184]   --->   Operation 977 'trunc' 'trunc_ln184_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 978 [1/1] (1.08ns)   --->   "%add_ln184_2 = add i64 %add_ln184_1, i64 %add_ln184" [d5.cpp:184]   --->   Operation 978 'add' 'add_ln184_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 979 [1/1] (1.08ns)   --->   "%add_ln184_3 = add i64 %mul_ln184, i64 %mul_ln184_1" [d5.cpp:184]   --->   Operation 979 'add' 'add_ln184_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 980 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_4 = add i64 %mul_ln184_2, i64 %mul_ln184_8" [d5.cpp:184]   --->   Operation 980 'add' 'add_ln184_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 981 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln184_5 = add i64 %add_ln184_4, i64 %mul_ln184_3" [d5.cpp:184]   --->   Operation 981 'add' 'add_ln184_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 982 [1/1] (0.00ns)   --->   "%trunc_ln184_2 = trunc i64 %add_ln184_3" [d5.cpp:184]   --->   Operation 982 'trunc' 'trunc_ln184_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 983 [1/1] (0.00ns)   --->   "%trunc_ln184_3 = trunc i64 %add_ln184_5" [d5.cpp:184]   --->   Operation 983 'trunc' 'trunc_ln184_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 984 [1/1] (1.08ns)   --->   "%add_ln184_6 = add i64 %add_ln184_5, i64 %add_ln184_3" [d5.cpp:184]   --->   Operation 984 'add' 'add_ln184_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 985 [1/1] (0.97ns)   --->   "%add_ln184_8 = add i28 %trunc_ln184_1, i28 %trunc_ln184" [d5.cpp:184]   --->   Operation 985 'add' 'add_ln184_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 986 [1/1] (0.97ns)   --->   "%add_ln184_9 = add i28 %trunc_ln184_3, i28 %trunc_ln184_2" [d5.cpp:184]   --->   Operation 986 'add' 'add_ln184_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 987 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i36 %lshr_ln6" [d5.cpp:206]   --->   Operation 987 'zext' 'zext_ln206' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 988 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192_5 = add i64 %add_ln192_17, i64 %add_ln192_8" [d5.cpp:192]   --->   Operation 988 'add' 'add_ln192_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 989 [1/1] (0.00ns)   --->   "%trunc_ln192_8 = trunc i64 %add687_loc_load" [d5.cpp:192]   --->   Operation 989 'trunc' 'trunc_ln192_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 990 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192_20 = add i28 %add_ln192_19, i28 %add_ln192_18" [d5.cpp:192]   --->   Operation 990 'add' 'add_ln192_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 991 [1/1] (1.08ns)   --->   "%add_ln206_1 = add i64 %add687_loc_load, i64 %zext_ln206" [d5.cpp:206]   --->   Operation 991 'add' 'add_ln206_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 992 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln206 = add i64 %add_ln206_1, i64 %add_ln192_5" [d5.cpp:206]   --->   Operation 992 'add' 'add_ln206' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 993 [1/1] (0.97ns)   --->   "%add_ln206_2 = add i28 %trunc_ln192_8, i28 %trunc_ln5" [d5.cpp:206]   --->   Operation 993 'add' 'add_ln206_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 994 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_6 = add i28 %add_ln206_2, i28 %add_ln192_20" [d5.cpp:206]   --->   Operation 994 'add' 'out1_w_6' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 995 [1/1] (0.00ns)   --->   "%trunc_ln207_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln206, i32 28, i32 63" [d5.cpp:207]   --->   Operation 995 'partselect' 'trunc_ln207_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 996 [1/1] (0.00ns)   --->   "%zext_ln207 = zext i36 %trunc_ln207_1" [d5.cpp:207]   --->   Operation 996 'zext' 'zext_ln207' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 997 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln206, i32 28, i32 55" [d5.cpp:207]   --->   Operation 997 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 998 [1/1] (0.97ns)   --->   "%out1_w_7 = add i28 %trunc_ln6, i28 %add_ln207" [d5.cpp:207]   --->   Operation 998 'add' 'out1_w_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 999 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i28 %add_ln207" [d5.cpp:208]   --->   Operation 999 'zext' 'zext_ln208' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1000 [1/1] (1.02ns)   --->   "%add_ln208 = add i37 %zext_ln207, i37 %zext_ln208" [d5.cpp:208]   --->   Operation 1000 'add' 'add_ln208' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1001 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln208, i32 28, i32 36" [d5.cpp:208]   --->   Operation 1001 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1002 [1/1] (0.97ns)   --->   "%add_ln209_3 = add i28 %trunc_ln200_15, i28 %trunc_ln200_14" [d5.cpp:209]   --->   Operation 1002 'add' 'add_ln209_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1003 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_4 = add i28 %trunc_ln200_17, i28 %trunc_ln200_18" [d5.cpp:209]   --->   Operation 1003 'add' 'add_ln209_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1004 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_5 = add i28 %add_ln209_4, i28 %trunc_ln200_16" [d5.cpp:209]   --->   Operation 1004 'add' 'add_ln209_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1005 [1/1] (0.97ns)   --->   "%add_ln210 = add i28 %trunc_ln200_24, i28 %trunc_ln200_23" [d5.cpp:210]   --->   Operation 1005 'add' 'add_ln210' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1006 [1/1] (0.97ns)   --->   "%add_ln210_1 = add i28 %trunc_ln200_25, i28 %trunc_ln200_28" [d5.cpp:210]   --->   Operation 1006 'add' 'add_ln210_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1007 [1/1] (0.97ns)   --->   "%add_ln211 = add i28 %trunc_ln200_38, i28 %trunc_ln200_40" [d5.cpp:211]   --->   Operation 1007 'add' 'add_ln211' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.91>
ST_29 : Operation 1008 [1/1] (0.00ns)   --->   "%add346_176_2650_loc_load = load i64 %add346_176_2650_loc"   --->   Operation 1008 'load' 'add346_176_2650_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1009 [1/1] (0.00ns)   --->   "%add346_176_1649_loc_load = load i64 %add346_176_1649_loc"   --->   Operation 1009 'load' 'add346_176_1649_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1010 [1/1] (0.00ns)   --->   "%add346_176648_loc_load = load i64 %add346_176648_loc"   --->   Operation 1010 'load' 'add346_176648_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1011 [1/1] (0.00ns)   --->   "%add346_2647_loc_load = load i64 %add346_2647_loc"   --->   Operation 1011 'load' 'add346_2647_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1012 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_7 = add i28 %trunc_ln186_1, i28 %trunc_ln186" [d5.cpp:186]   --->   Operation 1012 'add' 'add_ln186_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1013 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_6 = add i64 %add_ln186_5, i64 %add_ln186_2" [d5.cpp:186]   --->   Operation 1013 'add' 'add_ln186_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1014 [1/1] (0.00ns)   --->   "%trunc_ln186_4 = trunc i64 %add346_2647_loc_load" [d5.cpp:186]   --->   Operation 1014 'trunc' 'trunc_ln186_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1015 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln186_9 = add i28 %add_ln186_8, i28 %add_ln186_7" [d5.cpp:186]   --->   Operation 1015 'add' 'add_ln186_9' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1016 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr = add i64 %add_ln186_6, i64 %add346_2647_loc_load" [d5.cpp:186]   --->   Operation 1016 'add' 'arr' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1017 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln187_4 = add i64 %add_ln187_3, i64 %add_ln187_1" [d5.cpp:187]   --->   Operation 1017 'add' 'add_ln187_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1018 [1/1] (0.00ns)   --->   "%trunc_ln187_2 = trunc i64 %add346_176648_loc_load" [d5.cpp:187]   --->   Operation 1018 'trunc' 'trunc_ln187_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1019 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_28 = add i64 %add_ln187_4, i64 %add346_176648_loc_load" [d5.cpp:187]   --->   Operation 1019 'add' 'arr_28' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1020 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln188_2 = add i64 %add_ln188_1, i64 %add_ln188" [d5.cpp:188]   --->   Operation 1020 'add' 'add_ln188_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1021 [1/1] (0.00ns)   --->   "%trunc_ln188_2 = trunc i64 %add346_176_1649_loc_load" [d5.cpp:188]   --->   Operation 1021 'trunc' 'trunc_ln188_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1022 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln188_3 = add i28 %trunc_ln188_1, i28 %trunc_ln188" [d5.cpp:188]   --->   Operation 1022 'add' 'add_ln188_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1023 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_29 = add i64 %add_ln188_2, i64 %add346_176_1649_loc_load" [d5.cpp:188]   --->   Operation 1023 'add' 'arr_29' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1024 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i64 %add346_176_2650_loc_load" [d5.cpp:189]   --->   Operation 1024 'trunc' 'trunc_ln189' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1025 [1/1] (1.08ns)   --->   "%arr_30 = add i64 %add_ln189, i64 %add346_176_2650_loc_load" [d5.cpp:189]   --->   Operation 1025 'add' 'arr_30' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1026 [1/1] (0.00ns)   --->   "%zext_ln200_21 = zext i40 %trunc_ln200_11" [d5.cpp:200]   --->   Operation 1026 'zext' 'zext_ln200_21' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1027 [1/1] (0.00ns)   --->   "%zext_ln200_22 = zext i64 %mul_ln200_9" [d5.cpp:200]   --->   Operation 1027 'zext' 'zext_ln200_22' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1028 [1/1] (0.00ns)   --->   "%zext_ln200_29 = zext i64 %arr_30" [d5.cpp:200]   --->   Operation 1028 'zext' 'zext_ln200_29' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1029 [1/1] (0.00ns)   --->   "%zext_ln200_32 = zext i66 %add_ln200_17" [d5.cpp:200]   --->   Operation 1029 'zext' 'zext_ln200_32' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1030 [1/1] (0.00ns)   --->   "%zext_ln200_33 = zext i65 %add_ln200_18" [d5.cpp:200]   --->   Operation 1030 'zext' 'zext_ln200_33' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1031 [1/1] (1.08ns)   --->   "%add_ln200_20 = add i65 %zext_ln200_29, i65 %zext_ln200_21" [d5.cpp:200]   --->   Operation 1031 'add' 'add_ln200_20' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1032 [1/1] (0.00ns)   --->   "%zext_ln200_34 = zext i65 %add_ln200_20" [d5.cpp:200]   --->   Operation 1032 'zext' 'zext_ln200_34' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1033 [1/1] (1.09ns)   --->   "%add_ln200_21 = add i66 %zext_ln200_34, i66 %zext_ln200_22" [d5.cpp:200]   --->   Operation 1033 'add' 'add_ln200_21' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1034 [1/1] (0.00ns)   --->   "%zext_ln200_35 = zext i66 %add_ln200_21" [d5.cpp:200]   --->   Operation 1034 'zext' 'zext_ln200_35' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1035 [1/1] (1.10ns)   --->   "%add_ln200_22 = add i67 %zext_ln200_35, i67 %zext_ln200_33" [d5.cpp:200]   --->   Operation 1035 'add' 'add_ln200_22' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1036 [1/1] (0.00ns)   --->   "%zext_ln200_36 = zext i67 %add_ln200_22" [d5.cpp:200]   --->   Operation 1036 'zext' 'zext_ln200_36' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1037 [1/1] (1.10ns)   --->   "%add_ln200_19 = add i68 %zext_ln200_36, i68 %zext_ln200_32" [d5.cpp:200]   --->   Operation 1037 'add' 'add_ln200_19' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1038 [1/1] (0.00ns)   --->   "%trunc_ln200_20 = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln200_19, i32 28, i32 67" [d5.cpp:200]   --->   Operation 1038 'partselect' 'trunc_ln200_20' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1039 [1/1] (0.00ns)   --->   "%zext_ln200_37 = zext i40 %trunc_ln200_20" [d5.cpp:200]   --->   Operation 1039 'zext' 'zext_ln200_37' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1040 [1/1] (0.00ns)   --->   "%zext_ln200_43 = zext i64 %arr_29" [d5.cpp:200]   --->   Operation 1040 'zext' 'zext_ln200_43' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1041 [1/1] (0.00ns)   --->   "%trunc_ln200_26 = partselect i28 @_ssdm_op_PartSelect.i28.i68.i32.i32, i68 %add_ln200_19, i32 28, i32 55" [d5.cpp:200]   --->   Operation 1041 'partselect' 'trunc_ln200_26' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1042 [1/1] (1.08ns)   --->   "%add_ln200_27 = add i65 %zext_ln200_43, i65 %zext_ln200_37" [d5.cpp:200]   --->   Operation 1042 'add' 'add_ln200_27' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1043 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_6 = add i28 %add_ln209_5, i28 %add_ln209_3" [d5.cpp:209]   --->   Operation 1043 'add' 'add_ln209_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1044 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_7 = add i28 %trunc_ln200_21, i28 %trunc_ln200_22" [d5.cpp:209]   --->   Operation 1044 'add' 'add_ln209_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1045 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_8 = add i28 %trunc_ln189_1, i28 %trunc_ln200_19" [d5.cpp:209]   --->   Operation 1045 'add' 'add_ln209_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1046 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_9 = add i28 %add_ln209_8, i28 %trunc_ln189" [d5.cpp:209]   --->   Operation 1046 'add' 'add_ln209_9' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1047 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_10 = add i28 %add_ln209_9, i28 %add_ln209_7" [d5.cpp:209]   --->   Operation 1047 'add' 'add_ln209_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1048 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_2 = add i28 %add_ln209_10, i28 %add_ln209_6" [d5.cpp:209]   --->   Operation 1048 'add' 'add_ln209_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1049 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln210_3 = add i28 %trunc_ln200_29, i28 %trunc_ln188_2" [d5.cpp:210]   --->   Operation 1049 'add' 'add_ln210_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1050 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln210_4 = add i28 %add_ln188_3, i28 %trunc_ln200_26" [d5.cpp:210]   --->   Operation 1050 'add' 'add_ln210_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1051 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln210_5 = add i28 %add_ln210_4, i28 %add_ln210_3" [d5.cpp:210]   --->   Operation 1051 'add' 'add_ln210_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 7.16>
ST_30 : Operation 1052 [1/1] (0.00ns)   --->   "%zext_ln200_45 = zext i66 %add_ln200_24" [d5.cpp:200]   --->   Operation 1052 'zext' 'zext_ln200_45' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1053 [1/1] (0.00ns)   --->   "%zext_ln200_46 = zext i65 %add_ln200_26" [d5.cpp:200]   --->   Operation 1053 'zext' 'zext_ln200_46' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1054 [1/1] (0.00ns)   --->   "%zext_ln200_47 = zext i65 %add_ln200_27" [d5.cpp:200]   --->   Operation 1054 'zext' 'zext_ln200_47' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1055 [1/1] (1.09ns)   --->   "%add_ln200_44 = add i65 %add_ln200_27, i65 %add_ln200_26" [d5.cpp:200]   --->   Operation 1055 'add' 'add_ln200_44' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1056 [1/1] (1.09ns)   --->   "%add_ln200_28 = add i66 %zext_ln200_47, i66 %zext_ln200_46" [d5.cpp:200]   --->   Operation 1056 'add' 'add_ln200_28' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1057 [1/1] (0.00ns)   --->   "%trunc_ln200_33 = trunc i65 %add_ln200_44" [d5.cpp:200]   --->   Operation 1057 'trunc' 'trunc_ln200_33' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1058 [1/1] (0.00ns)   --->   "%zext_ln200_48 = zext i66 %add_ln200_28" [d5.cpp:200]   --->   Operation 1058 'zext' 'zext_ln200_48' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1059 [1/1] (1.09ns)   --->   "%add_ln200_42 = add i56 %trunc_ln200_33, i56 %trunc_ln200_30" [d5.cpp:200]   --->   Operation 1059 'add' 'add_ln200_42' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1060 [1/1] (1.10ns)   --->   "%add_ln200_25 = add i67 %zext_ln200_48, i67 %zext_ln200_45" [d5.cpp:200]   --->   Operation 1060 'add' 'add_ln200_25' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1061 [1/1] (0.00ns)   --->   "%trunc_ln200_27 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln200_25, i32 28, i32 66" [d5.cpp:200]   --->   Operation 1061 'partselect' 'trunc_ln200_27' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1062 [1/1] (0.00ns)   --->   "%zext_ln200_49 = zext i39 %trunc_ln200_27" [d5.cpp:200]   --->   Operation 1062 'zext' 'zext_ln200_49' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1063 [1/1] (0.00ns)   --->   "%zext_ln200_50 = zext i64 %mul_ln200_21" [d5.cpp:200]   --->   Operation 1063 'zext' 'zext_ln200_50' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1064 [1/1] (0.00ns)   --->   "%zext_ln200_53 = zext i64 %arr_28" [d5.cpp:200]   --->   Operation 1064 'zext' 'zext_ln200_53' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1065 [1/1] (0.00ns)   --->   "%trunc_ln200_31 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln200_42, i32 28, i32 55" [d5.cpp:200]   --->   Operation 1065 'partselect' 'trunc_ln200_31' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1066 [1/1] (0.00ns)   --->   "%zext_ln200_54 = zext i65 %add_ln200_30" [d5.cpp:200]   --->   Operation 1066 'zext' 'zext_ln200_54' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1067 [1/1] (1.08ns)   --->   "%add_ln200_36 = add i65 %zext_ln200_53, i65 %zext_ln200_49" [d5.cpp:200]   --->   Operation 1067 'add' 'add_ln200_36' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1068 [1/1] (0.00ns)   --->   "%zext_ln200_55 = zext i65 %add_ln200_36" [d5.cpp:200]   --->   Operation 1068 'zext' 'zext_ln200_55' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1069 [1/1] (1.09ns)   --->   "%add_ln200_37 = add i66 %zext_ln200_55, i66 %zext_ln200_50" [d5.cpp:200]   --->   Operation 1069 'add' 'add_ln200_37' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1070 [1/1] (0.00ns)   --->   "%zext_ln200_56 = zext i66 %add_ln200_37" [d5.cpp:200]   --->   Operation 1070 'zext' 'zext_ln200_56' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1071 [1/1] (1.10ns)   --->   "%add_ln200_29 = add i67 %zext_ln200_56, i67 %zext_ln200_54" [d5.cpp:200]   --->   Operation 1071 'add' 'add_ln200_29' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1072 [1/1] (0.00ns)   --->   "%trunc_ln200_32 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln200_29, i32 28, i32 66" [d5.cpp:200]   --->   Operation 1072 'partselect' 'trunc_ln200_32' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1073 [1/1] (0.00ns)   --->   "%zext_ln200_57 = zext i39 %trunc_ln200_32" [d5.cpp:200]   --->   Operation 1073 'zext' 'zext_ln200_57' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1074 [1/1] (0.00ns)   --->   "%zext_ln200_58 = zext i64 %mul_ln200_24" [d5.cpp:200]   --->   Operation 1074 'zext' 'zext_ln200_58' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1075 [1/1] (0.00ns)   --->   "%trunc_ln200_34 = partselect i28 @_ssdm_op_PartSelect.i28.i67.i32.i32, i67 %add_ln200_29, i32 28, i32 55" [d5.cpp:200]   --->   Operation 1075 'partselect' 'trunc_ln200_34' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1076 [1/1] (1.08ns)   --->   "%add_ln200_38 = add i65 %zext_ln200_58, i65 %zext_ln200_57" [d5.cpp:200]   --->   Operation 1076 'add' 'add_ln200_38' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1077 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln210_2 = add i28 %add_ln210_1, i28 %add_ln210" [d5.cpp:210]   --->   Operation 1077 'add' 'add_ln210_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1078 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_10 = add i28 %add_ln210_5, i28 %add_ln210_2" [d5.cpp:210]   --->   Operation 1078 'add' 'out1_w_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1079 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln211_1 = add i28 %add_ln211, i28 %trunc_ln200_39" [d5.cpp:211]   --->   Operation 1079 'add' 'add_ln211_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1080 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln211_2 = add i28 %add_ln187_5, i28 %trunc_ln200_31" [d5.cpp:211]   --->   Operation 1080 'add' 'add_ln211_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1081 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln211_3 = add i28 %add_ln211_2, i28 %trunc_ln187_2" [d5.cpp:211]   --->   Operation 1081 'add' 'add_ln211_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1082 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_11 = add i28 %add_ln211_3, i28 %add_ln211_1" [d5.cpp:211]   --->   Operation 1082 'add' 'out1_w_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1083 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln212 = add i28 %add_ln186_9, i28 %trunc_ln186_4" [d5.cpp:212]   --->   Operation 1083 'add' 'add_ln212' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1084 [1/1] (0.97ns)   --->   "%add_ln212_1 = add i28 %trunc_ln200_41, i28 %trunc_ln200_34" [d5.cpp:212]   --->   Operation 1084 'add' 'add_ln212_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1085 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_12 = add i28 %add_ln212_1, i28 %add_ln212" [d5.cpp:212]   --->   Operation 1085 'add' 'out1_w_12' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 1086 [1/1] (0.00ns)   --->   "%add346_190646_loc_load = load i64 %add346_190646_loc"   --->   Operation 1086 'load' 'add346_190646_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1087 [1/1] (0.00ns)   --->   "%add346645_loc_load = load i64 %add346645_loc"   --->   Operation 1087 'load' 'add346645_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1088 [1/1] (0.00ns)   --->   "%zext_ln200_59 = zext i64 %arr" [d5.cpp:200]   --->   Operation 1088 'zext' 'zext_ln200_59' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1089 [1/1] (0.00ns)   --->   "%zext_ln200_60 = zext i65 %add_ln200_38" [d5.cpp:200]   --->   Operation 1089 'zext' 'zext_ln200_60' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1090 [1/1] (1.09ns)   --->   "%add_ln200_31 = add i66 %zext_ln200_60, i66 %zext_ln200_59" [d5.cpp:200]   --->   Operation 1090 'add' 'add_ln200_31' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1091 [1/1] (0.00ns)   --->   "%tmp_s = partselect i38 @_ssdm_op_PartSelect.i38.i66.i32.i32, i66 %add_ln200_31, i32 28, i32 65" [d5.cpp:200]   --->   Operation 1091 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1092 [1/1] (0.00ns)   --->   "%zext_ln200_64 = zext i38 %tmp_s" [d5.cpp:200]   --->   Operation 1092 'zext' 'zext_ln200_64' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1093 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_7 = add i64 %add_ln185_6, i64 %add_ln185_2" [d5.cpp:185]   --->   Operation 1093 'add' 'add_ln185_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1094 [1/1] (0.00ns)   --->   "%trunc_ln185_4 = trunc i64 %add346_190646_loc_load" [d5.cpp:185]   --->   Operation 1094 'trunc' 'trunc_ln185_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1095 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_10 = add i28 %add_ln185_9, i28 %add_ln185_8" [d5.cpp:185]   --->   Operation 1095 'add' 'add_ln185_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1096 [1/1] (0.00ns)   --->   "%trunc_ln200_35 = partselect i28 @_ssdm_op_PartSelect.i28.i66.i32.i32, i66 %add_ln200_31, i32 28, i32 55" [d5.cpp:200]   --->   Operation 1096 'partselect' 'trunc_ln200_35' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1097 [1/1] (1.08ns)   --->   "%add_ln200_39 = add i64 %add346_190646_loc_load, i64 %zext_ln200_64" [d5.cpp:200]   --->   Operation 1097 'add' 'add_ln200_39' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1098 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln200_32 = add i64 %add_ln200_39, i64 %add_ln185_7" [d5.cpp:200]   --->   Operation 1098 'add' 'add_ln200_32' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1099 [1/1] (0.00ns)   --->   "%lshr_ln200_7 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln200_32, i32 28, i32 63" [d5.cpp:200]   --->   Operation 1099 'partselect' 'lshr_ln200_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1100 [1/1] (0.00ns)   --->   "%zext_ln200_65 = zext i36 %lshr_ln200_7" [d5.cpp:200]   --->   Operation 1100 'zext' 'zext_ln200_65' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_7 = add i64 %add_ln184_6, i64 %add_ln184_2" [d5.cpp:184]   --->   Operation 1101 'add' 'add_ln184_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1102 [1/1] (0.00ns)   --->   "%trunc_ln184_4 = trunc i64 %add346645_loc_load" [d5.cpp:184]   --->   Operation 1102 'trunc' 'trunc_ln184_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_10 = add i28 %add_ln184_9, i28 %add_ln184_8" [d5.cpp:184]   --->   Operation 1103 'add' 'add_ln184_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1104 [1/1] (0.00ns)   --->   "%trunc_ln200_36 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln200_32, i32 28, i32 55" [d5.cpp:200]   --->   Operation 1104 'partselect' 'trunc_ln200_36' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1105 [1/1] (1.08ns)   --->   "%add_ln200_40 = add i64 %add346645_loc_load, i64 %zext_ln200_65" [d5.cpp:200]   --->   Operation 1105 'add' 'add_ln200_40' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1106 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln200_33 = add i64 %add_ln200_40, i64 %add_ln184_7" [d5.cpp:200]   --->   Operation 1106 'add' 'add_ln200_33' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1107 [1/1] (0.00ns)   --->   "%trunc_ln200_37 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln200_33, i32 28, i32 63" [d5.cpp:200]   --->   Operation 1107 'partselect' 'trunc_ln200_37' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1108 [1/1] (0.00ns)   --->   "%zext_ln200_61 = zext i36 %trunc_ln200_37" [d5.cpp:200]   --->   Operation 1108 'zext' 'zext_ln200_61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1109 [1/1] (0.00ns)   --->   "%zext_ln200_62 = zext i28 %add_ln200_41" [d5.cpp:200]   --->   Operation 1109 'zext' 'zext_ln200_62' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1110 [1/1] (1.02ns)   --->   "%add_ln200_34 = add i37 %zext_ln200_61, i37 %zext_ln200_62" [d5.cpp:200]   --->   Operation 1110 'add' 'add_ln200_34' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1111 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln200_34, i32 28, i32 36" [d5.cpp:200]   --->   Operation 1111 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1112 [1/1] (0.00ns)   --->   "%zext_ln200_66 = zext i9 %tmp_21" [d5.cpp:200]   --->   Operation 1112 'zext' 'zext_ln200_66' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1113 [1/1] (0.00ns)   --->   "%zext_ln200_67 = zext i9 %tmp_21" [d5.cpp:200]   --->   Operation 1113 'zext' 'zext_ln200_67' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1114 [1/1] (0.97ns)   --->   "%out1_w = add i28 %zext_ln200_67, i28 %add_ln200_3" [d5.cpp:200]   --->   Operation 1114 'add' 'out1_w' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1115 [1/1] (0.00ns)   --->   "%zext_ln201 = zext i28 %add_ln200_3" [d5.cpp:201]   --->   Operation 1115 'zext' 'zext_ln201' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1116 [1/1] (0.97ns)   --->   "%add_ln201 = add i29 %zext_ln200_66, i29 %zext_ln201" [d5.cpp:201]   --->   Operation 1116 'add' 'add_ln201' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1117 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln201, i32 28" [d5.cpp:201]   --->   Operation 1117 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1118 [1/1] (0.00ns)   --->   "%zext_ln208_1 = zext i9 %tmp_22" [d5.cpp:208]   --->   Operation 1118 'zext' 'zext_ln208_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1119 [1/1] (0.00ns)   --->   "%zext_ln208_2 = zext i9 %tmp_22" [d5.cpp:208]   --->   Operation 1119 'zext' 'zext_ln208_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_12 = add i28 %add_ln208_3, i28 %zext_ln200_67" [d5.cpp:208]   --->   Operation 1120 'add' 'add_ln208_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1121 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_8 = add i28 %add_ln208_12, i28 %zext_ln208_2" [d5.cpp:208]   --->   Operation 1121 'add' 'out1_w_8' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1122 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i28 %add_ln208_3" [d5.cpp:209]   --->   Operation 1122 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209 = add i29 %zext_ln209, i29 %zext_ln200_66" [d5.cpp:209]   --->   Operation 1123 'add' 'add_ln209' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1124 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_1 = add i29 %add_ln209, i29 %zext_ln208_1" [d5.cpp:209]   --->   Operation 1124 'add' 'add_ln209_1' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1125 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln209_1, i32 28" [d5.cpp:209]   --->   Operation 1125 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1126 [1/1] (0.97ns)   --->   "%add_ln213 = add i28 %trunc_ln185_4, i28 %trunc_ln200_35" [d5.cpp:213]   --->   Operation 1126 'add' 'add_ln213' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1127 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_13 = add i28 %add_ln213, i28 %add_ln185_10" [d5.cpp:213]   --->   Operation 1127 'add' 'out1_w_13' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1128 [1/1] (0.97ns)   --->   "%add_ln214 = add i28 %trunc_ln184_4, i28 %trunc_ln200_36" [d5.cpp:214]   --->   Operation 1128 'add' 'add_ln214' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1129 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_14 = add i28 %add_ln214, i28 %add_ln184_10" [d5.cpp:214]   --->   Operation 1129 'add' 'out1_w_14' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1130 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln200_33, i32 28, i32 55" [d5.cpp:215]   --->   Operation 1130 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1131 [1/1] (0.97ns)   --->   "%out1_w_15 = add i28 %trunc_ln7, i28 %add_ln200_41" [d5.cpp:215]   --->   Operation 1131 'add' 'out1_w_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1132 [1/1] (0.00ns)   --->   "%sext_ln219 = sext i62 %trunc_ln219_1" [d5.cpp:219]   --->   Operation 1132 'sext' 'sext_ln219' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1133 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i32 %mem, i64 %sext_ln219" [d5.cpp:219]   --->   Operation 1133 'getelementptr' 'mem_addr_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1134 [1/1] (7.30ns)   --->   "%empty_37 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_2, i32 16" [d5.cpp:219]   --->   Operation 1134 'writereq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 1.46>
ST_32 : Operation 1135 [1/1] (0.00ns)   --->   "%zext_ln201_1 = zext i1 %tmp" [d5.cpp:201]   --->   Operation 1135 'zext' 'zext_ln201_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1136 [1/1] (0.00ns)   --->   "%zext_ln201_2 = zext i28 %add_ln201_3" [d5.cpp:201]   --->   Operation 1136 'zext' 'zext_ln201_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1137 [1/1] (0.97ns)   --->   "%out1_w_1 = add i29 %zext_ln201_2, i29 %zext_ln201_1" [d5.cpp:201]   --->   Operation 1137 'add' 'out1_w_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1138 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i1 %tmp_10" [d5.cpp:209]   --->   Operation 1138 'zext' 'zext_ln209_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1139 [1/1] (0.00ns)   --->   "%zext_ln209_2 = zext i28 %add_ln209_2" [d5.cpp:209]   --->   Operation 1139 'zext' 'zext_ln209_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1140 [1/1] (0.97ns)   --->   "%out1_w_9 = add i29 %zext_ln209_2, i29 %zext_ln209_1" [d5.cpp:209]   --->   Operation 1140 'add' 'out1_w_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1141 [2/2] (0.48ns)   --->   "%call_ln219 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln219_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d5.cpp:219]   --->   Operation 1141 'call' 'call_ln219' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 1142 [1/2] (0.00ns)   --->   "%call_ln219 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln219_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d5.cpp:219]   --->   Operation 1142 'call' 'call_ln219' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 1143 [5/5] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 1143 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 1144 [4/5] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 1144 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 1145 [3/5] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 1145 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 1146 [2/5] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 1146 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 1147 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_17" [d5.cpp:3]   --->   Operation 1147 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 16, void @empty_5, void @empty_6, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 1148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1149 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 1149 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_11, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_9, void @empty, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 1150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 1151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_11, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_9, void @empty_2, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 1152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 1153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_11, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_9, void @empty_16, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 1154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 1155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_9, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 1156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1157 [1/5] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 1157 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1158 [1/1] (0.00ns)   --->   "%ret_ln223 = ret" [d5.cpp:223]   --->   Operation 1158 'ret' 'ret_ln223' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg2_read') on port 'arg2' [5]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d5.cpp:18) [79]  (0.000 ns)
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [80]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [80]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [80]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [80]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [80]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [80]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [80]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [80]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln18', d5.cpp:18) to 'test_Pipeline_ARRAY_1_READ' [81]  (1.216 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d5.cpp:25) [100]  (0.000 ns)
	bus request operation ('empty_36', d5.cpp:25) on port 'mem' (d5.cpp:25) [101]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_36', d5.cpp:25) on port 'mem' (d5.cpp:25) [101]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_36', d5.cpp:25) on port 'mem' (d5.cpp:25) [101]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_36', d5.cpp:25) on port 'mem' (d5.cpp:25) [101]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_36', d5.cpp:25) on port 'mem' (d5.cpp:25) [101]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_36', d5.cpp:25) on port 'mem' (d5.cpp:25) [101]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_36', d5.cpp:25) on port 'mem' (d5.cpp:25) [101]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_36', d5.cpp:25) on port 'mem' (d5.cpp:25) [101]  (7.300 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln25', d5.cpp:25) to 'test_Pipeline_ARRAY_2_READ' [102]  (1.216 ns)

 <State 22>: 4.505ns
The critical path consists of the following:
	'load' operation ('arg1_r_12_loc_load') on local variable 'arg1_r_12_loc' [85]  (0.000 ns)
	multiplexor before operation 'mul' with delay (1.325 ns)
'mul' operation ('mul_ln90_99', d5.cpp:90) [372]  (2.095 ns)
	'add' operation ('add_ln90_1', d5.cpp:90) [387]  (1.085 ns)

 <State 23>: 5.751ns
The critical path consists of the following:
	'load' operation ('arg1_r_14_loc_load') on local variable 'arg1_r_14_loc' [83]  (0.000 ns)
	multiplexor before operation 'mul' with delay (1.325 ns)
'mul' operation ('mul_ln90_80', d5.cpp:90) [336]  (2.095 ns)
	'add' operation ('add_ln90_3', d5.cpp:90) [389]  (0.000 ns)
	'add' operation ('add_ln90_5', d5.cpp:90) [391]  (0.819 ns)
	'add' operation ('arr_33', d5.cpp:90) [394]  (1.085 ns)
	'call' operation ('call_ln90', d5.cpp:90) to 'test_Pipeline_VITIS_LOOP_173_27' [395]  (0.427 ns)

 <State 24>: 5.590ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.325 ns)
'mul' operation ('mul_ln90_38', d5.cpp:90) [193]  (2.095 ns)
	'add' operation ('add_ln113_25', d5.cpp:113) [266]  (1.085 ns)
	'add' operation ('add_ln113_27', d5.cpp:113) [268]  (1.085 ns)

 <State 25>: 5.877ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.325 ns)
'mul' operation ('mul_ln90_93', d5.cpp:90) [349]  (2.095 ns)
	'add' operation ('add_ln113_85', d5.cpp:113) [359]  (0.819 ns)
	'add' operation ('add_ln113_86', d5.cpp:113) [360]  (0.819 ns)
	'add' operation ('arr_35', d5.cpp:113) [361]  (0.819 ns)

 <State 26>: 6.531ns
The critical path consists of the following:
	'load' operation ('add385644_loc_load') on local variable 'add385644_loc' [396]  (0.000 ns)
	'add' operation ('arr', d5.cpp:190) [501]  (0.819 ns)
	'add' operation ('add_ln200_1', d5.cpp:200) [587]  (1.085 ns)
	'add' operation ('add_ln200', d5.cpp:200) [588]  (0.819 ns)
	'add' operation ('add_ln201_2', d5.cpp:201) [841]  (1.085 ns)
	'add' operation ('add_ln201_1', d5.cpp:201) [842]  (0.819 ns)
	'add' operation ('add_ln202_1', d5.cpp:202) [881]  (1.085 ns)
	'add' operation ('add_ln202', d5.cpp:202) [882]  (0.819 ns)

 <State 27>: 5.835ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.325 ns)
'mul' operation ('mul_ln200_6', d5.cpp:200) [605]  (2.095 ns)
	'add' operation ('add_ln208_7', d5.cpp:208) [1047]  (0.975 ns)
	'add' operation ('add_ln208_8', d5.cpp:208) [1048]  (0.000 ns)
	'add' operation ('add_ln208_11', d5.cpp:208) [1051]  (0.720 ns)
	'add' operation ('add_ln208_3', d5.cpp:208) [1052]  (0.720 ns)

 <State 28>: 5.598ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.325 ns)
'mul' operation ('mul_ln200_12', d5.cpp:200) [656]  (2.095 ns)
	'add' operation ('add_ln200_16', d5.cpp:200) [675]  (1.085 ns)
	'add' operation ('add_ln200_17', d5.cpp:200) [677]  (1.093 ns)

 <State 29>: 6.911ns
The critical path consists of the following:
	'load' operation ('add346_176_2650_loc_load') on local variable 'add346_176_2650_loc' [363]  (0.000 ns)
	'add' operation ('arr', d5.cpp:189) [477]  (1.085 ns)
	'add' operation ('add_ln200_20', d5.cpp:200) [681]  (1.085 ns)
	'add' operation ('add_ln200_21', d5.cpp:200) [683]  (1.093 ns)
	'add' operation ('add_ln200_22', d5.cpp:200) [685]  (1.100 ns)
	'add' operation ('add_ln200_19', d5.cpp:200) [687]  (1.108 ns)
	'add' operation ('add_ln210_4', d5.cpp:210) [1075]  (0.720 ns)
	'add' operation ('add_ln210_5', d5.cpp:210) [1076]  (0.720 ns)

 <State 30>: 7.166ns
The critical path consists of the following:
	'add' operation ('add_ln200_28', d5.cpp:200) [717]  (1.093 ns)
	'add' operation ('add_ln200_25', d5.cpp:200) [721]  (1.100 ns)
	'add' operation ('add_ln200_36', d5.cpp:200) [737]  (1.085 ns)
	'add' operation ('add_ln200_37', d5.cpp:200) [739]  (1.093 ns)
	'add' operation ('add_ln200_29', d5.cpp:200) [741]  (1.100 ns)
	'add' operation ('add_ln212_1', d5.cpp:212) [1084]  (0.975 ns)
	'add' operation ('out1_w', d5.cpp:212) [1085]  (0.720 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_2', d5.cpp:219) [1094]  (0.000 ns)
	bus request operation ('empty_37', d5.cpp:219) on port 'mem' (d5.cpp:219) [1095]  (7.300 ns)

 <State 32>: 1.464ns
The critical path consists of the following:
	'add' operation ('out1_w', d5.cpp:201) [846]  (0.975 ns)
	'call' operation ('call_ln219', d5.cpp:219) to 'test_Pipeline_ARRAY_WRITE' [1096]  (0.489 ns)

 <State 33>: 0.000ns
The critical path consists of the following:

 <State 34>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_38', d5.cpp:223) on port 'mem' (d5.cpp:223) [1097]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_38', d5.cpp:223) on port 'mem' (d5.cpp:223) [1097]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_38', d5.cpp:223) on port 'mem' (d5.cpp:223) [1097]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_38', d5.cpp:223) on port 'mem' (d5.cpp:223) [1097]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_38', d5.cpp:223) on port 'mem' (d5.cpp:223) [1097]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
