[VHDL-AMS Entity]
NAME = analog_int
SOURCE = D:\stanek\NCAD\MiAS\lab3\122352\hdl\analog_int.vhd
LINE = 6
[Ports]
(PORT TERMINAL input NO-MODE electrical)
(PORT TERMINAL output NO-MODE electrical)

