Flow Summary report for effMastrovito
Thu Apr 08 11:52:07 2021
Quartus Prime Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Thu Apr 08 11:42:54 2021       ;
; Quartus Prime Version              ; 15.1.2 Build 193 02/01/2016 SJ Lite Edition ;
; Revision Name                      ; effMastrovito                               ;
; Top-level Entity Name              ; effMastrovito                               ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M50DAF484C7G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 11,103 / 49,760 ( 22 % )                    ;
;     Total combinational functions  ; 11,065 / 49,760 ( 22 % )                    ;
;     Dedicated logic registers      ; 384 / 49,760 ( < 1 % )                      ;
; Total registers                    ; 384                                         ;
; Total pins                         ; 0 / 360 ( 0 % )                             ;
; Total virtual pins                 ; 387                                         ;
; Total memory bits                  ; 0 / 1,677,312 ( 0 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 288 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


