
BatteryMonitor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004214  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  080042d4  080042d4  000142d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080043d4  080043d4  000143d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080043d8  080043d8  000143d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  080043dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000016c  20000004  080043e0  00020004  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000170  080043e0  00020170  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  9 .debug_info   000102ff  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000202f  00000000  00000000  0003032b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000a28  00000000  00000000  00032360  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000950  00000000  00000000  00032d88  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00005545  00000000  00000000  000336d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0000334d  00000000  00000000  00038c1d  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0003bf6a  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000024dc  00000000  00000000  0003bfe8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080042bc 	.word	0x080042bc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	080042bc 	.word	0x080042bc

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_fadd>:
 8000220:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000222:	46c6      	mov	lr, r8
 8000224:	024e      	lsls	r6, r1, #9
 8000226:	0247      	lsls	r7, r0, #9
 8000228:	0a76      	lsrs	r6, r6, #9
 800022a:	0a7b      	lsrs	r3, r7, #9
 800022c:	0044      	lsls	r4, r0, #1
 800022e:	0fc5      	lsrs	r5, r0, #31
 8000230:	00f7      	lsls	r7, r6, #3
 8000232:	0048      	lsls	r0, r1, #1
 8000234:	4698      	mov	r8, r3
 8000236:	b500      	push	{lr}
 8000238:	0e24      	lsrs	r4, r4, #24
 800023a:	002a      	movs	r2, r5
 800023c:	00db      	lsls	r3, r3, #3
 800023e:	0e00      	lsrs	r0, r0, #24
 8000240:	0fc9      	lsrs	r1, r1, #31
 8000242:	46bc      	mov	ip, r7
 8000244:	428d      	cmp	r5, r1
 8000246:	d067      	beq.n	8000318 <__aeabi_fadd+0xf8>
 8000248:	1a22      	subs	r2, r4, r0
 800024a:	2a00      	cmp	r2, #0
 800024c:	dc00      	bgt.n	8000250 <__aeabi_fadd+0x30>
 800024e:	e0a5      	b.n	800039c <__aeabi_fadd+0x17c>
 8000250:	2800      	cmp	r0, #0
 8000252:	d13a      	bne.n	80002ca <__aeabi_fadd+0xaa>
 8000254:	2f00      	cmp	r7, #0
 8000256:	d100      	bne.n	800025a <__aeabi_fadd+0x3a>
 8000258:	e093      	b.n	8000382 <__aeabi_fadd+0x162>
 800025a:	1e51      	subs	r1, r2, #1
 800025c:	2900      	cmp	r1, #0
 800025e:	d000      	beq.n	8000262 <__aeabi_fadd+0x42>
 8000260:	e0bc      	b.n	80003dc <__aeabi_fadd+0x1bc>
 8000262:	2401      	movs	r4, #1
 8000264:	1bdb      	subs	r3, r3, r7
 8000266:	015a      	lsls	r2, r3, #5
 8000268:	d546      	bpl.n	80002f8 <__aeabi_fadd+0xd8>
 800026a:	019b      	lsls	r3, r3, #6
 800026c:	099e      	lsrs	r6, r3, #6
 800026e:	0030      	movs	r0, r6
 8000270:	f000 fe02 	bl	8000e78 <__clzsi2>
 8000274:	3805      	subs	r0, #5
 8000276:	4086      	lsls	r6, r0
 8000278:	4284      	cmp	r4, r0
 800027a:	dd00      	ble.n	800027e <__aeabi_fadd+0x5e>
 800027c:	e09d      	b.n	80003ba <__aeabi_fadd+0x19a>
 800027e:	1b04      	subs	r4, r0, r4
 8000280:	0032      	movs	r2, r6
 8000282:	2020      	movs	r0, #32
 8000284:	3401      	adds	r4, #1
 8000286:	40e2      	lsrs	r2, r4
 8000288:	1b04      	subs	r4, r0, r4
 800028a:	40a6      	lsls	r6, r4
 800028c:	0033      	movs	r3, r6
 800028e:	1e5e      	subs	r6, r3, #1
 8000290:	41b3      	sbcs	r3, r6
 8000292:	2400      	movs	r4, #0
 8000294:	4313      	orrs	r3, r2
 8000296:	075a      	lsls	r2, r3, #29
 8000298:	d004      	beq.n	80002a4 <__aeabi_fadd+0x84>
 800029a:	220f      	movs	r2, #15
 800029c:	401a      	ands	r2, r3
 800029e:	2a04      	cmp	r2, #4
 80002a0:	d000      	beq.n	80002a4 <__aeabi_fadd+0x84>
 80002a2:	3304      	adds	r3, #4
 80002a4:	015a      	lsls	r2, r3, #5
 80002a6:	d529      	bpl.n	80002fc <__aeabi_fadd+0xdc>
 80002a8:	3401      	adds	r4, #1
 80002aa:	2cff      	cmp	r4, #255	; 0xff
 80002ac:	d100      	bne.n	80002b0 <__aeabi_fadd+0x90>
 80002ae:	e081      	b.n	80003b4 <__aeabi_fadd+0x194>
 80002b0:	002a      	movs	r2, r5
 80002b2:	019b      	lsls	r3, r3, #6
 80002b4:	0a5b      	lsrs	r3, r3, #9
 80002b6:	b2e4      	uxtb	r4, r4
 80002b8:	025b      	lsls	r3, r3, #9
 80002ba:	05e4      	lsls	r4, r4, #23
 80002bc:	0a58      	lsrs	r0, r3, #9
 80002be:	07d2      	lsls	r2, r2, #31
 80002c0:	4320      	orrs	r0, r4
 80002c2:	4310      	orrs	r0, r2
 80002c4:	bc04      	pop	{r2}
 80002c6:	4690      	mov	r8, r2
 80002c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ca:	2cff      	cmp	r4, #255	; 0xff
 80002cc:	d0e3      	beq.n	8000296 <__aeabi_fadd+0x76>
 80002ce:	2180      	movs	r1, #128	; 0x80
 80002d0:	0038      	movs	r0, r7
 80002d2:	04c9      	lsls	r1, r1, #19
 80002d4:	4308      	orrs	r0, r1
 80002d6:	4684      	mov	ip, r0
 80002d8:	2a1b      	cmp	r2, #27
 80002da:	dd00      	ble.n	80002de <__aeabi_fadd+0xbe>
 80002dc:	e082      	b.n	80003e4 <__aeabi_fadd+0x1c4>
 80002de:	2020      	movs	r0, #32
 80002e0:	4661      	mov	r1, ip
 80002e2:	40d1      	lsrs	r1, r2
 80002e4:	1a82      	subs	r2, r0, r2
 80002e6:	4660      	mov	r0, ip
 80002e8:	4090      	lsls	r0, r2
 80002ea:	0002      	movs	r2, r0
 80002ec:	1e50      	subs	r0, r2, #1
 80002ee:	4182      	sbcs	r2, r0
 80002f0:	430a      	orrs	r2, r1
 80002f2:	1a9b      	subs	r3, r3, r2
 80002f4:	015a      	lsls	r2, r3, #5
 80002f6:	d4b8      	bmi.n	800026a <__aeabi_fadd+0x4a>
 80002f8:	075a      	lsls	r2, r3, #29
 80002fa:	d1ce      	bne.n	800029a <__aeabi_fadd+0x7a>
 80002fc:	08de      	lsrs	r6, r3, #3
 80002fe:	002a      	movs	r2, r5
 8000300:	2cff      	cmp	r4, #255	; 0xff
 8000302:	d13a      	bne.n	800037a <__aeabi_fadd+0x15a>
 8000304:	2e00      	cmp	r6, #0
 8000306:	d100      	bne.n	800030a <__aeabi_fadd+0xea>
 8000308:	e0ae      	b.n	8000468 <__aeabi_fadd+0x248>
 800030a:	2380      	movs	r3, #128	; 0x80
 800030c:	03db      	lsls	r3, r3, #15
 800030e:	4333      	orrs	r3, r6
 8000310:	025b      	lsls	r3, r3, #9
 8000312:	0a5b      	lsrs	r3, r3, #9
 8000314:	24ff      	movs	r4, #255	; 0xff
 8000316:	e7cf      	b.n	80002b8 <__aeabi_fadd+0x98>
 8000318:	1a21      	subs	r1, r4, r0
 800031a:	2900      	cmp	r1, #0
 800031c:	dd52      	ble.n	80003c4 <__aeabi_fadd+0x1a4>
 800031e:	2800      	cmp	r0, #0
 8000320:	d031      	beq.n	8000386 <__aeabi_fadd+0x166>
 8000322:	2cff      	cmp	r4, #255	; 0xff
 8000324:	d0b7      	beq.n	8000296 <__aeabi_fadd+0x76>
 8000326:	2080      	movs	r0, #128	; 0x80
 8000328:	003e      	movs	r6, r7
 800032a:	04c0      	lsls	r0, r0, #19
 800032c:	4306      	orrs	r6, r0
 800032e:	46b4      	mov	ip, r6
 8000330:	291b      	cmp	r1, #27
 8000332:	dd00      	ble.n	8000336 <__aeabi_fadd+0x116>
 8000334:	e0aa      	b.n	800048c <__aeabi_fadd+0x26c>
 8000336:	2620      	movs	r6, #32
 8000338:	4660      	mov	r0, ip
 800033a:	40c8      	lsrs	r0, r1
 800033c:	1a71      	subs	r1, r6, r1
 800033e:	4666      	mov	r6, ip
 8000340:	408e      	lsls	r6, r1
 8000342:	0031      	movs	r1, r6
 8000344:	1e4e      	subs	r6, r1, #1
 8000346:	41b1      	sbcs	r1, r6
 8000348:	4301      	orrs	r1, r0
 800034a:	185b      	adds	r3, r3, r1
 800034c:	0159      	lsls	r1, r3, #5
 800034e:	d5d3      	bpl.n	80002f8 <__aeabi_fadd+0xd8>
 8000350:	3401      	adds	r4, #1
 8000352:	2cff      	cmp	r4, #255	; 0xff
 8000354:	d100      	bne.n	8000358 <__aeabi_fadd+0x138>
 8000356:	e087      	b.n	8000468 <__aeabi_fadd+0x248>
 8000358:	2201      	movs	r2, #1
 800035a:	4978      	ldr	r1, [pc, #480]	; (800053c <__aeabi_fadd+0x31c>)
 800035c:	401a      	ands	r2, r3
 800035e:	085b      	lsrs	r3, r3, #1
 8000360:	400b      	ands	r3, r1
 8000362:	4313      	orrs	r3, r2
 8000364:	e797      	b.n	8000296 <__aeabi_fadd+0x76>
 8000366:	2c00      	cmp	r4, #0
 8000368:	d000      	beq.n	800036c <__aeabi_fadd+0x14c>
 800036a:	e0a7      	b.n	80004bc <__aeabi_fadd+0x29c>
 800036c:	2b00      	cmp	r3, #0
 800036e:	d000      	beq.n	8000372 <__aeabi_fadd+0x152>
 8000370:	e0b6      	b.n	80004e0 <__aeabi_fadd+0x2c0>
 8000372:	1e3b      	subs	r3, r7, #0
 8000374:	d162      	bne.n	800043c <__aeabi_fadd+0x21c>
 8000376:	2600      	movs	r6, #0
 8000378:	2200      	movs	r2, #0
 800037a:	0273      	lsls	r3, r6, #9
 800037c:	0a5b      	lsrs	r3, r3, #9
 800037e:	b2e4      	uxtb	r4, r4
 8000380:	e79a      	b.n	80002b8 <__aeabi_fadd+0x98>
 8000382:	0014      	movs	r4, r2
 8000384:	e787      	b.n	8000296 <__aeabi_fadd+0x76>
 8000386:	2f00      	cmp	r7, #0
 8000388:	d04d      	beq.n	8000426 <__aeabi_fadd+0x206>
 800038a:	1e48      	subs	r0, r1, #1
 800038c:	2800      	cmp	r0, #0
 800038e:	d157      	bne.n	8000440 <__aeabi_fadd+0x220>
 8000390:	4463      	add	r3, ip
 8000392:	2401      	movs	r4, #1
 8000394:	015a      	lsls	r2, r3, #5
 8000396:	d5af      	bpl.n	80002f8 <__aeabi_fadd+0xd8>
 8000398:	2402      	movs	r4, #2
 800039a:	e7dd      	b.n	8000358 <__aeabi_fadd+0x138>
 800039c:	2a00      	cmp	r2, #0
 800039e:	d124      	bne.n	80003ea <__aeabi_fadd+0x1ca>
 80003a0:	1c62      	adds	r2, r4, #1
 80003a2:	b2d2      	uxtb	r2, r2
 80003a4:	2a01      	cmp	r2, #1
 80003a6:	ddde      	ble.n	8000366 <__aeabi_fadd+0x146>
 80003a8:	1bde      	subs	r6, r3, r7
 80003aa:	0172      	lsls	r2, r6, #5
 80003ac:	d535      	bpl.n	800041a <__aeabi_fadd+0x1fa>
 80003ae:	1afe      	subs	r6, r7, r3
 80003b0:	000d      	movs	r5, r1
 80003b2:	e75c      	b.n	800026e <__aeabi_fadd+0x4e>
 80003b4:	002a      	movs	r2, r5
 80003b6:	2300      	movs	r3, #0
 80003b8:	e77e      	b.n	80002b8 <__aeabi_fadd+0x98>
 80003ba:	0033      	movs	r3, r6
 80003bc:	4a60      	ldr	r2, [pc, #384]	; (8000540 <__aeabi_fadd+0x320>)
 80003be:	1a24      	subs	r4, r4, r0
 80003c0:	4013      	ands	r3, r2
 80003c2:	e768      	b.n	8000296 <__aeabi_fadd+0x76>
 80003c4:	2900      	cmp	r1, #0
 80003c6:	d163      	bne.n	8000490 <__aeabi_fadd+0x270>
 80003c8:	1c61      	adds	r1, r4, #1
 80003ca:	b2c8      	uxtb	r0, r1
 80003cc:	2801      	cmp	r0, #1
 80003ce:	dd4e      	ble.n	800046e <__aeabi_fadd+0x24e>
 80003d0:	29ff      	cmp	r1, #255	; 0xff
 80003d2:	d049      	beq.n	8000468 <__aeabi_fadd+0x248>
 80003d4:	4463      	add	r3, ip
 80003d6:	085b      	lsrs	r3, r3, #1
 80003d8:	000c      	movs	r4, r1
 80003da:	e75c      	b.n	8000296 <__aeabi_fadd+0x76>
 80003dc:	2aff      	cmp	r2, #255	; 0xff
 80003de:	d041      	beq.n	8000464 <__aeabi_fadd+0x244>
 80003e0:	000a      	movs	r2, r1
 80003e2:	e779      	b.n	80002d8 <__aeabi_fadd+0xb8>
 80003e4:	2201      	movs	r2, #1
 80003e6:	1a9b      	subs	r3, r3, r2
 80003e8:	e784      	b.n	80002f4 <__aeabi_fadd+0xd4>
 80003ea:	2c00      	cmp	r4, #0
 80003ec:	d01d      	beq.n	800042a <__aeabi_fadd+0x20a>
 80003ee:	28ff      	cmp	r0, #255	; 0xff
 80003f0:	d022      	beq.n	8000438 <__aeabi_fadd+0x218>
 80003f2:	2480      	movs	r4, #128	; 0x80
 80003f4:	04e4      	lsls	r4, r4, #19
 80003f6:	4252      	negs	r2, r2
 80003f8:	4323      	orrs	r3, r4
 80003fa:	2a1b      	cmp	r2, #27
 80003fc:	dd00      	ble.n	8000400 <__aeabi_fadd+0x1e0>
 80003fe:	e08a      	b.n	8000516 <__aeabi_fadd+0x2f6>
 8000400:	001c      	movs	r4, r3
 8000402:	2520      	movs	r5, #32
 8000404:	40d4      	lsrs	r4, r2
 8000406:	1aaa      	subs	r2, r5, r2
 8000408:	4093      	lsls	r3, r2
 800040a:	1e5a      	subs	r2, r3, #1
 800040c:	4193      	sbcs	r3, r2
 800040e:	4323      	orrs	r3, r4
 8000410:	4662      	mov	r2, ip
 8000412:	0004      	movs	r4, r0
 8000414:	1ad3      	subs	r3, r2, r3
 8000416:	000d      	movs	r5, r1
 8000418:	e725      	b.n	8000266 <__aeabi_fadd+0x46>
 800041a:	2e00      	cmp	r6, #0
 800041c:	d000      	beq.n	8000420 <__aeabi_fadd+0x200>
 800041e:	e726      	b.n	800026e <__aeabi_fadd+0x4e>
 8000420:	2200      	movs	r2, #0
 8000422:	2400      	movs	r4, #0
 8000424:	e7a9      	b.n	800037a <__aeabi_fadd+0x15a>
 8000426:	000c      	movs	r4, r1
 8000428:	e735      	b.n	8000296 <__aeabi_fadd+0x76>
 800042a:	2b00      	cmp	r3, #0
 800042c:	d04d      	beq.n	80004ca <__aeabi_fadd+0x2aa>
 800042e:	43d2      	mvns	r2, r2
 8000430:	2a00      	cmp	r2, #0
 8000432:	d0ed      	beq.n	8000410 <__aeabi_fadd+0x1f0>
 8000434:	28ff      	cmp	r0, #255	; 0xff
 8000436:	d1e0      	bne.n	80003fa <__aeabi_fadd+0x1da>
 8000438:	4663      	mov	r3, ip
 800043a:	24ff      	movs	r4, #255	; 0xff
 800043c:	000d      	movs	r5, r1
 800043e:	e72a      	b.n	8000296 <__aeabi_fadd+0x76>
 8000440:	29ff      	cmp	r1, #255	; 0xff
 8000442:	d00f      	beq.n	8000464 <__aeabi_fadd+0x244>
 8000444:	0001      	movs	r1, r0
 8000446:	e773      	b.n	8000330 <__aeabi_fadd+0x110>
 8000448:	2b00      	cmp	r3, #0
 800044a:	d061      	beq.n	8000510 <__aeabi_fadd+0x2f0>
 800044c:	24ff      	movs	r4, #255	; 0xff
 800044e:	2f00      	cmp	r7, #0
 8000450:	d100      	bne.n	8000454 <__aeabi_fadd+0x234>
 8000452:	e720      	b.n	8000296 <__aeabi_fadd+0x76>
 8000454:	2280      	movs	r2, #128	; 0x80
 8000456:	4641      	mov	r1, r8
 8000458:	03d2      	lsls	r2, r2, #15
 800045a:	4211      	tst	r1, r2
 800045c:	d002      	beq.n	8000464 <__aeabi_fadd+0x244>
 800045e:	4216      	tst	r6, r2
 8000460:	d100      	bne.n	8000464 <__aeabi_fadd+0x244>
 8000462:	003b      	movs	r3, r7
 8000464:	24ff      	movs	r4, #255	; 0xff
 8000466:	e716      	b.n	8000296 <__aeabi_fadd+0x76>
 8000468:	24ff      	movs	r4, #255	; 0xff
 800046a:	2300      	movs	r3, #0
 800046c:	e724      	b.n	80002b8 <__aeabi_fadd+0x98>
 800046e:	2c00      	cmp	r4, #0
 8000470:	d1ea      	bne.n	8000448 <__aeabi_fadd+0x228>
 8000472:	2b00      	cmp	r3, #0
 8000474:	d058      	beq.n	8000528 <__aeabi_fadd+0x308>
 8000476:	2f00      	cmp	r7, #0
 8000478:	d100      	bne.n	800047c <__aeabi_fadd+0x25c>
 800047a:	e70c      	b.n	8000296 <__aeabi_fadd+0x76>
 800047c:	4463      	add	r3, ip
 800047e:	015a      	lsls	r2, r3, #5
 8000480:	d400      	bmi.n	8000484 <__aeabi_fadd+0x264>
 8000482:	e739      	b.n	80002f8 <__aeabi_fadd+0xd8>
 8000484:	4a2e      	ldr	r2, [pc, #184]	; (8000540 <__aeabi_fadd+0x320>)
 8000486:	000c      	movs	r4, r1
 8000488:	4013      	ands	r3, r2
 800048a:	e704      	b.n	8000296 <__aeabi_fadd+0x76>
 800048c:	2101      	movs	r1, #1
 800048e:	e75c      	b.n	800034a <__aeabi_fadd+0x12a>
 8000490:	2c00      	cmp	r4, #0
 8000492:	d11e      	bne.n	80004d2 <__aeabi_fadd+0x2b2>
 8000494:	2b00      	cmp	r3, #0
 8000496:	d040      	beq.n	800051a <__aeabi_fadd+0x2fa>
 8000498:	43c9      	mvns	r1, r1
 800049a:	2900      	cmp	r1, #0
 800049c:	d00b      	beq.n	80004b6 <__aeabi_fadd+0x296>
 800049e:	28ff      	cmp	r0, #255	; 0xff
 80004a0:	d036      	beq.n	8000510 <__aeabi_fadd+0x2f0>
 80004a2:	291b      	cmp	r1, #27
 80004a4:	dc47      	bgt.n	8000536 <__aeabi_fadd+0x316>
 80004a6:	001c      	movs	r4, r3
 80004a8:	2620      	movs	r6, #32
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	1a71      	subs	r1, r6, r1
 80004ae:	408b      	lsls	r3, r1
 80004b0:	1e59      	subs	r1, r3, #1
 80004b2:	418b      	sbcs	r3, r1
 80004b4:	4323      	orrs	r3, r4
 80004b6:	4463      	add	r3, ip
 80004b8:	0004      	movs	r4, r0
 80004ba:	e747      	b.n	800034c <__aeabi_fadd+0x12c>
 80004bc:	2b00      	cmp	r3, #0
 80004be:	d118      	bne.n	80004f2 <__aeabi_fadd+0x2d2>
 80004c0:	1e3b      	subs	r3, r7, #0
 80004c2:	d02d      	beq.n	8000520 <__aeabi_fadd+0x300>
 80004c4:	000d      	movs	r5, r1
 80004c6:	24ff      	movs	r4, #255	; 0xff
 80004c8:	e6e5      	b.n	8000296 <__aeabi_fadd+0x76>
 80004ca:	003b      	movs	r3, r7
 80004cc:	0004      	movs	r4, r0
 80004ce:	000d      	movs	r5, r1
 80004d0:	e6e1      	b.n	8000296 <__aeabi_fadd+0x76>
 80004d2:	28ff      	cmp	r0, #255	; 0xff
 80004d4:	d01c      	beq.n	8000510 <__aeabi_fadd+0x2f0>
 80004d6:	2480      	movs	r4, #128	; 0x80
 80004d8:	04e4      	lsls	r4, r4, #19
 80004da:	4249      	negs	r1, r1
 80004dc:	4323      	orrs	r3, r4
 80004de:	e7e0      	b.n	80004a2 <__aeabi_fadd+0x282>
 80004e0:	2f00      	cmp	r7, #0
 80004e2:	d100      	bne.n	80004e6 <__aeabi_fadd+0x2c6>
 80004e4:	e6d7      	b.n	8000296 <__aeabi_fadd+0x76>
 80004e6:	1bde      	subs	r6, r3, r7
 80004e8:	0172      	lsls	r2, r6, #5
 80004ea:	d51f      	bpl.n	800052c <__aeabi_fadd+0x30c>
 80004ec:	1afb      	subs	r3, r7, r3
 80004ee:	000d      	movs	r5, r1
 80004f0:	e6d1      	b.n	8000296 <__aeabi_fadd+0x76>
 80004f2:	24ff      	movs	r4, #255	; 0xff
 80004f4:	2f00      	cmp	r7, #0
 80004f6:	d100      	bne.n	80004fa <__aeabi_fadd+0x2da>
 80004f8:	e6cd      	b.n	8000296 <__aeabi_fadd+0x76>
 80004fa:	2280      	movs	r2, #128	; 0x80
 80004fc:	4640      	mov	r0, r8
 80004fe:	03d2      	lsls	r2, r2, #15
 8000500:	4210      	tst	r0, r2
 8000502:	d0af      	beq.n	8000464 <__aeabi_fadd+0x244>
 8000504:	4216      	tst	r6, r2
 8000506:	d1ad      	bne.n	8000464 <__aeabi_fadd+0x244>
 8000508:	003b      	movs	r3, r7
 800050a:	000d      	movs	r5, r1
 800050c:	24ff      	movs	r4, #255	; 0xff
 800050e:	e6c2      	b.n	8000296 <__aeabi_fadd+0x76>
 8000510:	4663      	mov	r3, ip
 8000512:	24ff      	movs	r4, #255	; 0xff
 8000514:	e6bf      	b.n	8000296 <__aeabi_fadd+0x76>
 8000516:	2301      	movs	r3, #1
 8000518:	e77a      	b.n	8000410 <__aeabi_fadd+0x1f0>
 800051a:	003b      	movs	r3, r7
 800051c:	0004      	movs	r4, r0
 800051e:	e6ba      	b.n	8000296 <__aeabi_fadd+0x76>
 8000520:	2680      	movs	r6, #128	; 0x80
 8000522:	2200      	movs	r2, #0
 8000524:	03f6      	lsls	r6, r6, #15
 8000526:	e6f0      	b.n	800030a <__aeabi_fadd+0xea>
 8000528:	003b      	movs	r3, r7
 800052a:	e6b4      	b.n	8000296 <__aeabi_fadd+0x76>
 800052c:	1e33      	subs	r3, r6, #0
 800052e:	d000      	beq.n	8000532 <__aeabi_fadd+0x312>
 8000530:	e6e2      	b.n	80002f8 <__aeabi_fadd+0xd8>
 8000532:	2200      	movs	r2, #0
 8000534:	e721      	b.n	800037a <__aeabi_fadd+0x15a>
 8000536:	2301      	movs	r3, #1
 8000538:	e7bd      	b.n	80004b6 <__aeabi_fadd+0x296>
 800053a:	46c0      	nop			; (mov r8, r8)
 800053c:	7dffffff 	.word	0x7dffffff
 8000540:	fbffffff 	.word	0xfbffffff

08000544 <__aeabi_fdiv>:
 8000544:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000546:	4657      	mov	r7, sl
 8000548:	464e      	mov	r6, r9
 800054a:	46de      	mov	lr, fp
 800054c:	4645      	mov	r5, r8
 800054e:	b5e0      	push	{r5, r6, r7, lr}
 8000550:	0244      	lsls	r4, r0, #9
 8000552:	0043      	lsls	r3, r0, #1
 8000554:	0fc6      	lsrs	r6, r0, #31
 8000556:	b083      	sub	sp, #12
 8000558:	1c0f      	adds	r7, r1, #0
 800055a:	0a64      	lsrs	r4, r4, #9
 800055c:	0e1b      	lsrs	r3, r3, #24
 800055e:	46b2      	mov	sl, r6
 8000560:	d053      	beq.n	800060a <__aeabi_fdiv+0xc6>
 8000562:	2bff      	cmp	r3, #255	; 0xff
 8000564:	d027      	beq.n	80005b6 <__aeabi_fdiv+0x72>
 8000566:	2280      	movs	r2, #128	; 0x80
 8000568:	00e4      	lsls	r4, r4, #3
 800056a:	04d2      	lsls	r2, r2, #19
 800056c:	4314      	orrs	r4, r2
 800056e:	227f      	movs	r2, #127	; 0x7f
 8000570:	4252      	negs	r2, r2
 8000572:	4690      	mov	r8, r2
 8000574:	4498      	add	r8, r3
 8000576:	2300      	movs	r3, #0
 8000578:	4699      	mov	r9, r3
 800057a:	469b      	mov	fp, r3
 800057c:	027d      	lsls	r5, r7, #9
 800057e:	0078      	lsls	r0, r7, #1
 8000580:	0ffb      	lsrs	r3, r7, #31
 8000582:	0a6d      	lsrs	r5, r5, #9
 8000584:	0e00      	lsrs	r0, r0, #24
 8000586:	9300      	str	r3, [sp, #0]
 8000588:	d024      	beq.n	80005d4 <__aeabi_fdiv+0x90>
 800058a:	28ff      	cmp	r0, #255	; 0xff
 800058c:	d046      	beq.n	800061c <__aeabi_fdiv+0xd8>
 800058e:	2380      	movs	r3, #128	; 0x80
 8000590:	2100      	movs	r1, #0
 8000592:	00ed      	lsls	r5, r5, #3
 8000594:	04db      	lsls	r3, r3, #19
 8000596:	431d      	orrs	r5, r3
 8000598:	387f      	subs	r0, #127	; 0x7f
 800059a:	4647      	mov	r7, r8
 800059c:	1a38      	subs	r0, r7, r0
 800059e:	464f      	mov	r7, r9
 80005a0:	430f      	orrs	r7, r1
 80005a2:	00bf      	lsls	r7, r7, #2
 80005a4:	46b9      	mov	r9, r7
 80005a6:	0033      	movs	r3, r6
 80005a8:	9a00      	ldr	r2, [sp, #0]
 80005aa:	4f87      	ldr	r7, [pc, #540]	; (80007c8 <__aeabi_fdiv+0x284>)
 80005ac:	4053      	eors	r3, r2
 80005ae:	464a      	mov	r2, r9
 80005b0:	58ba      	ldr	r2, [r7, r2]
 80005b2:	9301      	str	r3, [sp, #4]
 80005b4:	4697      	mov	pc, r2
 80005b6:	2c00      	cmp	r4, #0
 80005b8:	d14e      	bne.n	8000658 <__aeabi_fdiv+0x114>
 80005ba:	2308      	movs	r3, #8
 80005bc:	4699      	mov	r9, r3
 80005be:	33f7      	adds	r3, #247	; 0xf7
 80005c0:	4698      	mov	r8, r3
 80005c2:	3bfd      	subs	r3, #253	; 0xfd
 80005c4:	469b      	mov	fp, r3
 80005c6:	027d      	lsls	r5, r7, #9
 80005c8:	0078      	lsls	r0, r7, #1
 80005ca:	0ffb      	lsrs	r3, r7, #31
 80005cc:	0a6d      	lsrs	r5, r5, #9
 80005ce:	0e00      	lsrs	r0, r0, #24
 80005d0:	9300      	str	r3, [sp, #0]
 80005d2:	d1da      	bne.n	800058a <__aeabi_fdiv+0x46>
 80005d4:	2d00      	cmp	r5, #0
 80005d6:	d126      	bne.n	8000626 <__aeabi_fdiv+0xe2>
 80005d8:	2000      	movs	r0, #0
 80005da:	2101      	movs	r1, #1
 80005dc:	0033      	movs	r3, r6
 80005de:	9a00      	ldr	r2, [sp, #0]
 80005e0:	4f7a      	ldr	r7, [pc, #488]	; (80007cc <__aeabi_fdiv+0x288>)
 80005e2:	4053      	eors	r3, r2
 80005e4:	4642      	mov	r2, r8
 80005e6:	1a10      	subs	r0, r2, r0
 80005e8:	464a      	mov	r2, r9
 80005ea:	430a      	orrs	r2, r1
 80005ec:	0092      	lsls	r2, r2, #2
 80005ee:	58ba      	ldr	r2, [r7, r2]
 80005f0:	001d      	movs	r5, r3
 80005f2:	4697      	mov	pc, r2
 80005f4:	9b00      	ldr	r3, [sp, #0]
 80005f6:	002c      	movs	r4, r5
 80005f8:	469a      	mov	sl, r3
 80005fa:	468b      	mov	fp, r1
 80005fc:	465b      	mov	r3, fp
 80005fe:	2b02      	cmp	r3, #2
 8000600:	d131      	bne.n	8000666 <__aeabi_fdiv+0x122>
 8000602:	4653      	mov	r3, sl
 8000604:	21ff      	movs	r1, #255	; 0xff
 8000606:	2400      	movs	r4, #0
 8000608:	e038      	b.n	800067c <__aeabi_fdiv+0x138>
 800060a:	2c00      	cmp	r4, #0
 800060c:	d117      	bne.n	800063e <__aeabi_fdiv+0xfa>
 800060e:	2304      	movs	r3, #4
 8000610:	4699      	mov	r9, r3
 8000612:	2300      	movs	r3, #0
 8000614:	4698      	mov	r8, r3
 8000616:	3301      	adds	r3, #1
 8000618:	469b      	mov	fp, r3
 800061a:	e7af      	b.n	800057c <__aeabi_fdiv+0x38>
 800061c:	20ff      	movs	r0, #255	; 0xff
 800061e:	2d00      	cmp	r5, #0
 8000620:	d10b      	bne.n	800063a <__aeabi_fdiv+0xf6>
 8000622:	2102      	movs	r1, #2
 8000624:	e7da      	b.n	80005dc <__aeabi_fdiv+0x98>
 8000626:	0028      	movs	r0, r5
 8000628:	f000 fc26 	bl	8000e78 <__clzsi2>
 800062c:	1f43      	subs	r3, r0, #5
 800062e:	409d      	lsls	r5, r3
 8000630:	2376      	movs	r3, #118	; 0x76
 8000632:	425b      	negs	r3, r3
 8000634:	1a18      	subs	r0, r3, r0
 8000636:	2100      	movs	r1, #0
 8000638:	e7af      	b.n	800059a <__aeabi_fdiv+0x56>
 800063a:	2103      	movs	r1, #3
 800063c:	e7ad      	b.n	800059a <__aeabi_fdiv+0x56>
 800063e:	0020      	movs	r0, r4
 8000640:	f000 fc1a 	bl	8000e78 <__clzsi2>
 8000644:	1f43      	subs	r3, r0, #5
 8000646:	409c      	lsls	r4, r3
 8000648:	2376      	movs	r3, #118	; 0x76
 800064a:	425b      	negs	r3, r3
 800064c:	1a1b      	subs	r3, r3, r0
 800064e:	4698      	mov	r8, r3
 8000650:	2300      	movs	r3, #0
 8000652:	4699      	mov	r9, r3
 8000654:	469b      	mov	fp, r3
 8000656:	e791      	b.n	800057c <__aeabi_fdiv+0x38>
 8000658:	230c      	movs	r3, #12
 800065a:	4699      	mov	r9, r3
 800065c:	33f3      	adds	r3, #243	; 0xf3
 800065e:	4698      	mov	r8, r3
 8000660:	3bfc      	subs	r3, #252	; 0xfc
 8000662:	469b      	mov	fp, r3
 8000664:	e78a      	b.n	800057c <__aeabi_fdiv+0x38>
 8000666:	2b03      	cmp	r3, #3
 8000668:	d100      	bne.n	800066c <__aeabi_fdiv+0x128>
 800066a:	e0a5      	b.n	80007b8 <__aeabi_fdiv+0x274>
 800066c:	4655      	mov	r5, sl
 800066e:	2b01      	cmp	r3, #1
 8000670:	d000      	beq.n	8000674 <__aeabi_fdiv+0x130>
 8000672:	e081      	b.n	8000778 <__aeabi_fdiv+0x234>
 8000674:	2301      	movs	r3, #1
 8000676:	2100      	movs	r1, #0
 8000678:	2400      	movs	r4, #0
 800067a:	402b      	ands	r3, r5
 800067c:	0264      	lsls	r4, r4, #9
 800067e:	05c9      	lsls	r1, r1, #23
 8000680:	0a60      	lsrs	r0, r4, #9
 8000682:	07db      	lsls	r3, r3, #31
 8000684:	4308      	orrs	r0, r1
 8000686:	4318      	orrs	r0, r3
 8000688:	b003      	add	sp, #12
 800068a:	bc3c      	pop	{r2, r3, r4, r5}
 800068c:	4690      	mov	r8, r2
 800068e:	4699      	mov	r9, r3
 8000690:	46a2      	mov	sl, r4
 8000692:	46ab      	mov	fp, r5
 8000694:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000696:	2480      	movs	r4, #128	; 0x80
 8000698:	2300      	movs	r3, #0
 800069a:	03e4      	lsls	r4, r4, #15
 800069c:	21ff      	movs	r1, #255	; 0xff
 800069e:	e7ed      	b.n	800067c <__aeabi_fdiv+0x138>
 80006a0:	21ff      	movs	r1, #255	; 0xff
 80006a2:	2400      	movs	r4, #0
 80006a4:	e7ea      	b.n	800067c <__aeabi_fdiv+0x138>
 80006a6:	2301      	movs	r3, #1
 80006a8:	1a59      	subs	r1, r3, r1
 80006aa:	291b      	cmp	r1, #27
 80006ac:	dd66      	ble.n	800077c <__aeabi_fdiv+0x238>
 80006ae:	9a01      	ldr	r2, [sp, #4]
 80006b0:	4013      	ands	r3, r2
 80006b2:	2100      	movs	r1, #0
 80006b4:	2400      	movs	r4, #0
 80006b6:	e7e1      	b.n	800067c <__aeabi_fdiv+0x138>
 80006b8:	2380      	movs	r3, #128	; 0x80
 80006ba:	03db      	lsls	r3, r3, #15
 80006bc:	421c      	tst	r4, r3
 80006be:	d038      	beq.n	8000732 <__aeabi_fdiv+0x1ee>
 80006c0:	421d      	tst	r5, r3
 80006c2:	d051      	beq.n	8000768 <__aeabi_fdiv+0x224>
 80006c4:	431c      	orrs	r4, r3
 80006c6:	0264      	lsls	r4, r4, #9
 80006c8:	0a64      	lsrs	r4, r4, #9
 80006ca:	0033      	movs	r3, r6
 80006cc:	21ff      	movs	r1, #255	; 0xff
 80006ce:	e7d5      	b.n	800067c <__aeabi_fdiv+0x138>
 80006d0:	0163      	lsls	r3, r4, #5
 80006d2:	016c      	lsls	r4, r5, #5
 80006d4:	42a3      	cmp	r3, r4
 80006d6:	d23b      	bcs.n	8000750 <__aeabi_fdiv+0x20c>
 80006d8:	261b      	movs	r6, #27
 80006da:	2100      	movs	r1, #0
 80006dc:	3801      	subs	r0, #1
 80006de:	2501      	movs	r5, #1
 80006e0:	001f      	movs	r7, r3
 80006e2:	0049      	lsls	r1, r1, #1
 80006e4:	005b      	lsls	r3, r3, #1
 80006e6:	2f00      	cmp	r7, #0
 80006e8:	db01      	blt.n	80006ee <__aeabi_fdiv+0x1aa>
 80006ea:	429c      	cmp	r4, r3
 80006ec:	d801      	bhi.n	80006f2 <__aeabi_fdiv+0x1ae>
 80006ee:	1b1b      	subs	r3, r3, r4
 80006f0:	4329      	orrs	r1, r5
 80006f2:	3e01      	subs	r6, #1
 80006f4:	2e00      	cmp	r6, #0
 80006f6:	d1f3      	bne.n	80006e0 <__aeabi_fdiv+0x19c>
 80006f8:	001c      	movs	r4, r3
 80006fa:	1e63      	subs	r3, r4, #1
 80006fc:	419c      	sbcs	r4, r3
 80006fe:	430c      	orrs	r4, r1
 8000700:	0001      	movs	r1, r0
 8000702:	317f      	adds	r1, #127	; 0x7f
 8000704:	2900      	cmp	r1, #0
 8000706:	ddce      	ble.n	80006a6 <__aeabi_fdiv+0x162>
 8000708:	0763      	lsls	r3, r4, #29
 800070a:	d004      	beq.n	8000716 <__aeabi_fdiv+0x1d2>
 800070c:	230f      	movs	r3, #15
 800070e:	4023      	ands	r3, r4
 8000710:	2b04      	cmp	r3, #4
 8000712:	d000      	beq.n	8000716 <__aeabi_fdiv+0x1d2>
 8000714:	3404      	adds	r4, #4
 8000716:	0123      	lsls	r3, r4, #4
 8000718:	d503      	bpl.n	8000722 <__aeabi_fdiv+0x1de>
 800071a:	0001      	movs	r1, r0
 800071c:	4b2c      	ldr	r3, [pc, #176]	; (80007d0 <__aeabi_fdiv+0x28c>)
 800071e:	3180      	adds	r1, #128	; 0x80
 8000720:	401c      	ands	r4, r3
 8000722:	29fe      	cmp	r1, #254	; 0xfe
 8000724:	dd0d      	ble.n	8000742 <__aeabi_fdiv+0x1fe>
 8000726:	2301      	movs	r3, #1
 8000728:	9a01      	ldr	r2, [sp, #4]
 800072a:	21ff      	movs	r1, #255	; 0xff
 800072c:	4013      	ands	r3, r2
 800072e:	2400      	movs	r4, #0
 8000730:	e7a4      	b.n	800067c <__aeabi_fdiv+0x138>
 8000732:	2380      	movs	r3, #128	; 0x80
 8000734:	03db      	lsls	r3, r3, #15
 8000736:	431c      	orrs	r4, r3
 8000738:	0264      	lsls	r4, r4, #9
 800073a:	0a64      	lsrs	r4, r4, #9
 800073c:	0033      	movs	r3, r6
 800073e:	21ff      	movs	r1, #255	; 0xff
 8000740:	e79c      	b.n	800067c <__aeabi_fdiv+0x138>
 8000742:	2301      	movs	r3, #1
 8000744:	9a01      	ldr	r2, [sp, #4]
 8000746:	01a4      	lsls	r4, r4, #6
 8000748:	0a64      	lsrs	r4, r4, #9
 800074a:	b2c9      	uxtb	r1, r1
 800074c:	4013      	ands	r3, r2
 800074e:	e795      	b.n	800067c <__aeabi_fdiv+0x138>
 8000750:	1b1b      	subs	r3, r3, r4
 8000752:	261a      	movs	r6, #26
 8000754:	2101      	movs	r1, #1
 8000756:	e7c2      	b.n	80006de <__aeabi_fdiv+0x19a>
 8000758:	9b00      	ldr	r3, [sp, #0]
 800075a:	468b      	mov	fp, r1
 800075c:	469a      	mov	sl, r3
 800075e:	2400      	movs	r4, #0
 8000760:	e74c      	b.n	80005fc <__aeabi_fdiv+0xb8>
 8000762:	0263      	lsls	r3, r4, #9
 8000764:	d5e5      	bpl.n	8000732 <__aeabi_fdiv+0x1ee>
 8000766:	2500      	movs	r5, #0
 8000768:	2480      	movs	r4, #128	; 0x80
 800076a:	03e4      	lsls	r4, r4, #15
 800076c:	432c      	orrs	r4, r5
 800076e:	0264      	lsls	r4, r4, #9
 8000770:	0a64      	lsrs	r4, r4, #9
 8000772:	9b00      	ldr	r3, [sp, #0]
 8000774:	21ff      	movs	r1, #255	; 0xff
 8000776:	e781      	b.n	800067c <__aeabi_fdiv+0x138>
 8000778:	9501      	str	r5, [sp, #4]
 800077a:	e7c1      	b.n	8000700 <__aeabi_fdiv+0x1bc>
 800077c:	0023      	movs	r3, r4
 800077e:	2020      	movs	r0, #32
 8000780:	40cb      	lsrs	r3, r1
 8000782:	1a41      	subs	r1, r0, r1
 8000784:	408c      	lsls	r4, r1
 8000786:	1e61      	subs	r1, r4, #1
 8000788:	418c      	sbcs	r4, r1
 800078a:	431c      	orrs	r4, r3
 800078c:	0763      	lsls	r3, r4, #29
 800078e:	d004      	beq.n	800079a <__aeabi_fdiv+0x256>
 8000790:	230f      	movs	r3, #15
 8000792:	4023      	ands	r3, r4
 8000794:	2b04      	cmp	r3, #4
 8000796:	d000      	beq.n	800079a <__aeabi_fdiv+0x256>
 8000798:	3404      	adds	r4, #4
 800079a:	0163      	lsls	r3, r4, #5
 800079c:	d505      	bpl.n	80007aa <__aeabi_fdiv+0x266>
 800079e:	2301      	movs	r3, #1
 80007a0:	9a01      	ldr	r2, [sp, #4]
 80007a2:	2101      	movs	r1, #1
 80007a4:	4013      	ands	r3, r2
 80007a6:	2400      	movs	r4, #0
 80007a8:	e768      	b.n	800067c <__aeabi_fdiv+0x138>
 80007aa:	2301      	movs	r3, #1
 80007ac:	9a01      	ldr	r2, [sp, #4]
 80007ae:	01a4      	lsls	r4, r4, #6
 80007b0:	0a64      	lsrs	r4, r4, #9
 80007b2:	4013      	ands	r3, r2
 80007b4:	2100      	movs	r1, #0
 80007b6:	e761      	b.n	800067c <__aeabi_fdiv+0x138>
 80007b8:	2380      	movs	r3, #128	; 0x80
 80007ba:	03db      	lsls	r3, r3, #15
 80007bc:	431c      	orrs	r4, r3
 80007be:	0264      	lsls	r4, r4, #9
 80007c0:	0a64      	lsrs	r4, r4, #9
 80007c2:	4653      	mov	r3, sl
 80007c4:	21ff      	movs	r1, #255	; 0xff
 80007c6:	e759      	b.n	800067c <__aeabi_fdiv+0x138>
 80007c8:	08004304 	.word	0x08004304
 80007cc:	08004344 	.word	0x08004344
 80007d0:	f7ffffff 	.word	0xf7ffffff

080007d4 <__aeabi_fmul>:
 80007d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80007d6:	4657      	mov	r7, sl
 80007d8:	464e      	mov	r6, r9
 80007da:	4645      	mov	r5, r8
 80007dc:	46de      	mov	lr, fp
 80007de:	b5e0      	push	{r5, r6, r7, lr}
 80007e0:	0247      	lsls	r7, r0, #9
 80007e2:	0046      	lsls	r6, r0, #1
 80007e4:	4688      	mov	r8, r1
 80007e6:	0a7f      	lsrs	r7, r7, #9
 80007e8:	0e36      	lsrs	r6, r6, #24
 80007ea:	0fc4      	lsrs	r4, r0, #31
 80007ec:	2e00      	cmp	r6, #0
 80007ee:	d047      	beq.n	8000880 <__aeabi_fmul+0xac>
 80007f0:	2eff      	cmp	r6, #255	; 0xff
 80007f2:	d024      	beq.n	800083e <__aeabi_fmul+0x6a>
 80007f4:	00fb      	lsls	r3, r7, #3
 80007f6:	2780      	movs	r7, #128	; 0x80
 80007f8:	04ff      	lsls	r7, r7, #19
 80007fa:	431f      	orrs	r7, r3
 80007fc:	2300      	movs	r3, #0
 80007fe:	4699      	mov	r9, r3
 8000800:	469a      	mov	sl, r3
 8000802:	3e7f      	subs	r6, #127	; 0x7f
 8000804:	4643      	mov	r3, r8
 8000806:	025d      	lsls	r5, r3, #9
 8000808:	0058      	lsls	r0, r3, #1
 800080a:	0fdb      	lsrs	r3, r3, #31
 800080c:	0a6d      	lsrs	r5, r5, #9
 800080e:	0e00      	lsrs	r0, r0, #24
 8000810:	4698      	mov	r8, r3
 8000812:	d043      	beq.n	800089c <__aeabi_fmul+0xc8>
 8000814:	28ff      	cmp	r0, #255	; 0xff
 8000816:	d03b      	beq.n	8000890 <__aeabi_fmul+0xbc>
 8000818:	00eb      	lsls	r3, r5, #3
 800081a:	2580      	movs	r5, #128	; 0x80
 800081c:	2200      	movs	r2, #0
 800081e:	04ed      	lsls	r5, r5, #19
 8000820:	431d      	orrs	r5, r3
 8000822:	387f      	subs	r0, #127	; 0x7f
 8000824:	1836      	adds	r6, r6, r0
 8000826:	1c73      	adds	r3, r6, #1
 8000828:	4641      	mov	r1, r8
 800082a:	469b      	mov	fp, r3
 800082c:	464b      	mov	r3, r9
 800082e:	4061      	eors	r1, r4
 8000830:	4313      	orrs	r3, r2
 8000832:	2b0f      	cmp	r3, #15
 8000834:	d864      	bhi.n	8000900 <__aeabi_fmul+0x12c>
 8000836:	4875      	ldr	r0, [pc, #468]	; (8000a0c <__aeabi_fmul+0x238>)
 8000838:	009b      	lsls	r3, r3, #2
 800083a:	58c3      	ldr	r3, [r0, r3]
 800083c:	469f      	mov	pc, r3
 800083e:	2f00      	cmp	r7, #0
 8000840:	d142      	bne.n	80008c8 <__aeabi_fmul+0xf4>
 8000842:	2308      	movs	r3, #8
 8000844:	4699      	mov	r9, r3
 8000846:	3b06      	subs	r3, #6
 8000848:	26ff      	movs	r6, #255	; 0xff
 800084a:	469a      	mov	sl, r3
 800084c:	e7da      	b.n	8000804 <__aeabi_fmul+0x30>
 800084e:	4641      	mov	r1, r8
 8000850:	2a02      	cmp	r2, #2
 8000852:	d028      	beq.n	80008a6 <__aeabi_fmul+0xd2>
 8000854:	2a03      	cmp	r2, #3
 8000856:	d100      	bne.n	800085a <__aeabi_fmul+0x86>
 8000858:	e0ce      	b.n	80009f8 <__aeabi_fmul+0x224>
 800085a:	2a01      	cmp	r2, #1
 800085c:	d000      	beq.n	8000860 <__aeabi_fmul+0x8c>
 800085e:	e0ac      	b.n	80009ba <__aeabi_fmul+0x1e6>
 8000860:	4011      	ands	r1, r2
 8000862:	2000      	movs	r0, #0
 8000864:	2200      	movs	r2, #0
 8000866:	b2cc      	uxtb	r4, r1
 8000868:	0240      	lsls	r0, r0, #9
 800086a:	05d2      	lsls	r2, r2, #23
 800086c:	0a40      	lsrs	r0, r0, #9
 800086e:	07e4      	lsls	r4, r4, #31
 8000870:	4310      	orrs	r0, r2
 8000872:	4320      	orrs	r0, r4
 8000874:	bc3c      	pop	{r2, r3, r4, r5}
 8000876:	4690      	mov	r8, r2
 8000878:	4699      	mov	r9, r3
 800087a:	46a2      	mov	sl, r4
 800087c:	46ab      	mov	fp, r5
 800087e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000880:	2f00      	cmp	r7, #0
 8000882:	d115      	bne.n	80008b0 <__aeabi_fmul+0xdc>
 8000884:	2304      	movs	r3, #4
 8000886:	4699      	mov	r9, r3
 8000888:	3b03      	subs	r3, #3
 800088a:	2600      	movs	r6, #0
 800088c:	469a      	mov	sl, r3
 800088e:	e7b9      	b.n	8000804 <__aeabi_fmul+0x30>
 8000890:	20ff      	movs	r0, #255	; 0xff
 8000892:	2202      	movs	r2, #2
 8000894:	2d00      	cmp	r5, #0
 8000896:	d0c5      	beq.n	8000824 <__aeabi_fmul+0x50>
 8000898:	2203      	movs	r2, #3
 800089a:	e7c3      	b.n	8000824 <__aeabi_fmul+0x50>
 800089c:	2d00      	cmp	r5, #0
 800089e:	d119      	bne.n	80008d4 <__aeabi_fmul+0x100>
 80008a0:	2000      	movs	r0, #0
 80008a2:	2201      	movs	r2, #1
 80008a4:	e7be      	b.n	8000824 <__aeabi_fmul+0x50>
 80008a6:	2401      	movs	r4, #1
 80008a8:	22ff      	movs	r2, #255	; 0xff
 80008aa:	400c      	ands	r4, r1
 80008ac:	2000      	movs	r0, #0
 80008ae:	e7db      	b.n	8000868 <__aeabi_fmul+0x94>
 80008b0:	0038      	movs	r0, r7
 80008b2:	f000 fae1 	bl	8000e78 <__clzsi2>
 80008b6:	2676      	movs	r6, #118	; 0x76
 80008b8:	1f43      	subs	r3, r0, #5
 80008ba:	409f      	lsls	r7, r3
 80008bc:	2300      	movs	r3, #0
 80008be:	4276      	negs	r6, r6
 80008c0:	1a36      	subs	r6, r6, r0
 80008c2:	4699      	mov	r9, r3
 80008c4:	469a      	mov	sl, r3
 80008c6:	e79d      	b.n	8000804 <__aeabi_fmul+0x30>
 80008c8:	230c      	movs	r3, #12
 80008ca:	4699      	mov	r9, r3
 80008cc:	3b09      	subs	r3, #9
 80008ce:	26ff      	movs	r6, #255	; 0xff
 80008d0:	469a      	mov	sl, r3
 80008d2:	e797      	b.n	8000804 <__aeabi_fmul+0x30>
 80008d4:	0028      	movs	r0, r5
 80008d6:	f000 facf 	bl	8000e78 <__clzsi2>
 80008da:	1f43      	subs	r3, r0, #5
 80008dc:	409d      	lsls	r5, r3
 80008de:	2376      	movs	r3, #118	; 0x76
 80008e0:	425b      	negs	r3, r3
 80008e2:	1a18      	subs	r0, r3, r0
 80008e4:	2200      	movs	r2, #0
 80008e6:	e79d      	b.n	8000824 <__aeabi_fmul+0x50>
 80008e8:	2080      	movs	r0, #128	; 0x80
 80008ea:	2400      	movs	r4, #0
 80008ec:	03c0      	lsls	r0, r0, #15
 80008ee:	22ff      	movs	r2, #255	; 0xff
 80008f0:	e7ba      	b.n	8000868 <__aeabi_fmul+0x94>
 80008f2:	003d      	movs	r5, r7
 80008f4:	4652      	mov	r2, sl
 80008f6:	e7ab      	b.n	8000850 <__aeabi_fmul+0x7c>
 80008f8:	003d      	movs	r5, r7
 80008fa:	0021      	movs	r1, r4
 80008fc:	4652      	mov	r2, sl
 80008fe:	e7a7      	b.n	8000850 <__aeabi_fmul+0x7c>
 8000900:	0c3b      	lsrs	r3, r7, #16
 8000902:	469c      	mov	ip, r3
 8000904:	042a      	lsls	r2, r5, #16
 8000906:	0c12      	lsrs	r2, r2, #16
 8000908:	0c2b      	lsrs	r3, r5, #16
 800090a:	0014      	movs	r4, r2
 800090c:	4660      	mov	r0, ip
 800090e:	4665      	mov	r5, ip
 8000910:	043f      	lsls	r7, r7, #16
 8000912:	0c3f      	lsrs	r7, r7, #16
 8000914:	437c      	muls	r4, r7
 8000916:	4342      	muls	r2, r0
 8000918:	435d      	muls	r5, r3
 800091a:	437b      	muls	r3, r7
 800091c:	0c27      	lsrs	r7, r4, #16
 800091e:	189b      	adds	r3, r3, r2
 8000920:	18ff      	adds	r7, r7, r3
 8000922:	42ba      	cmp	r2, r7
 8000924:	d903      	bls.n	800092e <__aeabi_fmul+0x15a>
 8000926:	2380      	movs	r3, #128	; 0x80
 8000928:	025b      	lsls	r3, r3, #9
 800092a:	469c      	mov	ip, r3
 800092c:	4465      	add	r5, ip
 800092e:	0424      	lsls	r4, r4, #16
 8000930:	043a      	lsls	r2, r7, #16
 8000932:	0c24      	lsrs	r4, r4, #16
 8000934:	1912      	adds	r2, r2, r4
 8000936:	0193      	lsls	r3, r2, #6
 8000938:	1e5c      	subs	r4, r3, #1
 800093a:	41a3      	sbcs	r3, r4
 800093c:	0c3f      	lsrs	r7, r7, #16
 800093e:	0e92      	lsrs	r2, r2, #26
 8000940:	197d      	adds	r5, r7, r5
 8000942:	431a      	orrs	r2, r3
 8000944:	01ad      	lsls	r5, r5, #6
 8000946:	4315      	orrs	r5, r2
 8000948:	012b      	lsls	r3, r5, #4
 800094a:	d504      	bpl.n	8000956 <__aeabi_fmul+0x182>
 800094c:	2301      	movs	r3, #1
 800094e:	465e      	mov	r6, fp
 8000950:	086a      	lsrs	r2, r5, #1
 8000952:	401d      	ands	r5, r3
 8000954:	4315      	orrs	r5, r2
 8000956:	0032      	movs	r2, r6
 8000958:	327f      	adds	r2, #127	; 0x7f
 800095a:	2a00      	cmp	r2, #0
 800095c:	dd25      	ble.n	80009aa <__aeabi_fmul+0x1d6>
 800095e:	076b      	lsls	r3, r5, #29
 8000960:	d004      	beq.n	800096c <__aeabi_fmul+0x198>
 8000962:	230f      	movs	r3, #15
 8000964:	402b      	ands	r3, r5
 8000966:	2b04      	cmp	r3, #4
 8000968:	d000      	beq.n	800096c <__aeabi_fmul+0x198>
 800096a:	3504      	adds	r5, #4
 800096c:	012b      	lsls	r3, r5, #4
 800096e:	d503      	bpl.n	8000978 <__aeabi_fmul+0x1a4>
 8000970:	0032      	movs	r2, r6
 8000972:	4b27      	ldr	r3, [pc, #156]	; (8000a10 <__aeabi_fmul+0x23c>)
 8000974:	3280      	adds	r2, #128	; 0x80
 8000976:	401d      	ands	r5, r3
 8000978:	2afe      	cmp	r2, #254	; 0xfe
 800097a:	dc94      	bgt.n	80008a6 <__aeabi_fmul+0xd2>
 800097c:	2401      	movs	r4, #1
 800097e:	01a8      	lsls	r0, r5, #6
 8000980:	0a40      	lsrs	r0, r0, #9
 8000982:	b2d2      	uxtb	r2, r2
 8000984:	400c      	ands	r4, r1
 8000986:	e76f      	b.n	8000868 <__aeabi_fmul+0x94>
 8000988:	2080      	movs	r0, #128	; 0x80
 800098a:	03c0      	lsls	r0, r0, #15
 800098c:	4207      	tst	r7, r0
 800098e:	d007      	beq.n	80009a0 <__aeabi_fmul+0x1cc>
 8000990:	4205      	tst	r5, r0
 8000992:	d105      	bne.n	80009a0 <__aeabi_fmul+0x1cc>
 8000994:	4328      	orrs	r0, r5
 8000996:	0240      	lsls	r0, r0, #9
 8000998:	0a40      	lsrs	r0, r0, #9
 800099a:	4644      	mov	r4, r8
 800099c:	22ff      	movs	r2, #255	; 0xff
 800099e:	e763      	b.n	8000868 <__aeabi_fmul+0x94>
 80009a0:	4338      	orrs	r0, r7
 80009a2:	0240      	lsls	r0, r0, #9
 80009a4:	0a40      	lsrs	r0, r0, #9
 80009a6:	22ff      	movs	r2, #255	; 0xff
 80009a8:	e75e      	b.n	8000868 <__aeabi_fmul+0x94>
 80009aa:	2401      	movs	r4, #1
 80009ac:	1aa3      	subs	r3, r4, r2
 80009ae:	2b1b      	cmp	r3, #27
 80009b0:	dd05      	ble.n	80009be <__aeabi_fmul+0x1ea>
 80009b2:	400c      	ands	r4, r1
 80009b4:	2200      	movs	r2, #0
 80009b6:	2000      	movs	r0, #0
 80009b8:	e756      	b.n	8000868 <__aeabi_fmul+0x94>
 80009ba:	465e      	mov	r6, fp
 80009bc:	e7cb      	b.n	8000956 <__aeabi_fmul+0x182>
 80009be:	002a      	movs	r2, r5
 80009c0:	2020      	movs	r0, #32
 80009c2:	40da      	lsrs	r2, r3
 80009c4:	1ac3      	subs	r3, r0, r3
 80009c6:	409d      	lsls	r5, r3
 80009c8:	002b      	movs	r3, r5
 80009ca:	1e5d      	subs	r5, r3, #1
 80009cc:	41ab      	sbcs	r3, r5
 80009ce:	4313      	orrs	r3, r2
 80009d0:	075a      	lsls	r2, r3, #29
 80009d2:	d004      	beq.n	80009de <__aeabi_fmul+0x20a>
 80009d4:	220f      	movs	r2, #15
 80009d6:	401a      	ands	r2, r3
 80009d8:	2a04      	cmp	r2, #4
 80009da:	d000      	beq.n	80009de <__aeabi_fmul+0x20a>
 80009dc:	3304      	adds	r3, #4
 80009de:	015a      	lsls	r2, r3, #5
 80009e0:	d504      	bpl.n	80009ec <__aeabi_fmul+0x218>
 80009e2:	2401      	movs	r4, #1
 80009e4:	2201      	movs	r2, #1
 80009e6:	400c      	ands	r4, r1
 80009e8:	2000      	movs	r0, #0
 80009ea:	e73d      	b.n	8000868 <__aeabi_fmul+0x94>
 80009ec:	2401      	movs	r4, #1
 80009ee:	019b      	lsls	r3, r3, #6
 80009f0:	0a58      	lsrs	r0, r3, #9
 80009f2:	400c      	ands	r4, r1
 80009f4:	2200      	movs	r2, #0
 80009f6:	e737      	b.n	8000868 <__aeabi_fmul+0x94>
 80009f8:	2080      	movs	r0, #128	; 0x80
 80009fa:	2401      	movs	r4, #1
 80009fc:	03c0      	lsls	r0, r0, #15
 80009fe:	4328      	orrs	r0, r5
 8000a00:	0240      	lsls	r0, r0, #9
 8000a02:	0a40      	lsrs	r0, r0, #9
 8000a04:	400c      	ands	r4, r1
 8000a06:	22ff      	movs	r2, #255	; 0xff
 8000a08:	e72e      	b.n	8000868 <__aeabi_fmul+0x94>
 8000a0a:	46c0      	nop			; (mov r8, r8)
 8000a0c:	08004384 	.word	0x08004384
 8000a10:	f7ffffff 	.word	0xf7ffffff

08000a14 <__aeabi_fsub>:
 8000a14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a16:	464f      	mov	r7, r9
 8000a18:	46d6      	mov	lr, sl
 8000a1a:	4646      	mov	r6, r8
 8000a1c:	0044      	lsls	r4, r0, #1
 8000a1e:	b5c0      	push	{r6, r7, lr}
 8000a20:	0fc2      	lsrs	r2, r0, #31
 8000a22:	0247      	lsls	r7, r0, #9
 8000a24:	0248      	lsls	r0, r1, #9
 8000a26:	0a40      	lsrs	r0, r0, #9
 8000a28:	4684      	mov	ip, r0
 8000a2a:	4666      	mov	r6, ip
 8000a2c:	0a7b      	lsrs	r3, r7, #9
 8000a2e:	0048      	lsls	r0, r1, #1
 8000a30:	0fc9      	lsrs	r1, r1, #31
 8000a32:	469a      	mov	sl, r3
 8000a34:	0e24      	lsrs	r4, r4, #24
 8000a36:	0015      	movs	r5, r2
 8000a38:	00db      	lsls	r3, r3, #3
 8000a3a:	0e00      	lsrs	r0, r0, #24
 8000a3c:	4689      	mov	r9, r1
 8000a3e:	00f6      	lsls	r6, r6, #3
 8000a40:	28ff      	cmp	r0, #255	; 0xff
 8000a42:	d100      	bne.n	8000a46 <__aeabi_fsub+0x32>
 8000a44:	e08f      	b.n	8000b66 <__aeabi_fsub+0x152>
 8000a46:	2101      	movs	r1, #1
 8000a48:	464f      	mov	r7, r9
 8000a4a:	404f      	eors	r7, r1
 8000a4c:	0039      	movs	r1, r7
 8000a4e:	4291      	cmp	r1, r2
 8000a50:	d066      	beq.n	8000b20 <__aeabi_fsub+0x10c>
 8000a52:	1a22      	subs	r2, r4, r0
 8000a54:	2a00      	cmp	r2, #0
 8000a56:	dc00      	bgt.n	8000a5a <__aeabi_fsub+0x46>
 8000a58:	e09d      	b.n	8000b96 <__aeabi_fsub+0x182>
 8000a5a:	2800      	cmp	r0, #0
 8000a5c:	d13d      	bne.n	8000ada <__aeabi_fsub+0xc6>
 8000a5e:	2e00      	cmp	r6, #0
 8000a60:	d100      	bne.n	8000a64 <__aeabi_fsub+0x50>
 8000a62:	e08b      	b.n	8000b7c <__aeabi_fsub+0x168>
 8000a64:	1e51      	subs	r1, r2, #1
 8000a66:	2900      	cmp	r1, #0
 8000a68:	d000      	beq.n	8000a6c <__aeabi_fsub+0x58>
 8000a6a:	e0b5      	b.n	8000bd8 <__aeabi_fsub+0x1c4>
 8000a6c:	2401      	movs	r4, #1
 8000a6e:	1b9b      	subs	r3, r3, r6
 8000a70:	015a      	lsls	r2, r3, #5
 8000a72:	d544      	bpl.n	8000afe <__aeabi_fsub+0xea>
 8000a74:	019b      	lsls	r3, r3, #6
 8000a76:	099f      	lsrs	r7, r3, #6
 8000a78:	0038      	movs	r0, r7
 8000a7a:	f000 f9fd 	bl	8000e78 <__clzsi2>
 8000a7e:	3805      	subs	r0, #5
 8000a80:	4087      	lsls	r7, r0
 8000a82:	4284      	cmp	r4, r0
 8000a84:	dd00      	ble.n	8000a88 <__aeabi_fsub+0x74>
 8000a86:	e096      	b.n	8000bb6 <__aeabi_fsub+0x1a2>
 8000a88:	1b04      	subs	r4, r0, r4
 8000a8a:	003a      	movs	r2, r7
 8000a8c:	2020      	movs	r0, #32
 8000a8e:	3401      	adds	r4, #1
 8000a90:	40e2      	lsrs	r2, r4
 8000a92:	1b04      	subs	r4, r0, r4
 8000a94:	40a7      	lsls	r7, r4
 8000a96:	003b      	movs	r3, r7
 8000a98:	1e5f      	subs	r7, r3, #1
 8000a9a:	41bb      	sbcs	r3, r7
 8000a9c:	2400      	movs	r4, #0
 8000a9e:	4313      	orrs	r3, r2
 8000aa0:	075a      	lsls	r2, r3, #29
 8000aa2:	d004      	beq.n	8000aae <__aeabi_fsub+0x9a>
 8000aa4:	220f      	movs	r2, #15
 8000aa6:	401a      	ands	r2, r3
 8000aa8:	2a04      	cmp	r2, #4
 8000aaa:	d000      	beq.n	8000aae <__aeabi_fsub+0x9a>
 8000aac:	3304      	adds	r3, #4
 8000aae:	015a      	lsls	r2, r3, #5
 8000ab0:	d527      	bpl.n	8000b02 <__aeabi_fsub+0xee>
 8000ab2:	3401      	adds	r4, #1
 8000ab4:	2cff      	cmp	r4, #255	; 0xff
 8000ab6:	d100      	bne.n	8000aba <__aeabi_fsub+0xa6>
 8000ab8:	e079      	b.n	8000bae <__aeabi_fsub+0x19a>
 8000aba:	2201      	movs	r2, #1
 8000abc:	019b      	lsls	r3, r3, #6
 8000abe:	0a5b      	lsrs	r3, r3, #9
 8000ac0:	b2e4      	uxtb	r4, r4
 8000ac2:	402a      	ands	r2, r5
 8000ac4:	025b      	lsls	r3, r3, #9
 8000ac6:	05e4      	lsls	r4, r4, #23
 8000ac8:	0a58      	lsrs	r0, r3, #9
 8000aca:	07d2      	lsls	r2, r2, #31
 8000acc:	4320      	orrs	r0, r4
 8000ace:	4310      	orrs	r0, r2
 8000ad0:	bc1c      	pop	{r2, r3, r4}
 8000ad2:	4690      	mov	r8, r2
 8000ad4:	4699      	mov	r9, r3
 8000ad6:	46a2      	mov	sl, r4
 8000ad8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ada:	2cff      	cmp	r4, #255	; 0xff
 8000adc:	d0e0      	beq.n	8000aa0 <__aeabi_fsub+0x8c>
 8000ade:	2180      	movs	r1, #128	; 0x80
 8000ae0:	04c9      	lsls	r1, r1, #19
 8000ae2:	430e      	orrs	r6, r1
 8000ae4:	2a1b      	cmp	r2, #27
 8000ae6:	dc7b      	bgt.n	8000be0 <__aeabi_fsub+0x1cc>
 8000ae8:	0031      	movs	r1, r6
 8000aea:	2020      	movs	r0, #32
 8000aec:	40d1      	lsrs	r1, r2
 8000aee:	1a82      	subs	r2, r0, r2
 8000af0:	4096      	lsls	r6, r2
 8000af2:	1e72      	subs	r2, r6, #1
 8000af4:	4196      	sbcs	r6, r2
 8000af6:	430e      	orrs	r6, r1
 8000af8:	1b9b      	subs	r3, r3, r6
 8000afa:	015a      	lsls	r2, r3, #5
 8000afc:	d4ba      	bmi.n	8000a74 <__aeabi_fsub+0x60>
 8000afe:	075a      	lsls	r2, r3, #29
 8000b00:	d1d0      	bne.n	8000aa4 <__aeabi_fsub+0x90>
 8000b02:	2201      	movs	r2, #1
 8000b04:	08df      	lsrs	r7, r3, #3
 8000b06:	402a      	ands	r2, r5
 8000b08:	2cff      	cmp	r4, #255	; 0xff
 8000b0a:	d133      	bne.n	8000b74 <__aeabi_fsub+0x160>
 8000b0c:	2f00      	cmp	r7, #0
 8000b0e:	d100      	bne.n	8000b12 <__aeabi_fsub+0xfe>
 8000b10:	e0a8      	b.n	8000c64 <__aeabi_fsub+0x250>
 8000b12:	2380      	movs	r3, #128	; 0x80
 8000b14:	03db      	lsls	r3, r3, #15
 8000b16:	433b      	orrs	r3, r7
 8000b18:	025b      	lsls	r3, r3, #9
 8000b1a:	0a5b      	lsrs	r3, r3, #9
 8000b1c:	24ff      	movs	r4, #255	; 0xff
 8000b1e:	e7d1      	b.n	8000ac4 <__aeabi_fsub+0xb0>
 8000b20:	1a21      	subs	r1, r4, r0
 8000b22:	2900      	cmp	r1, #0
 8000b24:	dd4c      	ble.n	8000bc0 <__aeabi_fsub+0x1ac>
 8000b26:	2800      	cmp	r0, #0
 8000b28:	d02a      	beq.n	8000b80 <__aeabi_fsub+0x16c>
 8000b2a:	2cff      	cmp	r4, #255	; 0xff
 8000b2c:	d0b8      	beq.n	8000aa0 <__aeabi_fsub+0x8c>
 8000b2e:	2080      	movs	r0, #128	; 0x80
 8000b30:	04c0      	lsls	r0, r0, #19
 8000b32:	4306      	orrs	r6, r0
 8000b34:	291b      	cmp	r1, #27
 8000b36:	dd00      	ble.n	8000b3a <__aeabi_fsub+0x126>
 8000b38:	e0af      	b.n	8000c9a <__aeabi_fsub+0x286>
 8000b3a:	0030      	movs	r0, r6
 8000b3c:	2720      	movs	r7, #32
 8000b3e:	40c8      	lsrs	r0, r1
 8000b40:	1a79      	subs	r1, r7, r1
 8000b42:	408e      	lsls	r6, r1
 8000b44:	1e71      	subs	r1, r6, #1
 8000b46:	418e      	sbcs	r6, r1
 8000b48:	4306      	orrs	r6, r0
 8000b4a:	199b      	adds	r3, r3, r6
 8000b4c:	0159      	lsls	r1, r3, #5
 8000b4e:	d5d6      	bpl.n	8000afe <__aeabi_fsub+0xea>
 8000b50:	3401      	adds	r4, #1
 8000b52:	2cff      	cmp	r4, #255	; 0xff
 8000b54:	d100      	bne.n	8000b58 <__aeabi_fsub+0x144>
 8000b56:	e085      	b.n	8000c64 <__aeabi_fsub+0x250>
 8000b58:	2201      	movs	r2, #1
 8000b5a:	497a      	ldr	r1, [pc, #488]	; (8000d44 <__aeabi_fsub+0x330>)
 8000b5c:	401a      	ands	r2, r3
 8000b5e:	085b      	lsrs	r3, r3, #1
 8000b60:	400b      	ands	r3, r1
 8000b62:	4313      	orrs	r3, r2
 8000b64:	e79c      	b.n	8000aa0 <__aeabi_fsub+0x8c>
 8000b66:	2e00      	cmp	r6, #0
 8000b68:	d000      	beq.n	8000b6c <__aeabi_fsub+0x158>
 8000b6a:	e770      	b.n	8000a4e <__aeabi_fsub+0x3a>
 8000b6c:	e76b      	b.n	8000a46 <__aeabi_fsub+0x32>
 8000b6e:	1e3b      	subs	r3, r7, #0
 8000b70:	d1c5      	bne.n	8000afe <__aeabi_fsub+0xea>
 8000b72:	2200      	movs	r2, #0
 8000b74:	027b      	lsls	r3, r7, #9
 8000b76:	0a5b      	lsrs	r3, r3, #9
 8000b78:	b2e4      	uxtb	r4, r4
 8000b7a:	e7a3      	b.n	8000ac4 <__aeabi_fsub+0xb0>
 8000b7c:	0014      	movs	r4, r2
 8000b7e:	e78f      	b.n	8000aa0 <__aeabi_fsub+0x8c>
 8000b80:	2e00      	cmp	r6, #0
 8000b82:	d04d      	beq.n	8000c20 <__aeabi_fsub+0x20c>
 8000b84:	1e48      	subs	r0, r1, #1
 8000b86:	2800      	cmp	r0, #0
 8000b88:	d157      	bne.n	8000c3a <__aeabi_fsub+0x226>
 8000b8a:	199b      	adds	r3, r3, r6
 8000b8c:	2401      	movs	r4, #1
 8000b8e:	015a      	lsls	r2, r3, #5
 8000b90:	d5b5      	bpl.n	8000afe <__aeabi_fsub+0xea>
 8000b92:	2402      	movs	r4, #2
 8000b94:	e7e0      	b.n	8000b58 <__aeabi_fsub+0x144>
 8000b96:	2a00      	cmp	r2, #0
 8000b98:	d125      	bne.n	8000be6 <__aeabi_fsub+0x1d2>
 8000b9a:	1c62      	adds	r2, r4, #1
 8000b9c:	b2d2      	uxtb	r2, r2
 8000b9e:	2a01      	cmp	r2, #1
 8000ba0:	dd72      	ble.n	8000c88 <__aeabi_fsub+0x274>
 8000ba2:	1b9f      	subs	r7, r3, r6
 8000ba4:	017a      	lsls	r2, r7, #5
 8000ba6:	d535      	bpl.n	8000c14 <__aeabi_fsub+0x200>
 8000ba8:	1af7      	subs	r7, r6, r3
 8000baa:	000d      	movs	r5, r1
 8000bac:	e764      	b.n	8000a78 <__aeabi_fsub+0x64>
 8000bae:	2201      	movs	r2, #1
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	402a      	ands	r2, r5
 8000bb4:	e786      	b.n	8000ac4 <__aeabi_fsub+0xb0>
 8000bb6:	003b      	movs	r3, r7
 8000bb8:	4a63      	ldr	r2, [pc, #396]	; (8000d48 <__aeabi_fsub+0x334>)
 8000bba:	1a24      	subs	r4, r4, r0
 8000bbc:	4013      	ands	r3, r2
 8000bbe:	e76f      	b.n	8000aa0 <__aeabi_fsub+0x8c>
 8000bc0:	2900      	cmp	r1, #0
 8000bc2:	d16c      	bne.n	8000c9e <__aeabi_fsub+0x28a>
 8000bc4:	1c61      	adds	r1, r4, #1
 8000bc6:	b2c8      	uxtb	r0, r1
 8000bc8:	2801      	cmp	r0, #1
 8000bca:	dd4e      	ble.n	8000c6a <__aeabi_fsub+0x256>
 8000bcc:	29ff      	cmp	r1, #255	; 0xff
 8000bce:	d049      	beq.n	8000c64 <__aeabi_fsub+0x250>
 8000bd0:	199b      	adds	r3, r3, r6
 8000bd2:	085b      	lsrs	r3, r3, #1
 8000bd4:	000c      	movs	r4, r1
 8000bd6:	e763      	b.n	8000aa0 <__aeabi_fsub+0x8c>
 8000bd8:	2aff      	cmp	r2, #255	; 0xff
 8000bda:	d041      	beq.n	8000c60 <__aeabi_fsub+0x24c>
 8000bdc:	000a      	movs	r2, r1
 8000bde:	e781      	b.n	8000ae4 <__aeabi_fsub+0xd0>
 8000be0:	2601      	movs	r6, #1
 8000be2:	1b9b      	subs	r3, r3, r6
 8000be4:	e789      	b.n	8000afa <__aeabi_fsub+0xe6>
 8000be6:	2c00      	cmp	r4, #0
 8000be8:	d01c      	beq.n	8000c24 <__aeabi_fsub+0x210>
 8000bea:	28ff      	cmp	r0, #255	; 0xff
 8000bec:	d021      	beq.n	8000c32 <__aeabi_fsub+0x21e>
 8000bee:	2480      	movs	r4, #128	; 0x80
 8000bf0:	04e4      	lsls	r4, r4, #19
 8000bf2:	4252      	negs	r2, r2
 8000bf4:	4323      	orrs	r3, r4
 8000bf6:	2a1b      	cmp	r2, #27
 8000bf8:	dd00      	ble.n	8000bfc <__aeabi_fsub+0x1e8>
 8000bfa:	e096      	b.n	8000d2a <__aeabi_fsub+0x316>
 8000bfc:	001c      	movs	r4, r3
 8000bfe:	2520      	movs	r5, #32
 8000c00:	40d4      	lsrs	r4, r2
 8000c02:	1aaa      	subs	r2, r5, r2
 8000c04:	4093      	lsls	r3, r2
 8000c06:	1e5a      	subs	r2, r3, #1
 8000c08:	4193      	sbcs	r3, r2
 8000c0a:	4323      	orrs	r3, r4
 8000c0c:	1af3      	subs	r3, r6, r3
 8000c0e:	0004      	movs	r4, r0
 8000c10:	000d      	movs	r5, r1
 8000c12:	e72d      	b.n	8000a70 <__aeabi_fsub+0x5c>
 8000c14:	2f00      	cmp	r7, #0
 8000c16:	d000      	beq.n	8000c1a <__aeabi_fsub+0x206>
 8000c18:	e72e      	b.n	8000a78 <__aeabi_fsub+0x64>
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	2400      	movs	r4, #0
 8000c1e:	e7a9      	b.n	8000b74 <__aeabi_fsub+0x160>
 8000c20:	000c      	movs	r4, r1
 8000c22:	e73d      	b.n	8000aa0 <__aeabi_fsub+0x8c>
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d058      	beq.n	8000cda <__aeabi_fsub+0x2c6>
 8000c28:	43d2      	mvns	r2, r2
 8000c2a:	2a00      	cmp	r2, #0
 8000c2c:	d0ee      	beq.n	8000c0c <__aeabi_fsub+0x1f8>
 8000c2e:	28ff      	cmp	r0, #255	; 0xff
 8000c30:	d1e1      	bne.n	8000bf6 <__aeabi_fsub+0x1e2>
 8000c32:	0033      	movs	r3, r6
 8000c34:	24ff      	movs	r4, #255	; 0xff
 8000c36:	000d      	movs	r5, r1
 8000c38:	e732      	b.n	8000aa0 <__aeabi_fsub+0x8c>
 8000c3a:	29ff      	cmp	r1, #255	; 0xff
 8000c3c:	d010      	beq.n	8000c60 <__aeabi_fsub+0x24c>
 8000c3e:	0001      	movs	r1, r0
 8000c40:	e778      	b.n	8000b34 <__aeabi_fsub+0x120>
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d06e      	beq.n	8000d24 <__aeabi_fsub+0x310>
 8000c46:	24ff      	movs	r4, #255	; 0xff
 8000c48:	2e00      	cmp	r6, #0
 8000c4a:	d100      	bne.n	8000c4e <__aeabi_fsub+0x23a>
 8000c4c:	e728      	b.n	8000aa0 <__aeabi_fsub+0x8c>
 8000c4e:	2280      	movs	r2, #128	; 0x80
 8000c50:	4651      	mov	r1, sl
 8000c52:	03d2      	lsls	r2, r2, #15
 8000c54:	4211      	tst	r1, r2
 8000c56:	d003      	beq.n	8000c60 <__aeabi_fsub+0x24c>
 8000c58:	4661      	mov	r1, ip
 8000c5a:	4211      	tst	r1, r2
 8000c5c:	d100      	bne.n	8000c60 <__aeabi_fsub+0x24c>
 8000c5e:	0033      	movs	r3, r6
 8000c60:	24ff      	movs	r4, #255	; 0xff
 8000c62:	e71d      	b.n	8000aa0 <__aeabi_fsub+0x8c>
 8000c64:	24ff      	movs	r4, #255	; 0xff
 8000c66:	2300      	movs	r3, #0
 8000c68:	e72c      	b.n	8000ac4 <__aeabi_fsub+0xb0>
 8000c6a:	2c00      	cmp	r4, #0
 8000c6c:	d1e9      	bne.n	8000c42 <__aeabi_fsub+0x22e>
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d063      	beq.n	8000d3a <__aeabi_fsub+0x326>
 8000c72:	2e00      	cmp	r6, #0
 8000c74:	d100      	bne.n	8000c78 <__aeabi_fsub+0x264>
 8000c76:	e713      	b.n	8000aa0 <__aeabi_fsub+0x8c>
 8000c78:	199b      	adds	r3, r3, r6
 8000c7a:	015a      	lsls	r2, r3, #5
 8000c7c:	d400      	bmi.n	8000c80 <__aeabi_fsub+0x26c>
 8000c7e:	e73e      	b.n	8000afe <__aeabi_fsub+0xea>
 8000c80:	4a31      	ldr	r2, [pc, #196]	; (8000d48 <__aeabi_fsub+0x334>)
 8000c82:	000c      	movs	r4, r1
 8000c84:	4013      	ands	r3, r2
 8000c86:	e70b      	b.n	8000aa0 <__aeabi_fsub+0x8c>
 8000c88:	2c00      	cmp	r4, #0
 8000c8a:	d11e      	bne.n	8000cca <__aeabi_fsub+0x2b6>
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d12f      	bne.n	8000cf0 <__aeabi_fsub+0x2dc>
 8000c90:	2e00      	cmp	r6, #0
 8000c92:	d04f      	beq.n	8000d34 <__aeabi_fsub+0x320>
 8000c94:	0033      	movs	r3, r6
 8000c96:	000d      	movs	r5, r1
 8000c98:	e702      	b.n	8000aa0 <__aeabi_fsub+0x8c>
 8000c9a:	2601      	movs	r6, #1
 8000c9c:	e755      	b.n	8000b4a <__aeabi_fsub+0x136>
 8000c9e:	2c00      	cmp	r4, #0
 8000ca0:	d11f      	bne.n	8000ce2 <__aeabi_fsub+0x2ce>
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d043      	beq.n	8000d2e <__aeabi_fsub+0x31a>
 8000ca6:	43c9      	mvns	r1, r1
 8000ca8:	2900      	cmp	r1, #0
 8000caa:	d00b      	beq.n	8000cc4 <__aeabi_fsub+0x2b0>
 8000cac:	28ff      	cmp	r0, #255	; 0xff
 8000cae:	d039      	beq.n	8000d24 <__aeabi_fsub+0x310>
 8000cb0:	291b      	cmp	r1, #27
 8000cb2:	dc44      	bgt.n	8000d3e <__aeabi_fsub+0x32a>
 8000cb4:	001c      	movs	r4, r3
 8000cb6:	2720      	movs	r7, #32
 8000cb8:	40cc      	lsrs	r4, r1
 8000cba:	1a79      	subs	r1, r7, r1
 8000cbc:	408b      	lsls	r3, r1
 8000cbe:	1e59      	subs	r1, r3, #1
 8000cc0:	418b      	sbcs	r3, r1
 8000cc2:	4323      	orrs	r3, r4
 8000cc4:	199b      	adds	r3, r3, r6
 8000cc6:	0004      	movs	r4, r0
 8000cc8:	e740      	b.n	8000b4c <__aeabi_fsub+0x138>
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d11a      	bne.n	8000d04 <__aeabi_fsub+0x2f0>
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	d124      	bne.n	8000d1c <__aeabi_fsub+0x308>
 8000cd2:	2780      	movs	r7, #128	; 0x80
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	03ff      	lsls	r7, r7, #15
 8000cd8:	e71b      	b.n	8000b12 <__aeabi_fsub+0xfe>
 8000cda:	0033      	movs	r3, r6
 8000cdc:	0004      	movs	r4, r0
 8000cde:	000d      	movs	r5, r1
 8000ce0:	e6de      	b.n	8000aa0 <__aeabi_fsub+0x8c>
 8000ce2:	28ff      	cmp	r0, #255	; 0xff
 8000ce4:	d01e      	beq.n	8000d24 <__aeabi_fsub+0x310>
 8000ce6:	2480      	movs	r4, #128	; 0x80
 8000ce8:	04e4      	lsls	r4, r4, #19
 8000cea:	4249      	negs	r1, r1
 8000cec:	4323      	orrs	r3, r4
 8000cee:	e7df      	b.n	8000cb0 <__aeabi_fsub+0x29c>
 8000cf0:	2e00      	cmp	r6, #0
 8000cf2:	d100      	bne.n	8000cf6 <__aeabi_fsub+0x2e2>
 8000cf4:	e6d4      	b.n	8000aa0 <__aeabi_fsub+0x8c>
 8000cf6:	1b9f      	subs	r7, r3, r6
 8000cf8:	017a      	lsls	r2, r7, #5
 8000cfa:	d400      	bmi.n	8000cfe <__aeabi_fsub+0x2ea>
 8000cfc:	e737      	b.n	8000b6e <__aeabi_fsub+0x15a>
 8000cfe:	1af3      	subs	r3, r6, r3
 8000d00:	000d      	movs	r5, r1
 8000d02:	e6cd      	b.n	8000aa0 <__aeabi_fsub+0x8c>
 8000d04:	24ff      	movs	r4, #255	; 0xff
 8000d06:	2e00      	cmp	r6, #0
 8000d08:	d100      	bne.n	8000d0c <__aeabi_fsub+0x2f8>
 8000d0a:	e6c9      	b.n	8000aa0 <__aeabi_fsub+0x8c>
 8000d0c:	2280      	movs	r2, #128	; 0x80
 8000d0e:	4650      	mov	r0, sl
 8000d10:	03d2      	lsls	r2, r2, #15
 8000d12:	4210      	tst	r0, r2
 8000d14:	d0a4      	beq.n	8000c60 <__aeabi_fsub+0x24c>
 8000d16:	4660      	mov	r0, ip
 8000d18:	4210      	tst	r0, r2
 8000d1a:	d1a1      	bne.n	8000c60 <__aeabi_fsub+0x24c>
 8000d1c:	0033      	movs	r3, r6
 8000d1e:	000d      	movs	r5, r1
 8000d20:	24ff      	movs	r4, #255	; 0xff
 8000d22:	e6bd      	b.n	8000aa0 <__aeabi_fsub+0x8c>
 8000d24:	0033      	movs	r3, r6
 8000d26:	24ff      	movs	r4, #255	; 0xff
 8000d28:	e6ba      	b.n	8000aa0 <__aeabi_fsub+0x8c>
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	e76e      	b.n	8000c0c <__aeabi_fsub+0x1f8>
 8000d2e:	0033      	movs	r3, r6
 8000d30:	0004      	movs	r4, r0
 8000d32:	e6b5      	b.n	8000aa0 <__aeabi_fsub+0x8c>
 8000d34:	2700      	movs	r7, #0
 8000d36:	2200      	movs	r2, #0
 8000d38:	e71c      	b.n	8000b74 <__aeabi_fsub+0x160>
 8000d3a:	0033      	movs	r3, r6
 8000d3c:	e6b0      	b.n	8000aa0 <__aeabi_fsub+0x8c>
 8000d3e:	2301      	movs	r3, #1
 8000d40:	e7c0      	b.n	8000cc4 <__aeabi_fsub+0x2b0>
 8000d42:	46c0      	nop			; (mov r8, r8)
 8000d44:	7dffffff 	.word	0x7dffffff
 8000d48:	fbffffff 	.word	0xfbffffff

08000d4c <__aeabi_i2f>:
 8000d4c:	b570      	push	{r4, r5, r6, lr}
 8000d4e:	2800      	cmp	r0, #0
 8000d50:	d030      	beq.n	8000db4 <__aeabi_i2f+0x68>
 8000d52:	17c3      	asrs	r3, r0, #31
 8000d54:	18c4      	adds	r4, r0, r3
 8000d56:	405c      	eors	r4, r3
 8000d58:	0fc5      	lsrs	r5, r0, #31
 8000d5a:	0020      	movs	r0, r4
 8000d5c:	f000 f88c 	bl	8000e78 <__clzsi2>
 8000d60:	239e      	movs	r3, #158	; 0x9e
 8000d62:	1a1b      	subs	r3, r3, r0
 8000d64:	2b96      	cmp	r3, #150	; 0x96
 8000d66:	dc0d      	bgt.n	8000d84 <__aeabi_i2f+0x38>
 8000d68:	2296      	movs	r2, #150	; 0x96
 8000d6a:	1ad2      	subs	r2, r2, r3
 8000d6c:	4094      	lsls	r4, r2
 8000d6e:	002a      	movs	r2, r5
 8000d70:	0264      	lsls	r4, r4, #9
 8000d72:	0a64      	lsrs	r4, r4, #9
 8000d74:	b2db      	uxtb	r3, r3
 8000d76:	0264      	lsls	r4, r4, #9
 8000d78:	05db      	lsls	r3, r3, #23
 8000d7a:	0a60      	lsrs	r0, r4, #9
 8000d7c:	07d2      	lsls	r2, r2, #31
 8000d7e:	4318      	orrs	r0, r3
 8000d80:	4310      	orrs	r0, r2
 8000d82:	bd70      	pop	{r4, r5, r6, pc}
 8000d84:	2b99      	cmp	r3, #153	; 0x99
 8000d86:	dc19      	bgt.n	8000dbc <__aeabi_i2f+0x70>
 8000d88:	2299      	movs	r2, #153	; 0x99
 8000d8a:	1ad2      	subs	r2, r2, r3
 8000d8c:	2a00      	cmp	r2, #0
 8000d8e:	dd29      	ble.n	8000de4 <__aeabi_i2f+0x98>
 8000d90:	4094      	lsls	r4, r2
 8000d92:	0022      	movs	r2, r4
 8000d94:	4c14      	ldr	r4, [pc, #80]	; (8000de8 <__aeabi_i2f+0x9c>)
 8000d96:	4014      	ands	r4, r2
 8000d98:	0751      	lsls	r1, r2, #29
 8000d9a:	d004      	beq.n	8000da6 <__aeabi_i2f+0x5a>
 8000d9c:	210f      	movs	r1, #15
 8000d9e:	400a      	ands	r2, r1
 8000da0:	2a04      	cmp	r2, #4
 8000da2:	d000      	beq.n	8000da6 <__aeabi_i2f+0x5a>
 8000da4:	3404      	adds	r4, #4
 8000da6:	0162      	lsls	r2, r4, #5
 8000da8:	d413      	bmi.n	8000dd2 <__aeabi_i2f+0x86>
 8000daa:	01a4      	lsls	r4, r4, #6
 8000dac:	0a64      	lsrs	r4, r4, #9
 8000dae:	b2db      	uxtb	r3, r3
 8000db0:	002a      	movs	r2, r5
 8000db2:	e7e0      	b.n	8000d76 <__aeabi_i2f+0x2a>
 8000db4:	2200      	movs	r2, #0
 8000db6:	2300      	movs	r3, #0
 8000db8:	2400      	movs	r4, #0
 8000dba:	e7dc      	b.n	8000d76 <__aeabi_i2f+0x2a>
 8000dbc:	2205      	movs	r2, #5
 8000dbe:	0021      	movs	r1, r4
 8000dc0:	1a12      	subs	r2, r2, r0
 8000dc2:	40d1      	lsrs	r1, r2
 8000dc4:	22b9      	movs	r2, #185	; 0xb9
 8000dc6:	1ad2      	subs	r2, r2, r3
 8000dc8:	4094      	lsls	r4, r2
 8000dca:	1e62      	subs	r2, r4, #1
 8000dcc:	4194      	sbcs	r4, r2
 8000dce:	430c      	orrs	r4, r1
 8000dd0:	e7da      	b.n	8000d88 <__aeabi_i2f+0x3c>
 8000dd2:	4b05      	ldr	r3, [pc, #20]	; (8000de8 <__aeabi_i2f+0x9c>)
 8000dd4:	002a      	movs	r2, r5
 8000dd6:	401c      	ands	r4, r3
 8000dd8:	239f      	movs	r3, #159	; 0x9f
 8000dda:	01a4      	lsls	r4, r4, #6
 8000ddc:	1a1b      	subs	r3, r3, r0
 8000dde:	0a64      	lsrs	r4, r4, #9
 8000de0:	b2db      	uxtb	r3, r3
 8000de2:	e7c8      	b.n	8000d76 <__aeabi_i2f+0x2a>
 8000de4:	0022      	movs	r2, r4
 8000de6:	e7d5      	b.n	8000d94 <__aeabi_i2f+0x48>
 8000de8:	fbffffff 	.word	0xfbffffff

08000dec <__aeabi_ui2f>:
 8000dec:	b510      	push	{r4, lr}
 8000dee:	1e04      	subs	r4, r0, #0
 8000df0:	d027      	beq.n	8000e42 <__aeabi_ui2f+0x56>
 8000df2:	f000 f841 	bl	8000e78 <__clzsi2>
 8000df6:	239e      	movs	r3, #158	; 0x9e
 8000df8:	1a1b      	subs	r3, r3, r0
 8000dfa:	2b96      	cmp	r3, #150	; 0x96
 8000dfc:	dc0a      	bgt.n	8000e14 <__aeabi_ui2f+0x28>
 8000dfe:	2296      	movs	r2, #150	; 0x96
 8000e00:	1ad2      	subs	r2, r2, r3
 8000e02:	4094      	lsls	r4, r2
 8000e04:	0264      	lsls	r4, r4, #9
 8000e06:	0a64      	lsrs	r4, r4, #9
 8000e08:	b2db      	uxtb	r3, r3
 8000e0a:	0264      	lsls	r4, r4, #9
 8000e0c:	05db      	lsls	r3, r3, #23
 8000e0e:	0a60      	lsrs	r0, r4, #9
 8000e10:	4318      	orrs	r0, r3
 8000e12:	bd10      	pop	{r4, pc}
 8000e14:	2b99      	cmp	r3, #153	; 0x99
 8000e16:	dc17      	bgt.n	8000e48 <__aeabi_ui2f+0x5c>
 8000e18:	2299      	movs	r2, #153	; 0x99
 8000e1a:	1ad2      	subs	r2, r2, r3
 8000e1c:	2a00      	cmp	r2, #0
 8000e1e:	dd27      	ble.n	8000e70 <__aeabi_ui2f+0x84>
 8000e20:	4094      	lsls	r4, r2
 8000e22:	0022      	movs	r2, r4
 8000e24:	4c13      	ldr	r4, [pc, #76]	; (8000e74 <__aeabi_ui2f+0x88>)
 8000e26:	4014      	ands	r4, r2
 8000e28:	0751      	lsls	r1, r2, #29
 8000e2a:	d004      	beq.n	8000e36 <__aeabi_ui2f+0x4a>
 8000e2c:	210f      	movs	r1, #15
 8000e2e:	400a      	ands	r2, r1
 8000e30:	2a04      	cmp	r2, #4
 8000e32:	d000      	beq.n	8000e36 <__aeabi_ui2f+0x4a>
 8000e34:	3404      	adds	r4, #4
 8000e36:	0162      	lsls	r2, r4, #5
 8000e38:	d412      	bmi.n	8000e60 <__aeabi_ui2f+0x74>
 8000e3a:	01a4      	lsls	r4, r4, #6
 8000e3c:	0a64      	lsrs	r4, r4, #9
 8000e3e:	b2db      	uxtb	r3, r3
 8000e40:	e7e3      	b.n	8000e0a <__aeabi_ui2f+0x1e>
 8000e42:	2300      	movs	r3, #0
 8000e44:	2400      	movs	r4, #0
 8000e46:	e7e0      	b.n	8000e0a <__aeabi_ui2f+0x1e>
 8000e48:	22b9      	movs	r2, #185	; 0xb9
 8000e4a:	0021      	movs	r1, r4
 8000e4c:	1ad2      	subs	r2, r2, r3
 8000e4e:	4091      	lsls	r1, r2
 8000e50:	000a      	movs	r2, r1
 8000e52:	1e51      	subs	r1, r2, #1
 8000e54:	418a      	sbcs	r2, r1
 8000e56:	2105      	movs	r1, #5
 8000e58:	1a09      	subs	r1, r1, r0
 8000e5a:	40cc      	lsrs	r4, r1
 8000e5c:	4314      	orrs	r4, r2
 8000e5e:	e7db      	b.n	8000e18 <__aeabi_ui2f+0x2c>
 8000e60:	4b04      	ldr	r3, [pc, #16]	; (8000e74 <__aeabi_ui2f+0x88>)
 8000e62:	401c      	ands	r4, r3
 8000e64:	239f      	movs	r3, #159	; 0x9f
 8000e66:	01a4      	lsls	r4, r4, #6
 8000e68:	1a1b      	subs	r3, r3, r0
 8000e6a:	0a64      	lsrs	r4, r4, #9
 8000e6c:	b2db      	uxtb	r3, r3
 8000e6e:	e7cc      	b.n	8000e0a <__aeabi_ui2f+0x1e>
 8000e70:	0022      	movs	r2, r4
 8000e72:	e7d7      	b.n	8000e24 <__aeabi_ui2f+0x38>
 8000e74:	fbffffff 	.word	0xfbffffff

08000e78 <__clzsi2>:
 8000e78:	211c      	movs	r1, #28
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	041b      	lsls	r3, r3, #16
 8000e7e:	4298      	cmp	r0, r3
 8000e80:	d301      	bcc.n	8000e86 <__clzsi2+0xe>
 8000e82:	0c00      	lsrs	r0, r0, #16
 8000e84:	3910      	subs	r1, #16
 8000e86:	0a1b      	lsrs	r3, r3, #8
 8000e88:	4298      	cmp	r0, r3
 8000e8a:	d301      	bcc.n	8000e90 <__clzsi2+0x18>
 8000e8c:	0a00      	lsrs	r0, r0, #8
 8000e8e:	3908      	subs	r1, #8
 8000e90:	091b      	lsrs	r3, r3, #4
 8000e92:	4298      	cmp	r0, r3
 8000e94:	d301      	bcc.n	8000e9a <__clzsi2+0x22>
 8000e96:	0900      	lsrs	r0, r0, #4
 8000e98:	3904      	subs	r1, #4
 8000e9a:	a202      	add	r2, pc, #8	; (adr r2, 8000ea4 <__clzsi2+0x2c>)
 8000e9c:	5c10      	ldrb	r0, [r2, r0]
 8000e9e:	1840      	adds	r0, r0, r1
 8000ea0:	4770      	bx	lr
 8000ea2:	46c0      	nop			; (mov r8, r8)
 8000ea4:	02020304 	.word	0x02020304
 8000ea8:	01010101 	.word	0x01010101
	...

08000eb4 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000eb8:	4b07      	ldr	r3, [pc, #28]	; (8000ed8 <HAL_Init+0x24>)
 8000eba:	4a07      	ldr	r2, [pc, #28]	; (8000ed8 <HAL_Init+0x24>)
 8000ebc:	6812      	ldr	r2, [r2, #0]
 8000ebe:	2110      	movs	r1, #16
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000ec4:	2000      	movs	r0, #0
 8000ec6:	f000 f809 	bl	8000edc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000eca:	f003 f879 	bl	8003fc0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ece:	2300      	movs	r3, #0
}
 8000ed0:	0018      	movs	r0, r3
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	46c0      	nop			; (mov r8, r8)
 8000ed8:	40022000 	.word	0x40022000

08000edc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 8000ee4:	f002 f8a6 	bl	8003034 <HAL_RCC_GetHCLKFreq>
 8000ee8:	0002      	movs	r2, r0
 8000eea:	23fa      	movs	r3, #250	; 0xfa
 8000eec:	0099      	lsls	r1, r3, #2
 8000eee:	0010      	movs	r0, r2
 8000ef0:	f7ff f90a 	bl	8000108 <__udivsi3>
 8000ef4:	0003      	movs	r3, r0
 8000ef6:	0018      	movs	r0, r3
 8000ef8:	f001 fa08 	bl	800230c <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000efc:	6879      	ldr	r1, [r7, #4]
 8000efe:	2301      	movs	r3, #1
 8000f00:	425b      	negs	r3, r3
 8000f02:	2200      	movs	r2, #0
 8000f04:	0018      	movs	r0, r3
 8000f06:	f001 f9db 	bl	80022c0 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
 8000f0a:	2300      	movs	r3, #0
}
 8000f0c:	0018      	movs	r0, r3
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	b002      	add	sp, #8
 8000f12:	bd80      	pop	{r7, pc}

08000f14 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	af00      	add	r7, sp, #0
  uwTick++;
 8000f18:	4b03      	ldr	r3, [pc, #12]	; (8000f28 <HAL_IncTick+0x14>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	1c5a      	adds	r2, r3, #1
 8000f1e:	4b02      	ldr	r3, [pc, #8]	; (8000f28 <HAL_IncTick+0x14>)
 8000f20:	601a      	str	r2, [r3, #0]
}
 8000f22:	46c0      	nop			; (mov r8, r8)
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	20000024 	.word	0x20000024

08000f2c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
  return uwTick;
 8000f30:	4b02      	ldr	r3, [pc, #8]	; (8000f3c <HAL_GetTick+0x10>)
 8000f32:	681b      	ldr	r3, [r3, #0]
}
 8000f34:	0018      	movs	r0, r3
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	46c0      	nop			; (mov r8, r8)
 8000f3c:	20000024 	.word	0x20000024

08000f40 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b084      	sub	sp, #16
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f48:	230f      	movs	r3, #15
 8000f4a:	18fb      	adds	r3, r7, r3
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8000f50:	2300      	movs	r3, #0
 8000f52:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d101      	bne.n	8000f5e <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	e124      	b.n	80011a8 <HAL_ADC_Init+0x268>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d10a      	bne.n	8000f7c <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	2200      	movs	r2, #0
 8000f6a:	649a      	str	r2, [r3, #72]	; 0x48
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	2240      	movs	r2, #64	; 0x40
 8000f70:	2100      	movs	r1, #0
 8000f72:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	0018      	movs	r0, r3
 8000f78:	f003 f84c 	bl	8004014 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f80:	2210      	movs	r2, #16
 8000f82:	4013      	ands	r3, r2
 8000f84:	d000      	beq.n	8000f88 <HAL_ADC_Init+0x48>
 8000f86:	e102      	b.n	800118e <HAL_ADC_Init+0x24e>
 8000f88:	230f      	movs	r3, #15
 8000f8a:	18fb      	adds	r3, r7, r3
 8000f8c:	781b      	ldrb	r3, [r3, #0]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d000      	beq.n	8000f94 <HAL_ADC_Init+0x54>
 8000f92:	e0fc      	b.n	800118e <HAL_ADC_Init+0x24e>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	689b      	ldr	r3, [r3, #8]
 8000f9a:	2204      	movs	r2, #4
 8000f9c:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8000f9e:	d000      	beq.n	8000fa2 <HAL_ADC_Init+0x62>
 8000fa0:	e0f5      	b.n	800118e <HAL_ADC_Init+0x24e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fa6:	4a82      	ldr	r2, [pc, #520]	; (80011b0 <HAL_ADC_Init+0x270>)
 8000fa8:	4013      	ands	r3, r2
 8000faa:	2202      	movs	r2, #2
 8000fac:	431a      	orrs	r2, r3
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	645a      	str	r2, [r3, #68]	; 0x44
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	689b      	ldr	r3, [r3, #8]
 8000fb8:	2203      	movs	r2, #3
 8000fba:	4013      	ands	r3, r2
 8000fbc:	2b01      	cmp	r3, #1
 8000fbe:	d112      	bne.n	8000fe6 <HAL_ADC_Init+0xa6>
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	4013      	ands	r3, r2
 8000fca:	2b01      	cmp	r3, #1
 8000fcc:	d009      	beq.n	8000fe2 <HAL_ADC_Init+0xa2>
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	68da      	ldr	r2, [r3, #12]
 8000fd4:	2380      	movs	r3, #128	; 0x80
 8000fd6:	021b      	lsls	r3, r3, #8
 8000fd8:	401a      	ands	r2, r3
 8000fda:	2380      	movs	r3, #128	; 0x80
 8000fdc:	021b      	lsls	r3, r3, #8
 8000fde:	429a      	cmp	r2, r3
 8000fe0:	d101      	bne.n	8000fe6 <HAL_ADC_Init+0xa6>
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	e000      	b.n	8000fe8 <HAL_ADC_Init+0xa8>
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d116      	bne.n	800101a <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	687a      	ldr	r2, [r7, #4]
 8000ff2:	6812      	ldr	r2, [r2, #0]
 8000ff4:	68d2      	ldr	r2, [r2, #12]
 8000ff6:	2118      	movs	r1, #24
 8000ff8:	438a      	bics	r2, r1
 8000ffa:	0011      	movs	r1, r2
 8000ffc:	687a      	ldr	r2, [r7, #4]
 8000ffe:	6892      	ldr	r2, [r2, #8]
 8001000:	430a      	orrs	r2, r1
 8001002:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	687a      	ldr	r2, [r7, #4]
 800100a:	6812      	ldr	r2, [r2, #0]
 800100c:	6912      	ldr	r2, [r2, #16]
 800100e:	0092      	lsls	r2, r2, #2
 8001010:	0891      	lsrs	r1, r2, #2
 8001012:	687a      	ldr	r2, [r7, #4]
 8001014:	6852      	ldr	r2, [r2, #4]
 8001016:	430a      	orrs	r2, r1
 8001018:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	687a      	ldr	r2, [r7, #4]
 8001020:	6812      	ldr	r2, [r2, #0]
 8001022:	68d2      	ldr	r2, [r2, #12]
 8001024:	4963      	ldr	r1, [pc, #396]	; (80011b4 <HAL_ADC_Init+0x274>)
 8001026:	400a      	ands	r2, r1
 8001028:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	699b      	ldr	r3, [r3, #24]
 800102e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF(hadc->Init.LowPowerAutoPowerOff)     |
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	69db      	ldr	r3, [r3, #28]
 8001034:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 8001036:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	6a1b      	ldr	r3, [r3, #32]
 800103c:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF(hadc->Init.LowPowerAutoPowerOff)     |
 800103e:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                  |
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001044:	2b01      	cmp	r3, #1
 8001046:	d002      	beq.n	800104e <HAL_ADC_Init+0x10e>
 8001048:	2380      	movs	r3, #128	; 0x80
 800104a:	015b      	lsls	r3, r3, #5
 800104c:	e000      	b.n	8001050 <HAL_ADC_Init+0x110>
 800104e:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 8001050:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                   |
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                  |
 8001056:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	691b      	ldr	r3, [r3, #16]
 800105c:	2b02      	cmp	r3, #2
 800105e:	d101      	bne.n	8001064 <HAL_ADC_Init+0x124>
 8001060:	2304      	movs	r3, #4
 8001062:	e000      	b.n	8001066 <HAL_ADC_Init+0x126>
 8001064:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                   |
 8001066:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ(hadc->Init.DMAContinuousRequests)  );
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800106c:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 800106e:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 8001070:	68ba      	ldr	r2, [r7, #8]
 8001072:	4313      	orrs	r3, r2
 8001074:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800107a:	2b01      	cmp	r3, #1
 800107c:	d115      	bne.n	80010aa <HAL_ADC_Init+0x16a>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	6a1b      	ldr	r3, [r3, #32]
 8001082:	2b00      	cmp	r3, #0
 8001084:	d105      	bne.n	8001092 <HAL_ADC_Init+0x152>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001086:	68bb      	ldr	r3, [r7, #8]
 8001088:	2280      	movs	r2, #128	; 0x80
 800108a:	0252      	lsls	r2, r2, #9
 800108c:	4313      	orrs	r3, r2
 800108e:	60bb      	str	r3, [r7, #8]
 8001090:	e00b      	b.n	80010aa <HAL_ADC_Init+0x16a>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001096:	2220      	movs	r2, #32
 8001098:	431a      	orrs	r2, r3
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80010a2:	2201      	movs	r2, #1
 80010a4:	431a      	orrs	r2, r3
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	649a      	str	r2, [r3, #72]	; 0x48
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80010ae:	23c2      	movs	r3, #194	; 0xc2
 80010b0:	33ff      	adds	r3, #255	; 0xff
 80010b2:	429a      	cmp	r2, r3
 80010b4:	d007      	beq.n	80010c6 <HAL_ADC_Init+0x186>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
                    hadc->Init.ExternalTrigConvEdge );
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80010be:	4313      	orrs	r3, r2
 80010c0:	68ba      	ldr	r2, [r7, #8]
 80010c2:	4313      	orrs	r3, r2
 80010c4:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	687a      	ldr	r2, [r7, #4]
 80010cc:	6812      	ldr	r2, [r2, #0]
 80010ce:	68d1      	ldr	r1, [r2, #12]
 80010d0:	68ba      	ldr	r2, [r7, #8]
 80010d2:	430a      	orrs	r2, r1
 80010d4:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80010da:	2380      	movs	r3, #128	; 0x80
 80010dc:	055b      	lsls	r3, r3, #21
 80010de:	429a      	cmp	r2, r3
 80010e0:	d01b      	beq.n	800111a <HAL_ADC_Init+0x1da>
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010e6:	2b01      	cmp	r3, #1
 80010e8:	d017      	beq.n	800111a <HAL_ADC_Init+0x1da>
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010ee:	2b02      	cmp	r3, #2
 80010f0:	d013      	beq.n	800111a <HAL_ADC_Init+0x1da>
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010f6:	2b03      	cmp	r3, #3
 80010f8:	d00f      	beq.n	800111a <HAL_ADC_Init+0x1da>
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010fe:	2b04      	cmp	r3, #4
 8001100:	d00b      	beq.n	800111a <HAL_ADC_Init+0x1da>
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001106:	2b05      	cmp	r3, #5
 8001108:	d007      	beq.n	800111a <HAL_ADC_Init+0x1da>
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800110e:	2b06      	cmp	r3, #6
 8001110:	d003      	beq.n	800111a <HAL_ADC_Init+0x1da>
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001116:	2b07      	cmp	r3, #7
 8001118:	d112      	bne.n	8001140 <HAL_ADC_Init+0x200>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	687a      	ldr	r2, [r7, #4]
 8001120:	6812      	ldr	r2, [r2, #0]
 8001122:	6952      	ldr	r2, [r2, #20]
 8001124:	2107      	movs	r1, #7
 8001126:	438a      	bics	r2, r1
 8001128:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	687a      	ldr	r2, [r7, #4]
 8001130:	6812      	ldr	r2, [r2, #0]
 8001132:	6951      	ldr	r1, [r2, #20]
 8001134:	687a      	ldr	r2, [r7, #4]
 8001136:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001138:	2007      	movs	r0, #7
 800113a:	4002      	ands	r2, r0
 800113c:	430a      	orrs	r2, r1
 800113e:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	68db      	ldr	r3, [r3, #12]
 8001146:	4a1c      	ldr	r2, [pc, #112]	; (80011b8 <HAL_ADC_Init+0x278>)
 8001148:	401a      	ands	r2, r3
 800114a:	68bb      	ldr	r3, [r7, #8]
 800114c:	429a      	cmp	r2, r3
 800114e:	d10b      	bne.n	8001168 <HAL_ADC_Init+0x228>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	2200      	movs	r2, #0
 8001154:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800115a:	2203      	movs	r2, #3
 800115c:	4393      	bics	r3, r2
 800115e:	2201      	movs	r2, #1
 8001160:	431a      	orrs	r2, r3
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	645a      	str	r2, [r3, #68]	; 0x44
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001166:	e01c      	b.n	80011a2 <HAL_ADC_Init+0x262>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800116c:	2212      	movs	r2, #18
 800116e:	4393      	bics	r3, r2
 8001170:	2210      	movs	r2, #16
 8001172:	431a      	orrs	r2, r3
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	645a      	str	r2, [r3, #68]	; 0x44
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800117c:	2201      	movs	r2, #1
 800117e:	431a      	orrs	r2, r3
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	649a      	str	r2, [r3, #72]	; 0x48
      
      tmp_hal_status = HAL_ERROR;
 8001184:	230f      	movs	r3, #15
 8001186:	18fb      	adds	r3, r7, r3
 8001188:	2201      	movs	r2, #1
 800118a:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800118c:	e009      	b.n	80011a2 <HAL_ADC_Init+0x262>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001192:	2210      	movs	r2, #16
 8001194:	431a      	orrs	r2, r3
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	645a      	str	r2, [r3, #68]	; 0x44
        
    tmp_hal_status = HAL_ERROR;
 800119a:	230f      	movs	r3, #15
 800119c:	18fb      	adds	r3, r7, r3
 800119e:	2201      	movs	r2, #1
 80011a0:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80011a2:	230f      	movs	r3, #15
 80011a4:	18fb      	adds	r3, r7, r3
 80011a6:	781b      	ldrb	r3, [r3, #0]
}
 80011a8:	0018      	movs	r0, r3
 80011aa:	46bd      	mov	sp, r7
 80011ac:	b004      	add	sp, #16
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	fffffefd 	.word	0xfffffefd
 80011b4:	fffe0219 	.word	0xfffe0219
 80011b8:	833fffe7 	.word	0x833fffe7

080011bc <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80011bc:	b590      	push	{r4, r7, lr}
 80011be:	b085      	sub	sp, #20
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80011c4:	230f      	movs	r3, #15
 80011c6:	18fb      	adds	r3, r7, r3
 80011c8:	2200      	movs	r2, #0
 80011ca:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	689b      	ldr	r3, [r3, #8]
 80011d2:	2204      	movs	r2, #4
 80011d4:	4013      	ands	r3, r2
 80011d6:	d138      	bne.n	800124a <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	2240      	movs	r2, #64	; 0x40
 80011dc:	5c9b      	ldrb	r3, [r3, r2]
 80011de:	2b01      	cmp	r3, #1
 80011e0:	d101      	bne.n	80011e6 <HAL_ADC_Start+0x2a>
 80011e2:	2302      	movs	r3, #2
 80011e4:	e038      	b.n	8001258 <HAL_ADC_Start+0x9c>
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	2240      	movs	r2, #64	; 0x40
 80011ea:	2101      	movs	r1, #1
 80011ec:	5499      	strb	r1, [r3, r2]
      
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	69db      	ldr	r3, [r3, #28]
 80011f2:	2b01      	cmp	r3, #1
 80011f4:	d007      	beq.n	8001206 <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 80011f6:	230f      	movs	r3, #15
 80011f8:	18fc      	adds	r4, r7, r3
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	0018      	movs	r0, r3
 80011fe:	f000 fa1d 	bl	800163c <ADC_Enable>
 8001202:	0003      	movs	r3, r0
 8001204:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001206:	230f      	movs	r3, #15
 8001208:	18fb      	adds	r3, r7, r3
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d120      	bne.n	8001252 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001214:	4a12      	ldr	r2, [pc, #72]	; (8001260 <HAL_ADC_Start+0xa4>)
 8001216:	4013      	ands	r3, r2
 8001218:	2280      	movs	r2, #128	; 0x80
 800121a:	0052      	lsls	r2, r2, #1
 800121c:	431a      	orrs	r2, r3
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	645a      	str	r2, [r3, #68]	; 0x44
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	2200      	movs	r2, #0
 8001226:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	2240      	movs	r2, #64	; 0x40
 800122c:	2100      	movs	r1, #0
 800122e:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	221c      	movs	r2, #28
 8001236:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	687a      	ldr	r2, [r7, #4]
 800123e:	6812      	ldr	r2, [r2, #0]
 8001240:	6892      	ldr	r2, [r2, #8]
 8001242:	2104      	movs	r1, #4
 8001244:	430a      	orrs	r2, r1
 8001246:	609a      	str	r2, [r3, #8]
 8001248:	e003      	b.n	8001252 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800124a:	230f      	movs	r3, #15
 800124c:	18fb      	adds	r3, r7, r3
 800124e:	2202      	movs	r2, #2
 8001250:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001252:	230f      	movs	r3, #15
 8001254:	18fb      	adds	r3, r7, r3
 8001256:	781b      	ldrb	r3, [r3, #0]
}
 8001258:	0018      	movs	r0, r3
 800125a:	46bd      	mov	sp, r7
 800125c:	b005      	add	sp, #20
 800125e:	bd90      	pop	{r4, r7, pc}
 8001260:	fffff0fe 	.word	0xfffff0fe

08001264 <HAL_ADC_Stop>:
  * @brief  Stop ADC conversion of regular group, disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{ 
 8001264:	b590      	push	{r4, r7, lr}
 8001266:	b085      	sub	sp, #20
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800126c:	230f      	movs	r3, #15
 800126e:	18fb      	adds	r3, r7, r3
 8001270:	2200      	movs	r2, #0
 8001272:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	2240      	movs	r2, #64	; 0x40
 8001278:	5c9b      	ldrb	r3, [r3, r2]
 800127a:	2b01      	cmp	r3, #1
 800127c:	d101      	bne.n	8001282 <HAL_ADC_Stop+0x1e>
 800127e:	2302      	movs	r3, #2
 8001280:	e02c      	b.n	80012dc <HAL_ADC_Stop+0x78>
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	2240      	movs	r2, #64	; 0x40
 8001286:	2101      	movs	r1, #1
 8001288:	5499      	strb	r1, [r3, r2]
  
  /* 1. Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 800128a:	230f      	movs	r3, #15
 800128c:	18fc      	adds	r4, r7, r3
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	0018      	movs	r0, r3
 8001292:	f000 fab8 	bl	8001806 <ADC_ConversionStop>
 8001296:	0003      	movs	r3, r0
 8001298:	7023      	strb	r3, [r4, #0]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800129a:	230f      	movs	r3, #15
 800129c:	18fb      	adds	r3, r7, r3
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d114      	bne.n	80012ce <HAL_ADC_Stop+0x6a>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80012a4:	230f      	movs	r3, #15
 80012a6:	18fc      	adds	r4, r7, r3
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	0018      	movs	r0, r3
 80012ac:	f000 fa42 	bl	8001734 <ADC_Disable>
 80012b0:	0003      	movs	r3, r0
 80012b2:	7023      	strb	r3, [r4, #0]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80012b4:	230f      	movs	r3, #15
 80012b6:	18fb      	adds	r3, r7, r3
 80012b8:	781b      	ldrb	r3, [r3, #0]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d107      	bne.n	80012ce <HAL_ADC_Stop+0x6a>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012c2:	4a08      	ldr	r2, [pc, #32]	; (80012e4 <HAL_ADC_Stop+0x80>)
 80012c4:	4013      	ands	r3, r2
 80012c6:	2201      	movs	r2, #1
 80012c8:	431a      	orrs	r2, r3
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	645a      	str	r2, [r3, #68]	; 0x44
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	2240      	movs	r2, #64	; 0x40
 80012d2:	2100      	movs	r1, #0
 80012d4:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80012d6:	230f      	movs	r3, #15
 80012d8:	18fb      	adds	r3, r7, r3
 80012da:	781b      	ldrb	r3, [r3, #0]
}
 80012dc:	0018      	movs	r0, r3
 80012de:	46bd      	mov	sp, r7
 80012e0:	b005      	add	sp, #20
 80012e2:	bd90      	pop	{r4, r7, pc}
 80012e4:	fffffefe 	.word	0xfffffefe

080012e8 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b084      	sub	sp, #16
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
 80012f0:	6039      	str	r1, [r7, #0]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	695b      	ldr	r3, [r3, #20]
 80012f6:	2b08      	cmp	r3, #8
 80012f8:	d102      	bne.n	8001300 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 80012fa:	2308      	movs	r3, #8
 80012fc:	60fb      	str	r3, [r7, #12]
 80012fe:	e013      	b.n	8001328 <HAL_ADC_PollForConversion+0x40>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	68db      	ldr	r3, [r3, #12]
 8001306:	2201      	movs	r2, #1
 8001308:	4013      	ands	r3, r2
 800130a:	d00b      	beq.n	8001324 <HAL_ADC_PollForConversion+0x3c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001310:	2220      	movs	r2, #32
 8001312:	431a      	orrs	r2, r3
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	2240      	movs	r2, #64	; 0x40
 800131c:	2100      	movs	r1, #0
 800131e:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 8001320:	2301      	movs	r3, #1
 8001322:	e06b      	b.n	80013fc <HAL_ADC_PollForConversion+0x114>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8001324:	230c      	movs	r3, #12
 8001326:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001328:	f7ff fe00 	bl	8000f2c <HAL_GetTick>
 800132c:	0003      	movs	r3, r0
 800132e:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of Conversion flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001330:	e019      	b.n	8001366 <HAL_ADC_PollForConversion+0x7e>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	3301      	adds	r3, #1
 8001336:	d016      	beq.n	8001366 <HAL_ADC_PollForConversion+0x7e>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d007      	beq.n	800134e <HAL_ADC_PollForConversion+0x66>
 800133e:	f7ff fdf5 	bl	8000f2c <HAL_GetTick>
 8001342:	0002      	movs	r2, r0
 8001344:	68bb      	ldr	r3, [r7, #8]
 8001346:	1ad2      	subs	r2, r2, r3
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	429a      	cmp	r2, r3
 800134c:	d90b      	bls.n	8001366 <HAL_ADC_PollForConversion+0x7e>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001352:	2204      	movs	r2, #4
 8001354:	431a      	orrs	r2, r3
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	2240      	movs	r2, #64	; 0x40
 800135e:	2100      	movs	r1, #0
 8001360:	5499      	strb	r1, [r3, r2]
        
        return HAL_TIMEOUT;
 8001362:	2303      	movs	r3, #3
 8001364:	e04a      	b.n	80013fc <HAL_ADC_PollForConversion+0x114>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	68fa      	ldr	r2, [r7, #12]
 800136e:	4013      	ands	r3, r2
 8001370:	d0df      	beq.n	8001332 <HAL_ADC_PollForConversion+0x4a>
      }
    }
  }
    
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001376:	2280      	movs	r2, #128	; 0x80
 8001378:	0092      	lsls	r2, r2, #2
 800137a:	431a      	orrs	r2, r3
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	68da      	ldr	r2, [r3, #12]
 8001386:	23c0      	movs	r3, #192	; 0xc0
 8001388:	011b      	lsls	r3, r3, #4
 800138a:	4013      	ands	r3, r2
 800138c:	d12d      	bne.n	80013ea <HAL_ADC_PollForConversion+0x102>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	6a1b      	ldr	r3, [r3, #32]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001392:	2b00      	cmp	r3, #0
 8001394:	d129      	bne.n	80013ea <HAL_ADC_PollForConversion+0x102>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	2208      	movs	r2, #8
 800139e:	4013      	ands	r3, r2
 80013a0:	2b08      	cmp	r3, #8
 80013a2:	d122      	bne.n	80013ea <HAL_ADC_PollForConversion+0x102>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	689b      	ldr	r3, [r3, #8]
 80013aa:	2204      	movs	r2, #4
 80013ac:	4013      	ands	r3, r2
 80013ae:	d110      	bne.n	80013d2 <HAL_ADC_PollForConversion+0xea>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	687a      	ldr	r2, [r7, #4]
 80013b6:	6812      	ldr	r2, [r2, #0]
 80013b8:	6852      	ldr	r2, [r2, #4]
 80013ba:	210c      	movs	r1, #12
 80013bc:	438a      	bics	r2, r1
 80013be:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013c4:	4a0f      	ldr	r2, [pc, #60]	; (8001404 <HAL_ADC_PollForConversion+0x11c>)
 80013c6:	4013      	ands	r3, r2
 80013c8:	2201      	movs	r2, #1
 80013ca:	431a      	orrs	r2, r3
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	645a      	str	r2, [r3, #68]	; 0x44
 80013d0:	e00b      	b.n	80013ea <HAL_ADC_PollForConversion+0x102>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013d6:	2220      	movs	r2, #32
 80013d8:	431a      	orrs	r2, r3
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013e2:	2201      	movs	r2, #1
 80013e4:	431a      	orrs	r2, r3
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	649a      	str	r2, [r3, #72]	; 0x48
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	699b      	ldr	r3, [r3, #24]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d103      	bne.n	80013fa <HAL_ADC_PollForConversion+0x112>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	220c      	movs	r2, #12
 80013f8:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 80013fa:	2300      	movs	r3, #0
}
 80013fc:	0018      	movs	r0, r3
 80013fe:	46bd      	mov	sp, r7
 8001400:	b004      	add	sp, #16
 8001402:	bd80      	pop	{r7, pc}
 8001404:	fffffefe 	.word	0xfffffefe

08001408 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001416:	0018      	movs	r0, r3
 8001418:	46bd      	mov	sp, r7
 800141a:	b002      	add	sp, #8
 800141c:	bd80      	pop	{r7, pc}
	...

08001420 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b084      	sub	sp, #16
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800142a:	230f      	movs	r3, #15
 800142c:	18fb      	adds	r3, r7, r3
 800142e:	2200      	movs	r2, #0
 8001430:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8001432:	2300      	movs	r3, #0
 8001434:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800143a:	2380      	movs	r3, #128	; 0x80
 800143c:	055b      	lsls	r3, r3, #21
 800143e:	429a      	cmp	r2, r3
 8001440:	d011      	beq.n	8001466 <HAL_ADC_ConfigChannel+0x46>
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001446:	2b01      	cmp	r3, #1
 8001448:	d00d      	beq.n	8001466 <HAL_ADC_ConfigChannel+0x46>
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800144e:	2b02      	cmp	r3, #2
 8001450:	d009      	beq.n	8001466 <HAL_ADC_ConfigChannel+0x46>
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001456:	2b03      	cmp	r3, #3
 8001458:	d005      	beq.n	8001466 <HAL_ADC_ConfigChannel+0x46>
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800145e:	2b04      	cmp	r3, #4
 8001460:	d001      	beq.n	8001466 <HAL_ADC_ConfigChannel+0x46>
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2240      	movs	r2, #64	; 0x40
 800146a:	5c9b      	ldrb	r3, [r3, r2]
 800146c:	2b01      	cmp	r3, #1
 800146e:	d101      	bne.n	8001474 <HAL_ADC_ConfigChannel+0x54>
 8001470:	2302      	movs	r3, #2
 8001472:	e0d1      	b.n	8001618 <HAL_ADC_ConfigChannel+0x1f8>
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2240      	movs	r2, #64	; 0x40
 8001478:	2101      	movs	r1, #1
 800147a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	689b      	ldr	r3, [r3, #8]
 8001482:	2204      	movs	r2, #4
 8001484:	4013      	ands	r3, r2
 8001486:	d000      	beq.n	800148a <HAL_ADC_ConfigChannel+0x6a>
 8001488:	e0b5      	b.n	80015f6 <HAL_ADC_ConfigChannel+0x1d6>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	4a64      	ldr	r2, [pc, #400]	; (8001620 <HAL_ADC_ConfigChannel+0x200>)
 8001490:	4293      	cmp	r3, r2
 8001492:	d100      	bne.n	8001496 <HAL_ADC_ConfigChannel+0x76>
 8001494:	e083      	b.n	800159e <HAL_ADC_ConfigChannel+0x17e>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	687a      	ldr	r2, [r7, #4]
 800149c:	6812      	ldr	r2, [r2, #0]
 800149e:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80014a0:	683a      	ldr	r2, [r7, #0]
 80014a2:	6812      	ldr	r2, [r2, #0]
 80014a4:	2001      	movs	r0, #1
 80014a6:	4090      	lsls	r0, r2
 80014a8:	0002      	movs	r2, r0
 80014aa:	430a      	orrs	r2, r1
 80014ac:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80014b2:	2380      	movs	r3, #128	; 0x80
 80014b4:	055b      	lsls	r3, r3, #21
 80014b6:	429a      	cmp	r2, r3
 80014b8:	d037      	beq.n	800152a <HAL_ADC_ConfigChannel+0x10a>
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014be:	2b01      	cmp	r3, #1
 80014c0:	d033      	beq.n	800152a <HAL_ADC_ConfigChannel+0x10a>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014c6:	2b02      	cmp	r3, #2
 80014c8:	d02f      	beq.n	800152a <HAL_ADC_ConfigChannel+0x10a>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014ce:	2b03      	cmp	r3, #3
 80014d0:	d02b      	beq.n	800152a <HAL_ADC_ConfigChannel+0x10a>
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014d6:	2b04      	cmp	r3, #4
 80014d8:	d027      	beq.n	800152a <HAL_ADC_ConfigChannel+0x10a>
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014de:	2b05      	cmp	r3, #5
 80014e0:	d023      	beq.n	800152a <HAL_ADC_ConfigChannel+0x10a>
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014e6:	2b06      	cmp	r3, #6
 80014e8:	d01f      	beq.n	800152a <HAL_ADC_ConfigChannel+0x10a>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014ee:	2b07      	cmp	r3, #7
 80014f0:	d01b      	beq.n	800152a <HAL_ADC_ConfigChannel+0x10a>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	689a      	ldr	r2, [r3, #8]
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	695b      	ldr	r3, [r3, #20]
 80014fc:	2107      	movs	r1, #7
 80014fe:	400b      	ands	r3, r1
 8001500:	429a      	cmp	r2, r3
 8001502:	d012      	beq.n	800152a <HAL_ADC_ConfigChannel+0x10a>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	687a      	ldr	r2, [r7, #4]
 800150a:	6812      	ldr	r2, [r2, #0]
 800150c:	6952      	ldr	r2, [r2, #20]
 800150e:	2107      	movs	r1, #7
 8001510:	438a      	bics	r2, r1
 8001512:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	687a      	ldr	r2, [r7, #4]
 800151a:	6812      	ldr	r2, [r2, #0]
 800151c:	6951      	ldr	r1, [r2, #20]
 800151e:	683a      	ldr	r2, [r7, #0]
 8001520:	6892      	ldr	r2, [r2, #8]
 8001522:	2007      	movs	r0, #7
 8001524:	4002      	ands	r2, r0
 8001526:	430a      	orrs	r2, r1
 8001528:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	2b10      	cmp	r3, #16
 8001530:	d007      	beq.n	8001542 <HAL_ADC_ConfigChannel+0x122>
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	2b11      	cmp	r3, #17
 8001538:	d003      	beq.n	8001542 <HAL_ADC_ConfigChannel+0x122>
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	2b12      	cmp	r3, #18
 8001540:	d163      	bne.n	800160a <HAL_ADC_ConfigChannel+0x1ea>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001542:	4a38      	ldr	r2, [pc, #224]	; (8001624 <HAL_ADC_ConfigChannel+0x204>)
 8001544:	4b37      	ldr	r3, [pc, #220]	; (8001624 <HAL_ADC_ConfigChannel+0x204>)
 8001546:	6819      	ldr	r1, [r3, #0]
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	2b10      	cmp	r3, #16
 800154e:	d009      	beq.n	8001564 <HAL_ADC_ConfigChannel+0x144>
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	2b11      	cmp	r3, #17
 8001556:	d102      	bne.n	800155e <HAL_ADC_ConfigChannel+0x13e>
 8001558:	2380      	movs	r3, #128	; 0x80
 800155a:	03db      	lsls	r3, r3, #15
 800155c:	e004      	b.n	8001568 <HAL_ADC_ConfigChannel+0x148>
 800155e:	2380      	movs	r3, #128	; 0x80
 8001560:	045b      	lsls	r3, r3, #17
 8001562:	e001      	b.n	8001568 <HAL_ADC_ConfigChannel+0x148>
 8001564:	2380      	movs	r3, #128	; 0x80
 8001566:	041b      	lsls	r3, r3, #16
 8001568:	430b      	orrs	r3, r1
 800156a:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	2b10      	cmp	r3, #16
 8001572:	d14a      	bne.n	800160a <HAL_ADC_ConfigChannel+0x1ea>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001574:	4b2c      	ldr	r3, [pc, #176]	; (8001628 <HAL_ADC_ConfigChannel+0x208>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	492c      	ldr	r1, [pc, #176]	; (800162c <HAL_ADC_ConfigChannel+0x20c>)
 800157a:	0018      	movs	r0, r3
 800157c:	f7fe fdc4 	bl	8000108 <__udivsi3>
 8001580:	0003      	movs	r3, r0
 8001582:	001a      	movs	r2, r3
 8001584:	0013      	movs	r3, r2
 8001586:	009b      	lsls	r3, r3, #2
 8001588:	189b      	adds	r3, r3, r2
 800158a:	005b      	lsls	r3, r3, #1
 800158c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800158e:	e002      	b.n	8001596 <HAL_ADC_ConfigChannel+0x176>
          {
            wait_loop_index--;
 8001590:	68bb      	ldr	r3, [r7, #8]
 8001592:	3b01      	subs	r3, #1
 8001594:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001596:	68bb      	ldr	r3, [r7, #8]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d1f9      	bne.n	8001590 <HAL_ADC_ConfigChannel+0x170>
 800159c:	e035      	b.n	800160a <HAL_ADC_ConfigChannel+0x1ea>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	687a      	ldr	r2, [r7, #4]
 80015a4:	6812      	ldr	r2, [r2, #0]
 80015a6:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80015a8:	683a      	ldr	r2, [r7, #0]
 80015aa:	6812      	ldr	r2, [r2, #0]
 80015ac:	2001      	movs	r0, #1
 80015ae:	4090      	lsls	r0, r2
 80015b0:	0002      	movs	r2, r0
 80015b2:	43d2      	mvns	r2, r2
 80015b4:	400a      	ands	r2, r1
 80015b6:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	2b10      	cmp	r3, #16
 80015be:	d007      	beq.n	80015d0 <HAL_ADC_ConfigChannel+0x1b0>
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	2b11      	cmp	r3, #17
 80015c6:	d003      	beq.n	80015d0 <HAL_ADC_ConfigChannel+0x1b0>
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	2b12      	cmp	r3, #18
 80015ce:	d11c      	bne.n	800160a <HAL_ADC_ConfigChannel+0x1ea>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80015d0:	4a14      	ldr	r2, [pc, #80]	; (8001624 <HAL_ADC_ConfigChannel+0x204>)
 80015d2:	4b14      	ldr	r3, [pc, #80]	; (8001624 <HAL_ADC_ConfigChannel+0x204>)
 80015d4:	6819      	ldr	r1, [r3, #0]
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	2b10      	cmp	r3, #16
 80015dc:	d007      	beq.n	80015ee <HAL_ADC_ConfigChannel+0x1ce>
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	2b11      	cmp	r3, #17
 80015e4:	d101      	bne.n	80015ea <HAL_ADC_ConfigChannel+0x1ca>
 80015e6:	4b12      	ldr	r3, [pc, #72]	; (8001630 <HAL_ADC_ConfigChannel+0x210>)
 80015e8:	e002      	b.n	80015f0 <HAL_ADC_ConfigChannel+0x1d0>
 80015ea:	4b12      	ldr	r3, [pc, #72]	; (8001634 <HAL_ADC_ConfigChannel+0x214>)
 80015ec:	e000      	b.n	80015f0 <HAL_ADC_ConfigChannel+0x1d0>
 80015ee:	4b12      	ldr	r3, [pc, #72]	; (8001638 <HAL_ADC_ConfigChannel+0x218>)
 80015f0:	400b      	ands	r3, r1
 80015f2:	6013      	str	r3, [r2, #0]
 80015f4:	e009      	b.n	800160a <HAL_ADC_ConfigChannel+0x1ea>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015fa:	2220      	movs	r2, #32
 80015fc:	431a      	orrs	r2, r3
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	645a      	str	r2, [r3, #68]	; 0x44
    
    tmp_hal_status = HAL_ERROR;
 8001602:	230f      	movs	r3, #15
 8001604:	18fb      	adds	r3, r7, r3
 8001606:	2201      	movs	r2, #1
 8001608:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	2240      	movs	r2, #64	; 0x40
 800160e:	2100      	movs	r1, #0
 8001610:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8001612:	230f      	movs	r3, #15
 8001614:	18fb      	adds	r3, r7, r3
 8001616:	781b      	ldrb	r3, [r3, #0]
}
 8001618:	0018      	movs	r0, r3
 800161a:	46bd      	mov	sp, r7
 800161c:	b004      	add	sp, #16
 800161e:	bd80      	pop	{r7, pc}
 8001620:	00001001 	.word	0x00001001
 8001624:	40012708 	.word	0x40012708
 8001628:	20000000 	.word	0x20000000
 800162c:	000f4240 	.word	0x000f4240
 8001630:	ffbfffff 	.word	0xffbfffff
 8001634:	feffffff 	.word	0xfeffffff
 8001638:	ff7fffff 	.word	0xff7fffff

0800163c <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b084      	sub	sp, #16
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001644:	2300      	movs	r3, #0
 8001646:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001648:	2300      	movs	r3, #0
 800164a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	689b      	ldr	r3, [r3, #8]
 8001652:	2203      	movs	r2, #3
 8001654:	4013      	ands	r3, r2
 8001656:	2b01      	cmp	r3, #1
 8001658:	d112      	bne.n	8001680 <ADC_Enable+0x44>
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	2201      	movs	r2, #1
 8001662:	4013      	ands	r3, r2
 8001664:	2b01      	cmp	r3, #1
 8001666:	d009      	beq.n	800167c <ADC_Enable+0x40>
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	68da      	ldr	r2, [r3, #12]
 800166e:	2380      	movs	r3, #128	; 0x80
 8001670:	021b      	lsls	r3, r3, #8
 8001672:	401a      	ands	r2, r3
 8001674:	2380      	movs	r3, #128	; 0x80
 8001676:	021b      	lsls	r3, r3, #8
 8001678:	429a      	cmp	r2, r3
 800167a:	d101      	bne.n	8001680 <ADC_Enable+0x44>
 800167c:	2301      	movs	r3, #1
 800167e:	e000      	b.n	8001682 <ADC_Enable+0x46>
 8001680:	2300      	movs	r3, #0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d14b      	bne.n	800171e <ADC_Enable+0xe2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	689b      	ldr	r3, [r3, #8]
 800168c:	4a26      	ldr	r2, [pc, #152]	; (8001728 <ADC_Enable+0xec>)
 800168e:	4013      	ands	r3, r2
 8001690:	d00d      	beq.n	80016ae <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001696:	2210      	movs	r2, #16
 8001698:	431a      	orrs	r2, r3
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	645a      	str	r2, [r3, #68]	; 0x44
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80016a2:	2201      	movs	r2, #1
 80016a4:	431a      	orrs	r2, r3
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	649a      	str	r2, [r3, #72]	; 0x48
      
      return HAL_ERROR;
 80016aa:	2301      	movs	r3, #1
 80016ac:	e038      	b.n	8001720 <ADC_Enable+0xe4>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	687a      	ldr	r2, [r7, #4]
 80016b4:	6812      	ldr	r2, [r2, #0]
 80016b6:	6892      	ldr	r2, [r2, #8]
 80016b8:	2101      	movs	r1, #1
 80016ba:	430a      	orrs	r2, r1
 80016bc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80016be:	4b1b      	ldr	r3, [pc, #108]	; (800172c <ADC_Enable+0xf0>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	491b      	ldr	r1, [pc, #108]	; (8001730 <ADC_Enable+0xf4>)
 80016c4:	0018      	movs	r0, r3
 80016c6:	f7fe fd1f 	bl	8000108 <__udivsi3>
 80016ca:	0003      	movs	r3, r0
 80016cc:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80016ce:	e002      	b.n	80016d6 <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 80016d0:	68bb      	ldr	r3, [r7, #8]
 80016d2:	3b01      	subs	r3, #1
 80016d4:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80016d6:	68bb      	ldr	r3, [r7, #8]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d1f9      	bne.n	80016d0 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 80016dc:	f7ff fc26 	bl	8000f2c <HAL_GetTick>
 80016e0:	0003      	movs	r3, r0
 80016e2:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80016e4:	e014      	b.n	8001710 <ADC_Enable+0xd4>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80016e6:	f7ff fc21 	bl	8000f2c <HAL_GetTick>
 80016ea:	0002      	movs	r2, r0
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	1ad3      	subs	r3, r2, r3
 80016f0:	2b02      	cmp	r3, #2
 80016f2:	d90d      	bls.n	8001710 <ADC_Enable+0xd4>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016f8:	2210      	movs	r2, #16
 80016fa:	431a      	orrs	r2, r3
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	645a      	str	r2, [r3, #68]	; 0x44
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001704:	2201      	movs	r2, #1
 8001706:	431a      	orrs	r2, r3
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	649a      	str	r2, [r3, #72]	; 0x48
      
        return HAL_ERROR;
 800170c:	2301      	movs	r3, #1
 800170e:	e007      	b.n	8001720 <ADC_Enable+0xe4>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	2201      	movs	r2, #1
 8001718:	4013      	ands	r3, r2
 800171a:	2b01      	cmp	r3, #1
 800171c:	d1e3      	bne.n	80016e6 <ADC_Enable+0xaa>
    }   
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 800171e:	2300      	movs	r3, #0
}
 8001720:	0018      	movs	r0, r3
 8001722:	46bd      	mov	sp, r7
 8001724:	b004      	add	sp, #16
 8001726:	bd80      	pop	{r7, pc}
 8001728:	80000017 	.word	0x80000017
 800172c:	20000000 	.word	0x20000000
 8001730:	000f4240 	.word	0x000f4240

08001734 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b084      	sub	sp, #16
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800173c:	2300      	movs	r3, #0
 800173e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	689b      	ldr	r3, [r3, #8]
 8001746:	2203      	movs	r2, #3
 8001748:	4013      	ands	r3, r2
 800174a:	2b01      	cmp	r3, #1
 800174c:	d112      	bne.n	8001774 <ADC_Disable+0x40>
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	2201      	movs	r2, #1
 8001756:	4013      	ands	r3, r2
 8001758:	2b01      	cmp	r3, #1
 800175a:	d009      	beq.n	8001770 <ADC_Disable+0x3c>
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	68da      	ldr	r2, [r3, #12]
 8001762:	2380      	movs	r3, #128	; 0x80
 8001764:	021b      	lsls	r3, r3, #8
 8001766:	401a      	ands	r2, r3
 8001768:	2380      	movs	r3, #128	; 0x80
 800176a:	021b      	lsls	r3, r3, #8
 800176c:	429a      	cmp	r2, r3
 800176e:	d101      	bne.n	8001774 <ADC_Disable+0x40>
 8001770:	2301      	movs	r3, #1
 8001772:	e000      	b.n	8001776 <ADC_Disable+0x42>
 8001774:	2300      	movs	r3, #0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d040      	beq.n	80017fc <ADC_Disable+0xc8>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	689b      	ldr	r3, [r3, #8]
 8001780:	2205      	movs	r2, #5
 8001782:	4013      	ands	r3, r2
 8001784:	2b01      	cmp	r3, #1
 8001786:	d110      	bne.n	80017aa <ADC_Disable+0x76>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	687a      	ldr	r2, [r7, #4]
 800178e:	6812      	ldr	r2, [r2, #0]
 8001790:	6892      	ldr	r2, [r2, #8]
 8001792:	2102      	movs	r1, #2
 8001794:	430a      	orrs	r2, r1
 8001796:	609a      	str	r2, [r3, #8]
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	2203      	movs	r2, #3
 800179e:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80017a0:	f7ff fbc4 	bl	8000f2c <HAL_GetTick>
 80017a4:	0003      	movs	r3, r0
 80017a6:	60fb      	str	r3, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80017a8:	e022      	b.n	80017f0 <ADC_Disable+0xbc>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ae:	2210      	movs	r2, #16
 80017b0:	431a      	orrs	r2, r3
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	645a      	str	r2, [r3, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80017ba:	2201      	movs	r2, #1
 80017bc:	431a      	orrs	r2, r3
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	649a      	str	r2, [r3, #72]	; 0x48
      return HAL_ERROR;
 80017c2:	2301      	movs	r3, #1
 80017c4:	e01b      	b.n	80017fe <ADC_Disable+0xca>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80017c6:	f7ff fbb1 	bl	8000f2c <HAL_GetTick>
 80017ca:	0002      	movs	r2, r0
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	1ad3      	subs	r3, r2, r3
 80017d0:	2b02      	cmp	r3, #2
 80017d2:	d90d      	bls.n	80017f0 <ADC_Disable+0xbc>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017d8:	2210      	movs	r2, #16
 80017da:	431a      	orrs	r2, r3
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	645a      	str	r2, [r3, #68]	; 0x44
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80017e4:	2201      	movs	r2, #1
 80017e6:	431a      	orrs	r2, r3
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	649a      	str	r2, [r3, #72]	; 0x48
        
        return HAL_ERROR;
 80017ec:	2301      	movs	r3, #1
 80017ee:	e006      	b.n	80017fe <ADC_Disable+0xca>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	689b      	ldr	r3, [r3, #8]
 80017f6:	2201      	movs	r2, #1
 80017f8:	4013      	ands	r3, r2
 80017fa:	d1e4      	bne.n	80017c6 <ADC_Disable+0x92>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80017fc:	2300      	movs	r3, #0
}
 80017fe:	0018      	movs	r0, r3
 8001800:	46bd      	mov	sp, r7
 8001802:	b004      	add	sp, #16
 8001804:	bd80      	pop	{r7, pc}

08001806 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc)
{
 8001806:	b580      	push	{r7, lr}
 8001808:	b084      	sub	sp, #16
 800180a:	af00      	add	r7, sp, #0
 800180c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800180e:	2300      	movs	r3, #0
 8001810:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	689b      	ldr	r3, [r3, #8]
 8001818:	2204      	movs	r2, #4
 800181a:	4013      	ands	r3, r2
 800181c:	d033      	beq.n	8001886 <ADC_ConversionStop+0x80>
  {
    
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	689b      	ldr	r3, [r3, #8]
 8001824:	2204      	movs	r2, #4
 8001826:	4013      	ands	r3, r2
 8001828:	d00d      	beq.n	8001846 <ADC_ConversionStop+0x40>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	689b      	ldr	r3, [r3, #8]
 8001830:	2202      	movs	r2, #2
 8001832:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8001834:	d107      	bne.n	8001846 <ADC_ConversionStop+0x40>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	687a      	ldr	r2, [r7, #4]
 800183c:	6812      	ldr	r2, [r2, #0]
 800183e:	6892      	ldr	r2, [r2, #8]
 8001840:	2110      	movs	r1, #16
 8001842:	430a      	orrs	r2, r1
 8001844:	609a      	str	r2, [r3, #8]
    }
    
    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001846:	f7ff fb71 	bl	8000f2c <HAL_GetTick>
 800184a:	0003      	movs	r3, r0
 800184c:	60fb      	str	r3, [r7, #12]
      
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 800184e:	e014      	b.n	800187a <ADC_ConversionStop+0x74>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8001850:	f7ff fb6c 	bl	8000f2c <HAL_GetTick>
 8001854:	0002      	movs	r2, r0
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	1ad3      	subs	r3, r2, r3
 800185a:	2b02      	cmp	r3, #2
 800185c:	d90d      	bls.n	800187a <ADC_ConversionStop+0x74>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001862:	2210      	movs	r2, #16
 8001864:	431a      	orrs	r2, r3
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	645a      	str	r2, [r3, #68]	; 0x44
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800186e:	2201      	movs	r2, #1
 8001870:	431a      	orrs	r2, r3
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	649a      	str	r2, [r3, #72]	; 0x48
        
        return HAL_ERROR;
 8001876:	2301      	movs	r3, #1
 8001878:	e006      	b.n	8001888 <ADC_ConversionStop+0x82>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	689b      	ldr	r3, [r3, #8]
 8001880:	2204      	movs	r2, #4
 8001882:	4013      	ands	r3, r2
 8001884:	d1e4      	bne.n	8001850 <ADC_ConversionStop+0x4a>
    }
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001886:	2300      	movs	r3, #0
}
 8001888:	0018      	movs	r0, r3
 800188a:	46bd      	mov	sp, r7
 800188c:	b004      	add	sp, #16
 800188e:	bd80      	pop	{r7, pc}

08001890 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b086      	sub	sp, #24
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001898:	2317      	movs	r3, #23
 800189a:	18fb      	adds	r3, r7, r3
 800189c:	2200      	movs	r2, #0
 800189e:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 80018a0:	2300      	movs	r3, #0
 80018a2:	613b      	str	r3, [r7, #16]
  uint32_t backup_setting_adc_dma_transfer = 0; /* Note: Variable not declared as volatile because register read is already declared as volatile */
 80018a4:	2300      	movs	r3, #0
 80018a6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	2240      	movs	r2, #64	; 0x40
 80018ac:	5c9b      	ldrb	r3, [r3, r2]
 80018ae:	2b01      	cmp	r3, #1
 80018b0:	d101      	bne.n	80018b6 <HAL_ADCEx_Calibration_Start+0x26>
 80018b2:	2302      	movs	r3, #2
 80018b4:	e080      	b.n	80019b8 <HAL_ADCEx_Calibration_Start+0x128>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2240      	movs	r2, #64	; 0x40
 80018ba:	2101      	movs	r1, #1
 80018bc:	5499      	strb	r1, [r3, r2]
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	2203      	movs	r2, #3
 80018c6:	4013      	ands	r3, r2
 80018c8:	2b01      	cmp	r3, #1
 80018ca:	d112      	bne.n	80018f2 <HAL_ADCEx_Calibration_Start+0x62>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	2201      	movs	r2, #1
 80018d4:	4013      	ands	r3, r2
 80018d6:	2b01      	cmp	r3, #1
 80018d8:	d009      	beq.n	80018ee <HAL_ADCEx_Calibration_Start+0x5e>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	68da      	ldr	r2, [r3, #12]
 80018e0:	2380      	movs	r3, #128	; 0x80
 80018e2:	021b      	lsls	r3, r3, #8
 80018e4:	401a      	ands	r2, r3
 80018e6:	2380      	movs	r3, #128	; 0x80
 80018e8:	021b      	lsls	r3, r3, #8
 80018ea:	429a      	cmp	r2, r3
 80018ec:	d101      	bne.n	80018f2 <HAL_ADCEx_Calibration_Start+0x62>
 80018ee:	2301      	movs	r3, #1
 80018f0:	e000      	b.n	80018f4 <HAL_ADCEx_Calibration_Start+0x64>
 80018f2:	2300      	movs	r3, #0
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d14e      	bne.n	8001996 <HAL_ADCEx_Calibration_Start+0x106>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018fc:	4a30      	ldr	r2, [pc, #192]	; (80019c0 <HAL_ADCEx_Calibration_Start+0x130>)
 80018fe:	4013      	ands	r3, r2
 8001900:	2202      	movs	r2, #2
 8001902:	431a      	orrs	r2, r3
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	645a      	str	r2, [r3, #68]	; 0x44
    /* Note: Specificity of this STM32 serie: Calibration factor is           */
    /*       available in data register and also transfered by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	68db      	ldr	r3, [r3, #12]
 800190e:	2203      	movs	r2, #3
 8001910:	4013      	ands	r3, r2
 8001912:	60fb      	str	r3, [r7, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	687a      	ldr	r2, [r7, #4]
 800191a:	6812      	ldr	r2, [r2, #0]
 800191c:	68d2      	ldr	r2, [r2, #12]
 800191e:	2103      	movs	r1, #3
 8001920:	438a      	bics	r2, r1
 8001922:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	687a      	ldr	r2, [r7, #4]
 800192a:	6812      	ldr	r2, [r2, #0]
 800192c:	6892      	ldr	r2, [r2, #8]
 800192e:	2180      	movs	r1, #128	; 0x80
 8001930:	0609      	lsls	r1, r1, #24
 8001932:	430a      	orrs	r2, r1
 8001934:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8001936:	f7ff faf9 	bl	8000f2c <HAL_GetTick>
 800193a:	0003      	movs	r3, r0
 800193c:	613b      	str	r3, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 800193e:	e014      	b.n	800196a <HAL_ADCEx_Calibration_Start+0xda>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001940:	f7ff faf4 	bl	8000f2c <HAL_GetTick>
 8001944:	0002      	movs	r2, r0
 8001946:	693b      	ldr	r3, [r7, #16]
 8001948:	1ad3      	subs	r3, r2, r3
 800194a:	2b02      	cmp	r3, #2
 800194c:	d90d      	bls.n	800196a <HAL_ADCEx_Calibration_Start+0xda>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001952:	2212      	movs	r2, #18
 8001954:	4393      	bics	r3, r2
 8001956:	2210      	movs	r2, #16
 8001958:	431a      	orrs	r2, r3
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	645a      	str	r2, [r3, #68]	; 0x44
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2240      	movs	r2, #64	; 0x40
 8001962:	2100      	movs	r1, #0
 8001964:	5499      	strb	r1, [r3, r2]
        
        return HAL_ERROR;
 8001966:	2301      	movs	r3, #1
 8001968:	e026      	b.n	80019b8 <HAL_ADCEx_Calibration_Start+0x128>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	689b      	ldr	r3, [r3, #8]
 8001970:	2b00      	cmp	r3, #0
 8001972:	dbe5      	blt.n	8001940 <HAL_ADCEx_Calibration_Start+0xb0>
      }
    }
    
    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	687a      	ldr	r2, [r7, #4]
 800197a:	6812      	ldr	r2, [r2, #0]
 800197c:	68d1      	ldr	r1, [r2, #12]
 800197e:	68fa      	ldr	r2, [r7, #12]
 8001980:	430a      	orrs	r2, r1
 8001982:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001988:	2203      	movs	r2, #3
 800198a:	4393      	bics	r3, r2
 800198c:	2201      	movs	r2, #1
 800198e:	431a      	orrs	r2, r3
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	645a      	str	r2, [r3, #68]	; 0x44
 8001994:	e009      	b.n	80019aa <HAL_ADCEx_Calibration_Start+0x11a>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800199a:	2220      	movs	r2, #32
 800199c:	431a      	orrs	r2, r3
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	645a      	str	r2, [r3, #68]	; 0x44
    
    tmp_hal_status = HAL_ERROR;
 80019a2:	2317      	movs	r3, #23
 80019a4:	18fb      	adds	r3, r7, r3
 80019a6:	2201      	movs	r2, #1
 80019a8:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	2240      	movs	r2, #64	; 0x40
 80019ae:	2100      	movs	r1, #0
 80019b0:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80019b2:	2317      	movs	r3, #23
 80019b4:	18fb      	adds	r3, r7, r3
 80019b6:	781b      	ldrb	r3, [r3, #0]
}
 80019b8:	0018      	movs	r0, r3
 80019ba:	46bd      	mov	sp, r7
 80019bc:	b006      	add	sp, #24
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	fffffefd 	.word	0xfffffefd

080019c4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *             the configuration information for the specified CAN.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef* hcan)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b084      	sub	sp, #16
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  uint32_t status = CAN_INITSTATUS_FAILED;  /* Default init status */
 80019cc:	2300      	movs	r3, #0
 80019ce:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart = 0U;
 80019d0:	2300      	movs	r3, #0
 80019d2:	60bb      	str	r3, [r7, #8]
  
  /* Check CAN handle */
  if(hcan == NULL)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d101      	bne.n	80019de <HAL_CAN_Init+0x1a>
  {
     return HAL_ERROR;
 80019da:	2301      	movs	r3, #1
 80019dc:	e111      	b.n	8001c02 <HAL_CAN_Init+0x23e>
  assert_param(IS_CAN_SJW(hcan->Init.SJW));
  assert_param(IS_CAN_BS1(hcan->Init.BS1));
  assert_param(IS_CAN_BS2(hcan->Init.BS2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));
  
  if(hcan->State == HAL_CAN_STATE_RESET)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	223d      	movs	r2, #61	; 0x3d
 80019e2:	5c9b      	ldrb	r3, [r3, r2]
 80019e4:	b2db      	uxtb	r3, r3
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d107      	bne.n	80019fa <HAL_CAN_Init+0x36>
  {
    /* Allocate lock resource and initialize it */
    hcan->Lock = HAL_UNLOCKED;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	223c      	movs	r2, #60	; 0x3c
 80019ee:	2100      	movs	r1, #0
 80019f0:	5499      	strb	r1, [r3, r2]
    /* Init the low level hardware */
    HAL_CAN_MspInit(hcan);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	0018      	movs	r0, r3
 80019f6:	f002 fb41 	bl	800407c <HAL_CAN_MspInit>
  }
  
  /* Initialize the CAN state*/
  hcan->State = HAL_CAN_STATE_BUSY;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	223d      	movs	r2, #61	; 0x3d
 80019fe:	2102      	movs	r1, #2
 8001a00:	5499      	strb	r1, [r3, r2]
  
  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	687a      	ldr	r2, [r7, #4]
 8001a08:	6812      	ldr	r2, [r2, #0]
 8001a0a:	6812      	ldr	r2, [r2, #0]
 8001a0c:	2102      	movs	r1, #2
 8001a0e:	438a      	bics	r2, r1
 8001a10:	601a      	str	r2, [r3, #0]

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	687a      	ldr	r2, [r7, #4]
 8001a18:	6812      	ldr	r2, [r2, #0]
 8001a1a:	6812      	ldr	r2, [r2, #0]
 8001a1c:	2101      	movs	r1, #1
 8001a1e:	430a      	orrs	r2, r1
 8001a20:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();   
 8001a22:	f7ff fa83 	bl	8000f2c <HAL_GetTick>
 8001a26:	0003      	movs	r3, r0
 8001a28:	60bb      	str	r3, [r7, #8]
  
  /* Wait the acknowledge */
  while(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 8001a2a:	e010      	b.n	8001a4e <HAL_CAN_Init+0x8a>
  {
    if((HAL_GetTick()-tickstart) > CAN_TIMEOUT_VALUE)
 8001a2c:	f7ff fa7e 	bl	8000f2c <HAL_GetTick>
 8001a30:	0002      	movs	r2, r0
 8001a32:	68bb      	ldr	r3, [r7, #8]
 8001a34:	1ad3      	subs	r3, r2, r3
 8001a36:	2b0a      	cmp	r3, #10
 8001a38:	d909      	bls.n	8001a4e <HAL_CAN_Init+0x8a>
    {
      hcan->State= HAL_CAN_STATE_TIMEOUT;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	223d      	movs	r2, #61	; 0x3d
 8001a3e:	2103      	movs	r1, #3
 8001a40:	5499      	strb	r1, [r3, r2]
      /* Process unlocked */
      __HAL_UNLOCK(hcan);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	223c      	movs	r2, #60	; 0x3c
 8001a46:	2100      	movs	r1, #0
 8001a48:	5499      	strb	r1, [r3, r2]
      return HAL_TIMEOUT;
 8001a4a:	2303      	movs	r3, #3
 8001a4c:	e0d9      	b.n	8001c02 <HAL_CAN_Init+0x23e>
  while(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	685b      	ldr	r3, [r3, #4]
 8001a54:	2201      	movs	r2, #1
 8001a56:	4013      	ands	r3, r2
 8001a58:	d0e8      	beq.n	8001a2c <HAL_CAN_Init+0x68>
    }
  }

  /* Check acknowledge */
  if (HAL_IS_BIT_SET(hcan->Instance->MSR, CAN_MSR_INAK))
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	2201      	movs	r2, #1
 8001a62:	4013      	ands	r3, r2
 8001a64:	d100      	bne.n	8001a68 <HAL_CAN_Init+0xa4>
 8001a66:	e0bb      	b.n	8001be0 <HAL_CAN_Init+0x21c>
  {
    /* Set the time triggered communication mode */
    if (hcan->Init.TTCM == ENABLE)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	699b      	ldr	r3, [r3, #24]
 8001a6c:	2b01      	cmp	r3, #1
 8001a6e:	d108      	bne.n	8001a82 <HAL_CAN_Init+0xbe>
    {
      SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	687a      	ldr	r2, [r7, #4]
 8001a76:	6812      	ldr	r2, [r2, #0]
 8001a78:	6812      	ldr	r2, [r2, #0]
 8001a7a:	2180      	movs	r1, #128	; 0x80
 8001a7c:	430a      	orrs	r2, r1
 8001a7e:	601a      	str	r2, [r3, #0]
 8001a80:	e007      	b.n	8001a92 <HAL_CAN_Init+0xce>
    }
    else
    {
      CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	687a      	ldr	r2, [r7, #4]
 8001a88:	6812      	ldr	r2, [r2, #0]
 8001a8a:	6812      	ldr	r2, [r2, #0]
 8001a8c:	2180      	movs	r1, #128	; 0x80
 8001a8e:	438a      	bics	r2, r1
 8001a90:	601a      	str	r2, [r3, #0]
    }

    /* Set the automatic bus-off management */
    if (hcan->Init.ABOM == ENABLE)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	69db      	ldr	r3, [r3, #28]
 8001a96:	2b01      	cmp	r3, #1
 8001a98:	d108      	bne.n	8001aac <HAL_CAN_Init+0xe8>
    {
      SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	687a      	ldr	r2, [r7, #4]
 8001aa0:	6812      	ldr	r2, [r2, #0]
 8001aa2:	6812      	ldr	r2, [r2, #0]
 8001aa4:	2140      	movs	r1, #64	; 0x40
 8001aa6:	430a      	orrs	r2, r1
 8001aa8:	601a      	str	r2, [r3, #0]
 8001aaa:	e007      	b.n	8001abc <HAL_CAN_Init+0xf8>
    }
    else
    {
      CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	687a      	ldr	r2, [r7, #4]
 8001ab2:	6812      	ldr	r2, [r2, #0]
 8001ab4:	6812      	ldr	r2, [r2, #0]
 8001ab6:	2140      	movs	r1, #64	; 0x40
 8001ab8:	438a      	bics	r2, r1
 8001aba:	601a      	str	r2, [r3, #0]
    }

    /* Set the automatic wake-up mode */
    if (hcan->Init.AWUM == ENABLE)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6a1b      	ldr	r3, [r3, #32]
 8001ac0:	2b01      	cmp	r3, #1
 8001ac2:	d108      	bne.n	8001ad6 <HAL_CAN_Init+0x112>
    {
      SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	687a      	ldr	r2, [r7, #4]
 8001aca:	6812      	ldr	r2, [r2, #0]
 8001acc:	6812      	ldr	r2, [r2, #0]
 8001ace:	2120      	movs	r1, #32
 8001ad0:	430a      	orrs	r2, r1
 8001ad2:	601a      	str	r2, [r3, #0]
 8001ad4:	e007      	b.n	8001ae6 <HAL_CAN_Init+0x122>
    }
    else
    {
      CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	687a      	ldr	r2, [r7, #4]
 8001adc:	6812      	ldr	r2, [r2, #0]
 8001ade:	6812      	ldr	r2, [r2, #0]
 8001ae0:	2120      	movs	r1, #32
 8001ae2:	438a      	bics	r2, r1
 8001ae4:	601a      	str	r2, [r3, #0]
    }

    /* Set the no automatic retransmission */
    if (hcan->Init.NART == ENABLE)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d108      	bne.n	8001b00 <HAL_CAN_Init+0x13c>
    {
      SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	687a      	ldr	r2, [r7, #4]
 8001af4:	6812      	ldr	r2, [r2, #0]
 8001af6:	6812      	ldr	r2, [r2, #0]
 8001af8:	2110      	movs	r1, #16
 8001afa:	430a      	orrs	r2, r1
 8001afc:	601a      	str	r2, [r3, #0]
 8001afe:	e007      	b.n	8001b10 <HAL_CAN_Init+0x14c>
    }
    else
    {
      CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	687a      	ldr	r2, [r7, #4]
 8001b06:	6812      	ldr	r2, [r2, #0]
 8001b08:	6812      	ldr	r2, [r2, #0]
 8001b0a:	2110      	movs	r1, #16
 8001b0c:	438a      	bics	r2, r1
 8001b0e:	601a      	str	r2, [r3, #0]
    }

    /* Set the receive FIFO locked mode */
    if (hcan->Init.RFLM == ENABLE)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b14:	2b01      	cmp	r3, #1
 8001b16:	d108      	bne.n	8001b2a <HAL_CAN_Init+0x166>
    {
      SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	687a      	ldr	r2, [r7, #4]
 8001b1e:	6812      	ldr	r2, [r2, #0]
 8001b20:	6812      	ldr	r2, [r2, #0]
 8001b22:	2108      	movs	r1, #8
 8001b24:	430a      	orrs	r2, r1
 8001b26:	601a      	str	r2, [r3, #0]
 8001b28:	e007      	b.n	8001b3a <HAL_CAN_Init+0x176>
    }
    else
    {
      CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	687a      	ldr	r2, [r7, #4]
 8001b30:	6812      	ldr	r2, [r2, #0]
 8001b32:	6812      	ldr	r2, [r2, #0]
 8001b34:	2108      	movs	r1, #8
 8001b36:	438a      	bics	r2, r1
 8001b38:	601a      	str	r2, [r3, #0]
    }

    /* Set the transmit FIFO priority */
    if (hcan->Init.TXFP == ENABLE)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b3e:	2b01      	cmp	r3, #1
 8001b40:	d108      	bne.n	8001b54 <HAL_CAN_Init+0x190>
    {
      SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	687a      	ldr	r2, [r7, #4]
 8001b48:	6812      	ldr	r2, [r2, #0]
 8001b4a:	6812      	ldr	r2, [r2, #0]
 8001b4c:	2104      	movs	r1, #4
 8001b4e:	430a      	orrs	r2, r1
 8001b50:	601a      	str	r2, [r3, #0]
 8001b52:	e007      	b.n	8001b64 <HAL_CAN_Init+0x1a0>
    }
    else
    {
      CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	687a      	ldr	r2, [r7, #4]
 8001b5a:	6812      	ldr	r2, [r2, #0]
 8001b5c:	6812      	ldr	r2, [r2, #0]
 8001b5e:	2104      	movs	r1, #4
 8001b60:	438a      	bics	r2, r1
 8001b62:	601a      	str	r2, [r3, #0]
    }

    /* Set the bit timing register */
    WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	687a      	ldr	r2, [r7, #4]
 8001b6a:	6891      	ldr	r1, [r2, #8]
 8001b6c:	687a      	ldr	r2, [r7, #4]
 8001b6e:	68d2      	ldr	r2, [r2, #12]
 8001b70:	4311      	orrs	r1, r2
 8001b72:	687a      	ldr	r2, [r7, #4]
 8001b74:	6912      	ldr	r2, [r2, #16]
 8001b76:	4311      	orrs	r1, r2
 8001b78:	687a      	ldr	r2, [r7, #4]
 8001b7a:	6952      	ldr	r2, [r2, #20]
 8001b7c:	4311      	orrs	r1, r2
 8001b7e:	687a      	ldr	r2, [r7, #4]
 8001b80:	6852      	ldr	r2, [r2, #4]
 8001b82:	3a01      	subs	r2, #1
 8001b84:	430a      	orrs	r2, r1
 8001b86:	61da      	str	r2, [r3, #28]
                                              hcan->Init.BS1            |
                                              hcan->Init.BS2            |
                                              (hcan->Init.Prescaler - 1U) ));

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	687a      	ldr	r2, [r7, #4]
 8001b8e:	6812      	ldr	r2, [r2, #0]
 8001b90:	6812      	ldr	r2, [r2, #0]
 8001b92:	2101      	movs	r1, #1
 8001b94:	438a      	bics	r2, r1
 8001b96:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();   
 8001b98:	f7ff f9c8 	bl	8000f2c <HAL_GetTick>
 8001b9c:	0003      	movs	r3, r0
 8001b9e:	60bb      	str	r3, [r7, #8]
   
    /* Wait the acknowledge */
    while(HAL_IS_BIT_SET(hcan->Instance->MSR, CAN_MSR_INAK))
 8001ba0:	e010      	b.n	8001bc4 <HAL_CAN_Init+0x200>
    {
      if((HAL_GetTick()-tickstart) > CAN_TIMEOUT_VALUE)
 8001ba2:	f7ff f9c3 	bl	8000f2c <HAL_GetTick>
 8001ba6:	0002      	movs	r2, r0
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	1ad3      	subs	r3, r2, r3
 8001bac:	2b0a      	cmp	r3, #10
 8001bae:	d909      	bls.n	8001bc4 <HAL_CAN_Init+0x200>
      {
         hcan->State= HAL_CAN_STATE_TIMEOUT;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	223d      	movs	r2, #61	; 0x3d
 8001bb4:	2103      	movs	r1, #3
 8001bb6:	5499      	strb	r1, [r3, r2]

       /* Process unlocked */
       __HAL_UNLOCK(hcan);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	223c      	movs	r2, #60	; 0x3c
 8001bbc:	2100      	movs	r1, #0
 8001bbe:	5499      	strb	r1, [r3, r2]

       return HAL_TIMEOUT;
 8001bc0:	2303      	movs	r3, #3
 8001bc2:	e01e      	b.n	8001c02 <HAL_CAN_Init+0x23e>
    while(HAL_IS_BIT_SET(hcan->Instance->MSR, CAN_MSR_INAK))
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	2201      	movs	r2, #1
 8001bcc:	4013      	ands	r3, r2
 8001bce:	d1e8      	bne.n	8001ba2 <HAL_CAN_Init+0x1de>
      }
    }

    /* Check acknowledged */
    if(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	4013      	ands	r3, r2
 8001bda:	d101      	bne.n	8001be0 <HAL_CAN_Init+0x21c>
    {
      status = CAN_INITSTATUS_SUCCESS;
 8001bdc:	2301      	movs	r3, #1
 8001bde:	60fb      	str	r3, [r7, #12]
    }
  }
 
  if(status == CAN_INITSTATUS_SUCCESS)
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	2b01      	cmp	r3, #1
 8001be4:	d108      	bne.n	8001bf8 <HAL_CAN_Init+0x234>
  {
    /* Set CAN error code to none */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2200      	movs	r2, #0
 8001bea:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Initialize the CAN state */
    hcan->State = HAL_CAN_STATE_READY;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	223d      	movs	r2, #61	; 0x3d
 8001bf0:	2101      	movs	r1, #1
 8001bf2:	5499      	strb	r1, [r3, r2]
  
    /* Return function status */
    return HAL_OK;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	e004      	b.n	8001c02 <HAL_CAN_Init+0x23e>
  }
  else
  {
    /* Initialize the CAN state */
    hcan->State = HAL_CAN_STATE_ERROR;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	223d      	movs	r2, #61	; 0x3d
 8001bfc:	2104      	movs	r1, #4
 8001bfe:	5499      	strb	r1, [r3, r2]

    /* Return function status */
    return HAL_ERROR;
 8001c00:	2301      	movs	r3, #1
  }
}
 8001c02:	0018      	movs	r0, r3
 8001c04:	46bd      	mov	sp, r7
 8001c06:	b004      	add	sp, #16
 8001c08:	bd80      	pop	{r7, pc}
	...

08001c0c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterConfTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef* hcan, CAN_FilterConfTypeDef* sFilterConfig)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b084      	sub	sp, #16
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
 8001c14:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos = 0U;
 8001c16:	2300      	movs	r3, #0
 8001c18:	60fb      	str	r3, [r7, #12]
  assert_param(IS_CAN_FILTER_SCALE(sFilterConfig->FilterScale));
  assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(sFilterConfig->FilterActivation));
  assert_param(IS_CAN_BANKNUMBER(sFilterConfig->BankNumber));
  
  filternbrbitpos = (1U) << sFilterConfig->FilterNumber;
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	695b      	ldr	r3, [r3, #20]
 8001c1e:	2201      	movs	r2, #1
 8001c20:	409a      	lsls	r2, r3
 8001c22:	0013      	movs	r3, r2
 8001c24:	60fb      	str	r3, [r7, #12]

  /* Initialisation mode for the filter */
  /* Select the start slave bank */
  MODIFY_REG(hcan->Instance->FMR                         ,
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681a      	ldr	r2, [r3, #0]
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6819      	ldr	r1, [r3, #0]
 8001c2e:	2380      	movs	r3, #128	; 0x80
 8001c30:	009b      	lsls	r3, r3, #2
 8001c32:	58cb      	ldr	r3, [r1, r3]
 8001c34:	496d      	ldr	r1, [pc, #436]	; (8001dec <HAL_CAN_ConfigFilter+0x1e0>)
 8001c36:	4019      	ands	r1, r3
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c3c:	021b      	lsls	r3, r3, #8
 8001c3e:	430b      	orrs	r3, r1
 8001c40:	2101      	movs	r1, #1
 8001c42:	4319      	orrs	r1, r3
 8001c44:	2380      	movs	r3, #128	; 0x80
 8001c46:	009b      	lsls	r3, r3, #2
 8001c48:	50d1      	str	r1, [r2, r3]
             CAN_FMR_CAN2SB                              ,
             CAN_FMR_FINIT                              |
             (uint32_t)(sFilterConfig->BankNumber << 8U)   );  /* Filter Deactivation */
  CLEAR_BIT(hcan->Instance->FA1R, filternbrbitpos);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681a      	ldr	r2, [r3, #0]
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6819      	ldr	r1, [r3, #0]
 8001c52:	2387      	movs	r3, #135	; 0x87
 8001c54:	009b      	lsls	r3, r3, #2
 8001c56:	58cb      	ldr	r3, [r1, r3]
 8001c58:	68f9      	ldr	r1, [r7, #12]
 8001c5a:	43c9      	mvns	r1, r1
 8001c5c:	4019      	ands	r1, r3
 8001c5e:	2387      	movs	r3, #135	; 0x87
 8001c60:	009b      	lsls	r3, r3, #2
 8001c62:	50d1      	str	r1, [r2, r3]

  /* Filter Scale */
  if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	69db      	ldr	r3, [r3, #28]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d12e      	bne.n	8001cca <HAL_CAN_ConfigFilter+0xbe>
  {
    /* 16-bit scale for the filter */
    CLEAR_BIT(hcan->Instance->FS1R, filternbrbitpos);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681a      	ldr	r2, [r3, #0]
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6819      	ldr	r1, [r3, #0]
 8001c74:	2383      	movs	r3, #131	; 0x83
 8001c76:	009b      	lsls	r3, r3, #2
 8001c78:	58cb      	ldr	r3, [r1, r3]
 8001c7a:	68f9      	ldr	r1, [r7, #12]
 8001c7c:	43c9      	mvns	r1, r1
 8001c7e:	4019      	ands	r1, r3
 8001c80:	2383      	movs	r3, #131	; 0x83
 8001c82:	009b      	lsls	r3, r3, #2
 8001c84:	50d1      	str	r1, [r2, r3]

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 = 
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681a      	ldr	r2, [r3, #0]
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	6958      	ldr	r0, [r3, #20]
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	68db      	ldr	r3, [r3, #12]
 8001c92:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	041b      	lsls	r3, r3, #16
 8001c9a:	0c1b      	lsrs	r3, r3, #16
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001c9c:	4319      	orrs	r1, r3
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 = 
 8001c9e:	0003      	movs	r3, r0
 8001ca0:	3348      	adds	r3, #72	; 0x48
 8001ca2:	00db      	lsls	r3, r3, #3
 8001ca4:	5099      	str	r1, [r3, r2]

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 = 
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6819      	ldr	r1, [r3, #0]
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	6958      	ldr	r0, [r3, #20]
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	041a      	lsls	r2, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	041b      	lsls	r3, r3, #16
 8001cba:	0c1b      	lsrs	r3, r3, #16
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001cbc:	431a      	orrs	r2, r3
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 = 
 8001cbe:	0003      	movs	r3, r0
 8001cc0:	3348      	adds	r3, #72	; 0x48
 8001cc2:	00db      	lsls	r3, r3, #3
 8001cc4:	18cb      	adds	r3, r1, r3
 8001cc6:	3304      	adds	r3, #4
 8001cc8:	601a      	str	r2, [r3, #0]
  }

  if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	69db      	ldr	r3, [r3, #28]
 8001cce:	2b01      	cmp	r3, #1
 8001cd0:	d12d      	bne.n	8001d2e <HAL_CAN_ConfigFilter+0x122>
  {
    /* 32-bit scale for the filter */
    SET_BIT(hcan->Instance->FS1R, filternbrbitpos);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681a      	ldr	r2, [r3, #0]
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6819      	ldr	r1, [r3, #0]
 8001cda:	2383      	movs	r3, #131	; 0x83
 8001cdc:	009b      	lsls	r3, r3, #2
 8001cde:	58c9      	ldr	r1, [r1, r3]
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	4319      	orrs	r1, r3
 8001ce4:	2383      	movs	r3, #131	; 0x83
 8001ce6:	009b      	lsls	r3, r3, #2
 8001ce8:	50d1      	str	r1, [r2, r3]

    /* 32-bit identifier or First 32-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 = 
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	6958      	ldr	r0, [r3, #20]
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	041b      	lsls	r3, r3, #16
 8001cfe:	0c1b      	lsrs	r3, r3, #16
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001d00:	4319      	orrs	r1, r3
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 = 
 8001d02:	0003      	movs	r3, r0
 8001d04:	3348      	adds	r3, #72	; 0x48
 8001d06:	00db      	lsls	r3, r3, #3
 8001d08:	5099      	str	r1, [r3, r2]

    /* 32-bit mask or Second 32-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 = 
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6819      	ldr	r1, [r3, #0]
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	6958      	ldr	r0, [r3, #20]
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	041a      	lsls	r2, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	68db      	ldr	r3, [r3, #12]
 8001d1c:	041b      	lsls	r3, r3, #16
 8001d1e:	0c1b      	lsrs	r3, r3, #16
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001d20:	431a      	orrs	r2, r3
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 = 
 8001d22:	0003      	movs	r3, r0
 8001d24:	3348      	adds	r3, #72	; 0x48
 8001d26:	00db      	lsls	r3, r3, #3
 8001d28:	18cb      	adds	r3, r1, r3
 8001d2a:	3304      	adds	r3, #4
 8001d2c:	601a      	str	r2, [r3, #0]
  }

  /* Filter Mode */
  if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	699b      	ldr	r3, [r3, #24]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d10d      	bne.n	8001d52 <HAL_CAN_ConfigFilter+0x146>
  {
    /*Id/Mask mode for the filter*/
    CLEAR_BIT(hcan->Instance->FM1R, filternbrbitpos);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681a      	ldr	r2, [r3, #0]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6819      	ldr	r1, [r3, #0]
 8001d3e:	2381      	movs	r3, #129	; 0x81
 8001d40:	009b      	lsls	r3, r3, #2
 8001d42:	58cb      	ldr	r3, [r1, r3]
 8001d44:	68f9      	ldr	r1, [r7, #12]
 8001d46:	43c9      	mvns	r1, r1
 8001d48:	4019      	ands	r1, r3
 8001d4a:	2381      	movs	r3, #129	; 0x81
 8001d4c:	009b      	lsls	r3, r3, #2
 8001d4e:	50d1      	str	r1, [r2, r3]
 8001d50:	e00b      	b.n	8001d6a <HAL_CAN_ConfigFilter+0x15e>
  }
  else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
  {
    /*Identifier list mode for the filter*/
    SET_BIT(hcan->Instance->FM1R, filternbrbitpos);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681a      	ldr	r2, [r3, #0]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6819      	ldr	r1, [r3, #0]
 8001d5a:	2381      	movs	r3, #129	; 0x81
 8001d5c:	009b      	lsls	r3, r3, #2
 8001d5e:	58c9      	ldr	r1, [r1, r3]
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	4319      	orrs	r1, r3
 8001d64:	2381      	movs	r3, #129	; 0x81
 8001d66:	009b      	lsls	r3, r3, #2
 8001d68:	50d1      	str	r1, [r2, r3]
  }

  /* Filter FIFO assignment */
  if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	691b      	ldr	r3, [r3, #16]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d10d      	bne.n	8001d8e <HAL_CAN_ConfigFilter+0x182>
  {
    /* FIFO 0 assignation for the filter */
    CLEAR_BIT(hcan->Instance->FFA1R, filternbrbitpos);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6819      	ldr	r1, [r3, #0]
 8001d7a:	2385      	movs	r3, #133	; 0x85
 8001d7c:	009b      	lsls	r3, r3, #2
 8001d7e:	58cb      	ldr	r3, [r1, r3]
 8001d80:	68f9      	ldr	r1, [r7, #12]
 8001d82:	43c9      	mvns	r1, r1
 8001d84:	4019      	ands	r1, r3
 8001d86:	2385      	movs	r3, #133	; 0x85
 8001d88:	009b      	lsls	r3, r3, #2
 8001d8a:	50d1      	str	r1, [r2, r3]
 8001d8c:	e00b      	b.n	8001da6 <HAL_CAN_ConfigFilter+0x19a>
  }
  else
  {
    /* FIFO 1 assignation for the filter */
    SET_BIT(hcan->Instance->FFA1R, filternbrbitpos);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6819      	ldr	r1, [r3, #0]
 8001d96:	2385      	movs	r3, #133	; 0x85
 8001d98:	009b      	lsls	r3, r3, #2
 8001d9a:	58c9      	ldr	r1, [r1, r3]
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	4319      	orrs	r1, r3
 8001da0:	2385      	movs	r3, #133	; 0x85
 8001da2:	009b      	lsls	r3, r3, #2
 8001da4:	50d1      	str	r1, [r2, r3]
  }
  
  /* Filter activation */
  if (sFilterConfig->FilterActivation == ENABLE)
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	6a1b      	ldr	r3, [r3, #32]
 8001daa:	2b01      	cmp	r3, #1
 8001dac:	d10b      	bne.n	8001dc6 <HAL_CAN_ConfigFilter+0x1ba>
  {
    SET_BIT(hcan->Instance->FA1R, filternbrbitpos);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681a      	ldr	r2, [r3, #0]
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6819      	ldr	r1, [r3, #0]
 8001db6:	2387      	movs	r3, #135	; 0x87
 8001db8:	009b      	lsls	r3, r3, #2
 8001dba:	58c9      	ldr	r1, [r1, r3]
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	4319      	orrs	r1, r3
 8001dc0:	2387      	movs	r3, #135	; 0x87
 8001dc2:	009b      	lsls	r3, r3, #2
 8001dc4:	50d1      	str	r1, [r2, r3]
  }

  /* Leave the initialisation mode for the filter */
  CLEAR_BIT(hcan->Instance->FMR, ((uint32_t)CAN_FMR_FINIT));
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6819      	ldr	r1, [r3, #0]
 8001dce:	2380      	movs	r3, #128	; 0x80
 8001dd0:	009b      	lsls	r3, r3, #2
 8001dd2:	58cb      	ldr	r3, [r1, r3]
 8001dd4:	2101      	movs	r1, #1
 8001dd6:	438b      	bics	r3, r1
 8001dd8:	0019      	movs	r1, r3
 8001dda:	2380      	movs	r3, #128	; 0x80
 8001ddc:	009b      	lsls	r3, r3, #2
 8001dde:	50d1      	str	r1, [r2, r3]
  
  /* Return function status */
  return HAL_OK;
 8001de0:	2300      	movs	r3, #0
}
 8001de2:	0018      	movs	r0, r3
 8001de4:	46bd      	mov	sp, r7
 8001de6:	b004      	add	sp, #16
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	46c0      	nop			; (mov r8, r8)
 8001dec:	ffffc0ff 	.word	0xffffc0ff

08001df0 <HAL_CAN_Transmit>:
  *         the configuration information for the specified CAN.  
  * @param  Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Transmit(CAN_HandleTypeDef* hcan, uint32_t Timeout)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b084      	sub	sp, #16
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
 8001df8:	6039      	str	r1, [r7, #0]
  uint32_t transmitmailbox = CAN_TXSTATUS_NOMAILBOX;
 8001dfa:	2304      	movs	r3, #4
 8001dfc:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart = 0U;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_CAN_IDTYPE(hcan->pTxMsg->IDE));
  assert_param(IS_CAN_RTR(hcan->pTxMsg->RTR));
  assert_param(IS_CAN_DLC(hcan->pTxMsg->DLC));

  if(((hcan->Instance->TSR&CAN_TSR_TME0) == CAN_TSR_TME0) || \
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	689a      	ldr	r2, [r3, #8]
 8001e08:	2380      	movs	r3, #128	; 0x80
 8001e0a:	04db      	lsls	r3, r3, #19
 8001e0c:	401a      	ands	r2, r3
 8001e0e:	2380      	movs	r3, #128	; 0x80
 8001e10:	04db      	lsls	r3, r3, #19
 8001e12:	429a      	cmp	r2, r3
 8001e14:	d014      	beq.n	8001e40 <HAL_CAN_Transmit+0x50>
     ((hcan->Instance->TSR&CAN_TSR_TME1) == CAN_TSR_TME1) || \
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	689a      	ldr	r2, [r3, #8]
 8001e1c:	2380      	movs	r3, #128	; 0x80
 8001e1e:	051b      	lsls	r3, r3, #20
 8001e20:	401a      	ands	r2, r3
  if(((hcan->Instance->TSR&CAN_TSR_TME0) == CAN_TSR_TME0) || \
 8001e22:	2380      	movs	r3, #128	; 0x80
 8001e24:	051b      	lsls	r3, r3, #20
 8001e26:	429a      	cmp	r2, r3
 8001e28:	d00a      	beq.n	8001e40 <HAL_CAN_Transmit+0x50>
     ((hcan->Instance->TSR&CAN_TSR_TME2) == CAN_TSR_TME2))
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	689a      	ldr	r2, [r3, #8]
 8001e30:	2380      	movs	r3, #128	; 0x80
 8001e32:	055b      	lsls	r3, r3, #21
 8001e34:	401a      	ands	r2, r3
     ((hcan->Instance->TSR&CAN_TSR_TME1) == CAN_TSR_TME1) || \
 8001e36:	2380      	movs	r3, #128	; 0x80
 8001e38:	055b      	lsls	r3, r3, #21
 8001e3a:	429a      	cmp	r2, r3
 8001e3c:	d000      	beq.n	8001e40 <HAL_CAN_Transmit+0x50>
 8001e3e:	e181      	b.n	8002144 <HAL_CAN_Transmit+0x354>
  {
    /* Process locked */
    __HAL_LOCK(hcan);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	223c      	movs	r2, #60	; 0x3c
 8001e44:	5c9b      	ldrb	r3, [r3, r2]
 8001e46:	2b01      	cmp	r3, #1
 8001e48:	d101      	bne.n	8001e4e <HAL_CAN_Transmit+0x5e>
 8001e4a:	2302      	movs	r3, #2
 8001e4c:	e17f      	b.n	800214e <HAL_CAN_Transmit+0x35e>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	223c      	movs	r2, #60	; 0x3c
 8001e52:	2101      	movs	r1, #1
 8001e54:	5499      	strb	r1, [r3, r2]

    /* Change CAN state */
    switch(hcan->State)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	223d      	movs	r2, #61	; 0x3d
 8001e5a:	5c9b      	ldrb	r3, [r3, r2]
 8001e5c:	b2db      	uxtb	r3, r3
 8001e5e:	2b32      	cmp	r3, #50	; 0x32
 8001e60:	d008      	beq.n	8001e74 <HAL_CAN_Transmit+0x84>
 8001e62:	2b62      	cmp	r3, #98	; 0x62
 8001e64:	d00b      	beq.n	8001e7e <HAL_CAN_Transmit+0x8e>
 8001e66:	2b22      	cmp	r3, #34	; 0x22
 8001e68:	d10e      	bne.n	8001e88 <HAL_CAN_Transmit+0x98>
    {
      case(HAL_CAN_STATE_BUSY_RX0):
          hcan->State = HAL_CAN_STATE_BUSY_TX_RX0;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	223d      	movs	r2, #61	; 0x3d
 8001e6e:	2142      	movs	r1, #66	; 0x42
 8001e70:	5499      	strb	r1, [r3, r2]
          break;
 8001e72:	e00e      	b.n	8001e92 <HAL_CAN_Transmit+0xa2>
      case(HAL_CAN_STATE_BUSY_RX1):
          hcan->State = HAL_CAN_STATE_BUSY_TX_RX1;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	223d      	movs	r2, #61	; 0x3d
 8001e78:	2152      	movs	r1, #82	; 0x52
 8001e7a:	5499      	strb	r1, [r3, r2]
          break;
 8001e7c:	e009      	b.n	8001e92 <HAL_CAN_Transmit+0xa2>
      case(HAL_CAN_STATE_BUSY_RX0_RX1):
          hcan->State = HAL_CAN_STATE_BUSY_TX_RX0_RX1;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	223d      	movs	r2, #61	; 0x3d
 8001e82:	2172      	movs	r1, #114	; 0x72
 8001e84:	5499      	strb	r1, [r3, r2]
          break;
 8001e86:	e004      	b.n	8001e92 <HAL_CAN_Transmit+0xa2>
      default: /* HAL_CAN_STATE_READY */
          hcan->State = HAL_CAN_STATE_BUSY_TX;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	223d      	movs	r2, #61	; 0x3d
 8001e8c:	2112      	movs	r1, #18
 8001e8e:	5499      	strb	r1, [r3, r2]
          break;
 8001e90:	46c0      	nop			; (mov r8, r8)
    }

    /* Select one empty transmit mailbox */
    if (HAL_IS_BIT_SET(hcan->Instance->TSR, CAN_TSR_TME0))
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	689a      	ldr	r2, [r3, #8]
 8001e98:	2380      	movs	r3, #128	; 0x80
 8001e9a:	04db      	lsls	r3, r3, #19
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	d002      	beq.n	8001ea6 <HAL_CAN_Transmit+0xb6>
    {
      transmitmailbox = CAN_TXMAILBOX_0;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	60fb      	str	r3, [r7, #12]
 8001ea4:	e00b      	b.n	8001ebe <HAL_CAN_Transmit+0xce>
    }
    else if (HAL_IS_BIT_SET(hcan->Instance->TSR, CAN_TSR_TME1))
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	689a      	ldr	r2, [r3, #8]
 8001eac:	2380      	movs	r3, #128	; 0x80
 8001eae:	051b      	lsls	r3, r3, #20
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	d002      	beq.n	8001eba <HAL_CAN_Transmit+0xca>
    {
      transmitmailbox = CAN_TXMAILBOX_1;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	60fb      	str	r3, [r7, #12]
 8001eb8:	e001      	b.n	8001ebe <HAL_CAN_Transmit+0xce>
    }
    else
    {
      transmitmailbox = CAN_TXMAILBOX_2;
 8001eba:	2302      	movs	r3, #2
 8001ebc:	60fb      	str	r3, [r7, #12]
    }

    /* Set up the Id */
    hcan->Instance->sTxMailBox[transmitmailbox].TIR &= CAN_TI0R_TXRQ;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681a      	ldr	r2, [r3, #0]
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	68f9      	ldr	r1, [r7, #12]
 8001ec8:	3118      	adds	r1, #24
 8001eca:	0109      	lsls	r1, r1, #4
 8001ecc:	58cb      	ldr	r3, [r1, r3]
 8001ece:	2101      	movs	r1, #1
 8001ed0:	4019      	ands	r1, r3
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	3318      	adds	r3, #24
 8001ed6:	011b      	lsls	r3, r3, #4
 8001ed8:	5099      	str	r1, [r3, r2]
    if (hcan->pTxMsg->IDE == CAN_ID_STD)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ede:	689b      	ldr	r3, [r3, #8]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d115      	bne.n	8001f10 <HAL_CAN_Transmit+0x120>
    {
      assert_param(IS_CAN_STDID(hcan->pTxMsg->StdId));  
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->StdId << CAN_TI0R_STID_Pos) | \
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681a      	ldr	r2, [r3, #0]
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	68f9      	ldr	r1, [r7, #12]
 8001eee:	3118      	adds	r1, #24
 8001ef0:	0109      	lsls	r1, r1, #4
 8001ef2:	58c9      	ldr	r1, [r1, r3]
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	0558      	lsls	r0, r3, #21
                                                           hcan->pTxMsg->RTR);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f00:	68db      	ldr	r3, [r3, #12]
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->StdId << CAN_TI0R_STID_Pos) | \
 8001f02:	4303      	orrs	r3, r0
 8001f04:	4319      	orrs	r1, r3
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	3318      	adds	r3, #24
 8001f0a:	011b      	lsls	r3, r3, #4
 8001f0c:	5099      	str	r1, [r3, r2]
 8001f0e:	e018      	b.n	8001f42 <HAL_CAN_Transmit+0x152>
    }
    else
    {
      assert_param(IS_CAN_EXTID(hcan->pTxMsg->ExtId));
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << CAN_TI0R_EXID_Pos) | \
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681a      	ldr	r2, [r3, #0]
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	68f9      	ldr	r1, [r7, #12]
 8001f1a:	3118      	adds	r1, #24
 8001f1c:	0109      	lsls	r1, r1, #4
 8001f1e:	58c9      	ldr	r1, [r1, r3]
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	00d8      	lsls	r0, r3, #3
                                                           hcan->pTxMsg->IDE | \
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f2c:	689b      	ldr	r3, [r3, #8]
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << CAN_TI0R_EXID_Pos) | \
 8001f2e:	4318      	orrs	r0, r3
                                                           hcan->pTxMsg->RTR);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f34:	68db      	ldr	r3, [r3, #12]
                                                           hcan->pTxMsg->IDE | \
 8001f36:	4303      	orrs	r3, r0
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << CAN_TI0R_EXID_Pos) | \
 8001f38:	4319      	orrs	r1, r3
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	3318      	adds	r3, #24
 8001f3e:	011b      	lsls	r3, r3, #4
 8001f40:	5099      	str	r1, [r3, r2]
    }
    
    /* Set up the DLC */
    hcan->pTxMsg->DLC &= (uint8_t)0x0000000FU;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f46:	687a      	ldr	r2, [r7, #4]
 8001f48:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001f4a:	6912      	ldr	r2, [r2, #16]
 8001f4c:	210f      	movs	r1, #15
 8001f4e:	400a      	ands	r2, r1
 8001f50:	611a      	str	r2, [r3, #16]
    hcan->Instance->sTxMailBox[transmitmailbox].TDTR &= 0xFFFFFFF0U;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6819      	ldr	r1, [r3, #0]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681a      	ldr	r2, [r3, #0]
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	3318      	adds	r3, #24
 8001f5e:	011b      	lsls	r3, r3, #4
 8001f60:	18d3      	adds	r3, r2, r3
 8001f62:	3304      	adds	r3, #4
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	220f      	movs	r2, #15
 8001f68:	4393      	bics	r3, r2
 8001f6a:	001a      	movs	r2, r3
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	3318      	adds	r3, #24
 8001f70:	011b      	lsls	r3, r3, #4
 8001f72:	18cb      	adds	r3, r1, r3
 8001f74:	3304      	adds	r3, #4
 8001f76:	601a      	str	r2, [r3, #0]
    hcan->Instance->sTxMailBox[transmitmailbox].TDTR |= hcan->pTxMsg->DLC;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6819      	ldr	r1, [r3, #0]
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	3318      	adds	r3, #24
 8001f84:	011b      	lsls	r3, r3, #4
 8001f86:	18d3      	adds	r3, r2, r3
 8001f88:	3304      	adds	r3, #4
 8001f8a:	681a      	ldr	r2, [r3, #0]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f90:	691b      	ldr	r3, [r3, #16]
 8001f92:	431a      	orrs	r2, r3
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	3318      	adds	r3, #24
 8001f98:	011b      	lsls	r3, r3, #4
 8001f9a:	18cb      	adds	r3, r1, r3
 8001f9c:	3304      	adds	r3, #4
 8001f9e:	601a      	str	r2, [r3, #0]

    /* Set up the data field */
    WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR, ((uint32_t)hcan->pTxMsg->Data[3] << CAN_TDL0R_DATA3_Pos) |
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6818      	ldr	r0, [r3, #0]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa8:	7ddb      	ldrb	r3, [r3, #23]
 8001faa:	061a      	lsls	r2, r3, #24
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb0:	7d9b      	ldrb	r3, [r3, #22]
 8001fb2:	041b      	lsls	r3, r3, #16
 8001fb4:	431a      	orrs	r2, r3
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fba:	7d5b      	ldrb	r3, [r3, #21]
 8001fbc:	021b      	lsls	r3, r3, #8
 8001fbe:	431a      	orrs	r2, r3
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc4:	7d1b      	ldrb	r3, [r3, #20]
 8001fc6:	431a      	orrs	r2, r3
 8001fc8:	68f9      	ldr	r1, [r7, #12]
 8001fca:	23c4      	movs	r3, #196	; 0xc4
 8001fcc:	005b      	lsls	r3, r3, #1
 8001fce:	0109      	lsls	r1, r1, #4
 8001fd0:	1841      	adds	r1, r0, r1
 8001fd2:	18cb      	adds	r3, r1, r3
 8001fd4:	601a      	str	r2, [r3, #0]
                                                                ((uint32_t)hcan->pTxMsg->Data[2] << CAN_TDL0R_DATA2_Pos) |
                                                                ((uint32_t)hcan->pTxMsg->Data[1] << CAN_TDL0R_DATA1_Pos) |
                                                                ((uint32_t)hcan->pTxMsg->Data[0] << CAN_TDL0R_DATA0_Pos));
    WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR, ((uint32_t)hcan->pTxMsg->Data[7] << CAN_TDL0R_DATA3_Pos) |
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6818      	ldr	r0, [r3, #0]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fde:	7edb      	ldrb	r3, [r3, #27]
 8001fe0:	061a      	lsls	r2, r3, #24
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe6:	7e9b      	ldrb	r3, [r3, #26]
 8001fe8:	041b      	lsls	r3, r3, #16
 8001fea:	431a      	orrs	r2, r3
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff0:	7e5b      	ldrb	r3, [r3, #25]
 8001ff2:	021b      	lsls	r3, r3, #8
 8001ff4:	431a      	orrs	r2, r3
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ffa:	7e1b      	ldrb	r3, [r3, #24]
 8001ffc:	431a      	orrs	r2, r3
 8001ffe:	68f9      	ldr	r1, [r7, #12]
 8002000:	23c6      	movs	r3, #198	; 0xc6
 8002002:	005b      	lsls	r3, r3, #1
 8002004:	0109      	lsls	r1, r1, #4
 8002006:	1841      	adds	r1, r0, r1
 8002008:	18cb      	adds	r3, r1, r3
 800200a:	601a      	str	r2, [r3, #0]
                                                                ((uint32_t)hcan->pTxMsg->Data[6] << CAN_TDL0R_DATA2_Pos) |
                                                                ((uint32_t)hcan->pTxMsg->Data[5] << CAN_TDL0R_DATA1_Pos) |
                                                                ((uint32_t)hcan->pTxMsg->Data[4] << CAN_TDL0R_DATA0_Pos));

    /* Request transmission */
    SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681a      	ldr	r2, [r3, #0]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	68f9      	ldr	r1, [r7, #12]
 8002016:	3118      	adds	r1, #24
 8002018:	0109      	lsls	r1, r1, #4
 800201a:	58cb      	ldr	r3, [r1, r3]
 800201c:	2101      	movs	r1, #1
 800201e:	4319      	orrs	r1, r3
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	3318      	adds	r3, #24
 8002024:	011b      	lsls	r3, r3, #4
 8002026:	5099      	str	r1, [r3, r2]
  
    /* Get tick */
    tickstart = HAL_GetTick();   
 8002028:	f7fe ff80 	bl	8000f2c <HAL_GetTick>
 800202c:	0003      	movs	r3, r0
 800202e:	60bb      	str	r3, [r7, #8]
  
    /* Check End of transmission flag */
    while(!(__HAL_CAN_TRANSMIT_STATUS(hcan, transmitmailbox)))
 8002030:	e039      	b.n	80020a6 <HAL_CAN_Transmit+0x2b6>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	3301      	adds	r3, #1
 8002036:	d036      	beq.n	80020a6 <HAL_CAN_Transmit+0x2b6>
      {
        if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d007      	beq.n	800204e <HAL_CAN_Transmit+0x25e>
 800203e:	f7fe ff75 	bl	8000f2c <HAL_GetTick>
 8002042:	0002      	movs	r2, r0
 8002044:	68bb      	ldr	r3, [r7, #8]
 8002046:	1ad2      	subs	r2, r2, r3
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	429a      	cmp	r2, r3
 800204c:	d92b      	bls.n	80020a6 <HAL_CAN_Transmit+0x2b6>
        {
          hcan->State = HAL_CAN_STATE_TIMEOUT;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	223d      	movs	r2, #61	; 0x3d
 8002052:	2103      	movs	r1, #3
 8002054:	5499      	strb	r1, [r3, r2]

          /* Cancel transmission */
          __HAL_CAN_CANCEL_TRANSMIT(hcan, transmitmailbox);
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d108      	bne.n	800206e <HAL_CAN_Transmit+0x27e>
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	687a      	ldr	r2, [r7, #4]
 8002062:	6812      	ldr	r2, [r2, #0]
 8002064:	6892      	ldr	r2, [r2, #8]
 8002066:	2180      	movs	r1, #128	; 0x80
 8002068:	430a      	orrs	r2, r1
 800206a:	609a      	str	r2, [r3, #8]
 800206c:	e015      	b.n	800209a <HAL_CAN_Transmit+0x2aa>
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	2b01      	cmp	r3, #1
 8002072:	d109      	bne.n	8002088 <HAL_CAN_Transmit+0x298>
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	6812      	ldr	r2, [r2, #0]
 800207c:	6892      	ldr	r2, [r2, #8]
 800207e:	2180      	movs	r1, #128	; 0x80
 8002080:	0209      	lsls	r1, r1, #8
 8002082:	430a      	orrs	r2, r1
 8002084:	609a      	str	r2, [r3, #8]
 8002086:	e008      	b.n	800209a <HAL_CAN_Transmit+0x2aa>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	687a      	ldr	r2, [r7, #4]
 800208e:	6812      	ldr	r2, [r2, #0]
 8002090:	6892      	ldr	r2, [r2, #8]
 8002092:	2180      	movs	r1, #128	; 0x80
 8002094:	0409      	lsls	r1, r1, #16
 8002096:	430a      	orrs	r2, r1
 8002098:	609a      	str	r2, [r3, #8]

          /* Process unlocked */
          __HAL_UNLOCK(hcan);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	223c      	movs	r2, #60	; 0x3c
 800209e:	2100      	movs	r1, #0
 80020a0:	5499      	strb	r1, [r3, r2]
          return HAL_TIMEOUT;
 80020a2:	2303      	movs	r3, #3
 80020a4:	e053      	b.n	800214e <HAL_CAN_Transmit+0x35e>
    while(!(__HAL_CAN_TRANSMIT_STATUS(hcan, transmitmailbox)))
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d10b      	bne.n	80020c4 <HAL_CAN_Transmit+0x2d4>
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	689b      	ldr	r3, [r3, #8]
 80020b2:	4a29      	ldr	r2, [pc, #164]	; (8002158 <HAL_CAN_Transmit+0x368>)
 80020b4:	4013      	ands	r3, r2
 80020b6:	4a29      	ldr	r2, [pc, #164]	; (800215c <HAL_CAN_Transmit+0x36c>)
 80020b8:	4694      	mov	ip, r2
 80020ba:	4463      	add	r3, ip
 80020bc:	1e5a      	subs	r2, r3, #1
 80020be:	4193      	sbcs	r3, r2
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	e019      	b.n	80020f8 <HAL_CAN_Transmit+0x308>
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	2b01      	cmp	r3, #1
 80020c8:	d10b      	bne.n	80020e2 <HAL_CAN_Transmit+0x2f2>
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	689b      	ldr	r3, [r3, #8]
 80020d0:	4a23      	ldr	r2, [pc, #140]	; (8002160 <HAL_CAN_Transmit+0x370>)
 80020d2:	4013      	ands	r3, r2
 80020d4:	4a23      	ldr	r2, [pc, #140]	; (8002164 <HAL_CAN_Transmit+0x374>)
 80020d6:	4694      	mov	ip, r2
 80020d8:	4463      	add	r3, ip
 80020da:	1e5a      	subs	r2, r3, #1
 80020dc:	4193      	sbcs	r3, r2
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	e00a      	b.n	80020f8 <HAL_CAN_Transmit+0x308>
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	689b      	ldr	r3, [r3, #8]
 80020e8:	4a1f      	ldr	r2, [pc, #124]	; (8002168 <HAL_CAN_Transmit+0x378>)
 80020ea:	4013      	ands	r3, r2
 80020ec:	4a1f      	ldr	r2, [pc, #124]	; (800216c <HAL_CAN_Transmit+0x37c>)
 80020ee:	4694      	mov	ip, r2
 80020f0:	4463      	add	r3, ip
 80020f2:	1e5a      	subs	r2, r3, #1
 80020f4:	4193      	sbcs	r3, r2
 80020f6:	b2db      	uxtb	r3, r3
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d19a      	bne.n	8002032 <HAL_CAN_Transmit+0x242>
        }
      }
    }

    /* Change CAN state */
    switch(hcan->State)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	223d      	movs	r2, #61	; 0x3d
 8002100:	5c9b      	ldrb	r3, [r3, r2]
 8002102:	b2db      	uxtb	r3, r3
 8002104:	2b52      	cmp	r3, #82	; 0x52
 8002106:	d008      	beq.n	800211a <HAL_CAN_Transmit+0x32a>
 8002108:	2b72      	cmp	r3, #114	; 0x72
 800210a:	d00b      	beq.n	8002124 <HAL_CAN_Transmit+0x334>
 800210c:	2b42      	cmp	r3, #66	; 0x42
 800210e:	d10e      	bne.n	800212e <HAL_CAN_Transmit+0x33e>
    {
      case(HAL_CAN_STATE_BUSY_TX_RX0):
          hcan->State = HAL_CAN_STATE_BUSY_RX0;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	223d      	movs	r2, #61	; 0x3d
 8002114:	2122      	movs	r1, #34	; 0x22
 8002116:	5499      	strb	r1, [r3, r2]
          break;
 8002118:	e00e      	b.n	8002138 <HAL_CAN_Transmit+0x348>
      case(HAL_CAN_STATE_BUSY_TX_RX1):
          hcan->State = HAL_CAN_STATE_BUSY_RX1;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	223d      	movs	r2, #61	; 0x3d
 800211e:	2132      	movs	r1, #50	; 0x32
 8002120:	5499      	strb	r1, [r3, r2]
          break;
 8002122:	e009      	b.n	8002138 <HAL_CAN_Transmit+0x348>
      case(HAL_CAN_STATE_BUSY_TX_RX0_RX1):
          hcan->State = HAL_CAN_STATE_BUSY_RX0_RX1;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	223d      	movs	r2, #61	; 0x3d
 8002128:	2162      	movs	r1, #98	; 0x62
 800212a:	5499      	strb	r1, [r3, r2]
          break;
 800212c:	e004      	b.n	8002138 <HAL_CAN_Transmit+0x348>
      default: /* HAL_CAN_STATE_BUSY_TX */
          hcan->State = HAL_CAN_STATE_READY;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	223d      	movs	r2, #61	; 0x3d
 8002132:	2101      	movs	r1, #1
 8002134:	5499      	strb	r1, [r3, r2]
          break;
 8002136:	46c0      	nop			; (mov r8, r8)
    }

    /* Process unlocked */
    __HAL_UNLOCK(hcan);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	223c      	movs	r2, #60	; 0x3c
 800213c:	2100      	movs	r1, #0
 800213e:	5499      	strb	r1, [r3, r2]
    
    /* Return function status */
    return HAL_OK;
 8002140:	2300      	movs	r3, #0
 8002142:	e004      	b.n	800214e <HAL_CAN_Transmit+0x35e>
  }
  else
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_ERROR; 
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	223d      	movs	r2, #61	; 0x3d
 8002148:	2104      	movs	r1, #4
 800214a:	5499      	strb	r1, [r3, r2]

    /* Return function status */
    return HAL_ERROR;
 800214c:	2301      	movs	r3, #1
  }
}
 800214e:	0018      	movs	r0, r3
 8002150:	46bd      	mov	sp, r7
 8002152:	b004      	add	sp, #16
 8002154:	bd80      	pop	{r7, pc}
 8002156:	46c0      	nop			; (mov r8, r8)
 8002158:	04000001 	.word	0x04000001
 800215c:	fbffffff 	.word	0xfbffffff
 8002160:	08000100 	.word	0x08000100
 8002164:	f7ffff00 	.word	0xf7ffff00
 8002168:	10010000 	.word	0x10010000
 800216c:	efff0000 	.word	0xefff0000

08002170 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0
 8002176:	0002      	movs	r2, r0
 8002178:	1dfb      	adds	r3, r7, #7
 800217a:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800217c:	4b06      	ldr	r3, [pc, #24]	; (8002198 <NVIC_EnableIRQ+0x28>)
 800217e:	1dfa      	adds	r2, r7, #7
 8002180:	7812      	ldrb	r2, [r2, #0]
 8002182:	0011      	movs	r1, r2
 8002184:	221f      	movs	r2, #31
 8002186:	400a      	ands	r2, r1
 8002188:	2101      	movs	r1, #1
 800218a:	4091      	lsls	r1, r2
 800218c:	000a      	movs	r2, r1
 800218e:	601a      	str	r2, [r3, #0]
}
 8002190:	46c0      	nop			; (mov r8, r8)
 8002192:	46bd      	mov	sp, r7
 8002194:	b002      	add	sp, #8
 8002196:	bd80      	pop	{r7, pc}
 8002198:	e000e100 	.word	0xe000e100

0800219c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800219c:	b5b0      	push	{r4, r5, r7, lr}
 800219e:	b082      	sub	sp, #8
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	0002      	movs	r2, r0
 80021a4:	6039      	str	r1, [r7, #0]
 80021a6:	1dfb      	adds	r3, r7, #7
 80021a8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 80021aa:	1dfb      	adds	r3, r7, #7
 80021ac:	781b      	ldrb	r3, [r3, #0]
 80021ae:	2b7f      	cmp	r3, #127	; 0x7f
 80021b0:	d932      	bls.n	8002218 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80021b2:	4c2f      	ldr	r4, [pc, #188]	; (8002270 <NVIC_SetPriority+0xd4>)
 80021b4:	1dfb      	adds	r3, r7, #7
 80021b6:	781b      	ldrb	r3, [r3, #0]
 80021b8:	001a      	movs	r2, r3
 80021ba:	230f      	movs	r3, #15
 80021bc:	4013      	ands	r3, r2
 80021be:	3b08      	subs	r3, #8
 80021c0:	0899      	lsrs	r1, r3, #2
 80021c2:	4a2b      	ldr	r2, [pc, #172]	; (8002270 <NVIC_SetPriority+0xd4>)
 80021c4:	1dfb      	adds	r3, r7, #7
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	0018      	movs	r0, r3
 80021ca:	230f      	movs	r3, #15
 80021cc:	4003      	ands	r3, r0
 80021ce:	3b08      	subs	r3, #8
 80021d0:	089b      	lsrs	r3, r3, #2
 80021d2:	3306      	adds	r3, #6
 80021d4:	009b      	lsls	r3, r3, #2
 80021d6:	18d3      	adds	r3, r2, r3
 80021d8:	3304      	adds	r3, #4
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	1dfa      	adds	r2, r7, #7
 80021de:	7812      	ldrb	r2, [r2, #0]
 80021e0:	0010      	movs	r0, r2
 80021e2:	2203      	movs	r2, #3
 80021e4:	4002      	ands	r2, r0
 80021e6:	00d2      	lsls	r2, r2, #3
 80021e8:	20ff      	movs	r0, #255	; 0xff
 80021ea:	4090      	lsls	r0, r2
 80021ec:	0002      	movs	r2, r0
 80021ee:	43d2      	mvns	r2, r2
 80021f0:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	019b      	lsls	r3, r3, #6
 80021f6:	20ff      	movs	r0, #255	; 0xff
 80021f8:	4018      	ands	r0, r3
 80021fa:	1dfb      	adds	r3, r7, #7
 80021fc:	781b      	ldrb	r3, [r3, #0]
 80021fe:	001d      	movs	r5, r3
 8002200:	2303      	movs	r3, #3
 8002202:	402b      	ands	r3, r5
 8002204:	00db      	lsls	r3, r3, #3
 8002206:	4098      	lsls	r0, r3
 8002208:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800220a:	431a      	orrs	r2, r3
 800220c:	1d8b      	adds	r3, r1, #6
 800220e:	009b      	lsls	r3, r3, #2
 8002210:	18e3      	adds	r3, r4, r3
 8002212:	3304      	adds	r3, #4
 8002214:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002216:	e027      	b.n	8002268 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002218:	4c16      	ldr	r4, [pc, #88]	; (8002274 <NVIC_SetPriority+0xd8>)
 800221a:	1dfb      	adds	r3, r7, #7
 800221c:	781b      	ldrb	r3, [r3, #0]
 800221e:	b25b      	sxtb	r3, r3
 8002220:	089b      	lsrs	r3, r3, #2
 8002222:	4914      	ldr	r1, [pc, #80]	; (8002274 <NVIC_SetPriority+0xd8>)
 8002224:	1dfa      	adds	r2, r7, #7
 8002226:	7812      	ldrb	r2, [r2, #0]
 8002228:	b252      	sxtb	r2, r2
 800222a:	0892      	lsrs	r2, r2, #2
 800222c:	32c0      	adds	r2, #192	; 0xc0
 800222e:	0092      	lsls	r2, r2, #2
 8002230:	5852      	ldr	r2, [r2, r1]
 8002232:	1df9      	adds	r1, r7, #7
 8002234:	7809      	ldrb	r1, [r1, #0]
 8002236:	0008      	movs	r0, r1
 8002238:	2103      	movs	r1, #3
 800223a:	4001      	ands	r1, r0
 800223c:	00c9      	lsls	r1, r1, #3
 800223e:	20ff      	movs	r0, #255	; 0xff
 8002240:	4088      	lsls	r0, r1
 8002242:	0001      	movs	r1, r0
 8002244:	43c9      	mvns	r1, r1
 8002246:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002248:	683a      	ldr	r2, [r7, #0]
 800224a:	0192      	lsls	r2, r2, #6
 800224c:	20ff      	movs	r0, #255	; 0xff
 800224e:	4010      	ands	r0, r2
 8002250:	1dfa      	adds	r2, r7, #7
 8002252:	7812      	ldrb	r2, [r2, #0]
 8002254:	0015      	movs	r5, r2
 8002256:	2203      	movs	r2, #3
 8002258:	402a      	ands	r2, r5
 800225a:	00d2      	lsls	r2, r2, #3
 800225c:	4090      	lsls	r0, r2
 800225e:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002260:	430a      	orrs	r2, r1
 8002262:	33c0      	adds	r3, #192	; 0xc0
 8002264:	009b      	lsls	r3, r3, #2
 8002266:	511a      	str	r2, [r3, r4]
}
 8002268:	46c0      	nop			; (mov r8, r8)
 800226a:	46bd      	mov	sp, r7
 800226c:	b002      	add	sp, #8
 800226e:	bdb0      	pop	{r4, r5, r7, pc}
 8002270:	e000ed00 	.word	0xe000ed00
 8002274:	e000e100 	.word	0xe000e100

08002278 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b082      	sub	sp, #8
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	3b01      	subs	r3, #1
 8002284:	4a0c      	ldr	r2, [pc, #48]	; (80022b8 <SysTick_Config+0x40>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d901      	bls.n	800228e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800228a:	2301      	movs	r3, #1
 800228c:	e010      	b.n	80022b0 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800228e:	4b0b      	ldr	r3, [pc, #44]	; (80022bc <SysTick_Config+0x44>)
 8002290:	687a      	ldr	r2, [r7, #4]
 8002292:	3a01      	subs	r2, #1
 8002294:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002296:	2301      	movs	r3, #1
 8002298:	425b      	negs	r3, r3
 800229a:	2103      	movs	r1, #3
 800229c:	0018      	movs	r0, r3
 800229e:	f7ff ff7d 	bl	800219c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022a2:	4b06      	ldr	r3, [pc, #24]	; (80022bc <SysTick_Config+0x44>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022a8:	4b04      	ldr	r3, [pc, #16]	; (80022bc <SysTick_Config+0x44>)
 80022aa:	2207      	movs	r2, #7
 80022ac:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022ae:	2300      	movs	r3, #0
}
 80022b0:	0018      	movs	r0, r3
 80022b2:	46bd      	mov	sp, r7
 80022b4:	b002      	add	sp, #8
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	00ffffff 	.word	0x00ffffff
 80022bc:	e000e010 	.word	0xe000e010

080022c0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b084      	sub	sp, #16
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	60b9      	str	r1, [r7, #8]
 80022c8:	607a      	str	r2, [r7, #4]
 80022ca:	230f      	movs	r3, #15
 80022cc:	18fb      	adds	r3, r7, r3
 80022ce:	1c02      	adds	r2, r0, #0
 80022d0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80022d2:	68ba      	ldr	r2, [r7, #8]
 80022d4:	230f      	movs	r3, #15
 80022d6:	18fb      	adds	r3, r7, r3
 80022d8:	781b      	ldrb	r3, [r3, #0]
 80022da:	b25b      	sxtb	r3, r3
 80022dc:	0011      	movs	r1, r2
 80022de:	0018      	movs	r0, r3
 80022e0:	f7ff ff5c 	bl	800219c <NVIC_SetPriority>
}
 80022e4:	46c0      	nop			; (mov r8, r8)
 80022e6:	46bd      	mov	sp, r7
 80022e8:	b004      	add	sp, #16
 80022ea:	bd80      	pop	{r7, pc}

080022ec <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	0002      	movs	r2, r0
 80022f4:	1dfb      	adds	r3, r7, #7
 80022f6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022f8:	1dfb      	adds	r3, r7, #7
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	b25b      	sxtb	r3, r3
 80022fe:	0018      	movs	r0, r3
 8002300:	f7ff ff36 	bl	8002170 <NVIC_EnableIRQ>
}
 8002304:	46c0      	nop			; (mov r8, r8)
 8002306:	46bd      	mov	sp, r7
 8002308:	b002      	add	sp, #8
 800230a:	bd80      	pop	{r7, pc}

0800230c <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	0018      	movs	r0, r3
 8002318:	f7ff ffae 	bl	8002278 <SysTick_Config>
 800231c:	0003      	movs	r3, r0
}
 800231e:	0018      	movs	r0, r3
 8002320:	46bd      	mov	sp, r7
 8002322:	b002      	add	sp, #8
 8002324:	bd80      	pop	{r7, pc}
	...

08002328 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2b04      	cmp	r3, #4
 8002334:	d106      	bne.n	8002344 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8002336:	4b08      	ldr	r3, [pc, #32]	; (8002358 <HAL_SYSTICK_CLKSourceConfig+0x30>)
 8002338:	4a07      	ldr	r2, [pc, #28]	; (8002358 <HAL_SYSTICK_CLKSourceConfig+0x30>)
 800233a:	6812      	ldr	r2, [r2, #0]
 800233c:	2104      	movs	r1, #4
 800233e:	430a      	orrs	r2, r1
 8002340:	601a      	str	r2, [r3, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8002342:	e005      	b.n	8002350 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8002344:	4b04      	ldr	r3, [pc, #16]	; (8002358 <HAL_SYSTICK_CLKSourceConfig+0x30>)
 8002346:	4a04      	ldr	r2, [pc, #16]	; (8002358 <HAL_SYSTICK_CLKSourceConfig+0x30>)
 8002348:	6812      	ldr	r2, [r2, #0]
 800234a:	2104      	movs	r1, #4
 800234c:	438a      	bics	r2, r1
 800234e:	601a      	str	r2, [r3, #0]
}
 8002350:	46c0      	nop			; (mov r8, r8)
 8002352:	46bd      	mov	sp, r7
 8002354:	b002      	add	sp, #8
 8002356:	bd80      	pop	{r7, pc}
 8002358:	e000e010 	.word	0xe000e010

0800235c <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8002360:	f000 f803 	bl	800236a <HAL_SYSTICK_Callback>
}
 8002364:	46c0      	nop			; (mov r8, r8)
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}

0800236a <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 800236a:	b580      	push	{r7, lr}
 800236c:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 800236e:	46c0      	nop			; (mov r8, r8)
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}

08002374 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8002374:	b580      	push	{r7, lr}
 8002376:	b086      	sub	sp, #24
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
 800237c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800237e:	2300      	movs	r3, #0
 8002380:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002382:	2300      	movs	r3, #0
 8002384:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8002386:	2300      	movs	r3, #0
 8002388:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 800238a:	e155      	b.n	8002638 <HAL_GPIO_Init+0x2c4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	2101      	movs	r1, #1
 8002392:	697a      	ldr	r2, [r7, #20]
 8002394:	4091      	lsls	r1, r2
 8002396:	000a      	movs	r2, r1
 8002398:	4013      	ands	r3, r2
 800239a:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d100      	bne.n	80023a4 <HAL_GPIO_Init+0x30>
 80023a2:	e146      	b.n	8002632 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	2b02      	cmp	r3, #2
 80023aa:	d003      	beq.n	80023b4 <HAL_GPIO_Init+0x40>
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	2b12      	cmp	r3, #18
 80023b2:	d123      	bne.n	80023fc <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	08da      	lsrs	r2, r3, #3
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	3208      	adds	r2, #8
 80023bc:	0092      	lsls	r2, r2, #2
 80023be:	58d3      	ldr	r3, [r2, r3]
 80023c0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 80023c2:	697b      	ldr	r3, [r7, #20]
 80023c4:	2207      	movs	r2, #7
 80023c6:	4013      	ands	r3, r2
 80023c8:	009b      	lsls	r3, r3, #2
 80023ca:	220f      	movs	r2, #15
 80023cc:	409a      	lsls	r2, r3
 80023ce:	0013      	movs	r3, r2
 80023d0:	43da      	mvns	r2, r3
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	4013      	ands	r3, r2
 80023d6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	691a      	ldr	r2, [r3, #16]
 80023dc:	697b      	ldr	r3, [r7, #20]
 80023de:	2107      	movs	r1, #7
 80023e0:	400b      	ands	r3, r1
 80023e2:	009b      	lsls	r3, r3, #2
 80023e4:	409a      	lsls	r2, r3
 80023e6:	0013      	movs	r3, r2
 80023e8:	693a      	ldr	r2, [r7, #16]
 80023ea:	4313      	orrs	r3, r2
 80023ec:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	08da      	lsrs	r2, r3, #3
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	3208      	adds	r2, #8
 80023f6:	0092      	lsls	r2, r2, #2
 80023f8:	6939      	ldr	r1, [r7, #16]
 80023fa:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	005b      	lsls	r3, r3, #1
 8002406:	2203      	movs	r2, #3
 8002408:	409a      	lsls	r2, r3
 800240a:	0013      	movs	r3, r2
 800240c:	43da      	mvns	r2, r3
 800240e:	693b      	ldr	r3, [r7, #16]
 8002410:	4013      	ands	r3, r2
 8002412:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	2203      	movs	r2, #3
 800241a:	401a      	ands	r2, r3
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	005b      	lsls	r3, r3, #1
 8002420:	409a      	lsls	r2, r3
 8002422:	0013      	movs	r3, r2
 8002424:	693a      	ldr	r2, [r7, #16]
 8002426:	4313      	orrs	r3, r2
 8002428:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	693a      	ldr	r2, [r7, #16]
 800242e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	2b01      	cmp	r3, #1
 8002436:	d00b      	beq.n	8002450 <HAL_GPIO_Init+0xdc>
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	2b02      	cmp	r3, #2
 800243e:	d007      	beq.n	8002450 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002444:	2b11      	cmp	r3, #17
 8002446:	d003      	beq.n	8002450 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	2b12      	cmp	r3, #18
 800244e:	d130      	bne.n	80024b2 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002456:	697b      	ldr	r3, [r7, #20]
 8002458:	005b      	lsls	r3, r3, #1
 800245a:	2203      	movs	r2, #3
 800245c:	409a      	lsls	r2, r3
 800245e:	0013      	movs	r3, r2
 8002460:	43da      	mvns	r2, r3
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	4013      	ands	r3, r2
 8002466:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	68da      	ldr	r2, [r3, #12]
 800246c:	697b      	ldr	r3, [r7, #20]
 800246e:	005b      	lsls	r3, r3, #1
 8002470:	409a      	lsls	r2, r3
 8002472:	0013      	movs	r3, r2
 8002474:	693a      	ldr	r2, [r7, #16]
 8002476:	4313      	orrs	r3, r2
 8002478:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	693a      	ldr	r2, [r7, #16]
 800247e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8002486:	2201      	movs	r2, #1
 8002488:	697b      	ldr	r3, [r7, #20]
 800248a:	409a      	lsls	r2, r3
 800248c:	0013      	movs	r3, r2
 800248e:	43da      	mvns	r2, r3
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	4013      	ands	r3, r2
 8002494:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	091b      	lsrs	r3, r3, #4
 800249c:	2201      	movs	r2, #1
 800249e:	401a      	ands	r2, r3
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	409a      	lsls	r2, r3
 80024a4:	0013      	movs	r3, r2
 80024a6:	693a      	ldr	r2, [r7, #16]
 80024a8:	4313      	orrs	r3, r2
 80024aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	693a      	ldr	r2, [r7, #16]
 80024b0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	68db      	ldr	r3, [r3, #12]
 80024b6:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	005b      	lsls	r3, r3, #1
 80024bc:	2203      	movs	r2, #3
 80024be:	409a      	lsls	r2, r3
 80024c0:	0013      	movs	r3, r2
 80024c2:	43da      	mvns	r2, r3
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	4013      	ands	r3, r2
 80024c8:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	689a      	ldr	r2, [r3, #8]
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	005b      	lsls	r3, r3, #1
 80024d2:	409a      	lsls	r2, r3
 80024d4:	0013      	movs	r3, r2
 80024d6:	693a      	ldr	r2, [r7, #16]
 80024d8:	4313      	orrs	r3, r2
 80024da:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	693a      	ldr	r2, [r7, #16]
 80024e0:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	685a      	ldr	r2, [r3, #4]
 80024e6:	2380      	movs	r3, #128	; 0x80
 80024e8:	055b      	lsls	r3, r3, #21
 80024ea:	4013      	ands	r3, r2
 80024ec:	d100      	bne.n	80024f0 <HAL_GPIO_Init+0x17c>
 80024ee:	e0a0      	b.n	8002632 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024f0:	4b57      	ldr	r3, [pc, #348]	; (8002650 <HAL_GPIO_Init+0x2dc>)
 80024f2:	4a57      	ldr	r2, [pc, #348]	; (8002650 <HAL_GPIO_Init+0x2dc>)
 80024f4:	6992      	ldr	r2, [r2, #24]
 80024f6:	2101      	movs	r1, #1
 80024f8:	430a      	orrs	r2, r1
 80024fa:	619a      	str	r2, [r3, #24]
 80024fc:	4b54      	ldr	r3, [pc, #336]	; (8002650 <HAL_GPIO_Init+0x2dc>)
 80024fe:	699b      	ldr	r3, [r3, #24]
 8002500:	2201      	movs	r2, #1
 8002502:	4013      	ands	r3, r2
 8002504:	60bb      	str	r3, [r7, #8]
 8002506:	68bb      	ldr	r3, [r7, #8]
  
        temp = SYSCFG->EXTICR[position >> 2];
 8002508:	4a52      	ldr	r2, [pc, #328]	; (8002654 <HAL_GPIO_Init+0x2e0>)
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	089b      	lsrs	r3, r3, #2
 800250e:	3302      	adds	r3, #2
 8002510:	009b      	lsls	r3, r3, #2
 8002512:	589b      	ldr	r3, [r3, r2]
 8002514:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8002516:	697b      	ldr	r3, [r7, #20]
 8002518:	2203      	movs	r2, #3
 800251a:	4013      	ands	r3, r2
 800251c:	009b      	lsls	r3, r3, #2
 800251e:	220f      	movs	r2, #15
 8002520:	409a      	lsls	r2, r3
 8002522:	0013      	movs	r3, r2
 8002524:	43da      	mvns	r2, r3
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	4013      	ands	r3, r2
 800252a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800252c:	687a      	ldr	r2, [r7, #4]
 800252e:	2390      	movs	r3, #144	; 0x90
 8002530:	05db      	lsls	r3, r3, #23
 8002532:	429a      	cmp	r2, r3
 8002534:	d019      	beq.n	800256a <HAL_GPIO_Init+0x1f6>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	4a47      	ldr	r2, [pc, #284]	; (8002658 <HAL_GPIO_Init+0x2e4>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d013      	beq.n	8002566 <HAL_GPIO_Init+0x1f2>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	4a46      	ldr	r2, [pc, #280]	; (800265c <HAL_GPIO_Init+0x2e8>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d00d      	beq.n	8002562 <HAL_GPIO_Init+0x1ee>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	4a45      	ldr	r2, [pc, #276]	; (8002660 <HAL_GPIO_Init+0x2ec>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d007      	beq.n	800255e <HAL_GPIO_Init+0x1ea>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	4a44      	ldr	r2, [pc, #272]	; (8002664 <HAL_GPIO_Init+0x2f0>)
 8002552:	4293      	cmp	r3, r2
 8002554:	d101      	bne.n	800255a <HAL_GPIO_Init+0x1e6>
 8002556:	2304      	movs	r3, #4
 8002558:	e008      	b.n	800256c <HAL_GPIO_Init+0x1f8>
 800255a:	2305      	movs	r3, #5
 800255c:	e006      	b.n	800256c <HAL_GPIO_Init+0x1f8>
 800255e:	2303      	movs	r3, #3
 8002560:	e004      	b.n	800256c <HAL_GPIO_Init+0x1f8>
 8002562:	2302      	movs	r3, #2
 8002564:	e002      	b.n	800256c <HAL_GPIO_Init+0x1f8>
 8002566:	2301      	movs	r3, #1
 8002568:	e000      	b.n	800256c <HAL_GPIO_Init+0x1f8>
 800256a:	2300      	movs	r3, #0
 800256c:	697a      	ldr	r2, [r7, #20]
 800256e:	2103      	movs	r1, #3
 8002570:	400a      	ands	r2, r1
 8002572:	0092      	lsls	r2, r2, #2
 8002574:	4093      	lsls	r3, r2
 8002576:	693a      	ldr	r2, [r7, #16]
 8002578:	4313      	orrs	r3, r2
 800257a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 800257c:	4935      	ldr	r1, [pc, #212]	; (8002654 <HAL_GPIO_Init+0x2e0>)
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	089b      	lsrs	r3, r3, #2
 8002582:	3302      	adds	r3, #2
 8002584:	009b      	lsls	r3, r3, #2
 8002586:	693a      	ldr	r2, [r7, #16]
 8002588:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800258a:	4b37      	ldr	r3, [pc, #220]	; (8002668 <HAL_GPIO_Init+0x2f4>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	43da      	mvns	r2, r3
 8002594:	693b      	ldr	r3, [r7, #16]
 8002596:	4013      	ands	r3, r2
 8002598:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	685a      	ldr	r2, [r3, #4]
 800259e:	2380      	movs	r3, #128	; 0x80
 80025a0:	025b      	lsls	r3, r3, #9
 80025a2:	4013      	ands	r3, r2
 80025a4:	d003      	beq.n	80025ae <HAL_GPIO_Init+0x23a>
        {
          SET_BIT(temp, iocurrent); 
 80025a6:	693a      	ldr	r2, [r7, #16]
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	4313      	orrs	r3, r2
 80025ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80025ae:	4b2e      	ldr	r3, [pc, #184]	; (8002668 <HAL_GPIO_Init+0x2f4>)
 80025b0:	693a      	ldr	r2, [r7, #16]
 80025b2:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80025b4:	4b2c      	ldr	r3, [pc, #176]	; (8002668 <HAL_GPIO_Init+0x2f4>)
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	43da      	mvns	r2, r3
 80025be:	693b      	ldr	r3, [r7, #16]
 80025c0:	4013      	ands	r3, r2
 80025c2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	685a      	ldr	r2, [r3, #4]
 80025c8:	2380      	movs	r3, #128	; 0x80
 80025ca:	029b      	lsls	r3, r3, #10
 80025cc:	4013      	ands	r3, r2
 80025ce:	d003      	beq.n	80025d8 <HAL_GPIO_Init+0x264>
        { 
          SET_BIT(temp, iocurrent); 
 80025d0:	693a      	ldr	r2, [r7, #16]
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	4313      	orrs	r3, r2
 80025d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80025d8:	4b23      	ldr	r3, [pc, #140]	; (8002668 <HAL_GPIO_Init+0x2f4>)
 80025da:	693a      	ldr	r2, [r7, #16]
 80025dc:	605a      	str	r2, [r3, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80025de:	4b22      	ldr	r3, [pc, #136]	; (8002668 <HAL_GPIO_Init+0x2f4>)
 80025e0:	689b      	ldr	r3, [r3, #8]
 80025e2:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	43da      	mvns	r2, r3
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	4013      	ands	r3, r2
 80025ec:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	685a      	ldr	r2, [r3, #4]
 80025f2:	2380      	movs	r3, #128	; 0x80
 80025f4:	035b      	lsls	r3, r3, #13
 80025f6:	4013      	ands	r3, r2
 80025f8:	d003      	beq.n	8002602 <HAL_GPIO_Init+0x28e>
        {
          SET_BIT(temp, iocurrent); 
 80025fa:	693a      	ldr	r2, [r7, #16]
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	4313      	orrs	r3, r2
 8002600:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002602:	4b19      	ldr	r3, [pc, #100]	; (8002668 <HAL_GPIO_Init+0x2f4>)
 8002604:	693a      	ldr	r2, [r7, #16]
 8002606:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002608:	4b17      	ldr	r3, [pc, #92]	; (8002668 <HAL_GPIO_Init+0x2f4>)
 800260a:	68db      	ldr	r3, [r3, #12]
 800260c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	43da      	mvns	r2, r3
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	4013      	ands	r3, r2
 8002616:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	685a      	ldr	r2, [r3, #4]
 800261c:	2380      	movs	r3, #128	; 0x80
 800261e:	039b      	lsls	r3, r3, #14
 8002620:	4013      	ands	r3, r2
 8002622:	d003      	beq.n	800262c <HAL_GPIO_Init+0x2b8>
        {
          SET_BIT(temp, iocurrent); 
 8002624:	693a      	ldr	r2, [r7, #16]
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	4313      	orrs	r3, r2
 800262a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800262c:	4b0e      	ldr	r3, [pc, #56]	; (8002668 <HAL_GPIO_Init+0x2f4>)
 800262e:	693a      	ldr	r2, [r7, #16]
 8002630:	60da      	str	r2, [r3, #12]
      }
    }
    
    position++;
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	3301      	adds	r3, #1
 8002636:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	681a      	ldr	r2, [r3, #0]
 800263c:	697b      	ldr	r3, [r7, #20]
 800263e:	40da      	lsrs	r2, r3
 8002640:	1e13      	subs	r3, r2, #0
 8002642:	d000      	beq.n	8002646 <HAL_GPIO_Init+0x2d2>
 8002644:	e6a2      	b.n	800238c <HAL_GPIO_Init+0x18>
  } 
}
 8002646:	46c0      	nop			; (mov r8, r8)
 8002648:	46bd      	mov	sp, r7
 800264a:	b006      	add	sp, #24
 800264c:	bd80      	pop	{r7, pc}
 800264e:	46c0      	nop			; (mov r8, r8)
 8002650:	40021000 	.word	0x40021000
 8002654:	40010000 	.word	0x40010000
 8002658:	48000400 	.word	0x48000400
 800265c:	48000800 	.word	0x48000800
 8002660:	48000c00 	.word	0x48000c00
 8002664:	48001000 	.word	0x48001000
 8002668:	40010400 	.word	0x40010400

0800266c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b086      	sub	sp, #24
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8002674:	2300      	movs	r3, #0
 8002676:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	2201      	movs	r2, #1
 800267e:	4013      	ands	r3, r2
 8002680:	d100      	bne.n	8002684 <HAL_RCC_OscConfig+0x18>
 8002682:	e08d      	b.n	80027a0 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002684:	4bc5      	ldr	r3, [pc, #788]	; (800299c <HAL_RCC_OscConfig+0x330>)
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	220c      	movs	r2, #12
 800268a:	4013      	ands	r3, r2
 800268c:	2b04      	cmp	r3, #4
 800268e:	d00e      	beq.n	80026ae <HAL_RCC_OscConfig+0x42>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002690:	4bc2      	ldr	r3, [pc, #776]	; (800299c <HAL_RCC_OscConfig+0x330>)
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	220c      	movs	r2, #12
 8002696:	4013      	ands	r3, r2
 8002698:	2b08      	cmp	r3, #8
 800269a:	d116      	bne.n	80026ca <HAL_RCC_OscConfig+0x5e>
 800269c:	4bbf      	ldr	r3, [pc, #764]	; (800299c <HAL_RCC_OscConfig+0x330>)
 800269e:	685a      	ldr	r2, [r3, #4]
 80026a0:	23c0      	movs	r3, #192	; 0xc0
 80026a2:	025b      	lsls	r3, r3, #9
 80026a4:	401a      	ands	r2, r3
 80026a6:	2380      	movs	r3, #128	; 0x80
 80026a8:	025b      	lsls	r3, r3, #9
 80026aa:	429a      	cmp	r2, r3
 80026ac:	d10d      	bne.n	80026ca <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026ae:	4bbb      	ldr	r3, [pc, #748]	; (800299c <HAL_RCC_OscConfig+0x330>)
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	2380      	movs	r3, #128	; 0x80
 80026b4:	029b      	lsls	r3, r3, #10
 80026b6:	4013      	ands	r3, r2
 80026b8:	d100      	bne.n	80026bc <HAL_RCC_OscConfig+0x50>
 80026ba:	e070      	b.n	800279e <HAL_RCC_OscConfig+0x132>
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d000      	beq.n	80026c6 <HAL_RCC_OscConfig+0x5a>
 80026c4:	e06b      	b.n	800279e <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80026c6:	2301      	movs	r3, #1
 80026c8:	e327      	b.n	8002d1a <HAL_RCC_OscConfig+0x6ae>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	2b01      	cmp	r3, #1
 80026d0:	d107      	bne.n	80026e2 <HAL_RCC_OscConfig+0x76>
 80026d2:	4bb2      	ldr	r3, [pc, #712]	; (800299c <HAL_RCC_OscConfig+0x330>)
 80026d4:	4ab1      	ldr	r2, [pc, #708]	; (800299c <HAL_RCC_OscConfig+0x330>)
 80026d6:	6812      	ldr	r2, [r2, #0]
 80026d8:	2180      	movs	r1, #128	; 0x80
 80026da:	0249      	lsls	r1, r1, #9
 80026dc:	430a      	orrs	r2, r1
 80026de:	601a      	str	r2, [r3, #0]
 80026e0:	e02f      	b.n	8002742 <HAL_RCC_OscConfig+0xd6>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d10c      	bne.n	8002704 <HAL_RCC_OscConfig+0x98>
 80026ea:	4bac      	ldr	r3, [pc, #688]	; (800299c <HAL_RCC_OscConfig+0x330>)
 80026ec:	4aab      	ldr	r2, [pc, #684]	; (800299c <HAL_RCC_OscConfig+0x330>)
 80026ee:	6812      	ldr	r2, [r2, #0]
 80026f0:	49ab      	ldr	r1, [pc, #684]	; (80029a0 <HAL_RCC_OscConfig+0x334>)
 80026f2:	400a      	ands	r2, r1
 80026f4:	601a      	str	r2, [r3, #0]
 80026f6:	4ba9      	ldr	r3, [pc, #676]	; (800299c <HAL_RCC_OscConfig+0x330>)
 80026f8:	4aa8      	ldr	r2, [pc, #672]	; (800299c <HAL_RCC_OscConfig+0x330>)
 80026fa:	6812      	ldr	r2, [r2, #0]
 80026fc:	49a9      	ldr	r1, [pc, #676]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 80026fe:	400a      	ands	r2, r1
 8002700:	601a      	str	r2, [r3, #0]
 8002702:	e01e      	b.n	8002742 <HAL_RCC_OscConfig+0xd6>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	2b05      	cmp	r3, #5
 800270a:	d10e      	bne.n	800272a <HAL_RCC_OscConfig+0xbe>
 800270c:	4ba3      	ldr	r3, [pc, #652]	; (800299c <HAL_RCC_OscConfig+0x330>)
 800270e:	4aa3      	ldr	r2, [pc, #652]	; (800299c <HAL_RCC_OscConfig+0x330>)
 8002710:	6812      	ldr	r2, [r2, #0]
 8002712:	2180      	movs	r1, #128	; 0x80
 8002714:	02c9      	lsls	r1, r1, #11
 8002716:	430a      	orrs	r2, r1
 8002718:	601a      	str	r2, [r3, #0]
 800271a:	4ba0      	ldr	r3, [pc, #640]	; (800299c <HAL_RCC_OscConfig+0x330>)
 800271c:	4a9f      	ldr	r2, [pc, #636]	; (800299c <HAL_RCC_OscConfig+0x330>)
 800271e:	6812      	ldr	r2, [r2, #0]
 8002720:	2180      	movs	r1, #128	; 0x80
 8002722:	0249      	lsls	r1, r1, #9
 8002724:	430a      	orrs	r2, r1
 8002726:	601a      	str	r2, [r3, #0]
 8002728:	e00b      	b.n	8002742 <HAL_RCC_OscConfig+0xd6>
 800272a:	4b9c      	ldr	r3, [pc, #624]	; (800299c <HAL_RCC_OscConfig+0x330>)
 800272c:	4a9b      	ldr	r2, [pc, #620]	; (800299c <HAL_RCC_OscConfig+0x330>)
 800272e:	6812      	ldr	r2, [r2, #0]
 8002730:	499b      	ldr	r1, [pc, #620]	; (80029a0 <HAL_RCC_OscConfig+0x334>)
 8002732:	400a      	ands	r2, r1
 8002734:	601a      	str	r2, [r3, #0]
 8002736:	4b99      	ldr	r3, [pc, #612]	; (800299c <HAL_RCC_OscConfig+0x330>)
 8002738:	4a98      	ldr	r2, [pc, #608]	; (800299c <HAL_RCC_OscConfig+0x330>)
 800273a:	6812      	ldr	r2, [r2, #0]
 800273c:	4999      	ldr	r1, [pc, #612]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 800273e:	400a      	ands	r2, r1
 8002740:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d014      	beq.n	8002774 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800274a:	f7fe fbef 	bl	8000f2c <HAL_GetTick>
 800274e:	0003      	movs	r3, r0
 8002750:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002752:	e008      	b.n	8002766 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002754:	f7fe fbea 	bl	8000f2c <HAL_GetTick>
 8002758:	0002      	movs	r2, r0
 800275a:	693b      	ldr	r3, [r7, #16]
 800275c:	1ad3      	subs	r3, r2, r3
 800275e:	2b64      	cmp	r3, #100	; 0x64
 8002760:	d901      	bls.n	8002766 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002762:	2303      	movs	r3, #3
 8002764:	e2d9      	b.n	8002d1a <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002766:	4b8d      	ldr	r3, [pc, #564]	; (800299c <HAL_RCC_OscConfig+0x330>)
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	2380      	movs	r3, #128	; 0x80
 800276c:	029b      	lsls	r3, r3, #10
 800276e:	4013      	ands	r3, r2
 8002770:	d0f0      	beq.n	8002754 <HAL_RCC_OscConfig+0xe8>
 8002772:	e015      	b.n	80027a0 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002774:	f7fe fbda 	bl	8000f2c <HAL_GetTick>
 8002778:	0003      	movs	r3, r0
 800277a:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800277c:	e008      	b.n	8002790 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800277e:	f7fe fbd5 	bl	8000f2c <HAL_GetTick>
 8002782:	0002      	movs	r2, r0
 8002784:	693b      	ldr	r3, [r7, #16]
 8002786:	1ad3      	subs	r3, r2, r3
 8002788:	2b64      	cmp	r3, #100	; 0x64
 800278a:	d901      	bls.n	8002790 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 800278c:	2303      	movs	r3, #3
 800278e:	e2c4      	b.n	8002d1a <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002790:	4b82      	ldr	r3, [pc, #520]	; (800299c <HAL_RCC_OscConfig+0x330>)
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	2380      	movs	r3, #128	; 0x80
 8002796:	029b      	lsls	r3, r3, #10
 8002798:	4013      	ands	r3, r2
 800279a:	d1f0      	bne.n	800277e <HAL_RCC_OscConfig+0x112>
 800279c:	e000      	b.n	80027a0 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800279e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	2202      	movs	r2, #2
 80027a6:	4013      	ands	r3, r2
 80027a8:	d100      	bne.n	80027ac <HAL_RCC_OscConfig+0x140>
 80027aa:	e06c      	b.n	8002886 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80027ac:	4b7b      	ldr	r3, [pc, #492]	; (800299c <HAL_RCC_OscConfig+0x330>)
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	220c      	movs	r2, #12
 80027b2:	4013      	ands	r3, r2
 80027b4:	d00e      	beq.n	80027d4 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80027b6:	4b79      	ldr	r3, [pc, #484]	; (800299c <HAL_RCC_OscConfig+0x330>)
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	220c      	movs	r2, #12
 80027bc:	4013      	ands	r3, r2
 80027be:	2b08      	cmp	r3, #8
 80027c0:	d11f      	bne.n	8002802 <HAL_RCC_OscConfig+0x196>
 80027c2:	4b76      	ldr	r3, [pc, #472]	; (800299c <HAL_RCC_OscConfig+0x330>)
 80027c4:	685a      	ldr	r2, [r3, #4]
 80027c6:	23c0      	movs	r3, #192	; 0xc0
 80027c8:	025b      	lsls	r3, r3, #9
 80027ca:	401a      	ands	r2, r3
 80027cc:	2380      	movs	r3, #128	; 0x80
 80027ce:	021b      	lsls	r3, r3, #8
 80027d0:	429a      	cmp	r2, r3
 80027d2:	d116      	bne.n	8002802 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027d4:	4b71      	ldr	r3, [pc, #452]	; (800299c <HAL_RCC_OscConfig+0x330>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	2202      	movs	r2, #2
 80027da:	4013      	ands	r3, r2
 80027dc:	d005      	beq.n	80027ea <HAL_RCC_OscConfig+0x17e>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	68db      	ldr	r3, [r3, #12]
 80027e2:	2b01      	cmp	r3, #1
 80027e4:	d001      	beq.n	80027ea <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80027e6:	2301      	movs	r3, #1
 80027e8:	e297      	b.n	8002d1a <HAL_RCC_OscConfig+0x6ae>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027ea:	4a6c      	ldr	r2, [pc, #432]	; (800299c <HAL_RCC_OscConfig+0x330>)
 80027ec:	4b6b      	ldr	r3, [pc, #428]	; (800299c <HAL_RCC_OscConfig+0x330>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	21f8      	movs	r1, #248	; 0xf8
 80027f2:	438b      	bics	r3, r1
 80027f4:	0019      	movs	r1, r3
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	691b      	ldr	r3, [r3, #16]
 80027fa:	00db      	lsls	r3, r3, #3
 80027fc:	430b      	orrs	r3, r1
 80027fe:	6013      	str	r3, [r2, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002800:	e041      	b.n	8002886 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	68db      	ldr	r3, [r3, #12]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d024      	beq.n	8002854 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800280a:	4b64      	ldr	r3, [pc, #400]	; (800299c <HAL_RCC_OscConfig+0x330>)
 800280c:	4a63      	ldr	r2, [pc, #396]	; (800299c <HAL_RCC_OscConfig+0x330>)
 800280e:	6812      	ldr	r2, [r2, #0]
 8002810:	2101      	movs	r1, #1
 8002812:	430a      	orrs	r2, r1
 8002814:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002816:	f7fe fb89 	bl	8000f2c <HAL_GetTick>
 800281a:	0003      	movs	r3, r0
 800281c:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800281e:	e008      	b.n	8002832 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002820:	f7fe fb84 	bl	8000f2c <HAL_GetTick>
 8002824:	0002      	movs	r2, r0
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	1ad3      	subs	r3, r2, r3
 800282a:	2b02      	cmp	r3, #2
 800282c:	d901      	bls.n	8002832 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 800282e:	2303      	movs	r3, #3
 8002830:	e273      	b.n	8002d1a <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002832:	4b5a      	ldr	r3, [pc, #360]	; (800299c <HAL_RCC_OscConfig+0x330>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	2202      	movs	r2, #2
 8002838:	4013      	ands	r3, r2
 800283a:	d0f1      	beq.n	8002820 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800283c:	4a57      	ldr	r2, [pc, #348]	; (800299c <HAL_RCC_OscConfig+0x330>)
 800283e:	4b57      	ldr	r3, [pc, #348]	; (800299c <HAL_RCC_OscConfig+0x330>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	21f8      	movs	r1, #248	; 0xf8
 8002844:	438b      	bics	r3, r1
 8002846:	0019      	movs	r1, r3
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	691b      	ldr	r3, [r3, #16]
 800284c:	00db      	lsls	r3, r3, #3
 800284e:	430b      	orrs	r3, r1
 8002850:	6013      	str	r3, [r2, #0]
 8002852:	e018      	b.n	8002886 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002854:	4b51      	ldr	r3, [pc, #324]	; (800299c <HAL_RCC_OscConfig+0x330>)
 8002856:	4a51      	ldr	r2, [pc, #324]	; (800299c <HAL_RCC_OscConfig+0x330>)
 8002858:	6812      	ldr	r2, [r2, #0]
 800285a:	2101      	movs	r1, #1
 800285c:	438a      	bics	r2, r1
 800285e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002860:	f7fe fb64 	bl	8000f2c <HAL_GetTick>
 8002864:	0003      	movs	r3, r0
 8002866:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002868:	e008      	b.n	800287c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800286a:	f7fe fb5f 	bl	8000f2c <HAL_GetTick>
 800286e:	0002      	movs	r2, r0
 8002870:	693b      	ldr	r3, [r7, #16]
 8002872:	1ad3      	subs	r3, r2, r3
 8002874:	2b02      	cmp	r3, #2
 8002876:	d901      	bls.n	800287c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8002878:	2303      	movs	r3, #3
 800287a:	e24e      	b.n	8002d1a <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800287c:	4b47      	ldr	r3, [pc, #284]	; (800299c <HAL_RCC_OscConfig+0x330>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	2202      	movs	r2, #2
 8002882:	4013      	ands	r3, r2
 8002884:	d1f1      	bne.n	800286a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	2208      	movs	r2, #8
 800288c:	4013      	ands	r3, r2
 800288e:	d036      	beq.n	80028fe <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	69db      	ldr	r3, [r3, #28]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d019      	beq.n	80028cc <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002898:	4b40      	ldr	r3, [pc, #256]	; (800299c <HAL_RCC_OscConfig+0x330>)
 800289a:	4a40      	ldr	r2, [pc, #256]	; (800299c <HAL_RCC_OscConfig+0x330>)
 800289c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800289e:	2101      	movs	r1, #1
 80028a0:	430a      	orrs	r2, r1
 80028a2:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028a4:	f7fe fb42 	bl	8000f2c <HAL_GetTick>
 80028a8:	0003      	movs	r3, r0
 80028aa:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028ac:	e008      	b.n	80028c0 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80028ae:	f7fe fb3d 	bl	8000f2c <HAL_GetTick>
 80028b2:	0002      	movs	r2, r0
 80028b4:	693b      	ldr	r3, [r7, #16]
 80028b6:	1ad3      	subs	r3, r2, r3
 80028b8:	2b02      	cmp	r3, #2
 80028ba:	d901      	bls.n	80028c0 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 80028bc:	2303      	movs	r3, #3
 80028be:	e22c      	b.n	8002d1a <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028c0:	4b36      	ldr	r3, [pc, #216]	; (800299c <HAL_RCC_OscConfig+0x330>)
 80028c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028c4:	2202      	movs	r2, #2
 80028c6:	4013      	ands	r3, r2
 80028c8:	d0f1      	beq.n	80028ae <HAL_RCC_OscConfig+0x242>
 80028ca:	e018      	b.n	80028fe <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028cc:	4b33      	ldr	r3, [pc, #204]	; (800299c <HAL_RCC_OscConfig+0x330>)
 80028ce:	4a33      	ldr	r2, [pc, #204]	; (800299c <HAL_RCC_OscConfig+0x330>)
 80028d0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80028d2:	2101      	movs	r1, #1
 80028d4:	438a      	bics	r2, r1
 80028d6:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028d8:	f7fe fb28 	bl	8000f2c <HAL_GetTick>
 80028dc:	0003      	movs	r3, r0
 80028de:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028e0:	e008      	b.n	80028f4 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80028e2:	f7fe fb23 	bl	8000f2c <HAL_GetTick>
 80028e6:	0002      	movs	r2, r0
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	1ad3      	subs	r3, r2, r3
 80028ec:	2b02      	cmp	r3, #2
 80028ee:	d901      	bls.n	80028f4 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80028f0:	2303      	movs	r3, #3
 80028f2:	e212      	b.n	8002d1a <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028f4:	4b29      	ldr	r3, [pc, #164]	; (800299c <HAL_RCC_OscConfig+0x330>)
 80028f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028f8:	2202      	movs	r2, #2
 80028fa:	4013      	ands	r3, r2
 80028fc:	d1f1      	bne.n	80028e2 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	2204      	movs	r2, #4
 8002904:	4013      	ands	r3, r2
 8002906:	d100      	bne.n	800290a <HAL_RCC_OscConfig+0x29e>
 8002908:	e0b6      	b.n	8002a78 <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800290a:	2317      	movs	r3, #23
 800290c:	18fb      	adds	r3, r7, r3
 800290e:	2200      	movs	r2, #0
 8002910:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002912:	4b22      	ldr	r3, [pc, #136]	; (800299c <HAL_RCC_OscConfig+0x330>)
 8002914:	69da      	ldr	r2, [r3, #28]
 8002916:	2380      	movs	r3, #128	; 0x80
 8002918:	055b      	lsls	r3, r3, #21
 800291a:	4013      	ands	r3, r2
 800291c:	d111      	bne.n	8002942 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800291e:	4b1f      	ldr	r3, [pc, #124]	; (800299c <HAL_RCC_OscConfig+0x330>)
 8002920:	4a1e      	ldr	r2, [pc, #120]	; (800299c <HAL_RCC_OscConfig+0x330>)
 8002922:	69d2      	ldr	r2, [r2, #28]
 8002924:	2180      	movs	r1, #128	; 0x80
 8002926:	0549      	lsls	r1, r1, #21
 8002928:	430a      	orrs	r2, r1
 800292a:	61da      	str	r2, [r3, #28]
 800292c:	4b1b      	ldr	r3, [pc, #108]	; (800299c <HAL_RCC_OscConfig+0x330>)
 800292e:	69da      	ldr	r2, [r3, #28]
 8002930:	2380      	movs	r3, #128	; 0x80
 8002932:	055b      	lsls	r3, r3, #21
 8002934:	4013      	ands	r3, r2
 8002936:	60fb      	str	r3, [r7, #12]
 8002938:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800293a:	2317      	movs	r3, #23
 800293c:	18fb      	adds	r3, r7, r3
 800293e:	2201      	movs	r2, #1
 8002940:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002942:	4b19      	ldr	r3, [pc, #100]	; (80029a8 <HAL_RCC_OscConfig+0x33c>)
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	2380      	movs	r3, #128	; 0x80
 8002948:	005b      	lsls	r3, r3, #1
 800294a:	4013      	ands	r3, r2
 800294c:	d11a      	bne.n	8002984 <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800294e:	4b16      	ldr	r3, [pc, #88]	; (80029a8 <HAL_RCC_OscConfig+0x33c>)
 8002950:	4a15      	ldr	r2, [pc, #84]	; (80029a8 <HAL_RCC_OscConfig+0x33c>)
 8002952:	6812      	ldr	r2, [r2, #0]
 8002954:	2180      	movs	r1, #128	; 0x80
 8002956:	0049      	lsls	r1, r1, #1
 8002958:	430a      	orrs	r2, r1
 800295a:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800295c:	f7fe fae6 	bl	8000f2c <HAL_GetTick>
 8002960:	0003      	movs	r3, r0
 8002962:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002964:	e008      	b.n	8002978 <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002966:	f7fe fae1 	bl	8000f2c <HAL_GetTick>
 800296a:	0002      	movs	r2, r0
 800296c:	693b      	ldr	r3, [r7, #16]
 800296e:	1ad3      	subs	r3, r2, r3
 8002970:	2b64      	cmp	r3, #100	; 0x64
 8002972:	d901      	bls.n	8002978 <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 8002974:	2303      	movs	r3, #3
 8002976:	e1d0      	b.n	8002d1a <HAL_RCC_OscConfig+0x6ae>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002978:	4b0b      	ldr	r3, [pc, #44]	; (80029a8 <HAL_RCC_OscConfig+0x33c>)
 800297a:	681a      	ldr	r2, [r3, #0]
 800297c:	2380      	movs	r3, #128	; 0x80
 800297e:	005b      	lsls	r3, r3, #1
 8002980:	4013      	ands	r3, r2
 8002982:	d0f0      	beq.n	8002966 <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	2b01      	cmp	r3, #1
 800298a:	d10f      	bne.n	80029ac <HAL_RCC_OscConfig+0x340>
 800298c:	4b03      	ldr	r3, [pc, #12]	; (800299c <HAL_RCC_OscConfig+0x330>)
 800298e:	4a03      	ldr	r2, [pc, #12]	; (800299c <HAL_RCC_OscConfig+0x330>)
 8002990:	6a12      	ldr	r2, [r2, #32]
 8002992:	2101      	movs	r1, #1
 8002994:	430a      	orrs	r2, r1
 8002996:	621a      	str	r2, [r3, #32]
 8002998:	e036      	b.n	8002a08 <HAL_RCC_OscConfig+0x39c>
 800299a:	46c0      	nop			; (mov r8, r8)
 800299c:	40021000 	.word	0x40021000
 80029a0:	fffeffff 	.word	0xfffeffff
 80029a4:	fffbffff 	.word	0xfffbffff
 80029a8:	40007000 	.word	0x40007000
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	689b      	ldr	r3, [r3, #8]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d10c      	bne.n	80029ce <HAL_RCC_OscConfig+0x362>
 80029b4:	4bc9      	ldr	r3, [pc, #804]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 80029b6:	4ac9      	ldr	r2, [pc, #804]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 80029b8:	6a12      	ldr	r2, [r2, #32]
 80029ba:	2101      	movs	r1, #1
 80029bc:	438a      	bics	r2, r1
 80029be:	621a      	str	r2, [r3, #32]
 80029c0:	4bc6      	ldr	r3, [pc, #792]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 80029c2:	4ac6      	ldr	r2, [pc, #792]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 80029c4:	6a12      	ldr	r2, [r2, #32]
 80029c6:	2104      	movs	r1, #4
 80029c8:	438a      	bics	r2, r1
 80029ca:	621a      	str	r2, [r3, #32]
 80029cc:	e01c      	b.n	8002a08 <HAL_RCC_OscConfig+0x39c>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	2b05      	cmp	r3, #5
 80029d4:	d10c      	bne.n	80029f0 <HAL_RCC_OscConfig+0x384>
 80029d6:	4bc1      	ldr	r3, [pc, #772]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 80029d8:	4ac0      	ldr	r2, [pc, #768]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 80029da:	6a12      	ldr	r2, [r2, #32]
 80029dc:	2104      	movs	r1, #4
 80029de:	430a      	orrs	r2, r1
 80029e0:	621a      	str	r2, [r3, #32]
 80029e2:	4bbe      	ldr	r3, [pc, #760]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 80029e4:	4abd      	ldr	r2, [pc, #756]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 80029e6:	6a12      	ldr	r2, [r2, #32]
 80029e8:	2101      	movs	r1, #1
 80029ea:	430a      	orrs	r2, r1
 80029ec:	621a      	str	r2, [r3, #32]
 80029ee:	e00b      	b.n	8002a08 <HAL_RCC_OscConfig+0x39c>
 80029f0:	4bba      	ldr	r3, [pc, #744]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 80029f2:	4aba      	ldr	r2, [pc, #744]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 80029f4:	6a12      	ldr	r2, [r2, #32]
 80029f6:	2101      	movs	r1, #1
 80029f8:	438a      	bics	r2, r1
 80029fa:	621a      	str	r2, [r3, #32]
 80029fc:	4bb7      	ldr	r3, [pc, #732]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 80029fe:	4ab7      	ldr	r2, [pc, #732]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002a00:	6a12      	ldr	r2, [r2, #32]
 8002a02:	2104      	movs	r1, #4
 8002a04:	438a      	bics	r2, r1
 8002a06:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d014      	beq.n	8002a3a <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a10:	f7fe fa8c 	bl	8000f2c <HAL_GetTick>
 8002a14:	0003      	movs	r3, r0
 8002a16:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a18:	e009      	b.n	8002a2e <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a1a:	f7fe fa87 	bl	8000f2c <HAL_GetTick>
 8002a1e:	0002      	movs	r2, r0
 8002a20:	693b      	ldr	r3, [r7, #16]
 8002a22:	1ad3      	subs	r3, r2, r3
 8002a24:	4aae      	ldr	r2, [pc, #696]	; (8002ce0 <HAL_RCC_OscConfig+0x674>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d901      	bls.n	8002a2e <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8002a2a:	2303      	movs	r3, #3
 8002a2c:	e175      	b.n	8002d1a <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a2e:	4bab      	ldr	r3, [pc, #684]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002a30:	6a1b      	ldr	r3, [r3, #32]
 8002a32:	2202      	movs	r2, #2
 8002a34:	4013      	ands	r3, r2
 8002a36:	d0f0      	beq.n	8002a1a <HAL_RCC_OscConfig+0x3ae>
 8002a38:	e013      	b.n	8002a62 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a3a:	f7fe fa77 	bl	8000f2c <HAL_GetTick>
 8002a3e:	0003      	movs	r3, r0
 8002a40:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a42:	e009      	b.n	8002a58 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a44:	f7fe fa72 	bl	8000f2c <HAL_GetTick>
 8002a48:	0002      	movs	r2, r0
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	4aa4      	ldr	r2, [pc, #656]	; (8002ce0 <HAL_RCC_OscConfig+0x674>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d901      	bls.n	8002a58 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8002a54:	2303      	movs	r3, #3
 8002a56:	e160      	b.n	8002d1a <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a58:	4ba0      	ldr	r3, [pc, #640]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002a5a:	6a1b      	ldr	r3, [r3, #32]
 8002a5c:	2202      	movs	r2, #2
 8002a5e:	4013      	ands	r3, r2
 8002a60:	d1f0      	bne.n	8002a44 <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002a62:	2317      	movs	r3, #23
 8002a64:	18fb      	adds	r3, r7, r3
 8002a66:	781b      	ldrb	r3, [r3, #0]
 8002a68:	2b01      	cmp	r3, #1
 8002a6a:	d105      	bne.n	8002a78 <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a6c:	4b9b      	ldr	r3, [pc, #620]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002a6e:	4a9b      	ldr	r2, [pc, #620]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002a70:	69d2      	ldr	r2, [r2, #28]
 8002a72:	499c      	ldr	r1, [pc, #624]	; (8002ce4 <HAL_RCC_OscConfig+0x678>)
 8002a74:	400a      	ands	r2, r1
 8002a76:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	2210      	movs	r2, #16
 8002a7e:	4013      	ands	r3, r2
 8002a80:	d063      	beq.n	8002b4a <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	695b      	ldr	r3, [r3, #20]
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	d12a      	bne.n	8002ae0 <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002a8a:	4b94      	ldr	r3, [pc, #592]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002a8c:	4a93      	ldr	r2, [pc, #588]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002a8e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002a90:	2104      	movs	r1, #4
 8002a92:	430a      	orrs	r2, r1
 8002a94:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002a96:	4b91      	ldr	r3, [pc, #580]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002a98:	4a90      	ldr	r2, [pc, #576]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002a9a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002a9c:	2101      	movs	r1, #1
 8002a9e:	430a      	orrs	r2, r1
 8002aa0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002aa2:	f7fe fa43 	bl	8000f2c <HAL_GetTick>
 8002aa6:	0003      	movs	r3, r0
 8002aa8:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002aaa:	e008      	b.n	8002abe <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002aac:	f7fe fa3e 	bl	8000f2c <HAL_GetTick>
 8002ab0:	0002      	movs	r2, r0
 8002ab2:	693b      	ldr	r3, [r7, #16]
 8002ab4:	1ad3      	subs	r3, r2, r3
 8002ab6:	2b02      	cmp	r3, #2
 8002ab8:	d901      	bls.n	8002abe <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 8002aba:	2303      	movs	r3, #3
 8002abc:	e12d      	b.n	8002d1a <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002abe:	4b87      	ldr	r3, [pc, #540]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002ac0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ac2:	2202      	movs	r2, #2
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	d0f1      	beq.n	8002aac <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002ac8:	4a84      	ldr	r2, [pc, #528]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002aca:	4b84      	ldr	r3, [pc, #528]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002acc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ace:	21f8      	movs	r1, #248	; 0xf8
 8002ad0:	438b      	bics	r3, r1
 8002ad2:	0019      	movs	r1, r3
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	699b      	ldr	r3, [r3, #24]
 8002ad8:	00db      	lsls	r3, r3, #3
 8002ada:	430b      	orrs	r3, r1
 8002adc:	6353      	str	r3, [r2, #52]	; 0x34
 8002ade:	e034      	b.n	8002b4a <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	695b      	ldr	r3, [r3, #20]
 8002ae4:	3305      	adds	r3, #5
 8002ae6:	d111      	bne.n	8002b0c <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002ae8:	4b7c      	ldr	r3, [pc, #496]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002aea:	4a7c      	ldr	r2, [pc, #496]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002aec:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002aee:	2104      	movs	r1, #4
 8002af0:	438a      	bics	r2, r1
 8002af2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002af4:	4a79      	ldr	r2, [pc, #484]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002af6:	4b79      	ldr	r3, [pc, #484]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002af8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002afa:	21f8      	movs	r1, #248	; 0xf8
 8002afc:	438b      	bics	r3, r1
 8002afe:	0019      	movs	r1, r3
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	699b      	ldr	r3, [r3, #24]
 8002b04:	00db      	lsls	r3, r3, #3
 8002b06:	430b      	orrs	r3, r1
 8002b08:	6353      	str	r3, [r2, #52]	; 0x34
 8002b0a:	e01e      	b.n	8002b4a <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002b0c:	4b73      	ldr	r3, [pc, #460]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002b0e:	4a73      	ldr	r2, [pc, #460]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002b10:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002b12:	2104      	movs	r1, #4
 8002b14:	430a      	orrs	r2, r1
 8002b16:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002b18:	4b70      	ldr	r3, [pc, #448]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002b1a:	4a70      	ldr	r2, [pc, #448]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002b1c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002b1e:	2101      	movs	r1, #1
 8002b20:	438a      	bics	r2, r1
 8002b22:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b24:	f7fe fa02 	bl	8000f2c <HAL_GetTick>
 8002b28:	0003      	movs	r3, r0
 8002b2a:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002b2c:	e008      	b.n	8002b40 <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002b2e:	f7fe f9fd 	bl	8000f2c <HAL_GetTick>
 8002b32:	0002      	movs	r2, r0
 8002b34:	693b      	ldr	r3, [r7, #16]
 8002b36:	1ad3      	subs	r3, r2, r3
 8002b38:	2b02      	cmp	r3, #2
 8002b3a:	d901      	bls.n	8002b40 <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 8002b3c:	2303      	movs	r3, #3
 8002b3e:	e0ec      	b.n	8002d1a <HAL_RCC_OscConfig+0x6ae>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002b40:	4b66      	ldr	r3, [pc, #408]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002b42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b44:	2202      	movs	r2, #2
 8002b46:	4013      	ands	r3, r2
 8002b48:	d1f1      	bne.n	8002b2e <HAL_RCC_OscConfig+0x4c2>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	2220      	movs	r2, #32
 8002b50:	4013      	ands	r3, r2
 8002b52:	d05c      	beq.n	8002c0e <HAL_RCC_OscConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002b54:	4b61      	ldr	r3, [pc, #388]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	220c      	movs	r2, #12
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	2b0c      	cmp	r3, #12
 8002b5e:	d00e      	beq.n	8002b7e <HAL_RCC_OscConfig+0x512>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002b60:	4b5e      	ldr	r3, [pc, #376]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	220c      	movs	r2, #12
 8002b66:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002b68:	2b08      	cmp	r3, #8
 8002b6a:	d114      	bne.n	8002b96 <HAL_RCC_OscConfig+0x52a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002b6c:	4b5b      	ldr	r3, [pc, #364]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002b6e:	685a      	ldr	r2, [r3, #4]
 8002b70:	23c0      	movs	r3, #192	; 0xc0
 8002b72:	025b      	lsls	r3, r3, #9
 8002b74:	401a      	ands	r2, r3
 8002b76:	23c0      	movs	r3, #192	; 0xc0
 8002b78:	025b      	lsls	r3, r3, #9
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	d10b      	bne.n	8002b96 <HAL_RCC_OscConfig+0x52a>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002b7e:	4b57      	ldr	r3, [pc, #348]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002b80:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b82:	2380      	movs	r3, #128	; 0x80
 8002b84:	025b      	lsls	r3, r3, #9
 8002b86:	4013      	ands	r3, r2
 8002b88:	d040      	beq.n	8002c0c <HAL_RCC_OscConfig+0x5a0>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6a1b      	ldr	r3, [r3, #32]
 8002b8e:	2b01      	cmp	r3, #1
 8002b90:	d03c      	beq.n	8002c0c <HAL_RCC_OscConfig+0x5a0>
      {
        return HAL_ERROR;
 8002b92:	2301      	movs	r3, #1
 8002b94:	e0c1      	b.n	8002d1a <HAL_RCC_OscConfig+0x6ae>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6a1b      	ldr	r3, [r3, #32]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d01b      	beq.n	8002bd6 <HAL_RCC_OscConfig+0x56a>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002b9e:	4b4f      	ldr	r3, [pc, #316]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002ba0:	4a4e      	ldr	r2, [pc, #312]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002ba2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002ba4:	2180      	movs	r1, #128	; 0x80
 8002ba6:	0249      	lsls	r1, r1, #9
 8002ba8:	430a      	orrs	r2, r1
 8002baa:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bac:	f7fe f9be 	bl	8000f2c <HAL_GetTick>
 8002bb0:	0003      	movs	r3, r0
 8002bb2:	613b      	str	r3, [r7, #16]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002bb4:	e008      	b.n	8002bc8 <HAL_RCC_OscConfig+0x55c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002bb6:	f7fe f9b9 	bl	8000f2c <HAL_GetTick>
 8002bba:	0002      	movs	r2, r0
 8002bbc:	693b      	ldr	r3, [r7, #16]
 8002bbe:	1ad3      	subs	r3, r2, r3
 8002bc0:	2b02      	cmp	r3, #2
 8002bc2:	d901      	bls.n	8002bc8 <HAL_RCC_OscConfig+0x55c>
          {
            return HAL_TIMEOUT;
 8002bc4:	2303      	movs	r3, #3
 8002bc6:	e0a8      	b.n	8002d1a <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002bc8:	4b44      	ldr	r3, [pc, #272]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002bca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002bcc:	2380      	movs	r3, #128	; 0x80
 8002bce:	025b      	lsls	r3, r3, #9
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	d0f0      	beq.n	8002bb6 <HAL_RCC_OscConfig+0x54a>
 8002bd4:	e01b      	b.n	8002c0e <HAL_RCC_OscConfig+0x5a2>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002bd6:	4b41      	ldr	r3, [pc, #260]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002bd8:	4a40      	ldr	r2, [pc, #256]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002bda:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002bdc:	4942      	ldr	r1, [pc, #264]	; (8002ce8 <HAL_RCC_OscConfig+0x67c>)
 8002bde:	400a      	ands	r2, r1
 8002be0:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002be2:	f7fe f9a3 	bl	8000f2c <HAL_GetTick>
 8002be6:	0003      	movs	r3, r0
 8002be8:	613b      	str	r3, [r7, #16]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002bea:	e008      	b.n	8002bfe <HAL_RCC_OscConfig+0x592>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002bec:	f7fe f99e 	bl	8000f2c <HAL_GetTick>
 8002bf0:	0002      	movs	r2, r0
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	1ad3      	subs	r3, r2, r3
 8002bf6:	2b02      	cmp	r3, #2
 8002bf8:	d901      	bls.n	8002bfe <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8002bfa:	2303      	movs	r3, #3
 8002bfc:	e08d      	b.n	8002d1a <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002bfe:	4b37      	ldr	r3, [pc, #220]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002c00:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002c02:	2380      	movs	r3, #128	; 0x80
 8002c04:	025b      	lsls	r3, r3, #9
 8002c06:	4013      	ands	r3, r2
 8002c08:	d1f0      	bne.n	8002bec <HAL_RCC_OscConfig+0x580>
 8002c0a:	e000      	b.n	8002c0e <HAL_RCC_OscConfig+0x5a2>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002c0c:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d100      	bne.n	8002c18 <HAL_RCC_OscConfig+0x5ac>
 8002c16:	e07f      	b.n	8002d18 <HAL_RCC_OscConfig+0x6ac>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c18:	4b30      	ldr	r3, [pc, #192]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	220c      	movs	r2, #12
 8002c1e:	4013      	ands	r3, r2
 8002c20:	2b08      	cmp	r3, #8
 8002c22:	d100      	bne.n	8002c26 <HAL_RCC_OscConfig+0x5ba>
 8002c24:	e076      	b.n	8002d14 <HAL_RCC_OscConfig+0x6a8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c2a:	2b02      	cmp	r3, #2
 8002c2c:	d14b      	bne.n	8002cc6 <HAL_RCC_OscConfig+0x65a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c2e:	4b2b      	ldr	r3, [pc, #172]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002c30:	4a2a      	ldr	r2, [pc, #168]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002c32:	6812      	ldr	r2, [r2, #0]
 8002c34:	492d      	ldr	r1, [pc, #180]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002c36:	400a      	ands	r2, r1
 8002c38:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c3a:	f7fe f977 	bl	8000f2c <HAL_GetTick>
 8002c3e:	0003      	movs	r3, r0
 8002c40:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c42:	e008      	b.n	8002c56 <HAL_RCC_OscConfig+0x5ea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c44:	f7fe f972 	bl	8000f2c <HAL_GetTick>
 8002c48:	0002      	movs	r2, r0
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	2b02      	cmp	r3, #2
 8002c50:	d901      	bls.n	8002c56 <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8002c52:	2303      	movs	r3, #3
 8002c54:	e061      	b.n	8002d1a <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c56:	4b21      	ldr	r3, [pc, #132]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002c58:	681a      	ldr	r2, [r3, #0]
 8002c5a:	2380      	movs	r3, #128	; 0x80
 8002c5c:	049b      	lsls	r3, r3, #18
 8002c5e:	4013      	ands	r3, r2
 8002c60:	d1f0      	bne.n	8002c44 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c62:	4a1e      	ldr	r2, [pc, #120]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002c64:	4b1d      	ldr	r3, [pc, #116]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002c66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c68:	210f      	movs	r1, #15
 8002c6a:	438b      	bics	r3, r1
 8002c6c:	0019      	movs	r1, r3
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c72:	430b      	orrs	r3, r1
 8002c74:	62d3      	str	r3, [r2, #44]	; 0x2c
 8002c76:	4a19      	ldr	r2, [pc, #100]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002c78:	4b18      	ldr	r3, [pc, #96]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	491c      	ldr	r1, [pc, #112]	; (8002cf0 <HAL_RCC_OscConfig+0x684>)
 8002c7e:	4019      	ands	r1, r3
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c88:	4303      	orrs	r3, r0
 8002c8a:	430b      	orrs	r3, r1
 8002c8c:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c8e:	4b13      	ldr	r3, [pc, #76]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002c90:	4a12      	ldr	r2, [pc, #72]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002c92:	6812      	ldr	r2, [r2, #0]
 8002c94:	2180      	movs	r1, #128	; 0x80
 8002c96:	0449      	lsls	r1, r1, #17
 8002c98:	430a      	orrs	r2, r1
 8002c9a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c9c:	f7fe f946 	bl	8000f2c <HAL_GetTick>
 8002ca0:	0003      	movs	r3, r0
 8002ca2:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ca4:	e008      	b.n	8002cb8 <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ca6:	f7fe f941 	bl	8000f2c <HAL_GetTick>
 8002caa:	0002      	movs	r2, r0
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	1ad3      	subs	r3, r2, r3
 8002cb0:	2b02      	cmp	r3, #2
 8002cb2:	d901      	bls.n	8002cb8 <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8002cb4:	2303      	movs	r3, #3
 8002cb6:	e030      	b.n	8002d1a <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002cb8:	4b08      	ldr	r3, [pc, #32]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	2380      	movs	r3, #128	; 0x80
 8002cbe:	049b      	lsls	r3, r3, #18
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	d0f0      	beq.n	8002ca6 <HAL_RCC_OscConfig+0x63a>
 8002cc4:	e028      	b.n	8002d18 <HAL_RCC_OscConfig+0x6ac>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cc6:	4b05      	ldr	r3, [pc, #20]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002cc8:	4a04      	ldr	r2, [pc, #16]	; (8002cdc <HAL_RCC_OscConfig+0x670>)
 8002cca:	6812      	ldr	r2, [r2, #0]
 8002ccc:	4907      	ldr	r1, [pc, #28]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002cce:	400a      	ands	r2, r1
 8002cd0:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cd2:	f7fe f92b 	bl	8000f2c <HAL_GetTick>
 8002cd6:	0003      	movs	r3, r0
 8002cd8:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cda:	e014      	b.n	8002d06 <HAL_RCC_OscConfig+0x69a>
 8002cdc:	40021000 	.word	0x40021000
 8002ce0:	00001388 	.word	0x00001388
 8002ce4:	efffffff 	.word	0xefffffff
 8002ce8:	fffeffff 	.word	0xfffeffff
 8002cec:	feffffff 	.word	0xfeffffff
 8002cf0:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cf4:	f7fe f91a 	bl	8000f2c <HAL_GetTick>
 8002cf8:	0002      	movs	r2, r0
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	1ad3      	subs	r3, r2, r3
 8002cfe:	2b02      	cmp	r3, #2
 8002d00:	d901      	bls.n	8002d06 <HAL_RCC_OscConfig+0x69a>
          {
            return HAL_TIMEOUT;
 8002d02:	2303      	movs	r3, #3
 8002d04:	e009      	b.n	8002d1a <HAL_RCC_OscConfig+0x6ae>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d06:	4b07      	ldr	r3, [pc, #28]	; (8002d24 <HAL_RCC_OscConfig+0x6b8>)
 8002d08:	681a      	ldr	r2, [r3, #0]
 8002d0a:	2380      	movs	r3, #128	; 0x80
 8002d0c:	049b      	lsls	r3, r3, #18
 8002d0e:	4013      	ands	r3, r2
 8002d10:	d1f0      	bne.n	8002cf4 <HAL_RCC_OscConfig+0x688>
 8002d12:	e001      	b.n	8002d18 <HAL_RCC_OscConfig+0x6ac>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
 8002d16:	e000      	b.n	8002d1a <HAL_RCC_OscConfig+0x6ae>
    }
  }
  
  return HAL_OK;
 8002d18:	2300      	movs	r3, #0
}
 8002d1a:	0018      	movs	r0, r3
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	b006      	add	sp, #24
 8002d20:	bd80      	pop	{r7, pc}
 8002d22:	46c0      	nop			; (mov r8, r8)
 8002d24:	40021000 	.word	0x40021000

08002d28 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b084      	sub	sp, #16
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
 8002d30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002d32:	2300      	movs	r3, #0
 8002d34:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002d36:	4b7a      	ldr	r3, [pc, #488]	; (8002f20 <HAL_RCC_ClockConfig+0x1f8>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	401a      	ands	r2, r3
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	429a      	cmp	r2, r3
 8002d42:	d211      	bcs.n	8002d68 <HAL_RCC_ClockConfig+0x40>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d44:	4b76      	ldr	r3, [pc, #472]	; (8002f20 <HAL_RCC_ClockConfig+0x1f8>)
 8002d46:	4a76      	ldr	r2, [pc, #472]	; (8002f20 <HAL_RCC_ClockConfig+0x1f8>)
 8002d48:	6812      	ldr	r2, [r2, #0]
 8002d4a:	2101      	movs	r1, #1
 8002d4c:	438a      	bics	r2, r1
 8002d4e:	0011      	movs	r1, r2
 8002d50:	683a      	ldr	r2, [r7, #0]
 8002d52:	430a      	orrs	r2, r1
 8002d54:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002d56:	4b72      	ldr	r3, [pc, #456]	; (8002f20 <HAL_RCC_ClockConfig+0x1f8>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	401a      	ands	r2, r3
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	429a      	cmp	r2, r3
 8002d62:	d001      	beq.n	8002d68 <HAL_RCC_ClockConfig+0x40>
    {
      return HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	e0d7      	b.n	8002f18 <HAL_RCC_ClockConfig+0x1f0>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	2202      	movs	r2, #2
 8002d6e:	4013      	ands	r3, r2
 8002d70:	d009      	beq.n	8002d86 <HAL_RCC_ClockConfig+0x5e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d72:	4a6c      	ldr	r2, [pc, #432]	; (8002f24 <HAL_RCC_ClockConfig+0x1fc>)
 8002d74:	4b6b      	ldr	r3, [pc, #428]	; (8002f24 <HAL_RCC_ClockConfig+0x1fc>)
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	21f0      	movs	r1, #240	; 0xf0
 8002d7a:	438b      	bics	r3, r1
 8002d7c:	0019      	movs	r1, r3
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	689b      	ldr	r3, [r3, #8]
 8002d82:	430b      	orrs	r3, r1
 8002d84:	6053      	str	r3, [r2, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	d100      	bne.n	8002d92 <HAL_RCC_ClockConfig+0x6a>
 8002d90:	e089      	b.n	8002ea6 <HAL_RCC_ClockConfig+0x17e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d107      	bne.n	8002daa <HAL_RCC_ClockConfig+0x82>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d9a:	4b62      	ldr	r3, [pc, #392]	; (8002f24 <HAL_RCC_ClockConfig+0x1fc>)
 8002d9c:	681a      	ldr	r2, [r3, #0]
 8002d9e:	2380      	movs	r3, #128	; 0x80
 8002da0:	029b      	lsls	r3, r3, #10
 8002da2:	4013      	ands	r3, r2
 8002da4:	d120      	bne.n	8002de8 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
 8002da8:	e0b6      	b.n	8002f18 <HAL_RCC_ClockConfig+0x1f0>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	2b02      	cmp	r3, #2
 8002db0:	d107      	bne.n	8002dc2 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002db2:	4b5c      	ldr	r3, [pc, #368]	; (8002f24 <HAL_RCC_ClockConfig+0x1fc>)
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	2380      	movs	r3, #128	; 0x80
 8002db8:	049b      	lsls	r3, r3, #18
 8002dba:	4013      	ands	r3, r2
 8002dbc:	d114      	bne.n	8002de8 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e0aa      	b.n	8002f18 <HAL_RCC_ClockConfig+0x1f0>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	2b03      	cmp	r3, #3
 8002dc8:	d107      	bne.n	8002dda <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002dca:	4b56      	ldr	r3, [pc, #344]	; (8002f24 <HAL_RCC_ClockConfig+0x1fc>)
 8002dcc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002dce:	2380      	movs	r3, #128	; 0x80
 8002dd0:	025b      	lsls	r3, r3, #9
 8002dd2:	4013      	ands	r3, r2
 8002dd4:	d108      	bne.n	8002de8 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e09e      	b.n	8002f18 <HAL_RCC_ClockConfig+0x1f0>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dda:	4b52      	ldr	r3, [pc, #328]	; (8002f24 <HAL_RCC_ClockConfig+0x1fc>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	2202      	movs	r2, #2
 8002de0:	4013      	ands	r3, r2
 8002de2:	d101      	bne.n	8002de8 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	e097      	b.n	8002f18 <HAL_RCC_ClockConfig+0x1f0>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002de8:	4a4e      	ldr	r2, [pc, #312]	; (8002f24 <HAL_RCC_ClockConfig+0x1fc>)
 8002dea:	4b4e      	ldr	r3, [pc, #312]	; (8002f24 <HAL_RCC_ClockConfig+0x1fc>)
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	2103      	movs	r1, #3
 8002df0:	438b      	bics	r3, r1
 8002df2:	0019      	movs	r1, r3
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	430b      	orrs	r3, r1
 8002dfa:	6053      	str	r3, [r2, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002dfc:	f7fe f896 	bl	8000f2c <HAL_GetTick>
 8002e00:	0003      	movs	r3, r0
 8002e02:	60fb      	str	r3, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	2b01      	cmp	r3, #1
 8002e0a:	d111      	bne.n	8002e30 <HAL_RCC_ClockConfig+0x108>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e0c:	e009      	b.n	8002e22 <HAL_RCC_ClockConfig+0xfa>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e0e:	f7fe f88d 	bl	8000f2c <HAL_GetTick>
 8002e12:	0002      	movs	r2, r0
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	1ad3      	subs	r3, r2, r3
 8002e18:	4a43      	ldr	r2, [pc, #268]	; (8002f28 <HAL_RCC_ClockConfig+0x200>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d901      	bls.n	8002e22 <HAL_RCC_ClockConfig+0xfa>
        {
          return HAL_TIMEOUT;
 8002e1e:	2303      	movs	r3, #3
 8002e20:	e07a      	b.n	8002f18 <HAL_RCC_ClockConfig+0x1f0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e22:	4b40      	ldr	r3, [pc, #256]	; (8002f24 <HAL_RCC_ClockConfig+0x1fc>)
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	220c      	movs	r2, #12
 8002e28:	4013      	ands	r3, r2
 8002e2a:	2b04      	cmp	r3, #4
 8002e2c:	d1ef      	bne.n	8002e0e <HAL_RCC_ClockConfig+0xe6>
 8002e2e:	e03a      	b.n	8002ea6 <HAL_RCC_ClockConfig+0x17e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	2b02      	cmp	r3, #2
 8002e36:	d111      	bne.n	8002e5c <HAL_RCC_ClockConfig+0x134>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e38:	e009      	b.n	8002e4e <HAL_RCC_ClockConfig+0x126>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e3a:	f7fe f877 	bl	8000f2c <HAL_GetTick>
 8002e3e:	0002      	movs	r2, r0
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	1ad3      	subs	r3, r2, r3
 8002e44:	4a38      	ldr	r2, [pc, #224]	; (8002f28 <HAL_RCC_ClockConfig+0x200>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d901      	bls.n	8002e4e <HAL_RCC_ClockConfig+0x126>
        {
          return HAL_TIMEOUT;
 8002e4a:	2303      	movs	r3, #3
 8002e4c:	e064      	b.n	8002f18 <HAL_RCC_ClockConfig+0x1f0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e4e:	4b35      	ldr	r3, [pc, #212]	; (8002f24 <HAL_RCC_ClockConfig+0x1fc>)
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	220c      	movs	r2, #12
 8002e54:	4013      	ands	r3, r2
 8002e56:	2b08      	cmp	r3, #8
 8002e58:	d1ef      	bne.n	8002e3a <HAL_RCC_ClockConfig+0x112>
 8002e5a:	e024      	b.n	8002ea6 <HAL_RCC_ClockConfig+0x17e>
        }
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	2b03      	cmp	r3, #3
 8002e62:	d11b      	bne.n	8002e9c <HAL_RCC_ClockConfig+0x174>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI48)
 8002e64:	e009      	b.n	8002e7a <HAL_RCC_ClockConfig+0x152>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e66:	f7fe f861 	bl	8000f2c <HAL_GetTick>
 8002e6a:	0002      	movs	r2, r0
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	1ad3      	subs	r3, r2, r3
 8002e70:	4a2d      	ldr	r2, [pc, #180]	; (8002f28 <HAL_RCC_ClockConfig+0x200>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d901      	bls.n	8002e7a <HAL_RCC_ClockConfig+0x152>
        {
          return HAL_TIMEOUT;
 8002e76:	2303      	movs	r3, #3
 8002e78:	e04e      	b.n	8002f18 <HAL_RCC_ClockConfig+0x1f0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI48)
 8002e7a:	4b2a      	ldr	r3, [pc, #168]	; (8002f24 <HAL_RCC_ClockConfig+0x1fc>)
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	220c      	movs	r2, #12
 8002e80:	4013      	ands	r3, r2
 8002e82:	2b0c      	cmp	r3, #12
 8002e84:	d1ef      	bne.n	8002e66 <HAL_RCC_ClockConfig+0x13e>
 8002e86:	e00e      	b.n	8002ea6 <HAL_RCC_ClockConfig+0x17e>
#endif /* RCC_CFGR_SWS_HSI48 */
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e88:	f7fe f850 	bl	8000f2c <HAL_GetTick>
 8002e8c:	0002      	movs	r2, r0
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	1ad3      	subs	r3, r2, r3
 8002e92:	4a25      	ldr	r2, [pc, #148]	; (8002f28 <HAL_RCC_ClockConfig+0x200>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d901      	bls.n	8002e9c <HAL_RCC_ClockConfig+0x174>
        {
          return HAL_TIMEOUT;
 8002e98:	2303      	movs	r3, #3
 8002e9a:	e03d      	b.n	8002f18 <HAL_RCC_ClockConfig+0x1f0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002e9c:	4b21      	ldr	r3, [pc, #132]	; (8002f24 <HAL_RCC_ClockConfig+0x1fc>)
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	220c      	movs	r2, #12
 8002ea2:	4013      	ands	r3, r2
 8002ea4:	d1f0      	bne.n	8002e88 <HAL_RCC_ClockConfig+0x160>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8002ea6:	4b1e      	ldr	r3, [pc, #120]	; (8002f20 <HAL_RCC_ClockConfig+0x1f8>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	2201      	movs	r2, #1
 8002eac:	401a      	ands	r2, r3
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	d911      	bls.n	8002ed8 <HAL_RCC_ClockConfig+0x1b0>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eb4:	4b1a      	ldr	r3, [pc, #104]	; (8002f20 <HAL_RCC_ClockConfig+0x1f8>)
 8002eb6:	4a1a      	ldr	r2, [pc, #104]	; (8002f20 <HAL_RCC_ClockConfig+0x1f8>)
 8002eb8:	6812      	ldr	r2, [r2, #0]
 8002eba:	2101      	movs	r1, #1
 8002ebc:	438a      	bics	r2, r1
 8002ebe:	0011      	movs	r1, r2
 8002ec0:	683a      	ldr	r2, [r7, #0]
 8002ec2:	430a      	orrs	r2, r1
 8002ec4:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002ec6:	4b16      	ldr	r3, [pc, #88]	; (8002f20 <HAL_RCC_ClockConfig+0x1f8>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	2201      	movs	r2, #1
 8002ecc:	401a      	ands	r2, r3
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	d001      	beq.n	8002ed8 <HAL_RCC_ClockConfig+0x1b0>
    {
      return HAL_ERROR;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	e01f      	b.n	8002f18 <HAL_RCC_ClockConfig+0x1f0>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	2204      	movs	r2, #4
 8002ede:	4013      	ands	r3, r2
 8002ee0:	d008      	beq.n	8002ef4 <HAL_RCC_ClockConfig+0x1cc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002ee2:	4a10      	ldr	r2, [pc, #64]	; (8002f24 <HAL_RCC_ClockConfig+0x1fc>)
 8002ee4:	4b0f      	ldr	r3, [pc, #60]	; (8002f24 <HAL_RCC_ClockConfig+0x1fc>)
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	4910      	ldr	r1, [pc, #64]	; (8002f2c <HAL_RCC_ClockConfig+0x204>)
 8002eea:	4019      	ands	r1, r3
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	68db      	ldr	r3, [r3, #12]
 8002ef0:	430b      	orrs	r3, r1
 8002ef2:	6053      	str	r3, [r2, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002ef4:	f000 f820 	bl	8002f38 <HAL_RCC_GetSysClockFreq>
 8002ef8:	0001      	movs	r1, r0
 8002efa:	4b0a      	ldr	r3, [pc, #40]	; (8002f24 <HAL_RCC_ClockConfig+0x1fc>)
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	091b      	lsrs	r3, r3, #4
 8002f00:	220f      	movs	r2, #15
 8002f02:	4013      	ands	r3, r2
 8002f04:	4a0a      	ldr	r2, [pc, #40]	; (8002f30 <HAL_RCC_ClockConfig+0x208>)
 8002f06:	5cd3      	ldrb	r3, [r2, r3]
 8002f08:	000a      	movs	r2, r1
 8002f0a:	40da      	lsrs	r2, r3
 8002f0c:	4b09      	ldr	r3, [pc, #36]	; (8002f34 <HAL_RCC_ClockConfig+0x20c>)
 8002f0e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002f10:	2000      	movs	r0, #0
 8002f12:	f7fd ffe3 	bl	8000edc <HAL_InitTick>
  
  return HAL_OK;
 8002f16:	2300      	movs	r3, #0
}
 8002f18:	0018      	movs	r0, r3
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	b004      	add	sp, #16
 8002f1e:	bd80      	pop	{r7, pc}
 8002f20:	40022000 	.word	0x40022000
 8002f24:	40021000 	.word	0x40021000
 8002f28:	00001388 	.word	0x00001388
 8002f2c:	fffff8ff 	.word	0xfffff8ff
 8002f30:	080043c4 	.word	0x080043c4
 8002f34:	20000000 	.word	0x20000000

08002f38 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f38:	b590      	push	{r4, r7, lr}
 8002f3a:	b08f      	sub	sp, #60	; 0x3c
 8002f3c:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002f3e:	2314      	movs	r3, #20
 8002f40:	18fb      	adds	r3, r7, r3
 8002f42:	4a37      	ldr	r2, [pc, #220]	; (8003020 <HAL_RCC_GetSysClockFreq+0xe8>)
 8002f44:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002f46:	c313      	stmia	r3!, {r0, r1, r4}
 8002f48:	6812      	ldr	r2, [r2, #0]
 8002f4a:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002f4c:	1d3b      	adds	r3, r7, #4
 8002f4e:	4a35      	ldr	r2, [pc, #212]	; (8003024 <HAL_RCC_GetSysClockFreq+0xec>)
 8002f50:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002f52:	c313      	stmia	r3!, {r0, r1, r4}
 8002f54:	6812      	ldr	r2, [r2, #0]
 8002f56:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002f60:	2300      	movs	r3, #0
 8002f62:	637b      	str	r3, [r7, #52]	; 0x34
 8002f64:	2300      	movs	r3, #0
 8002f66:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002f6c:	4b2e      	ldr	r3, [pc, #184]	; (8003028 <HAL_RCC_GetSysClockFreq+0xf0>)
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002f72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f74:	220c      	movs	r2, #12
 8002f76:	4013      	ands	r3, r2
 8002f78:	2b08      	cmp	r3, #8
 8002f7a:	d006      	beq.n	8002f8a <HAL_RCC_GetSysClockFreq+0x52>
 8002f7c:	2b0c      	cmp	r3, #12
 8002f7e:	d043      	beq.n	8003008 <HAL_RCC_GetSysClockFreq+0xd0>
 8002f80:	2b04      	cmp	r3, #4
 8002f82:	d144      	bne.n	800300e <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002f84:	4b29      	ldr	r3, [pc, #164]	; (800302c <HAL_RCC_GetSysClockFreq+0xf4>)
 8002f86:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002f88:	e044      	b.n	8003014 <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002f8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f8c:	0c9b      	lsrs	r3, r3, #18
 8002f8e:	220f      	movs	r2, #15
 8002f90:	4013      	ands	r3, r2
 8002f92:	2214      	movs	r2, #20
 8002f94:	18ba      	adds	r2, r7, r2
 8002f96:	5cd3      	ldrb	r3, [r2, r3]
 8002f98:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002f9a:	4b23      	ldr	r3, [pc, #140]	; (8003028 <HAL_RCC_GetSysClockFreq+0xf0>)
 8002f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f9e:	220f      	movs	r2, #15
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	1d3a      	adds	r2, r7, #4
 8002fa4:	5cd3      	ldrb	r3, [r2, r3]
 8002fa6:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002fa8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002faa:	23c0      	movs	r3, #192	; 0xc0
 8002fac:	025b      	lsls	r3, r3, #9
 8002fae:	401a      	ands	r2, r3
 8002fb0:	2380      	movs	r3, #128	; 0x80
 8002fb2:	025b      	lsls	r3, r3, #9
 8002fb4:	429a      	cmp	r2, r3
 8002fb6:	d109      	bne.n	8002fcc <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8002fb8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002fba:	481c      	ldr	r0, [pc, #112]	; (800302c <HAL_RCC_GetSysClockFreq+0xf4>)
 8002fbc:	f7fd f8a4 	bl	8000108 <__udivsi3>
 8002fc0:	0003      	movs	r3, r0
 8002fc2:	001a      	movs	r2, r3
 8002fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fc6:	4353      	muls	r3, r2
 8002fc8:	637b      	str	r3, [r7, #52]	; 0x34
 8002fca:	e01a      	b.n	8003002 <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002fcc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002fce:	23c0      	movs	r3, #192	; 0xc0
 8002fd0:	025b      	lsls	r3, r3, #9
 8002fd2:	401a      	ands	r2, r3
 8002fd4:	23c0      	movs	r3, #192	; 0xc0
 8002fd6:	025b      	lsls	r3, r3, #9
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d109      	bne.n	8002ff0 <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (HSI48_VALUE / prediv) * pllmul;
 8002fdc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002fde:	4814      	ldr	r0, [pc, #80]	; (8003030 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002fe0:	f7fd f892 	bl	8000108 <__udivsi3>
 8002fe4:	0003      	movs	r3, r0
 8002fe6:	001a      	movs	r2, r3
 8002fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fea:	4353      	muls	r3, r2
 8002fec:	637b      	str	r3, [r7, #52]	; 0x34
 8002fee:	e008      	b.n	8003002 <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
 8002ff0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002ff2:	480e      	ldr	r0, [pc, #56]	; (800302c <HAL_RCC_GetSysClockFreq+0xf4>)
 8002ff4:	f7fd f888 	bl	8000108 <__udivsi3>
 8002ff8:	0003      	movs	r3, r0
 8002ffa:	001a      	movs	r2, r3
 8002ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ffe:	4353      	muls	r3, r2
 8003000:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
#endif
      }
      sysclockfreq = pllclk;
 8003002:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003004:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003006:	e005      	b.n	8003014 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8003008:	4b09      	ldr	r3, [pc, #36]	; (8003030 <HAL_RCC_GetSysClockFreq+0xf8>)
 800300a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800300c:	e002      	b.n	8003014 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800300e:	4b07      	ldr	r3, [pc, #28]	; (800302c <HAL_RCC_GetSysClockFreq+0xf4>)
 8003010:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003012:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8003016:	0018      	movs	r0, r3
 8003018:	46bd      	mov	sp, r7
 800301a:	b00f      	add	sp, #60	; 0x3c
 800301c:	bd90      	pop	{r4, r7, pc}
 800301e:	46c0      	nop			; (mov r8, r8)
 8003020:	080042d4 	.word	0x080042d4
 8003024:	080042e4 	.word	0x080042e4
 8003028:	40021000 	.word	0x40021000
 800302c:	007a1200 	.word	0x007a1200
 8003030:	02dc6c00 	.word	0x02dc6c00

08003034 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003038:	4b02      	ldr	r3, [pc, #8]	; (8003044 <HAL_RCC_GetHCLKFreq+0x10>)
 800303a:	681b      	ldr	r3, [r3, #0]
}
 800303c:	0018      	movs	r0, r3
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}
 8003042:	46c0      	nop			; (mov r8, r8)
 8003044:	20000000 	.word	0x20000000

08003048 <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b082      	sub	sp, #8
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d101      	bne.n	800305a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	e01e      	b.n	8003098 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	223d      	movs	r2, #61	; 0x3d
 800305e:	5c9b      	ldrb	r3, [r3, r2]
 8003060:	b2db      	uxtb	r3, r3
 8003062:	2b00      	cmp	r3, #0
 8003064:	d107      	bne.n	8003076 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	223c      	movs	r2, #60	; 0x3c
 800306a:	2100      	movs	r1, #0
 800306c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	0018      	movs	r0, r3
 8003072:	f001 f841 	bl	80040f8 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	223d      	movs	r2, #61	; 0x3d
 800307a:	2102      	movs	r1, #2
 800307c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681a      	ldr	r2, [r3, #0]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	3304      	adds	r3, #4
 8003086:	0019      	movs	r1, r3
 8003088:	0010      	movs	r0, r2
 800308a:	f000 fa7b 	bl	8003584 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	223d      	movs	r2, #61	; 0x3d
 8003092:	2101      	movs	r1, #1
 8003094:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003096:	2300      	movs	r3, #0
}
 8003098:	0018      	movs	r0, r3
 800309a:	46bd      	mov	sp, r7
 800309c:	b002      	add	sp, #8
 800309e:	bd80      	pop	{r7, pc}

080030a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b082      	sub	sp, #8
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	687a      	ldr	r2, [r7, #4]
 80030ae:	6812      	ldr	r2, [r2, #0]
 80030b0:	68d2      	ldr	r2, [r2, #12]
 80030b2:	2101      	movs	r1, #1
 80030b4:	430a      	orrs	r2, r1
 80030b6:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	687a      	ldr	r2, [r7, #4]
 80030be:	6812      	ldr	r2, [r2, #0]
 80030c0:	6812      	ldr	r2, [r2, #0]
 80030c2:	2101      	movs	r1, #1
 80030c4:	430a      	orrs	r2, r1
 80030c6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80030c8:	2300      	movs	r3, #0
}
 80030ca:	0018      	movs	r0, r3
 80030cc:	46bd      	mov	sp, r7
 80030ce:	b002      	add	sp, #8
 80030d0:	bd80      	pop	{r7, pc}

080030d2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80030d2:	b580      	push	{r7, lr}
 80030d4:	b082      	sub	sp, #8
 80030d6:	af00      	add	r7, sp, #0
 80030d8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	691b      	ldr	r3, [r3, #16]
 80030e0:	2202      	movs	r2, #2
 80030e2:	4013      	ands	r3, r2
 80030e4:	2b02      	cmp	r3, #2
 80030e6:	d124      	bne.n	8003132 <HAL_TIM_IRQHandler+0x60>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	68db      	ldr	r3, [r3, #12]
 80030ee:	2202      	movs	r2, #2
 80030f0:	4013      	ands	r3, r2
 80030f2:	2b02      	cmp	r3, #2
 80030f4:	d11d      	bne.n	8003132 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	2203      	movs	r2, #3
 80030fc:	4252      	negs	r2, r2
 80030fe:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2201      	movs	r2, #1
 8003104:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	699b      	ldr	r3, [r3, #24]
 800310c:	2203      	movs	r2, #3
 800310e:	4013      	ands	r3, r2
 8003110:	d004      	beq.n	800311c <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	0018      	movs	r0, r3
 8003116:	f000 fa1d 	bl	8003554 <HAL_TIM_IC_CaptureCallback>
 800311a:	e007      	b.n	800312c <HAL_TIM_IRQHandler+0x5a>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	0018      	movs	r0, r3
 8003120:	f000 fa10 	bl	8003544 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	0018      	movs	r0, r3
 8003128:	f000 fa1c 	bl	8003564 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2200      	movs	r2, #0
 8003130:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	691b      	ldr	r3, [r3, #16]
 8003138:	2204      	movs	r2, #4
 800313a:	4013      	ands	r3, r2
 800313c:	2b04      	cmp	r3, #4
 800313e:	d125      	bne.n	800318c <HAL_TIM_IRQHandler+0xba>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	68db      	ldr	r3, [r3, #12]
 8003146:	2204      	movs	r2, #4
 8003148:	4013      	ands	r3, r2
 800314a:	2b04      	cmp	r3, #4
 800314c:	d11e      	bne.n	800318c <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	2205      	movs	r2, #5
 8003154:	4252      	negs	r2, r2
 8003156:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2202      	movs	r2, #2
 800315c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	699a      	ldr	r2, [r3, #24]
 8003164:	23c0      	movs	r3, #192	; 0xc0
 8003166:	009b      	lsls	r3, r3, #2
 8003168:	4013      	ands	r3, r2
 800316a:	d004      	beq.n	8003176 <HAL_TIM_IRQHandler+0xa4>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	0018      	movs	r0, r3
 8003170:	f000 f9f0 	bl	8003554 <HAL_TIM_IC_CaptureCallback>
 8003174:	e007      	b.n	8003186 <HAL_TIM_IRQHandler+0xb4>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	0018      	movs	r0, r3
 800317a:	f000 f9e3 	bl	8003544 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	0018      	movs	r0, r3
 8003182:	f000 f9ef 	bl	8003564 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2200      	movs	r2, #0
 800318a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	691b      	ldr	r3, [r3, #16]
 8003192:	2208      	movs	r2, #8
 8003194:	4013      	ands	r3, r2
 8003196:	2b08      	cmp	r3, #8
 8003198:	d124      	bne.n	80031e4 <HAL_TIM_IRQHandler+0x112>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	68db      	ldr	r3, [r3, #12]
 80031a0:	2208      	movs	r2, #8
 80031a2:	4013      	ands	r3, r2
 80031a4:	2b08      	cmp	r3, #8
 80031a6:	d11d      	bne.n	80031e4 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	2209      	movs	r2, #9
 80031ae:	4252      	negs	r2, r2
 80031b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2204      	movs	r2, #4
 80031b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	69db      	ldr	r3, [r3, #28]
 80031be:	2203      	movs	r2, #3
 80031c0:	4013      	ands	r3, r2
 80031c2:	d004      	beq.n	80031ce <HAL_TIM_IRQHandler+0xfc>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	0018      	movs	r0, r3
 80031c8:	f000 f9c4 	bl	8003554 <HAL_TIM_IC_CaptureCallback>
 80031cc:	e007      	b.n	80031de <HAL_TIM_IRQHandler+0x10c>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	0018      	movs	r0, r3
 80031d2:	f000 f9b7 	bl	8003544 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	0018      	movs	r0, r3
 80031da:	f000 f9c3 	bl	8003564 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2200      	movs	r2, #0
 80031e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	691b      	ldr	r3, [r3, #16]
 80031ea:	2210      	movs	r2, #16
 80031ec:	4013      	ands	r3, r2
 80031ee:	2b10      	cmp	r3, #16
 80031f0:	d125      	bne.n	800323e <HAL_TIM_IRQHandler+0x16c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	2210      	movs	r2, #16
 80031fa:	4013      	ands	r3, r2
 80031fc:	2b10      	cmp	r3, #16
 80031fe:	d11e      	bne.n	800323e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	2211      	movs	r2, #17
 8003206:	4252      	negs	r2, r2
 8003208:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2208      	movs	r2, #8
 800320e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	69da      	ldr	r2, [r3, #28]
 8003216:	23c0      	movs	r3, #192	; 0xc0
 8003218:	009b      	lsls	r3, r3, #2
 800321a:	4013      	ands	r3, r2
 800321c:	d004      	beq.n	8003228 <HAL_TIM_IRQHandler+0x156>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	0018      	movs	r0, r3
 8003222:	f000 f997 	bl	8003554 <HAL_TIM_IC_CaptureCallback>
 8003226:	e007      	b.n	8003238 <HAL_TIM_IRQHandler+0x166>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	0018      	movs	r0, r3
 800322c:	f000 f98a 	bl	8003544 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	0018      	movs	r0, r3
 8003234:	f000 f996 	bl	8003564 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2200      	movs	r2, #0
 800323c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	691b      	ldr	r3, [r3, #16]
 8003244:	2201      	movs	r2, #1
 8003246:	4013      	ands	r3, r2
 8003248:	2b01      	cmp	r3, #1
 800324a:	d10f      	bne.n	800326c <HAL_TIM_IRQHandler+0x19a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	68db      	ldr	r3, [r3, #12]
 8003252:	2201      	movs	r2, #1
 8003254:	4013      	ands	r3, r2
 8003256:	2b01      	cmp	r3, #1
 8003258:	d108      	bne.n	800326c <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	2202      	movs	r2, #2
 8003260:	4252      	negs	r2, r2
 8003262:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	0018      	movs	r0, r3
 8003268:	f000 f964 	bl	8003534 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	691b      	ldr	r3, [r3, #16]
 8003272:	2280      	movs	r2, #128	; 0x80
 8003274:	4013      	ands	r3, r2
 8003276:	2b80      	cmp	r3, #128	; 0x80
 8003278:	d10f      	bne.n	800329a <HAL_TIM_IRQHandler+0x1c8>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	68db      	ldr	r3, [r3, #12]
 8003280:	2280      	movs	r2, #128	; 0x80
 8003282:	4013      	ands	r3, r2
 8003284:	2b80      	cmp	r3, #128	; 0x80
 8003286:	d108      	bne.n	800329a <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	2281      	movs	r2, #129	; 0x81
 800328e:	4252      	negs	r2, r2
 8003290:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	0018      	movs	r0, r3
 8003296:	f000 fb76 	bl	8003986 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	691b      	ldr	r3, [r3, #16]
 80032a0:	2240      	movs	r2, #64	; 0x40
 80032a2:	4013      	ands	r3, r2
 80032a4:	2b40      	cmp	r3, #64	; 0x40
 80032a6:	d10f      	bne.n	80032c8 <HAL_TIM_IRQHandler+0x1f6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	68db      	ldr	r3, [r3, #12]
 80032ae:	2240      	movs	r2, #64	; 0x40
 80032b0:	4013      	ands	r3, r2
 80032b2:	2b40      	cmp	r3, #64	; 0x40
 80032b4:	d108      	bne.n	80032c8 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	2241      	movs	r2, #65	; 0x41
 80032bc:	4252      	negs	r2, r2
 80032be:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	0018      	movs	r0, r3
 80032c4:	f000 f956 	bl	8003574 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	691b      	ldr	r3, [r3, #16]
 80032ce:	2220      	movs	r2, #32
 80032d0:	4013      	ands	r3, r2
 80032d2:	2b20      	cmp	r3, #32
 80032d4:	d10f      	bne.n	80032f6 <HAL_TIM_IRQHandler+0x224>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	2220      	movs	r2, #32
 80032de:	4013      	ands	r3, r2
 80032e0:	2b20      	cmp	r3, #32
 80032e2:	d108      	bne.n	80032f6 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	2221      	movs	r2, #33	; 0x21
 80032ea:	4252      	negs	r2, r2
 80032ec:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	0018      	movs	r0, r3
 80032f2:	f000 fb40 	bl	8003976 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 80032f6:	46c0      	nop			; (mov r8, r8)
 80032f8:	46bd      	mov	sp, r7
 80032fa:	b002      	add	sp, #8
 80032fc:	bd80      	pop	{r7, pc}
	...

08003300 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b084      	sub	sp, #16
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
 8003308:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 800330a:	2300      	movs	r3, #0
 800330c:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(htim);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	223c      	movs	r2, #60	; 0x3c
 8003312:	5c9b      	ldrb	r3, [r3, r2]
 8003314:	2b01      	cmp	r3, #1
 8003316:	d101      	bne.n	800331c <HAL_TIM_ConfigClockSource+0x1c>
 8003318:	2302      	movs	r3, #2
 800331a:	e0ca      	b.n	80034b2 <HAL_TIM_ConfigClockSource+0x1b2>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	223c      	movs	r2, #60	; 0x3c
 8003320:	2101      	movs	r1, #1
 8003322:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	223d      	movs	r2, #61	; 0x3d
 8003328:	2102      	movs	r1, #2
 800332a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	689b      	ldr	r3, [r3, #8]
 8003332:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	2277      	movs	r2, #119	; 0x77
 8003338:	4393      	bics	r3, r2
 800333a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	4a5f      	ldr	r2, [pc, #380]	; (80034bc <HAL_TIM_ConfigClockSource+0x1bc>)
 8003340:	4013      	ands	r3, r2
 8003342:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	68fa      	ldr	r2, [r7, #12]
 800334a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	2b40      	cmp	r3, #64	; 0x40
 8003352:	d100      	bne.n	8003356 <HAL_TIM_ConfigClockSource+0x56>
 8003354:	e078      	b.n	8003448 <HAL_TIM_ConfigClockSource+0x148>
 8003356:	d80e      	bhi.n	8003376 <HAL_TIM_ConfigClockSource+0x76>
 8003358:	2b10      	cmp	r3, #16
 800335a:	d100      	bne.n	800335e <HAL_TIM_ConfigClockSource+0x5e>
 800335c:	e08b      	b.n	8003476 <HAL_TIM_ConfigClockSource+0x176>
 800335e:	d803      	bhi.n	8003368 <HAL_TIM_ConfigClockSource+0x68>
 8003360:	2b00      	cmp	r3, #0
 8003362:	d100      	bne.n	8003366 <HAL_TIM_ConfigClockSource+0x66>
 8003364:	e080      	b.n	8003468 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;

  default:
    break;
 8003366:	e09b      	b.n	80034a0 <HAL_TIM_ConfigClockSource+0x1a0>
  switch (sClockSourceConfig->ClockSource)
 8003368:	2b20      	cmp	r3, #32
 800336a:	d100      	bne.n	800336e <HAL_TIM_ConfigClockSource+0x6e>
 800336c:	e08a      	b.n	8003484 <HAL_TIM_ConfigClockSource+0x184>
 800336e:	2b30      	cmp	r3, #48	; 0x30
 8003370:	d100      	bne.n	8003374 <HAL_TIM_ConfigClockSource+0x74>
 8003372:	e08e      	b.n	8003492 <HAL_TIM_ConfigClockSource+0x192>
    break;
 8003374:	e094      	b.n	80034a0 <HAL_TIM_ConfigClockSource+0x1a0>
  switch (sClockSourceConfig->ClockSource)
 8003376:	2b70      	cmp	r3, #112	; 0x70
 8003378:	d017      	beq.n	80033aa <HAL_TIM_ConfigClockSource+0xaa>
 800337a:	d804      	bhi.n	8003386 <HAL_TIM_ConfigClockSource+0x86>
 800337c:	2b50      	cmp	r3, #80	; 0x50
 800337e:	d043      	beq.n	8003408 <HAL_TIM_ConfigClockSource+0x108>
 8003380:	2b60      	cmp	r3, #96	; 0x60
 8003382:	d051      	beq.n	8003428 <HAL_TIM_ConfigClockSource+0x128>
    break;
 8003384:	e08c      	b.n	80034a0 <HAL_TIM_ConfigClockSource+0x1a0>
  switch (sClockSourceConfig->ClockSource)
 8003386:	2280      	movs	r2, #128	; 0x80
 8003388:	0152      	lsls	r2, r2, #5
 800338a:	4293      	cmp	r3, r2
 800338c:	d004      	beq.n	8003398 <HAL_TIM_ConfigClockSource+0x98>
 800338e:	2280      	movs	r2, #128	; 0x80
 8003390:	0192      	lsls	r2, r2, #6
 8003392:	4293      	cmp	r3, r2
 8003394:	d024      	beq.n	80033e0 <HAL_TIM_ConfigClockSource+0xe0>
    break;
 8003396:	e083      	b.n	80034a0 <HAL_TIM_ConfigClockSource+0x1a0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	687a      	ldr	r2, [r7, #4]
 800339e:	6812      	ldr	r2, [r2, #0]
 80033a0:	6892      	ldr	r2, [r2, #8]
 80033a2:	2107      	movs	r1, #7
 80033a4:	438a      	bics	r2, r1
 80033a6:	609a      	str	r2, [r3, #8]
    break;
 80033a8:	e07a      	b.n	80034a0 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_ETR_SetConfig(htim->Instance,
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6818      	ldr	r0, [r3, #0]
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	6899      	ldr	r1, [r3, #8]
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	685a      	ldr	r2, [r3, #4]
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	68db      	ldr	r3, [r3, #12]
 80033ba:	f000 fa77 	bl	80038ac <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	689b      	ldr	r3, [r3, #8]
 80033c4:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	2277      	movs	r2, #119	; 0x77
 80033ca:	4393      	bics	r3, r2
 80033cc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	2277      	movs	r2, #119	; 0x77
 80033d2:	4313      	orrs	r3, r2
 80033d4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	68fa      	ldr	r2, [r7, #12]
 80033dc:	609a      	str	r2, [r3, #8]
    break;
 80033de:	e05f      	b.n	80034a0 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_ETR_SetConfig(htim->Instance,
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6818      	ldr	r0, [r3, #0]
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	6899      	ldr	r1, [r3, #8]
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	685a      	ldr	r2, [r3, #4]
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	68db      	ldr	r3, [r3, #12]
 80033f0:	f000 fa5c 	bl	80038ac <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	687a      	ldr	r2, [r7, #4]
 80033fa:	6812      	ldr	r2, [r2, #0]
 80033fc:	6892      	ldr	r2, [r2, #8]
 80033fe:	2180      	movs	r1, #128	; 0x80
 8003400:	01c9      	lsls	r1, r1, #7
 8003402:	430a      	orrs	r2, r1
 8003404:	609a      	str	r2, [r3, #8]
    break;
 8003406:	e04b      	b.n	80034a0 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6818      	ldr	r0, [r3, #0]
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	6859      	ldr	r1, [r3, #4]
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	68db      	ldr	r3, [r3, #12]
 8003414:	001a      	movs	r2, r3
 8003416:	f000 f9c0 	bl	800379a <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	2150      	movs	r1, #80	; 0x50
 8003420:	0018      	movs	r0, r3
 8003422:	f000 fa23 	bl	800386c <TIM_ITRx_SetConfig>
    break;
 8003426:	e03b      	b.n	80034a0 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6818      	ldr	r0, [r3, #0]
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	6859      	ldr	r1, [r3, #4]
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	68db      	ldr	r3, [r3, #12]
 8003434:	001a      	movs	r2, r3
 8003436:	f000 f9e3 	bl	8003800 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	2160      	movs	r1, #96	; 0x60
 8003440:	0018      	movs	r0, r3
 8003442:	f000 fa13 	bl	800386c <TIM_ITRx_SetConfig>
    break;
 8003446:	e02b      	b.n	80034a0 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6818      	ldr	r0, [r3, #0]
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	6859      	ldr	r1, [r3, #4]
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	68db      	ldr	r3, [r3, #12]
 8003454:	001a      	movs	r2, r3
 8003456:	f000 f9a0 	bl	800379a <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	2140      	movs	r1, #64	; 0x40
 8003460:	0018      	movs	r0, r3
 8003462:	f000 fa03 	bl	800386c <TIM_ITRx_SetConfig>
    break;
 8003466:	e01b      	b.n	80034a0 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	2100      	movs	r1, #0
 800346e:	0018      	movs	r0, r3
 8003470:	f000 f9fc 	bl	800386c <TIM_ITRx_SetConfig>
    break;
 8003474:	e014      	b.n	80034a0 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	2110      	movs	r1, #16
 800347c:	0018      	movs	r0, r3
 800347e:	f000 f9f5 	bl	800386c <TIM_ITRx_SetConfig>
    break;
 8003482:	e00d      	b.n	80034a0 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	2120      	movs	r1, #32
 800348a:	0018      	movs	r0, r3
 800348c:	f000 f9ee 	bl	800386c <TIM_ITRx_SetConfig>
    break;
 8003490:	e006      	b.n	80034a0 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	2130      	movs	r1, #48	; 0x30
 8003498:	0018      	movs	r0, r3
 800349a:	f000 f9e7 	bl	800386c <TIM_ITRx_SetConfig>
    break;
 800349e:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	223d      	movs	r2, #61	; 0x3d
 80034a4:	2101      	movs	r1, #1
 80034a6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	223c      	movs	r2, #60	; 0x3c
 80034ac:	2100      	movs	r1, #0
 80034ae:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80034b0:	2300      	movs	r3, #0
}
 80034b2:	0018      	movs	r0, r3
 80034b4:	46bd      	mov	sp, r7
 80034b6:	b004      	add	sp, #16
 80034b8:	bd80      	pop	{r7, pc}
 80034ba:	46c0      	nop			; (mov r8, r8)
 80034bc:	ffff00ff 	.word	0xffff00ff

080034c0 <HAL_TIM_SlaveConfigSynchronization>:
  *         timer input or external trigger input) and the ) and the Slave 
  *         mode (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchronization(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef * sSlaveConfig)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b082      	sub	sp, #8
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
 80034c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	223c      	movs	r2, #60	; 0x3c
 80034ce:	5c9b      	ldrb	r3, [r3, r2]
 80034d0:	2b01      	cmp	r3, #1
 80034d2:	d101      	bne.n	80034d8 <HAL_TIM_SlaveConfigSynchronization+0x18>
 80034d4:	2302      	movs	r3, #2
 80034d6:	e026      	b.n	8003526 <HAL_TIM_SlaveConfigSynchronization+0x66>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	223c      	movs	r2, #60	; 0x3c
 80034dc:	2101      	movs	r1, #1
 80034de:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	223d      	movs	r2, #61	; 0x3d
 80034e4:	2102      	movs	r1, #2
 80034e6:	5499      	strb	r1, [r3, r2]

  TIM_SlaveTimer_SetConfig(htim, sSlaveConfig);
 80034e8:	683a      	ldr	r2, [r7, #0]
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	0011      	movs	r1, r2
 80034ee:	0018      	movs	r0, r3
 80034f0:	f000 f8ca 	bl	8003688 <TIM_SlaveTimer_SetConfig>

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	687a      	ldr	r2, [r7, #4]
 80034fa:	6812      	ldr	r2, [r2, #0]
 80034fc:	68d2      	ldr	r2, [r2, #12]
 80034fe:	2140      	movs	r1, #64	; 0x40
 8003500:	438a      	bics	r2, r1
 8003502:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	687a      	ldr	r2, [r7, #4]
 800350a:	6812      	ldr	r2, [r2, #0]
 800350c:	68d2      	ldr	r2, [r2, #12]
 800350e:	4908      	ldr	r1, [pc, #32]	; (8003530 <HAL_TIM_SlaveConfigSynchronization+0x70>)
 8003510:	400a      	ands	r2, r1
 8003512:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	223d      	movs	r2, #61	; 0x3d
 8003518:	2101      	movs	r1, #1
 800351a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	223c      	movs	r2, #60	; 0x3c
 8003520:	2100      	movs	r1, #0
 8003522:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003524:	2300      	movs	r3, #0
    }
 8003526:	0018      	movs	r0, r3
 8003528:	46bd      	mov	sp, r7
 800352a:	b002      	add	sp, #8
 800352c:	bd80      	pop	{r7, pc}
 800352e:	46c0      	nop			; (mov r8, r8)
 8003530:	ffffbfff 	.word	0xffffbfff

08003534 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b082      	sub	sp, #8
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */

}
 800353c:	46c0      	nop			; (mov r8, r8)
 800353e:	46bd      	mov	sp, r7
 8003540:	b002      	add	sp, #8
 8003542:	bd80      	pop	{r7, pc}

08003544 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b082      	sub	sp, #8
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800354c:	46c0      	nop			; (mov r8, r8)
 800354e:	46bd      	mov	sp, r7
 8003550:	b002      	add	sp, #8
 8003552:	bd80      	pop	{r7, pc}

08003554 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b082      	sub	sp, #8
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800355c:	46c0      	nop			; (mov r8, r8)
 800355e:	46bd      	mov	sp, r7
 8003560:	b002      	add	sp, #8
 8003562:	bd80      	pop	{r7, pc}

08003564 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b082      	sub	sp, #8
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800356c:	46c0      	nop			; (mov r8, r8)
 800356e:	46bd      	mov	sp, r7
 8003570:	b002      	add	sp, #8
 8003572:	bd80      	pop	{r7, pc}

08003574 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b082      	sub	sp, #8
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800357c:	46c0      	nop			; (mov r8, r8)
 800357e:	46bd      	mov	sp, r7
 8003580:	b002      	add	sp, #8
 8003582:	bd80      	pop	{r7, pc}

08003584 <TIM_Base_SetConfig>:
  * @param  TIMx TIM periheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b084      	sub	sp, #16
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
 800358c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 800358e:	2300      	movs	r3, #0
 8003590:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	4a34      	ldr	r2, [pc, #208]	; (800366c <TIM_Base_SetConfig+0xe8>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d008      	beq.n	80035b2 <TIM_Base_SetConfig+0x2e>
 80035a0:	687a      	ldr	r2, [r7, #4]
 80035a2:	2380      	movs	r3, #128	; 0x80
 80035a4:	05db      	lsls	r3, r3, #23
 80035a6:	429a      	cmp	r2, r3
 80035a8:	d003      	beq.n	80035b2 <TIM_Base_SetConfig+0x2e>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	4a30      	ldr	r2, [pc, #192]	; (8003670 <TIM_Base_SetConfig+0xec>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d108      	bne.n	80035c4 <TIM_Base_SetConfig+0x40>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	2270      	movs	r2, #112	; 0x70
 80035b6:	4393      	bics	r3, r2
 80035b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	68fa      	ldr	r2, [r7, #12]
 80035c0:	4313      	orrs	r3, r2
 80035c2:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	4a29      	ldr	r2, [pc, #164]	; (800366c <TIM_Base_SetConfig+0xe8>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d018      	beq.n	80035fe <TIM_Base_SetConfig+0x7a>
 80035cc:	687a      	ldr	r2, [r7, #4]
 80035ce:	2380      	movs	r3, #128	; 0x80
 80035d0:	05db      	lsls	r3, r3, #23
 80035d2:	429a      	cmp	r2, r3
 80035d4:	d013      	beq.n	80035fe <TIM_Base_SetConfig+0x7a>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	4a25      	ldr	r2, [pc, #148]	; (8003670 <TIM_Base_SetConfig+0xec>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d00f      	beq.n	80035fe <TIM_Base_SetConfig+0x7a>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	4a24      	ldr	r2, [pc, #144]	; (8003674 <TIM_Base_SetConfig+0xf0>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d00b      	beq.n	80035fe <TIM_Base_SetConfig+0x7a>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	4a23      	ldr	r2, [pc, #140]	; (8003678 <TIM_Base_SetConfig+0xf4>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d007      	beq.n	80035fe <TIM_Base_SetConfig+0x7a>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	4a22      	ldr	r2, [pc, #136]	; (800367c <TIM_Base_SetConfig+0xf8>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d003      	beq.n	80035fe <TIM_Base_SetConfig+0x7a>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	4a21      	ldr	r2, [pc, #132]	; (8003680 <TIM_Base_SetConfig+0xfc>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d108      	bne.n	8003610 <TIM_Base_SetConfig+0x8c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	4a20      	ldr	r2, [pc, #128]	; (8003684 <TIM_Base_SetConfig+0x100>)
 8003602:	4013      	ands	r3, r2
 8003604:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	68db      	ldr	r3, [r3, #12]
 800360a:	68fa      	ldr	r2, [r7, #12]
 800360c:	4313      	orrs	r3, r2
 800360e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2280      	movs	r2, #128	; 0x80
 8003614:	4393      	bics	r3, r2
 8003616:	001a      	movs	r2, r3
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	695b      	ldr	r3, [r3, #20]
 800361c:	4313      	orrs	r3, r2
 800361e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	68fa      	ldr	r2, [r7, #12]
 8003624:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	689a      	ldr	r2, [r3, #8]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	681a      	ldr	r2, [r3, #0]
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	4a0c      	ldr	r2, [pc, #48]	; (800366c <TIM_Base_SetConfig+0xe8>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d00b      	beq.n	8003656 <TIM_Base_SetConfig+0xd2>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	4a0d      	ldr	r2, [pc, #52]	; (8003678 <TIM_Base_SetConfig+0xf4>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d007      	beq.n	8003656 <TIM_Base_SetConfig+0xd2>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	4a0c      	ldr	r2, [pc, #48]	; (800367c <TIM_Base_SetConfig+0xf8>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d003      	beq.n	8003656 <TIM_Base_SetConfig+0xd2>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	4a0b      	ldr	r2, [pc, #44]	; (8003680 <TIM_Base_SetConfig+0xfc>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d103      	bne.n	800365e <TIM_Base_SetConfig+0xda>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	691a      	ldr	r2, [r3, #16]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2201      	movs	r2, #1
 8003662:	615a      	str	r2, [r3, #20]
}
 8003664:	46c0      	nop			; (mov r8, r8)
 8003666:	46bd      	mov	sp, r7
 8003668:	b004      	add	sp, #16
 800366a:	bd80      	pop	{r7, pc}
 800366c:	40012c00 	.word	0x40012c00
 8003670:	40000400 	.word	0x40000400
 8003674:	40002000 	.word	0x40002000
 8003678:	40014000 	.word	0x40014000
 800367c:	40014400 	.word	0x40014400
 8003680:	40014800 	.word	0x40014800
 8003684:	fffffcff 	.word	0xfffffcff

08003688 <TIM_SlaveTimer_SetConfig>:
  TIMx->CCER = tmpccer;
}

static void TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                              TIM_SlaveConfigTypeDef * sSlaveConfig)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b086      	sub	sp, #24
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
 8003690:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8003692:	2300      	movs	r3, #0
 8003694:	617b      	str	r3, [r7, #20]
  uint32_t tmpccmr1 = 0U;
 8003696:	2300      	movs	r3, #0
 8003698:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 800369a:	2300      	movs	r3, #0
 800369c:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	689b      	ldr	r3, [r3, #8]
 80036a4:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80036a6:	697b      	ldr	r3, [r7, #20]
 80036a8:	2270      	movs	r2, #112	; 0x70
 80036aa:	4393      	bics	r3, r2
 80036ac:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	697a      	ldr	r2, [r7, #20]
 80036b4:	4313      	orrs	r3, r2
 80036b6:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	2207      	movs	r2, #7
 80036bc:	4393      	bics	r3, r2
 80036be:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	697a      	ldr	r2, [r7, #20]
 80036c6:	4313      	orrs	r3, r2
 80036c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	697a      	ldr	r2, [r7, #20]
 80036d0:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	2b30      	cmp	r3, #48	; 0x30
 80036d8:	d054      	beq.n	8003784 <TIM_SlaveTimer_SetConfig+0xfc>
 80036da:	d806      	bhi.n	80036ea <TIM_SlaveTimer_SetConfig+0x62>
 80036dc:	2b10      	cmp	r3, #16
 80036de:	d053      	beq.n	8003788 <TIM_SlaveTimer_SetConfig+0x100>
 80036e0:	2b20      	cmp	r3, #32
 80036e2:	d053      	beq.n	800378c <TIM_SlaveTimer_SetConfig+0x104>
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d053      	beq.n	8003790 <TIM_SlaveTimer_SetConfig+0x108>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
    }
    break;

  default:
    break;
 80036e8:	e053      	b.n	8003792 <TIM_SlaveTimer_SetConfig+0x10a>
  switch (sSlaveConfig->InputTrigger)
 80036ea:	2b50      	cmp	r3, #80	; 0x50
 80036ec:	d036      	beq.n	800375c <TIM_SlaveTimer_SetConfig+0xd4>
 80036ee:	d802      	bhi.n	80036f6 <TIM_SlaveTimer_SetConfig+0x6e>
 80036f0:	2b40      	cmp	r3, #64	; 0x40
 80036f2:	d010      	beq.n	8003716 <TIM_SlaveTimer_SetConfig+0x8e>
    break;
 80036f4:	e04d      	b.n	8003792 <TIM_SlaveTimer_SetConfig+0x10a>
  switch (sSlaveConfig->InputTrigger)
 80036f6:	2b60      	cmp	r3, #96	; 0x60
 80036f8:	d03a      	beq.n	8003770 <TIM_SlaveTimer_SetConfig+0xe8>
 80036fa:	2b70      	cmp	r3, #112	; 0x70
 80036fc:	d000      	beq.n	8003700 <TIM_SlaveTimer_SetConfig+0x78>
    break;
 80036fe:	e048      	b.n	8003792 <TIM_SlaveTimer_SetConfig+0x10a>
      TIM_ETR_SetConfig(htim->Instance,
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6818      	ldr	r0, [r3, #0]
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	68d9      	ldr	r1, [r3, #12]
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	689a      	ldr	r2, [r3, #8]
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	691b      	ldr	r3, [r3, #16]
 8003710:	f000 f8cc 	bl	80038ac <TIM_ETR_SetConfig>
    break;
 8003714:	e03d      	b.n	8003792 <TIM_SlaveTimer_SetConfig+0x10a>
      tmpccer = htim->Instance->CCER;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	6a1b      	ldr	r3, [r3, #32]
 800371c:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	687a      	ldr	r2, [r7, #4]
 8003724:	6812      	ldr	r2, [r2, #0]
 8003726:	6a12      	ldr	r2, [r2, #32]
 8003728:	2101      	movs	r1, #1
 800372a:	438a      	bics	r2, r1
 800372c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	699b      	ldr	r3, [r3, #24]
 8003734:	613b      	str	r3, [r7, #16]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	22f0      	movs	r2, #240	; 0xf0
 800373a:	4393      	bics	r3, r2
 800373c:	613b      	str	r3, [r7, #16]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	691b      	ldr	r3, [r3, #16]
 8003742:	011b      	lsls	r3, r3, #4
 8003744:	693a      	ldr	r2, [r7, #16]
 8003746:	4313      	orrs	r3, r2
 8003748:	613b      	str	r3, [r7, #16]
      htim->Instance->CCMR1 = tmpccmr1;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	693a      	ldr	r2, [r7, #16]
 8003750:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	68fa      	ldr	r2, [r7, #12]
 8003758:	621a      	str	r2, [r3, #32]
    break;
 800375a:	e01a      	b.n	8003792 <TIM_SlaveTimer_SetConfig+0x10a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6818      	ldr	r0, [r3, #0]
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	6899      	ldr	r1, [r3, #8]
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	691b      	ldr	r3, [r3, #16]
 8003768:	001a      	movs	r2, r3
 800376a:	f000 f816 	bl	800379a <TIM_TI1_ConfigInputStage>
    break;
 800376e:	e010      	b.n	8003792 <TIM_SlaveTimer_SetConfig+0x10a>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6818      	ldr	r0, [r3, #0]
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	6899      	ldr	r1, [r3, #8]
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	691b      	ldr	r3, [r3, #16]
 800377c:	001a      	movs	r2, r3
 800377e:	f000 f83f 	bl	8003800 <TIM_TI2_ConfigInputStage>
    break;
 8003782:	e006      	b.n	8003792 <TIM_SlaveTimer_SetConfig+0x10a>
    break;
 8003784:	46c0      	nop			; (mov r8, r8)
 8003786:	e004      	b.n	8003792 <TIM_SlaveTimer_SetConfig+0x10a>
    break;
 8003788:	46c0      	nop			; (mov r8, r8)
 800378a:	e002      	b.n	8003792 <TIM_SlaveTimer_SetConfig+0x10a>
    break;
 800378c:	46c0      	nop			; (mov r8, r8)
 800378e:	e000      	b.n	8003792 <TIM_SlaveTimer_SetConfig+0x10a>
    break;
 8003790:	46c0      	nop			; (mov r8, r8)
  }
}
 8003792:	46c0      	nop			; (mov r8, r8)
 8003794:	46bd      	mov	sp, r7
 8003796:	b006      	add	sp, #24
 8003798:	bd80      	pop	{r7, pc}

0800379a <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800379a:	b580      	push	{r7, lr}
 800379c:	b086      	sub	sp, #24
 800379e:	af00      	add	r7, sp, #0
 80037a0:	60f8      	str	r0, [r7, #12]
 80037a2:	60b9      	str	r1, [r7, #8]
 80037a4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 80037a6:	2300      	movs	r3, #0
 80037a8:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80037aa:	2300      	movs	r3, #0
 80037ac:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	6a1b      	ldr	r3, [r3, #32]
 80037b2:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	6a1b      	ldr	r3, [r3, #32]
 80037b8:	2201      	movs	r2, #1
 80037ba:	4393      	bics	r3, r2
 80037bc:	001a      	movs	r2, r3
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	699b      	ldr	r3, [r3, #24]
 80037c6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80037c8:	697b      	ldr	r3, [r7, #20]
 80037ca:	22f0      	movs	r2, #240	; 0xf0
 80037cc:	4393      	bics	r3, r2
 80037ce:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	011b      	lsls	r3, r3, #4
 80037d4:	697a      	ldr	r2, [r7, #20]
 80037d6:	4313      	orrs	r3, r2
 80037d8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	220a      	movs	r2, #10
 80037de:	4393      	bics	r3, r2
 80037e0:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 80037e2:	693a      	ldr	r2, [r7, #16]
 80037e4:	68bb      	ldr	r3, [r7, #8]
 80037e6:	4313      	orrs	r3, r2
 80037e8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	697a      	ldr	r2, [r7, #20]
 80037ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	693a      	ldr	r2, [r7, #16]
 80037f4:	621a      	str	r2, [r3, #32]
}
 80037f6:	46c0      	nop			; (mov r8, r8)
 80037f8:	46bd      	mov	sp, r7
 80037fa:	b006      	add	sp, #24
 80037fc:	bd80      	pop	{r7, pc}
	...

08003800 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b086      	sub	sp, #24
 8003804:	af00      	add	r7, sp, #0
 8003806:	60f8      	str	r0, [r7, #12]
 8003808:	60b9      	str	r1, [r7, #8]
 800380a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 800380c:	2300      	movs	r3, #0
 800380e:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8003810:	2300      	movs	r3, #0
 8003812:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	6a1b      	ldr	r3, [r3, #32]
 8003818:	2210      	movs	r2, #16
 800381a:	4393      	bics	r3, r2
 800381c:	001a      	movs	r2, r3
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	699b      	ldr	r3, [r3, #24]
 8003826:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	6a1b      	ldr	r3, [r3, #32]
 800382c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	4a0d      	ldr	r2, [pc, #52]	; (8003868 <TIM_TI2_ConfigInputStage+0x68>)
 8003832:	4013      	ands	r3, r2
 8003834:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	031b      	lsls	r3, r3, #12
 800383a:	697a      	ldr	r2, [r7, #20]
 800383c:	4313      	orrs	r3, r2
 800383e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	22a0      	movs	r2, #160	; 0xa0
 8003844:	4393      	bics	r3, r2
 8003846:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	011b      	lsls	r3, r3, #4
 800384c:	693a      	ldr	r2, [r7, #16]
 800384e:	4313      	orrs	r3, r2
 8003850:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	697a      	ldr	r2, [r7, #20]
 8003856:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	693a      	ldr	r2, [r7, #16]
 800385c:	621a      	str	r2, [r3, #32]
}
 800385e:	46c0      	nop			; (mov r8, r8)
 8003860:	46bd      	mov	sp, r7
 8003862:	b006      	add	sp, #24
 8003864:	bd80      	pop	{r7, pc}
 8003866:	46c0      	nop			; (mov r8, r8)
 8003868:	ffff0fff 	.word	0xffff0fff

0800386c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2 : Filtered Timer Input 2
  *            @arg TIM_TS_ETRF : External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b084      	sub	sp, #16
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
 8003874:	000a      	movs	r2, r1
 8003876:	1cbb      	adds	r3, r7, #2
 8003878:	801a      	strh	r2, [r3, #0]
  uint32_t tmpsmcr = 0U;
 800387a:	2300      	movs	r3, #0
 800387c:	60fb      	str	r3, [r7, #12]

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	689b      	ldr	r3, [r3, #8]
 8003882:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	2270      	movs	r2, #112	; 0x70
 8003888:	4393      	bics	r3, r2
 800388a:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800388c:	1cbb      	adds	r3, r7, #2
 800388e:	881b      	ldrh	r3, [r3, #0]
 8003890:	2207      	movs	r2, #7
 8003892:	4313      	orrs	r3, r2
 8003894:	b29b      	uxth	r3, r3
 8003896:	001a      	movs	r2, r3
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	4313      	orrs	r3, r2
 800389c:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	68fa      	ldr	r2, [r7, #12]
 80038a2:	609a      	str	r2, [r3, #8]
}
 80038a4:	46c0      	nop			; (mov r8, r8)
 80038a6:	46bd      	mov	sp, r7
 80038a8:	b004      	add	sp, #16
 80038aa:	bd80      	pop	{r7, pc}

080038ac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b086      	sub	sp, #24
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	60f8      	str	r0, [r7, #12]
 80038b4:	60b9      	str	r1, [r7, #8]
 80038b6:	607a      	str	r2, [r7, #4]
 80038b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 80038ba:	2300      	movs	r3, #0
 80038bc:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	689b      	ldr	r3, [r3, #8]
 80038c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	4a09      	ldr	r2, [pc, #36]	; (80038ec <TIM_ETR_SetConfig+0x40>)
 80038c8:	4013      	ands	r3, r2
 80038ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	021a      	lsls	r2, r3, #8
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	431a      	orrs	r2, r3
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	4313      	orrs	r3, r2
 80038d8:	697a      	ldr	r2, [r7, #20]
 80038da:	4313      	orrs	r3, r2
 80038dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	697a      	ldr	r2, [r7, #20]
 80038e2:	609a      	str	r2, [r3, #8]
}
 80038e4:	46c0      	nop			; (mov r8, r8)
 80038e6:	46bd      	mov	sp, r7
 80038e8:	b006      	add	sp, #24
 80038ea:	bd80      	pop	{r7, pc}
 80038ec:	ffff00ff 	.word	0xffff00ff

080038f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b082      	sub	sp, #8
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
 80038f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	223c      	movs	r2, #60	; 0x3c
 80038fe:	5c9b      	ldrb	r3, [r3, r2]
 8003900:	2b01      	cmp	r3, #1
 8003902:	d101      	bne.n	8003908 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003904:	2302      	movs	r3, #2
 8003906:	e032      	b.n	800396e <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	223c      	movs	r2, #60	; 0x3c
 800390c:	2101      	movs	r1, #1
 800390e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	223d      	movs	r2, #61	; 0x3d
 8003914:	2102      	movs	r1, #2
 8003916:	5499      	strb	r1, [r3, r2]

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	687a      	ldr	r2, [r7, #4]
 800391e:	6812      	ldr	r2, [r2, #0]
 8003920:	6852      	ldr	r2, [r2, #4]
 8003922:	2170      	movs	r1, #112	; 0x70
 8003924:	438a      	bics	r2, r1
 8003926:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	687a      	ldr	r2, [r7, #4]
 800392e:	6812      	ldr	r2, [r2, #0]
 8003930:	6851      	ldr	r1, [r2, #4]
 8003932:	683a      	ldr	r2, [r7, #0]
 8003934:	6812      	ldr	r2, [r2, #0]
 8003936:	430a      	orrs	r2, r1
 8003938:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	687a      	ldr	r2, [r7, #4]
 8003940:	6812      	ldr	r2, [r2, #0]
 8003942:	6892      	ldr	r2, [r2, #8]
 8003944:	2180      	movs	r1, #128	; 0x80
 8003946:	438a      	bics	r2, r1
 8003948:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	687a      	ldr	r2, [r7, #4]
 8003950:	6812      	ldr	r2, [r2, #0]
 8003952:	6891      	ldr	r1, [r2, #8]
 8003954:	683a      	ldr	r2, [r7, #0]
 8003956:	6852      	ldr	r2, [r2, #4]
 8003958:	430a      	orrs	r2, r1
 800395a:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	223d      	movs	r2, #61	; 0x3d
 8003960:	2101      	movs	r1, #1
 8003962:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	223c      	movs	r2, #60	; 0x3c
 8003968:	2100      	movs	r1, #0
 800396a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800396c:	2300      	movs	r3, #0
}
 800396e:	0018      	movs	r0, r3
 8003970:	46bd      	mov	sp, r7
 8003972:	b002      	add	sp, #8
 8003974:	bd80      	pop	{r7, pc}

08003976 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8003976:	b580      	push	{r7, lr}
 8003978:	b082      	sub	sp, #8
 800397a:	af00      	add	r7, sp, #0
 800397c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 800397e:	46c0      	nop			; (mov r8, r8)
 8003980:	46bd      	mov	sp, r7
 8003982:	b002      	add	sp, #8
 8003984:	bd80      	pop	{r7, pc}

08003986 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003986:	b580      	push	{r7, lr}
 8003988:	b082      	sub	sp, #8
 800398a:	af00      	add	r7, sp, #0
 800398c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800398e:	46c0      	nop			; (mov r8, r8)
 8003990:	46bd      	mov	sp, r7
 8003992:	b002      	add	sp, #8
 8003994:	bd80      	pop	{r7, pc}
	...

08003998 <main>:
/**
 * @brief  The application entry point.
 *
 * @retval None
 */
int main(void) {
 8003998:	b580      	push	{r7, lr}
 800399a:	b082      	sub	sp, #8
 800399c:	af00      	add	r7, sp, #0

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */



	HAL_Init();
 800399e:	f7fd fa89 	bl	8000eb4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80039a2:	f000 f841 	bl	8003a28 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80039a6:	f000 f9ad 	bl	8003d04 <MX_GPIO_Init>
	MX_ADC_Init();
 80039aa:	f000 f891 	bl	8003ad0 <MX_ADC_Init>
	MX_TIM2_Init();
 80039ae:	f000 f939 	bl	8003c24 <MX_TIM2_Init>
	MX_CAN_Init();
 80039b2:	f000 f8f9 	bl	8003ba8 <MX_CAN_Init>
	/* USER CODE BEGIN 2 */
	InitBattery();
 80039b6:	f000 fa29 	bl	8003e0c <InitBattery>
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */
		/* USER CODE BEGIN 3 */
		if (TimerIntFlag == 1) {
 80039ba:	4b18      	ldr	r3, [pc, #96]	; (8003a1c <main+0x84>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	2b01      	cmp	r3, #1
 80039c0:	d1fb      	bne.n	80039ba <main+0x22>
			TimerIntFlag = 0;
 80039c2:	4b16      	ldr	r3, [pc, #88]	; (8003a1c <main+0x84>)
 80039c4:	2200      	movs	r2, #0
 80039c6:	601a      	str	r2, [r3, #0]
			BatteryMonitor.GetReadings();
 80039c8:	4b15      	ldr	r3, [pc, #84]	; (8003a20 <main+0x88>)
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	4798      	blx	r3
			for (int i = 0; i < 4; i++) {
 80039ce:	2300      	movs	r3, #0
 80039d0:	607b      	str	r3, [r7, #4]
 80039d2:	e019      	b.n	8003a08 <main+0x70>
				hcan.pTxMsg->Data[i] = BatteryMonitor.Current.CanData[i];
 80039d4:	4b13      	ldr	r3, [pc, #76]	; (8003a24 <main+0x8c>)
 80039d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80039d8:	4911      	ldr	r1, [pc, #68]	; (8003a20 <main+0x88>)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	18cb      	adds	r3, r1, r3
 80039de:	3304      	adds	r3, #4
 80039e0:	7819      	ldrb	r1, [r3, #0]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	18d3      	adds	r3, r2, r3
 80039e6:	3314      	adds	r3, #20
 80039e8:	1c0a      	adds	r2, r1, #0
 80039ea:	701a      	strb	r2, [r3, #0]
				hcan.pTxMsg->Data[i + 4] = BatteryMonitor.Voltage.CanData[i];
 80039ec:	4b0d      	ldr	r3, [pc, #52]	; (8003a24 <main+0x8c>)
 80039ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	3304      	adds	r3, #4
 80039f4:	480a      	ldr	r0, [pc, #40]	; (8003a20 <main+0x88>)
 80039f6:	6879      	ldr	r1, [r7, #4]
 80039f8:	1841      	adds	r1, r0, r1
 80039fa:	7809      	ldrb	r1, [r1, #0]
 80039fc:	18d3      	adds	r3, r2, r3
 80039fe:	1c0a      	adds	r2, r1, #0
 8003a00:	751a      	strb	r2, [r3, #20]
			for (int i = 0; i < 4; i++) {
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	3301      	adds	r3, #1
 8003a06:	607b      	str	r3, [r7, #4]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2b03      	cmp	r3, #3
 8003a0c:	dde2      	ble.n	80039d4 <main+0x3c>
			}
			HAL_CAN_Transmit(&hcan, 30);
 8003a0e:	4b05      	ldr	r3, [pc, #20]	; (8003a24 <main+0x8c>)
 8003a10:	211e      	movs	r1, #30
 8003a12:	0018      	movs	r0, r3
 8003a14:	f7fe f9ec 	bl	8001df0 <HAL_CAN_Transmit>
		if (TimerIntFlag == 1) {
 8003a18:	e7cf      	b.n	80039ba <main+0x22>
 8003a1a:	46c0      	nop			; (mov r8, r8)
 8003a1c:	20000020 	.word	0x20000020
 8003a20:	2000013c 	.word	0x2000013c
 8003a24:	20000028 	.word	0x20000028

08003a28 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b092      	sub	sp, #72	; 0x48
 8003a2c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct;
	RCC_ClkInitTypeDef RCC_ClkInitStruct;

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003a2e:	2314      	movs	r3, #20
 8003a30:	18fb      	adds	r3, r7, r3
 8003a32:	2202      	movs	r2, #2
 8003a34:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003a36:	2314      	movs	r3, #20
 8003a38:	18fb      	adds	r3, r7, r3
 8003a3a:	2201      	movs	r2, #1
 8003a3c:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSICalibrationValue = 16;
 8003a3e:	2314      	movs	r3, #20
 8003a40:	18fb      	adds	r3, r7, r3
 8003a42:	2210      	movs	r2, #16
 8003a44:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003a46:	2314      	movs	r3, #20
 8003a48:	18fb      	adds	r3, r7, r3
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8003a4e:	2314      	movs	r3, #20
 8003a50:	18fb      	adds	r3, r7, r3
 8003a52:	0018      	movs	r0, r3
 8003a54:	f7fe fe0a 	bl	800266c <HAL_RCC_OscConfig>
 8003a58:	1e03      	subs	r3, r0, #0
 8003a5a:	d004      	beq.n	8003a66 <SystemClock_Config+0x3e>
		_Error_Handler(__FILE__, __LINE__);
 8003a5c:	4b1b      	ldr	r3, [pc, #108]	; (8003acc <SystemClock_Config+0xa4>)
 8003a5e:	21ac      	movs	r1, #172	; 0xac
 8003a60:	0018      	movs	r0, r3
 8003a62:	f000 faa7 	bl	8003fb4 <_Error_Handler>
	}

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8003a66:	1d3b      	adds	r3, r7, #4
 8003a68:	2207      	movs	r2, #7
 8003a6a:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003a6c:	1d3b      	adds	r3, r7, #4
 8003a6e:	2200      	movs	r2, #0
 8003a70:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003a72:	1d3b      	adds	r3, r7, #4
 8003a74:	2200      	movs	r2, #0
 8003a76:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003a78:	1d3b      	adds	r3, r7, #4
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	60da      	str	r2, [r3, #12]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8003a7e:	1d3b      	adds	r3, r7, #4
 8003a80:	2100      	movs	r1, #0
 8003a82:	0018      	movs	r0, r3
 8003a84:	f7ff f950 	bl	8002d28 <HAL_RCC_ClockConfig>
 8003a88:	1e03      	subs	r3, r0, #0
 8003a8a:	d004      	beq.n	8003a96 <SystemClock_Config+0x6e>
		_Error_Handler(__FILE__, __LINE__);
 8003a8c:	4b0f      	ldr	r3, [pc, #60]	; (8003acc <SystemClock_Config+0xa4>)
 8003a8e:	21b8      	movs	r1, #184	; 0xb8
 8003a90:	0018      	movs	r0, r3
 8003a92:	f000 fa8f 	bl	8003fb4 <_Error_Handler>
	}

	/**Configure the Systick interrupt time
	 */
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000);
 8003a96:	f7ff facd 	bl	8003034 <HAL_RCC_GetHCLKFreq>
 8003a9a:	0002      	movs	r2, r0
 8003a9c:	23fa      	movs	r3, #250	; 0xfa
 8003a9e:	0099      	lsls	r1, r3, #2
 8003aa0:	0010      	movs	r0, r2
 8003aa2:	f7fc fb31 	bl	8000108 <__udivsi3>
 8003aa6:	0003      	movs	r3, r0
 8003aa8:	0018      	movs	r0, r3
 8003aaa:	f7fe fc2f 	bl	800230c <HAL_SYSTICK_Config>

	/**Configure the Systick
	 */
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8003aae:	2004      	movs	r0, #4
 8003ab0:	f7fe fc3a 	bl	8002328 <HAL_SYSTICK_CLKSourceConfig>

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	425b      	negs	r3, r3
 8003ab8:	2200      	movs	r2, #0
 8003aba:	2100      	movs	r1, #0
 8003abc:	0018      	movs	r0, r3
 8003abe:	f7fe fbff 	bl	80022c0 <HAL_NVIC_SetPriority>
}
 8003ac2:	46c0      	nop			; (mov r8, r8)
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	b012      	add	sp, #72	; 0x48
 8003ac8:	bd80      	pop	{r7, pc}
 8003aca:	46c0      	nop			; (mov r8, r8)
 8003acc:	080042f4 	.word	0x080042f4

08003ad0 <MX_ADC_Init>:

/* ADC init function */
static void MX_ADC_Init(void) {
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b084      	sub	sp, #16
 8003ad4:	af00      	add	r7, sp, #0

	ADC_ChannelConfTypeDef sConfig;

	/**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc.Instance = ADC1;
 8003ad6:	4b31      	ldr	r3, [pc, #196]	; (8003b9c <MX_ADC_Init+0xcc>)
 8003ad8:	4a31      	ldr	r2, [pc, #196]	; (8003ba0 <MX_ADC_Init+0xd0>)
 8003ada:	601a      	str	r2, [r3, #0]
	hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8003adc:	4b2f      	ldr	r3, [pc, #188]	; (8003b9c <MX_ADC_Init+0xcc>)
 8003ade:	2280      	movs	r2, #128	; 0x80
 8003ae0:	05d2      	lsls	r2, r2, #23
 8003ae2:	605a      	str	r2, [r3, #4]
	hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8003ae4:	4b2d      	ldr	r3, [pc, #180]	; (8003b9c <MX_ADC_Init+0xcc>)
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	609a      	str	r2, [r3, #8]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003aea:	4b2c      	ldr	r3, [pc, #176]	; (8003b9c <MX_ADC_Init+0xcc>)
 8003aec:	2200      	movs	r2, #0
 8003aee:	60da      	str	r2, [r3, #12]
	hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8003af0:	4b2a      	ldr	r3, [pc, #168]	; (8003b9c <MX_ADC_Init+0xcc>)
 8003af2:	2201      	movs	r2, #1
 8003af4:	611a      	str	r2, [r3, #16]
	hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003af6:	4b29      	ldr	r3, [pc, #164]	; (8003b9c <MX_ADC_Init+0xcc>)
 8003af8:	2204      	movs	r2, #4
 8003afa:	615a      	str	r2, [r3, #20]
	hadc.Init.LowPowerAutoWait = DISABLE;
 8003afc:	4b27      	ldr	r3, [pc, #156]	; (8003b9c <MX_ADC_Init+0xcc>)
 8003afe:	2200      	movs	r2, #0
 8003b00:	619a      	str	r2, [r3, #24]
	hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8003b02:	4b26      	ldr	r3, [pc, #152]	; (8003b9c <MX_ADC_Init+0xcc>)
 8003b04:	2200      	movs	r2, #0
 8003b06:	61da      	str	r2, [r3, #28]
	hadc.Init.ContinuousConvMode = DISABLE;
 8003b08:	4b24      	ldr	r3, [pc, #144]	; (8003b9c <MX_ADC_Init+0xcc>)
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	621a      	str	r2, [r3, #32]
	hadc.Init.DiscontinuousConvMode = ENABLE;
 8003b0e:	4b23      	ldr	r3, [pc, #140]	; (8003b9c <MX_ADC_Init+0xcc>)
 8003b10:	2201      	movs	r2, #1
 8003b12:	625a      	str	r2, [r3, #36]	; 0x24
	hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003b14:	4b21      	ldr	r3, [pc, #132]	; (8003b9c <MX_ADC_Init+0xcc>)
 8003b16:	22c2      	movs	r2, #194	; 0xc2
 8003b18:	32ff      	adds	r2, #255	; 0xff
 8003b1a:	629a      	str	r2, [r3, #40]	; 0x28
	hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003b1c:	4b1f      	ldr	r3, [pc, #124]	; (8003b9c <MX_ADC_Init+0xcc>)
 8003b1e:	2200      	movs	r2, #0
 8003b20:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc.Init.DMAContinuousRequests = DISABLE;
 8003b22:	4b1e      	ldr	r3, [pc, #120]	; (8003b9c <MX_ADC_Init+0xcc>)
 8003b24:	2200      	movs	r2, #0
 8003b26:	631a      	str	r2, [r3, #48]	; 0x30
	hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003b28:	4b1c      	ldr	r3, [pc, #112]	; (8003b9c <MX_ADC_Init+0xcc>)
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	635a      	str	r2, [r3, #52]	; 0x34
	if (HAL_ADC_Init(&hadc) != HAL_OK) {
 8003b2e:	4b1b      	ldr	r3, [pc, #108]	; (8003b9c <MX_ADC_Init+0xcc>)
 8003b30:	0018      	movs	r0, r3
 8003b32:	f7fd fa05 	bl	8000f40 <HAL_ADC_Init>
 8003b36:	1e03      	subs	r3, r0, #0
 8003b38:	d004      	beq.n	8003b44 <MX_ADC_Init+0x74>
		_Error_Handler(__FILE__, __LINE__);
 8003b3a:	4b1a      	ldr	r3, [pc, #104]	; (8003ba4 <MX_ADC_Init+0xd4>)
 8003b3c:	21dd      	movs	r1, #221	; 0xdd
 8003b3e:	0018      	movs	r0, r3
 8003b40:	f000 fa38 	bl	8003fb4 <_Error_Handler>
	}

	/**Configure for the selected ADC regular channel to be converted.
	 */
	sConfig.Channel = ADC_CHANNEL_0;
 8003b44:	1d3b      	adds	r3, r7, #4
 8003b46:	2200      	movs	r2, #0
 8003b48:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8003b4a:	1d3b      	adds	r3, r7, #4
 8003b4c:	2280      	movs	r2, #128	; 0x80
 8003b4e:	0152      	lsls	r2, r2, #5
 8003b50:	605a      	str	r2, [r3, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 8003b52:	1d3b      	adds	r3, r7, #4
 8003b54:	2201      	movs	r2, #1
 8003b56:	609a      	str	r2, [r3, #8]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8003b58:	1d3a      	adds	r2, r7, #4
 8003b5a:	4b10      	ldr	r3, [pc, #64]	; (8003b9c <MX_ADC_Init+0xcc>)
 8003b5c:	0011      	movs	r1, r2
 8003b5e:	0018      	movs	r0, r3
 8003b60:	f7fd fc5e 	bl	8001420 <HAL_ADC_ConfigChannel>
 8003b64:	1e03      	subs	r3, r0, #0
 8003b66:	d004      	beq.n	8003b72 <MX_ADC_Init+0xa2>
		_Error_Handler(__FILE__, __LINE__);
 8003b68:	4b0e      	ldr	r3, [pc, #56]	; (8003ba4 <MX_ADC_Init+0xd4>)
 8003b6a:	21e6      	movs	r1, #230	; 0xe6
 8003b6c:	0018      	movs	r0, r3
 8003b6e:	f000 fa21 	bl	8003fb4 <_Error_Handler>
	}

	/**Configure for the selected ADC regular channel to be converted.
	 */
	sConfig.Channel = ADC_CHANNEL_1;
 8003b72:	1d3b      	adds	r3, r7, #4
 8003b74:	2201      	movs	r2, #1
 8003b76:	601a      	str	r2, [r3, #0]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8003b78:	1d3a      	adds	r2, r7, #4
 8003b7a:	4b08      	ldr	r3, [pc, #32]	; (8003b9c <MX_ADC_Init+0xcc>)
 8003b7c:	0011      	movs	r1, r2
 8003b7e:	0018      	movs	r0, r3
 8003b80:	f7fd fc4e 	bl	8001420 <HAL_ADC_ConfigChannel>
 8003b84:	1e03      	subs	r3, r0, #0
 8003b86:	d004      	beq.n	8003b92 <MX_ADC_Init+0xc2>
		_Error_Handler(__FILE__, __LINE__);
 8003b88:	4b06      	ldr	r3, [pc, #24]	; (8003ba4 <MX_ADC_Init+0xd4>)
 8003b8a:	21ed      	movs	r1, #237	; 0xed
 8003b8c:	0018      	movs	r0, r3
 8003b8e:	f000 fa11 	bl	8003fb4 <_Error_Handler>
	}

}
 8003b92:	46c0      	nop			; (mov r8, r8)
 8003b94:	46bd      	mov	sp, r7
 8003b96:	b004      	add	sp, #16
 8003b98:	bd80      	pop	{r7, pc}
 8003b9a:	46c0      	nop			; (mov r8, r8)
 8003b9c:	200000cc 	.word	0x200000cc
 8003ba0:	40012400 	.word	0x40012400
 8003ba4:	080042f4 	.word	0x080042f4

08003ba8 <MX_CAN_Init>:

/* CAN init function */
static void MX_CAN_Init(void) {
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	af00      	add	r7, sp, #0

	hcan.Instance = CAN;
 8003bac:	4b1a      	ldr	r3, [pc, #104]	; (8003c18 <MX_CAN_Init+0x70>)
 8003bae:	4a1b      	ldr	r2, [pc, #108]	; (8003c1c <MX_CAN_Init+0x74>)
 8003bb0:	601a      	str	r2, [r3, #0]
	hcan.Init.Prescaler = 10;
 8003bb2:	4b19      	ldr	r3, [pc, #100]	; (8003c18 <MX_CAN_Init+0x70>)
 8003bb4:	220a      	movs	r2, #10
 8003bb6:	605a      	str	r2, [r3, #4]
	hcan.Init.Mode = CAN_MODE_NORMAL;
 8003bb8:	4b17      	ldr	r3, [pc, #92]	; (8003c18 <MX_CAN_Init+0x70>)
 8003bba:	2200      	movs	r2, #0
 8003bbc:	609a      	str	r2, [r3, #8]
	hcan.Init.SJW = CAN_SJW_1TQ;
 8003bbe:	4b16      	ldr	r3, [pc, #88]	; (8003c18 <MX_CAN_Init+0x70>)
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	60da      	str	r2, [r3, #12]
	hcan.Init.BS1 = CAN_BS1_6TQ;
 8003bc4:	4b14      	ldr	r3, [pc, #80]	; (8003c18 <MX_CAN_Init+0x70>)
 8003bc6:	22a0      	movs	r2, #160	; 0xa0
 8003bc8:	02d2      	lsls	r2, r2, #11
 8003bca:	611a      	str	r2, [r3, #16]
	hcan.Init.BS2 = CAN_BS2_1TQ;
 8003bcc:	4b12      	ldr	r3, [pc, #72]	; (8003c18 <MX_CAN_Init+0x70>)
 8003bce:	2200      	movs	r2, #0
 8003bd0:	615a      	str	r2, [r3, #20]
	hcan.Init.TTCM = DISABLE;
 8003bd2:	4b11      	ldr	r3, [pc, #68]	; (8003c18 <MX_CAN_Init+0x70>)
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	619a      	str	r2, [r3, #24]
	hcan.Init.ABOM = DISABLE;
 8003bd8:	4b0f      	ldr	r3, [pc, #60]	; (8003c18 <MX_CAN_Init+0x70>)
 8003bda:	2200      	movs	r2, #0
 8003bdc:	61da      	str	r2, [r3, #28]
	hcan.Init.AWUM = DISABLE;
 8003bde:	4b0e      	ldr	r3, [pc, #56]	; (8003c18 <MX_CAN_Init+0x70>)
 8003be0:	2200      	movs	r2, #0
 8003be2:	621a      	str	r2, [r3, #32]
	hcan.Init.NART = DISABLE;
 8003be4:	4b0c      	ldr	r3, [pc, #48]	; (8003c18 <MX_CAN_Init+0x70>)
 8003be6:	2200      	movs	r2, #0
 8003be8:	625a      	str	r2, [r3, #36]	; 0x24
	hcan.Init.RFLM = DISABLE;
 8003bea:	4b0b      	ldr	r3, [pc, #44]	; (8003c18 <MX_CAN_Init+0x70>)
 8003bec:	2200      	movs	r2, #0
 8003bee:	629a      	str	r2, [r3, #40]	; 0x28
	hcan.Init.TXFP = DISABLE;
 8003bf0:	4b09      	ldr	r3, [pc, #36]	; (8003c18 <MX_CAN_Init+0x70>)
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_CAN_Init(&hcan) != HAL_OK) {
 8003bf6:	4b08      	ldr	r3, [pc, #32]	; (8003c18 <MX_CAN_Init+0x70>)
 8003bf8:	0018      	movs	r0, r3
 8003bfa:	f7fd fee3 	bl	80019c4 <HAL_CAN_Init>
 8003bfe:	1e03      	subs	r3, r0, #0
 8003c00:	d006      	beq.n	8003c10 <MX_CAN_Init+0x68>
		_Error_Handler(__FILE__, __LINE__);
 8003c02:	2381      	movs	r3, #129	; 0x81
 8003c04:	005a      	lsls	r2, r3, #1
 8003c06:	4b06      	ldr	r3, [pc, #24]	; (8003c20 <MX_CAN_Init+0x78>)
 8003c08:	0011      	movs	r1, r2
 8003c0a:	0018      	movs	r0, r3
 8003c0c:	f000 f9d2 	bl	8003fb4 <_Error_Handler>
	}

}
 8003c10:	46c0      	nop			; (mov r8, r8)
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}
 8003c16:	46c0      	nop			; (mov r8, r8)
 8003c18:	20000028 	.word	0x20000028
 8003c1c:	40006400 	.word	0x40006400
 8003c20:	080042f4 	.word	0x080042f4

08003c24 <MX_TIM2_Init>:

/* TIM2 init function */
static void MX_TIM2_Init(void) {
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b08c      	sub	sp, #48	; 0x30
 8003c28:	af00      	add	r7, sp, #0

	TIM_ClockConfigTypeDef sClockSourceConfig;
	TIM_SlaveConfigTypeDef sSlaveConfig;
	TIM_MasterConfigTypeDef sMasterConfig;

	htim2.Instance = TIM2;
 8003c2a:	4b34      	ldr	r3, [pc, #208]	; (8003cfc <MX_TIM2_Init+0xd8>)
 8003c2c:	2280      	movs	r2, #128	; 0x80
 8003c2e:	05d2      	lsls	r2, r2, #23
 8003c30:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 128;
 8003c32:	4b32      	ldr	r3, [pc, #200]	; (8003cfc <MX_TIM2_Init+0xd8>)
 8003c34:	2280      	movs	r2, #128	; 0x80
 8003c36:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c38:	4b30      	ldr	r3, [pc, #192]	; (8003cfc <MX_TIM2_Init+0xd8>)
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 65536;
 8003c3e:	4b2f      	ldr	r3, [pc, #188]	; (8003cfc <MX_TIM2_Init+0xd8>)
 8003c40:	2280      	movs	r2, #128	; 0x80
 8003c42:	0252      	lsls	r2, r2, #9
 8003c44:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c46:	4b2d      	ldr	r3, [pc, #180]	; (8003cfc <MX_TIM2_Init+0xd8>)
 8003c48:	2200      	movs	r2, #0
 8003c4a:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c4c:	4b2b      	ldr	r3, [pc, #172]	; (8003cfc <MX_TIM2_Init+0xd8>)
 8003c4e:	2200      	movs	r2, #0
 8003c50:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8003c52:	4b2a      	ldr	r3, [pc, #168]	; (8003cfc <MX_TIM2_Init+0xd8>)
 8003c54:	0018      	movs	r0, r3
 8003c56:	f7ff f9f7 	bl	8003048 <HAL_TIM_Base_Init>
 8003c5a:	1e03      	subs	r3, r0, #0
 8003c5c:	d007      	beq.n	8003c6e <MX_TIM2_Init+0x4a>
		_Error_Handler(__FILE__, __LINE__);
 8003c5e:	2316      	movs	r3, #22
 8003c60:	33ff      	adds	r3, #255	; 0xff
 8003c62:	001a      	movs	r2, r3
 8003c64:	4b26      	ldr	r3, [pc, #152]	; (8003d00 <MX_TIM2_Init+0xdc>)
 8003c66:	0011      	movs	r1, r2
 8003c68:	0018      	movs	r0, r3
 8003c6a:	f000 f9a3 	bl	8003fb4 <_Error_Handler>
	}

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003c6e:	2320      	movs	r3, #32
 8003c70:	18fb      	adds	r3, r7, r3
 8003c72:	2280      	movs	r2, #128	; 0x80
 8003c74:	0152      	lsls	r2, r2, #5
 8003c76:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8003c78:	2320      	movs	r3, #32
 8003c7a:	18fa      	adds	r2, r7, r3
 8003c7c:	4b1f      	ldr	r3, [pc, #124]	; (8003cfc <MX_TIM2_Init+0xd8>)
 8003c7e:	0011      	movs	r1, r2
 8003c80:	0018      	movs	r0, r3
 8003c82:	f7ff fb3d 	bl	8003300 <HAL_TIM_ConfigClockSource>
 8003c86:	1e03      	subs	r3, r0, #0
 8003c88:	d006      	beq.n	8003c98 <MX_TIM2_Init+0x74>
		_Error_Handler(__FILE__, __LINE__);
 8003c8a:	238d      	movs	r3, #141	; 0x8d
 8003c8c:	005a      	lsls	r2, r3, #1
 8003c8e:	4b1c      	ldr	r3, [pc, #112]	; (8003d00 <MX_TIM2_Init+0xdc>)
 8003c90:	0011      	movs	r1, r2
 8003c92:	0018      	movs	r0, r3
 8003c94:	f000 f98e 	bl	8003fb4 <_Error_Handler>
	}

	sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8003c98:	230c      	movs	r3, #12
 8003c9a:	18fb      	adds	r3, r7, r3
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	601a      	str	r2, [r3, #0]
	sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8003ca0:	230c      	movs	r3, #12
 8003ca2:	18fb      	adds	r3, r7, r3
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	605a      	str	r2, [r3, #4]
	if (HAL_TIM_SlaveConfigSynchronization(&htim2, &sSlaveConfig) != HAL_OK) {
 8003ca8:	230c      	movs	r3, #12
 8003caa:	18fa      	adds	r2, r7, r3
 8003cac:	4b13      	ldr	r3, [pc, #76]	; (8003cfc <MX_TIM2_Init+0xd8>)
 8003cae:	0011      	movs	r1, r2
 8003cb0:	0018      	movs	r0, r3
 8003cb2:	f7ff fc05 	bl	80034c0 <HAL_TIM_SlaveConfigSynchronization>
 8003cb6:	1e03      	subs	r3, r0, #0
 8003cb8:	d006      	beq.n	8003cc8 <MX_TIM2_Init+0xa4>
		_Error_Handler(__FILE__, __LINE__);
 8003cba:	2390      	movs	r3, #144	; 0x90
 8003cbc:	005a      	lsls	r2, r3, #1
 8003cbe:	4b10      	ldr	r3, [pc, #64]	; (8003d00 <MX_TIM2_Init+0xdc>)
 8003cc0:	0011      	movs	r1, r2
 8003cc2:	0018      	movs	r0, r3
 8003cc4:	f000 f976 	bl	8003fb4 <_Error_Handler>
	}

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003cc8:	1d3b      	adds	r3, r7, #4
 8003cca:	2220      	movs	r2, #32
 8003ccc:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003cce:	1d3b      	adds	r3, r7, #4
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	605a      	str	r2, [r3, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8003cd4:	1d3a      	adds	r2, r7, #4
 8003cd6:	4b09      	ldr	r3, [pc, #36]	; (8003cfc <MX_TIM2_Init+0xd8>)
 8003cd8:	0011      	movs	r1, r2
 8003cda:	0018      	movs	r0, r3
 8003cdc:	f7ff fe08 	bl	80038f0 <HAL_TIMEx_MasterConfigSynchronization>
 8003ce0:	1e03      	subs	r3, r0, #0
 8003ce2:	d007      	beq.n	8003cf4 <MX_TIM2_Init+0xd0>
			!= HAL_OK) {
		_Error_Handler(__FILE__, __LINE__);
 8003ce4:	2328      	movs	r3, #40	; 0x28
 8003ce6:	33ff      	adds	r3, #255	; 0xff
 8003ce8:	001a      	movs	r2, r3
 8003cea:	4b05      	ldr	r3, [pc, #20]	; (8003d00 <MX_TIM2_Init+0xdc>)
 8003cec:	0011      	movs	r1, r2
 8003cee:	0018      	movs	r0, r3
 8003cf0:	f000 f960 	bl	8003fb4 <_Error_Handler>
	}

}
 8003cf4:	46c0      	nop			; (mov r8, r8)
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	b00c      	add	sp, #48	; 0x30
 8003cfa:	bd80      	pop	{r7, pc}
 8003cfc:	20000070 	.word	0x20000070
 8003d00:	080042f4 	.word	0x080042f4

08003d04 <MX_GPIO_Init>:

/** Pinout Configuration
 */
static void MX_GPIO_Init(void) {
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b082      	sub	sp, #8
 8003d08:	af00      	add	r7, sp, #0

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE()
 8003d0a:	4b10      	ldr	r3, [pc, #64]	; (8003d4c <MX_GPIO_Init+0x48>)
 8003d0c:	4a0f      	ldr	r2, [pc, #60]	; (8003d4c <MX_GPIO_Init+0x48>)
 8003d0e:	6952      	ldr	r2, [r2, #20]
 8003d10:	2180      	movs	r1, #128	; 0x80
 8003d12:	0289      	lsls	r1, r1, #10
 8003d14:	430a      	orrs	r2, r1
 8003d16:	615a      	str	r2, [r3, #20]
 8003d18:	4b0c      	ldr	r3, [pc, #48]	; (8003d4c <MX_GPIO_Init+0x48>)
 8003d1a:	695a      	ldr	r2, [r3, #20]
 8003d1c:	2380      	movs	r3, #128	; 0x80
 8003d1e:	029b      	lsls	r3, r3, #10
 8003d20:	4013      	ands	r3, r2
 8003d22:	607b      	str	r3, [r7, #4]
 8003d24:	687b      	ldr	r3, [r7, #4]
	;
	__HAL_RCC_GPIOB_CLK_ENABLE()
 8003d26:	4b09      	ldr	r3, [pc, #36]	; (8003d4c <MX_GPIO_Init+0x48>)
 8003d28:	4a08      	ldr	r2, [pc, #32]	; (8003d4c <MX_GPIO_Init+0x48>)
 8003d2a:	6952      	ldr	r2, [r2, #20]
 8003d2c:	2180      	movs	r1, #128	; 0x80
 8003d2e:	02c9      	lsls	r1, r1, #11
 8003d30:	430a      	orrs	r2, r1
 8003d32:	615a      	str	r2, [r3, #20]
 8003d34:	4b05      	ldr	r3, [pc, #20]	; (8003d4c <MX_GPIO_Init+0x48>)
 8003d36:	695a      	ldr	r2, [r3, #20]
 8003d38:	2380      	movs	r3, #128	; 0x80
 8003d3a:	02db      	lsls	r3, r3, #11
 8003d3c:	4013      	ands	r3, r2
 8003d3e:	603b      	str	r3, [r7, #0]
 8003d40:	683b      	ldr	r3, [r7, #0]
	;

}
 8003d42:	46c0      	nop			; (mov r8, r8)
 8003d44:	46bd      	mov	sp, r7
 8003d46:	b002      	add	sp, #8
 8003d48:	bd80      	pop	{r7, pc}
 8003d4a:	46c0      	nop			; (mov r8, r8)
 8003d4c:	40021000 	.word	0x40021000

08003d50 <CanSetup>:

/* USER CODE BEGIN 4 */

void CanSetup() {
 8003d50:	b580      	push	{r7, lr}
 8003d52:	af00      	add	r7, sp, #0
	if (DEBUG) {
		hcan.Instance->MCR = 0x60;
 8003d54:	4b28      	ldr	r3, [pc, #160]	; (8003df8 <CanSetup+0xa8>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	2260      	movs	r2, #96	; 0x60
 8003d5a:	601a      	str	r2, [r3, #0]
	}

	hcan.pTxMsg = &TxMessage;
 8003d5c:	4b26      	ldr	r3, [pc, #152]	; (8003df8 <CanSetup+0xa8>)
 8003d5e:	4a27      	ldr	r2, [pc, #156]	; (8003dfc <CanSetup+0xac>)
 8003d60:	631a      	str	r2, [r3, #48]	; 0x30
	hcan.pRxMsg = &RxMessage;
 8003d62:	4b25      	ldr	r3, [pc, #148]	; (8003df8 <CanSetup+0xa8>)
 8003d64:	4a26      	ldr	r2, [pc, #152]	; (8003e00 <CanSetup+0xb0>)
 8003d66:	635a      	str	r2, [r3, #52]	; 0x34

	/*##-2- Configure the CAN Filter ###########################################*/
	rxFilter.FilterNumber = 0;
 8003d68:	4b26      	ldr	r3, [pc, #152]	; (8003e04 <CanSetup+0xb4>)
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	615a      	str	r2, [r3, #20]
	rxFilter.FilterMode = CAN_FILTERMODE_IDMASK;
 8003d6e:	4b25      	ldr	r3, [pc, #148]	; (8003e04 <CanSetup+0xb4>)
 8003d70:	2200      	movs	r2, #0
 8003d72:	619a      	str	r2, [r3, #24]
	rxFilter.FilterScale = CAN_FILTERSCALE_32BIT;
 8003d74:	4b23      	ldr	r3, [pc, #140]	; (8003e04 <CanSetup+0xb4>)
 8003d76:	2201      	movs	r2, #1
 8003d78:	61da      	str	r2, [r3, #28]
	rxFilter.FilterIdHigh = 0x0000;
 8003d7a:	4b22      	ldr	r3, [pc, #136]	; (8003e04 <CanSetup+0xb4>)
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	601a      	str	r2, [r3, #0]
	rxFilter.FilterIdLow = CAN_MOTHERBOARD_ID;
 8003d80:	4b20      	ldr	r3, [pc, #128]	; (8003e04 <CanSetup+0xb4>)
 8003d82:	2200      	movs	r2, #0
 8003d84:	605a      	str	r2, [r3, #4]
	rxFilter.FilterMaskIdHigh = 0x0000;
 8003d86:	4b1f      	ldr	r3, [pc, #124]	; (8003e04 <CanSetup+0xb4>)
 8003d88:	2200      	movs	r2, #0
 8003d8a:	609a      	str	r2, [r3, #8]
	rxFilter.FilterMaskIdLow = 0x0000;
 8003d8c:	4b1d      	ldr	r3, [pc, #116]	; (8003e04 <CanSetup+0xb4>)
 8003d8e:	2200      	movs	r2, #0
 8003d90:	60da      	str	r2, [r3, #12]
	rxFilter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8003d92:	4b1c      	ldr	r3, [pc, #112]	; (8003e04 <CanSetup+0xb4>)
 8003d94:	2200      	movs	r2, #0
 8003d96:	611a      	str	r2, [r3, #16]
	rxFilter.FilterActivation = DISABLE;
 8003d98:	4b1a      	ldr	r3, [pc, #104]	; (8003e04 <CanSetup+0xb4>)
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	621a      	str	r2, [r3, #32]
	rxFilter.BankNumber = 14;
 8003d9e:	4b19      	ldr	r3, [pc, #100]	; (8003e04 <CanSetup+0xb4>)
 8003da0:	220e      	movs	r2, #14
 8003da2:	625a      	str	r2, [r3, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan, &rxFilter) != HAL_OK) {
 8003da4:	4a17      	ldr	r2, [pc, #92]	; (8003e04 <CanSetup+0xb4>)
 8003da6:	4b14      	ldr	r3, [pc, #80]	; (8003df8 <CanSetup+0xa8>)
 8003da8:	0011      	movs	r1, r2
 8003daa:	0018      	movs	r0, r3
 8003dac:	f7fd ff2e 	bl	8001c0c <HAL_CAN_ConfigFilter>
 8003db0:	1e03      	subs	r3, r0, #0
 8003db2:	d006      	beq.n	8003dc2 <CanSetup+0x72>
		/* Filter configuration Error */
		Error_Handler();
 8003db4:	23a8      	movs	r3, #168	; 0xa8
 8003db6:	005a      	lsls	r2, r3, #1
 8003db8:	4b13      	ldr	r3, [pc, #76]	; (8003e08 <CanSetup+0xb8>)
 8003dba:	0011      	movs	r1, r2
 8003dbc:	0018      	movs	r0, r3
 8003dbe:	f000 f8f9 	bl	8003fb4 <_Error_Handler>
	}

	hcan.pTxMsg->StdId = CAN_TX_ID; /*Specifies the standard identifier. This parameter must be a number between Min_Data
 8003dc2:	4b0d      	ldr	r3, [pc, #52]	; (8003df8 <CanSetup+0xa8>)
 8003dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc6:	2209      	movs	r2, #9
 8003dc8:	601a      	str	r2, [r3, #0]
	 = 0 and Max_Data = 0x7FF.*/
	hcan.pTxMsg->ExtId = 0x00; /*Specifies the extended identifier. This parameter must be a number between
 8003dca:	4b0b      	ldr	r3, [pc, #44]	; (8003df8 <CanSetup+0xa8>)
 8003dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dce:	2200      	movs	r2, #0
 8003dd0:	605a      	str	r2, [r3, #4]
	 Min_Data = 0 and Max_Data = 0x1FFFFFFF.*/
	hcan.pTxMsg->RTR = CAN_RTR_DATA; /*Specifies the type of identifier for the message that will be transmitted. This parameter
 8003dd2:	4b09      	ldr	r3, [pc, #36]	; (8003df8 <CanSetup+0xa8>)
 8003dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	60da      	str	r2, [r3, #12]
	 can be a value of CAN_identifier_type*/
	hcan.pTxMsg->IDE = CAN_ID_STD; /*Specifies the type of frame for the received message. This parameter can be a value
 8003dda:	4b07      	ldr	r3, [pc, #28]	; (8003df8 <CanSetup+0xa8>)
 8003ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dde:	2200      	movs	r2, #0
 8003de0:	609a      	str	r2, [r3, #8]
	 of CAN_remote_transmission_request*/
	hcan.pTxMsg->DLC = 8; /*Specifies the length of the frame that will be transmitted. This parameter must be a number between
 8003de2:	4b05      	ldr	r3, [pc, #20]	; (8003df8 <CanSetup+0xa8>)
 8003de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003de6:	2208      	movs	r2, #8
 8003de8:	611a      	str	r2, [r3, #16]
	 Min_Data = 0 and Max_Data = 8. */
	hcan.pTxMsg->Data[0] = 0; /*Contains the data to be transmitted. This parameter must be a number between
 8003dea:	4b03      	ldr	r3, [pc, #12]	; (8003df8 <CanSetup+0xa8>)
 8003dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dee:	2200      	movs	r2, #0
 8003df0:	751a      	strb	r2, [r3, #20]
	 Min_Data = 0 and Max_Data = 0xFF.*/
}
 8003df2:	46c0      	nop			; (mov r8, r8)
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bd80      	pop	{r7, pc}
 8003df8:	20000028 	.word	0x20000028
 8003dfc:	200000b0 	.word	0x200000b0
 8003e00:	20000118 	.word	0x20000118
 8003e04:	20000148 	.word	0x20000148
 8003e08:	080042f4 	.word	0x080042f4

08003e0c <InitBattery>:

void InitBattery() {
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	af00      	add	r7, sp, #0
	CanSetup();
 8003e10:	f7ff ff9e 	bl	8003d50 <CanSetup>
	HAL_ADCEx_Calibration_Start(&hadc);
 8003e14:	4b06      	ldr	r3, [pc, #24]	; (8003e30 <InitBattery+0x24>)
 8003e16:	0018      	movs	r0, r3
 8003e18:	f7fd fd3a 	bl	8001890 <HAL_ADCEx_Calibration_Start>
	BatteryMonitor.GetReadings = &GetVoltageCurrent;
 8003e1c:	4b05      	ldr	r3, [pc, #20]	; (8003e34 <InitBattery+0x28>)
 8003e1e:	4a06      	ldr	r2, [pc, #24]	; (8003e38 <InitBattery+0x2c>)
 8003e20:	609a      	str	r2, [r3, #8]
	HAL_TIM_Base_Start_IT(&htim2);
 8003e22:	4b06      	ldr	r3, [pc, #24]	; (8003e3c <InitBattery+0x30>)
 8003e24:	0018      	movs	r0, r3
 8003e26:	f7ff f93b 	bl	80030a0 <HAL_TIM_Base_Start_IT>
}
 8003e2a:	46c0      	nop			; (mov r8, r8)
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}
 8003e30:	200000cc 	.word	0x200000cc
 8003e34:	2000013c 	.word	0x2000013c
 8003e38:	08003e41 	.word	0x08003e41
 8003e3c:	20000070 	.word	0x20000070

08003e40 <GetVoltageCurrent>:

void GetVoltageCurrent() {
 8003e40:	b590      	push	{r4, r7, lr}
 8003e42:	b083      	sub	sp, #12
 8003e44:	af00      	add	r7, sp, #0
	BatteryMonitor.Current.Diagnostic = 0;
 8003e46:	4b52      	ldr	r3, [pc, #328]	; (8003f90 <GetVoltageCurrent+0x150>)
 8003e48:	2200      	movs	r2, #0
 8003e4a:	605a      	str	r2, [r3, #4]
	BatteryMonitor.Voltage.Diagnostic = 0;
 8003e4c:	4b50      	ldr	r3, [pc, #320]	; (8003f90 <GetVoltageCurrent+0x150>)
 8003e4e:	2200      	movs	r2, #0
 8003e50:	601a      	str	r2, [r3, #0]
	int LpfTaps = 5000;
 8003e52:	4b50      	ldr	r3, [pc, #320]	; (8003f94 <GetVoltageCurrent+0x154>)
 8003e54:	603b      	str	r3, [r7, #0]

	for (int i = 0; i < LpfTaps; i++) {
 8003e56:	2300      	movs	r3, #0
 8003e58:	607b      	str	r3, [r7, #4]
 8003e5a:	e041      	b.n	8003ee0 <GetVoltageCurrent+0xa0>
		HAL_ADC_Start(&hadc);
 8003e5c:	4b4e      	ldr	r3, [pc, #312]	; (8003f98 <GetVoltageCurrent+0x158>)
 8003e5e:	0018      	movs	r0, r3
 8003e60:	f7fd f9ac 	bl	80011bc <HAL_ADC_Start>
		while (HAL_ADC_PollForConversion(&hadc, 10) != HAL_OK)
 8003e64:	46c0      	nop			; (mov r8, r8)
 8003e66:	4b4c      	ldr	r3, [pc, #304]	; (8003f98 <GetVoltageCurrent+0x158>)
 8003e68:	210a      	movs	r1, #10
 8003e6a:	0018      	movs	r0, r3
 8003e6c:	f7fd fa3c 	bl	80012e8 <HAL_ADC_PollForConversion>
 8003e70:	1e03      	subs	r3, r0, #0
 8003e72:	d1f8      	bne.n	8003e66 <GetVoltageCurrent+0x26>
			;
		BatteryMonitor.Current.Diagnostic += (float) (HAL_ADC_GetValue(&hadc));
 8003e74:	4b48      	ldr	r3, [pc, #288]	; (8003f98 <GetVoltageCurrent+0x158>)
 8003e76:	0018      	movs	r0, r3
 8003e78:	f7fd fac6 	bl	8001408 <HAL_ADC_GetValue>
 8003e7c:	0003      	movs	r3, r0
 8003e7e:	0018      	movs	r0, r3
 8003e80:	f7fc ffb4 	bl	8000dec <__aeabi_ui2f>
 8003e84:	1c02      	adds	r2, r0, #0
 8003e86:	4b42      	ldr	r3, [pc, #264]	; (8003f90 <GetVoltageCurrent+0x150>)
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	1c11      	adds	r1, r2, #0
 8003e8c:	1c18      	adds	r0, r3, #0
 8003e8e:	f7fc f9c7 	bl	8000220 <__aeabi_fadd>
 8003e92:	1c03      	adds	r3, r0, #0
 8003e94:	1c1a      	adds	r2, r3, #0
 8003e96:	4b3e      	ldr	r3, [pc, #248]	; (8003f90 <GetVoltageCurrent+0x150>)
 8003e98:	605a      	str	r2, [r3, #4]

		HAL_ADC_Start(&hadc);
 8003e9a:	4b3f      	ldr	r3, [pc, #252]	; (8003f98 <GetVoltageCurrent+0x158>)
 8003e9c:	0018      	movs	r0, r3
 8003e9e:	f7fd f98d 	bl	80011bc <HAL_ADC_Start>
		while (HAL_ADC_PollForConversion(&hadc, 10) != HAL_OK)
 8003ea2:	46c0      	nop			; (mov r8, r8)
 8003ea4:	4b3c      	ldr	r3, [pc, #240]	; (8003f98 <GetVoltageCurrent+0x158>)
 8003ea6:	210a      	movs	r1, #10
 8003ea8:	0018      	movs	r0, r3
 8003eaa:	f7fd fa1d 	bl	80012e8 <HAL_ADC_PollForConversion>
 8003eae:	1e03      	subs	r3, r0, #0
 8003eb0:	d1f8      	bne.n	8003ea4 <GetVoltageCurrent+0x64>
			;
		BatteryMonitor.Voltage.Diagnostic += (float) (HAL_ADC_GetValue(&hadc));
 8003eb2:	4b39      	ldr	r3, [pc, #228]	; (8003f98 <GetVoltageCurrent+0x158>)
 8003eb4:	0018      	movs	r0, r3
 8003eb6:	f7fd faa7 	bl	8001408 <HAL_ADC_GetValue>
 8003eba:	0003      	movs	r3, r0
 8003ebc:	0018      	movs	r0, r3
 8003ebe:	f7fc ff95 	bl	8000dec <__aeabi_ui2f>
 8003ec2:	1c02      	adds	r2, r0, #0
 8003ec4:	4b32      	ldr	r3, [pc, #200]	; (8003f90 <GetVoltageCurrent+0x150>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	1c11      	adds	r1, r2, #0
 8003eca:	1c18      	adds	r0, r3, #0
 8003ecc:	f7fc f9a8 	bl	8000220 <__aeabi_fadd>
 8003ed0:	1c03      	adds	r3, r0, #0
 8003ed2:	1c1a      	adds	r2, r3, #0
 8003ed4:	4b2e      	ldr	r3, [pc, #184]	; (8003f90 <GetVoltageCurrent+0x150>)
 8003ed6:	601a      	str	r2, [r3, #0]
		asm(" nop");
 8003ed8:	46c0      	nop			; (mov r8, r8)
	for (int i = 0; i < LpfTaps; i++) {
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	3301      	adds	r3, #1
 8003ede:	607b      	str	r3, [r7, #4]
 8003ee0:	687a      	ldr	r2, [r7, #4]
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	429a      	cmp	r2, r3
 8003ee6:	dbb9      	blt.n	8003e5c <GetVoltageCurrent+0x1c>
	}
	HAL_ADC_Stop(&hadc);
 8003ee8:	4b2b      	ldr	r3, [pc, #172]	; (8003f98 <GetVoltageCurrent+0x158>)
 8003eea:	0018      	movs	r0, r3
 8003eec:	f7fd f9ba 	bl	8001264 <HAL_ADC_Stop>

	BatteryMonitor.Current.Diagnostic /= (float) LpfTaps;
 8003ef0:	4b27      	ldr	r3, [pc, #156]	; (8003f90 <GetVoltageCurrent+0x150>)
 8003ef2:	685c      	ldr	r4, [r3, #4]
 8003ef4:	6838      	ldr	r0, [r7, #0]
 8003ef6:	f7fc ff29 	bl	8000d4c <__aeabi_i2f>
 8003efa:	1c03      	adds	r3, r0, #0
 8003efc:	1c19      	adds	r1, r3, #0
 8003efe:	1c20      	adds	r0, r4, #0
 8003f00:	f7fc fb20 	bl	8000544 <__aeabi_fdiv>
 8003f04:	1c03      	adds	r3, r0, #0
 8003f06:	1c1a      	adds	r2, r3, #0
 8003f08:	4b21      	ldr	r3, [pc, #132]	; (8003f90 <GetVoltageCurrent+0x150>)
 8003f0a:	605a      	str	r2, [r3, #4]
	asm(" nop");
 8003f0c:	46c0      	nop			; (mov r8, r8)
	//	BatteryMonitor.Current.Diagnostic = ((BatteryMonitor.Current.Diagnostic) / AdcMax) * Vref;
//BatteryMonitor.Current.Diagnostic = 28.21f*BatteryMonitor.Current.Diagnostic-0.2195f;

	BatteryMonitor.Voltage.Diagnostic /= (float) LpfTaps;
 8003f0e:	4b20      	ldr	r3, [pc, #128]	; (8003f90 <GetVoltageCurrent+0x150>)
 8003f10:	681c      	ldr	r4, [r3, #0]
 8003f12:	6838      	ldr	r0, [r7, #0]
 8003f14:	f7fc ff1a 	bl	8000d4c <__aeabi_i2f>
 8003f18:	1c03      	adds	r3, r0, #0
 8003f1a:	1c19      	adds	r1, r3, #0
 8003f1c:	1c20      	adds	r0, r4, #0
 8003f1e:	f7fc fb11 	bl	8000544 <__aeabi_fdiv>
 8003f22:	1c03      	adds	r3, r0, #0
 8003f24:	1c1a      	adds	r2, r3, #0
 8003f26:	4b1a      	ldr	r3, [pc, #104]	; (8003f90 <GetVoltageCurrent+0x150>)
 8003f28:	601a      	str	r2, [r3, #0]
	BatteryMonitor.Voltage.Diagnostic = ((BatteryMonitor.Voltage.Diagnostic) / AdcMax) * Vref; //Vres_ref !=
 8003f2a:	4b19      	ldr	r3, [pc, #100]	; (8003f90 <GetVoltageCurrent+0x150>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	491b      	ldr	r1, [pc, #108]	; (8003f9c <GetVoltageCurrent+0x15c>)
 8003f30:	1c18      	adds	r0, r3, #0
 8003f32:	f7fc fb07 	bl	8000544 <__aeabi_fdiv>
 8003f36:	1c03      	adds	r3, r0, #0
 8003f38:	4919      	ldr	r1, [pc, #100]	; (8003fa0 <GetVoltageCurrent+0x160>)
 8003f3a:	1c18      	adds	r0, r3, #0
 8003f3c:	f7fc fc4a 	bl	80007d4 <__aeabi_fmul>
 8003f40:	1c03      	adds	r3, r0, #0
 8003f42:	1c1a      	adds	r2, r3, #0
 8003f44:	4b12      	ldr	r3, [pc, #72]	; (8003f90 <GetVoltageCurrent+0x150>)
 8003f46:	601a      	str	r2, [r3, #0]
	BatteryMonitor.Voltage.Diagnostic = ((RESISTOR1 + RESISTOR2_V2) / (RESISTOR2_V2)) * (BatteryMonitor.Voltage.Diagnostic);
 8003f48:	4b11      	ldr	r3, [pc, #68]	; (8003f90 <GetVoltageCurrent+0x150>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4915      	ldr	r1, [pc, #84]	; (8003fa4 <GetVoltageCurrent+0x164>)
 8003f4e:	1c18      	adds	r0, r3, #0
 8003f50:	f7fc fc40 	bl	80007d4 <__aeabi_fmul>
 8003f54:	1c03      	adds	r3, r0, #0
 8003f56:	1c1a      	adds	r2, r3, #0
 8003f58:	4b0d      	ldr	r3, [pc, #52]	; (8003f90 <GetVoltageCurrent+0x150>)
 8003f5a:	601a      	str	r2, [r3, #0]
//	}
//	else
//	{
//		BatteryMonitor.Current.Diagnostic = BatteryMonitor.Current.Diagnostic*209.2f+0.27762;
//	}
	BatteryMonitor.Current.Diagnostic = 0.1505f*(BatteryMonitor.Current.Diagnostic)- 0.01677f + 0.10f;
 8003f5c:	4b0c      	ldr	r3, [pc, #48]	; (8003f90 <GetVoltageCurrent+0x150>)
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	4911      	ldr	r1, [pc, #68]	; (8003fa8 <GetVoltageCurrent+0x168>)
 8003f62:	1c18      	adds	r0, r3, #0
 8003f64:	f7fc fc36 	bl	80007d4 <__aeabi_fmul>
 8003f68:	1c03      	adds	r3, r0, #0
 8003f6a:	4910      	ldr	r1, [pc, #64]	; (8003fac <GetVoltageCurrent+0x16c>)
 8003f6c:	1c18      	adds	r0, r3, #0
 8003f6e:	f7fc fd51 	bl	8000a14 <__aeabi_fsub>
 8003f72:	1c03      	adds	r3, r0, #0
 8003f74:	490e      	ldr	r1, [pc, #56]	; (8003fb0 <GetVoltageCurrent+0x170>)
 8003f76:	1c18      	adds	r0, r3, #0
 8003f78:	f7fc f952 	bl	8000220 <__aeabi_fadd>
 8003f7c:	1c03      	adds	r3, r0, #0
 8003f7e:	1c1a      	adds	r2, r3, #0
 8003f80:	4b03      	ldr	r3, [pc, #12]	; (8003f90 <GetVoltageCurrent+0x150>)
 8003f82:	605a      	str	r2, [r3, #4]
	asm(" nop");
 8003f84:	46c0      	nop			; (mov r8, r8)
}
 8003f86:	46c0      	nop			; (mov r8, r8)
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	b003      	add	sp, #12
 8003f8c:	bd90      	pop	{r4, r7, pc}
 8003f8e:	46c0      	nop			; (mov r8, r8)
 8003f90:	2000013c 	.word	0x2000013c
 8003f94:	00001388 	.word	0x00001388
 8003f98:	200000cc 	.word	0x200000cc
 8003f9c:	457ff000 	.word	0x457ff000
 8003fa0:	40533333 	.word	0x40533333
 8003fa4:	414026c3 	.word	0x414026c3
 8003fa8:	3e1a1cac 	.word	0x3e1a1cac
 8003fac:	3c89613d 	.word	0x3c89613d
 8003fb0:	3dcccccd 	.word	0x3dcccccd

08003fb4 <_Error_Handler>:
 *
 *
 * @param  line: The line in file as a number.
 * @retval None
 */
void _Error_Handler(char *file, int line) {
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b082      	sub	sp, #8
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
 8003fbc:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	while (1) {
 8003fbe:	e7fe      	b.n	8003fbe <_Error_Handler+0xa>

08003fc0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b082      	sub	sp, #8
 8003fc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003fc6:	4b12      	ldr	r3, [pc, #72]	; (8004010 <HAL_MspInit+0x50>)
 8003fc8:	4a11      	ldr	r2, [pc, #68]	; (8004010 <HAL_MspInit+0x50>)
 8003fca:	6992      	ldr	r2, [r2, #24]
 8003fcc:	2101      	movs	r1, #1
 8003fce:	430a      	orrs	r2, r1
 8003fd0:	619a      	str	r2, [r3, #24]
 8003fd2:	4b0f      	ldr	r3, [pc, #60]	; (8004010 <HAL_MspInit+0x50>)
 8003fd4:	699b      	ldr	r3, [r3, #24]
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	4013      	ands	r3, r2
 8003fda:	607b      	str	r3, [r7, #4]
 8003fdc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8003fde:	2305      	movs	r3, #5
 8003fe0:	425b      	negs	r3, r3
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	2100      	movs	r1, #0
 8003fe6:	0018      	movs	r0, r3
 8003fe8:	f7fe f96a 	bl	80022c0 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8003fec:	2302      	movs	r3, #2
 8003fee:	425b      	negs	r3, r3
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	2100      	movs	r1, #0
 8003ff4:	0018      	movs	r0, r3
 8003ff6:	f7fe f963 	bl	80022c0 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	425b      	negs	r3, r3
 8003ffe:	2200      	movs	r2, #0
 8004000:	2100      	movs	r1, #0
 8004002:	0018      	movs	r0, r3
 8004004:	f7fe f95c 	bl	80022c0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004008:	46c0      	nop			; (mov r8, r8)
 800400a:	46bd      	mov	sp, r7
 800400c:	b002      	add	sp, #8
 800400e:	bd80      	pop	{r7, pc}
 8004010:	40021000 	.word	0x40021000

08004014 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b088      	sub	sp, #32
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a14      	ldr	r2, [pc, #80]	; (8004074 <HAL_ADC_MspInit+0x60>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d121      	bne.n	800406a <HAL_ADC_MspInit+0x56>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004026:	4b14      	ldr	r3, [pc, #80]	; (8004078 <HAL_ADC_MspInit+0x64>)
 8004028:	4a13      	ldr	r2, [pc, #76]	; (8004078 <HAL_ADC_MspInit+0x64>)
 800402a:	6992      	ldr	r2, [r2, #24]
 800402c:	2180      	movs	r1, #128	; 0x80
 800402e:	0089      	lsls	r1, r1, #2
 8004030:	430a      	orrs	r2, r1
 8004032:	619a      	str	r2, [r3, #24]
 8004034:	4b10      	ldr	r3, [pc, #64]	; (8004078 <HAL_ADC_MspInit+0x64>)
 8004036:	699a      	ldr	r2, [r3, #24]
 8004038:	2380      	movs	r3, #128	; 0x80
 800403a:	009b      	lsls	r3, r3, #2
 800403c:	4013      	ands	r3, r2
 800403e:	60bb      	str	r3, [r7, #8]
 8004040:	68bb      	ldr	r3, [r7, #8]
  
    /**ADC GPIO Configuration    
    PA0     ------> ADC_IN0
    PA1     ------> ADC_IN1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004042:	230c      	movs	r3, #12
 8004044:	18fb      	adds	r3, r7, r3
 8004046:	2203      	movs	r2, #3
 8004048:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800404a:	230c      	movs	r3, #12
 800404c:	18fb      	adds	r3, r7, r3
 800404e:	2203      	movs	r2, #3
 8004050:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004052:	230c      	movs	r3, #12
 8004054:	18fb      	adds	r3, r7, r3
 8004056:	2200      	movs	r2, #0
 8004058:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800405a:	230c      	movs	r3, #12
 800405c:	18fa      	adds	r2, r7, r3
 800405e:	2390      	movs	r3, #144	; 0x90
 8004060:	05db      	lsls	r3, r3, #23
 8004062:	0011      	movs	r1, r2
 8004064:	0018      	movs	r0, r3
 8004066:	f7fe f985 	bl	8002374 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800406a:	46c0      	nop			; (mov r8, r8)
 800406c:	46bd      	mov	sp, r7
 800406e:	b008      	add	sp, #32
 8004070:	bd80      	pop	{r7, pc}
 8004072:	46c0      	nop			; (mov r8, r8)
 8004074:	40012400 	.word	0x40012400
 8004078:	40021000 	.word	0x40021000

0800407c <HAL_CAN_MspInit>:
  }

}

void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b088      	sub	sp, #32
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hcan->Instance==CAN)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a18      	ldr	r2, [pc, #96]	; (80040ec <HAL_CAN_MspInit+0x70>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d129      	bne.n	80040e2 <HAL_CAN_MspInit+0x66>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800408e:	4b18      	ldr	r3, [pc, #96]	; (80040f0 <HAL_CAN_MspInit+0x74>)
 8004090:	4a17      	ldr	r2, [pc, #92]	; (80040f0 <HAL_CAN_MspInit+0x74>)
 8004092:	69d2      	ldr	r2, [r2, #28]
 8004094:	2180      	movs	r1, #128	; 0x80
 8004096:	0489      	lsls	r1, r1, #18
 8004098:	430a      	orrs	r2, r1
 800409a:	61da      	str	r2, [r3, #28]
 800409c:	4b14      	ldr	r3, [pc, #80]	; (80040f0 <HAL_CAN_MspInit+0x74>)
 800409e:	69da      	ldr	r2, [r3, #28]
 80040a0:	2380      	movs	r3, #128	; 0x80
 80040a2:	049b      	lsls	r3, r3, #18
 80040a4:	4013      	ands	r3, r2
 80040a6:	60bb      	str	r3, [r7, #8]
 80040a8:	68bb      	ldr	r3, [r7, #8]
  
    /**CAN GPIO Configuration    
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80040aa:	230c      	movs	r3, #12
 80040ac:	18fb      	adds	r3, r7, r3
 80040ae:	22c0      	movs	r2, #192	; 0xc0
 80040b0:	0092      	lsls	r2, r2, #2
 80040b2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040b4:	230c      	movs	r3, #12
 80040b6:	18fb      	adds	r3, r7, r3
 80040b8:	2202      	movs	r2, #2
 80040ba:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040bc:	230c      	movs	r3, #12
 80040be:	18fb      	adds	r3, r7, r3
 80040c0:	2200      	movs	r2, #0
 80040c2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80040c4:	230c      	movs	r3, #12
 80040c6:	18fb      	adds	r3, r7, r3
 80040c8:	2203      	movs	r2, #3
 80040ca:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 80040cc:	230c      	movs	r3, #12
 80040ce:	18fb      	adds	r3, r7, r3
 80040d0:	2204      	movs	r2, #4
 80040d2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040d4:	230c      	movs	r3, #12
 80040d6:	18fb      	adds	r3, r7, r3
 80040d8:	4a06      	ldr	r2, [pc, #24]	; (80040f4 <HAL_CAN_MspInit+0x78>)
 80040da:	0019      	movs	r1, r3
 80040dc:	0010      	movs	r0, r2
 80040de:	f7fe f949 	bl	8002374 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 80040e2:	46c0      	nop			; (mov r8, r8)
 80040e4:	46bd      	mov	sp, r7
 80040e6:	b008      	add	sp, #32
 80040e8:	bd80      	pop	{r7, pc}
 80040ea:	46c0      	nop			; (mov r8, r8)
 80040ec:	40006400 	.word	0x40006400
 80040f0:	40021000 	.word	0x40021000
 80040f4:	48000400 	.word	0x48000400

080040f8 <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b084      	sub	sp, #16
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]

  if(htim_base->Instance==TIM2)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681a      	ldr	r2, [r3, #0]
 8004104:	2380      	movs	r3, #128	; 0x80
 8004106:	05db      	lsls	r3, r3, #23
 8004108:	429a      	cmp	r2, r3
 800410a:	d113      	bne.n	8004134 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800410c:	4b0b      	ldr	r3, [pc, #44]	; (800413c <HAL_TIM_Base_MspInit+0x44>)
 800410e:	4a0b      	ldr	r2, [pc, #44]	; (800413c <HAL_TIM_Base_MspInit+0x44>)
 8004110:	69d2      	ldr	r2, [r2, #28]
 8004112:	2101      	movs	r1, #1
 8004114:	430a      	orrs	r2, r1
 8004116:	61da      	str	r2, [r3, #28]
 8004118:	4b08      	ldr	r3, [pc, #32]	; (800413c <HAL_TIM_Base_MspInit+0x44>)
 800411a:	69db      	ldr	r3, [r3, #28]
 800411c:	2201      	movs	r2, #1
 800411e:	4013      	ands	r3, r2
 8004120:	60fb      	str	r3, [r7, #12]
 8004122:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004124:	2200      	movs	r2, #0
 8004126:	2100      	movs	r1, #0
 8004128:	200f      	movs	r0, #15
 800412a:	f7fe f8c9 	bl	80022c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800412e:	200f      	movs	r0, #15
 8004130:	f7fe f8dc 	bl	80022ec <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8004134:	46c0      	nop			; (mov r8, r8)
 8004136:	46bd      	mov	sp, r7
 8004138:	b004      	add	sp, #16
 800413a:	bd80      	pop	{r7, pc}
 800413c:	40021000 	.word	0x40021000

08004140 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004144:	46c0      	nop			; (mov r8, r8)
 8004146:	46bd      	mov	sp, r7
 8004148:	bd80      	pop	{r7, pc}

0800414a <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800414a:	b580      	push	{r7, lr}
 800414c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800414e:	e7fe      	b.n	800414e <HardFault_Handler+0x4>

08004150 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8004154:	46c0      	nop			; (mov r8, r8)
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}

0800415a <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 800415a:	b580      	push	{r7, lr}
 800415c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800415e:	46c0      	nop			; (mov r8, r8)
 8004160:	46bd      	mov	sp, r7
 8004162:	bd80      	pop	{r7, pc}

08004164 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004168:	f7fc fed4 	bl	8000f14 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 800416c:	f7fe f8f6 	bl	800235c <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004170:	46c0      	nop			; (mov r8, r8)
 8004172:	46bd      	mov	sp, r7
 8004174:	bd80      	pop	{r7, pc}
	...

08004178 <TIM2_IRQHandler>:

/**
* @brief This function handles TIM2 global interrupt.
*/
void TIM2_IRQHandler(void)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
  TimerIntFlag = 1;
 800417c:	4b04      	ldr	r3, [pc, #16]	; (8004190 <TIM2_IRQHandler+0x18>)
 800417e:	2201      	movs	r2, #1
 8004180:	601a      	str	r2, [r3, #0]

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004182:	4b04      	ldr	r3, [pc, #16]	; (8004194 <TIM2_IRQHandler+0x1c>)
 8004184:	0018      	movs	r0, r3
 8004186:	f7fe ffa4 	bl	80030d2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800418a:	46c0      	nop			; (mov r8, r8)
 800418c:	46bd      	mov	sp, r7
 800418e:	bd80      	pop	{r7, pc}
 8004190:	20000020 	.word	0x20000020
 8004194:	20000070 	.word	0x20000070

08004198 <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 800419c:	4b1a      	ldr	r3, [pc, #104]	; (8004208 <SystemInit+0x70>)
 800419e:	4a1a      	ldr	r2, [pc, #104]	; (8004208 <SystemInit+0x70>)
 80041a0:	6812      	ldr	r2, [r2, #0]
 80041a2:	2101      	movs	r1, #1
 80041a4:	430a      	orrs	r2, r1
 80041a6:	601a      	str	r2, [r3, #0]
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 80041a8:	4b17      	ldr	r3, [pc, #92]	; (8004208 <SystemInit+0x70>)
 80041aa:	4a17      	ldr	r2, [pc, #92]	; (8004208 <SystemInit+0x70>)
 80041ac:	6852      	ldr	r2, [r2, #4]
 80041ae:	4917      	ldr	r1, [pc, #92]	; (800420c <SystemInit+0x74>)
 80041b0:	400a      	ands	r2, r1
 80041b2:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 80041b4:	4b14      	ldr	r3, [pc, #80]	; (8004208 <SystemInit+0x70>)
 80041b6:	4a14      	ldr	r2, [pc, #80]	; (8004208 <SystemInit+0x70>)
 80041b8:	6812      	ldr	r2, [r2, #0]
 80041ba:	4915      	ldr	r1, [pc, #84]	; (8004210 <SystemInit+0x78>)
 80041bc:	400a      	ands	r2, r1
 80041be:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 80041c0:	4b11      	ldr	r3, [pc, #68]	; (8004208 <SystemInit+0x70>)
 80041c2:	4a11      	ldr	r2, [pc, #68]	; (8004208 <SystemInit+0x70>)
 80041c4:	6812      	ldr	r2, [r2, #0]
 80041c6:	4913      	ldr	r1, [pc, #76]	; (8004214 <SystemInit+0x7c>)
 80041c8:	400a      	ands	r2, r1
 80041ca:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 80041cc:	4b0e      	ldr	r3, [pc, #56]	; (8004208 <SystemInit+0x70>)
 80041ce:	4a0e      	ldr	r2, [pc, #56]	; (8004208 <SystemInit+0x70>)
 80041d0:	6852      	ldr	r2, [r2, #4]
 80041d2:	4911      	ldr	r1, [pc, #68]	; (8004218 <SystemInit+0x80>)
 80041d4:	400a      	ands	r2, r1
 80041d6:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 80041d8:	4b0b      	ldr	r3, [pc, #44]	; (8004208 <SystemInit+0x70>)
 80041da:	4a0b      	ldr	r2, [pc, #44]	; (8004208 <SystemInit+0x70>)
 80041dc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80041de:	210f      	movs	r1, #15
 80041e0:	438a      	bics	r2, r1
 80041e2:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined (STM32F072xB) || defined (STM32F078xx)
  /* Reset USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW, USBSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFCFE2CU;
 80041e4:	4b08      	ldr	r3, [pc, #32]	; (8004208 <SystemInit+0x70>)
 80041e6:	4a08      	ldr	r2, [pc, #32]	; (8004208 <SystemInit+0x70>)
 80041e8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80041ea:	490c      	ldr	r1, [pc, #48]	; (800421c <SystemInit+0x84>)
 80041ec:	400a      	ands	r2, r1
 80041ee:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 80041f0:	4b05      	ldr	r3, [pc, #20]	; (8004208 <SystemInit+0x70>)
 80041f2:	4a05      	ldr	r2, [pc, #20]	; (8004208 <SystemInit+0x70>)
 80041f4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80041f6:	2101      	movs	r1, #1
 80041f8:	438a      	bics	r2, r1
 80041fa:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 80041fc:	4b02      	ldr	r3, [pc, #8]	; (8004208 <SystemInit+0x70>)
 80041fe:	2200      	movs	r2, #0
 8004200:	609a      	str	r2, [r3, #8]

}
 8004202:	46c0      	nop			; (mov r8, r8)
 8004204:	46bd      	mov	sp, r7
 8004206:	bd80      	pop	{r7, pc}
 8004208:	40021000 	.word	0x40021000
 800420c:	08ffb80c 	.word	0x08ffb80c
 8004210:	fef6ffff 	.word	0xfef6ffff
 8004214:	fffbffff 	.word	0xfffbffff
 8004218:	ffc0ffff 	.word	0xffc0ffff
 800421c:	fffcfe2c 	.word	0xfffcfe2c

08004220 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004220:	480d      	ldr	r0, [pc, #52]	; (8004258 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004222:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004224:	480d      	ldr	r0, [pc, #52]	; (800425c <LoopForever+0x6>)
  ldr r1, =_edata
 8004226:	490e      	ldr	r1, [pc, #56]	; (8004260 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004228:	4a0e      	ldr	r2, [pc, #56]	; (8004264 <LoopForever+0xe>)
  movs r3, #0
 800422a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800422c:	e002      	b.n	8004234 <LoopCopyDataInit>

0800422e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800422e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004230:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004232:	3304      	adds	r3, #4

08004234 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004234:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004236:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004238:	d3f9      	bcc.n	800422e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800423a:	4a0b      	ldr	r2, [pc, #44]	; (8004268 <LoopForever+0x12>)
  ldr r4, =_ebss
 800423c:	4c0b      	ldr	r4, [pc, #44]	; (800426c <LoopForever+0x16>)
  movs r3, #0
 800423e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004240:	e001      	b.n	8004246 <LoopFillZerobss>

08004242 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004242:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004244:	3204      	adds	r2, #4

08004246 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004246:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004248:	d3fb      	bcc.n	8004242 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800424a:	f7ff ffa5 	bl	8004198 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800424e:	f000 f811 	bl	8004274 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004252:	f7ff fba1 	bl	8003998 <main>

08004256 <LoopForever>:

LoopForever:
    b LoopForever
 8004256:	e7fe      	b.n	8004256 <LoopForever>
  ldr   r0, =_estack
 8004258:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 800425c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004260:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8004264:	080043dc 	.word	0x080043dc
  ldr r2, =_sbss
 8004268:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 800426c:	20000170 	.word	0x20000170

08004270 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004270:	e7fe      	b.n	8004270 <ADC1_COMP_IRQHandler>
	...

08004274 <__libc_init_array>:
 8004274:	b570      	push	{r4, r5, r6, lr}
 8004276:	2600      	movs	r6, #0
 8004278:	4d0c      	ldr	r5, [pc, #48]	; (80042ac <__libc_init_array+0x38>)
 800427a:	4c0d      	ldr	r4, [pc, #52]	; (80042b0 <__libc_init_array+0x3c>)
 800427c:	1b64      	subs	r4, r4, r5
 800427e:	10a4      	asrs	r4, r4, #2
 8004280:	42a6      	cmp	r6, r4
 8004282:	d109      	bne.n	8004298 <__libc_init_array+0x24>
 8004284:	2600      	movs	r6, #0
 8004286:	f000 f819 	bl	80042bc <_init>
 800428a:	4d0a      	ldr	r5, [pc, #40]	; (80042b4 <__libc_init_array+0x40>)
 800428c:	4c0a      	ldr	r4, [pc, #40]	; (80042b8 <__libc_init_array+0x44>)
 800428e:	1b64      	subs	r4, r4, r5
 8004290:	10a4      	asrs	r4, r4, #2
 8004292:	42a6      	cmp	r6, r4
 8004294:	d105      	bne.n	80042a2 <__libc_init_array+0x2e>
 8004296:	bd70      	pop	{r4, r5, r6, pc}
 8004298:	00b3      	lsls	r3, r6, #2
 800429a:	58eb      	ldr	r3, [r5, r3]
 800429c:	4798      	blx	r3
 800429e:	3601      	adds	r6, #1
 80042a0:	e7ee      	b.n	8004280 <__libc_init_array+0xc>
 80042a2:	00b3      	lsls	r3, r6, #2
 80042a4:	58eb      	ldr	r3, [r5, r3]
 80042a6:	4798      	blx	r3
 80042a8:	3601      	adds	r6, #1
 80042aa:	e7f2      	b.n	8004292 <__libc_init_array+0x1e>
 80042ac:	080043d4 	.word	0x080043d4
 80042b0:	080043d4 	.word	0x080043d4
 80042b4:	080043d4 	.word	0x080043d4
 80042b8:	080043d8 	.word	0x080043d8

080042bc <_init>:
 80042bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042be:	46c0      	nop			; (mov r8, r8)
 80042c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042c2:	bc08      	pop	{r3}
 80042c4:	469e      	mov	lr, r3
 80042c6:	4770      	bx	lr

080042c8 <_fini>:
 80042c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042ca:	46c0      	nop			; (mov r8, r8)
 80042cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042ce:	bc08      	pop	{r3}
 80042d0:	469e      	mov	lr, r3
 80042d2:	4770      	bx	lr
