{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 30 19:39:58 2018 " "Info: Processing started: Sun Sep 30 19:39:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LAB2 -c LAB2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LAB2 -c LAB2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { 48 184 352 64 "CLK" "" } } } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "clock " "Warning: Clock Setting \"clock\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_4pi.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_4pi.tdf" 61 8 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_4pi.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_4pi.tdf" 61 8 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst29 " "Info: Detected ripple clock \"inst29\" as buffer" {  } { { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { 8 976 1040 88 "inst29" "" } } } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst29" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst24 " "Info: Detected gated clock \"inst24\" as buffer" {  } { { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { -104 1032 1080 -40 "inst24" "" } } } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_4pi.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_4pi.tdf" 61 8 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[2\] register inst32 224.77 MHz 4.449 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 224.77 MHz between source register \"lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[2\]\" and destination register \"inst32\" (period= 4.449 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.681 ns + Longest register register " "Info: + Longest register to register delay is 0.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[2\] 1 REG LCFF_X29_Y18_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y18_N21; Fanout = 3; REG Node = 'lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[2\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_d4i.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_d4i.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.272 ns) 0.526 ns inst14 2 COMB LCCOMB_X29_Y18_N0 2 " "Info: 2: + IC(0.254 ns) + CELL(0.272 ns) = 0.526 ns; Loc. = LCCOMB_X29_Y18_N0; Fanout = 2; COMB Node = 'inst14'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] inst14 } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { -144 1456 1520 -96 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.681 ns inst32 3 REG LCFF_X29_Y18_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.681 ns; Loc. = LCFF_X29_Y18_N1; Fanout = 2; REG Node = 'inst32'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst14 inst32 } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { -160 1568 1632 -80 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.427 ns ( 62.70 % ) " "Info: Total cell delay = 0.427 ns ( 62.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.254 ns ( 37.30 % ) " "Info: Total interconnect delay = 0.254 ns ( 37.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] inst14 inst32 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "0.681 ns" { lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] {} inst14 {} inst32 {} } { 0.000ns 0.254ns 0.000ns } { 0.000ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.584 ns - Smallest " "Info: - Smallest clock skew is -3.584 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.463 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { 48 184 352 64 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLK~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { 48 184 352 64 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 2.463 ns inst32 3 REG LCFF_X29_Y18_N1 2 " "Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X29_Y18_N1; Fanout = 2; REG Node = 'inst32'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { CLK~clkctrl inst32 } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { -160 1568 1632 -80 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.76 % ) " "Info: Total cell delay = 1.472 ns ( 59.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 40.24 % ) " "Info: Total interconnect delay = 0.991 ns ( 40.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { CLK CLK~clkctrl inst32 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst32 {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.047 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 6.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { 48 184 352 64 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.712 ns) 3.016 ns lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[2\] 2 REG LCFF_X17_Y4_N5 4 " "Info: 2: + IC(1.450 ns) + CELL(0.712 ns) = 3.016 ns; Loc. = LCFF_X17_Y4_N5; Fanout = 4; REG Node = 'lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[2\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.162 ns" { CLK lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_4pi.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.272 ns) 3.537 ns inst24 3 COMB LCCOMB_X17_Y4_N16 6 " "Info: 3: + IC(0.249 ns) + CELL(0.272 ns) = 3.537 ns; Loc. = LCCOMB_X17_Y4_N16; Fanout = 6; COMB Node = 'inst24'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.521 ns" { lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] inst24 } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { -104 1032 1080 -40 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.000 ns) 4.785 ns inst24~clkctrl 4 COMB CLKCTRL_G4 3 " "Info: 4: + IC(1.248 ns) + CELL(0.000 ns) = 4.785 ns; Loc. = CLKCTRL_G4; Fanout = 3; COMB Node = 'inst24~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { inst24 inst24~clkctrl } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { -104 1032 1080 -40 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 6.047 ns lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[2\] 5 REG LCFF_X29_Y18_N21 3 " "Info: 5: + IC(0.644 ns) + CELL(0.618 ns) = 6.047 ns; Loc. = LCFF_X29_Y18_N21; Fanout = 3; REG Node = 'lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[2\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { inst24~clkctrl lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_d4i.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_d4i.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.456 ns ( 40.62 % ) " "Info: Total cell delay = 2.456 ns ( 40.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.591 ns ( 59.38 % ) " "Info: Total interconnect delay = 3.591 ns ( 59.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.047 ns" { CLK lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] inst24 inst24~clkctrl lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.047 ns" { CLK {} CLK~combout {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] {} inst24 {} inst24~clkctrl {} lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.450ns 0.249ns 1.248ns 0.644ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { CLK CLK~clkctrl inst32 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst32 {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.047 ns" { CLK lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] inst24 inst24~clkctrl lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.047 ns" { CLK {} CLK~combout {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] {} inst24 {} inst24~clkctrl {} lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.450ns 0.249ns 1.248ns 0.644ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_d4i.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { -160 1568 1632 -80 "inst32" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] inst14 inst32 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "0.681 ns" { lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] {} inst14 {} inst32 {} } { 0.000ns 0.254ns 0.000ns } { 0.000ns 0.272ns 0.155ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { CLK CLK~clkctrl inst32 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst32 {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.047 ns" { CLK lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] inst24 inst24~clkctrl lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.047 ns" { CLK {} CLK~combout {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] {} inst24 {} inst24~clkctrl {} lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.450ns 0.249ns 1.248ns 0.644ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst33 lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[0\] CLK 2.443 ns " "Info: Found hold time violation between source  pin or register \"inst33\" and destination pin or register \"lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[0\]\" for clock \"CLK\" (Hold time is 2.443 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.578 ns + Largest " "Info: + Largest clock skew is 3.578 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.047 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 6.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { 48 184 352 64 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.712 ns) 3.016 ns lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[2\] 2 REG LCFF_X17_Y4_N5 4 " "Info: 2: + IC(1.450 ns) + CELL(0.712 ns) = 3.016 ns; Loc. = LCFF_X17_Y4_N5; Fanout = 4; REG Node = 'lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[2\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.162 ns" { CLK lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_4pi.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.272 ns) 3.537 ns inst24 3 COMB LCCOMB_X17_Y4_N16 6 " "Info: 3: + IC(0.249 ns) + CELL(0.272 ns) = 3.537 ns; Loc. = LCCOMB_X17_Y4_N16; Fanout = 6; COMB Node = 'inst24'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.521 ns" { lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] inst24 } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { -104 1032 1080 -40 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.000 ns) 4.785 ns inst24~clkctrl 4 COMB CLKCTRL_G4 3 " "Info: 4: + IC(1.248 ns) + CELL(0.000 ns) = 4.785 ns; Loc. = CLKCTRL_G4; Fanout = 3; COMB Node = 'inst24~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { inst24 inst24~clkctrl } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { -104 1032 1080 -40 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 6.047 ns lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[0\] 5 REG LCFF_X29_Y18_N17 4 " "Info: 5: + IC(0.644 ns) + CELL(0.618 ns) = 6.047 ns; Loc. = LCFF_X29_Y18_N17; Fanout = 4; REG Node = 'lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { inst24~clkctrl lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d4i.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_d4i.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.456 ns ( 40.62 % ) " "Info: Total cell delay = 2.456 ns ( 40.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.591 ns ( 59.38 % ) " "Info: Total interconnect delay = 3.591 ns ( 59.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.047 ns" { CLK lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] inst24 inst24~clkctrl lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.047 ns" { CLK {} CLK~combout {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] {} inst24 {} inst24~clkctrl {} lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.450ns 0.249ns 1.248ns 0.644ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.469 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 2.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { 48 184 352 64 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLK~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { 48 184 352 64 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 2.469 ns inst33 3 REG LCFF_X29_Y20_N17 1 " "Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X29_Y20_N17; Fanout = 1; REG Node = 'inst33'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { CLK~clkctrl inst33 } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { -160 1664 1728 -80 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.62 % ) " "Info: Total cell delay = 1.472 ns ( 59.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 40.38 % ) " "Info: Total interconnect delay = 0.997 ns ( 40.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { CLK CLK~clkctrl inst33 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst33 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.047 ns" { CLK lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] inst24 inst24~clkctrl lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.047 ns" { CLK {} CLK~combout {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] {} inst24 {} inst24~clkctrl {} lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.450ns 0.249ns 1.248ns 0.644ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { CLK CLK~clkctrl inst33 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst33 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { -160 1664 1728 -80 "inst33" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.190 ns - Shortest register register " "Info: - Shortest register to register delay is 1.190 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst33 1 REG LCFF_X29_Y20_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y20_N17; Fanout = 1; REG Node = 'inst33'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst33 } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { -160 1664 1728 -80 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns inst25 2 COMB LCCOMB_X29_Y20_N16 4 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X29_Y20_N16; Fanout = 4; COMB Node = 'inst25'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { inst33 inst25 } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { -272 1624 1672 -208 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.552 ns) + CELL(0.397 ns) 1.190 ns lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[0\] 3 REG LCFF_X29_Y18_N17 4 " "Info: 3: + IC(0.552 ns) + CELL(0.397 ns) = 1.190 ns; Loc. = LCFF_X29_Y18_N17; Fanout = 4; REG Node = 'lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.949 ns" { inst25 lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d4i.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_d4i.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.638 ns ( 53.61 % ) " "Info: Total cell delay = 0.638 ns ( 53.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.552 ns ( 46.39 % ) " "Info: Total interconnect delay = 0.552 ns ( 46.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.190 ns" { inst33 inst25 lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "1.190 ns" { inst33 {} inst25 {} lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.552ns } { 0.000ns 0.241ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_d4i.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.047 ns" { CLK lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] inst24 inst24~clkctrl lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.047 ns" { CLK {} CLK~combout {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] {} inst24 {} inst24~clkctrl {} lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.450ns 0.249ns 1.248ns 0.644ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { CLK CLK~clkctrl inst33 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst33 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.190 ns" { inst33 inst25 lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "1.190 ns" { inst33 {} inst25 {} lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.552ns } { 0.000ns 0.241ns 0.397ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\] pin_name26 CLK 3.763 ns register " "Info: tsu for register \"lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\]\" (data pin = \"pin_name26\", clock pin = \"CLK\") is 3.763 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.595 ns + Longest pin register " "Info: + Longest pin to register delay is 6.595 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns pin_name26 1 PIN PIN_Y14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 1; PIN Node = 'pin_name26'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name26 } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { 64 184 352 80 "pin_name26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.421 ns) + CELL(0.378 ns) 5.636 ns lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|_~0 2 COMB LCCOMB_X17_Y4_N26 3 " "Info: 2: + IC(4.421 ns) + CELL(0.378 ns) = 5.636 ns; Loc. = LCCOMB_X17_Y4_N26; Fanout = 3; COMB Node = 'lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|_~0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.799 ns" { pin_name26 lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.746 ns) 6.595 ns lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\] 3 REG LCFF_X17_Y4_N1 5 " "Info: 3: + IC(0.213 ns) + CELL(0.746 ns) = 6.595 ns; Loc. = LCFF_X17_Y4_N1; Fanout = 5; REG Node = 'lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.959 ns" { lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4pi.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.961 ns ( 29.73 % ) " "Info: Total cell delay = 1.961 ns ( 29.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.634 ns ( 70.27 % ) " "Info: Total interconnect delay = 4.634 ns ( 70.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.595 ns" { pin_name26 lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.595 ns" { pin_name26 {} pin_name26~combout {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 4.421ns 0.213ns } { 0.000ns 0.837ns 0.378ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_4pi.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.922 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { 48 184 352 64 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.618 ns) 2.922 ns lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\] 2 REG LCFF_X17_Y4_N1 5 " "Info: 2: + IC(1.450 ns) + CELL(0.618 ns) = 2.922 ns; Loc. = LCFF_X17_Y4_N1; Fanout = 5; REG Node = 'lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.068 ns" { CLK lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4pi.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 50.38 % ) " "Info: Total cell delay = 1.472 ns ( 50.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.450 ns ( 49.62 % ) " "Info: Total interconnect delay = 1.450 ns ( 49.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.922 ns" { CLK lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.922 ns" { CLK {} CLK~combout {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.450ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.595 ns" { pin_name26 lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.595 ns" { pin_name26 {} pin_name26~combout {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 4.421ns 0.213ns } { 0.000ns 0.837ns 0.378ns 0.746ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.922 ns" { CLK lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.922 ns" { CLK {} CLK~combout {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.450ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK pin_name3 lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[2\] 10.795 ns register " "Info: tco from clock \"CLK\" to destination pin \"pin_name3\" through register \"lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[2\]\" is 10.795 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.047 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 6.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { 48 184 352 64 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.712 ns) 3.016 ns lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[2\] 2 REG LCFF_X17_Y4_N5 4 " "Info: 2: + IC(1.450 ns) + CELL(0.712 ns) = 3.016 ns; Loc. = LCFF_X17_Y4_N5; Fanout = 4; REG Node = 'lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[2\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.162 ns" { CLK lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_4pi.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.272 ns) 3.537 ns inst24 3 COMB LCCOMB_X17_Y4_N16 6 " "Info: 3: + IC(0.249 ns) + CELL(0.272 ns) = 3.537 ns; Loc. = LCCOMB_X17_Y4_N16; Fanout = 6; COMB Node = 'inst24'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.521 ns" { lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] inst24 } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { -104 1032 1080 -40 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.000 ns) 4.785 ns inst24~clkctrl 4 COMB CLKCTRL_G4 3 " "Info: 4: + IC(1.248 ns) + CELL(0.000 ns) = 4.785 ns; Loc. = CLKCTRL_G4; Fanout = 3; COMB Node = 'inst24~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { inst24 inst24~clkctrl } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { -104 1032 1080 -40 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 6.047 ns lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[2\] 5 REG LCFF_X29_Y18_N21 3 " "Info: 5: + IC(0.644 ns) + CELL(0.618 ns) = 6.047 ns; Loc. = LCFF_X29_Y18_N21; Fanout = 3; REG Node = 'lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[2\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { inst24~clkctrl lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_d4i.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_d4i.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.456 ns ( 40.62 % ) " "Info: Total cell delay = 2.456 ns ( 40.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.591 ns ( 59.38 % ) " "Info: Total interconnect delay = 3.591 ns ( 59.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.047 ns" { CLK lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] inst24 inst24~clkctrl lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.047 ns" { CLK {} CLK~combout {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] {} inst24 {} inst24~clkctrl {} lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.450ns 0.249ns 1.248ns 0.644ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_d4i.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.654 ns + Longest register pin " "Info: + Longest register to pin delay is 4.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[2\] 1 REG LCFF_X29_Y18_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y18_N21; Fanout = 3; REG Node = 'lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[2\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_d4i.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_d4i.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.272 ns) 0.526 ns inst14 2 COMB LCCOMB_X29_Y18_N0 2 " "Info: 2: + IC(0.254 ns) + CELL(0.272 ns) = 0.526 ns; Loc. = LCCOMB_X29_Y18_N0; Fanout = 2; COMB Node = 'inst14'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] inst14 } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { -144 1456 1520 -96 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(1.982 ns) 4.654 ns pin_name3 3 PIN PIN_AB7 0 " "Info: 3: + IC(2.146 ns) + CELL(1.982 ns) = 4.654 ns; Loc. = PIN_AB7; Fanout = 0; PIN Node = 'pin_name3'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.128 ns" { inst14 pin_name3 } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { -328 1536 1552 -152 "pin_name3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.254 ns ( 48.43 % ) " "Info: Total cell delay = 2.254 ns ( 48.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 51.57 % ) " "Info: Total interconnect delay = 2.400 ns ( 51.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.654 ns" { lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] inst14 pin_name3 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.654 ns" { lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] {} inst14 {} pin_name3 {} } { 0.000ns 0.254ns 2.146ns } { 0.000ns 0.272ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.047 ns" { CLK lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] inst24 inst24~clkctrl lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.047 ns" { CLK {} CLK~combout {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] {} inst24 {} inst24~clkctrl {} lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.450ns 0.249ns 1.248ns 0.644ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.654 ns" { lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] inst14 pin_name3 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.654 ns" { lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] {} inst14 {} pin_name3 {} } { 0.000ns 0.254ns 2.146ns } { 0.000ns 0.272ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\] pin_name26 CLK -3.524 ns register " "Info: th for register \"lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\]\" (data pin = \"pin_name26\", clock pin = \"CLK\") is -3.524 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.922 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { 48 184 352 64 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.618 ns) 2.922 ns lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\] 2 REG LCFF_X17_Y4_N1 5 " "Info: 2: + IC(1.450 ns) + CELL(0.618 ns) = 2.922 ns; Loc. = LCFF_X17_Y4_N1; Fanout = 5; REG Node = 'lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.068 ns" { CLK lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4pi.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 50.38 % ) " "Info: Total cell delay = 1.472 ns ( 50.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.450 ns ( 49.62 % ) " "Info: Total interconnect delay = 1.450 ns ( 49.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.922 ns" { CLK lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.922 ns" { CLK {} CLK~combout {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.450ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_4pi.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.595 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.595 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns pin_name26 1 PIN PIN_Y14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 1; PIN Node = 'pin_name26'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name26 } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { 64 184 352 80 "pin_name26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.421 ns) + CELL(0.378 ns) 5.636 ns lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|_~0 2 COMB LCCOMB_X17_Y4_N26 3 " "Info: 2: + IC(4.421 ns) + CELL(0.378 ns) = 5.636 ns; Loc. = LCCOMB_X17_Y4_N26; Fanout = 3; COMB Node = 'lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|_~0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.799 ns" { pin_name26 lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.746 ns) 6.595 ns lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\] 3 REG LCFF_X17_Y4_N1 5 " "Info: 3: + IC(0.213 ns) + CELL(0.746 ns) = 6.595 ns; Loc. = LCFF_X17_Y4_N1; Fanout = 5; REG Node = 'lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.959 ns" { lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4pi.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.961 ns ( 29.73 % ) " "Info: Total cell delay = 1.961 ns ( 29.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.634 ns ( 70.27 % ) " "Info: Total interconnect delay = 4.634 ns ( 70.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.595 ns" { pin_name26 lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.595 ns" { pin_name26 {} pin_name26~combout {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 4.421ns 0.213ns } { 0.000ns 0.837ns 0.378ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.922 ns" { CLK lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.922 ns" { CLK {} CLK~combout {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.450ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.595 ns" { pin_name26 lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.595 ns" { pin_name26 {} pin_name26~combout {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 4.421ns 0.213ns } { 0.000ns 0.837ns 0.378ns 0.746ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 30 19:39:58 2018 " "Info: Processing ended: Sun Sep 30 19:39:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
