// Seed: 1275995225
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  tri  id_7;
  wire id_8;
  assign id_4 = 'b0 | id_6 & id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    .id_8(id_4),
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_9 = id_3;
  module_0(
      id_1, id_2, id_5, id_9, id_5, id_9
  );
  assign id_1 = 1;
  nand (id_5, id_7, id_1, id_3, id_8);
  wire id_10;
  tri0 id_11 = 1;
  supply0 id_12;
  supply1 id_13 = 1 & 1 & id_12;
endmodule
