# Reading D:/modelsim/modelsim_ase/tcl/vsim/pref.tcl
# do gen_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5c Lib Mapping Utility 2017.01 Jan 23 2017
# vmap work rtl_work 
# Copying D:/modelsim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {G:/quartus/gen/gen.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:32:43 on May 01,2018
# vcom -reportprogress 300 -93 -work work G:/quartus/gen/gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Compiling entity gen
# -- Compiling architecture gen_rtl of gen
# End time: 14:32:43 on May 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
