$date
	Tue Jun 17 12:04:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 1 ! y0 $end
$var wire 1 " y1 $end
$var integer 32 # i [31:0] $end
$var reg 1 $ i0 $end
$var reg 1 % i1 $end
$var reg 1 & i2 $end
$var reg 1 ' i3 $end
$scope module behav $end
$var wire 1 ( i0 $end
$var wire 1 ) i1 $end
$var wire 1 * i2 $end
$var wire 1 + i3 $end
$var reg 1 , y0 $end
$var reg 1 - y1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x-
x,
0+
0*
0)
0(
0'
0&
0%
0$
b0 #
x"
x!
$end
#11
0,
0!
0-
0"
1$
1(
b1 #
#22
1,
1!
1%
1)
0$
0(
b10 #
#33
1$
1(
b11 #
#44
0,
0!
1-
1"
1&
1*
0%
0)
0$
0(
b100 #
#55
1$
1(
b101 #
#66
1%
1)
0$
0(
b110 #
#77
1$
1(
b111 #
#88
1,
1!
1'
1+
0&
0*
0%
0)
0$
0(
b1000 #
#99
1$
1(
b1001 #
#110
1%
1)
0$
0(
b1010 #
#121
1$
1(
b1011 #
#132
1&
1*
0%
0)
0$
0(
b1100 #
#143
1$
1(
b1101 #
#154
1%
1)
0$
0(
b1110 #
#165
1$
1(
b1111 #
#176
b10000 #
