INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/sim/dist_mem_256_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_256_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab2/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_16bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab2/sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sort
WARNING: [VRFC 10-3380] identifier 'Init' is used before its declaration [D:/Code Try/CODExperiment/Lab2/sort.v:44]
WARNING: [VRFC 10-3380] identifier 'Init' is used before its declaration [D:/Code Try/CODExperiment/Lab2/sort.v:55]
WARNING: [VRFC 10-3380] identifier 'Init' is used before its declaration [D:/Code Try/CODExperiment/Lab2/sort.v:65]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab2/SortSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sortSim
