// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2.0.1.281.2
// Netlist written on Wed Sep 22 14:32:30 2021
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/lscc/radiant/2.0/ip/pmi/pmi_ice40up.v"
// file 1 "c:/lscc/radiant/2.0/ip/pmi/pmi_ice40up.vhd"
// file 2 "d:/eurorack/addatone/addatone_ice40/src/adc_spi_in.v"
// file 3 "d:/eurorack/addatone/addatone_ice40/src/adder.v"
// file 4 "d:/eurorack/addatone/addatone_ice40/src/dac_i2s.v"
// file 5 "d:/eurorack/addatone/addatone_ice40/src/dac_spi_out.v"
// file 6 "d:/eurorack/addatone/addatone_ice40/src/pll_primitive_48mhz.v"
// file 7 "d:/eurorack/addatone/addatone_ice40/src/ring_mod.v"
// file 8 "d:/eurorack/addatone/addatone_ice40/src/ring_mod_mult/rtl/ring_mod_mult.v"
// file 9 "d:/eurorack/addatone/addatone_ice40/src/samplepos_ram/rtl/samplepos_ram.v"
// file 10 "d:/eurorack/addatone/addatone_ice40/src/sample_output.v"
// file 11 "d:/eurorack/addatone/addatone_ice40/src/sample_position.v"
// file 12 "d:/eurorack/addatone/addatone_ice40/src/scale_mult.v"
// file 13 "d:/eurorack/addatone/addatone_ice40/src/sine_lut/rtl/sine_lut.v"
// file 14 "d:/eurorack/addatone/addatone_ice40/src/top.v"
// file 15 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 16 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 17 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 18 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 19 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 20 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 21 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 22 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ib.v"
// file 23 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 24 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 25 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 26 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ob.v"
// file 27 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 28 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 29 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 30 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/rgb.v"
// file 31 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 32 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 33 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/legacy.v"
// file 34 "c:/lscc/radiant/2.0/ip/common/adder/rtl/lscc_adder.v"
// file 35 "c:/lscc/radiant/2.0/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 36 "c:/lscc/radiant/2.0/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 37 "c:/lscc/radiant/2.0/ip/common/counter/rtl/lscc_cntr.v"
// file 38 "c:/lscc/radiant/2.0/ip/common/fifo/rtl/lscc_fifo.v"
// file 39 "c:/lscc/radiant/2.0/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 40 "c:/lscc/radiant/2.0/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 41 "c:/lscc/radiant/2.0/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 42 "c:/lscc/radiant/2.0/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 43 "c:/lscc/radiant/2.0/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 44 "c:/lscc/radiant/2.0/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 45 "c:/lscc/radiant/2.0/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 46 "c:/lscc/radiant/2.0/ip/common/rom/rtl/lscc_rom.v"
// file 47 "c:/lscc/radiant/2.0/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 48 "c:/lscc/radiant/2.0/ip/pmi/pmi_add.v"
// file 49 "c:/lscc/radiant/2.0/ip/pmi/pmi_addsub.v"
// file 50 "c:/lscc/radiant/2.0/ip/pmi/pmi_complex_mult.v"
// file 51 "c:/lscc/radiant/2.0/ip/pmi/pmi_counter.v"
// file 52 "c:/lscc/radiant/2.0/ip/pmi/pmi_dsp.v"
// file 53 "c:/lscc/radiant/2.0/ip/pmi/pmi_fifo.v"
// file 54 "c:/lscc/radiant/2.0/ip/pmi/pmi_fifo_dc.v"
// file 55 "c:/lscc/radiant/2.0/ip/pmi/pmi_mac.v"
// file 56 "c:/lscc/radiant/2.0/ip/pmi/pmi_mult.v"
// file 57 "c:/lscc/radiant/2.0/ip/pmi/pmi_multaddsub.v"
// file 58 "c:/lscc/radiant/2.0/ip/pmi/pmi_multaddsubsum.v"
// file 59 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dp.v"
// file 60 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dp_be.v"
// file 61 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dq.v"
// file 62 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dq_be.v"
// file 63 "c:/lscc/radiant/2.0/ip/pmi/pmi_rom.v"
// file 64 "c:/lscc/radiant/2.0/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input i_Clock, input reset_n, output debug, output test, 
            input i_ADC_Data, input i_ADC_Clock, input i_ADC_CS, input i_Mix, 
            input i_Ring_Mod, output o_DAC_Data, output o_DAC_Bit_Clock, 
            output o_DAC_LR_Clock);   /* synthesis lineinfo="@14(1[8],1[11])"*/
    
    (* is_clock=1 *) wire i_Clock_c;   /* synthesis lineinfo="@14(3[14],3[21])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(21[7],21[17])"*/
    (* is_clock=1 *) wire ADC_Data_Received;   /* synthesis lineinfo="@14(52[7],52[24])"*/
    
    wire GND_net, VCC_net, reset_n_c, test_c, i_ADC_Data_c, i_ADC_Clock_c, 
        i_Mix_c, o_DAC_Data_c, o_DAC_Bit_Clock_c, o_DAC_LR_Clock_c;
    wire [15:0]Sample_Timer;   /* synthesis lineinfo="@14(30[13],30[25])"*/
    wire [7:0]Harmonic;   /* synthesis lineinfo="@14(31[12],31[20])"*/
    wire [7:0]Harmonic_Count;   /* synthesis lineinfo="@14(32[12],32[26])"*/
    
    wire Next_Sample;
    wire [15:0]Sample_Value;   /* synthesis lineinfo="@14(34[21],34[33])"*/
    wire [15:0]Frequency;   /* synthesis lineinfo="@14(35[13],35[22])"*/
    wire [15:0]Freq_Scale;   /* synthesis lineinfo="@14(36[13],36[23])"*/
    
    wire Sample_Ready, Freq_Too_High;
    wire [15:0]\ADC_Data[6] ;   /* synthesis lineinfo="@14(51[14],51[22])"*/
    wire [15:0]\ADC_Data[5] ;   /* synthesis lineinfo="@14(51[14],51[22])"*/
    wire [15:0]\ADC_Data[4] ;   /* synthesis lineinfo="@14(51[14],51[22])"*/
    wire [15:0]\ADC_Data[3] ;   /* synthesis lineinfo="@14(51[14],51[22])"*/
    wire [15:0]\ADC_Data[2] ;   /* synthesis lineinfo="@14(51[14],51[22])"*/
    wire [15:0]\ADC_Data[1] ;   /* synthesis lineinfo="@14(51[14],51[22])"*/
    wire [15:0]\ADC_Data[0] ;   /* synthesis lineinfo="@14(51[14],51[22])"*/
    
    wire Last_Harmonic;
    wire [10:0]\Harmonic_Scale[1] ;   /* synthesis lineinfo="@14(76[22],76[36])"*/
    wire [10:0]\Harmonic_Scale[0] ;   /* synthesis lineinfo="@14(76[22],76[36])"*/
    wire [10:0]\Scale_Initial[1] ;   /* synthesis lineinfo="@14(77[22],77[35])"*/
    wire [10:0]\Scale_Initial[0] ;   /* synthesis lineinfo="@14(77[22],77[35])"*/
    wire [1:0]Adder_Start;   /* synthesis lineinfo="@14(78[12],78[23])"*/
    
    wire Adder_Clear;
    wire [10:0]\Adder_Mult[1] ;   /* synthesis lineinfo="@14(81[23],81[33])"*/
    wire [10:0]\Adder_Mult[0] ;   /* synthesis lineinfo="@14(81[23],81[33])"*/
    wire [31:0]\Adder_Total[1] ;   /* synthesis lineinfo="@14(82[21],82[32])"*/
    wire [31:0]\Adder_Total[0] ;   /* synthesis lineinfo="@14(82[21],82[32])"*/
    
    wire n75;
    wire [31:0]\r_Adder_Total[1] ;   /* synthesis lineinfo="@14(83[20],83[33])"*/
    wire [31:0]\r_Adder_Total[0] ;   /* synthesis lineinfo="@14(83[20],83[33])"*/
    wire [1:0]Scaler_Start;   /* synthesis lineinfo="@14(103[12],103[24])"*/
    
    wire Scaler_Reset;
    wire [1:0]Scaler_Ready;   /* synthesis lineinfo="@14(105[13],105[25])"*/
    
    wire DAC_Send;
    wire [3:0]SM_Top;   /* synthesis lineinfo="@14(145[12],145[18])"*/
    wire [8:0]Last_Harmonic_N_214;
    
    wire Last_Harmonic_N_213, n7, n15195, n353, n381, Next_Sample_N_209;
    wire [1:0]Adder_Start_1__N_113;
    wire [1:0]Scaler_Start_1__N_127;
    
    wire n4, n15192, n74, n73, n72, n71, n10141, n10139, n15189;
    wire [2:0]SM_Sample_Position;   /* synthesis lineinfo="@11(56[12],56[30])"*/
    
    wire n76, n10137, n15186, n6963, n15183, n10135, n4541, n3271, 
        n11482, n15219, n4522, n12082, n11488, n9161, n82, n86, 
        SM_Adder, n12264, n21, n15069, n9965, n13383, n12079, 
        n14, n80, SM_Adder_adj_1652, n12, n10_2, n8, n12_adj_1653, 
        n6_2, n4_adj_1654, n12256, n15198, n9254, n12254, n12077, 
        n12338, n3239, n10133, n14637, n4_adj_1655, n14636, n84, 
        n77, n14635;
    wire [3:0]SM_Sample_Output;   /* synthesis lineinfo="@10(40[12],40[28])"*/
    
    wire n8_adj_1656, n14634, n78, n14633, n81, n7081, n13, n10131, 
        n8_adj_1657, n10129, n6_adj_1658, n8_adj_1659, n14631, n10127, 
        n79, n7921, n9969, n5, n83, n85, n3, n13385, n4089, 
        n7896, n11256, n7805, n29, n12214, n12212, n11062, n9963, 
        n2787, n2786, n2785, n2784, n2783, n2782, n2781, n2780, 
        n12208, n46, n3233, n45, n44, n43, n12200, n42, n41, 
        n40, n39, n13056, n15_2, n12_adj_1660, n13053, n4_adj_1661, 
        n4103, n14614, n13045, n9967, n10123, n4093, n14611, n4091, 
        n10121, n10119, n18, n10117, n7598, n14979, n12_adj_1662, 
        n11963, n14976, n7_adj_1663, n14973, n27, n10_adj_1664, 
        n11, n15_adj_1665, n6320, n7132, n5505, n14970, n12685, 
        n14967, n11064, n14587, n11922, n7625, n2, n15216, n15213, 
        n14581, n15210, n14580, n15207, n14578, n15204, n14576, 
        n1_2, n15201, n11990;
    
    VHI i2 (.Z(VCC_net));
    FD1P3XZ \Scale_Initial[0]_i1  (.D(\ADC_Data[2] [0]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [0]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Scale_Initial[0]_i1 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i1 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i0 (.D(\ADC_Data[5] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[0]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Freq_Scale_i0.REGSET = "RESET";
    defparam Freq_Scale_i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Count_i0 (.D(\ADC_Data[6] [0]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Count[0]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Harmonic_Count_i0.REGSET = "RESET";
    defparam Harmonic_Count_i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i0 (.D(n6963), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(SM_Top[0]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam SM_Top__i0.REGSET = "RESET";
    defparam SM_Top__i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i1  (.D(\Adder_Total[0] [2]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [2]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i1 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i1 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Last_Harmonic_c (.D(Last_Harmonic_N_213), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(Last_Harmonic));   /* synthesis lineinfo="@14(70[9],72[5])"*/
    defparam Last_Harmonic_c.REGSET = "RESET";
    defparam Last_Harmonic_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i0 (.D(\ADC_Data[0] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[0]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Frequency_i0.REGSET = "RESET";
    defparam Frequency_i0.SRMODE = "CE_OVER_LSR";
    OB o_DAC_Bit_Clock_pad (.I(o_DAC_Bit_Clock_c), .O(o_DAC_Bit_Clock));   /* synthesis lineinfo="@14(13[15],13[30])"*/
    (* lse_init_val=1 *) FD1P3XZ Frequency_i1 (.D(\ADC_Data[0] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[1]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Frequency_i1.REGSET = "RESET";
    defparam Frequency_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i2 (.D(\ADC_Data[0] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[2]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Frequency_i2.REGSET = "RESET";
    defparam Frequency_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i3 (.D(\ADC_Data[0] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[3]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Frequency_i3.REGSET = "RESET";
    defparam Frequency_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i4 (.D(\ADC_Data[0] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[4]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Frequency_i4.REGSET = "RESET";
    defparam Frequency_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i5 (.D(\ADC_Data[0] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[5]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Frequency_i5.REGSET = "RESET";
    defparam Frequency_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i6 (.D(\ADC_Data[0] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[6]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Frequency_i6.REGSET = "RESET";
    defparam Frequency_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i7 (.D(\ADC_Data[0] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[7]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Frequency_i7.REGSET = "RESET";
    defparam Frequency_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i8 (.D(\ADC_Data[0] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[8]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Frequency_i8.REGSET = "RESET";
    defparam Frequency_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i9 (.D(\ADC_Data[0] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[9]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Frequency_i9.REGSET = "RESET";
    defparam Frequency_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i10 (.D(\ADC_Data[0] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[10]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Frequency_i10.REGSET = "RESET";
    defparam Frequency_i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i11 (.D(\ADC_Data[0] [11]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[11]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Frequency_i11.REGSET = "RESET";
    defparam Frequency_i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i12 (.D(\ADC_Data[0] [12]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[12]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Frequency_i12.REGSET = "RESET";
    defparam Frequency_i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i13 (.D(\ADC_Data[0] [13]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[13]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Frequency_i13.REGSET = "RESET";
    defparam Frequency_i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i14 (.D(\ADC_Data[0] [14]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[14]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Frequency_i14.REGSET = "RESET";
    defparam Frequency_i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i15 (.D(\ADC_Data[0] [15]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[15]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Frequency_i15.REGSET = "RESET";
    defparam Frequency_i15.SRMODE = "CE_OVER_LSR";
    FD1P3XZ DAC_Send_c (.D(n11256), .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), 
            .Q(DAC_Send));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam DAC_Send_c.REGSET = "RESET";
    defparam DAC_Send_c.SRMODE = "CE_OVER_LSR";
    Scale_Mult \genscaler[1].scaler  (.\Scale_Initial[1] ({\Scale_Initial[1] }), 
            .Scaler_Reset(Scaler_Reset), .\Adder_Mult[1] ({\Adder_Mult[1] }), 
            .Main_Clock(Main_Clock), .\Scaler_Ready[1] (Scaler_Ready[1]), 
            .VCC_net(VCC_net), .\Scaler_Start[1] (Scaler_Start[1]), .\Harmonic_Scale[1] ({\Harmonic_Scale[1] }), 
            .GND_net(GND_net));   /* synthesis lineinfo="@14(109[35],117[4])"*/
    FA2 add_12_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Sample_Timer[0]), .C1(VCC_net), .D1(n15183), .CI1(n15183), 
        .CO0(n15183), .CO1(n10127), .S1(n86));   /* synthesis lineinfo="@14(167[20],167[39])"*/
    defparam add_12_add_5_1.INIT0 = "0xc33c";
    defparam add_12_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C+!(D)))+!A (B)))" *) LUT4 i10246_4_lut (.A(n9161), 
            .B(reset_n_c), .C(n14578), .D(SM_Top[1]), .Z(n7625));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam i10246_4_lut.INIT = "0x3b33";
    FA2 sub_4_add_2_add_5_9 (.A0(GND_net), .B0(Harmonic_Count[7]), .C0(VCC_net), 
        .D0(n10123), .CI0(n10123), .A1(GND_net), .B1(GND_net), .C1(VCC_net), 
        .D1(n14979), .CI1(n14979), .CO0(n14979), .S0(Last_Harmonic_N_214[7]), 
        .S1(Last_Harmonic_N_214[8]));   /* synthesis lineinfo="@14(71[33],71[51])"*/
    defparam sub_4_add_2_add_5_9.INIT0 = "0xc33c";
    defparam sub_4_add_2_add_5_9.INIT1 = "0xc33c";
    FA2 sub_4_add_2_add_5_7 (.A0(GND_net), .B0(Harmonic_Count[5]), .C0(VCC_net), 
        .D0(n10121), .CI0(n10121), .A1(GND_net), .B1(Harmonic_Count[6]), 
        .C1(VCC_net), .D1(n14976), .CI1(n14976), .CO0(n14976), .CO1(n10123), 
        .S0(Last_Harmonic_N_214[5]), .S1(Last_Harmonic_N_214[6]));   /* synthesis lineinfo="@14(71[33],71[51])"*/
    defparam sub_4_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_4_add_2_add_5_7.INIT1 = "0xc33c";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i0 (.D(n2787), .SP(n3239), .CK(Main_Clock), 
            .SR(n14611), .Q(Harmonic[0]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam Harmonic__i0.REGSET = "RESET";
    defparam Harmonic__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C+(D)))+!A (B+!((D)+!C)))" *) LUT4 i29_4_lut (.A(n8), 
            .B(Freq_Too_High), .C(n14), .D(n13056), .Z(n381));   /* synthesis lineinfo="@14(217[17],217[62])"*/
    defparam i29_4_lut.INIT = "0xeefc";
    (* lut_function="(!(A ((C+!(D))+!B)+!A (B+(D))))" *) LUT4 i13_4_lut_4_lut (.A(SM_Top[1]), 
            .B(SM_Top[2]), .C(n14578), .D(SM_Top[0]), .Z(n7_adj_1663));
    defparam i13_4_lut_4_lut.INIT = "0x0811";
    (* lut_function="(A (B (C (D))+!B (C+!(D))))" *) LUT4 i1_4_lut (.A(reset_n_c), 
            .B(n5505), .C(n6320), .D(SM_Top[2]), .Z(n7));
    defparam i1_4_lut.INIT = "0xa022";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))" *) LUT4 LessThan_27_i14_4_lut (.A(n4_adj_1654), 
            .B(n12), .C(n14636), .D(n13053), .Z(n14));   /* synthesis lineinfo="@14(217[18],217[44])"*/
    defparam LessThan_27_i14_4_lut.INIT = "0xcacc";
    FA2 sub_4_add_2_add_5_5 (.A0(GND_net), .B0(Harmonic_Count[3]), .C0(VCC_net), 
        .D0(n10119), .CI0(n10119), .A1(GND_net), .B1(Harmonic_Count[4]), 
        .C1(VCC_net), .D1(n14973), .CI1(n14973), .CO0(n14973), .CO1(n10121), 
        .S0(Last_Harmonic_N_214[3]), .S1(Last_Harmonic_N_214[4]));   /* synthesis lineinfo="@14(71[33],71[51])"*/
    defparam sub_4_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_4_add_2_add_5_5.INIT1 = "0xc33c";
    FA2 sub_4_add_2_add_5_3 (.A0(GND_net), .B0(Harmonic_Count[1]), .C0(VCC_net), 
        .D0(n10117), .CI0(n10117), .A1(GND_net), .B1(Harmonic_Count[2]), 
        .C1(VCC_net), .D1(n14970), .CI1(n14970), .CO0(n14970), .CO1(n10119), 
        .S0(Last_Harmonic_N_214[1]), .S1(Last_Harmonic_N_214[2]));   /* synthesis lineinfo="@14(71[33],71[51])"*/
    defparam sub_4_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_4_add_2_add_5_3.INIT1 = "0xc33c";
    FA2 sub_4_add_2_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(Harmonic_Count[0]), .C1(VCC_net), .D1(n14967), 
        .CI1(n14967), .CO0(n14967), .CO1(n10117), .S1(Last_Harmonic_N_214[0]));   /* synthesis lineinfo="@14(71[33],71[51])"*/
    defparam sub_4_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_4_add_2_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i6761_2_lut_4_lut (.A(n10_adj_1664), 
            .B(n11), .C(n14631), .D(SM_Top[0]), .Z(n9254));   /* synthesis lineinfo="@14(233[10],233[40])"*/
    defparam i6761_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9788_4_lut (.A(n14636), 
            .B(n14637), .C(n14634), .D(n13045), .Z(n13056));   /* synthesis lineinfo="@14(217[18],217[44])"*/
    defparam i9788_4_lut.INIT = "0x0001";
    (* lut_function="(!((B)+!A))" *) LUT4 i6339_2_lut (.A(n46), .B(SM_Top[1]), 
            .Z(n2787));
    defparam i6339_2_lut.INIT = "0x2222";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i1_2_lut_3_lut (.A(SM_Top[0]), 
            .B(n14578), .C(SM_Top[1]), .Z(n6320));
    defparam i1_2_lut_3_lut.INIT = "0x2020";
    (* lut_function="(!(A (B+!(C (D)))+!A (C+!(D))))" *) LUT4 i1_4_lut_4_lut (.A(SM_Top[0]), 
            .B(n14578), .C(SM_Top[1]), .D(n12254), .Z(n11990));
    defparam i1_4_lut_4_lut.INIT = "0x2500";
    FD1P3XZ Adder_Start__i0 (.D(Adder_Start_1__N_113[0]), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n14611), .Q(Adder_Start[0]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam Adder_Start__i0.REGSET = "RESET";
    defparam Adder_Start__i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i11  (.D(\Adder_Total[0] [12]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [12]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i11 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i11 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))" *) LUT4 LessThan_27_i4_4_lut (.A(Harmonic[0]), 
            .B(Harmonic[1]), .C(Harmonic_Count[1]), .D(Harmonic_Count[0]), 
            .Z(n4_adj_1654));   /* synthesis lineinfo="@14(217[18],217[44])"*/
    defparam LessThan_27_i4_4_lut.INIT = "0x8ecf";
    OB o_DAC_Data_pad (.I(o_DAC_Data_c), .O(o_DAC_Data));   /* synthesis lineinfo="@14(12[15],12[25])"*/
    (* lut_function="(A+(B))" *) LUT4 i3014_2_lut (.A(SM_Top[0]), .B(SM_Top[1]), 
            .Z(n5505));   /* synthesis lineinfo="@14(169[4],249[11])"*/
    defparam i3014_2_lut.INIT = "0xeeee";
    Sample_Output sample_output (.n3271(n3271), .Main_Clock(Main_Clock), 
            .n14611(n14611), .\r_Adder_Total[0][14] (\r_Adder_Total[0] [14]), 
            .n7805(n7805), .\r_Adder_Total[0][2] (\r_Adder_Total[0] [2]), 
            .\r_Adder_Total[0][15] (\r_Adder_Total[0] [15]), .\SM_Sample_Output[3] (SM_Sample_Output[3]), 
            .\r_Adder_Total[1][12] (\r_Adder_Total[1] [12]), .reset_n_c(reset_n_c), 
            .\r_Adder_Total[1][13] (\r_Adder_Total[1] [13]), .\r_Adder_Total[1][16] (\r_Adder_Total[1] [16]), 
            .\r_Adder_Total[1][7] (\r_Adder_Total[1] [7]), .\r_Adder_Total[1][11] (\r_Adder_Total[1] [11]), 
            .DAC_Send(DAC_Send), .\r_Adder_Total[0][8] (\r_Adder_Total[0] [8]), 
            .GND_net(GND_net), .\r_Adder_Total[0][9] (\r_Adder_Total[0] [9]), 
            .i_Ring_Mod(i_Ring_Mod), .SM_Adder(SM_Adder), .Adder_Start({Adder_Start}), 
            .Adder_Clear(Adder_Clear), .n7132(n7132), .SM_Adder_adj_1(SM_Adder_adj_1652), 
            .n14580(n14580), .SM_Sample_Position({SM_Sample_Position}), 
            .n7896(n7896), .\r_Adder_Total[0][10] (\r_Adder_Total[0] [10]), 
            .n11482(n11482), .n14581(n14581), .n7081(n7081), .\r_Adder_Total[1][17] (\r_Adder_Total[1] [17]), 
            .\r_Adder_Total[0][11] (\r_Adder_Total[0] [11]), .\r_Adder_Total[1][18] (\r_Adder_Total[1] [18]), 
            .n14587(n14587), .n11488(n11488), .n18(n18), .\r_Adder_Total[0][20] (\r_Adder_Total[0] [20]), 
            .\r_Adder_Total[1][9] (\r_Adder_Total[1] [9]), .\r_Adder_Total[0][12] (\r_Adder_Total[0] [12]), 
            .\r_Adder_Total[1][19] (\r_Adder_Total[1] [19]), .n14576(n14576), 
            .\r_Adder_Total[0][13] (\r_Adder_Total[0] [13]), .\r_Adder_Total[1][20] (\r_Adder_Total[1] [20]), 
            .\r_Adder_Total[1][21] (\r_Adder_Total[1] [21]), .\r_Adder_Total[1][2] (\r_Adder_Total[1] [2]), 
            .\r_Adder_Total[1][15] (\r_Adder_Total[1] [15]), .n21(n21), 
            .i_Mix_c(i_Mix_c), .\r_Adder_Total[0][16] (\r_Adder_Total[0] [16]), 
            .\r_Adder_Total[1][8] (\r_Adder_Total[1] [8]), .\r_Adder_Total[0][17] (\r_Adder_Total[0] [17]), 
            .\r_Adder_Total[1][6] (\r_Adder_Total[1] [6]), .\r_Adder_Total[0][18] (\r_Adder_Total[0] [18]), 
            .\r_Adder_Total[1][5] (\r_Adder_Total[1] [5]), .\r_Adder_Total[0][19] (\r_Adder_Total[0] [19]), 
            .\r_Adder_Total[1][4] (\r_Adder_Total[1] [4]), .\r_Adder_Total[1][10] (\r_Adder_Total[1] [10]), 
            .\r_Adder_Total[0][21] (\r_Adder_Total[0] [21]), .n29(n29), 
            .\r_Adder_Total[0][3] (\r_Adder_Total[0] [3]), .\r_Adder_Total[0][4] (\r_Adder_Total[0] [4]), 
            .\r_Adder_Total[0][5] (\r_Adder_Total[0] [5]), .\r_Adder_Total[0][6] (\r_Adder_Total[0] [6]), 
            .\r_Adder_Total[1][3] (\r_Adder_Total[1] [3]), .\r_Adder_Total[1][14] (\r_Adder_Total[1] [14]), 
            .\r_Adder_Total[0][7] (\r_Adder_Total[0] [7]), .o_DAC_LR_Clock_c(o_DAC_LR_Clock_c), 
            .o_DAC_Bit_Clock_c(o_DAC_Bit_Clock_c), .VCC_net(VCC_net), .o_DAC_Data_c(o_DAC_Data_c));   /* synthesis lineinfo="@14(123[16],134[3])"*/
    OB test_pad (.I(test_c), .O(test));   /* synthesis lineinfo="@14(6[14],6[18])"*/
    OB debug_pad (.I(GND_net), .O(debug));   /* synthesis lineinfo="@14(5[15],5[20])"*/
    (* lut_function="(!(A+(B+!(C (D)+!C !(D)))))" *) LUT4 i9777_4_lut (.A(n14633), 
            .B(n14635), .C(Harmonic_Count[2]), .D(Harmonic[2]), .Z(n13045));   /* synthesis lineinfo="@14(217[18],217[44])"*/
    defparam i9777_4_lut.INIT = "0x1001";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6788_3_lut (.A(n353), 
            .B(Sample_Ready), .C(SM_Top[0]), .Z(n7598));
    defparam i6788_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i20_3_lut (.A(Scaler_Ready[0]), 
            .B(Scaler_Ready[1]), .C(Harmonic[0]), .Z(n353));   /* synthesis lineinfo="@14(191[24],191[35])"*/
    defparam i20_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i6668_2_lut (.A(SM_Top[0]), .B(SM_Top[2]), 
            .Z(n9161));
    defparam i6668_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B))" *) LUT4 i3_2_lut (.A(Sample_Timer[10]), .B(Sample_Timer[15]), 
            .Z(n10_adj_1664));   /* synthesis lineinfo="@14(233[10],233[40])"*/
    defparam i3_2_lut.INIT = "0xeeee";
    (* lut_function="(A+!(B (C (D))))" *) LUT4 i1_4_lut_adj_648 (.A(n12208), 
            .B(n12214), .C(n12212), .D(Sample_Timer[1]), .Z(n11));
    defparam i1_4_lut_adj_648.INIT = "0xbfff";
    (* lut_function="(!(A (B (C))+!A (B (C+(D)))))" *) LUT4 i10286_4_lut (.A(n14576), 
            .B(reset_n_c), .C(n18), .D(n21), .Z(n7805));
    defparam i10286_4_lut.INIT = "0x3b3f";
    (* lut_function="((B+((D)+!C))+!A)" *) LUT4 i1_4_lut_adj_649 (.A(Sample_Timer[6]), 
            .B(n12200), .C(n12685), .D(Sample_Timer[11]), .Z(n12208));
    defparam i1_4_lut_adj_649.INIT = "0xffdf";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(Sample_Timer[7]), .B(Sample_Timer[0]), 
            .Z(n12214));
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C)))" *) LUT4 i1_3_lut (.A(Sample_Timer[3]), .B(Sample_Timer[4]), 
            .C(Sample_Timer[2]), .Z(n12212));
    defparam i1_3_lut.INIT = "0x8080";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut_adj_650 (.A(Sample_Timer[8]), 
            .B(Sample_Timer[13]), .Z(n12200));
    defparam i1_2_lut_adj_650.INIT = "0xdddd";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_2_lut_3_lut_adj_651 (.A(SM_Top[1]), 
            .B(SM_Top[2]), .C(SM_Top[0]), .Z(Scaler_Start_1__N_127[0]));
    defparam i1_2_lut_3_lut_adj_651.INIT = "0x1010";
    (* lut_function="(A (B))" *) LUT4 i9521_2_lut (.A(Sample_Timer[9]), .B(Sample_Timer[5]), 
            .Z(n12685));
    defparam i9521_2_lut.INIT = "0x8888";
    IB i_Mix_pad (.I(i_Mix), .O(i_Mix_c));   /* synthesis lineinfo="@14(10[14],10[19])"*/
    IB i_ADC_Clock_pad (.I(i_ADC_Clock), .O(i_ADC_Clock_c));   /* synthesis lineinfo="@14(8[14],8[25])"*/
    IB i_ADC_Data_pad (.I(i_ADC_Data), .O(i_ADC_Data_c));   /* synthesis lineinfo="@14(7[14],7[24])"*/
    IB reset_n_pad (.I(reset_n), .O(reset_n_c));   /* synthesis lineinfo="@14(4[14],4[21])"*/
    IB i_Clock_pad (.I(i_Clock), .O(i_Clock_c));   /* synthesis lineinfo="@14(3[14],3[21])"*/
    OB o_DAC_LR_Clock_pad (.I(o_DAC_LR_Clock_c), .O(o_DAC_LR_Clock));   /* synthesis lineinfo="@14(14[15],14[29])"*/
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i1 (.D(n11064), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(SM_Top[1]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam SM_Top__i1.REGSET = "RESET";
    defparam SM_Top__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i2 (.D(n11062), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(SM_Top[2]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam SM_Top__i2.REGSET = "RESET";
    defparam SM_Top__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_652 (.A(SM_Top[2]), 
            .B(Adder_Start[0]), .C(n12_adj_1660), .D(n15_2), .Z(Adder_Start_1__N_113[0]));
    defparam i1_4_lut_adj_652.INIT = "0xdc50";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Count_i7 (.D(\ADC_Data[6] [7]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Count[7]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Harmonic_Count_i7.REGSET = "RESET";
    defparam Harmonic_Count_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Count_i6 (.D(\ADC_Data[6] [6]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Count[6]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Harmonic_Count_i6.REGSET = "RESET";
    defparam Harmonic_Count_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Count_i5 (.D(\ADC_Data[6] [5]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Count[5]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Harmonic_Count_i5.REGSET = "RESET";
    defparam Harmonic_Count_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Count_i4 (.D(\ADC_Data[6] [4]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Count[4]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Harmonic_Count_i4.REGSET = "RESET";
    defparam Harmonic_Count_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Count_i3 (.D(\ADC_Data[6] [3]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Count[3]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Harmonic_Count_i3.REGSET = "RESET";
    defparam Harmonic_Count_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Count_i2 (.D(\ADC_Data[6] [2]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Count[2]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Harmonic_Count_i2.REGSET = "RESET";
    defparam Harmonic_Count_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Count_i1 (.D(\ADC_Data[6] [1]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Count[1]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Harmonic_Count_i1.REGSET = "RESET";
    defparam Harmonic_Count_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i15 (.D(\ADC_Data[5] [15]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[15]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Freq_Scale_i15.REGSET = "RESET";
    defparam Freq_Scale_i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i14 (.D(\ADC_Data[5] [14]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[14]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Freq_Scale_i14.REGSET = "RESET";
    defparam Freq_Scale_i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i13 (.D(\ADC_Data[5] [13]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[13]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Freq_Scale_i13.REGSET = "RESET";
    defparam Freq_Scale_i13.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i10  (.D(\Adder_Total[0] [11]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [11]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i10 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i10 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i12 (.D(\ADC_Data[5] [12]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[12]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Freq_Scale_i12.REGSET = "RESET";
    defparam Freq_Scale_i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i11 (.D(\ADC_Data[5] [11]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[11]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Freq_Scale_i11.REGSET = "RESET";
    defparam Freq_Scale_i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i10 (.D(\ADC_Data[5] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[10]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Freq_Scale_i10.REGSET = "RESET";
    defparam Freq_Scale_i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A ((D)+!C)+!A !(B+!(C (D))))" *) LUT4 i32_4_lut (.A(Adder_Start[0]), 
            .B(n4541), .C(SM_Top[0]), .D(SM_Top[1]), .Z(n12_adj_1660));
    defparam i32_4_lut.INIT = "0xba0a";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i9 (.D(\ADC_Data[5] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[9]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Freq_Scale_i9.REGSET = "RESET";
    defparam Freq_Scale_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i8 (.D(\ADC_Data[5] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[8]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Freq_Scale_i8.REGSET = "RESET";
    defparam Freq_Scale_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i7 (.D(\ADC_Data[5] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[7]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Freq_Scale_i7.REGSET = "RESET";
    defparam Freq_Scale_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i6 (.D(\ADC_Data[5] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[6]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Freq_Scale_i6.REGSET = "RESET";
    defparam Freq_Scale_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i5 (.D(\ADC_Data[5] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[5]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Freq_Scale_i5.REGSET = "RESET";
    defparam Freq_Scale_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i4 (.D(\ADC_Data[5] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[4]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Freq_Scale_i4.REGSET = "RESET";
    defparam Freq_Scale_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i3 (.D(\ADC_Data[5] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[3]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Freq_Scale_i3.REGSET = "RESET";
    defparam Freq_Scale_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i2 (.D(\ADC_Data[5] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[2]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Freq_Scale_i2.REGSET = "RESET";
    defparam Freq_Scale_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i1 (.D(\ADC_Data[5] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[1]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam Freq_Scale_i1.REGSET = "RESET";
    defparam Freq_Scale_i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i2  (.D(\Adder_Total[0] [3]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [3]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i2 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i2 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i22  (.D(\ADC_Data[4] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [10]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Scale_Initial[0]_i22 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i22 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i3  (.D(\Adder_Total[0] [4]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [4]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i3 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i21  (.D(\ADC_Data[4] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [9]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Scale_Initial[0]_i21 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i21 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i4  (.D(\Adder_Total[0] [5]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [5]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i4 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i20  (.D(\ADC_Data[4] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [8]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Scale_Initial[0]_i20 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i20 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i5  (.D(\Adder_Total[0] [6]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [6]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i5 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i19  (.D(\ADC_Data[4] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [7]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Scale_Initial[0]_i19 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i19 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i18  (.D(\ADC_Data[4] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [6]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Scale_Initial[0]_i18 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i18 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i6  (.D(\Adder_Total[0] [7]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [7]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i6 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i17  (.D(\ADC_Data[4] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [5]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Scale_Initial[0]_i17 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i17 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i7  (.D(\Adder_Total[0] [8]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [8]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i7 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i16  (.D(\ADC_Data[4] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [4]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Scale_Initial[0]_i16 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i16 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i9  (.D(\Adder_Total[0] [10]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [10]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i9 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i9 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i15  (.D(\ADC_Data[4] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [3]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Scale_Initial[0]_i15 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i15 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i14  (.D(\ADC_Data[4] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [2]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Scale_Initial[0]_i14 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i14 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i13  (.D(\ADC_Data[4] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [1]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Scale_Initial[0]_i13 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i13 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i12  (.D(\ADC_Data[4] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [0]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Scale_Initial[0]_i12 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i12 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i11  (.D(\ADC_Data[2] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[0] [10]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Scale_Initial[0]_i11 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i11 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i10  (.D(\ADC_Data[2] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[0] [9]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Scale_Initial[0]_i10 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i10 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i9  (.D(\ADC_Data[2] [8]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [8]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Scale_Initial[0]_i9 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i9 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i8  (.D(\ADC_Data[2] [7]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [7]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Scale_Initial[0]_i8 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i7  (.D(\ADC_Data[2] [6]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [6]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Scale_Initial[0]_i7 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i6  (.D(\ADC_Data[2] [5]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [5]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Scale_Initial[0]_i6 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i5  (.D(\ADC_Data[2] [4]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [4]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Scale_Initial[0]_i5 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i4  (.D(\ADC_Data[2] [3]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [3]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Scale_Initial[0]_i4 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i12  (.D(\Adder_Total[0] [13]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [13]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i12 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i12 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+!(B))" *) LUT4 i2068_2_lut (.A(Harmonic[0]), .B(Sample_Ready), 
            .Z(n4541));   /* synthesis lineinfo="@14(199[7],202[10])"*/
    defparam i2068_2_lut.INIT = "0xbbbb";
    FD1P3XZ \Scale_Initial[0]_i3  (.D(\ADC_Data[2] [2]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [2]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Scale_Initial[0]_i3 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i2  (.D(\ADC_Data[2] [1]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [1]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Scale_Initial[0]_i2 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i2 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i22  (.D(\ADC_Data[3] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [10]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Harmonic_Scale[0]_i22 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i22 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i21  (.D(\ADC_Data[3] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [9]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Harmonic_Scale[0]_i21 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i21 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i20  (.D(\ADC_Data[3] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [8]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Harmonic_Scale[0]_i20 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i20 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i19  (.D(\ADC_Data[3] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [7]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Harmonic_Scale[0]_i19 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i19 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i18  (.D(\ADC_Data[3] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [6]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Harmonic_Scale[0]_i18 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i18 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i17  (.D(\ADC_Data[3] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [5]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Harmonic_Scale[0]_i17 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i17 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i16  (.D(\ADC_Data[3] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [4]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Harmonic_Scale[0]_i16 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i16 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i15  (.D(\ADC_Data[3] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [3]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Harmonic_Scale[0]_i15 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i15 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i14  (.D(\ADC_Data[3] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [2]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Harmonic_Scale[0]_i14 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i14 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i13  (.D(\ADC_Data[3] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [1]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Harmonic_Scale[0]_i13 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i13 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i12  (.D(\ADC_Data[3] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [0]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Harmonic_Scale[0]_i12 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i12 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i11  (.D(\ADC_Data[1] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [10]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Harmonic_Scale[0]_i11 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i11 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i10  (.D(\ADC_Data[1] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [9]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Harmonic_Scale[0]_i10 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i10 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i9  (.D(\ADC_Data[1] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [8]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Harmonic_Scale[0]_i9 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i9 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i8  (.D(\ADC_Data[1] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [7]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Harmonic_Scale[0]_i8 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i13  (.D(\Adder_Total[0] [14]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [14]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i13 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i13 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i14  (.D(\Adder_Total[0] [15]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [15]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i14 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i14 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i15  (.D(\Adder_Total[0] [16]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [16]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i15 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i15 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i16  (.D(\Adder_Total[0] [17]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [17]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i16 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i16 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i17  (.D(\Adder_Total[0] [18]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [18]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i17 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i17 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i7  (.D(\ADC_Data[1] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [6]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Harmonic_Scale[0]_i7 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i8  (.D(\Adder_Total[0] [9]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [9]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i8 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i6  (.D(\ADC_Data[1] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [5]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Harmonic_Scale[0]_i6 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i5  (.D(\ADC_Data[1] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [4]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Harmonic_Scale[0]_i5 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i4  (.D(\ADC_Data[1] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [3]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Harmonic_Scale[0]_i4 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i3  (.D(\ADC_Data[1] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [2]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Harmonic_Scale[0]_i3 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i2  (.D(\ADC_Data[1] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [1]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Harmonic_Scale[0]_i2 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i2 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i18  (.D(\Adder_Total[0] [19]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [19]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i18 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i18 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i19  (.D(\Adder_Total[0] [20]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [20]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i19 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i19 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i20  (.D(\Adder_Total[0] [21]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [21]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i20 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i20 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i21  (.D(\Adder_Total[1] [2]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [2]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i21 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i21 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i22  (.D(\Adder_Total[1] [3]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [3]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i22 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i22 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i40  (.D(\Adder_Total[1] [21]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [21]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i40 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i40 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (D)+!B !(C+!(D)))+!A !(C+!(D))))" *) LUT4 i10243_3_lut_4_lut (.A(n14578), 
            .B(SM_Top[1]), .C(n9161), .D(reset_n_c), .Z(n3239));
    defparam i10243_3_lut_4_lut.INIT = "0x70ff";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i1_2_lut_3_lut_adj_653 (.A(reset_n_c), 
            .B(SM_Top[2]), .C(Harmonic[0]), .Z(n4_adj_1661));
    defparam i1_2_lut_3_lut_adj_653.INIT = "0x0202";
    (* lut_function="(A (B+(C+!(D)))+!A !(B (D)+!B !(C+!(D))))" *) LUT4 i1_4_lut_4_lut_adj_654 (.A(n14578), 
            .B(SM_Top[1]), .C(n381), .D(SM_Top[0]), .Z(n12082));
    defparam i1_4_lut_4_lut_adj_654.INIT = "0xb8ff";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i1_2_lut_3_lut_adj_655 (.A(reset_n_c), 
            .B(SM_Top[2]), .C(Harmonic[0]), .Z(n4));
    defparam i1_2_lut_3_lut_adj_655.INIT = "0x2020";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut_rep_157 (.A(SM_Top[0]), .B(SM_Top[2]), 
            .Z(n14614));
    defparam i1_2_lut_rep_157.INIT = "0xbbbb";
    (* lut_function="(!(A (B (C (D))+!B (D))+!A (B (C+!(D))+!B (D))))" *) LUT4 i29_4_lut_4_lut (.A(SM_Top[0]), 
            .B(SM_Top[2]), .C(n9254), .D(SM_Top[1]), .Z(n13));
    defparam i29_4_lut_4_lut.INIT = "0x0cbb";
    (* lut_function="(!(A (B)+!A (B (C+!(D)))))" *) LUT4 i10283_4_lut (.A(SM_Sample_Position[0]), 
            .B(reset_n_c), .C(SM_Sample_Position[2]), .D(SM_Sample_Position[1]), 
            .Z(n7921));
    defparam i10283_4_lut.INIT = "0x3733";
    FD1P3XZ \r_Adder_Total[0]__i39  (.D(\Adder_Total[1] [20]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [20]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i39 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i39 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i38  (.D(\Adder_Total[1] [19]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [19]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i38 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i38 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i37  (.D(\Adder_Total[1] [18]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [18]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i37 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i37 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+(C+!(D)))+!A (B+(C+(D)))))" *) LUT4 i10253_4_lut (.A(Harmonic[6]), 
            .B(n8_adj_1656), .C(n6_adj_1658), .D(Last_Harmonic_N_214[6]), 
            .Z(Last_Harmonic_N_213));   /* synthesis lineinfo="@14(71[20],71[52])"*/
    defparam i10253_4_lut.INIT = "0x0201";
    FD1P3XZ \r_Adder_Total[0]__i36  (.D(\Adder_Total[1] [17]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [17]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i36 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i36 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B (C+!(D))+!B (C+(D))))" *) LUT4 i3_4_lut (.A(n2), 
            .B(Harmonic[2]), .C(n12077), .D(Last_Harmonic_N_214[2]), .Z(n8_adj_1656));   /* synthesis lineinfo="@14(71[20],71[52])"*/
    defparam i3_4_lut.INIT = "0xfbfe";
    FD1P3XZ \r_Adder_Total[0]__i35  (.D(\Adder_Total[1] [16]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [16]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i35 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i35 .SRMODE = "CE_OVER_LSR";
    FA2 add_26_add_5_7 (.A0(GND_net), .B0(Harmonic[5]), .C0(GND_net), 
        .D0(n9967), .CI0(n9967), .A1(GND_net), .B1(Harmonic[6]), .C1(GND_net), 
        .D1(n15216), .CI1(n15216), .CO0(n15216), .CO1(n9969), .S0(n41), 
        .S1(n40));   /* synthesis lineinfo="@14(215[19],215[34])"*/
    defparam add_26_add_5_7.INIT0 = "0xc33c";
    defparam add_26_add_5_7.INIT1 = "0xc33c";
    FD1P3XZ \r_Adder_Total[0]__i34  (.D(\Adder_Total[1] [15]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [15]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i34 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i34 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i33  (.D(\Adder_Total[1] [14]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [14]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i33 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i33 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i32  (.D(\Adder_Total[1] [13]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [13]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i32 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i32 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Scaler_Reset_c (.D(n4103), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(Scaler_Reset));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam Scaler_Reset_c.REGSET = "RESET";
    defparam Scaler_Reset_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 equal_95_i6_2_lut (.A(Harmonic[5]), 
            .B(Last_Harmonic_N_214[5]), .Z(n6_adj_1658));   /* synthesis lineinfo="@14(71[20],71[52])"*/
    defparam equal_95_i6_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 equal_95_i2_2_lut (.A(Harmonic[1]), 
            .B(Last_Harmonic_N_214[1]), .Z(n2));   /* synthesis lineinfo="@14(71[20],71[52])"*/
    defparam equal_95_i2_2_lut.INIT = "0x6666";
    FD1P3XZ \r_Adder_Total[0]__i31  (.D(\Adder_Total[1] [12]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [12]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i31 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i31 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+!(C (D)+!C !(D))))" *) LUT4 i4_4_lut (.A(n1_2), 
            .B(n8_adj_1659), .C(Harmonic[4]), .D(Last_Harmonic_N_214[4]), 
            .Z(n12077));   /* synthesis lineinfo="@14(71[20],71[52])"*/
    defparam i4_4_lut.INIT = "0xeffe";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 equal_95_i1_2_lut (.A(Harmonic[0]), 
            .B(Last_Harmonic_N_214[0]), .Z(n1_2));   /* synthesis lineinfo="@14(71[20],71[52])"*/
    defparam equal_95_i1_2_lut.INIT = "0x6666";
    (* lut_function="(A+(B (C+!(D))+!B (C+(D))))" *) LUT4 i3_4_lut_adj_656 (.A(n8_adj_1657), 
            .B(Harmonic[3]), .C(Last_Harmonic_N_214[8]), .D(Last_Harmonic_N_214[3]), 
            .Z(n8_adj_1659));   /* synthesis lineinfo="@14(71[20],71[52])"*/
    defparam i3_4_lut_adj_656.INIT = "0xfbfe";
    FD1P3XZ \r_Adder_Total[0]__i30  (.D(\Adder_Total[1] [11]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [11]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i30 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i30 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i29  (.D(\Adder_Total[1] [10]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [10]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i29 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i29 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 equal_95_i8_2_lut (.A(Harmonic[7]), 
            .B(Last_Harmonic_N_214[7]), .Z(n8_adj_1657));   /* synthesis lineinfo="@14(71[20],71[52])"*/
    defparam equal_95_i8_2_lut.INIT = "0x6666";
    FD1P3XZ \r_Adder_Total[0]__i28  (.D(\Adder_Total[1] [9]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [9]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i28 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i28 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i27  (.D(\Adder_Total[1] [8]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [8]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i27 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i27 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ test_i0 (.D(n4093), .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), 
            .Q(test_c));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam test_i0.REGSET = "RESET";
    defparam test_i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Next_Sample_c (.D(n4091), .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), 
            .Q(Next_Sample));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam Next_Sample_c.REGSET = "RESET";
    defparam Next_Sample_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i6348_2_lut (.A(n45), .B(SM_Top[1]), 
            .Z(n2786));
    defparam i6348_2_lut.INIT = "0x2222";
    FD1P3XZ \r_Adder_Total[0]__i26  (.D(\Adder_Total[1] [7]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [7]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i26 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i26 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Adder_Clear_c (.D(n4089), .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), 
            .Q(Adder_Clear));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam Adder_Clear_c.REGSET = "RESET";
    defparam Adder_Clear_c.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Scaler_Start_i0_i0 (.D(n4_adj_1655), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(Scaler_Start[0]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam Scaler_Start_i0_i0.REGSET = "RESET";
    defparam Scaler_Start_i0_i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i25  (.D(\Adder_Total[1] [6]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [6]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i25 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i25 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i24  (.D(\Adder_Total[1] [5]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [5]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i24 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i24 .SRMODE = "CE_OVER_LSR";
    FA2 add_26_add_5_3 (.A0(GND_net), .B0(Harmonic[1]), .C0(GND_net), 
        .D0(n9963), .CI0(n9963), .A1(GND_net), .B1(Harmonic[2]), .C1(GND_net), 
        .D1(n15210), .CI1(n15210), .CO0(n15210), .CO1(n9965), .S0(n45), 
        .S1(n44));   /* synthesis lineinfo="@14(215[19],215[34])"*/
    defparam add_26_add_5_3.INIT0 = "0xc33c";
    defparam add_26_add_5_3.INIT1 = "0xc33c";
    FD1P3XZ \r_Adder_Total[0]__i23  (.D(\Adder_Total[1] [4]), .SP(n3233), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [4]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam \r_Adder_Total[0]__i23 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i23 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i1 (.D(n85), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7625), .Q(Sample_Timer[1]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam Sample_Timer__i1.REGSET = "RESET";
    defparam Sample_Timer__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i2 (.D(n84), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7625), .Q(Sample_Timer[2]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam Sample_Timer__i2.REGSET = "RESET";
    defparam Sample_Timer__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i3 (.D(n83), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7625), .Q(Sample_Timer[3]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam Sample_Timer__i3.REGSET = "RESET";
    defparam Sample_Timer__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)+!B (C+!(D))))" *) LUT4 i1_4_lut_adj_657 (.A(reset_n_c), 
            .B(SM_Top[2]), .C(n27), .D(n7598), .Z(n11064));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam i1_4_lut_adj_657.INIT = "0xa0a2";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B+!(C)))" *) LUT4 i32_4_lut_adj_658 (.A(SM_Top[2]), 
            .B(n15_adj_1665), .C(SM_Top[1]), .D(n5), .Z(n27));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam i32_4_lut_adj_658.INIT = "0xcfc5";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i4 (.D(n82), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7625), .Q(Sample_Timer[4]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam Sample_Timer__i4.REGSET = "RESET";
    defparam Sample_Timer__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i5 (.D(n81), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7625), .Q(Sample_Timer[5]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam Sample_Timer__i5.REGSET = "RESET";
    defparam Sample_Timer__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i6 (.D(n80), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7625), .Q(Sample_Timer[6]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam Sample_Timer__i6.REGSET = "RESET";
    defparam Sample_Timer__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i7 (.D(n79), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7625), .Q(Sample_Timer[7]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam Sample_Timer__i7.REGSET = "RESET";
    defparam Sample_Timer__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i8 (.D(n78), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7625), .Q(Sample_Timer[8]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam Sample_Timer__i8.REGSET = "RESET";
    defparam Sample_Timer__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i9 (.D(n77), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7625), .Q(Sample_Timer[9]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam Sample_Timer__i9.REGSET = "RESET";
    defparam Sample_Timer__i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i10 (.D(n76), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7625), .Q(Sample_Timer[10]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam Sample_Timer__i10.REGSET = "RESET";
    defparam Sample_Timer__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i11 (.D(n75), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7625), .Q(Sample_Timer[11]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam Sample_Timer__i11.REGSET = "RESET";
    defparam Sample_Timer__i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i12 (.D(n74), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7625), .Q(Sample_Timer[12]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam Sample_Timer__i12.REGSET = "RESET";
    defparam Sample_Timer__i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i13 (.D(n73), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7625), .Q(Sample_Timer[13]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam Sample_Timer__i13.REGSET = "RESET";
    defparam Sample_Timer__i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i14 (.D(n72), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7625), .Q(Sample_Timer[14]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam Sample_Timer__i14.REGSET = "RESET";
    defparam Sample_Timer__i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i15 (.D(n71), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7625), .Q(Sample_Timer[15]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam Sample_Timer__i15.REGSET = "RESET";
    defparam Sample_Timer__i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i1 (.D(n2786), .SP(n3239), .CK(Main_Clock), 
            .SR(n14611), .Q(Harmonic[1]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam Harmonic__i1.REGSET = "RESET";
    defparam Harmonic__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A ((C)+!B)+!A !(B))" *) LUT4 i1_3_lut_adj_659 (.A(SM_Top[2]), 
            .B(SM_Top[0]), .C(n14578), .Z(n15_adj_1665));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam i1_3_lut_adj_659.INIT = "0xb3b3";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_660 (.A(SM_Top[0]), .B(n381), 
            .Z(n5));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam i1_2_lut_adj_660.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 i3691_4_lut (.A(test_c), 
            .B(n12338), .C(n11990), .D(n14578), .Z(n4093));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam i3691_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))" *) LUT4 i1_4_lut_adj_661 (.A(reset_n_c), 
            .B(n11922), .C(n12082), .D(SM_Top[2]), .Z(n11062));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam i1_4_lut_adj_661.INIT = "0xa088";
    (* lut_function="(A (B (C)))" *) LUT4 i2_3_lut (.A(SM_Top[0]), .B(Sample_Ready), 
            .C(SM_Top[1]), .Z(n11922));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam i2_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)+!B !(C+!(D)))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i4468_4_lut (.A(n12079), 
            .B(SM_Top[0]), .C(n11963), .D(reset_n_c), .Z(n6963));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam i4468_4_lut.INIT = "0xc7c0";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i2 (.D(n2785), .SP(n3239), .CK(Main_Clock), 
            .SR(n14611), .Q(Harmonic[2]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam Harmonic__i2.REGSET = "RESET";
    defparam Harmonic__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_662 (.A(SM_Top[0]), .B(SM_Top[1]), 
            .Z(n12338));   /* synthesis lineinfo="@14(169[4],249[11])"*/
    defparam i1_2_lut_adj_662.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_663 (.A(SM_Top[2]), .B(reset_n_c), 
            .Z(n12254));
    defparam i1_2_lut_adj_663.INIT = "0x8888";
    (* lut_function="(!(((C+!(D))+!B)+!A))" *) LUT4 i2_3_lut_4_lut (.A(SM_Top[1]), 
            .B(SM_Top[2]), .C(SM_Top[0]), .D(reset_n_c), .Z(n3233));
    defparam i2_3_lut_4_lut.INIT = "0x0800";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i3 (.D(n2784), .SP(n3239), .CK(Main_Clock), 
            .SR(n14611), .Q(Harmonic[3]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam Harmonic__i3.REGSET = "RESET";
    defparam Harmonic__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i4 (.D(n2783), .SP(n3239), .CK(Main_Clock), 
            .SR(n14611), .Q(Harmonic[4]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam Harmonic__i4.REGSET = "RESET";
    defparam Harmonic__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i5 (.D(n2782), .SP(n3239), .CK(Main_Clock), 
            .SR(n14611), .Q(Harmonic[5]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam Harmonic__i5.REGSET = "RESET";
    defparam Harmonic__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i6 (.D(n2781), .SP(n3239), .CK(Main_Clock), 
            .SR(n14611), .Q(Harmonic[6]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam Harmonic__i6.REGSET = "RESET";
    defparam Harmonic__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i7 (.D(n2780), .SP(n3239), .CK(Main_Clock), 
            .SR(n14611), .Q(Harmonic[7]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam Harmonic__i7.REGSET = "RESET";
    defparam Harmonic__i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Adder_Start__i1 (.D(Adder_Start_1__N_113[1]), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n14611), .Q(Adder_Start[1]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam Adder_Start__i1.REGSET = "RESET";
    defparam Adder_Start__i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Scaler_Start_i0_i1 (.D(n3), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(Scaler_Start[1]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam Scaler_Start_i0_i1.REGSET = "RESET";
    defparam Scaler_Start_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i1_3_lut_4_lut (.A(SM_Top[1]), 
            .B(SM_Top[2]), .C(n14631), .D(n10_adj_1664), .Z(n12264));
    defparam i1_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="((B+(C))+!A)" *) LUT4 i1_3_lut_adj_664 (.A(SM_Top[2]), 
            .B(n381), .C(SM_Top[1]), .Z(n12079));   /* synthesis lineinfo="@14(169[4],249[11])"*/
    defparam i1_3_lut_adj_664.INIT = "0xfdfd";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 i1897_4_lut (.A(Next_Sample), 
            .B(Next_Sample_N_209), .C(reset_n_c), .D(n13), .Z(n4091));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam i1897_4_lut.INIT = "0xcaaa";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i0 (.D(n86), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7625), .Q(Sample_Timer[0]));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam Sample_Timer__i0.REGSET = "RESET";
    defparam Sample_Timer__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i2_2_lut_rep_174 (.A(Sample_Timer[12]), 
            .B(Sample_Timer[14]), .Z(n14631));   /* synthesis lineinfo="@14(233[10],233[40])"*/
    defparam i2_2_lut_rep_174.INIT = "0xeeee";
    (* lut_function="(A (B)+!A !((C)+!B))" *) LUT4 i5086_3_lut (.A(SM_Top[0]), 
            .B(SM_Top[2]), .C(SM_Top[1]), .Z(Next_Sample_N_209));   /* synthesis lineinfo="@14(169[4],249[11])"*/
    defparam i5086_3_lut.INIT = "0x8c8c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_3_lut_rep_121_4_lut (.A(Sample_Timer[12]), 
            .B(Sample_Timer[14]), .C(n11), .D(n10_adj_1664), .Z(n14578));   /* synthesis lineinfo="@14(233[10],233[40])"*/
    defparam i1_3_lut_rep_121_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 Scaler_Start_i1_i2_4_lut (.A(Scaler_Start[1]), 
            .B(Scaler_Start_1__N_127[0]), .C(n13383), .D(n4), .Z(n3));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam Scaler_Start_i1_i2_4_lut.INIT = "0xcaaa";
    (* lut_function="(!(A (B (C (D)))+!A (B+!(C (D)))))" *) LUT4 i1895_4_lut (.A(Adder_Clear), 
            .B(n14614), .C(reset_n_c), .D(n12_adj_1662), .Z(n4089));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam i1895_4_lut.INIT = "0x3aaa";
    (* lut_function="(!(A (B (C)+!B (C (D)))+!A (B+(D))))" *) LUT4 i1_4_lut_adj_665 (.A(n12264), 
            .B(SM_Top[0]), .C(n11), .D(n13385), .Z(n12_adj_1662));
    defparam i1_4_lut_adj_665.INIT = "0x0a3b";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 LessThan_27_i9_2_lut_rep_176 (.A(Harmonic_Count[4]), 
            .B(Harmonic[4]), .Z(n14633));   /* synthesis lineinfo="@14(217[18],217[44])"*/
    defparam LessThan_27_i9_2_lut_rep_176.INIT = "0x6666";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 LessThan_27_i8_3_lut_3_lut (.A(Harmonic_Count[4]), 
            .B(Harmonic[4]), .C(n6_2), .Z(n8));   /* synthesis lineinfo="@14(217[18],217[44])"*/
    defparam LessThan_27_i8_3_lut_3_lut.INIT = "0xd4d4";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 LessThan_27_i11_2_lut_rep_177 (.A(Harmonic_Count[5]), 
            .B(Harmonic[5]), .Z(n14634));   /* synthesis lineinfo="@14(217[18],217[44])"*/
    defparam LessThan_27_i11_2_lut_rep_177.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 LessThan_27_i7_2_lut_rep_178 (.A(Harmonic_Count[3]), 
            .B(Harmonic[3]), .Z(n14635));   /* synthesis lineinfo="@14(217[18],217[44])"*/
    defparam LessThan_27_i7_2_lut_rep_178.INIT = "0x6666";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 LessThan_27_i6_3_lut_3_lut (.A(Harmonic_Count[3]), 
            .B(Harmonic[3]), .C(Harmonic[2]), .Z(n6_2));   /* synthesis lineinfo="@14(217[18],217[44])"*/
    defparam LessThan_27_i6_3_lut_3_lut.INIT = "0xd4d4";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 LessThan_27_i15_2_lut_rep_179 (.A(Harmonic_Count[7]), 
            .B(Harmonic[7]), .Z(n14636));   /* synthesis lineinfo="@14(217[18],217[44])"*/
    defparam LessThan_27_i15_2_lut_rep_179.INIT = "0x6666";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 LessThan_27_i12_3_lut_3_lut (.A(Harmonic_Count[7]), 
            .B(Harmonic[7]), .C(n10_2), .Z(n12));   /* synthesis lineinfo="@14(217[18],217[44])"*/
    defparam LessThan_27_i12_3_lut_3_lut.INIT = "0xd4d4";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 LessThan_27_i13_2_lut_rep_180 (.A(Harmonic_Count[6]), 
            .B(Harmonic[6]), .Z(n14637));   /* synthesis lineinfo="@14(217[18],217[44])"*/
    defparam LessThan_27_i13_2_lut_rep_180.INIT = "0x6666";
    (* lut_function="(A (B (C (D)+!C !(D)))+!A !(B+!(C (D)+!C !(D))))" *) LUT4 i9785_2_lut_3_lut_4_lut (.A(Harmonic_Count[6]), 
            .B(Harmonic[6]), .C(Harmonic[5]), .D(Harmonic_Count[5]), .Z(n13053));   /* synthesis lineinfo="@14(217[18],217[44])"*/
    defparam i9785_2_lut_3_lut_4_lut.INIT = "0x9009";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i10010_2_lut (.A(SM_Top[2]), 
            .B(SM_Top[1]), .Z(n13385));
    defparam i10010_2_lut.INIT = "0x6666";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 LessThan_27_i10_3_lut_3_lut (.A(Harmonic_Count[6]), 
            .B(Harmonic[6]), .C(Harmonic[5]), .Z(n10_2));   /* synthesis lineinfo="@14(217[18],217[44])"*/
    defparam LessThan_27_i10_3_lut_3_lut.INIT = "0xd4d4";
    FA2 add_26_add_5_9 (.A0(GND_net), .B0(Harmonic[7]), .C0(GND_net), 
        .D0(n9969), .CI0(n9969), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n15219), .CI1(n15219), .CO0(n15219), .S0(n39));   /* synthesis lineinfo="@14(215[19],215[34])"*/
    defparam add_26_add_5_9.INIT0 = "0xc33c";
    defparam add_26_add_5_9.INIT1 = "0xc33c";
    FA2 add_26_add_5_5 (.A0(GND_net), .B0(Harmonic[3]), .C0(GND_net), 
        .D0(n9965), .CI0(n9965), .A1(GND_net), .B1(Harmonic[4]), .C1(GND_net), 
        .D1(n15213), .CI1(n15213), .CO0(n15213), .CO1(n9967), .S0(n43), 
        .S1(n42));   /* synthesis lineinfo="@14(215[19],215[34])"*/
    defparam add_26_add_5_5.INIT0 = "0xc33c";
    defparam add_26_add_5_5.INIT1 = "0xc33c";
    FA2 add_26_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Harmonic[0]), .C1(VCC_net), .D1(n15069), .CI1(n15069), .CO0(n15069), 
        .CO1(n9963), .S1(n46));   /* synthesis lineinfo="@14(215[19],215[34])"*/
    defparam add_26_add_5_1.INIT0 = "0xc33c";
    defparam add_26_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B ((D)+!C)+!B !(C))+!A (B (C (D))))" *) LUT4 i1994_4_lut (.A(Scaler_Reset), 
            .B(n6320), .C(n7), .D(SM_Top[2]), .Z(n4103));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam i1994_4_lut.INIT = "0xca0a";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 Scaler_Start_i1_i1_4_lut (.A(Scaler_Start[0]), 
            .B(Scaler_Start_1__N_127[0]), .C(n13383), .D(n4_adj_1661), 
            .Z(n4_adj_1655));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam Scaler_Start_i1_i1_4_lut.INIT = "0xcaaa";
    (* lut_function="(!((B)+!A))" *) LUT4 i6341_2_lut (.A(n44), .B(SM_Top[1]), 
            .Z(n2785));
    defparam i6341_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i6340_2_lut (.A(n43), .B(SM_Top[1]), 
            .Z(n2784));
    defparam i6340_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i10008_2_lut (.A(SM_Top[0]), 
            .B(SM_Top[1]), .Z(n13383));
    defparam i10008_2_lut.INIT = "0x6666";
    (* lut_function="(!((B)+!A))" *) LUT4 i6451_2_lut (.A(n42), .B(SM_Top[1]), 
            .Z(n2783));
    defparam i6451_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i6450_2_lut (.A(n41), .B(SM_Top[1]), 
            .Z(n2782));
    defparam i6450_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B+!(C))))" *) LUT4 i1_3_lut_adj_666 (.A(reset_n_c), 
            .B(SM_Sample_Output[3]), .C(n29), .Z(n3271));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam i1_3_lut_adj_666.INIT = "0x7575";
    (* lut_function="(!((B)+!A))" *) LUT4 i6449_2_lut (.A(n40), .B(SM_Top[1]), 
            .Z(n2781));
    defparam i6449_2_lut.INIT = "0x2222";
    FA2 add_12_add_5_17 (.A0(GND_net), .B0(Sample_Timer[15]), .C0(GND_net), 
        .D0(n10141), .CI0(n10141), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n15207), .CI1(n15207), .CO0(n15207), .S0(n71));   /* synthesis lineinfo="@14(167[20],167[39])"*/
    defparam add_12_add_5_17.INIT0 = "0xc33c";
    defparam add_12_add_5_17.INIT1 = "0xc33c";
    FA2 add_12_add_5_15 (.A0(GND_net), .B0(Sample_Timer[13]), .C0(GND_net), 
        .D0(n10139), .CI0(n10139), .A1(GND_net), .B1(Sample_Timer[14]), 
        .C1(GND_net), .D1(n15204), .CI1(n15204), .CO0(n15204), .CO1(n10141), 
        .S0(n73), .S1(n72));   /* synthesis lineinfo="@14(167[20],167[39])"*/
    defparam add_12_add_5_15.INIT0 = "0xc33c";
    defparam add_12_add_5_15.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i6441_2_lut (.A(n39), .B(SM_Top[1]), 
            .Z(n2780));
    defparam i6441_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C (D))+!B (C+!(D))))" *) LUT4 i1_4_lut_adj_667 (.A(n12256), 
            .B(n7598), .C(n9254), .D(SM_Top[2]), .Z(n11963));
    defparam i1_4_lut_adj_667.INIT = "0xa022";
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_668 (.A(SM_Top[2]), 
            .B(Adder_Start[1]), .C(n12_adj_1653), .D(n15_2), .Z(Adder_Start_1__N_113[1]));
    defparam i1_4_lut_adj_668.INIT = "0xdc50";
    (* lut_function="(A ((D)+!C)+!A (B (C (D))))" *) LUT4 i32_4_lut_adj_669 (.A(Adder_Start[1]), 
            .B(n4522), .C(SM_Top[0]), .D(SM_Top[1]), .Z(n12_adj_1653));
    defparam i32_4_lut_adj_669.INIT = "0xea0a";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_670 (.A(SM_Top[1]), .B(reset_n_c), 
            .Z(n12256));
    defparam i1_2_lut_adj_670.INIT = "0x8888";
    FA2 add_12_add_5_13 (.A0(GND_net), .B0(Sample_Timer[11]), .C0(GND_net), 
        .D0(n10137), .CI0(n10137), .A1(GND_net), .B1(Sample_Timer[12]), 
        .C1(GND_net), .D1(n15201), .CI1(n15201), .CO0(n15201), .CO1(n10139), 
        .S0(n75), .S1(n74));   /* synthesis lineinfo="@14(167[20],167[39])"*/
    defparam add_12_add_5_13.INIT0 = "0xc33c";
    defparam add_12_add_5_13.INIT1 = "0xc33c";
    FA2 add_12_add_5_11 (.A0(GND_net), .B0(Sample_Timer[9]), .C0(GND_net), 
        .D0(n10135), .CI0(n10135), .A1(GND_net), .B1(Sample_Timer[10]), 
        .C1(GND_net), .D1(n15198), .CI1(n15198), .CO0(n15198), .CO1(n10137), 
        .S0(n77), .S1(n76));   /* synthesis lineinfo="@14(167[20],167[39])"*/
    defparam add_12_add_5_11.INIT0 = "0xc33c";
    defparam add_12_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i30_3_lut (.A(SM_Top[1]), 
            .B(SM_Top[2]), .C(SM_Top[0]), .Z(n15_2));
    defparam i30_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))" *) LUT4 i1_4_lut_adj_671 (.A(reset_n_c), 
            .B(DAC_Send), .C(SM_Top[2]), .D(n7_adj_1663), .Z(n11256));   /* synthesis lineinfo="@14(158[9],252[5])"*/
    defparam i1_4_lut_adj_671.INIT = "0xa088";
    (* lut_function="(A (B))" *) LUT4 i2049_2_lut (.A(Harmonic[0]), .B(Sample_Ready), 
            .Z(n4522));   /* synthesis lineinfo="@14(199[7],202[10])"*/
    defparam i2049_2_lut.INIT = "0x8888";
    FA2 add_12_add_5_9 (.A0(GND_net), .B0(Sample_Timer[7]), .C0(GND_net), 
        .D0(n10133), .CI0(n10133), .A1(GND_net), .B1(Sample_Timer[8]), 
        .C1(GND_net), .D1(n15195), .CI1(n15195), .CO0(n15195), .CO1(n10135), 
        .S0(n79), .S1(n78));   /* synthesis lineinfo="@14(167[20],167[39])"*/
    defparam add_12_add_5_9.INIT0 = "0xc33c";
    defparam add_12_add_5_9.INIT1 = "0xc33c";
    Adder \genadder[1].adder  (.\Adder_Mult[1] ({\Adder_Mult[1] }), .Last_Harmonic(Last_Harmonic), 
          .n14580(n14580), .Main_Clock(Main_Clock), .n14587(n14587), .VCC_net(VCC_net), 
          .n11482(n11482), .SM_Adder(SM_Adder_adj_1652), .n7081(n7081), 
          .Sample_Value({Sample_Value}), .GND_net(GND_net), .\Adder_Total[1][21] (\Adder_Total[1] [21]), 
          .\Adder_Total[1][20] (\Adder_Total[1] [20]), .\Adder_Total[1][19] (\Adder_Total[1] [19]), 
          .\Adder_Total[1][18] (\Adder_Total[1] [18]), .\Adder_Total[1][17] (\Adder_Total[1] [17]), 
          .\Adder_Total[1][16] (\Adder_Total[1] [16]), .\Adder_Total[1][15] (\Adder_Total[1] [15]), 
          .\Adder_Total[1][14] (\Adder_Total[1] [14]), .\Adder_Total[1][13] (\Adder_Total[1] [13]), 
          .\Adder_Total[1][12] (\Adder_Total[1] [12]), .\Adder_Total[1][11] (\Adder_Total[1] [11]), 
          .\Adder_Total[1][10] (\Adder_Total[1] [10]), .\Adder_Total[1][9] (\Adder_Total[1] [9]), 
          .\Adder_Total[1][8] (\Adder_Total[1] [8]), .\Adder_Total[1][7] (\Adder_Total[1] [7]), 
          .\Adder_Total[1][6] (\Adder_Total[1] [6]), .\Adder_Total[1][5] (\Adder_Total[1] [5]), 
          .\Adder_Total[1][4] (\Adder_Total[1] [4]), .\Adder_Total[1][3] (\Adder_Total[1] [3]), 
          .\Adder_Total[1][2] (\Adder_Total[1] [2]));   /* synthesis lineinfo="@14(89[35],99[4])"*/
    Sample_Position sample_position (.Main_Clock(Main_Clock), .n14611(n14611), 
            .n7896(n7896), .GND_net(GND_net), .n7921(n7921), .SM_Sample_Position({SM_Sample_Position}), 
            .Freq_Too_High(Freq_Too_High), .Sample_Ready(Sample_Ready), 
            .Freq_Scale({Freq_Scale}), .Next_Sample(Next_Sample), .reset_n_c(reset_n_c), 
            .Frequency({Frequency}), .Harmonic({Harmonic}), .VCC_net(VCC_net), 
            .Sample_Value({Sample_Value}));   /* synthesis lineinfo="@14(38[18],48[3])"*/
    FA2 add_12_add_5_7 (.A0(GND_net), .B0(Sample_Timer[5]), .C0(GND_net), 
        .D0(n10131), .CI0(n10131), .A1(GND_net), .B1(Sample_Timer[6]), 
        .C1(GND_net), .D1(n15192), .CI1(n15192), .CO0(n15192), .CO1(n10133), 
        .S0(n81), .S1(n80));   /* synthesis lineinfo="@14(167[20],167[39])"*/
    defparam add_12_add_5_7.INIT0 = "0xc33c";
    defparam add_12_add_5_7.INIT1 = "0xc33c";
    FA2 add_12_add_5_5 (.A0(GND_net), .B0(Sample_Timer[3]), .C0(GND_net), 
        .D0(n10129), .CI0(n10129), .A1(GND_net), .B1(Sample_Timer[4]), 
        .C1(GND_net), .D1(n15189), .CI1(n15189), .CO0(n15189), .CO1(n10131), 
        .S0(n83), .S1(n82));   /* synthesis lineinfo="@14(167[20],167[39])"*/
    defparam add_12_add_5_5.INIT0 = "0xc33c";
    defparam add_12_add_5_5.INIT1 = "0xc33c";
    PLL_Primitive_48MHz pll_48 (.GND_net(GND_net), .i_Clock_c(i_Clock_c), 
            .Main_Clock(Main_Clock), .reset_n_c(reset_n_c));   /* synthesis lineinfo="@14(24[22],24[91])"*/
    VLO i1 (.Z(GND_net));
    FD1P3XZ \Harmonic_Scale[0]_i1  (.D(\ADC_Data[1] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [0]));   /* synthesis lineinfo="@14(148[9],156[5])"*/
    defparam \Harmonic_Scale[0]_i1 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i1 .SRMODE = "CE_OVER_LSR";
    FA2 add_12_add_5_3 (.A0(GND_net), .B0(Sample_Timer[1]), .C0(GND_net), 
        .D0(n10127), .CI0(n10127), .A1(GND_net), .B1(Sample_Timer[2]), 
        .C1(GND_net), .D1(n15186), .CI1(n15186), .CO0(n15186), .CO1(n10129), 
        .S0(n85), .S1(n84));   /* synthesis lineinfo="@14(167[20],167[39])"*/
    defparam add_12_add_5_3.INIT0 = "0xc33c";
    defparam add_12_add_5_3.INIT1 = "0xc33c";
    ADC_SPI_In adc (.\ADC_Data[4][6] (\ADC_Data[4] [6]), .\ADC_Data[4][7] (\ADC_Data[4] [7]), 
            .\ADC_Data[4][8] (\ADC_Data[4] [8]), .\ADC_Data[4][9] (\ADC_Data[4] [9]), 
            .\ADC_Data[4][10] (\ADC_Data[4] [10]), .ADC_Data_Received(ADC_Data_Received), 
            .\ADC_Data[5] ({\ADC_Data[5] }), .\ADC_Data[0] ({\ADC_Data[0] }), 
            .reset_n_c(reset_n_c), .Main_Clock(Main_Clock), .i_ADC_CS(i_ADC_CS), 
            .\ADC_Data[1][0] (\ADC_Data[1] [0]), .\ADC_Data[1][1] (\ADC_Data[1] [1]), 
            .\ADC_Data[1][2] (\ADC_Data[1] [2]), .\ADC_Data[1][3] (\ADC_Data[1] [3]), 
            .\ADC_Data[1][4] (\ADC_Data[1] [4]), .\ADC_Data[1][5] (\ADC_Data[1] [5]), 
            .\ADC_Data[1][6] (\ADC_Data[1] [6]), .\ADC_Data[1][7] (\ADC_Data[1] [7]), 
            .\ADC_Data[1][8] (\ADC_Data[1] [8]), .\ADC_Data[1][9] (\ADC_Data[1] [9]), 
            .\ADC_Data[1][10] (\ADC_Data[1] [10]), .\ADC_Data[2][0] (\ADC_Data[2] [0]), 
            .\ADC_Data[2][1] (\ADC_Data[2] [1]), .\ADC_Data[6][0] (\ADC_Data[6] [0]), 
            .\ADC_Data[2][2] (\ADC_Data[2] [2]), .\ADC_Data[6][1] (\ADC_Data[6] [1]), 
            .\ADC_Data[2][3] (\ADC_Data[2] [3]), .\ADC_Data[6][2] (\ADC_Data[6] [2]), 
            .\ADC_Data[2][4] (\ADC_Data[2] [4]), .\ADC_Data[2][5] (\ADC_Data[2] [5]), 
            .\ADC_Data[6][3] (\ADC_Data[6] [3]), .\ADC_Data[2][6] (\ADC_Data[2] [6]), 
            .\ADC_Data[2][7] (\ADC_Data[2] [7]), .\ADC_Data[2][8] (\ADC_Data[2] [8]), 
            .\ADC_Data[2][9] (\ADC_Data[2] [9]), .\ADC_Data[2][10] (\ADC_Data[2] [10]), 
            .\ADC_Data[3][0] (\ADC_Data[3] [0]), .\ADC_Data[6][4] (\ADC_Data[6] [4]), 
            .\ADC_Data[6][5] (\ADC_Data[6] [5]), .\ADC_Data[3][1] (\ADC_Data[3] [1]), 
            .\ADC_Data[3][2] (\ADC_Data[3] [2]), .\ADC_Data[3][3] (\ADC_Data[3] [3]), 
            .\ADC_Data[3][4] (\ADC_Data[3] [4]), .\ADC_Data[3][5] (\ADC_Data[3] [5]), 
            .\ADC_Data[3][6] (\ADC_Data[3] [6]), .\ADC_Data[3][7] (\ADC_Data[3] [7]), 
            .\ADC_Data[6][6] (\ADC_Data[6] [6]), .\ADC_Data[3][8] (\ADC_Data[3] [8]), 
            .i_ADC_Clock_c(i_ADC_Clock_c), .\ADC_Data[6][7] (\ADC_Data[6] [7]), 
            .\ADC_Data[3][9] (\ADC_Data[3] [9]), .\ADC_Data[3][10] (\ADC_Data[3] [10]), 
            .\ADC_Data[4][0] (\ADC_Data[4] [0]), .\ADC_Data[4][1] (\ADC_Data[4] [1]), 
            .\ADC_Data[4][2] (\ADC_Data[4] [2]), .\ADC_Data[4][3] (\ADC_Data[4] [3]), 
            .\ADC_Data[4][4] (\ADC_Data[4] [4]), .\ADC_Data[4][5] (\ADC_Data[4] [5]), 
            .i_ADC_Data_c(i_ADC_Data_c));   /* synthesis lineinfo="@14(53[13],67[3])"*/
    Adder_U1 \genadder[0].adder  (.GND_net(GND_net), .\Adder_Total[0][19] (\Adder_Total[0] [19]), 
            .\Adder_Total[0][20] (\Adder_Total[0] [20]), .n14581(n14581), 
            .Main_Clock(Main_Clock), .n14587(n14587), .\Adder_Total[0][17] (\Adder_Total[0] [17]), 
            .\Adder_Total[0][18] (\Adder_Total[0] [18]), .\Adder_Total[0][15] (\Adder_Total[0] [15]), 
            .\Adder_Total[0][16] (\Adder_Total[0] [16]), .\Adder_Total[0][13] (\Adder_Total[0] [13]), 
            .\Adder_Total[0][14] (\Adder_Total[0] [14]), .VCC_net(VCC_net), 
            .n11488(n11488), .SM_Adder(SM_Adder), .\Adder_Total[0][11] (\Adder_Total[0] [11]), 
            .\Adder_Total[0][12] (\Adder_Total[0] [12]), .\Adder_Total[0][9] (\Adder_Total[0] [9]), 
            .\Adder_Total[0][10] (\Adder_Total[0] [10]), .\Adder_Total[0][7] (\Adder_Total[0] [7]), 
            .\Adder_Total[0][8] (\Adder_Total[0] [8]), .\Adder_Total[0][5] (\Adder_Total[0] [5]), 
            .\Adder_Total[0][6] (\Adder_Total[0] [6]), .\Adder_Total[0][3] (\Adder_Total[0] [3]), 
            .\Adder_Total[0][4] (\Adder_Total[0] [4]), .\Adder_Total[0][21] (\Adder_Total[0] [21]), 
            .\Adder_Total[0][2] (\Adder_Total[0] [2]), .Sample_Value({Sample_Value}), 
            .\Adder_Mult[0] ({\Adder_Mult[0] }), .n7132(n7132), .Last_Harmonic(Last_Harmonic));   /* synthesis lineinfo="@14(89[35],99[4])"*/
    Scale_Mult_U0 \genscaler[0].scaler  (.\Harmonic_Scale[0] ({\Harmonic_Scale[0] }), 
            .\Adder_Mult[0] ({\Adder_Mult[0] }), .Main_Clock(Main_Clock), 
            .\Scaler_Ready[0] (Scaler_Ready[0]), .VCC_net(VCC_net), .Scaler_Reset(Scaler_Reset), 
            .\Scaler_Start[0] (Scaler_Start[0]), .GND_net(GND_net), .\Scale_Initial[0] ({\Scale_Initial[0] }));   /* synthesis lineinfo="@14(109[35],117[4])"*/
    
endmodule

//
// Verilog Description of module Scale_Mult
//

module Scale_Mult (input [10:0]\Scale_Initial[1] , input Scaler_Reset, output [10:0]\Adder_Mult[1] , 
            input Main_Clock, output \Scaler_Ready[1] , input VCC_net, 
            input \Scaler_Start[1] , input [10:0]\Harmonic_Scale[1] , input GND_net);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(21[7],21[17])"*/
    wire [11:0]n67;
    
    wire cout;
    wire [10:0]o_Mult_10__N_826;
    
    wire n7157, n11507, n11508, SM_Scale_Mult, n14606;
    wire [10:0]n1;
    
    wire n10163, n15066, n10161, n15063, n10159, n15060, n10157, 
        n15057, n10155, n15054, n15051, GND_net_c, VCC_net_c;
    
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i11_4_lut (.A(n67[11]), 
            .B(\Scale_Initial[1] [10]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_826[10]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i11_4_lut.INIT = "0xcac0";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=109, LSE_RLINE=117 *) FD1P3XZ o_Mult_Ready (.D(n11507), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(\Scaler_Ready[1] ));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_Ready.REGSET = "RESET";
    defparam o_Mult_Ready.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=109, LSE_RLINE=117 *) FD1P3XZ SM_Scale_Mult_c (.D(VCC_net), 
            .SP(n11508), .CK(Main_Clock), .SR(n14606), .Q(SM_Scale_Mult));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam SM_Scale_Mult_c.REGSET = "RESET";
    defparam SM_Scale_Mult_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=109, LSE_RLINE=117 *) FD1P3XZ o_Mult_i1 (.D(o_Mult_10__N_826[1]), 
            .SP(n7157), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [1]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i1.REGSET = "RESET";
    defparam o_Mult_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i2024_2_lut_rep_149 (.A(SM_Scale_Mult), 
            .B(Scaler_Reset), .Z(n14606));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam i2024_2_lut_rep_149.INIT = "0xeeee";
    (* lut_function="(A+(B+!((D)+!C)))" *) LUT4 i1_3_lut_4_lut (.A(SM_Scale_Mult), 
            .B(Scaler_Reset), .C(\Scaler_Ready[1] ), .D(\Scaler_Start[1] ), 
            .Z(n11507));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam i1_3_lut_4_lut.INIT = "0xeefe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut (.A(SM_Scale_Mult), 
            .B(Scaler_Reset), .C(\Scaler_Start[1] ), .Z(n11508));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam i1_2_lut_3_lut.INIT = "0xfefe";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=109, LSE_RLINE=117 *) FD1P3XZ o_Mult_i2 (.D(o_Mult_10__N_826[2]), 
            .SP(n7157), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [2]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i2.REGSET = "RESET";
    defparam o_Mult_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=109, LSE_RLINE=117 *) FD1P3XZ o_Mult_i3 (.D(o_Mult_10__N_826[3]), 
            .SP(n7157), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [3]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i3.REGSET = "RESET";
    defparam o_Mult_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=109, LSE_RLINE=117 *) FD1P3XZ o_Mult_i4 (.D(o_Mult_10__N_826[4]), 
            .SP(n7157), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [4]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i4.REGSET = "RESET";
    defparam o_Mult_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=109, LSE_RLINE=117 *) FD1P3XZ o_Mult_i5 (.D(o_Mult_10__N_826[5]), 
            .SP(n7157), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [5]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i5.REGSET = "RESET";
    defparam o_Mult_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=109, LSE_RLINE=117 *) FD1P3XZ o_Mult_i6 (.D(o_Mult_10__N_826[6]), 
            .SP(n7157), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [6]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i6.REGSET = "RESET";
    defparam o_Mult_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=109, LSE_RLINE=117 *) FD1P3XZ o_Mult_i7 (.D(o_Mult_10__N_826[7]), 
            .SP(n7157), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [7]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i7.REGSET = "RESET";
    defparam o_Mult_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=109, LSE_RLINE=117 *) FD1P3XZ o_Mult_i8 (.D(o_Mult_10__N_826[8]), 
            .SP(n7157), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [8]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i8.REGSET = "RESET";
    defparam o_Mult_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=109, LSE_RLINE=117 *) FD1P3XZ o_Mult_i9 (.D(o_Mult_10__N_826[9]), 
            .SP(n7157), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [9]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i9.REGSET = "RESET";
    defparam o_Mult_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=109, LSE_RLINE=117 *) FD1P3XZ o_Mult_i10 (.D(o_Mult_10__N_826[10]), 
            .SP(n7157), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [10]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i10.REGSET = "RESET";
    defparam o_Mult_i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i9_1_lut (.A(\Harmonic_Scale[1] [8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i10_1_lut (.A(\Harmonic_Scale[1] [9]), 
            .Z(n1[9]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i7_1_lut (.A(\Harmonic_Scale[1] [6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i8_1_lut (.A(\Harmonic_Scale[1] [7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i5_1_lut (.A(\Harmonic_Scale[1] [4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i6_1_lut (.A(\Harmonic_Scale[1] [5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i6_1_lut.INIT = "0x5555";
    FA2 add_1612_12 (.A0(GND_net), .B0(\Adder_Mult[1] [10]), .C0(n1[10]), 
        .D0(n10163), .CI0(n10163), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n15066), .CI1(n15066), .CO0(n15066), .S0(n67[11]), .S1(cout));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam add_1612_12.INIT0 = "0xc33c";
    defparam add_1612_12.INIT1 = "0xc33c";
    FA2 add_1612_10 (.A0(GND_net), .B0(\Adder_Mult[1] [8]), .C0(n1[8]), 
        .D0(n10161), .CI0(n10161), .A1(GND_net), .B1(\Adder_Mult[1] [9]), 
        .C1(n1[9]), .D1(n15063), .CI1(n15063), .CO0(n15063), .CO1(n10163), 
        .S0(n67[9]), .S1(n67[10]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam add_1612_10.INIT0 = "0xc33c";
    defparam add_1612_10.INIT1 = "0xc33c";
    FA2 add_1612_8 (.A0(GND_net), .B0(\Adder_Mult[1] [6]), .C0(n1[6]), 
        .D0(n10159), .CI0(n10159), .A1(GND_net), .B1(\Adder_Mult[1] [7]), 
        .C1(n1[7]), .D1(n15060), .CI1(n15060), .CO0(n15060), .CO1(n10161), 
        .S0(n67[7]), .S1(n67[8]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam add_1612_8.INIT0 = "0xc33c";
    defparam add_1612_8.INIT1 = "0xc33c";
    FA2 add_1612_6 (.A0(GND_net), .B0(\Adder_Mult[1] [4]), .C0(n1[4]), 
        .D0(n10157), .CI0(n10157), .A1(GND_net), .B1(\Adder_Mult[1] [5]), 
        .C1(n1[5]), .D1(n15057), .CI1(n15057), .CO0(n15057), .CO1(n10159), 
        .S0(n67[5]), .S1(n67[6]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam add_1612_6.INIT0 = "0xc33c";
    defparam add_1612_6.INIT1 = "0xc33c";
    FA2 add_1612_4 (.A0(GND_net), .B0(\Adder_Mult[1] [2]), .C0(n1[2]), 
        .D0(n10155), .CI0(n10155), .A1(GND_net), .B1(\Adder_Mult[1] [3]), 
        .C1(n1[3]), .D1(n15054), .CI1(n15054), .CO0(n15054), .CO1(n10157), 
        .S0(n67[3]), .S1(n67[4]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam add_1612_4.INIT0 = "0xc33c";
    defparam add_1612_4.INIT1 = "0xc33c";
    FA2 add_1612_2 (.A0(GND_net), .B0(\Adder_Mult[1] [0]), .C0(n1[0]), 
        .D0(VCC_net), .A1(GND_net), .B1(\Adder_Mult[1] [1]), .C1(n1[1]), 
        .D1(n15051), .CI1(n15051), .CO0(n15051), .CO1(n10155), .S0(n67[1]), 
        .S1(n67[2]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam add_1612_2.INIT0 = "0xc33c";
    defparam add_1612_2.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i3_1_lut (.A(\Harmonic_Scale[1] [2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i4_1_lut (.A(\Harmonic_Scale[1] [3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i1_1_lut (.A(\Harmonic_Scale[1] [0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i2_1_lut (.A(\Harmonic_Scale[1] [1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i1_4_lut (.A(n67[1]), 
            .B(\Scale_Initial[1] [0]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_826[0]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i1_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B))" *) LUT4 i1_3_lut (.A(\Scaler_Start[1] ), 
            .B(Scaler_Reset), .C(SM_Scale_Mult), .Z(n7157));
    defparam i1_3_lut.INIT = "0xcece";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i2_4_lut (.A(n67[2]), 
            .B(\Scale_Initial[1] [1]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_826[1]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i2_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i3_4_lut (.A(n67[3]), 
            .B(\Scale_Initial[1] [2]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_826[2]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i4_4_lut (.A(n67[4]), 
            .B(\Scale_Initial[1] [3]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_826[3]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i4_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i5_4_lut (.A(n67[5]), 
            .B(\Scale_Initial[1] [4]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_826[4]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i6_4_lut (.A(n67[6]), 
            .B(\Scale_Initial[1] [5]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_826[5]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i7_4_lut (.A(n67[7]), 
            .B(\Scale_Initial[1] [6]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_826[6]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i8_4_lut (.A(n67[8]), 
            .B(\Scale_Initial[1] [7]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_826[7]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i8_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i11_1_lut (.A(\Harmonic_Scale[1] [10]), 
            .Z(n1[10]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i9_4_lut (.A(n67[9]), 
            .B(\Scale_Initial[1] [8]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_826[8]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i9_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i10_4_lut (.A(n67[10]), 
            .B(\Scale_Initial[1] [9]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_826[9]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i10_4_lut.INIT = "0xcac0";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=109, LSE_RLINE=117 *) FD1P3XZ o_Mult_i0 (.D(o_Mult_10__N_826[0]), 
            .SP(n7157), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [0]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i0.REGSET = "RESET";
    defparam o_Mult_i0.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module Sample_Output
//

module Sample_Output (input n3271, input Main_Clock, output n14611, input \r_Adder_Total[0][14] , 
            input n7805, input \r_Adder_Total[0][2] , input \r_Adder_Total[0][15] , 
            output \SM_Sample_Output[3] , input \r_Adder_Total[1][12] , 
            input reset_n_c, input \r_Adder_Total[1][13] , input \r_Adder_Total[1][16] , 
            input \r_Adder_Total[1][7] , input \r_Adder_Total[1][11] , input DAC_Send, 
            input \r_Adder_Total[0][8] , input GND_net, input \r_Adder_Total[0][9] , 
            input i_Ring_Mod, input SM_Adder, input [1:0]Adder_Start, 
            input Adder_Clear, output n7132, input SM_Adder_adj_1, output n14580, 
            input [2:0]SM_Sample_Position, output n7896, input \r_Adder_Total[0][10] , 
            output n11482, output n14581, output n7081, input \r_Adder_Total[1][17] , 
            input \r_Adder_Total[0][11] , input \r_Adder_Total[1][18] , 
            output n14587, output n11488, output n18, input \r_Adder_Total[0][20] , 
            input \r_Adder_Total[1][9] , input \r_Adder_Total[0][12] , input \r_Adder_Total[1][19] , 
            output n14576, input \r_Adder_Total[0][13] , input \r_Adder_Total[1][20] , 
            input \r_Adder_Total[1][21] , input \r_Adder_Total[1][2] , input \r_Adder_Total[1][15] , 
            output n21, input i_Mix_c, input \r_Adder_Total[0][16] , input \r_Adder_Total[1][8] , 
            input \r_Adder_Total[0][17] , input \r_Adder_Total[1][6] , input \r_Adder_Total[0][18] , 
            input \r_Adder_Total[1][5] , input \r_Adder_Total[0][19] , input \r_Adder_Total[1][4] , 
            input \r_Adder_Total[1][10] , input \r_Adder_Total[0][21] , 
            output n29, input \r_Adder_Total[0][3] , input \r_Adder_Total[0][4] , 
            input \r_Adder_Total[0][5] , input \r_Adder_Total[0][6] , input \r_Adder_Total[1][3] , 
            input \r_Adder_Total[1][14] , input \r_Adder_Total[0][7] , output o_DAC_LR_Clock_c, 
            output o_DAC_Bit_Clock_c, input VCC_net, output o_DAC_Data_c);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(21[7],21[17])"*/
    wire [19:0]n2512;
    wire [19:0]r_Sample_R;   /* synthesis lineinfo="@10(18[20],18[30])"*/
    wire [31:0]Sample_Mix;   /* synthesis lineinfo="@10(19[20],19[30])"*/
    wire [3:0]SM_Sample_Output;   /* synthesis lineinfo="@10(40[12],40[28])"*/
    wire [19:0]n2748;
    wire [19:0]n107;
    
    wire n3231, n11443;
    wire [19:0]r_Sample_L;   /* synthesis lineinfo="@10(17[20],17[30])"*/
    
    wire n11534, n12081, n14608, n176, n3064, n14615, n8, n3065, 
        n3068, n3059, n3063, n11444, n11445, n11446, n11447, n2969, 
        n2970, n2971, n2972, n11138, n11140, n11142, n3235;
    wire [31:0]Output_Odd;   /* synthesis lineinfo="@10(21[20],21[30])"*/
    
    wire n3237;
    wire [31:0]Output_Even;   /* synthesis lineinfo="@10(22[20],22[31])"*/
    
    wire n14575, n5368, n14593, n154, n5, r_Ring_Mod, RM_Ready, 
        n14609, n2976, n2977, n11148, n5_adj_1642, n2979, n5_adj_1643, 
        n2980, n2981, n2982;
    wire [19:0]n63;
    
    wire n11180;
    wire [15:0]Ring_Mod;   /* synthesis lineinfo="@10(20[21],20[29])"*/
    
    wire n132;
    wire [19:0]n2488;
    
    wire n14617, n14616, n14619, n2986, n1, n10107, n15012, i_Ring_Mod_c, 
        n10105, n15009, n6, Ring_Mod_Start, n17, n14585;
    wire [4:0]Clock_Counter;   /* synthesis lineinfo="@4(13[12],13[25])"*/
    
    wire n8701, n10103, n15006, n10101, n15003, n10099, n15000, 
        n11495, n6_adj_1645, n11949, n10097, n14997, n20, n15_2, 
        n10095, n14994, n12150, n11951, n27, n10093, n14991, n10091, 
        n14988, n10089, n14985, n12162, n12156, n11936, n14982, 
        n5_adj_1646, n8_adj_1647, n4107, n11280, n11474, n14625, 
        n14592, n4, n8856, n21_adj_1648, n11192, n24, n30, n11959, 
        n6663, n12168, n11968, n15_adj_1650, n12138, n12136, n12142, 
        n12, n12160, n12152, n11942, n12132, n11472, n12336;
    wire [3:0]n15;
    
    wire n11184;
    wire [3:0]n2434;
    
    wire n11944, n12105, n11929, n6661, n12344, n12144, n12126, 
        n12116, n12_adj_1651, n12122, GND_net_c, VCC_net_c;
    
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_R__i10 (.D(n2512[10]), 
            .SP(n3271), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_R[10]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i10.REGSET = "RESET";
    defparam r_Sample_R__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_R__i7 (.D(n2512[7]), 
            .SP(n3271), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_R[7]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i7.REGSET = "RESET";
    defparam r_Sample_R__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_R__i11 (.D(n2512[11]), 
            .SP(n3271), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_R[11]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i11.REGSET = "RESET";
    defparam r_Sample_R__i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_R__i12 (.D(n2512[12]), 
            .SP(n3271), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_R[12]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i12.REGSET = "RESET";
    defparam r_Sample_R__i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_R__i13 (.D(n2512[13]), 
            .SP(n3271), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_R[13]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i13.REGSET = "RESET";
    defparam r_Sample_R__i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_R__i14 (.D(n2512[14]), 
            .SP(n3271), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_R[14]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i14.REGSET = "RESET";
    defparam r_Sample_R__i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_R__i15 (.D(n2512[15]), 
            .SP(n3271), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_R[15]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i15.REGSET = "RESET";
    defparam r_Sample_R__i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_R__i16 (.D(n2512[16]), 
            .SP(n3271), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_R[16]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i16.REGSET = "RESET";
    defparam r_Sample_R__i16.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+!(D))+!B (C (D)+!C !(D)))+!A (B (C)+!B (C (D))))" *) LUT4 mux_679_Mux_12_i3_4_lut (.A(\r_Adder_Total[0][14] ), 
            .B(Sample_Mix[12]), .C(SM_Sample_Output[1]), .D(SM_Sample_Output[0]), 
            .Z(n2748[12]));
    defparam mux_679_Mux_12_i3_4_lut.INIT = "0xf0ca";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_R__i17 (.D(n2512[17]), 
            .SP(n3271), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_R[17]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i17.REGSET = "RESET";
    defparam r_Sample_R__i17.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_R__i18 (.D(n2512[18]), 
            .SP(n3271), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_R[18]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i18.REGSET = "RESET";
    defparam r_Sample_R__i18.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_R__i19 (.D(n2512[19]), 
            .SP(n3271), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_R[19]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i19.REGSET = "RESET";
    defparam r_Sample_R__i19.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Sample_Mix__i2 (.D(n107[1]), 
            .SP(n3231), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[1]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i2.REGSET = "RESET";
    defparam Sample_Mix__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Sample_Mix__i3 (.D(n107[2]), 
            .SP(n3231), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[2]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i3.REGSET = "RESET";
    defparam Sample_Mix__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Sample_Mix__i4 (.D(n107[3]), 
            .SP(n3231), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[3]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i4.REGSET = "RESET";
    defparam Sample_Mix__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Sample_Mix__i5 (.D(n107[4]), 
            .SP(n3231), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[4]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i5.REGSET = "RESET";
    defparam Sample_Mix__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Sample_Mix__i6 (.D(n107[5]), 
            .SP(n3231), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[5]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i6.REGSET = "RESET";
    defparam Sample_Mix__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_R__i0 (.D(n2512[0]), 
            .SP(n3271), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_R[0]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i0.REGSET = "RESET";
    defparam r_Sample_R__i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Sample_Mix__i1 (.D(n107[0]), 
            .SP(n3231), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[0]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i1.REGSET = "RESET";
    defparam Sample_Mix__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_L__i0 (.D(n11443), 
            .SP(n7805), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_L[0]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i0.REGSET = "RESET";
    defparam r_Sample_L__i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Sample_Mix__i7 (.D(n107[6]), 
            .SP(n3231), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[6]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i7.REGSET = "RESET";
    defparam Sample_Mix__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_R__i6 (.D(n2512[6]), 
            .SP(n3271), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_R[6]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i6.REGSET = "RESET";
    defparam r_Sample_R__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Sample_Mix__i8 (.D(n107[7]), 
            .SP(n3231), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[7]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i8.REGSET = "RESET";
    defparam Sample_Mix__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Sample_Mix__i9 (.D(n107[8]), 
            .SP(n3231), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[8]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i9.REGSET = "RESET";
    defparam Sample_Mix__i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_R__i5 (.D(n2512[5]), 
            .SP(n3271), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_R[5]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i5.REGSET = "RESET";
    defparam r_Sample_R__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Sample_Mix__i10 (.D(n107[9]), 
            .SP(n3231), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[9]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i10.REGSET = "RESET";
    defparam Sample_Mix__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Sample_Mix__i11 (.D(n107[10]), 
            .SP(n3231), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[10]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i11.REGSET = "RESET";
    defparam Sample_Mix__i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Sample_Mix__i12 (.D(n107[11]), 
            .SP(n3231), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[11]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i12.REGSET = "RESET";
    defparam Sample_Mix__i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Sample_Mix__i13 (.D(n107[12]), 
            .SP(n3231), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[12]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i13.REGSET = "RESET";
    defparam Sample_Mix__i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Sample_Mix__i14 (.D(n107[13]), 
            .SP(n3231), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[13]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i14.REGSET = "RESET";
    defparam Sample_Mix__i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_R__i4 (.D(n2512[4]), 
            .SP(n3271), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_R[4]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i4.REGSET = "RESET";
    defparam r_Sample_R__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Sample_Mix__i15 (.D(n107[14]), 
            .SP(n3231), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[14]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i15.REGSET = "RESET";
    defparam Sample_Mix__i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Sample_Mix__i16 (.D(n107[15]), 
            .SP(n3231), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[15]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i16.REGSET = "RESET";
    defparam Sample_Mix__i16.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Sample_Mix__i17 (.D(n107[16]), 
            .SP(n3231), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[16]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i17.REGSET = "RESET";
    defparam Sample_Mix__i17.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Sample_Mix__i18 (.D(n107[17]), 
            .SP(n3231), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[17]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i18.REGSET = "RESET";
    defparam Sample_Mix__i18.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Sample_Mix__i19 (.D(n107[18]), 
            .SP(n3231), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[18]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i19.REGSET = "RESET";
    defparam Sample_Mix__i19.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_R__i3 (.D(n2512[3]), 
            .SP(n3271), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_R[3]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i3.REGSET = "RESET";
    defparam r_Sample_R__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Sample_Mix__i20 (.D(n107[19]), 
            .SP(n3231), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[19]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i20.REGSET = "RESET";
    defparam Sample_Mix__i20.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_R__i2 (.D(n2512[2]), 
            .SP(n3271), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_R[2]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i2.REGSET = "RESET";
    defparam r_Sample_R__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i1_4_lut (.A(\r_Adder_Total[0][2] ), 
            .B(n11534), .C(Sample_Mix[0]), .D(SM_Sample_Output[1]), .Z(n11443));
    defparam i1_4_lut.INIT = "0x3022";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_R__i1 (.D(n2512[1]), 
            .SP(n3271), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_R[1]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i1.REGSET = "RESET";
    defparam r_Sample_R__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+!(D))+!B (C (D)+!C !(D)))+!A (B (C)+!B (C (D))))" *) LUT4 mux_679_Mux_13_i3_4_lut (.A(\r_Adder_Total[0][15] ), 
            .B(Sample_Mix[13]), .C(SM_Sample_Output[1]), .D(SM_Sample_Output[0]), 
            .Z(n2748[13]));
    defparam mux_679_Mux_13_i3_4_lut.INIT = "0xf0ca";
    (* lut_function="(A+(B+(C)))" *) LUT4 i2_3_lut_4_lut_4_lut (.A(SM_Sample_Output[0]), 
            .B(SM_Sample_Output[1]), .C(SM_Sample_Output[2]), .Z(n12081));   /* synthesis lineinfo="@10(122[4],122[13])"*/
    defparam i2_3_lut_4_lut_4_lut.INIT = "0xfefe";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_L__i1 (.D(n11444), 
            .SP(n7805), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_L[1]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i1.REGSET = "RESET";
    defparam r_Sample_L__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i8596_2_lut_rep_151 (.A(SM_Sample_Output[0]), 
            .B(\SM_Sample_Output[3] ), .Z(n14608));
    defparam i8596_2_lut_rep_151.INIT = "0xeeee";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i6564_2_lut_3_lut (.A(SM_Sample_Output[2]), 
            .B(n176), .C(\r_Adder_Total[1][12] ), .Z(n3064));
    defparam i6564_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i3_3_lut_4_lut (.A(SM_Sample_Output[0]), 
            .B(\SM_Sample_Output[3] ), .C(reset_n_c), .D(n14615), .Z(n8));
    defparam i3_3_lut_4_lut.INIT = "0x1000";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i6565_2_lut_3_lut (.A(SM_Sample_Output[2]), 
            .B(n176), .C(\r_Adder_Total[1][13] ), .Z(n3065));
    defparam i6565_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i6566_2_lut_3_lut (.A(SM_Sample_Output[2]), 
            .B(n176), .C(\r_Adder_Total[1][16] ), .Z(n3068));
    defparam i6566_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i6562_2_lut_3_lut (.A(SM_Sample_Output[2]), 
            .B(n176), .C(\r_Adder_Total[1][7] ), .Z(n3059));
    defparam i6562_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i6563_2_lut_3_lut (.A(SM_Sample_Output[2]), 
            .B(n176), .C(\r_Adder_Total[1][11] ), .Z(n3063));
    defparam i6563_2_lut_3_lut.INIT = "0xf8f8";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_L__i2 (.D(n11445), 
            .SP(n7805), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_L[2]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i2.REGSET = "RESET";
    defparam r_Sample_L__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_L__i3 (.D(n11446), 
            .SP(n7805), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_L[3]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i3.REGSET = "RESET";
    defparam r_Sample_L__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_L__i4 (.D(n11447), 
            .SP(n7805), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_L[4]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i4.REGSET = "RESET";
    defparam r_Sample_L__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_L__i5 (.D(n2969), 
            .SP(n7805), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_L[5]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i5.REGSET = "RESET";
    defparam r_Sample_L__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_L__i6 (.D(n2970), 
            .SP(n7805), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_L[6]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i6.REGSET = "RESET";
    defparam r_Sample_L__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_L__i7 (.D(n2971), 
            .SP(n7805), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_L[7]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i7.REGSET = "RESET";
    defparam r_Sample_L__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_L__i8 (.D(n2972), 
            .SP(n7805), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_L[8]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i8.REGSET = "RESET";
    defparam r_Sample_L__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_L__i9 (.D(n11138), 
            .SP(n7805), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_L[9]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i9.REGSET = "RESET";
    defparam r_Sample_L__i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_L__i10 (.D(n11140), 
            .SP(n7805), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_L[10]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i10.REGSET = "RESET";
    defparam r_Sample_L__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_L__i11 (.D(n11142), 
            .SP(n7805), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_L[11]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i11.REGSET = "RESET";
    defparam r_Sample_L__i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Output_Odd__i1 (.D(r_Sample_L[0]), 
            .SP(n3235), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[16]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i1.REGSET = "RESET";
    defparam Output_Odd__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Output_Even__i1 (.D(r_Sample_R[0]), 
            .SP(n3237), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[16]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i1.REGSET = "RESET";
    defparam Output_Even__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_L__i12 (.D(n2976), 
            .SP(n7805), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_L[12]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i12.REGSET = "RESET";
    defparam r_Sample_L__i12.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i1870_3_lut_rep_118 (.A(DAC_Send), 
            .B(n176), .C(SM_Sample_Output[2]), .Z(n14575));
    defparam i1870_3_lut_rep_118.INIT = "0xcaca";
    (* lut_function="((B)+!A)" *) LUT4 i2043_2_lut_3_lut_2_lut (.A(DAC_Send), 
            .B(SM_Sample_Output[2]), .Z(n5368));
    defparam i2043_2_lut_3_lut_2_lut.INIT = "0xdddd";
    (* lut_function="(!(A ((D)+!C)+!A !(B+!((D)+!C))))" *) LUT4 i1_3_lut_4_lut (.A(n14593), 
            .B(n154), .C(n5), .D(SM_Sample_Output[0]), .Z(n11142));
    defparam i1_3_lut_4_lut.INIT = "0x44f4";
    (* lut_function="(A (B))" *) LUT4 i276_2_lut_rep_152 (.A(r_Ring_Mod), 
            .B(RM_Ready), .Z(n14609));   /* synthesis lineinfo="@10(114[5],120[8])"*/
    defparam i276_2_lut_rep_152.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_L__i13 (.D(n2977), 
            .SP(n7805), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_L[13]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i13.REGSET = "RESET";
    defparam r_Sample_L__i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_L__i14 (.D(n11148), 
            .SP(n7805), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_L[14]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i14.REGSET = "RESET";
    defparam r_Sample_L__i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_L__i15 (.D(n2979), 
            .SP(n7805), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_L[15]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i15.REGSET = "RESET";
    defparam r_Sample_L__i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A ((D)+!C)+!A !(B+!((D)+!C))))" *) LUT4 i1_3_lut_4_lut_adj_597 (.A(n14593), 
            .B(n154), .C(n5_adj_1642), .D(SM_Sample_Output[0]), .Z(n11140));
    defparam i1_3_lut_4_lut_adj_597.INIT = "0x44f4";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_L__i16 (.D(n2980), 
            .SP(n7805), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_L[16]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i16.REGSET = "RESET";
    defparam r_Sample_L__i16.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A ((D)+!C)+!A !(B+!((D)+!C))))" *) LUT4 i1_3_lut_4_lut_adj_598 (.A(n14593), 
            .B(n154), .C(n5_adj_1643), .D(SM_Sample_Output[0]), .Z(n11138));
    defparam i1_3_lut_4_lut_adj_598.INIT = "0x44f4";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_L__i17 (.D(n2981), 
            .SP(n7805), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_L[17]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i17.REGSET = "RESET";
    defparam r_Sample_L__i17.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_L__i18 (.D(n2982), 
            .SP(n7805), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_L[18]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i18.REGSET = "RESET";
    defparam r_Sample_L__i18.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_L__i19 (.D(n63[19]), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_L[19]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i19.REGSET = "RESET";
    defparam r_Sample_L__i19.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+!(D))+!B (C (D)+!C !(D)))+!A (B (C)+!B (C (D))))" *) LUT4 mux_679_Mux_6_i3_4_lut (.A(\r_Adder_Total[0][8] ), 
            .B(Sample_Mix[6]), .C(SM_Sample_Output[1]), .D(SM_Sample_Output[0]), 
            .Z(n2748[6]));
    defparam mux_679_Mux_6_i3_4_lut.INIT = "0xf0ca";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ SM_Sample_Output__i0 (.D(n11180), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(n14611), .Q(SM_Sample_Output[0]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam SM_Sample_Output__i0.REGSET = "RESET";
    defparam SM_Sample_Output__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Ring_Mod_c (.D(n4107), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(r_Ring_Mod));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Ring_Mod_c.REGSET = "RESET";
    defparam r_Ring_Mod_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C))+!A (D))" *) LUT4 i1_3_lut_4_lut_4_lut (.A(SM_Sample_Output[2]), 
            .B(n14609), .C(Ring_Mod[5]), .D(n132), .Z(n2488[5]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_3_lut_4_lut_4_lut.INIT = "0xd580";
    (* lut_function="(A (C)+!A (B (C)+!B !(D)))" *) LUT4 i1871_3_lut_4_lut (.A(n14617), 
            .B(n14616), .C(n14619), .D(n154), .Z(n2986));   /* synthesis lineinfo="@10(90[4],90[17])"*/
    defparam i1871_3_lut_4_lut.INIT = "0xe0f1";
    (* lut_function="(A (C)+!A (B (C)+!B !((D)+!C)))" *) LUT4 i6580_2_lut_3_lut_4_lut (.A(n14617), 
            .B(n14616), .C(n2748[8]), .D(n154), .Z(n2972));   /* synthesis lineinfo="@10(90[4],90[17])"*/
    defparam i6580_2_lut_3_lut_4_lut.INIT = "0xe0f0";
    (* lut_function="(A (C)+!A (B (C)+!B !((D)+!C)))" *) LUT4 i6579_2_lut_3_lut_4_lut (.A(n14617), 
            .B(n14616), .C(n2748[7]), .D(n154), .Z(n2971));   /* synthesis lineinfo="@10(90[4],90[17])"*/
    defparam i6579_2_lut_3_lut_4_lut.INIT = "0xe0f0";
    (* lut_function="(A (C)+!A (B (C)+!B (C+(D))))" *) LUT4 i6577_2_lut_3_lut_4_lut (.A(n14617), 
            .B(n14616), .C(n2748[5]), .D(n154), .Z(n2969));   /* synthesis lineinfo="@10(90[4],90[17])"*/
    defparam i6577_2_lut_3_lut_4_lut.INIT = "0xf1f0";
    (* lut_function="(A (C)+!A (B (C)+!B !((D)+!C)))" *) LUT4 i6578_2_lut_3_lut_4_lut (.A(n14617), 
            .B(n14616), .C(n2748[6]), .D(n154), .Z(n2970));   /* synthesis lineinfo="@10(90[4],90[17])"*/
    defparam i6578_2_lut_3_lut_4_lut.INIT = "0xe0f0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A !(C+!(D)))" *) LUT4 i5773_3_lut_4_lut (.A(r_Ring_Mod), 
            .B(RM_Ready), .C(SM_Sample_Output[2]), .D(n132), .Z(n1));   /* synthesis lineinfo="@10(114[5],120[8])"*/
    defparam i5773_3_lut_4_lut.INIT = "0x8f80";
    (* lut_function="(A (C)+!A (B (C)+!B !((D)+!C)))" *) LUT4 i6585_2_lut_3_lut_4_lut (.A(n14617), 
            .B(n14616), .C(n2748[13]), .D(n154), .Z(n2977));   /* synthesis lineinfo="@10(90[4],90[17])"*/
    defparam i6585_2_lut_3_lut_4_lut.INIT = "0xe0f0";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6486_2_lut_3_lut_4_lut (.A(r_Ring_Mod), 
            .B(RM_Ready), .C(Ring_Mod[4]), .D(SM_Sample_Output[2]), .Z(n2488[4]));   /* synthesis lineinfo="@10(114[5],120[8])"*/
    defparam i6486_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6475_2_lut_3_lut_4_lut (.A(r_Ring_Mod), 
            .B(RM_Ready), .C(Ring_Mod[11]), .D(SM_Sample_Output[2]), .Z(n2488[11]));   /* synthesis lineinfo="@10(114[5],120[8])"*/
    defparam i6475_2_lut_3_lut_4_lut.INIT = "0x8000";
    FA2 add_1201_add_5_21 (.A0(GND_net), .B0(r_Sample_L[19]), .C0(r_Sample_R[19]), 
        .D0(n10107), .CI0(n10107), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n15012), .CI1(n15012), .CO0(n15012), .S0(n107[19]));   /* synthesis lineinfo="@10(67[20],67[43])"*/
    defparam add_1201_add_5_21.INIT0 = "0xc33c";
    defparam add_1201_add_5_21.INIT1 = "0xc33c";
    (* lut_function="(A (C)+!A (B (C)+!B !((D)+!C)))" *) LUT4 i6584_2_lut_3_lut_4_lut (.A(n14617), 
            .B(n14616), .C(n2748[12]), .D(n154), .Z(n2976));   /* synthesis lineinfo="@10(90[4],90[17])"*/
    defparam i6584_2_lut_3_lut_4_lut.INIT = "0xe0f0";
    (* lut_function="(A (C)+!A (B (C)+!B !((D)+!C)))" *) LUT4 i6587_2_lut_3_lut_4_lut (.A(n14617), 
            .B(n14616), .C(n2748[15]), .D(n154), .Z(n2979));   /* synthesis lineinfo="@10(90[4],90[17])"*/
    defparam i6587_2_lut_3_lut_4_lut.INIT = "0xe0f0";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6478_2_lut_3_lut_4_lut (.A(r_Ring_Mod), 
            .B(RM_Ready), .C(Ring_Mod[10]), .D(SM_Sample_Output[2]), .Z(n2488[10]));   /* synthesis lineinfo="@10(114[5],120[8])"*/
    defparam i6478_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (C)+!A (B (C)+!B !((D)+!C)))" *) LUT4 i6588_2_lut_3_lut_4_lut (.A(n14617), 
            .B(n14616), .C(n2748[16]), .D(n154), .Z(n2980));   /* synthesis lineinfo="@10(90[4],90[17])"*/
    defparam i6588_2_lut_3_lut_4_lut.INIT = "0xe0f0";
    (* lut_function="(A (C)+!A (B (C)+!B !((D)+!C)))" *) LUT4 i6590_2_lut_3_lut_4_lut (.A(n14617), 
            .B(n14616), .C(n2748[18]), .D(n154), .Z(n2982));   /* synthesis lineinfo="@10(90[4],90[17])"*/
    defparam i6590_2_lut_3_lut_4_lut.INIT = "0xe0f0";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6490_2_lut_3_lut_4_lut (.A(r_Ring_Mod), 
            .B(RM_Ready), .C(Ring_Mod[3]), .D(SM_Sample_Output[2]), .Z(n2488[3]));   /* synthesis lineinfo="@10(114[5],120[8])"*/
    defparam i6490_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (C)+!A (B (C)+!B !((D)+!C)))" *) LUT4 i6589_2_lut_3_lut_4_lut (.A(n14617), 
            .B(n14616), .C(n2748[17]), .D(n154), .Z(n2981));   /* synthesis lineinfo="@10(90[4],90[17])"*/
    defparam i6589_2_lut_3_lut_4_lut.INIT = "0xe0f0";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6474_2_lut_3_lut_4_lut (.A(r_Ring_Mod), 
            .B(RM_Ready), .C(Ring_Mod[14]), .D(SM_Sample_Output[2]), .Z(n2488[14]));   /* synthesis lineinfo="@10(114[5],120[8])"*/
    defparam i6474_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6412_2_lut_3_lut_4_lut (.A(r_Ring_Mod), 
            .B(RM_Ready), .C(Ring_Mod[0]), .D(SM_Sample_Output[2]), .Z(n2488[0]));   /* synthesis lineinfo="@10(114[5],120[8])"*/
    defparam i6412_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6493_2_lut_3_lut_4_lut (.A(r_Ring_Mod), 
            .B(RM_Ready), .C(Ring_Mod[2]), .D(SM_Sample_Output[2]), .Z(n2488[2]));   /* synthesis lineinfo="@10(114[5],120[8])"*/
    defparam i6493_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C+!(D))+!B (C (D)+!C !(D)))+!A (B (C)+!B (C (D))))" *) LUT4 mux_679_Mux_7_i3_4_lut (.A(\r_Adder_Total[0][9] ), 
            .B(Sample_Mix[7]), .C(SM_Sample_Output[1]), .D(SM_Sample_Output[0]), 
            .Z(n2748[7]));
    defparam mux_679_Mux_7_i3_4_lut.INIT = "0xf0ca";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6494_2_lut_3_lut_4_lut (.A(r_Ring_Mod), 
            .B(RM_Ready), .C(Ring_Mod[1]), .D(SM_Sample_Output[2]), .Z(n2488[1]));   /* synthesis lineinfo="@10(114[5],120[8])"*/
    defparam i6494_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6481_2_lut_3_lut_4_lut (.A(r_Ring_Mod), 
            .B(RM_Ready), .C(Ring_Mod[9]), .D(SM_Sample_Output[2]), .Z(n2488[9]));   /* synthesis lineinfo="@10(114[5],120[8])"*/
    defparam i6481_2_lut_3_lut_4_lut.INIT = "0x8000";
    IB i_Ring_Mod_pad (.I(i_Ring_Mod), .O(i_Ring_Mod_c));   /* synthesis lineinfo="@14(11[14],11[24])"*/
    (* lut_function="(!(A))" *) LUT4 i2_1_lut_rep_154 (.A(reset_n_c), .Z(n14611));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i2_1_lut_rep_154.INIT = "0x5555";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i10276_2_lut_3_lut_4_lut_4_lut (.A(reset_n_c), 
            .B(SM_Adder), .C(Adder_Start[0]), .D(Adder_Clear), .Z(n7132));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i10276_2_lut_3_lut_4_lut_4_lut.INIT = "0x0020";
    (* lut_function="((B+(C))+!A)" *) LUT4 i1_2_lut_rep_123_3_lut_3_lut (.A(reset_n_c), 
            .B(SM_Adder_adj_1), .C(Adder_Clear), .Z(n14580));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_2_lut_rep_123_3_lut_3_lut.INIT = "0xfdfd";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_663_i15_4_lut (.A(n14575), 
            .B(n2488[14]), .C(SM_Sample_Output[0]), .D(n3068), .Z(n2512[14]));
    defparam mux_663_i15_4_lut.INIT = "0xcac0";
    FA2 add_1201_add_5_19 (.A0(GND_net), .B0(r_Sample_L[17]), .C0(r_Sample_R[17]), 
        .D0(n10105), .CI0(n10105), .A1(GND_net), .B1(r_Sample_L[18]), 
        .C1(r_Sample_R[18]), .D1(n15009), .CI1(n15009), .CO0(n15009), 
        .CO1(n10107), .S0(n107[17]), .S1(n107[18]));   /* synthesis lineinfo="@10(67[20],67[43])"*/
    defparam add_1201_add_5_19.INIT0 = "0xc33c";
    defparam add_1201_add_5_19.INIT1 = "0xc33c";
    (* lut_function="(!(A (B+(C+!(D)))))" *) LUT4 i5368_4_lut_4_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[1]), .C(SM_Sample_Position[2]), .D(SM_Sample_Position[0]), 
            .Z(n7896));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i5368_4_lut_4_lut.INIT = "0x5755";
    (* lut_function="(A (B (C+!(D))+!B (C (D)+!C !(D)))+!A (B (C)+!B (C (D))))" *) LUT4 mux_679_Mux_8_i3_4_lut (.A(\r_Adder_Total[0][10] ), 
            .B(Sample_Mix[8]), .C(SM_Sample_Output[1]), .D(SM_Sample_Output[0]), 
            .Z(n2748[8]));
    defparam mux_679_Mux_8_i3_4_lut.INIT = "0xf0ca";
    (* lut_function="(A (B (D)+!B (C (D)))+!A (D))" *) LUT4 i1_4_lut_4_lut (.A(reset_n_c), 
            .B(n6), .C(SM_Sample_Output[2]), .D(Ring_Mod_Start), .Z(n17));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_4_lut_4_lut.INIT = "0xfd00";
    (* lut_function="((B+(C+(D)))+!A)" *) LUT4 i1_2_lut_3_lut_4_lut_4_lut (.A(reset_n_c), 
            .B(SM_Adder_adj_1), .C(Adder_Start[1]), .D(Adder_Clear), .Z(n11482));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_2_lut_3_lut_4_lut_4_lut.INIT = "0xfffd";
    (* lut_function="((B (C))+!A)" *) LUT4 i1_2_lut_3_lut_3_lut (.A(reset_n_c), 
            .B(n14585), .C(Clock_Counter[3]), .Z(n8701));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_2_lut_3_lut_3_lut.INIT = "0xd5d5";
    FA2 add_1201_add_5_17 (.A0(GND_net), .B0(r_Sample_L[15]), .C0(r_Sample_R[15]), 
        .D0(n10103), .CI0(n10103), .A1(GND_net), .B1(r_Sample_L[16]), 
        .C1(r_Sample_R[16]), .D1(n15006), .CI1(n15006), .CO0(n15006), 
        .CO1(n10105), .S0(n107[15]), .S1(n107[16]));   /* synthesis lineinfo="@10(67[20],67[43])"*/
    defparam add_1201_add_5_17.INIT0 = "0xc33c";
    defparam add_1201_add_5_17.INIT1 = "0xc33c";
    (* lut_function="((B+(C))+!A)" *) LUT4 i1_2_lut_rep_124_3_lut_3_lut (.A(reset_n_c), 
            .B(SM_Adder), .C(Adder_Clear), .Z(n14581));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_2_lut_rep_124_3_lut_3_lut.INIT = "0xfdfd";
    FA2 add_1201_add_5_15 (.A0(GND_net), .B0(r_Sample_L[13]), .C0(r_Sample_R[13]), 
        .D0(n10101), .CI0(n10101), .A1(GND_net), .B1(r_Sample_L[14]), 
        .C1(r_Sample_R[14]), .D1(n15003), .CI1(n15003), .CO0(n15003), 
        .CO1(n10103), .S0(n107[13]), .S1(n107[14]));   /* synthesis lineinfo="@10(67[20],67[43])"*/
    defparam add_1201_add_5_15.INIT0 = "0xc33c";
    defparam add_1201_add_5_15.INIT1 = "0xc33c";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i10248_2_lut_3_lut_4_lut_4_lut (.A(reset_n_c), 
            .B(SM_Adder_adj_1), .C(Adder_Start[1]), .D(Adder_Clear), .Z(n7081));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i10248_2_lut_3_lut_4_lut_4_lut.INIT = "0x0020";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_663_i16_4_lut (.A(\r_Adder_Total[1][17] ), 
            .B(n2488[15]), .C(SM_Sample_Output[0]), .D(n5368), .Z(n2512[15]));
    defparam mux_663_i16_4_lut.INIT = "0xc0ca";
    FA2 add_1201_add_5_13 (.A0(GND_net), .B0(r_Sample_L[11]), .C0(r_Sample_R[11]), 
        .D0(n10099), .CI0(n10099), .A1(GND_net), .B1(r_Sample_L[12]), 
        .C1(r_Sample_R[12]), .D1(n15000), .CI1(n15000), .CO0(n15000), 
        .CO1(n10101), .S0(n107[11]), .S1(n107[12]));   /* synthesis lineinfo="@10(67[20],67[43])"*/
    defparam add_1201_add_5_13.INIT0 = "0xc33c";
    defparam add_1201_add_5_13.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i18_3_lut (.A(\r_Adder_Total[0][11] ), 
            .B(Sample_Mix[9]), .C(SM_Sample_Output[1]), .Z(n5_adj_1643));
    defparam i18_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_663_i17_4_lut (.A(\r_Adder_Total[1][18] ), 
            .B(n2488[15]), .C(SM_Sample_Output[0]), .D(n5368), .Z(n2512[16]));
    defparam mux_663_i17_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B (C (D)))+!A (C (D)))" *) LUT4 i3_4_lut_4_lut (.A(reset_n_c), 
            .B(n11495), .C(SM_Sample_Output[0]), .D(n6_adj_1645), .Z(n11949));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i3_4_lut_4_lut.INIT = "0xd000";
    FA2 add_1201_add_5_11 (.A0(GND_net), .B0(r_Sample_L[9]), .C0(r_Sample_R[9]), 
        .D0(n10097), .CI0(n10097), .A1(GND_net), .B1(r_Sample_L[10]), 
        .C1(r_Sample_R[10]), .D1(n14997), .CI1(n14997), .CO0(n14997), 
        .CO1(n10099), .S0(n107[9]), .S1(n107[10]));   /* synthesis lineinfo="@10(67[20],67[43])"*/
    defparam add_1201_add_5_11.INIT0 = "0xc33c";
    defparam add_1201_add_5_11.INIT1 = "0xc33c";
    (* lut_function="((B)+!A)" *) LUT4 i_Reset_I_0_2_lut_rep_130_2_lut (.A(reset_n_c), 
            .B(Adder_Clear), .Z(n14587));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i_Reset_I_0_2_lut_rep_130_2_lut.INIT = "0xdddd";
    (* lut_function="((B+(C+(D)))+!A)" *) LUT4 i1_2_lut_3_lut_4_lut_4_lut_adj_599 (.A(reset_n_c), 
            .B(SM_Adder), .C(Adder_Start[0]), .D(Adder_Clear), .Z(n11488));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_2_lut_3_lut_4_lut_4_lut_adj_599.INIT = "0xfffd";
    (* lut_function="(A (C+(D))+!A (B (D)+!B (C+(D))))" *) LUT4 i1_3_lut_4_lut_adj_600 (.A(n14593), 
            .B(n154), .C(n20), .D(n18), .Z(n15_2));
    defparam i1_3_lut_4_lut_adj_600.INIT = "0xffb0";
    FA2 add_1201_add_5_9 (.A0(GND_net), .B0(r_Sample_L[7]), .C0(r_Sample_R[7]), 
        .D0(n10095), .CI0(n10095), .A1(GND_net), .B1(r_Sample_L[8]), 
        .C1(r_Sample_R[8]), .D1(n14994), .CI1(n14994), .CO0(n14994), 
        .CO1(n10097), .S0(n107[7]), .S1(n107[8]));   /* synthesis lineinfo="@10(67[20],67[43])"*/
    defparam add_1201_add_5_9.INIT0 = "0xc33c";
    defparam add_1201_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A ((C+(D))+!B)+!A !(B))" *) LUT4 i1_4_lut_adj_601 (.A(n12150), 
            .B(r_Sample_L[19]), .C(n11951), .D(r_Sample_L[14]), .Z(n27));
    defparam i1_4_lut_adj_601.INIT = "0xbbb3";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_4_lut_adj_602 (.A(r_Sample_L[18]), 
            .B(r_Sample_L[16]), .C(r_Sample_L[17]), .D(r_Sample_L[15]), 
            .Z(n12150));
    defparam i1_4_lut_adj_602.INIT = "0x8000";
    (* lut_function="(A (B (C+!(D))+!B (C (D)+!C !(D)))+!A (B (C)+!B (C (D))))" *) LUT4 mux_679_Mux_18_i3_4_lut (.A(\r_Adder_Total[0][20] ), 
            .B(Sample_Mix[18]), .C(SM_Sample_Output[1]), .D(SM_Sample_Output[0]), 
            .Z(n2748[18]));
    defparam mux_679_Mux_18_i3_4_lut.INIT = "0xf0ca";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_663_i8_4_lut (.A(\r_Adder_Total[1][9] ), 
            .B(n2488[7]), .C(SM_Sample_Output[0]), .D(n5368), .Z(n2512[7]));
    defparam mux_663_i8_4_lut.INIT = "0xc0ca";
    FA2 add_1201_add_5_7 (.A0(GND_net), .B0(r_Sample_L[5]), .C0(r_Sample_R[5]), 
        .D0(n10093), .CI0(n10093), .A1(GND_net), .B1(r_Sample_L[6]), 
        .C1(r_Sample_R[6]), .D1(n14991), .CI1(n14991), .CO0(n14991), 
        .CO1(n10095), .S0(n107[5]), .S1(n107[6]));   /* synthesis lineinfo="@10(67[20],67[43])"*/
    defparam add_1201_add_5_7.INIT0 = "0xc33c";
    defparam add_1201_add_5_7.INIT1 = "0xc33c";
    FA2 add_1201_add_5_5 (.A0(GND_net), .B0(r_Sample_L[3]), .C0(r_Sample_R[3]), 
        .D0(n10091), .CI0(n10091), .A1(GND_net), .B1(r_Sample_L[4]), 
        .C1(r_Sample_R[4]), .D1(n14988), .CI1(n14988), .CO0(n14988), 
        .CO1(n10093), .S0(n107[3]), .S1(n107[4]));   /* synthesis lineinfo="@10(67[20],67[43])"*/
    defparam add_1201_add_5_5.INIT0 = "0xc33c";
    defparam add_1201_add_5_5.INIT1 = "0xc33c";
    FA2 add_1201_add_5_3 (.A0(GND_net), .B0(r_Sample_L[1]), .C0(r_Sample_R[1]), 
        .D0(n10089), .CI0(n10089), .A1(GND_net), .B1(r_Sample_L[2]), 
        .C1(r_Sample_R[2]), .D1(n14985), .CI1(n14985), .CO0(n14985), 
        .CO1(n10091), .S0(n107[1]), .S1(n107[2]));   /* synthesis lineinfo="@10(67[20],67[43])"*/
    defparam add_1201_add_5_3.INIT0 = "0xc33c";
    defparam add_1201_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+(C+(D))))" *) LUT4 i1_4_lut_adj_603 (.A(n12162), 
            .B(n12156), .C(n11936), .D(r_Sample_L[11]), .Z(n11951));
    defparam i1_4_lut_adj_603.INIT = "0xaaa8";
    FA2 add_1201_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(r_Sample_L[0]), .C1(r_Sample_R[0]), .D1(n14982), .CI1(n14982), 
        .CO0(n14982), .CO1(n10089), .S1(n107[0]));   /* synthesis lineinfo="@10(67[20],67[43])"*/
    defparam add_1201_add_5_1.INIT0 = "0xc33c";
    defparam add_1201_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(!(A ((D)+!C)+!A !(B+!((D)+!C))))" *) LUT4 i1_3_lut_4_lut_adj_604 (.A(n14593), 
            .B(n154), .C(n5_adj_1646), .D(SM_Sample_Output[0]), .Z(n11148));
    defparam i1_3_lut_4_lut_adj_604.INIT = "0x44f4";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i18_3_lut_adj_605 (.A(\r_Adder_Total[0][12] ), 
            .B(Sample_Mix[10]), .C(SM_Sample_Output[1]), .Z(n5_adj_1642));
    defparam i18_3_lut_adj_605.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(r_Sample_L[13]), .B(r_Sample_L[12]), 
            .Z(n12162));
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_606 (.A(r_Sample_L[10]), 
            .B(r_Sample_L[9]), .Z(n12156));
    defparam i1_2_lut_adj_606.INIT = "0xeeee";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_rep_158 (.A(DAC_Send), 
            .B(SM_Sample_Output[1]), .Z(n14615));
    defparam i1_2_lut_rep_158.INIT = "0x2222";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_4_lut_adj_607 (.A(r_Sample_L[8]), 
            .B(r_Sample_L[7]), .C(r_Sample_L[5]), .D(r_Sample_L[6]), .Z(n11936));
    defparam i1_4_lut_adj_607.INIT = "0x8000";
    (* lut_function="(A (B ((D)+!C)+!B (C+(D)))+!A (((D)+!C)+!B))" *) LUT4 i2_4_lut_4_lut (.A(DAC_Send), 
            .B(SM_Sample_Output[1]), .C(SM_Sample_Output[0]), .D(\SM_Sample_Output[3] ), 
            .Z(n6));
    defparam i2_4_lut_4_lut.INIT = "0xff3d";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_663_i18_4_lut (.A(\r_Adder_Total[1][19] ), 
            .B(n2488[15]), .C(SM_Sample_Output[0]), .D(n5368), .Z(n2512[17]));
    defparam mux_663_i18_4_lut.INIT = "0xc0ca";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut_rep_159 (.A(\SM_Sample_Output[3] ), 
            .B(SM_Sample_Output[2]), .Z(n14616));
    defparam i1_2_lut_rep_159.INIT = "0xbbbb";
    (* lut_function="(!(A+(((D)+!C)+!B)))" *) LUT4 i815_2_lut_rep_119_3_lut_4_lut (.A(\SM_Sample_Output[3] ), 
            .B(SM_Sample_Output[2]), .C(n154), .D(n14617), .Z(n14576));
    defparam i815_2_lut_rep_119_3_lut_4_lut.INIT = "0x0040";
    (* lut_function="(A+((C+!(D))+!B))" *) LUT4 i2_3_lut_4_lut (.A(\SM_Sample_Output[3] ), 
            .B(SM_Sample_Output[2]), .C(SM_Sample_Output[1]), .D(SM_Sample_Output[0]), 
            .Z(n11495));
    defparam i2_3_lut_4_lut.INIT = "0xfbff";
    (* lut_function="(A+(B))" *) LUT4 SM_Sample_Output_3__I_0_77_i5_2_lut_rep_160 (.A(SM_Sample_Output[0]), 
            .B(SM_Sample_Output[1]), .Z(n14617));   /* synthesis lineinfo="@10(122[4],122[13])"*/
    defparam SM_Sample_Output_3__I_0_77_i5_2_lut_rep_160.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i18_3_lut_adj_608 (.A(\r_Adder_Total[0][13] ), 
            .B(Sample_Mix[11]), .C(SM_Sample_Output[1]), .Z(n5));
    defparam i18_3_lut_adj_608.INIT = "0xcaca";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i1_3_lut_4_lut_adj_609 (.A(SM_Sample_Output[0]), 
            .B(SM_Sample_Output[1]), .C(SM_Sample_Output[2]), .D(\SM_Sample_Output[3] ), 
            .Z(n8_adj_1647));   /* synthesis lineinfo="@10(122[4],122[13])"*/
    defparam i1_3_lut_4_lut_adj_609.INIT = "0xfe00";
    (* lut_function="(A+!(B+((D)+!C)))" *) LUT4 i8578_2_lut_3_lut_4_lut_4_lut (.A(SM_Sample_Output[0]), 
            .B(SM_Sample_Output[1]), .C(n154), .D(n14616), .Z(n11534));   /* synthesis lineinfo="@10(122[4],122[13])"*/
    defparam i8578_2_lut_3_lut_4_lut_4_lut.INIT = "0xaaba";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_663_i19_4_lut (.A(\r_Adder_Total[1][20] ), 
            .B(n2488[15]), .C(SM_Sample_Output[0]), .D(n5368), .Z(n2512[18]));
    defparam mux_663_i19_4_lut.INIT = "0xc0ca";
    (* lut_function="(A+(B+((D)+!C)))" *) LUT4 i1_2_lut_rep_136_3_lut_4_lut (.A(SM_Sample_Output[0]), 
            .B(SM_Sample_Output[1]), .C(SM_Sample_Output[2]), .D(\SM_Sample_Output[3] ), 
            .Z(n14593));   /* synthesis lineinfo="@10(122[4],122[13])"*/
    defparam i1_2_lut_rep_136_3_lut_4_lut.INIT = "0xffef";
    (* lut_function="(A+(B))" *) LUT4 equal_676_i3_2_lut_rep_162 (.A(SM_Sample_Output[2]), 
            .B(\SM_Sample_Output[3] ), .Z(n14619));   /* synthesis lineinfo="@10(51[4],51[14])"*/
    defparam equal_676_i3_2_lut_rep_162.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Ring_Mod_Start_c (.D(n11280), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(Ring_Mod_Start));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Ring_Mod_Start_c.REGSET = "RESET";
    defparam Ring_Mod_Start_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Output_Odd__i2 (.D(r_Sample_L[1]), 
            .SP(n3235), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[17]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i2.REGSET = "RESET";
    defparam Output_Odd__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_610 (.A(reset_n_c), 
            .B(SM_Sample_Output[0]), .Z(n11474));
    defparam i1_2_lut_adj_610.INIT = "0x2222";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_663_i20_4_lut (.A(\r_Adder_Total[1][21] ), 
            .B(n2488[15]), .C(SM_Sample_Output[0]), .D(n5368), .Z(n2512[19]));
    defparam mux_663_i20_4_lut.INIT = "0xc0ca";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i3_4_lut (.A(SM_Sample_Output[0]), 
            .B(n14625), .C(reset_n_c), .D(\SM_Sample_Output[3] ), .Z(n3231));
    defparam i3_4_lut.INIT = "0x0020";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_rep_135_3_lut (.A(SM_Sample_Output[2]), 
            .B(\SM_Sample_Output[3] ), .C(SM_Sample_Output[1]), .Z(n14592));   /* synthesis lineinfo="@10(51[4],51[14])"*/
    defparam i1_2_lut_rep_135_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B (C+!(D))+!B (C)))" *) LUT4 i1_4_lut_adj_611 (.A(reset_n_c), 
            .B(SM_Sample_Output[0]), .C(n2986), .D(n14592), .Z(n18));
    defparam i1_4_lut_adj_611.INIT = "0xa0a8";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(SM_Sample_Output[2]), 
            .B(\SM_Sample_Output[3] ), .C(DAC_Send), .D(SM_Sample_Output[1]), 
            .Z(n4));   /* synthesis lineinfo="@10(51[4],51[14])"*/
    defparam i1_2_lut_3_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_663_i1_4_lut (.A(\r_Adder_Total[1][2] ), 
            .B(n2488[0]), .C(SM_Sample_Output[0]), .D(n5368), .Z(n2512[0]));
    defparam mux_663_i1_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_663_i14_4_lut (.A(\r_Adder_Total[1][15] ), 
            .B(n2488[13]), .C(SM_Sample_Output[0]), .D(n5368), .Z(n2512[13]));
    defparam mux_663_i14_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !(B+!(D)))" *) LUT4 i1_4_lut_adj_612 (.A(SM_Sample_Output[1]), 
            .B(\SM_Sample_Output[3] ), .C(n8856), .D(n21_adj_1648), .Z(n11192));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_4_lut_adj_612.INIT = "0xb3a0";
    (* lut_function="(A (B (C (D)))+!A (B (C (D))+!B !(D)))" *) LUT4 i41_4_lut_4_lut (.A(DAC_Send), 
            .B(SM_Sample_Output[1]), .C(n27), .D(SM_Sample_Output[0]), 
            .Z(n21));
    defparam i41_4_lut_4_lut.INIT = "0xc011";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Output_Odd__i3 (.D(r_Sample_L[2]), 
            .SP(n3235), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[18]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i3.REGSET = "RESET";
    defparam Output_Odd__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Output_Odd__i4 (.D(r_Sample_L[3]), 
            .SP(n3235), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[19]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i4.REGSET = "RESET";
    defparam Output_Odd__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Output_Odd__i5 (.D(r_Sample_L[4]), 
            .SP(n3235), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[20]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i5.REGSET = "RESET";
    defparam Output_Odd__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Output_Odd__i6 (.D(r_Sample_L[5]), 
            .SP(n3235), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[21]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i6.REGSET = "RESET";
    defparam Output_Odd__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Output_Odd__i7 (.D(r_Sample_L[6]), 
            .SP(n3235), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[22]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i7.REGSET = "RESET";
    defparam Output_Odd__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Output_Odd__i8 (.D(r_Sample_L[7]), 
            .SP(n3235), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[23]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i8.REGSET = "RESET";
    defparam Output_Odd__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Output_Odd__i9 (.D(r_Sample_L[8]), 
            .SP(n3235), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[24]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i9.REGSET = "RESET";
    defparam Output_Odd__i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Output_Odd__i10 (.D(r_Sample_L[9]), 
            .SP(n3235), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[25]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i10.REGSET = "RESET";
    defparam Output_Odd__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Output_Odd__i11 (.D(r_Sample_L[10]), 
            .SP(n3235), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[26]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i11.REGSET = "RESET";
    defparam Output_Odd__i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Output_Odd__i12 (.D(r_Sample_L[11]), 
            .SP(n3235), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[27]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i12.REGSET = "RESET";
    defparam Output_Odd__i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Output_Odd__i13 (.D(r_Sample_L[12]), 
            .SP(n3235), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[28]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i13.REGSET = "RESET";
    defparam Output_Odd__i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Output_Odd__i14 (.D(r_Sample_L[13]), 
            .SP(n3235), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[29]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i14.REGSET = "RESET";
    defparam Output_Odd__i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Output_Odd__i15 (.D(r_Sample_L[14]), 
            .SP(n3235), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[30]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i15.REGSET = "RESET";
    defparam Output_Odd__i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Output_Odd__i16 (.D(r_Sample_L[15]), 
            .SP(n3235), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[31]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i16.REGSET = "RESET";
    defparam Output_Odd__i16.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Output_Even__i2 (.D(r_Sample_R[1]), 
            .SP(n3237), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[17]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i2.REGSET = "RESET";
    defparam Output_Even__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Output_Even__i3 (.D(r_Sample_R[2]), 
            .SP(n3237), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[18]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i3.REGSET = "RESET";
    defparam Output_Even__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Output_Even__i4 (.D(r_Sample_R[3]), 
            .SP(n3237), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[19]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i4.REGSET = "RESET";
    defparam Output_Even__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Output_Even__i5 (.D(r_Sample_R[4]), 
            .SP(n3237), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[20]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i5.REGSET = "RESET";
    defparam Output_Even__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Output_Even__i6 (.D(r_Sample_R[5]), 
            .SP(n3237), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[21]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i6.REGSET = "RESET";
    defparam Output_Even__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Output_Even__i7 (.D(r_Sample_R[6]), 
            .SP(n3237), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[22]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i7.REGSET = "RESET";
    defparam Output_Even__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Output_Even__i8 (.D(r_Sample_R[7]), 
            .SP(n3237), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[23]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i8.REGSET = "RESET";
    defparam Output_Even__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Output_Even__i9 (.D(r_Sample_R[8]), 
            .SP(n3237), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[24]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i9.REGSET = "RESET";
    defparam Output_Even__i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Output_Even__i10 (.D(r_Sample_R[9]), 
            .SP(n3237), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[25]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i10.REGSET = "RESET";
    defparam Output_Even__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Output_Even__i11 (.D(r_Sample_R[10]), 
            .SP(n3237), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[26]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i11.REGSET = "RESET";
    defparam Output_Even__i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Output_Even__i12 (.D(r_Sample_R[11]), 
            .SP(n3237), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[27]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i12.REGSET = "RESET";
    defparam Output_Even__i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Output_Even__i13 (.D(r_Sample_R[12]), 
            .SP(n3237), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[28]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i13.REGSET = "RESET";
    defparam Output_Even__i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Output_Even__i14 (.D(r_Sample_R[13]), 
            .SP(n3237), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[29]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i14.REGSET = "RESET";
    defparam Output_Even__i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Output_Even__i15 (.D(r_Sample_R[14]), 
            .SP(n3237), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[30]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i15.REGSET = "RESET";
    defparam Output_Even__i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ Output_Even__i16 (.D(r_Sample_R[15]), 
            .SP(n3237), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[31]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i16.REGSET = "RESET";
    defparam Output_Even__i16.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ SM_Sample_Output__i1 (.D(n11192), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(n14611), .Q(SM_Sample_Output[1]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam SM_Sample_Output__i1.REGSET = "RESET";
    defparam SM_Sample_Output__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C))+!A (B (C)+!B !(C)))" *) LUT4 i34_3_lut_3_lut (.A(DAC_Send), 
            .B(SM_Sample_Output[1]), .C(SM_Sample_Output[0]), .Z(n20));
    defparam i34_3_lut_3_lut.INIT = "0xc1c1";
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_613 (.A(n8856), 
            .B(SM_Sample_Output[1]), .C(n24), .D(n30), .Z(n21_adj_1648));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_4_lut_adj_613.INIT = "0xdc50";
    (* lut_function="(!(A (B+!(C+(D)))+!A (B+!(C))))" *) LUT4 i6425_4_lut (.A(n11959), 
            .B(r_Sample_L[19]), .C(n6663), .D(r_Sample_L[14]), .Z(n154));   /* synthesis lineinfo="@10(93[10],93[35])"*/
    defparam i6425_4_lut.INIT = "0x3230";
    (* lut_function="(!(A ((C+(D))+!B)+!A !(B)))" *) LUT4 i1867_4_lut (.A(n12168), 
            .B(r_Sample_R[19]), .C(n11968), .D(r_Sample_R[14]), .Z(n132));
    defparam i1867_4_lut.INIT = "0x444c";
    (* lut_function="(!(A (B)+!A !((C)+!B)))" *) LUT4 i1_3_lut (.A(RM_Ready), 
            .B(SM_Sample_Output[0]), .C(SM_Sample_Output[2]), .Z(n30));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_3_lut.INIT = "0x7373";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_614 (.A(i_Mix_c), .B(DAC_Send), 
            .Z(n15_adj_1650));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_2_lut_adj_614.INIT = "0x4444";
    (* lut_function="(A+(B (C+(D))))" *) LUT4 i1_4_lut_adj_615 (.A(n12138), 
            .B(n12136), .C(n12142), .D(n12), .Z(n11959));
    defparam i1_4_lut_adj_615.INIT = "0xeeea";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_616 (.A(r_Sample_L[13]), 
            .B(r_Sample_L[12]), .Z(n12138));
    defparam i1_2_lut_adj_616.INIT = "0xeeee";
    (* lut_function="(A (B (C)))" *) LUT4 i1_3_lut_adj_617 (.A(r_Sample_L[9]), 
            .B(r_Sample_L[10]), .C(r_Sample_L[11]), .Z(n12136));
    defparam i1_3_lut_adj_617.INIT = "0x8080";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_4_lut_adj_618 (.A(r_Sample_R[17]), 
            .B(r_Sample_R[18]), .C(r_Sample_R[16]), .D(r_Sample_R[15]), 
            .Z(n12168));
    defparam i1_4_lut_adj_618.INIT = "0x8000";
    (* lut_function="(A (B+(C+(D))))" *) LUT4 i1_4_lut_adj_619 (.A(n12160), 
            .B(n12152), .C(n11942), .D(r_Sample_R[11]), .Z(n11968));
    defparam i1_4_lut_adj_619.INIT = "0xaaa8";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut_adj_620 (.A(r_Sample_L[6]), 
            .B(r_Sample_L[7]), .C(r_Sample_L[8]), .Z(n12142));
    defparam i1_3_lut_adj_620.INIT = "0xfefe";
    (* lut_function="(A (B)+!A (B (C)))" *) LUT4 i1866_3_lut (.A(n12132), 
            .B(r_Sample_L[5]), .C(r_Sample_L[1]), .Z(n12));
    defparam i1866_3_lut.INIT = "0xc8c8";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_621 (.A(r_Sample_L[4]), 
            .B(r_Sample_L[2]), .C(r_Sample_L[0]), .D(r_Sample_L[3]), .Z(n12132));
    defparam i1_4_lut_adj_621.INIT = "0xfffe";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i18_3_lut_adj_622 (.A(\r_Adder_Total[0][16] ), 
            .B(Sample_Mix[14]), .C(SM_Sample_Output[1]), .Z(n5_adj_1646));
    defparam i18_3_lut_adj_622.INIT = "0xcaca";
    (* lut_function="(A+(B))" *) LUT4 i8574_2_lut_rep_168 (.A(SM_Sample_Output[2]), 
            .B(SM_Sample_Output[1]), .Z(n14625));
    defparam i8574_2_lut_rep_168.INIT = "0xeeee";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i2_3_lut_4_lut_adj_623 (.A(SM_Sample_Output[2]), 
            .B(SM_Sample_Output[1]), .C(\SM_Sample_Output[3] ), .D(n11474), 
            .Z(n3237));
    defparam i2_3_lut_4_lut_adj_623.INIT = "0x1000";
    (* lut_function="(!(A (C)+!A (B (C+!(D))+!B !(C+(D)))))" *) LUT4 i44_4_lut_4_lut (.A(SM_Sample_Output[2]), 
            .B(SM_Sample_Output[1]), .C(SM_Sample_Output[0]), .D(n15_adj_1650), 
            .Z(n24));
    defparam i44_4_lut_4_lut.INIT = "0x1f1a";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_624 (.A(SM_Sample_Output[1]), 
            .B(SM_Sample_Output[2]), .C(n11474), .D(\SM_Sample_Output[3] ), 
            .Z(n3235));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_624.INIT = "0x0080";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_625 (.A(SM_Sample_Output[1]), 
            .B(SM_Sample_Output[2]), .C(RM_Ready), .D(\SM_Sample_Output[3] ), 
            .Z(n11472));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_625.INIT = "0x0008";
    (* lut_function="(A (B (C)))" *) LUT4 i2_2_lut_3_lut (.A(SM_Sample_Output[1]), 
            .B(SM_Sample_Output[2]), .C(RM_Ready), .Z(n6_adj_1645));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i2_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C+!(D))+!B (C)))" *) LUT4 i8606_4_lut (.A(reset_n_c), 
            .B(n12336), .C(n8_adj_1647), .D(SM_Sample_Output[1]), .Z(n8856));
    defparam i8606_4_lut.INIT = "0xa0a8";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ SM_Sample_Output__i2 (.D(n15[2]), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(n14611), .Q(SM_Sample_Output[2]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam SM_Sample_Output__i2.REGSET = "RESET";
    defparam SM_Sample_Output__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ SM_Sample_Output__i3 (.D(n11184), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(n14611), .Q(\SM_Sample_Output[3] ));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam SM_Sample_Output__i3.REGSET = "RESET";
    defparam SM_Sample_Output__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_R__i9 (.D(n2512[9]), 
            .SP(n3271), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_R[9]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i9.REGSET = "RESET";
    defparam r_Sample_R__i9.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_663_i7_4_lut (.A(\r_Adder_Total[1][8] ), 
            .B(n2488[6]), .C(SM_Sample_Output[0]), .D(n5368), .Z(n2512[6]));
    defparam mux_663_i7_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_663_i6_4_lut (.A(n14575), 
            .B(n2488[5]), .C(SM_Sample_Output[0]), .D(n3059), .Z(n2512[5]));
    defparam mux_663_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 SM_Sample_Output_mux_6_i3_4_lut (.A(n2434[2]), 
            .B(SM_Sample_Output[2]), .C(n11944), .D(\SM_Sample_Output[3] ), 
            .Z(n15[2]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam SM_Sample_Output_mux_6_i3_4_lut.INIT = "0xc0ca";
    (* lut_function="(!(A (B+!(C))+!A !(B)))" *) LUT4 mux_649_Mux_2_i7_3_lut (.A(SM_Sample_Output[0]), 
            .B(SM_Sample_Output[2]), .C(SM_Sample_Output[1]), .Z(n2434[2]));   /* synthesis lineinfo="@10(50[4],128[11])"*/
    defparam mux_649_Mux_2_i7_3_lut.INIT = "0x6464";
    (* lut_function="(A (B+(D))+!A (B+!(C)))" *) LUT4 i2_4_lut (.A(SM_Sample_Output[0]), 
            .B(n8856), .C(n4), .D(n11472), .Z(n11944));
    defparam i2_4_lut.INIT = "0xefcd";
    (* lut_function="(A (B (C+!(D))+!B (C (D)+!C !(D)))+!A (B (C)+!B (C (D))))" *) LUT4 mux_679_Mux_15_i3_4_lut (.A(\r_Adder_Total[0][17] ), 
            .B(Sample_Mix[15]), .C(SM_Sample_Output[1]), .D(SM_Sample_Output[0]), 
            .Z(n2748[15]));
    defparam mux_679_Mux_15_i3_4_lut.INIT = "0xf0ca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_663_i10_4_lut (.A(n14575), 
            .B(n2488[9]), .C(SM_Sample_Output[0]), .D(n3063), .Z(n2512[9]));
    defparam mux_663_i10_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B ((D)+!C)+!B !(C))+!A (B (C (D))))" *) LUT4 i26_4_lut (.A(n11949), 
            .B(reset_n_c), .C(\SM_Sample_Output[3] ), .D(n12081), .Z(n11184));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i26_4_lut.INIT = "0xca0a";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_663_i5_4_lut (.A(\r_Adder_Total[1][6] ), 
            .B(n2488[4]), .C(SM_Sample_Output[0]), .D(n5368), .Z(n2512[4]));
    defparam mux_663_i5_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B (C+!(D))+!B (C (D)+!C !(D)))+!A (B (C)+!B (C (D))))" *) LUT4 mux_679_Mux_16_i3_4_lut (.A(\r_Adder_Total[0][18] ), 
            .B(Sample_Mix[16]), .C(SM_Sample_Output[1]), .D(SM_Sample_Output[0]), 
            .Z(n2748[16]));
    defparam mux_679_Mux_16_i3_4_lut.INIT = "0xf0ca";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_626 (.A(SM_Sample_Output[0]), 
            .B(SM_Sample_Output[2]), .Z(n12336));
    defparam i1_2_lut_adj_626.INIT = "0x8888";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_663_i4_4_lut (.A(\r_Adder_Total[1][5] ), 
            .B(n2488[3]), .C(SM_Sample_Output[0]), .D(n5368), .Z(n2512[3]));
    defparam mux_663_i4_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_627 (.A(r_Sample_R[13]), 
            .B(r_Sample_R[12]), .Z(n12160));
    defparam i1_2_lut_adj_627.INIT = "0x8888";
    (* lut_function="(A (B (C+!(D))+!B (C (D)+!C !(D)))+!A (B (C)+!B (C (D))))" *) LUT4 mux_679_Mux_17_i3_4_lut (.A(\r_Adder_Total[0][19] ), 
            .B(Sample_Mix[17]), .C(SM_Sample_Output[1]), .D(SM_Sample_Output[0]), 
            .Z(n2748[17]));
    defparam mux_679_Mux_17_i3_4_lut.INIT = "0xf0ca";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_663_i3_4_lut (.A(\r_Adder_Total[1][4] ), 
            .B(n2488[2]), .C(SM_Sample_Output[0]), .D(n5368), .Z(n2512[2]));
    defparam mux_663_i3_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 r_Sample_L_mux_22_i20_4_lut (.A(n2748[19]), 
            .B(r_Sample_L[19]), .C(n15_2), .D(n14576), .Z(n63[19]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L_mux_22_i20_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i2034_3_lut (.A(r_Ring_Mod), 
            .B(i_Ring_Mod_c), .C(n12105), .Z(n4107));
    defparam i2034_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+(((D)+!C)+!B)))" *) LUT4 i3_4_lut_adj_628 (.A(n14617), 
            .B(reset_n_c), .C(DAC_Send), .D(n14619), .Z(n12105));
    defparam i3_4_lut_adj_628.INIT = "0x0040";
    (* lut_function="(A (B+!((D)+!C))+!A (B))" *) LUT4 i1_4_lut_adj_629 (.A(i_Ring_Mod_c), 
            .B(n17), .C(n8), .D(n14625), .Z(n11280));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_4_lut_adj_629.INIT = "0xccec";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_663_i9_4_lut (.A(\r_Adder_Total[1][10] ), 
            .B(n2488[8]), .C(SM_Sample_Output[0]), .D(n5368), .Z(n2512[8]));
    defparam mux_663_i9_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_679_Mux_19_i3_4_lut (.A(\r_Adder_Total[0][21] ), 
            .B(Sample_Mix[19]), .C(SM_Sample_Output[1]), .D(SM_Sample_Output[0]), 
            .Z(n2748[19]));
    defparam mux_679_Mux_19_i3_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B (C))+!A (D))" *) LUT4 i1_3_lut_4_lut_4_lut_adj_630 (.A(SM_Sample_Output[2]), 
            .B(n14609), .C(Ring_Mod[7]), .D(n132), .Z(n2488[7]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_3_lut_4_lut_4_lut_adj_630.INIT = "0xd580";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_631 (.A(r_Sample_R[10]), 
            .B(r_Sample_R[9]), .Z(n12152));
    defparam i1_2_lut_adj_631.INIT = "0xeeee";
    (* lut_function="(A (B (C))+!A !(C+!(D)))" *) LUT4 i35_4_lut (.A(SM_Sample_Output[1]), 
            .B(n1), .C(SM_Sample_Output[0]), .D(n14575), .Z(n29));   /* synthesis lineinfo="@10(40[12],40[28])"*/
    defparam i35_4_lut.INIT = "0x8580";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_4_lut_adj_632 (.A(r_Sample_R[8]), 
            .B(r_Sample_R[7]), .C(r_Sample_R[5]), .D(r_Sample_R[6]), .Z(n11942));
    defparam i1_4_lut_adj_632.INIT = "0x8000";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_663_i12_4_lut (.A(n14575), 
            .B(n2488[11]), .C(SM_Sample_Output[0]), .D(n3065), .Z(n2512[11]));
    defparam mux_663_i12_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C))+!A (D))" *) LUT4 i1_3_lut_4_lut_4_lut_adj_633 (.A(SM_Sample_Output[2]), 
            .B(n14609), .C(Ring_Mod[8]), .D(n132), .Z(n2488[8]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_3_lut_4_lut_4_lut_adj_633.INIT = "0xd580";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_663_i11_4_lut (.A(n14575), 
            .B(n2488[10]), .C(SM_Sample_Output[0]), .D(n3064), .Z(n2512[10]));
    defparam mux_663_i11_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C))+!A (D))" *) LUT4 i1_3_lut_4_lut_4_lut_adj_634 (.A(SM_Sample_Output[2]), 
            .B(n14609), .C(Ring_Mod[12]), .D(n132), .Z(n2488[12]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_3_lut_4_lut_4_lut_adj_634.INIT = "0xd580";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i1_4_lut_adj_635 (.A(\r_Adder_Total[0][3] ), 
            .B(n11534), .C(Sample_Mix[1]), .D(SM_Sample_Output[1]), .Z(n11444));
    defparam i1_4_lut_adj_635.INIT = "0x3022";
    (* lut_function="(!(A (B+!(C+(D)))+!A (B+!(C))))" *) LUT4 i6413_4_lut (.A(n11929), 
            .B(r_Sample_R[19]), .C(n6661), .D(r_Sample_R[14]), .Z(n176));   /* synthesis lineinfo="@10(97[10],97[35])"*/
    defparam i6413_4_lut.INIT = "0x3230";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i1_4_lut_adj_636 (.A(\r_Adder_Total[0][4] ), 
            .B(n11534), .C(Sample_Mix[2]), .D(SM_Sample_Output[1]), .Z(n11445));
    defparam i1_4_lut_adj_636.INIT = "0x3022";
    (* lut_function="(A (B (C (D))+!B (C))+!A (C))" *) LUT4 i6740_3_lut_4_lut (.A(SM_Sample_Output[2]), 
            .B(n14609), .C(n1), .D(Ring_Mod[15]), .Z(n2488[15]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i6740_3_lut_4_lut.INIT = "0xf070";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i1_4_lut_adj_637 (.A(\r_Adder_Total[0][5] ), 
            .B(n11534), .C(Sample_Mix[3]), .D(SM_Sample_Output[1]), .Z(n11446));
    defparam i1_4_lut_adj_637.INIT = "0x3022";
    (* lut_function="(A (B+(C+(D)))+!A !((D)+!B))" *) LUT4 i1_4_lut_adj_638 (.A(SM_Sample_Output[0]), 
            .B(n12344), .C(n11472), .D(n8856), .Z(n11180));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_4_lut_adj_638.INIT = "0xaaec";
    (* lut_function="(A+(B (C+(D))))" *) LUT4 i1_4_lut_adj_639 (.A(n12144), 
            .B(n12126), .C(n12116), .D(n12_adj_1651), .Z(n11929));
    defparam i1_4_lut_adj_639.INIT = "0xeeea";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i1_4_lut_adj_640 (.A(\r_Adder_Total[0][6] ), 
            .B(n11534), .C(Sample_Mix[4]), .D(SM_Sample_Output[1]), .Z(n11447));
    defparam i1_4_lut_adj_640.INIT = "0x3022";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_663_i2_4_lut (.A(\r_Adder_Total[1][3] ), 
            .B(n2488[1]), .C(SM_Sample_Output[0]), .D(n5368), .Z(n2512[1]));
    defparam mux_663_i2_4_lut.INIT = "0xc0ca";
    (* lut_function="(!(A (B+!(C))+!A (B+!(C+(D)))))" *) LUT4 i1_4_lut_adj_641 (.A(SM_Sample_Output[2]), 
            .B(n14608), .C(SM_Sample_Output[1]), .D(DAC_Send), .Z(n12344));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_4_lut_adj_641.INIT = "0x3130";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_663_i13_4_lut (.A(\r_Adder_Total[1][14] ), 
            .B(n2488[12]), .C(SM_Sample_Output[0]), .D(n5368), .Z(n2512[12]));
    defparam mux_663_i13_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B (C))+!A (D))" *) LUT4 i1_3_lut_4_lut_4_lut_adj_642 (.A(SM_Sample_Output[2]), 
            .B(n14609), .C(Ring_Mod[13]), .D(n132), .Z(n2488[13]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_3_lut_4_lut_4_lut_adj_642.INIT = "0xd580";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_643 (.A(r_Sample_R[13]), 
            .B(r_Sample_R[12]), .Z(n12144));
    defparam i1_2_lut_adj_643.INIT = "0xeeee";
    (* lut_function="(A (B (C)))" *) LUT4 i1_3_lut_adj_644 (.A(r_Sample_R[9]), 
            .B(r_Sample_R[10]), .C(r_Sample_R[11]), .Z(n12126));
    defparam i1_3_lut_adj_644.INIT = "0x8080";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut_adj_645 (.A(r_Sample_R[6]), 
            .B(r_Sample_R[7]), .C(r_Sample_R[8]), .Z(n12116));
    defparam i1_3_lut_adj_645.INIT = "0xfefe";
    (* lut_function="(A (B (C+!(D))+!B (C (D)+!C !(D)))+!A (B (C)+!B (C (D))))" *) LUT4 mux_679_Mux_5_i3_4_lut (.A(\r_Adder_Total[0][7] ), 
            .B(Sample_Mix[5]), .C(SM_Sample_Output[1]), .D(SM_Sample_Output[0]), 
            .Z(n2748[5]));
    defparam mux_679_Mux_5_i3_4_lut.INIT = "0xf0ca";
    (* lut_function="(A (B)+!A (B (C+(D))))" *) LUT4 i1861_4_lut (.A(n12122), 
            .B(r_Sample_R[5]), .C(r_Sample_R[3]), .D(r_Sample_R[1]), .Z(n12_adj_1651));
    defparam i1861_4_lut.INIT = "0xccc8";
    (* lut_function="(A (B (C))+!A (D))" *) LUT4 i1_3_lut_4_lut_4_lut_adj_646 (.A(SM_Sample_Output[2]), 
            .B(n14609), .C(Ring_Mod[6]), .D(n132), .Z(n2488[6]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_3_lut_4_lut_4_lut_adj_646.INIT = "0xd580";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut_adj_647 (.A(r_Sample_R[2]), 
            .B(r_Sample_R[4]), .C(r_Sample_R[0]), .Z(n12122));
    defparam i1_3_lut_adj_647.INIT = "0xfefe";
    Ring_Mod rm (.Ring_Mod_Start(Ring_Mod_Start), .r_Sample_R({r_Sample_R}), 
            .n6661(n6661), .Main_Clock(Main_Clock), .RM_Ready(RM_Ready), 
            .r_Sample_L({r_Sample_L}), .GND_net(GND_net), .n6663(n6663), 
            .Ring_Mod({Ring_Mod}));   /* synthesis lineinfo="@10(26[11],26[147])"*/
    DAC_I2S dac2 (.Main_Clock(Main_Clock), .n8701(n8701), .o_DAC_LR_Clock_c(o_DAC_LR_Clock_c), 
            .n14611(n14611), .o_DAC_Bit_Clock_c(o_DAC_Bit_Clock_c), .GND_net(GND_net), 
            .\Output_Even[16] (Output_Even[16]), .VCC_net(VCC_net), .\Clock_Counter[3] (Clock_Counter[3]), 
            .reset_n_c(reset_n_c), .o_DAC_Data_c(o_DAC_Data_c), .n14585(n14585), 
            .\Output_Even[17] (Output_Even[17]), .\Output_Even[18] (Output_Even[18]), 
            .\Output_Even[19] (Output_Even[19]), .\Output_Even[20] (Output_Even[20]), 
            .\Output_Even[21] (Output_Even[21]), .\Output_Even[22] (Output_Even[22]), 
            .\Output_Even[23] (Output_Even[23]), .\Output_Even[24] (Output_Even[24]), 
            .\Output_Even[25] (Output_Even[25]), .\Output_Even[26] (Output_Even[26]), 
            .\Output_Even[27] (Output_Even[27]), .\Output_Even[28] (Output_Even[28]), 
            .\Output_Even[29] (Output_Even[29]), .\Output_Even[30] (Output_Even[30]), 
            .\Output_Even[31] (Output_Even[31]), .\Output_Odd[16] (Output_Odd[16]), 
            .\Output_Odd[17] (Output_Odd[17]), .\Output_Odd[18] (Output_Odd[18]), 
            .\Output_Odd[19] (Output_Odd[19]), .\Output_Odd[20] (Output_Odd[20]), 
            .\Output_Odd[21] (Output_Odd[21]), .\Output_Odd[22] (Output_Odd[22]), 
            .\Output_Odd[23] (Output_Odd[23]), .\Output_Odd[24] (Output_Odd[24]), 
            .\Output_Odd[25] (Output_Odd[25]), .\Output_Odd[26] (Output_Odd[26]), 
            .\Output_Odd[27] (Output_Odd[27]), .\Output_Odd[28] (Output_Odd[28]), 
            .\Output_Odd[29] (Output_Odd[29]), .\Output_Odd[30] (Output_Odd[30]), 
            .\Output_Odd[31] (Output_Odd[31]));   /* synthesis lineinfo="@10(28[10],28[185])"*/
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=123, LSE_RLINE=134 *) FD1P3XZ r_Sample_R__i8 (.D(n2512[8]), 
            .SP(n3271), .CK(Main_Clock), .SR(n14611), .Q(r_Sample_R[8]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i8.REGSET = "RESET";
    defparam r_Sample_R__i8.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module Ring_Mod
//

module Ring_Mod (input Ring_Mod_Start, input [19:0]r_Sample_R, output n6661, 
            input Main_Clock, output RM_Ready, input [19:0]r_Sample_L, 
            input GND_net, output n6663, output [15:0]Ring_Mod);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(21[7],21[17])"*/
    wire [2:0]SM_Ring_Mod;   /* synthesis lineinfo="@7(33[12],33[23])"*/
    
    wire n14586;
    wire [19:0]r_Sample2;   /* synthesis lineinfo="@7(18[20],18[29])"*/
    
    wire n12332, n6254;
    wire [19:0]r_Sample1;   /* synthesis lineinfo="@7(17[20],17[29])"*/
    
    wire n12334;
    wire [15:0]Sample1_Scaled;   /* synthesis lineinfo="@7(19[20],19[34])"*/
    
    wire n7635, n11368, n7047, n14604, n12014;
    wire [19:0]Calc_Scaled;   /* synthesis lineinfo="@7(15[20],15[31])"*/
    
    wire n7671, n7738, n11292, n11346;
    wire [29:0]Calc;   /* synthesis lineinfo="@7(13[20],13[24])"*/
    
    wire n4;
    wire [19:0]Calc_Scaled_19__N_1196;
    
    wire n12302, n12290, n12286, n7253, n14591, n12252, n7719;
    wire [15:0]Sample2_Scaled;   /* synthesis lineinfo="@7(20[20],20[34])"*/
    wire [31:0]Calc_29__N_1330;
    
    wire n7369, n7704, n7183, n7686, n12296, n12330, n12326, n12282, 
        n12278, n12276, n12268, n12270, n12322, n12318, n12316, 
        n12308, n12310, n12075, n12224, n12250, n12244, n12242, 
        n12234, n12236, n12230, n12226, VCC_net, GND_net_c;
    
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_2_lut_rep_129_3_lut (.A(SM_Ring_Mod[1]), 
            .B(SM_Ring_Mod[2]), .C(SM_Ring_Mod[0]), .Z(n14586));
    defparam i1_2_lut_rep_129_3_lut.INIT = "0x1010";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(SM_Ring_Mod[1]), 
            .B(SM_Ring_Mod[2]), .C(r_Sample2[19]), .D(SM_Ring_Mod[0]), 
            .Z(n12332));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0x1000";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i2_3_lut_4_lut (.A(SM_Ring_Mod[1]), 
            .B(SM_Ring_Mod[2]), .C(Ring_Mod_Start), .D(SM_Ring_Mod[0]), 
            .Z(n6254));
    defparam i2_3_lut_4_lut.INIT = "0x0010";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_566 (.A(SM_Ring_Mod[1]), 
            .B(SM_Ring_Mod[2]), .C(r_Sample1[19]), .D(SM_Ring_Mod[0]), 
            .Z(n12334));
    defparam i1_2_lut_3_lut_4_lut_adj_566.INIT = "0x1000";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut (.A(r_Sample_R[16]), 
            .B(r_Sample_R[15]), .C(r_Sample_R[18]), .D(r_Sample_R[17]), 
            .Z(n6661));
    defparam i1_4_lut.INIT = "0xfffe";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ SM_Ring_Mod_i0 (.D(n11368), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(SM_Ring_Mod[0]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam SM_Ring_Mod_i0.REGSET = "RESET";
    defparam SM_Ring_Mod_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Ready (.D(n7047), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(RM_Ready));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Ready.REGSET = "RESET";
    defparam o_Ready.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i19 (.D(r_Sample_R[19]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7738), .Q(r_Sample2[19]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i19.REGSET = "RESET";
    defparam r_Sample2_i19.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i2_3_lut_4_lut_adj_567 (.A(SM_Ring_Mod[0]), 
            .B(n14604), .C(n12014), .D(Calc_Scaled[19]), .Z(n7671));   /* synthesis lineinfo="@7(36[3],84[10])"*/
    defparam i2_3_lut_4_lut_adj_567.INIT = "0x0080";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i18 (.D(r_Sample_R[18]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7738), .Q(r_Sample2[18]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i18.REGSET = "RESET";
    defparam r_Sample2_i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i17 (.D(r_Sample_R[17]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7738), .Q(r_Sample2[17]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i17.REGSET = "RESET";
    defparam r_Sample2_i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i16 (.D(r_Sample_R[16]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7738), .Q(r_Sample2[16]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i16.REGSET = "RESET";
    defparam r_Sample2_i16.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A !(B+!(C)))" *) LUT4 i21_3_lut (.A(SM_Ring_Mod[0]), 
            .B(SM_Ring_Mod[2]), .C(SM_Ring_Mod[1]), .Z(n11292));
    defparam i21_3_lut.INIT = "0x9a9a";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i15 (.D(r_Sample_R[15]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7738), .Q(r_Sample2[15]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i15.REGSET = "RESET";
    defparam r_Sample2_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i14 (.D(r_Sample_R[14]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7738), .Q(r_Sample2[14]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i14.REGSET = "SET";
    defparam r_Sample2_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i13 (.D(r_Sample_R[13]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7738), .Q(r_Sample2[13]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i13.REGSET = "SET";
    defparam r_Sample2_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i12 (.D(r_Sample_R[12]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7738), .Q(r_Sample2[12]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i12.REGSET = "SET";
    defparam r_Sample2_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i11 (.D(r_Sample_R[11]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7738), .Q(r_Sample2[11]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i11.REGSET = "SET";
    defparam r_Sample2_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i10 (.D(r_Sample_R[10]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7738), .Q(r_Sample2[10]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i10.REGSET = "SET";
    defparam r_Sample2_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i9 (.D(r_Sample_R[9]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7738), .Q(r_Sample2[9]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i9.REGSET = "SET";
    defparam r_Sample2_i9.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11_3_lut (.A(SM_Ring_Mod[2]), 
            .B(SM_Ring_Mod[0]), .C(SM_Ring_Mod[1]), .Z(n11346));   /* synthesis lineinfo="@7(33[12],33[23])"*/
    defparam i11_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i8 (.D(r_Sample_R[8]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7738), .Q(r_Sample2[8]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i8.REGSET = "SET";
    defparam r_Sample2_i8.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 i3749_4_lut (.A(Calc_Scaled[19]), 
            .B(Calc[29]), .C(SM_Ring_Mod[0]), .D(n4), .Z(Calc_Scaled_19__N_1196[19]));   /* synthesis lineinfo="@7(36[3],84[10])"*/
    defparam i3749_4_lut.INIT = "0xcaaa";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i7 (.D(r_Sample_R[7]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7738), .Q(r_Sample2[7]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i7.REGSET = "SET";
    defparam r_Sample2_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i6 (.D(r_Sample_R[6]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7738), .Q(r_Sample2[6]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i6.REGSET = "SET";
    defparam r_Sample2_i6.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut (.A(SM_Ring_Mod[2]), .B(SM_Ring_Mod[1]), 
            .Z(n4));   /* synthesis lineinfo="@7(36[3],84[10])"*/
    defparam i1_2_lut.INIT = "0x4444";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i5 (.D(r_Sample_R[5]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7738), .Q(r_Sample2[5]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i5.REGSET = "SET";
    defparam r_Sample2_i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B (C+(D)))+!A))" *) LUT4 i1_4_lut_adj_568 (.A(n12334), 
            .B(n12302), .C(n12290), .D(n12286), .Z(n7635));   /* synthesis lineinfo="@7(17[20],17[29])"*/
    defparam i1_4_lut_adj_568.INIT = "0x222a";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i10291_3_lut (.A(SM_Ring_Mod[0]), 
            .B(SM_Ring_Mod[2]), .C(SM_Ring_Mod[1]), .Z(n7253));   /* synthesis lineinfo="@7(36[3],84[10])"*/
    defparam i10291_3_lut.INIT = "0x1010";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_rep_147 (.A(SM_Ring_Mod[2]), 
            .B(SM_Ring_Mod[1]), .Z(n14604));
    defparam i1_2_lut_rep_147.INIT = "0x2222";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i1_2_lut_rep_134_3_lut (.A(SM_Ring_Mod[2]), 
            .B(SM_Ring_Mod[1]), .C(SM_Ring_Mod[0]), .Z(n14591));
    defparam i1_2_lut_rep_134_3_lut.INIT = "0x2020";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i1_2_lut_3_lut (.A(SM_Ring_Mod[2]), 
            .B(SM_Ring_Mod[1]), .C(Calc_Scaled[19]), .Z(n12252));
    defparam i1_2_lut_3_lut.INIT = "0x2020";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i4 (.D(r_Sample_R[4]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7738), .Q(r_Sample2[4]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i4.REGSET = "SET";
    defparam r_Sample2_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i3 (.D(r_Sample_R[3]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7738), .Q(r_Sample2[3]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i3.REGSET = "SET";
    defparam r_Sample2_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i2 (.D(r_Sample_R[2]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7738), .Q(r_Sample2[2]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i2.REGSET = "SET";
    defparam r_Sample2_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i1 (.D(r_Sample_R[1]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7738), .Q(r_Sample2[1]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i1.REGSET = "SET";
    defparam r_Sample2_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i19 (.D(r_Sample_L[19]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7719), .Q(r_Sample1[19]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i19.REGSET = "RESET";
    defparam r_Sample1_i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i18 (.D(r_Sample_L[18]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7719), .Q(r_Sample1[18]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i18.REGSET = "RESET";
    defparam r_Sample1_i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i17 (.D(r_Sample_L[17]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7719), .Q(r_Sample1[17]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i17.REGSET = "RESET";
    defparam r_Sample1_i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i16 (.D(r_Sample_L[16]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7719), .Q(r_Sample1[16]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i16.REGSET = "RESET";
    defparam r_Sample1_i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i15 (.D(r_Sample_L[15]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7719), .Q(r_Sample1[15]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i15.REGSET = "RESET";
    defparam r_Sample1_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i14 (.D(r_Sample_L[14]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7719), .Q(r_Sample1[14]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i14.REGSET = "SET";
    defparam r_Sample1_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i13 (.D(r_Sample_L[13]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7719), .Q(r_Sample1[13]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i13.REGSET = "SET";
    defparam r_Sample1_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i12 (.D(r_Sample_L[12]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7719), .Q(r_Sample1[12]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i12.REGSET = "SET";
    defparam r_Sample1_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i11 (.D(r_Sample_L[11]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7719), .Q(r_Sample1[11]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i11.REGSET = "SET";
    defparam r_Sample1_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i10 (.D(r_Sample_L[10]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7719), .Q(r_Sample1[10]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i10.REGSET = "SET";
    defparam r_Sample1_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i9 (.D(r_Sample_L[9]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7719), .Q(r_Sample1[9]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i9.REGSET = "SET";
    defparam r_Sample1_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i8 (.D(r_Sample_L[8]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7719), .Q(r_Sample1[8]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i8.REGSET = "SET";
    defparam r_Sample1_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i7 (.D(r_Sample_L[7]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7719), .Q(r_Sample1[7]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i7.REGSET = "SET";
    defparam r_Sample1_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i6 (.D(r_Sample_L[6]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7719), .Q(r_Sample1[6]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i6.REGSET = "SET";
    defparam r_Sample1_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ SM_Ring_Mod_i1 (.D(n11292), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(SM_Ring_Mod[1]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam SM_Ring_Mod_i1.REGSET = "RESET";
    defparam SM_Ring_Mod_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C))+!A !(B (C)+!B !(C+(D))))" *) LUT4 i18_4_lut (.A(SM_Ring_Mod[0]), 
            .B(SM_Ring_Mod[1]), .C(SM_Ring_Mod[2]), .D(Ring_Mod_Start), 
            .Z(n11368));
    defparam i18_4_lut.INIT = "0x9594";
    MAC16 mult_15 (.CLK(GND_net), .CE(GND_net), .C15(GND_net), .C14(GND_net), 
          .C13(GND_net), .C12(GND_net), .C11(GND_net), .C10(GND_net), 
          .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
          .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
          .A15(Sample1_Scaled[15]), .A14(Sample1_Scaled[14]), .A13(Sample1_Scaled[13]), 
          .A12(Sample1_Scaled[12]), .A11(Sample1_Scaled[11]), .A10(Sample1_Scaled[10]), 
          .A9(Sample1_Scaled[9]), .A8(Sample1_Scaled[8]), .A7(Sample1_Scaled[7]), 
          .A6(Sample1_Scaled[6]), .A5(Sample1_Scaled[5]), .A4(Sample1_Scaled[4]), 
          .A3(Sample1_Scaled[3]), .A2(Sample1_Scaled[2]), .A1(Sample1_Scaled[1]), 
          .A0(Sample1_Scaled[0]), .B15(Sample2_Scaled[15]), .B14(Sample2_Scaled[14]), 
          .B13(Sample2_Scaled[13]), .B12(Sample2_Scaled[12]), .B11(Sample2_Scaled[11]), 
          .B10(Sample2_Scaled[10]), .B9(Sample2_Scaled[9]), .B8(Sample2_Scaled[8]), 
          .B7(Sample2_Scaled[7]), .B6(Sample2_Scaled[6]), .B5(Sample2_Scaled[5]), 
          .B4(Sample2_Scaled[4]), .B3(Sample2_Scaled[3]), .B2(Sample2_Scaled[2]), 
          .B1(Sample2_Scaled[1]), .B0(Sample2_Scaled[0]), .D15(GND_net), 
          .D14(GND_net), .D13(GND_net), .D12(GND_net), .D11(GND_net), 
          .D10(GND_net), .D9(GND_net), .D8(GND_net), .D7(GND_net), .D6(GND_net), 
          .D5(GND_net), .D4(GND_net), .D3(GND_net), .D2(GND_net), .D1(GND_net), 
          .D0(GND_net), .AHOLD(GND_net), .BHOLD(GND_net), .CHOLD(GND_net), 
          .DHOLD(GND_net), .IRSTTOP(GND_net), .IRSTBOT(GND_net), .ORSTTOP(GND_net), 
          .ORSTBOT(GND_net), .OLOADTOP(GND_net), .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), 
          .ADDSUBBOT(GND_net), .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), 
          .CI(GND_net), .ACCUMCI(GND_net), .SIGNEXTIN(GND_net), .O29(Calc_29__N_1330[29]), 
          .O28(Calc_29__N_1330[28]), .O27(Calc_29__N_1330[27]), .O26(Calc_29__N_1330[26]), 
          .O25(Calc_29__N_1330[25]), .O24(Calc_29__N_1330[24]), .O23(Calc_29__N_1330[23]), 
          .O22(Calc_29__N_1330[22]), .O21(Calc_29__N_1330[21]), .O20(Calc_29__N_1330[20]), 
          .O19(Calc_29__N_1330[19]), .O18(Calc_29__N_1330[18]), .O17(Calc_29__N_1330[17]), 
          .O16(Calc_29__N_1330[16]), .O15(Calc_29__N_1330[15]), .O14(Calc_29__N_1330[14]), 
          .O13(Calc_29__N_1330[13]), .O12(Calc_29__N_1330[12]), .O11(Calc_29__N_1330[11]));   /* synthesis lineinfo="@7(57[13],57[44])"*/
    defparam mult_15.NEG_TRIGGER = "0b0";
    defparam mult_15.A_REG = "0b0";
    defparam mult_15.B_REG = "0b0";
    defparam mult_15.C_REG = "0b0";
    defparam mult_15.D_REG = "0b0";
    defparam mult_15.TOP_8x8_MULT_REG = "0b0";
    defparam mult_15.BOT_8x8_MULT_REG = "0b0";
    defparam mult_15.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_15.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_15.TOPOUTPUT_SELECT = "0b11";
    defparam mult_15.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_15.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_15.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_15.BOTOUTPUT_SELECT = "0b11";
    defparam mult_15.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_15.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_15.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_15.MODE_8x8 = "0b0";
    defparam mult_15.A_SIGNED = "0b1";
    defparam mult_15.B_SIGNED = "0b1";
    (* lut_function="(A (((D)+!C)+!B)+!A (B (C (D))+!B (C)))" *) LUT4 i4552_4_lut (.A(RM_Ready), 
            .B(Ring_Mod_Start), .C(n7369), .D(SM_Ring_Mod[2]), .Z(n7047));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam i4552_4_lut.INIT = "0xfa3a";
    (* lut_function="(!(A+!(B (C)+!B !(C))))" *) LUT4 i1_3_lut (.A(SM_Ring_Mod[0]), 
            .B(SM_Ring_Mod[2]), .C(SM_Ring_Mod[1]), .Z(n7369));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam i1_3_lut.INIT = "0x4141";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i5 (.D(r_Sample_L[5]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7719), .Q(r_Sample1[5]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i5.REGSET = "SET";
    defparam r_Sample1_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i4 (.D(r_Sample_L[4]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7719), .Q(r_Sample1[4]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i4.REGSET = "SET";
    defparam r_Sample1_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i3 (.D(r_Sample_L[3]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7719), .Q(r_Sample1[3]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i3.REGSET = "SET";
    defparam r_Sample1_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ SM_Ring_Mod_i2 (.D(n11346), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(SM_Ring_Mod[2]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam SM_Ring_Mod_i2.REGSET = "RESET";
    defparam SM_Ring_Mod_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i19 (.D(Calc_Scaled_19__N_1196[19]), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc_Scaled[19]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i19.REGSET = "RESET";
    defparam Calc_Scaled_i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i11 (.D(Calc_29__N_1330[11]), 
            .SP(n7253), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[11]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i11.REGSET = "RESET";
    defparam Calc_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i12 (.D(Calc_29__N_1330[12]), 
            .SP(n7253), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[12]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i12.REGSET = "RESET";
    defparam Calc_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i13 (.D(Calc_29__N_1330[13]), 
            .SP(n7253), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[13]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i13.REGSET = "RESET";
    defparam Calc_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i14 (.D(Calc_29__N_1330[14]), 
            .SP(n7253), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[14]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i14.REGSET = "RESET";
    defparam Calc_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i15 (.D(Calc_29__N_1330[15]), 
            .SP(n7253), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[15]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i15.REGSET = "RESET";
    defparam Calc_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i16 (.D(Calc_29__N_1330[16]), 
            .SP(n7253), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[16]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i16.REGSET = "RESET";
    defparam Calc_i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i17 (.D(Calc_29__N_1330[17]), 
            .SP(n7253), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[17]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i17.REGSET = "RESET";
    defparam Calc_i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i18 (.D(Calc_29__N_1330[18]), 
            .SP(n7253), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[18]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i18.REGSET = "RESET";
    defparam Calc_i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i19 (.D(Calc_29__N_1330[19]), 
            .SP(n7253), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[19]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i19.REGSET = "RESET";
    defparam Calc_i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i20 (.D(Calc_29__N_1330[20]), 
            .SP(n7253), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[20]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i20.REGSET = "RESET";
    defparam Calc_i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i21 (.D(Calc_29__N_1330[21]), 
            .SP(n7253), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[21]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i21.REGSET = "RESET";
    defparam Calc_i21.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i22 (.D(Calc_29__N_1330[22]), 
            .SP(n7253), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[22]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i22.REGSET = "RESET";
    defparam Calc_i22.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i23 (.D(Calc_29__N_1330[23]), 
            .SP(n7253), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[23]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i23.REGSET = "RESET";
    defparam Calc_i23.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i24 (.D(Calc_29__N_1330[24]), 
            .SP(n7253), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[24]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i24.REGSET = "RESET";
    defparam Calc_i24.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i25 (.D(Calc_29__N_1330[25]), 
            .SP(n7253), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[25]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i25.REGSET = "RESET";
    defparam Calc_i25.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i26 (.D(Calc_29__N_1330[26]), 
            .SP(n7253), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[26]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i26.REGSET = "RESET";
    defparam Calc_i26.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i27 (.D(Calc_29__N_1330[27]), 
            .SP(n7253), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[27]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i27.REGSET = "RESET";
    defparam Calc_i27.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i28 (.D(Calc_29__N_1330[28]), 
            .SP(n7253), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[28]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i28.REGSET = "RESET";
    defparam Calc_i28.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i29 (.D(Calc_29__N_1330[29]), 
            .SP(n7253), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[29]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i29.REGSET = "RESET";
    defparam Calc_i29.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i2 (.D(r_Sample_L[2]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7719), .Q(r_Sample1[2]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i2.REGSET = "SET";
    defparam r_Sample1_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_4_lut_adj_569 (.A(r_Sample1[17]), 
            .B(r_Sample1[18]), .C(r_Sample1[15]), .D(r_Sample1[16]), .Z(n12302));   /* synthesis lineinfo="@7(17[20],17[29])"*/
    defparam i1_4_lut_adj_569.INIT = "0x8000";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i1 (.D(r_Sample_L[1]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7719), .Q(r_Sample1[1]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i1.REGSET = "SET";
    defparam r_Sample1_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i15 (.D(r_Sample2[15]), 
            .SP(n14586), .CK(Main_Clock), .SR(n7704), .Q(Sample2_Scaled[15]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i15.REGSET = "SET";
    defparam Sample2_Scaled_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i14 (.D(r_Sample2[14]), 
            .SP(n14586), .CK(Main_Clock), .SR(n7704), .Q(Sample2_Scaled[14]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i14.REGSET = "RESET";
    defparam Sample2_Scaled_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i13 (.D(r_Sample2[13]), 
            .SP(n14586), .CK(Main_Clock), .SR(n7704), .Q(Sample2_Scaled[13]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i13.REGSET = "RESET";
    defparam Sample2_Scaled_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i12 (.D(r_Sample2[12]), 
            .SP(n14586), .CK(Main_Clock), .SR(n7704), .Q(Sample2_Scaled[12]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i12.REGSET = "RESET";
    defparam Sample2_Scaled_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i11 (.D(r_Sample2[11]), 
            .SP(n14586), .CK(Main_Clock), .SR(n7704), .Q(Sample2_Scaled[11]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i11.REGSET = "RESET";
    defparam Sample2_Scaled_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i10 (.D(r_Sample2[10]), 
            .SP(n14586), .CK(Main_Clock), .SR(n7704), .Q(Sample2_Scaled[10]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i10.REGSET = "RESET";
    defparam Sample2_Scaled_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i9 (.D(r_Sample2[9]), 
            .SP(n14586), .CK(Main_Clock), .SR(n7704), .Q(Sample2_Scaled[9]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i9.REGSET = "RESET";
    defparam Sample2_Scaled_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i8 (.D(r_Sample2[8]), 
            .SP(n14586), .CK(Main_Clock), .SR(n7704), .Q(Sample2_Scaled[8]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i8.REGSET = "RESET";
    defparam Sample2_Scaled_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i7 (.D(r_Sample2[7]), 
            .SP(n14586), .CK(Main_Clock), .SR(n7704), .Q(Sample2_Scaled[7]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i7.REGSET = "RESET";
    defparam Sample2_Scaled_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i6 (.D(r_Sample2[6]), 
            .SP(n14586), .CK(Main_Clock), .SR(n7704), .Q(Sample2_Scaled[6]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i6.REGSET = "RESET";
    defparam Sample2_Scaled_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i5 (.D(r_Sample2[5]), 
            .SP(n14586), .CK(Main_Clock), .SR(n7704), .Q(Sample2_Scaled[5]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i5.REGSET = "RESET";
    defparam Sample2_Scaled_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i4 (.D(r_Sample2[4]), 
            .SP(n14586), .CK(Main_Clock), .SR(n7704), .Q(Sample2_Scaled[4]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i4.REGSET = "RESET";
    defparam Sample2_Scaled_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i3 (.D(r_Sample2[3]), 
            .SP(n14586), .CK(Main_Clock), .SR(n7704), .Q(Sample2_Scaled[3]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i3.REGSET = "RESET";
    defparam Sample2_Scaled_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i2 (.D(r_Sample2[2]), 
            .SP(n14586), .CK(Main_Clock), .SR(n7704), .Q(Sample2_Scaled[2]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i2.REGSET = "RESET";
    defparam Sample2_Scaled_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i1 (.D(r_Sample2[1]), 
            .SP(n14586), .CK(Main_Clock), .SR(n7704), .Q(Sample2_Scaled[1]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i1.REGSET = "RESET";
    defparam Sample2_Scaled_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i18 (.D(Calc[29]), 
            .SP(n7183), .CK(Main_Clock), .SR(n7686), .Q(Calc_Scaled[18]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i18.REGSET = "SET";
    defparam Calc_Scaled_i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i17 (.D(Calc[28]), 
            .SP(n7183), .CK(Main_Clock), .SR(n7686), .Q(Calc_Scaled[17]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i17.REGSET = "SET";
    defparam Calc_Scaled_i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i16 (.D(Calc[27]), 
            .SP(n7183), .CK(Main_Clock), .SR(n7686), .Q(Calc_Scaled[16]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i16.REGSET = "SET";
    defparam Calc_Scaled_i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i15 (.D(Calc[26]), 
            .SP(n7183), .CK(Main_Clock), .SR(n7686), .Q(Calc_Scaled[15]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i15.REGSET = "SET";
    defparam Calc_Scaled_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i14 (.D(Calc[25]), 
            .SP(n7183), .CK(Main_Clock), .SR(n7686), .Q(Calc_Scaled[14]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i14.REGSET = "RESET";
    defparam Calc_Scaled_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i13 (.D(Calc[24]), 
            .SP(n7183), .CK(Main_Clock), .SR(n7686), .Q(Calc_Scaled[13]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i13.REGSET = "RESET";
    defparam Calc_Scaled_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i12 (.D(Calc[23]), 
            .SP(n7183), .CK(Main_Clock), .SR(n7686), .Q(Calc_Scaled[12]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i12.REGSET = "RESET";
    defparam Calc_Scaled_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i11 (.D(Calc[22]), 
            .SP(n7183), .CK(Main_Clock), .SR(n7686), .Q(Calc_Scaled[11]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i11.REGSET = "RESET";
    defparam Calc_Scaled_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i10 (.D(Calc[21]), 
            .SP(n7183), .CK(Main_Clock), .SR(n7686), .Q(Calc_Scaled[10]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i10.REGSET = "RESET";
    defparam Calc_Scaled_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i9 (.D(Calc[20]), 
            .SP(n7183), .CK(Main_Clock), .SR(n7686), .Q(Calc_Scaled[9]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i9.REGSET = "RESET";
    defparam Calc_Scaled_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i8 (.D(Calc[19]), 
            .SP(n7183), .CK(Main_Clock), .SR(n7686), .Q(Calc_Scaled[8]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i8.REGSET = "RESET";
    defparam Calc_Scaled_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i7 (.D(Calc[18]), 
            .SP(n7183), .CK(Main_Clock), .SR(n7686), .Q(Calc_Scaled[7]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i7.REGSET = "RESET";
    defparam Calc_Scaled_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i6 (.D(Calc[17]), 
            .SP(n7183), .CK(Main_Clock), .SR(n7686), .Q(Calc_Scaled[6]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i6.REGSET = "RESET";
    defparam Calc_Scaled_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i5 (.D(Calc[16]), 
            .SP(n7183), .CK(Main_Clock), .SR(n7686), .Q(Calc_Scaled[5]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i5.REGSET = "RESET";
    defparam Calc_Scaled_i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_570 (.A(r_Sample_L[16]), 
            .B(r_Sample_L[15]), .C(r_Sample_L[18]), .D(r_Sample_L[17]), 
            .Z(n6663));
    defparam i1_4_lut_adj_570.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i4 (.D(Calc[15]), 
            .SP(n7183), .CK(Main_Clock), .SR(n7686), .Q(Calc_Scaled[4]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i4.REGSET = "RESET";
    defparam Calc_Scaled_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i3 (.D(Calc[14]), 
            .SP(n7183), .CK(Main_Clock), .SR(n7686), .Q(Calc_Scaled[3]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i3.REGSET = "RESET";
    defparam Calc_Scaled_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i2 (.D(Calc[13]), 
            .SP(n7183), .CK(Main_Clock), .SR(n7686), .Q(Calc_Scaled[2]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i2.REGSET = "RESET";
    defparam Calc_Scaled_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i1 (.D(Calc[12]), 
            .SP(n7183), .CK(Main_Clock), .SR(n7686), .Q(Calc_Scaled[1]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i1.REGSET = "RESET";
    defparam Calc_Scaled_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i15 (.D(Calc_Scaled[15]), 
            .SP(n14591), .CK(Main_Clock), .SR(n7671), .Q(Ring_Mod[15]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i15.REGSET = "RESET";
    defparam o_Result_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i14 (.D(Calc_Scaled[14]), 
            .SP(n14591), .CK(Main_Clock), .SR(n7671), .Q(Ring_Mod[14]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i14.REGSET = "SET";
    defparam o_Result_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i13 (.D(Calc_Scaled[13]), 
            .SP(n14591), .CK(Main_Clock), .SR(n7671), .Q(Ring_Mod[13]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i13.REGSET = "SET";
    defparam o_Result_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i12 (.D(Calc_Scaled[12]), 
            .SP(n14591), .CK(Main_Clock), .SR(n7671), .Q(Ring_Mod[12]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i12.REGSET = "SET";
    defparam o_Result_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i11 (.D(Calc_Scaled[11]), 
            .SP(n14591), .CK(Main_Clock), .SR(n7671), .Q(Ring_Mod[11]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i11.REGSET = "SET";
    defparam o_Result_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i10 (.D(Calc_Scaled[10]), 
            .SP(n14591), .CK(Main_Clock), .SR(n7671), .Q(Ring_Mod[10]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i10.REGSET = "SET";
    defparam o_Result_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i9 (.D(Calc_Scaled[9]), 
            .SP(n14591), .CK(Main_Clock), .SR(n7671), .Q(Ring_Mod[9]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i9.REGSET = "SET";
    defparam o_Result_i9.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i3_4_lut (.A(Calc_Scaled[15]), 
            .B(Calc_Scaled[16]), .C(Calc_Scaled[18]), .D(Calc_Scaled[17]), 
            .Z(n12014));
    defparam i3_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i8 (.D(Calc_Scaled[8]), 
            .SP(n14591), .CK(Main_Clock), .SR(n7671), .Q(Ring_Mod[8]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i8.REGSET = "SET";
    defparam o_Result_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i7 (.D(Calc_Scaled[7]), 
            .SP(n14591), .CK(Main_Clock), .SR(n7671), .Q(Ring_Mod[7]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i7.REGSET = "SET";
    defparam o_Result_i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B (C+(D)))+!A))" *) LUT4 i1_4_lut_adj_571 (.A(n12332), 
            .B(n12296), .C(n12330), .D(n12326), .Z(n7704));   /* synthesis lineinfo="@7(18[20],18[29])"*/
    defparam i1_4_lut_adj_571.INIT = "0x222a";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i6 (.D(Calc_Scaled[6]), 
            .SP(n14591), .CK(Main_Clock), .SR(n7671), .Q(Ring_Mod[6]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i6.REGSET = "SET";
    defparam o_Result_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i5 (.D(Calc_Scaled[5]), 
            .SP(n14591), .CK(Main_Clock), .SR(n7671), .Q(Ring_Mod[5]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i5.REGSET = "SET";
    defparam o_Result_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i4 (.D(Calc_Scaled[4]), 
            .SP(n14591), .CK(Main_Clock), .SR(n7671), .Q(Ring_Mod[4]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i4.REGSET = "SET";
    defparam o_Result_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i3 (.D(Calc_Scaled[3]), 
            .SP(n14591), .CK(Main_Clock), .SR(n7671), .Q(Ring_Mod[3]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i3.REGSET = "SET";
    defparam o_Result_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i2 (.D(Calc_Scaled[2]), 
            .SP(n14591), .CK(Main_Clock), .SR(n7671), .Q(Ring_Mod[2]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i2.REGSET = "SET";
    defparam o_Result_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut_adj_572 (.A(r_Sample1[10]), 
            .B(r_Sample1[5]), .C(r_Sample1[12]), .Z(n12290));   /* synthesis lineinfo="@7(17[20],17[29])"*/
    defparam i1_3_lut_adj_572.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_573 (.A(r_Sample1[11]), 
            .B(r_Sample1[9]), .C(n12282), .D(n12278), .Z(n12286));   /* synthesis lineinfo="@7(17[20],17[29])"*/
    defparam i1_4_lut_adj_573.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_574 (.A(r_Sample1[8]), 
            .B(r_Sample1[1]), .Z(n12282));   /* synthesis lineinfo="@7(17[20],17[29])"*/
    defparam i1_2_lut_adj_574.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i1 (.D(Calc_Scaled[1]), 
            .SP(n14591), .CK(Main_Clock), .SR(n7671), .Q(Ring_Mod[1]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i1.REGSET = "SET";
    defparam o_Result_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_4_lut_adj_575 (.A(r_Sample2[17]), 
            .B(r_Sample2[18]), .C(r_Sample2[15]), .D(r_Sample2[16]), .Z(n12296));   /* synthesis lineinfo="@7(18[20],18[29])"*/
    defparam i1_4_lut_adj_575.INIT = "0x8000";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i2_3_lut (.A(r_Sample_L[19]), 
            .B(n6254), .C(n6663), .Z(n7719));   /* synthesis lineinfo="@7(42[19],42[44])"*/
    defparam i2_3_lut.INIT = "0x4040";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut_adj_576 (.A(r_Sample2[10]), 
            .B(r_Sample2[5]), .C(r_Sample2[12]), .Z(n12330));   /* synthesis lineinfo="@7(18[20],18[29])"*/
    defparam i1_3_lut_adj_576.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_577 (.A(r_Sample1[4]), 
            .B(n12276), .C(n12268), .D(n12270), .Z(n12278));   /* synthesis lineinfo="@7(17[20],17[29])"*/
    defparam i1_4_lut_adj_577.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_578 (.A(r_Sample2[11]), 
            .B(r_Sample2[9]), .C(n12322), .D(n12318), .Z(n12326));   /* synthesis lineinfo="@7(18[20],18[29])"*/
    defparam i1_4_lut_adj_578.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_579 (.A(r_Sample2[8]), 
            .B(r_Sample2[1]), .Z(n12322));   /* synthesis lineinfo="@7(18[20],18[29])"*/
    defparam i1_2_lut_adj_579.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_580 (.A(r_Sample2[4]), 
            .B(n12316), .C(n12308), .D(n12310), .Z(n12318));   /* synthesis lineinfo="@7(18[20],18[29])"*/
    defparam i1_4_lut_adj_580.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i1 (.D(r_Sample1[1]), 
            .SP(n14586), .CK(Main_Clock), .SR(n7635), .Q(Sample1_Scaled[1]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i1.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_581 (.A(r_Sample1[6]), 
            .B(r_Sample1[3]), .Z(n12276));   /* synthesis lineinfo="@7(17[20],17[29])"*/
    defparam i1_2_lut_adj_581.INIT = "0xeeee";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_582 (.A(r_Sample2[6]), 
            .B(r_Sample2[3]), .Z(n12316));   /* synthesis lineinfo="@7(18[20],18[29])"*/
    defparam i1_2_lut_adj_582.INIT = "0xeeee";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut_adj_583 (.A(r_Sample2[0]), 
            .B(r_Sample2[13]), .C(r_Sample2[7]), .Z(n12308));   /* synthesis lineinfo="@7(18[20],18[29])"*/
    defparam i1_3_lut_adj_583.INIT = "0xfefe";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_584 (.A(r_Sample2[14]), 
            .B(r_Sample2[2]), .Z(n12310));   /* synthesis lineinfo="@7(18[20],18[29])"*/
    defparam i1_2_lut_adj_584.INIT = "0xeeee";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut_adj_585 (.A(r_Sample1[0]), 
            .B(r_Sample1[13]), .C(r_Sample1[7]), .Z(n12268));   /* synthesis lineinfo="@7(17[20],17[29])"*/
    defparam i1_3_lut_adj_585.INIT = "0xfefe";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_586 (.A(r_Sample1[14]), 
            .B(r_Sample1[2]), .Z(n12270));   /* synthesis lineinfo="@7(17[20],17[29])"*/
    defparam i1_2_lut_adj_586.INIT = "0xeeee";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i2_3_lut_adj_587 (.A(r_Sample_R[19]), 
            .B(n6254), .C(n6661), .Z(n7738));   /* synthesis lineinfo="@7(43[19],43[44])"*/
    defparam i2_3_lut_adj_587.INIT = "0x4040";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 i13_4_lut (.A(n12252), 
            .B(n4), .C(SM_Ring_Mod[0]), .D(n12075), .Z(n7183));
    defparam i13_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B+(C+(D))))" *) LUT4 i1_4_lut_adj_588 (.A(n12224), 
            .B(n12250), .C(Calc_Scaled[4]), .D(n12244), .Z(n12075));
    defparam i1_4_lut_adj_588.INIT = "0xaaa8";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_4_lut_adj_589 (.A(Calc_Scaled[16]), 
            .B(Calc_Scaled[17]), .C(Calc_Scaled[18]), .D(Calc_Scaled[15]), 
            .Z(n12224));
    defparam i1_4_lut_adj_589.INIT = "0x8000";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut_adj_590 (.A(Calc_Scaled[11]), 
            .B(Calc_Scaled[3]), .C(Calc_Scaled[13]), .Z(n12250));
    defparam i1_3_lut_adj_590.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_591 (.A(Calc_Scaled[10]), 
            .B(n12242), .C(n12234), .D(n12236), .Z(n12244));
    defparam i1_4_lut_adj_591.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_592 (.A(Calc_Scaled[7]), 
            .B(Calc_Scaled[6]), .Z(n12242));
    defparam i1_2_lut_adj_592.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_593 (.A(Calc_Scaled[5]), 
            .B(Calc_Scaled[9]), .C(n12230), .D(n12226), .Z(n12234));
    defparam i1_4_lut_adj_593.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_594 (.A(Calc_Scaled[0]), 
            .B(Calc_Scaled[14]), .Z(n12236));
    defparam i1_2_lut_adj_594.INIT = "0xeeee";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_595 (.A(Calc_Scaled[2]), 
            .B(Calc_Scaled[8]), .Z(n12230));
    defparam i1_2_lut_adj_595.INIT = "0xeeee";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_596 (.A(Calc_Scaled[12]), 
            .B(Calc_Scaled[1]), .Z(n12226));
    defparam i1_2_lut_adj_596.INIT = "0xeeee";
    (* lut_function="(A (B))" *) LUT4 i5201_2_lut (.A(n7183), .B(SM_Ring_Mod[2]), 
            .Z(n7686));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam i5201_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i2 (.D(r_Sample1[2]), 
            .SP(n14586), .CK(Main_Clock), .SR(n7635), .Q(Sample1_Scaled[2]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i2.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i3 (.D(r_Sample1[3]), 
            .SP(n14586), .CK(Main_Clock), .SR(n7635), .Q(Sample1_Scaled[3]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i3.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i4 (.D(r_Sample1[4]), 
            .SP(n14586), .CK(Main_Clock), .SR(n7635), .Q(Sample1_Scaled[4]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i4.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i5 (.D(r_Sample1[5]), 
            .SP(n14586), .CK(Main_Clock), .SR(n7635), .Q(Sample1_Scaled[5]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i5.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i6 (.D(r_Sample1[6]), 
            .SP(n14586), .CK(Main_Clock), .SR(n7635), .Q(Sample1_Scaled[6]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i6.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i7 (.D(r_Sample1[7]), 
            .SP(n14586), .CK(Main_Clock), .SR(n7635), .Q(Sample1_Scaled[7]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i7.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i8 (.D(r_Sample1[8]), 
            .SP(n14586), .CK(Main_Clock), .SR(n7635), .Q(Sample1_Scaled[8]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i8.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i9 (.D(r_Sample1[9]), 
            .SP(n14586), .CK(Main_Clock), .SR(n7635), .Q(Sample1_Scaled[9]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i9.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i10 (.D(r_Sample1[10]), 
            .SP(n14586), .CK(Main_Clock), .SR(n7635), .Q(Sample1_Scaled[10]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i10.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i11 (.D(r_Sample1[11]), 
            .SP(n14586), .CK(Main_Clock), .SR(n7635), .Q(Sample1_Scaled[11]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i11.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i12 (.D(r_Sample1[12]), 
            .SP(n14586), .CK(Main_Clock), .SR(n7635), .Q(Sample1_Scaled[12]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i12.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i13 (.D(r_Sample1[13]), 
            .SP(n14586), .CK(Main_Clock), .SR(n7635), .Q(Sample1_Scaled[13]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i13.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i14 (.D(r_Sample1[14]), 
            .SP(n14586), .CK(Main_Clock), .SR(n7635), .Q(Sample1_Scaled[14]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i14.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i15 (.D(r_Sample1[15]), 
            .SP(n14586), .CK(Main_Clock), .SR(n7635), .Q(Sample1_Scaled[15]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i15.REGSET = "SET";
    defparam Sample1_Scaled_rep_1_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i0 (.D(r_Sample_R[0]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7738), .Q(r_Sample2[0]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i0.REGSET = "SET";
    defparam r_Sample2_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i0 (.D(r_Sample_L[0]), 
            .SP(n6254), .CK(Main_Clock), .SR(n7719), .Q(r_Sample1[0]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i0.REGSET = "SET";
    defparam r_Sample1_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i0 (.D(r_Sample2[0]), 
            .SP(n14586), .CK(Main_Clock), .SR(n7704), .Q(Sample2_Scaled[0]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i0.REGSET = "SET";
    defparam Sample2_Scaled_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i0 (.D(Calc[11]), 
            .SP(n7183), .CK(Main_Clock), .SR(n7686), .Q(Calc_Scaled[0]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i0.REGSET = "SET";
    defparam Calc_Scaled_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i0 (.D(Calc_Scaled[0]), 
            .SP(n14591), .CK(Main_Clock), .SR(n7671), .Q(Ring_Mod[0]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i0.REGSET = "SET";
    defparam o_Result_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i0 (.D(r_Sample1[0]), 
            .SP(n14586), .CK(Main_Clock), .SR(n7635), .Q(Sample1_Scaled[0]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i0.REGSET = "SET";
    defparam Sample1_Scaled_rep_1_i0.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module DAC_I2S
//

module DAC_I2S (input Main_Clock, input n8701, output o_DAC_LR_Clock_c, 
            input n14611, output o_DAC_Bit_Clock_c, input GND_net, input \Output_Even[16] , 
            input VCC_net, output \Clock_Counter[3] , input reset_n_c, 
            output o_DAC_Data_c, output n14585, input \Output_Even[17] , 
            input \Output_Even[18] , input \Output_Even[19] , input \Output_Even[20] , 
            input \Output_Even[21] , input \Output_Even[22] , input \Output_Even[23] , 
            input \Output_Even[24] , input \Output_Even[25] , input \Output_Even[26] , 
            input \Output_Even[27] , input \Output_Even[28] , input \Output_Even[29] , 
            input \Output_Even[30] , input \Output_Even[31] , input \Output_Odd[16] , 
            input \Output_Odd[17] , input \Output_Odd[18] , input \Output_Odd[19] , 
            input \Output_Odd[20] , input \Output_Odd[21] , input \Output_Odd[22] , 
            input \Output_Odd[23] , input \Output_Odd[24] , input \Output_Odd[25] , 
            input \Output_Odd[26] , input \Output_Odd[27] , input \Output_Odd[28] , 
            input \Output_Odd[29] , input \Output_Odd[30] , input \Output_Odd[31] );
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(21[7],21[17])"*/
    wire [4:0]n25;
    wire [4:0]Clock_Counter;   /* synthesis lineinfo="@4(13[12],13[25])"*/
    wire [5:0]Bit_Counter;   /* synthesis lineinfo="@4(14[12],14[23])"*/
    
    wire n12701, n12702, n13783, o_LR_Clock_N_1587, n13789, n12693, 
        n13780, n13792, o_Bit_Clock_N_1593, n13786, n12699, n10114, 
        n15228;
    wire [5:0]n37;
    
    wire n1152;
    wire [0:63]Send_Data;   /* synthesis lineinfo="@4(15[13],15[22])"*/
    
    wire n10112, n15225, n10110, n15222, n13795, n13798, n15072, 
        n9234, n13801, n13804, n13807, n13810, n13813, n13816, 
        n12716, n12717, n13777, o_Data_N_1599, n14605, n12711, n12710, 
        n12714, n12713, n14579, VCC_net_c, GND_net_c;
    
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ o_LR_Clock (.D(o_LR_Clock_N_1587), 
            .SP(n8701), .CK(Main_Clock), .SR(n14611), .Q(o_DAC_LR_Clock_c));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam o_LR_Clock.REGSET = "RESET";
    defparam o_LR_Clock.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Bit_Counter[1]_bdd_4_lut  (.A(Bit_Counter[1]), 
            .B(n12701), .C(n12702), .D(Bit_Counter[2]), .Z(n13783));
    defparam \Bit_Counter[1]_bdd_4_lut .INIT = "0xe4aa";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ o_Bit_Clock (.D(o_Bit_Clock_N_1593), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(n14611), .Q(o_DAC_Bit_Clock_c));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam o_Bit_Clock.REGSET = "RESET";
    defparam o_Bit_Clock.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13789_bdd_4_lut (.A(n13789), 
            .B(n12693), .C(n13780), .D(Bit_Counter[5]), .Z(n13792));
    defparam n13789_bdd_4_lut.INIT = "0xaad8";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i1 (.D(\Output_Even[16] ), 
            .SP(n1152), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[47]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i1.REGSET = "RESET";
    defparam Send_Data__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Bit_Counter[3]_bdd_4_lut  (.A(Bit_Counter[3]), 
            .B(n13786), .C(n12699), .D(Bit_Counter[5]), .Z(n13789));
    defparam \Bit_Counter[3]_bdd_4_lut .INIT = "0xe4aa";
    FA2 add_45_add_5_7 (.A0(GND_net), .B0(Bit_Counter[5]), .C0(GND_net), 
        .D0(n10114), .CI0(n10114), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n15228), .CI1(n15228), .CO0(n15228), .S0(n37[5]));   /* synthesis lineinfo="@4(42[20],42[35])"*/
    defparam add_45_add_5_7.INIT0 = "0xc33c";
    defparam add_45_add_5_7.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Bit_Counter__i0 (.D(n37[0]), 
            .SP(n8701), .CK(Main_Clock), .SR(n14611), .Q(Bit_Counter[0]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Bit_Counter__i0.REGSET = "RESET";
    defparam Bit_Counter__i0.SRMODE = "CE_OVER_LSR";
    FA2 add_45_add_5_5 (.A0(GND_net), .B0(Bit_Counter[3]), .C0(GND_net), 
        .D0(n10112), .CI0(n10112), .A1(GND_net), .B1(Bit_Counter[4]), 
        .C1(GND_net), .D1(n15225), .CI1(n15225), .CO0(n15225), .CO1(n10114), 
        .S0(n37[3]), .S1(n37[4]));   /* synthesis lineinfo="@4(42[20],42[35])"*/
    defparam add_45_add_5_5.INIT0 = "0xc33c";
    defparam add_45_add_5_5.INIT1 = "0xc33c";
    FA2 add_45_add_5_3 (.A0(GND_net), .B0(Bit_Counter[1]), .C0(GND_net), 
        .D0(n10110), .CI0(n10110), .A1(GND_net), .B1(Bit_Counter[2]), 
        .C1(GND_net), .D1(n15222), .CI1(n15222), .CO0(n15222), .CO1(n10112), 
        .S0(n37[1]), .S1(n37[2]));   /* synthesis lineinfo="@4(42[20],42[35])"*/
    defparam add_45_add_5_3.INIT0 = "0xc33c";
    defparam add_45_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13795_bdd_4_lut (.A(n13795), 
            .B(Send_Data[45]), .C(Send_Data[44]), .D(Bit_Counter[1]), 
            .Z(n13798));
    defparam n13795_bdd_4_lut.INIT = "0xaad8";
    FD1P3XZ Clock_Counter_1021__i1 (.D(n25[1]), .SP(VCC_net_c), .CK(Main_Clock), 
            .SR(n8701), .Q(Clock_Counter[1]));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam Clock_Counter_1021__i1.REGSET = "RESET";
    defparam Clock_Counter_1021__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Bit_Counter[0]_bdd_4_lut_150  (.A(Bit_Counter[0]), 
            .B(Send_Data[46]), .C(Send_Data[47]), .D(Bit_Counter[1]), 
            .Z(n13795));
    defparam \Bit_Counter[0]_bdd_4_lut_150 .INIT = "0xe4aa";
    FA2 add_45_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Bit_Counter[0]), .C1(VCC_net), .D1(n15072), .CI1(n15072), 
        .CO0(n15072), .CO1(n10110), .S1(n37[0]));   /* synthesis lineinfo="@4(42[20],42[35])"*/
    defparam add_45_add_5_1.INIT0 = "0xc33c";
    defparam add_45_add_5_1.INIT1 = "0xc33c";
    FD1P3XZ Clock_Counter_1021__i2 (.D(n25[2]), .SP(VCC_net_c), .CK(Main_Clock), 
            .SR(n8701), .Q(Clock_Counter[2]));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam Clock_Counter_1021__i2.REGSET = "RESET";
    defparam Clock_Counter_1021__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Clock_Counter_1021__i3 (.D(n25[3]), .SP(VCC_net_c), .CK(Main_Clock), 
            .SR(n8701), .Q(\Clock_Counter[3] ));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam Clock_Counter_1021__i3.REGSET = "RESET";
    defparam Clock_Counter_1021__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)+!B !(C))+!A (B))" *) LUT4 i6046_3_lut (.A(n9234), 
            .B(o_DAC_LR_Clock_c), .C(Bit_Counter[0]), .Z(o_LR_Clock_N_1587));   /* synthesis lineinfo="@4(14[12],14[23])"*/
    defparam i6046_3_lut.INIT = "0xc6c6";
    FD1P3XZ Clock_Counter_1021__i4 (.D(n25[4]), .SP(VCC_net_c), .CK(Main_Clock), 
            .SR(n8701), .Q(Clock_Counter[4]));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam Clock_Counter_1021__i4.REGSET = "RESET";
    defparam Clock_Counter_1021__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ o_Data (.D(o_Data_N_1599), 
            .SP(reset_n_c), .CK(Main_Clock), .SR(GND_net_c), .Q(o_DAC_Data_c));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam o_Data.REGSET = "RESET";
    defparam o_Data.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13801_bdd_4_lut (.A(n13801), 
            .B(Send_Data[13]), .C(Send_Data[12]), .D(Bit_Counter[1]), 
            .Z(n13804));
    defparam n13801_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Bit_Counter[0]_bdd_4_lut_151  (.A(Bit_Counter[0]), 
            .B(Send_Data[14]), .C(Send_Data[15]), .D(Bit_Counter[1]), 
            .Z(n13801));
    defparam \Bit_Counter[0]_bdd_4_lut_151 .INIT = "0xe4aa";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_4_lut (.A(Bit_Counter[1]), 
            .B(Bit_Counter[4]), .C(Bit_Counter[2]), .D(Bit_Counter[3]), 
            .Z(n9234));
    defparam i3_4_lut.INIT = "0x8000";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13807_bdd_4_lut (.A(n13807), 
            .B(Send_Data[41]), .C(Send_Data[40]), .D(Bit_Counter[1]), 
            .Z(n13810));
    defparam n13807_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Bit_Counter[0]_bdd_4_lut_152  (.A(Bit_Counter[0]), 
            .B(Send_Data[42]), .C(Send_Data[43]), .D(Bit_Counter[1]), 
            .Z(n13807));
    defparam \Bit_Counter[0]_bdd_4_lut_152 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13813_bdd_4_lut (.A(n13813), 
            .B(Send_Data[9]), .C(Send_Data[8]), .D(Bit_Counter[1]), .Z(n13816));
    defparam n13813_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Bit_Counter[0]_bdd_4_lut  (.A(Bit_Counter[0]), 
            .B(Send_Data[10]), .C(Send_Data[11]), .D(Bit_Counter[1]), 
            .Z(n13813));
    defparam \Bit_Counter[0]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Bit_Counter[1]_bdd_4_lut_149  (.A(Bit_Counter[1]), 
            .B(n12716), .C(n12717), .D(Bit_Counter[2]), .Z(n13777));
    defparam \Bit_Counter[1]_bdd_4_lut_149 .INIT = "0xe4aa";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i2 (.D(\Output_Even[17] ), 
            .SP(n1152), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[46]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i2.REGSET = "RESET";
    defparam Send_Data__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut_rep_148 (.A(Clock_Counter[0]), 
            .B(Clock_Counter[1]), .Z(n14605));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam i2_2_lut_rep_148.INIT = "0x8888";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i3_3_lut_rep_128_4_lut (.A(Clock_Counter[0]), 
            .B(Clock_Counter[1]), .C(Clock_Counter[2]), .D(Clock_Counter[4]), 
            .Z(n14585));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam i3_3_lut_rep_128_4_lut.INIT = "0x0080";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i7408_2_lut_3_lut (.A(Clock_Counter[0]), 
            .B(Clock_Counter[1]), .C(Clock_Counter[2]), .Z(n25[2]));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam i7408_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i7415_2_lut_3_lut_4_lut (.A(Clock_Counter[0]), 
            .B(Clock_Counter[1]), .C(\Clock_Counter[3] ), .D(Clock_Counter[2]), 
            .Z(n25[3]));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam i7415_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13783_bdd_4_lut (.A(n13783), 
            .B(n12711), .C(n12710), .D(Bit_Counter[2]), .Z(n13786));
    defparam n13783_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13777_bdd_4_lut (.A(n13777), 
            .B(n12714), .C(n12713), .D(Bit_Counter[2]), .Z(n13780));
    defparam n13777_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9553_3_lut (.A(Send_Data[2]), 
            .B(Send_Data[3]), .C(Bit_Counter[0]), .Z(n12714));
    defparam i9553_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9552_3_lut (.A(Send_Data[0]), 
            .B(Send_Data[1]), .C(Bit_Counter[0]), .Z(n12713));
    defparam i9552_3_lut.INIT = "0xcaca";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i3 (.D(\Output_Even[18] ), 
            .SP(n1152), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[45]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i3.REGSET = "RESET";
    defparam Send_Data__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i4 (.D(\Output_Even[19] ), 
            .SP(n1152), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[44]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i4.REGSET = "RESET";
    defparam Send_Data__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i5 (.D(\Output_Even[20] ), 
            .SP(n1152), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[43]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i5.REGSET = "RESET";
    defparam Send_Data__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i6 (.D(\Output_Even[21] ), 
            .SP(n1152), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[42]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i6.REGSET = "RESET";
    defparam Send_Data__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i7 (.D(\Output_Even[22] ), 
            .SP(n1152), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[41]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i7.REGSET = "RESET";
    defparam Send_Data__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i8 (.D(\Output_Even[23] ), 
            .SP(n1152), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[40]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i8.REGSET = "RESET";
    defparam Send_Data__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i9 (.D(\Output_Even[24] ), 
            .SP(n1152), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[39]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i9.REGSET = "RESET";
    defparam Send_Data__i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i10 (.D(\Output_Even[25] ), 
            .SP(n1152), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[38]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i10.REGSET = "RESET";
    defparam Send_Data__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i11 (.D(\Output_Even[26] ), 
            .SP(n1152), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[37]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i11.REGSET = "RESET";
    defparam Send_Data__i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i12 (.D(\Output_Even[27] ), 
            .SP(n1152), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[36]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i12.REGSET = "RESET";
    defparam Send_Data__i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i13 (.D(\Output_Even[28] ), 
            .SP(n1152), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[35]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i13.REGSET = "RESET";
    defparam Send_Data__i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i14 (.D(\Output_Even[29] ), 
            .SP(n1152), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[34]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i14.REGSET = "RESET";
    defparam Send_Data__i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i15 (.D(\Output_Even[30] ), 
            .SP(n1152), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[33]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i15.REGSET = "RESET";
    defparam Send_Data__i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i16 (.D(\Output_Even[31] ), 
            .SP(n1152), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[32]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i16.REGSET = "RESET";
    defparam Send_Data__i16.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i17 (.D(\Output_Odd[16] ), 
            .SP(n1152), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[15]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i17.REGSET = "RESET";
    defparam Send_Data__i17.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i18 (.D(\Output_Odd[17] ), 
            .SP(n1152), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[14]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i18.REGSET = "RESET";
    defparam Send_Data__i18.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i19 (.D(\Output_Odd[18] ), 
            .SP(n1152), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[13]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i19.REGSET = "RESET";
    defparam Send_Data__i19.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i20 (.D(\Output_Odd[19] ), 
            .SP(n1152), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[12]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i20.REGSET = "RESET";
    defparam Send_Data__i20.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i21 (.D(\Output_Odd[20] ), 
            .SP(n1152), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[11]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i21.REGSET = "RESET";
    defparam Send_Data__i21.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i22 (.D(\Output_Odd[21] ), 
            .SP(n1152), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[10]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i22.REGSET = "RESET";
    defparam Send_Data__i22.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i23 (.D(\Output_Odd[22] ), 
            .SP(n1152), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[9]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i23.REGSET = "RESET";
    defparam Send_Data__i23.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i24 (.D(\Output_Odd[23] ), 
            .SP(n1152), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[8]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i24.REGSET = "RESET";
    defparam Send_Data__i24.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i25 (.D(\Output_Odd[24] ), 
            .SP(n1152), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[7]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i25.REGSET = "RESET";
    defparam Send_Data__i25.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i26 (.D(\Output_Odd[25] ), 
            .SP(n1152), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[6]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i26.REGSET = "RESET";
    defparam Send_Data__i26.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i27 (.D(\Output_Odd[26] ), 
            .SP(n1152), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[5]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i27.REGSET = "RESET";
    defparam Send_Data__i27.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i28 (.D(\Output_Odd[27] ), 
            .SP(n1152), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[4]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i28.REGSET = "RESET";
    defparam Send_Data__i28.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i29 (.D(\Output_Odd[28] ), 
            .SP(n1152), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[3]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i29.REGSET = "RESET";
    defparam Send_Data__i29.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i30 (.D(\Output_Odd[29] ), 
            .SP(n1152), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[2]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i30.REGSET = "RESET";
    defparam Send_Data__i30.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i31 (.D(\Output_Odd[30] ), 
            .SP(n1152), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[1]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i31.REGSET = "RESET";
    defparam Send_Data__i31.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i32 (.D(\Output_Odd[31] ), 
            .SP(n1152), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[0]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i32.REGSET = "RESET";
    defparam Send_Data__i32.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Bit_Counter__i1 (.D(n37[1]), 
            .SP(n8701), .CK(Main_Clock), .SR(n14611), .Q(Bit_Counter[1]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Bit_Counter__i1.REGSET = "RESET";
    defparam Bit_Counter__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Bit_Counter__i2 (.D(n37[2]), 
            .SP(n8701), .CK(Main_Clock), .SR(n14611), .Q(Bit_Counter[2]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Bit_Counter__i2.REGSET = "RESET";
    defparam Bit_Counter__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Bit_Counter__i3 (.D(n37[3]), 
            .SP(n8701), .CK(Main_Clock), .SR(n14611), .Q(Bit_Counter[3]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Bit_Counter__i3.REGSET = "RESET";
    defparam Bit_Counter__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Bit_Counter__i4 (.D(n37[4]), 
            .SP(n8701), .CK(Main_Clock), .SR(n14611), .Q(Bit_Counter[4]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Bit_Counter__i4.REGSET = "RESET";
    defparam Bit_Counter__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Bit_Counter__i5 (.D(n37[5]), 
            .SP(n8701), .CK(Main_Clock), .SR(n14611), .Q(Bit_Counter[5]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Bit_Counter__i5.REGSET = "RESET";
    defparam Bit_Counter__i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i1_2_lut_rep_122_4_lut (.A(Clock_Counter[4]), 
            .B(n14605), .C(Clock_Counter[2]), .D(\Clock_Counter[3] ), 
            .Z(n14579));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam i1_2_lut_rep_122_4_lut.INIT = "0x4000";
    (* lut_function="(!((B)+!A))" *) LUT4 i6388_2_lut (.A(n13792), .B(Bit_Counter[4]), 
            .Z(o_Data_N_1599));   /* synthesis lineinfo="@4(54[24],54[35])"*/
    defparam i6388_2_lut.INIT = "0x2222";
    (* lut_function="(A (D)+!A !(B (C (D)+!C !(D))+!B !(D)))" *) LUT4 i5_2_lut_4_lut (.A(Clock_Counter[4]), 
            .B(n14605), .C(Clock_Counter[2]), .D(o_DAC_Bit_Clock_c), .Z(o_Bit_Clock_N_1593));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam i5_2_lut_4_lut.INIT = "0xbf40";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_4_lut_adj_565 (.A(n14579), 
            .B(n9234), .C(reset_n_c), .D(Bit_Counter[0]), .Z(n1152));
    defparam i3_4_lut_adj_565.INIT = "0x8000";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i7422_3_lut_4_lut (.A(Clock_Counter[2]), 
            .B(n14605), .C(\Clock_Counter[3] ), .D(Clock_Counter[4]), 
            .Z(n25[4]));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam i7422_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9538_3_lut (.A(n13810), 
            .B(n13798), .C(Bit_Counter[2]), .Z(n12699));
    defparam i9538_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9532_3_lut (.A(n13816), 
            .B(n13804), .C(Bit_Counter[2]), .Z(n12693));
    defparam i9532_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9550_3_lut (.A(Send_Data[34]), 
            .B(Send_Data[35]), .C(Bit_Counter[0]), .Z(n12711));
    defparam i9550_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9549_3_lut (.A(Send_Data[32]), 
            .B(Send_Data[33]), .C(Bit_Counter[0]), .Z(n12710));
    defparam i9549_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9555_3_lut (.A(Send_Data[4]), 
            .B(Send_Data[5]), .C(Bit_Counter[0]), .Z(n12716));
    defparam i9555_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 i7399_1_lut (.A(Clock_Counter[0]), .Z(n25[0]));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam i7399_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9556_3_lut (.A(Send_Data[6]), 
            .B(Send_Data[7]), .C(Bit_Counter[0]), .Z(n12717));
    defparam i9556_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9540_3_lut (.A(Send_Data[36]), 
            .B(Send_Data[37]), .C(Bit_Counter[0]), .Z(n12701));
    defparam i9540_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9541_3_lut (.A(Send_Data[38]), 
            .B(Send_Data[39]), .C(Bit_Counter[0]), .Z(n12702));
    defparam i9541_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i7401_2_lut (.A(Clock_Counter[1]), 
            .B(Clock_Counter[0]), .Z(n25[1]));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam i7401_2_lut.INIT = "0x6666";
    FD1P3XZ Clock_Counter_1021__i0 (.D(n25[0]), .SP(VCC_net_c), .CK(Main_Clock), 
            .SR(n8701), .Q(Clock_Counter[0]));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam Clock_Counter_1021__i0.REGSET = "RESET";
    defparam Clock_Counter_1021__i0.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module Adder
//

module Adder (input [10:0]\Adder_Mult[1] , input Last_Harmonic, input n14580, 
            input Main_Clock, input n14587, input VCC_net, input n11482, 
            output SM_Adder, input n7081, input [15:0]Sample_Value, input GND_net, 
            output \Adder_Total[1][21] , output \Adder_Total[1][20] , output \Adder_Total[1][19] , 
            output \Adder_Total[1][18] , output \Adder_Total[1][17] , output \Adder_Total[1][16] , 
            output \Adder_Total[1][15] , output \Adder_Total[1][14] , output \Adder_Total[1][13] , 
            output \Adder_Total[1][12] , output \Adder_Total[1][11] , output \Adder_Total[1][10] , 
            output \Adder_Total[1][9] , output \Adder_Total[1][8] , output \Adder_Total[1][7] , 
            output \Adder_Total[1][6] , output \Adder_Total[1][5] , output \Adder_Total[1][4] , 
            output \Adder_Total[1][3] , output \Adder_Total[1][2] );
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(21[7],21[17])"*/
    wire [9:0]n2829;
    wire [31:0]n167;
    wire [31:0]\Adder_Total[1] ;   /* synthesis lineinfo="@14(82[21],82[32])"*/
    wire [27:0]n1961;
    wire [31:0]n4009;
    
    wire n10076, n15108, n10074, n15105, n10072, n15102, n10070, 
        n15099, n10068, n15096, n10066, n15093, n10064, n15090, 
        n10062, n15087, n10060, n15084, n10058, n15081, n10056, 
        n15078, n15030, GND_net_c;
    
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_700_i5_3_lut (.A(\Adder_Mult[1] [4]), 
            .B(\Adder_Mult[1] [5]), .C(Last_Harmonic), .Z(n2829[4]));   /* synthesis lineinfo="@3(28[3],57[6])"*/
    defparam mux_700_i5_3_lut.INIT = "0xcaca";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ SM_Adder_c (.D(VCC_net), 
            .SP(n11482), .CK(Main_Clock), .SR(n14580), .Q(SM_Adder));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam SM_Adder_c.REGSET = "RESET";
    defparam SM_Adder_c.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i1 (.D(n1961[11]), .SP(n7081), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n4009[0]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam Working_Total_res1_res4__i1.REGSET = "RESET";
    defparam Working_Total_res1_res4__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i22 (.D(n167[22]), 
            .SP(n14580), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[1] [22]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i22.REGSET = "RESET";
    defparam o_Accumulator__i22.SRMODE = "CE_OVER_LSR";
    MAC16 mult_534 (.CLK(GND_net), .CE(GND_net), .C15(GND_net), .C14(GND_net), 
          .C13(GND_net), .C12(GND_net), .C11(GND_net), .C10(GND_net), 
          .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
          .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
          .A15(Sample_Value[15]), .A14(Sample_Value[14]), .A13(Sample_Value[13]), 
          .A12(Sample_Value[12]), .A11(Sample_Value[11]), .A10(Sample_Value[10]), 
          .A9(Sample_Value[9]), .A8(Sample_Value[8]), .A7(Sample_Value[7]), 
          .A6(Sample_Value[6]), .A5(Sample_Value[5]), .A4(Sample_Value[4]), 
          .A3(Sample_Value[3]), .A2(Sample_Value[2]), .A1(Sample_Value[1]), 
          .A0(Sample_Value[0]), .B15(GND_net), .B14(GND_net), .B13(GND_net), 
          .B12(GND_net), .B11(GND_net), .B10(\Adder_Mult[1] [10]), .B9(n2829[9]), 
          .B8(n2829[8]), .B7(n2829[7]), .B6(n2829[6]), .B5(n2829[5]), 
          .B4(n2829[4]), .B3(n2829[3]), .B2(n2829[2]), .B1(n2829[1]), 
          .B0(n2829[0]), .D15(GND_net), .D14(GND_net), .D13(GND_net), 
          .D12(GND_net), .D11(GND_net), .D10(GND_net), .D9(GND_net), 
          .D8(GND_net), .D7(GND_net), .D6(GND_net), .D5(GND_net), .D4(GND_net), 
          .D3(GND_net), .D2(GND_net), .D1(GND_net), .D0(GND_net), .AHOLD(GND_net), 
          .BHOLD(GND_net), .CHOLD(GND_net), .DHOLD(GND_net), .IRSTTOP(GND_net), 
          .IRSTBOT(GND_net), .ORSTTOP(GND_net), .ORSTBOT(GND_net), .OLOADTOP(GND_net), 
          .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), 
          .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), 
          .SIGNEXTIN(GND_net), .O27(n1961[27]), .O26(n1961[26]), .O25(n1961[25]), 
          .O24(n1961[24]), .O23(n1961[23]), .O22(n1961[22]), .O21(n1961[21]), 
          .O20(n1961[20]), .O19(n1961[19]), .O18(n1961[18]), .O17(n1961[17]), 
          .O16(n1961[16]), .O15(n1961[15]), .O14(n1961[14]), .O13(n1961[13]), 
          .O12(n1961[12]), .O11(n1961[11]));   /* synthesis lineinfo="@3(28[3],57[6])"*/
    defparam mult_534.NEG_TRIGGER = "0b0";
    defparam mult_534.A_REG = "0b0";
    defparam mult_534.B_REG = "0b0";
    defparam mult_534.C_REG = "0b0";
    defparam mult_534.D_REG = "0b0";
    defparam mult_534.TOP_8x8_MULT_REG = "0b0";
    defparam mult_534.BOT_8x8_MULT_REG = "0b0";
    defparam mult_534.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_534.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_534.TOPOUTPUT_SELECT = "0b11";
    defparam mult_534.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_534.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_534.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_534.BOTOUTPUT_SELECT = "0b11";
    defparam mult_534.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_534.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_534.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_534.MODE_8x8 = "0b0";
    defparam mult_534.A_SIGNED = "0b1";
    defparam mult_534.B_SIGNED = "0b1";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i21 (.D(n167[21]), 
            .SP(n14580), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[1][21] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i21.REGSET = "RESET";
    defparam o_Accumulator__i21.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i20 (.D(n167[20]), 
            .SP(n14580), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[1][20] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i20.REGSET = "RESET";
    defparam o_Accumulator__i20.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i19 (.D(n167[19]), 
            .SP(n14580), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[1][19] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i19.REGSET = "RESET";
    defparam o_Accumulator__i19.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i18 (.D(n167[18]), 
            .SP(n14580), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[1][18] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i18.REGSET = "RESET";
    defparam o_Accumulator__i18.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i17 (.D(n167[17]), 
            .SP(n14580), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[1][17] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i17.REGSET = "RESET";
    defparam o_Accumulator__i17.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i16 (.D(n167[16]), 
            .SP(n14580), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[1][16] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i16.REGSET = "RESET";
    defparam o_Accumulator__i16.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i15 (.D(n167[15]), 
            .SP(n14580), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[1][15] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i15.REGSET = "RESET";
    defparam o_Accumulator__i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i14 (.D(n167[14]), 
            .SP(n14580), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[1][14] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i14.REGSET = "RESET";
    defparam o_Accumulator__i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i13 (.D(n167[13]), 
            .SP(n14580), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[1][13] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i13.REGSET = "RESET";
    defparam o_Accumulator__i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i12 (.D(n167[12]), 
            .SP(n14580), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[1][12] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i12.REGSET = "RESET";
    defparam o_Accumulator__i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i11 (.D(n167[11]), 
            .SP(n14580), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[1][11] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i11.REGSET = "RESET";
    defparam o_Accumulator__i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i10 (.D(n167[10]), 
            .SP(n14580), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[1][10] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i10.REGSET = "RESET";
    defparam o_Accumulator__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i9 (.D(n167[9]), 
            .SP(n14580), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[1][9] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i9.REGSET = "RESET";
    defparam o_Accumulator__i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i8 (.D(n167[8]), 
            .SP(n14580), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[1][8] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i8.REGSET = "RESET";
    defparam o_Accumulator__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i7 (.D(n167[7]), 
            .SP(n14580), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[1][7] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i7.REGSET = "RESET";
    defparam o_Accumulator__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i6 (.D(n167[6]), 
            .SP(n14580), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[1][6] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i6.REGSET = "RESET";
    defparam o_Accumulator__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i5 (.D(n167[5]), 
            .SP(n14580), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[1][5] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i5.REGSET = "RESET";
    defparam o_Accumulator__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i4 (.D(n167[4]), 
            .SP(n14580), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[1][4] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i4.REGSET = "RESET";
    defparam o_Accumulator__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i3 (.D(n167[3]), 
            .SP(n14580), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[1][3] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i3.REGSET = "RESET";
    defparam o_Accumulator__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i2 (.D(n167[2]), 
            .SP(n14580), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[1][2] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i2.REGSET = "RESET";
    defparam o_Accumulator__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i1 (.D(n167[1]), 
            .SP(n14580), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[1] [1]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i1.REGSET = "RESET";
    defparam o_Accumulator__i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i2 (.D(n1961[12]), .SP(n7081), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n4009[1]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam Working_Total_res1_res4__i2.REGSET = "RESET";
    defparam Working_Total_res1_res4__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_700_i6_3_lut (.A(\Adder_Mult[1] [5]), 
            .B(\Adder_Mult[1] [6]), .C(Last_Harmonic), .Z(n2829[5]));   /* synthesis lineinfo="@3(28[3],57[6])"*/
    defparam mux_700_i6_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_700_i7_3_lut (.A(\Adder_Mult[1] [6]), 
            .B(\Adder_Mult[1] [7]), .C(Last_Harmonic), .Z(n2829[6]));   /* synthesis lineinfo="@3(28[3],57[6])"*/
    defparam mux_700_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_700_i8_3_lut (.A(\Adder_Mult[1] [7]), 
            .B(\Adder_Mult[1] [8]), .C(Last_Harmonic), .Z(n2829[7]));   /* synthesis lineinfo="@3(28[3],57[6])"*/
    defparam mux_700_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_700_i9_3_lut (.A(\Adder_Mult[1] [8]), 
            .B(\Adder_Mult[1] [9]), .C(Last_Harmonic), .Z(n2829[8]));   /* synthesis lineinfo="@3(28[3],57[6])"*/
    defparam mux_700_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_700_i10_3_lut (.A(\Adder_Mult[1] [9]), 
            .B(\Adder_Mult[1] [10]), .C(Last_Harmonic), .Z(n2829[9]));   /* synthesis lineinfo="@3(28[3],57[6])"*/
    defparam mux_700_i10_3_lut.INIT = "0xcaca";
    FA2 add_10_add_5_23 (.A0(GND_net), .B0(\Adder_Total[1][21] ), .C0(n4009[31]), 
        .D0(n10076), .CI0(n10076), .A1(GND_net), .B1(\Adder_Total[1] [22]), 
        .C1(n4009[31]), .D1(n15108), .CI1(n15108), .CO0(n15108), .S0(n167[21]), 
        .S1(n167[22]));   /* synthesis lineinfo="@3(51[24],51[72])"*/
    defparam add_10_add_5_23.INIT0 = "0xc33c";
    defparam add_10_add_5_23.INIT1 = "0xc33c";
    FA2 add_10_add_5_21 (.A0(GND_net), .B0(\Adder_Total[1][19] ), .C0(n4009[31]), 
        .D0(n10074), .CI0(n10074), .A1(GND_net), .B1(\Adder_Total[1][20] ), 
        .C1(n4009[31]), .D1(n15105), .CI1(n15105), .CO0(n15105), .CO1(n10076), 
        .S0(n167[19]), .S1(n167[20]));   /* synthesis lineinfo="@3(51[24],51[72])"*/
    defparam add_10_add_5_21.INIT0 = "0xc33c";
    defparam add_10_add_5_21.INIT1 = "0xc33c";
    FA2 add_10_add_5_19 (.A0(GND_net), .B0(\Adder_Total[1][17] ), .C0(n4009[31]), 
        .D0(n10072), .CI0(n10072), .A1(GND_net), .B1(\Adder_Total[1][18] ), 
        .C1(n4009[31]), .D1(n15102), .CI1(n15102), .CO0(n15102), .CO1(n10074), 
        .S0(n167[17]), .S1(n167[18]));   /* synthesis lineinfo="@3(51[24],51[72])"*/
    defparam add_10_add_5_19.INIT0 = "0xc33c";
    defparam add_10_add_5_19.INIT1 = "0xc33c";
    FA2 add_10_add_5_17 (.A0(GND_net), .B0(\Adder_Total[1][15] ), .C0(n4009[15]), 
        .D0(n10070), .CI0(n10070), .A1(GND_net), .B1(\Adder_Total[1][16] ), 
        .C1(n4009[31]), .D1(n15099), .CI1(n15099), .CO0(n15099), .CO1(n10072), 
        .S0(n167[15]), .S1(n167[16]));   /* synthesis lineinfo="@3(51[24],51[72])"*/
    defparam add_10_add_5_17.INIT0 = "0xc33c";
    defparam add_10_add_5_17.INIT1 = "0xc33c";
    FA2 add_10_add_5_15 (.A0(GND_net), .B0(\Adder_Total[1][13] ), .C0(n4009[13]), 
        .D0(n10068), .CI0(n10068), .A1(GND_net), .B1(\Adder_Total[1][14] ), 
        .C1(n4009[14]), .D1(n15096), .CI1(n15096), .CO0(n15096), .CO1(n10070), 
        .S0(n167[13]), .S1(n167[14]));   /* synthesis lineinfo="@3(51[24],51[72])"*/
    defparam add_10_add_5_15.INIT0 = "0xc33c";
    defparam add_10_add_5_15.INIT1 = "0xc33c";
    FA2 add_10_add_5_13 (.A0(GND_net), .B0(\Adder_Total[1][11] ), .C0(n4009[11]), 
        .D0(n10066), .CI0(n10066), .A1(GND_net), .B1(\Adder_Total[1][12] ), 
        .C1(n4009[12]), .D1(n15093), .CI1(n15093), .CO0(n15093), .CO1(n10068), 
        .S0(n167[11]), .S1(n167[12]));   /* synthesis lineinfo="@3(51[24],51[72])"*/
    defparam add_10_add_5_13.INIT0 = "0xc33c";
    defparam add_10_add_5_13.INIT1 = "0xc33c";
    FA2 add_10_add_5_11 (.A0(GND_net), .B0(\Adder_Total[1][9] ), .C0(n4009[9]), 
        .D0(n10064), .CI0(n10064), .A1(GND_net), .B1(\Adder_Total[1][10] ), 
        .C1(n4009[10]), .D1(n15090), .CI1(n15090), .CO0(n15090), .CO1(n10066), 
        .S0(n167[9]), .S1(n167[10]));   /* synthesis lineinfo="@3(51[24],51[72])"*/
    defparam add_10_add_5_11.INIT0 = "0xc33c";
    defparam add_10_add_5_11.INIT1 = "0xc33c";
    FD1P3XZ Working_Total_res1_res4__i3 (.D(n1961[13]), .SP(n7081), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n4009[2]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam Working_Total_res1_res4__i3.REGSET = "RESET";
    defparam Working_Total_res1_res4__i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i4 (.D(n1961[14]), .SP(n7081), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n4009[3]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam Working_Total_res1_res4__i4.REGSET = "RESET";
    defparam Working_Total_res1_res4__i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i5 (.D(n1961[15]), .SP(n7081), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n4009[4]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam Working_Total_res1_res4__i5.REGSET = "RESET";
    defparam Working_Total_res1_res4__i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i6 (.D(n1961[16]), .SP(n7081), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n4009[5]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam Working_Total_res1_res4__i6.REGSET = "RESET";
    defparam Working_Total_res1_res4__i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i7 (.D(n1961[17]), .SP(n7081), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n4009[6]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam Working_Total_res1_res4__i7.REGSET = "RESET";
    defparam Working_Total_res1_res4__i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i8 (.D(n1961[18]), .SP(n7081), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n4009[7]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam Working_Total_res1_res4__i8.REGSET = "RESET";
    defparam Working_Total_res1_res4__i8.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i9 (.D(n1961[19]), .SP(n7081), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n4009[8]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam Working_Total_res1_res4__i9.REGSET = "RESET";
    defparam Working_Total_res1_res4__i9.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i10 (.D(n1961[20]), .SP(n7081), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n4009[9]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam Working_Total_res1_res4__i10.REGSET = "RESET";
    defparam Working_Total_res1_res4__i10.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i11 (.D(n1961[21]), .SP(n7081), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n4009[10]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam Working_Total_res1_res4__i11.REGSET = "RESET";
    defparam Working_Total_res1_res4__i11.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i12 (.D(n1961[22]), .SP(n7081), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n4009[11]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam Working_Total_res1_res4__i12.REGSET = "RESET";
    defparam Working_Total_res1_res4__i12.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i13 (.D(n1961[23]), .SP(n7081), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n4009[12]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam Working_Total_res1_res4__i13.REGSET = "RESET";
    defparam Working_Total_res1_res4__i13.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i14 (.D(n1961[24]), .SP(n7081), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n4009[13]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam Working_Total_res1_res4__i14.REGSET = "RESET";
    defparam Working_Total_res1_res4__i14.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i15 (.D(n1961[25]), .SP(n7081), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n4009[14]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam Working_Total_res1_res4__i15.REGSET = "RESET";
    defparam Working_Total_res1_res4__i15.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i16 (.D(n1961[26]), .SP(n7081), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n4009[15]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam Working_Total_res1_res4__i16.REGSET = "RESET";
    defparam Working_Total_res1_res4__i16.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i17 (.D(n1961[27]), .SP(n7081), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n4009[31]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam Working_Total_res1_res4__i17.REGSET = "RESET";
    defparam Working_Total_res1_res4__i17.SRMODE = "CE_OVER_LSR";
    FA2 add_10_add_5_9 (.A0(GND_net), .B0(\Adder_Total[1][7] ), .C0(n4009[7]), 
        .D0(n10062), .CI0(n10062), .A1(GND_net), .B1(\Adder_Total[1][8] ), 
        .C1(n4009[8]), .D1(n15087), .CI1(n15087), .CO0(n15087), .CO1(n10064), 
        .S0(n167[7]), .S1(n167[8]));   /* synthesis lineinfo="@3(51[24],51[72])"*/
    defparam add_10_add_5_9.INIT0 = "0xc33c";
    defparam add_10_add_5_9.INIT1 = "0xc33c";
    FA2 add_10_add_5_7 (.A0(GND_net), .B0(\Adder_Total[1][5] ), .C0(n4009[5]), 
        .D0(n10060), .CI0(n10060), .A1(GND_net), .B1(\Adder_Total[1][6] ), 
        .C1(n4009[6]), .D1(n15084), .CI1(n15084), .CO0(n15084), .CO1(n10062), 
        .S0(n167[5]), .S1(n167[6]));   /* synthesis lineinfo="@3(51[24],51[72])"*/
    defparam add_10_add_5_7.INIT0 = "0xc33c";
    defparam add_10_add_5_7.INIT1 = "0xc33c";
    FA2 add_10_add_5_5 (.A0(GND_net), .B0(\Adder_Total[1][3] ), .C0(n4009[3]), 
        .D0(n10058), .CI0(n10058), .A1(GND_net), .B1(\Adder_Total[1][4] ), 
        .C1(n4009[4]), .D1(n15081), .CI1(n15081), .CO0(n15081), .CO1(n10060), 
        .S0(n167[3]), .S1(n167[4]));   /* synthesis lineinfo="@3(51[24],51[72])"*/
    defparam add_10_add_5_5.INIT0 = "0xc33c";
    defparam add_10_add_5_5.INIT1 = "0xc33c";
    FA2 add_10_add_5_3 (.A0(GND_net), .B0(\Adder_Total[1] [1]), .C0(n4009[1]), 
        .D0(n10056), .CI0(n10056), .A1(GND_net), .B1(\Adder_Total[1][2] ), 
        .C1(n4009[2]), .D1(n15078), .CI1(n15078), .CO0(n15078), .CO1(n10058), 
        .S0(n167[1]), .S1(n167[2]));   /* synthesis lineinfo="@3(51[24],51[72])"*/
    defparam add_10_add_5_3.INIT0 = "0xc33c";
    defparam add_10_add_5_3.INIT1 = "0xc33c";
    FA2 add_10_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\Adder_Total[1] [0]), .C1(n4009[0]), .D1(n15030), .CI1(n15030), 
        .CO0(n15030), .CO1(n10056), .S1(n167[0]));   /* synthesis lineinfo="@3(51[24],51[72])"*/
    defparam add_10_add_5_1.INIT0 = "0xc33c";
    defparam add_10_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_700_i1_3_lut (.A(\Adder_Mult[1] [0]), 
            .B(\Adder_Mult[1] [1]), .C(Last_Harmonic), .Z(n2829[0]));   /* synthesis lineinfo="@3(28[3],57[6])"*/
    defparam mux_700_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_700_i2_3_lut (.A(\Adder_Mult[1] [1]), 
            .B(\Adder_Mult[1] [2]), .C(Last_Harmonic), .Z(n2829[1]));   /* synthesis lineinfo="@3(28[3],57[6])"*/
    defparam mux_700_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_700_i3_3_lut (.A(\Adder_Mult[1] [2]), 
            .B(\Adder_Mult[1] [3]), .C(Last_Harmonic), .Z(n2829[2]));   /* synthesis lineinfo="@3(28[3],57[6])"*/
    defparam mux_700_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_700_i4_3_lut (.A(\Adder_Mult[1] [3]), 
            .B(\Adder_Mult[1] [4]), .C(Last_Harmonic), .Z(n2829[3]));   /* synthesis lineinfo="@3(28[3],57[6])"*/
    defparam mux_700_i4_3_lut.INIT = "0xcaca";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i0 (.D(n167[0]), 
            .SP(n14580), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[1] [0]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i0.REGSET = "RESET";
    defparam o_Accumulator__i0.SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module Sample_Position
//

module Sample_Position (input Main_Clock, input n14611, input n7896, input GND_net, 
            input n7921, output [2:0]SM_Sample_Position, output Freq_Too_High, 
            output Sample_Ready, input [15:0]Freq_Scale, input Next_Sample, 
            input reset_n_c, input [15:0]Frequency, input [7:0]Harmonic, 
            input VCC_net, output [15:0]Sample_Value);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(21[7],21[17])"*/
    
    wire Sample_Pos_WE_N_404, Sample_Pos_WE;
    wire [15:0]n87;
    wire [15:0]Sample_Position;   /* synthesis lineinfo="@11(23[13],23[28])"*/
    
    wire n9976, n15240, n9889, n9890, n9887, n9888, n9978;
    wire [15:0]n69;
    wire [10:0]LUT_Pos;   /* synthesis lineinfo="@11(24[13],24[20])"*/
    wire [2:0]SM_Sample_Position_2__N_343;
    
    wire o_Freq_Too_High_N_400, n6974;
    wire [17:0]n89;
    
    wire n14612;
    wire [17:0]Accumulated_Offset;   /* synthesis lineinfo="@11(49[20],49[38])"*/
    
    wire n7612;
    wire [15:0]n2151;
    
    wire n11362, n14623, n7131;
    wire [15:0]Accumulated_Frequency;   /* synthesis lineinfo="@11(47[13],47[34])"*/
    
    wire n12180;
    wire [15:0]Accumulated_Freq_Offset;   /* synthesis lineinfo="@11(48[13],48[36])"*/
    wire [17:0]n1;
    
    wire n12186, n12059;
    wire [15:0]n87_adj_1641;
    
    wire n14600, n14584, n14627, n9886, n8980, n10020, n15279, 
        n9880, n10018, n15276, n9884, n10180, n15231;
    wire [15:0]n5100;
    
    wire n9878, n10178, n15177, n9876, n10176, n15174, n10174, 
        n15171, n10016, n15273, n10172, n15075, n9872, n9882, 
        n9870, n9874, n9896, n9898, n9892, n9894, n9900, n8_adj_1616, 
        n10014, n15270, n10012, n15267, n10010, n15264, n10170, 
        n15024, n12038, n12352, n12042, n10008, n15261, n10168, 
        n15021, n10166, n15018, n10006, n15258, n15015, n14588, 
        n9869, n9190, n15111, n10003, n15168;
    wire [15:0]Sample_Pos_Read;   /* synthesis lineinfo="@11(22[14],22[29])"*/
    
    wire n10001, n15165, n9999, n15162, n9873, n9871, n9997, n15159, 
        n9899, n9877, n9893, n16_adj_1629, n9995, n15156, n9891, 
        n9897, n9895, n11576, n12194, n12062, n15180, n9972, n9974, 
        n15237, n15234, n12184, n9875, n9993, n15153, n9991, n15150, 
        n9989, n15147, n9881, n14964, n9879, n9986, n15255, n9885, 
        n9984, n15252, n9883, n9982, n15249, n9980, n15246, n15243, 
        VCC_net_c, GND_net_c;
    
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Sample_Position__i0 (.D(n87[0]), 
            .SP(n7896), .CK(Main_Clock), .SR(n14611), .Q(Sample_Position[0]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i0.REGSET = "RESET";
    defparam Sample_Position__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ LUT_Pos__i0 (.D(Sample_Position[5]), 
            .SP(n7921), .CK(Main_Clock), .SR(n14611), .Q(LUT_Pos[0]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam LUT_Pos__i0.REGSET = "RESET";
    defparam LUT_Pos__i0.SRMODE = "CE_OVER_LSR";
    FA2 Accumulated_Frequency_1020_add_4_7 (.A0(GND_net), .B0(n9889), .C0(n9890), 
        .D0(n9976), .CI0(n9976), .A1(GND_net), .B1(n9887), .C1(n9888), 
        .D1(n15240), .CI1(n15240), .CO0(n15240), .CO1(n9978), .S0(n69[5]), 
        .S1(n69[6]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_1020_add_4_7.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1020_add_4_7.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ SM_Sample_Position__i0 (.D(SM_Sample_Position_2__N_343[0]), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(n14611), .Q(SM_Sample_Position[0]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam SM_Sample_Position__i0.REGSET = "RESET";
    defparam SM_Sample_Position__i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ o_Freq_Too_High (.D(o_Freq_Too_High_N_400), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(n14611), .Q(Freq_Too_High));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam o_Freq_Too_High.REGSET = "RESET";
    defparam o_Freq_Too_High.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ o_Sample_Ready (.D(n6974), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Ready));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam o_Sample_Ready.REGSET = "RESET";
    defparam o_Sample_Ready.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Accumulated_Offset_i0_i6 (.D(n89[6]), 
            .SP(n14612), .CK(Main_Clock), .SR(n7612), .Q(Accumulated_Offset[6]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i6.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Accumulated_Offset_i0_i0 (.D(n89[0]), 
            .SP(n14612), .CK(Main_Clock), .SR(n7612), .Q(Accumulated_Offset[0]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i0.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i6431_2_lut (.A(Freq_Scale[1]), .B(Next_Sample), 
            .Z(n2151[1]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6431_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ SM_Sample_Position__i2 (.D(n11362), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(SM_Sample_Position[2]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam SM_Sample_Position__i2.REGSET = "RESET";
    defparam SM_Sample_Position__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ SM_Sample_Position__i1 (.D(SM_Sample_Position_2__N_343[1]), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(n14611), .Q(SM_Sample_Position[1]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam SM_Sample_Position__i1.REGSET = "RESET";
    defparam SM_Sample_Position__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Accumulated_Offset_i0_i7 (.D(n89[7]), 
            .SP(n14612), .CK(Main_Clock), .SR(n7612), .Q(Accumulated_Offset[7]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i7.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B (C+!(D))+!B !(D))))" *) LUT4 i10278_2_lut_4_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[2]), .C(n14623), .D(reset_n_c), .Z(n7131));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i10278_2_lut_4_lut.INIT = "0x1500";
    (* lut_function="(A (B))" *) LUT4 i6430_2_lut (.A(Freq_Scale[2]), .B(Next_Sample), 
            .Z(n2151[2]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6430_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut (.A(Accumulated_Frequency[7]), 
            .B(Accumulated_Frequency[6]), .C(Accumulated_Frequency[8]), 
            .Z(n12180));
    defparam i1_3_lut.INIT = "0xfefe";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i1_1_lut (.A(Accumulated_Freq_Offset[0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut (.A(Accumulated_Frequency[2]), 
            .B(n12186), .C(Accumulated_Frequency[4]), .D(Accumulated_Frequency[0]), 
            .Z(n12059));
    defparam i1_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(Accumulated_Frequency[3]), 
            .B(Accumulated_Frequency[1]), .Z(n12186));
    defparam i1_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Accumulated_Freq_Offset_i0_i0 (.D(n87_adj_1641[0]), 
            .SP(n14600), .CK(Main_Clock), .SR(n14584), .Q(Accumulated_Freq_Offset[0]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i0.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Sample_Position__i1 (.D(n87[1]), 
            .SP(n7896), .CK(Main_Clock), .SR(n14611), .Q(Sample_Position[1]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i1.REGSET = "RESET";
    defparam Sample_Position__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7726_3_lut (.A(Frequency[5]), 
            .B(Accumulated_Offset[5]), .C(SM_Sample_Position[2]), .Z(n9889));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7726_3_lut.INIT = "0xcaca";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i2_3_lut_rep_155 (.A(SM_Sample_Position[1]), 
            .B(reset_n_c), .C(SM_Sample_Position[2]), .Z(n14612));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i2_3_lut_rep_155.INIT = "0x0808";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (C))" *) LUT4 i7731_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(n14627), .C(Accumulated_Frequency[7]), .D(SM_Sample_Position[2]), 
            .Z(n9886));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i7731_2_lut_3_lut_4_lut.INIT = "0xf0d0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Sample_Position__i2 (.D(n87[2]), 
            .SP(n7896), .CK(Main_Clock), .SR(n14611), .Q(Sample_Position[2]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i2.REGSET = "RESET";
    defparam Sample_Position__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Sample_Position__i3 (.D(n87[3]), 
            .SP(n7896), .CK(Main_Clock), .SR(n14611), .Q(Sample_Position[3]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i3.REGSET = "RESET";
    defparam Sample_Position__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Sample_Position__i4 (.D(n87[4]), 
            .SP(n7896), .CK(Main_Clock), .SR(n14611), .Q(Sample_Position[4]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i4.REGSET = "RESET";
    defparam Sample_Position__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Sample_Position__i5 (.D(n87[5]), 
            .SP(n7896), .CK(Main_Clock), .SR(n14611), .Q(Sample_Position[5]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i5.REGSET = "RESET";
    defparam Sample_Position__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Sample_Position__i6 (.D(n87[6]), 
            .SP(n7896), .CK(Main_Clock), .SR(n14611), .Q(Sample_Position[6]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i6.REGSET = "RESET";
    defparam Sample_Position__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Sample_Position__i7 (.D(n87[7]), 
            .SP(n7896), .CK(Main_Clock), .SR(n14611), .Q(Sample_Position[7]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i7.REGSET = "RESET";
    defparam Sample_Position__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Sample_Position__i8 (.D(n87[8]), 
            .SP(n7896), .CK(Main_Clock), .SR(n14611), .Q(Sample_Position[8]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i8.REGSET = "RESET";
    defparam Sample_Position__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Accumulated_Offset_i0_i8 (.D(n89[8]), 
            .SP(n14612), .CK(Main_Clock), .SR(n7612), .Q(Accumulated_Offset[8]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i8.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Sample_Position__i9 (.D(n87[9]), 
            .SP(n7896), .CK(Main_Clock), .SR(n14611), .Q(Sample_Position[9]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i9.REGSET = "RESET";
    defparam Sample_Position__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Sample_Position__i10 (.D(n87[10]), 
            .SP(n7896), .CK(Main_Clock), .SR(n14611), .Q(Sample_Position[10]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i10.REGSET = "RESET";
    defparam Sample_Position__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Sample_Position__i11 (.D(n87[11]), 
            .SP(n7896), .CK(Main_Clock), .SR(n14611), .Q(Sample_Position[11]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i11.REGSET = "RESET";
    defparam Sample_Position__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Sample_Position__i12 (.D(n87[12]), 
            .SP(n7896), .CK(Main_Clock), .SR(n14611), .Q(Sample_Position[12]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i12.REGSET = "RESET";
    defparam Sample_Position__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Sample_Position__i13 (.D(n87[13]), 
            .SP(n7896), .CK(Main_Clock), .SR(n14611), .Q(Sample_Position[13]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i13.REGSET = "RESET";
    defparam Sample_Position__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Sample_Position__i14 (.D(n87[14]), 
            .SP(n7896), .CK(Main_Clock), .SR(n14611), .Q(Sample_Position[14]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i14.REGSET = "RESET";
    defparam Sample_Position__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Sample_Position__i15 (.D(n87[15]), 
            .SP(n7896), .CK(Main_Clock), .SR(n14611), .Q(Sample_Position[15]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i15.REGSET = "RESET";
    defparam Sample_Position__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Accumulated_Offset_i0_i9 (.D(n89[9]), 
            .SP(n14612), .CK(Main_Clock), .SR(n7612), .Q(Accumulated_Offset[9]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i9.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Accumulated_Offset_i0_i10 (.D(n89[10]), 
            .SP(n14612), .CK(Main_Clock), .SR(n7612), .Q(Accumulated_Offset[10]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i10.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Accumulated_Offset_i0_i11 (.D(n89[11]), 
            .SP(n14612), .CK(Main_Clock), .SR(n7612), .Q(Accumulated_Offset[11]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i11.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Accumulated_Offset_i0_i12 (.D(n89[12]), 
            .SP(n14612), .CK(Main_Clock), .SR(n7612), .Q(Accumulated_Offset[12]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i12.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i12.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (D)))" *) LUT4 SM_Sample_Position_2__I_0_i7_4_lut (.A(SM_Sample_Position[0]), 
            .B(Sample_Pos_WE), .C(SM_Sample_Position[1]), .D(n8980), .Z(Sample_Pos_WE_N_404));   /* synthesis lineinfo="@11(69[4],126[11])"*/
    defparam SM_Sample_Position_2__I_0_i7_4_lut.INIT = "0xcc8a";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i5132_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(reset_n_c), .C(SM_Sample_Position[2]), .D(SM_Sample_Position[0]), 
            .Z(n7612));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i5132_2_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7730_3_lut (.A(Frequency[6]), 
            .B(Accumulated_Offset[6]), .C(SM_Sample_Position[2]), .Z(n9887));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7730_3_lut.INIT = "0xcaca";
    FA2 add_539_add_5_17 (.A0(GND_net), .B0(Accumulated_Freq_Offset[15]), 
        .C0(n2151[15]), .D0(n10020), .CI0(n10020), .A1(GND_net), .B1(GND_net), 
        .C1(GND_net), .D1(n15279), .CI1(n15279), .CO0(n15279), .S0(n87_adj_1641[15]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam add_539_add_5_17.INIT0 = "0xc33c";
    defparam add_539_add_5_17.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (C))" *) LUT4 i7722_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(n14627), .C(Accumulated_Frequency[10]), .D(SM_Sample_Position[2]), 
            .Z(n9880));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i7722_2_lut_3_lut_4_lut.INIT = "0xf0d0";
    FA2 add_539_add_5_15 (.A0(GND_net), .B0(Accumulated_Freq_Offset[13]), 
        .C0(n2151[13]), .D0(n10018), .CI0(n10018), .A1(GND_net), .B1(Accumulated_Freq_Offset[14]), 
        .C1(n2151[14]), .D1(n15276), .CI1(n15276), .CO0(n15276), .CO1(n10020), 
        .S0(n87_adj_1641[13]), .S1(n87_adj_1641[14]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam add_539_add_5_15.INIT0 = "0xc33c";
    defparam add_539_add_5_15.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (C))" *) LUT4 i7696_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(n14627), .C(Accumulated_Frequency[8]), .D(SM_Sample_Position[2]), 
            .Z(n9884));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i7696_2_lut_3_lut_4_lut.INIT = "0xf0d0";
    FA2 add_2625_17 (.A0(GND_net), .B0(GND_net), .C0(n1[15]), .D0(n10180), 
        .CI0(n10180), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n15231), 
        .CI1(n15231), .CO0(n15231), .S0(n5100[15]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam add_2625_17.INIT0 = "0xc33c";
    defparam add_2625_17.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (C))" *) LUT4 i7727_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(n14627), .C(Accumulated_Frequency[11]), .D(SM_Sample_Position[2]), 
            .Z(n9878));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i7727_2_lut_3_lut_4_lut.INIT = "0xf0d0";
    FA2 add_2625_15 (.A0(GND_net), .B0(GND_net), .C0(n1[13]), .D0(n10178), 
        .CI0(n10178), .A1(GND_net), .B1(GND_net), .C1(n1[14]), .D1(n15177), 
        .CI1(n15177), .CO0(n15177), .CO1(n10180), .S0(n5100[13]), .S1(n5100[14]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam add_2625_15.INIT0 = "0xc33c";
    defparam add_2625_15.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (C))" *) LUT4 i7692_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(n14627), .C(Accumulated_Frequency[12]), .D(SM_Sample_Position[2]), 
            .Z(n9876));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i7692_2_lut_3_lut_4_lut.INIT = "0xf0d0";
    FA2 add_2625_13 (.A0(GND_net), .B0(GND_net), .C0(n1[11]), .D0(n10176), 
        .CI0(n10176), .A1(GND_net), .B1(GND_net), .C1(n1[12]), .D1(n15174), 
        .CI1(n15174), .CO0(n15174), .CO1(n10178), .S0(n5100[11]), .S1(n5100[12]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam add_2625_13.INIT0 = "0xc33c";
    defparam add_2625_13.INIT1 = "0xc33c";
    FA2 add_2625_11 (.A0(GND_net), .B0(GND_net), .C0(n1[9]), .D0(n10174), 
        .CI0(n10174), .A1(GND_net), .B1(GND_net), .C1(n1[10]), .D1(n15171), 
        .CI1(n15171), .CO0(n15171), .CO1(n10176), .S0(n5100[9]), .S1(n5100[10]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam add_2625_11.INIT0 = "0xc33c";
    defparam add_2625_11.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i6487_2_lut (.A(SM_Sample_Position[2]), 
            .B(reset_n_c), .Z(n8980));
    defparam i6487_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ LUT_Pos__i10 (.D(Sample_Position[15]), 
            .SP(n7921), .CK(Main_Clock), .SR(n14611), .Q(LUT_Pos[10]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam LUT_Pos__i10.REGSET = "RESET";
    defparam LUT_Pos__i10.SRMODE = "CE_OVER_LSR";
    FA2 add_539_add_5_13 (.A0(GND_net), .B0(Accumulated_Freq_Offset[11]), 
        .C0(n2151[11]), .D0(n10016), .CI0(n10016), .A1(GND_net), .B1(Accumulated_Freq_Offset[12]), 
        .C1(n2151[12]), .D1(n15273), .CI1(n15273), .CO0(n15273), .CO1(n10018), 
        .S0(n87_adj_1641[11]), .S1(n87_adj_1641[12]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam add_539_add_5_13.INIT0 = "0xc33c";
    defparam add_539_add_5_13.INIT1 = "0xc33c";
    FA2 add_2625_9 (.A0(GND_net), .B0(GND_net), .C0(n1[7]), .D0(n10172), 
        .CI0(n10172), .A1(GND_net), .B1(GND_net), .C1(n1[8]), .D1(n15075), 
        .CI1(n15075), .CO0(n15075), .CO1(n10174), .S0(n5100[7]), .S1(n5100[8]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam add_2625_9.INIT0 = "0xc33c";
    defparam add_2625_9.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (C))" *) LUT4 i7686_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(n14627), .C(Accumulated_Frequency[14]), .D(SM_Sample_Position[2]), 
            .Z(n9872));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i7686_2_lut_3_lut_4_lut.INIT = "0xf0d0";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (C))" *) LUT4 i7714_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(n14627), .C(Accumulated_Frequency[9]), .D(SM_Sample_Position[2]), 
            .Z(n9882));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i7714_2_lut_3_lut_4_lut.INIT = "0xf0d0";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (C))" *) LUT4 i7697_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(n14627), .C(Accumulated_Frequency[15]), .D(SM_Sample_Position[2]), 
            .Z(n9870));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i7697_2_lut_3_lut_4_lut.INIT = "0xf0d0";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (C))" *) LUT4 i7708_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(n14627), .C(Accumulated_Frequency[13]), .D(SM_Sample_Position[2]), 
            .Z(n9874));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i7708_2_lut_3_lut_4_lut.INIT = "0xf0d0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Accumulated_Offset_i0_i13 (.D(n89[13]), 
            .SP(n14612), .CK(Main_Clock), .SR(n7612), .Q(Accumulated_Offset[13]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i13.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i13.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (C))" *) LUT4 i7702_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(n14627), .C(Accumulated_Frequency[2]), .D(SM_Sample_Position[2]), 
            .Z(n9896));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i7702_2_lut_3_lut_4_lut.INIT = "0xf0d0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ LUT_Pos__i9 (.D(Sample_Position[14]), 
            .SP(n7921), .CK(Main_Clock), .SR(n14611), .Q(LUT_Pos[9]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam LUT_Pos__i9.REGSET = "RESET";
    defparam LUT_Pos__i9.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (C))" *) LUT4 i7695_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(n14627), .C(Accumulated_Frequency[1]), .D(SM_Sample_Position[2]), 
            .Z(n9898));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i7695_2_lut_3_lut_4_lut.INIT = "0xf0d0";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (C))" *) LUT4 i7713_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(n14627), .C(Accumulated_Frequency[4]), .D(SM_Sample_Position[2]), 
            .Z(n9892));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i7713_2_lut_3_lut_4_lut.INIT = "0xf0d0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ LUT_Pos__i8 (.D(Sample_Position[13]), 
            .SP(n7921), .CK(Main_Clock), .SR(n14611), .Q(LUT_Pos[8]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam LUT_Pos__i8.REGSET = "RESET";
    defparam LUT_Pos__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ LUT_Pos__i7 (.D(Sample_Position[12]), 
            .SP(n7921), .CK(Main_Clock), .SR(n14611), .Q(LUT_Pos[7]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam LUT_Pos__i7.REGSET = "RESET";
    defparam LUT_Pos__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ LUT_Pos__i6 (.D(Sample_Position[11]), 
            .SP(n7921), .CK(Main_Clock), .SR(n14611), .Q(LUT_Pos[6]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam LUT_Pos__i6.REGSET = "RESET";
    defparam LUT_Pos__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ LUT_Pos__i5 (.D(Sample_Position[10]), 
            .SP(n7921), .CK(Main_Clock), .SR(n14611), .Q(LUT_Pos[5]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam LUT_Pos__i5.REGSET = "RESET";
    defparam LUT_Pos__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ LUT_Pos__i4 (.D(Sample_Position[9]), 
            .SP(n7921), .CK(Main_Clock), .SR(n14611), .Q(LUT_Pos[4]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam LUT_Pos__i4.REGSET = "RESET";
    defparam LUT_Pos__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ LUT_Pos__i3 (.D(Sample_Position[8]), 
            .SP(n7921), .CK(Main_Clock), .SR(n14611), .Q(LUT_Pos[3]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam LUT_Pos__i3.REGSET = "RESET";
    defparam LUT_Pos__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (C))" *) LUT4 i7707_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(n14627), .C(Accumulated_Frequency[3]), .D(SM_Sample_Position[2]), 
            .Z(n9894));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i7707_2_lut_3_lut_4_lut.INIT = "0xf0d0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ LUT_Pos__i2 (.D(Sample_Position[7]), 
            .SP(n7921), .CK(Main_Clock), .SR(n14611), .Q(LUT_Pos[2]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam LUT_Pos__i2.REGSET = "RESET";
    defparam LUT_Pos__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ LUT_Pos__i1 (.D(Sample_Position[6]), 
            .SP(n7921), .CK(Main_Clock), .SR(n14611), .Q(LUT_Pos[1]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam LUT_Pos__i1.REGSET = "RESET";
    defparam LUT_Pos__i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1020__i0 (.D(n69[0]), 
            .SP(n7131), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[0]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_1020__i0.REGSET = "RESET";
    defparam Accumulated_Frequency_1020__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (C))" *) LUT4 i7687_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(n14627), .C(Accumulated_Frequency[0]), .D(SM_Sample_Position[2]), 
            .Z(n9900));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i7687_2_lut_3_lut_4_lut.INIT = "0xf0d0";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (C))" *) LUT4 i7728_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(n14627), .C(Accumulated_Frequency[6]), .D(SM_Sample_Position[2]), 
            .Z(n9888));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i7728_2_lut_3_lut_4_lut.INIT = "0xf0d0";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (C))" *) LUT4 i7721_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(n14627), .C(Accumulated_Frequency[5]), .D(SM_Sample_Position[2]), 
            .Z(n9890));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i7721_2_lut_3_lut_4_lut.INIT = "0xf0d0";
    (* lut_function="(A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_557 (.A(reset_n_c), 
            .B(SM_Sample_Position[0]), .C(n8_adj_1616), .D(SM_Sample_Position[1]), 
            .Z(n11362));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i1_4_lut_adj_557.INIT = "0xa8a0";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i6_1_lut (.A(Accumulated_Freq_Offset[5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i7_1_lut (.A(Accumulated_Freq_Offset[6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i7_1_lut.INIT = "0x5555";
    FA2 add_539_add_5_11 (.A0(GND_net), .B0(Accumulated_Freq_Offset[9]), 
        .C0(n2151[9]), .D0(n10014), .CI0(n10014), .A1(GND_net), .B1(Accumulated_Freq_Offset[10]), 
        .C1(n2151[10]), .D1(n15270), .CI1(n15270), .CO0(n15270), .CO1(n10016), 
        .S0(n87_adj_1641[9]), .S1(n87_adj_1641[10]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam add_539_add_5_11.INIT0 = "0xc33c";
    defparam add_539_add_5_11.INIT1 = "0xc33c";
    FA2 add_539_add_5_9 (.A0(GND_net), .B0(Accumulated_Freq_Offset[7]), 
        .C0(n2151[7]), .D0(n10012), .CI0(n10012), .A1(GND_net), .B1(Accumulated_Freq_Offset[8]), 
        .C1(n2151[8]), .D1(n15267), .CI1(n15267), .CO0(n15267), .CO1(n10014), 
        .S0(n87_adj_1641[7]), .S1(n87_adj_1641[8]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam add_539_add_5_9.INIT0 = "0xc33c";
    defparam add_539_add_5_9.INIT1 = "0xc33c";
    FA2 add_539_add_5_7 (.A0(GND_net), .B0(Accumulated_Freq_Offset[5]), 
        .C0(n2151[5]), .D0(n10010), .CI0(n10010), .A1(GND_net), .B1(Accumulated_Freq_Offset[6]), 
        .C1(n2151[6]), .D1(n15264), .CI1(n15264), .CO0(n15264), .CO1(n10012), 
        .S0(n87_adj_1641[5]), .S1(n87_adj_1641[6]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam add_539_add_5_7.INIT0 = "0xc33c";
    defparam add_539_add_5_7.INIT1 = "0xc33c";
    FA2 add_2625_7 (.A0(GND_net), .B0(GND_net), .C0(n1[5]), .D0(n10170), 
        .CI0(n10170), .A1(GND_net), .B1(GND_net), .C1(n1[6]), .D1(n15024), 
        .CI1(n15024), .CO0(n15024), .CO1(n10172), .S0(n5100[5]), .S1(n5100[6]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam add_2625_7.INIT0 = "0xc33c";
    defparam add_2625_7.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)+!B !(C))+!A (B))" *) LUT4 mux_21_Mux_1_i7_3_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .C(SM_Sample_Position[2]), .Z(SM_Sample_Position_2__N_343[1]));   /* synthesis lineinfo="@11(69[4],126[11])"*/
    defparam mux_21_Mux_1_i7_3_lut.INIT = "0xc6c6";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Accumulated_Offset_i0_i14 (.D(n89[14]), 
            .SP(n14612), .CK(Main_Clock), .SR(n7612), .Q(Accumulated_Offset[14]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i14.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i14.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B)+!A !(B (C+!(D))))" *) LUT4 i33_4_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[2]), .C(n14623), .D(n12038), .Z(SM_Sample_Position_2__N_343[0]));   /* synthesis lineinfo="@11(69[4],126[11])"*/
    defparam i33_4_lut.INIT = "0x9d99";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_558 (.A(n12352), 
            .B(n12042), .C(Harmonic[7]), .D(Harmonic[2]), .Z(n12038));
    defparam i1_4_lut_adj_558.INIT = "0xfffe";
    FA2 add_539_add_5_5 (.A0(GND_net), .B0(Accumulated_Freq_Offset[3]), 
        .C0(n2151[3]), .D0(n10008), .CI0(n10008), .A1(GND_net), .B1(Accumulated_Freq_Offset[4]), 
        .C1(n2151[4]), .D1(n15261), .CI1(n15261), .CO0(n15261), .CO1(n10010), 
        .S0(n87_adj_1641[3]), .S1(n87_adj_1641[4]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam add_539_add_5_5.INIT0 = "0xc33c";
    defparam add_539_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_559 (.A(Harmonic[6]), .B(Harmonic[0]), 
            .Z(n12352));
    defparam i1_2_lut_adj_559.INIT = "0xeeee";
    FA2 add_2625_5 (.A0(GND_net), .B0(GND_net), .C0(n1[3]), .D0(n10168), 
        .CI0(n10168), .A1(GND_net), .B1(GND_net), .C1(n1[4]), .D1(n15021), 
        .CI1(n15021), .CO0(n15021), .CO1(n10170), .S0(n5100[3]), .S1(n5100[4]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam add_2625_5.INIT0 = "0xc33c";
    defparam add_2625_5.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_560 (.A(Harmonic[1]), 
            .B(Harmonic[3]), .C(Harmonic[4]), .D(Harmonic[5]), .Z(n12042));
    defparam i1_4_lut_adj_560.INIT = "0xfffe";
    FA2 add_2625_3 (.A0(GND_net), .B0(GND_net), .C0(n1[1]), .D0(n10166), 
        .CI0(n10166), .A1(GND_net), .B1(GND_net), .C1(n1[2]), .D1(n15018), 
        .CI1(n15018), .CO0(n15018), .CO1(n10168), .S0(n5100[1]), .S1(n5100[2]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam add_2625_3.INIT0 = "0xc33c";
    defparam add_2625_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i8_3_lut (.A(n5100[7]), 
            .B(Accumulated_Freq_Offset[7]), .C(Harmonic[0]), .Z(n89[7]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i8_3_lut.INIT = "0xcaca";
    FA2 add_539_add_5_3 (.A0(GND_net), .B0(Accumulated_Freq_Offset[1]), 
        .C0(n2151[1]), .D0(n10006), .CI0(n10006), .A1(GND_net), .B1(Accumulated_Freq_Offset[2]), 
        .C1(n2151[2]), .D1(n15258), .CI1(n15258), .CO0(n15258), .CO1(n10008), 
        .S0(n87_adj_1641[1]), .S1(n87_adj_1641[2]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam add_539_add_5_3.INIT0 = "0xc33c";
    defparam add_539_add_5_3.INIT1 = "0xc33c";
    FA2 add_2625_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(VCC_net), .C1(n1[0]), .D1(n15015), .CI1(n15015), .CO0(n15015), 
        .CO1(n10166), .S1(n5100[0]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam add_2625_1.INIT0 = "0xc33c";
    defparam add_2625_1.INIT1 = "0xc33c";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut_rep_166 (.A(Next_Sample), 
            .B(SM_Sample_Position[1]), .Z(n14623));   /* synthesis lineinfo="@11(69[4],126[11])"*/
    defparam i1_2_lut_rep_166.INIT = "0xdddd";
    (* lut_function="(A (B (C+(D))+!B (D))+!A (C+(D)))" *) LUT4 i1_3_lut_rep_131_4_lut (.A(Next_Sample), 
            .B(SM_Sample_Position[1]), .C(SM_Sample_Position[2]), .D(SM_Sample_Position[0]), 
            .Z(n14588));   /* synthesis lineinfo="@11(69[4],126[11])"*/
    defparam i1_3_lut_rep_131_4_lut.INIT = "0xffd0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7699_3_lut (.A(Frequency[15]), 
            .B(Accumulated_Offset[15]), .C(SM_Sample_Position[2]), .Z(n9869));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7699_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i9_3_lut (.A(n5100[8]), 
            .B(Accumulated_Freq_Offset[8]), .C(Harmonic[0]), .Z(n89[8]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i6697_2_lut (.A(SM_Sample_Position[1]), 
            .B(reset_n_c), .Z(n9190));
    defparam i6697_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6349_2_lut (.A(Freq_Scale[0]), .B(Next_Sample), 
            .Z(n2151[0]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6349_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i15_3_lut (.A(n5100[14]), 
            .B(Accumulated_Freq_Offset[14]), .C(Harmonic[0]), .Z(n89[14]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i15_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_rep_170 (.A(SM_Sample_Position[1]), 
            .B(SM_Sample_Position[0]), .Z(n14627));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i1_2_lut_rep_170.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i10_3_lut (.A(n5100[9]), 
            .B(Accumulated_Freq_Offset[9]), .C(Harmonic[0]), .Z(n89[9]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i10_3_lut.INIT = "0xcaca";
    FA2 add_539_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Accumulated_Freq_Offset[0]), .C1(n2151[0]), .D1(n15111), .CI1(n15111), 
        .CO0(n15111), .CO1(n10006), .S1(n87_adj_1641[0]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam add_539_add_5_1.INIT0 = "0xc33c";
    defparam add_539_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i10237_2_lut_rep_143_3_lut (.A(SM_Sample_Position[1]), 
            .B(SM_Sample_Position[0]), .C(reset_n_c), .Z(n14600));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i10237_2_lut_rep_143_3_lut.INIT = "0x1010";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i11_3_lut (.A(n5100[10]), 
            .B(Accumulated_Freq_Offset[10]), .C(Harmonic[0]), .Z(n89[10]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i11_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i12_3_lut (.A(n5100[11]), 
            .B(Accumulated_Freq_Offset[11]), .C(Harmonic[0]), .Z(n89[11]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i12_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Accumulated_Offset_i0_i15 (.D(n89[15]), 
            .SP(n14612), .CK(Main_Clock), .SR(n7612), .Q(Accumulated_Offset[15]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i15.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (D)+!A (B (D)+!B !(C+!(D))))" *) LUT4 i1_3_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(SM_Sample_Position[0]), .C(Next_Sample), .D(SM_Sample_Position[2]), 
            .Z(n8_adj_1616));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i1_3_lut_4_lut.INIT = "0xef00";
    FA2 add_3_add_5_17 (.A0(GND_net), .B0(Sample_Pos_Read[15]), .C0(Accumulated_Frequency[15]), 
        .D0(n10003), .CI0(n10003), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n15168), .CI1(n15168), .CO0(n15168), .S0(n87[15]));   /* synthesis lineinfo="@11(83[26],83[65])"*/
    defparam add_3_add_5_17.INIT0 = "0xc33c";
    defparam add_3_add_5_17.INIT1 = "0xc33c";
    FA2 add_3_add_5_15 (.A0(GND_net), .B0(Sample_Pos_Read[13]), .C0(Accumulated_Frequency[13]), 
        .D0(n10001), .CI0(n10001), .A1(GND_net), .B1(Sample_Pos_Read[14]), 
        .C1(Accumulated_Frequency[14]), .D1(n15165), .CI1(n15165), .CO0(n15165), 
        .CO1(n10003), .S0(n87[13]), .S1(n87[14]));   /* synthesis lineinfo="@11(83[26],83[65])"*/
    defparam add_3_add_5_15.INIT0 = "0xc33c";
    defparam add_3_add_5_15.INIT1 = "0xc33c";
    FA2 add_3_add_5_13 (.A0(GND_net), .B0(Sample_Pos_Read[11]), .C0(Accumulated_Frequency[11]), 
        .D0(n9999), .CI0(n9999), .A1(GND_net), .B1(Sample_Pos_Read[12]), 
        .C1(Accumulated_Frequency[12]), .D1(n15162), .CI1(n15162), .CO0(n15162), 
        .CO1(n10001), .S0(n87[11]), .S1(n87[12]));   /* synthesis lineinfo="@11(83[26],83[65])"*/
    defparam add_3_add_5_13.INIT0 = "0xc33c";
    defparam add_3_add_5_13.INIT1 = "0xc33c";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i10271_2_lut_rep_127_3_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(SM_Sample_Position[0]), .C(SM_Sample_Position[2]), .D(reset_n_c), 
            .Z(n14584));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i10271_2_lut_rep_127_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7716_3_lut (.A(Frequency[13]), 
            .B(Accumulated_Offset[13]), .C(SM_Sample_Position[2]), .Z(n9873));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7716_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7691_3_lut (.A(Frequency[14]), 
            .B(Accumulated_Offset[14]), .C(SM_Sample_Position[2]), .Z(n9871));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7691_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i6416_2_lut (.A(Freq_Scale[15]), .B(Next_Sample), 
            .Z(n2151[15]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6416_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6418_2_lut (.A(Freq_Scale[13]), .B(Next_Sample), 
            .Z(n2151[13]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6418_2_lut.INIT = "0x8888";
    FA2 add_3_add_5_11 (.A0(GND_net), .B0(Sample_Pos_Read[9]), .C0(Accumulated_Frequency[9]), 
        .D0(n9997), .CI0(n9997), .A1(GND_net), .B1(Sample_Pos_Read[10]), 
        .C1(Accumulated_Frequency[10]), .D1(n15159), .CI1(n15159), .CO0(n15159), 
        .CO1(n9999), .S0(n87[9]), .S1(n87[10]));   /* synthesis lineinfo="@11(83[26],83[65])"*/
    defparam add_3_add_5_11.INIT0 = "0xc33c";
    defparam add_3_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i6417_2_lut (.A(Freq_Scale[14]), .B(Next_Sample), 
            .Z(n2151[14]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6417_2_lut.INIT = "0x8888";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i16_1_lut (.A(Accumulated_Freq_Offset[15]), 
            .Z(n1[15]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i16_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i14_1_lut (.A(Accumulated_Freq_Offset[13]), 
            .Z(n1[13]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i14_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i15_1_lut (.A(Accumulated_Freq_Offset[14]), 
            .Z(n1[14]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i15_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i12_1_lut (.A(Accumulated_Freq_Offset[11]), 
            .Z(n1[11]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i12_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i13_1_lut (.A(Accumulated_Freq_Offset[12]), 
            .Z(n1[12]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i13_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i10_1_lut (.A(Accumulated_Freq_Offset[9]), 
            .Z(n1[9]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i11_1_lut (.A(Accumulated_Freq_Offset[10]), 
            .Z(n1[10]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i13_3_lut (.A(n5100[12]), 
            .B(Accumulated_Freq_Offset[12]), .C(Harmonic[0]), .Z(n89[12]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i13_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i6420_2_lut (.A(Freq_Scale[11]), .B(Next_Sample), 
            .Z(n2151[11]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6420_2_lut.INIT = "0x8888";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1020__i1 (.D(n69[1]), 
            .SP(n7131), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[1]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_1020__i1.REGSET = "RESET";
    defparam Accumulated_Frequency_1020__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i6419_2_lut (.A(Freq_Scale[12]), .B(Next_Sample), 
            .Z(n2151[12]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6419_2_lut.INIT = "0x8888";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i8_1_lut (.A(Accumulated_Freq_Offset[7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i9_1_lut (.A(Accumulated_Freq_Offset[8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i9_1_lut.INIT = "0x5555";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1020__i2 (.D(n69[2]), 
            .SP(n7131), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[2]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_1020__i2.REGSET = "RESET";
    defparam Accumulated_Frequency_1020__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i14_3_lut (.A(n5100[13]), 
            .B(Accumulated_Freq_Offset[13]), .C(Harmonic[0]), .Z(n89[13]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i14_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i6422_2_lut (.A(Freq_Scale[9]), .B(Next_Sample), 
            .Z(n2151[9]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6422_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6421_2_lut (.A(Freq_Scale[10]), .B(Next_Sample), 
            .Z(n2151[10]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6421_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6424_2_lut (.A(Freq_Scale[7]), .B(Next_Sample), 
            .Z(n2151[7]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6424_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i16_3_lut (.A(n5100[15]), 
            .B(Accumulated_Freq_Offset[15]), .C(Harmonic[0]), .Z(n89[15]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i16_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7689_3_lut (.A(Frequency[0]), 
            .B(Accumulated_Offset[0]), .C(SM_Sample_Position[2]), .Z(n9899));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7689_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7685_3_lut (.A(Frequency[11]), 
            .B(Accumulated_Offset[11]), .C(SM_Sample_Position[2]), .Z(n9877));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7685_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i6423_2_lut (.A(Freq_Scale[8]), .B(Next_Sample), 
            .Z(n2151[8]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6423_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7712_3_lut (.A(Frequency[3]), 
            .B(Accumulated_Offset[3]), .C(SM_Sample_Position[2]), .Z(n9893));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7712_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B)+!A (B+!(C+(D)))))" *) LUT4 i10280_4_lut (.A(SM_Sample_Position[0]), 
            .B(n16_adj_1629), .C(n9190), .D(SM_Sample_Position[2]), .Z(o_Freq_Too_High_N_400));   /* synthesis lineinfo="@11(69[4],126[11])"*/
    defparam i10280_4_lut.INIT = "0x3332";
    FA2 add_3_add_5_9 (.A0(GND_net), .B0(Sample_Pos_Read[7]), .C0(Accumulated_Frequency[7]), 
        .D0(n9995), .CI0(n9995), .A1(GND_net), .B1(Sample_Pos_Read[8]), 
        .C1(Accumulated_Frequency[8]), .D1(n15156), .CI1(n15156), .CO0(n15156), 
        .CO1(n9997), .S0(n87[7]), .S1(n87[8]));   /* synthesis lineinfo="@11(83[26],83[65])"*/
    defparam add_3_add_5_9.INIT0 = "0xc33c";
    defparam add_3_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7718_3_lut (.A(Frequency[4]), 
            .B(Accumulated_Offset[4]), .C(SM_Sample_Position[2]), .Z(n9891));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7718_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7701_3_lut (.A(Frequency[1]), 
            .B(Accumulated_Offset[1]), .C(SM_Sample_Position[2]), .Z(n9897));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7701_3_lut.INIT = "0xcaca";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1020__i3 (.D(n69[3]), 
            .SP(n7131), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[3]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_1020__i3.REGSET = "RESET";
    defparam Accumulated_Frequency_1020__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1020__i4 (.D(n69[4]), 
            .SP(n7131), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[4]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_1020__i4.REGSET = "RESET";
    defparam Accumulated_Frequency_1020__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1020__i5 (.D(n69[5]), 
            .SP(n7131), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[5]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_1020__i5.REGSET = "RESET";
    defparam Accumulated_Frequency_1020__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1020__i6 (.D(n69[6]), 
            .SP(n7131), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[6]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_1020__i6.REGSET = "RESET";
    defparam Accumulated_Frequency_1020__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1020__i7 (.D(n69[7]), 
            .SP(n7131), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[7]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_1020__i7.REGSET = "RESET";
    defparam Accumulated_Frequency_1020__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1020__i8 (.D(n69[8]), 
            .SP(n7131), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[8]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_1020__i8.REGSET = "RESET";
    defparam Accumulated_Frequency_1020__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1020__i9 (.D(n69[9]), 
            .SP(n7131), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[9]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_1020__i9.REGSET = "RESET";
    defparam Accumulated_Frequency_1020__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1020__i10 (.D(n69[10]), 
            .SP(n7131), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[10]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_1020__i10.REGSET = "RESET";
    defparam Accumulated_Frequency_1020__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1020__i11 (.D(n69[11]), 
            .SP(n7131), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[11]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_1020__i11.REGSET = "RESET";
    defparam Accumulated_Frequency_1020__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1020__i12 (.D(n69[12]), 
            .SP(n7131), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[12]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_1020__i12.REGSET = "RESET";
    defparam Accumulated_Frequency_1020__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1020__i13 (.D(n69[13]), 
            .SP(n7131), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[13]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_1020__i13.REGSET = "RESET";
    defparam Accumulated_Frequency_1020__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1020__i14 (.D(n69[14]), 
            .SP(n7131), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[14]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_1020__i14.REGSET = "RESET";
    defparam Accumulated_Frequency_1020__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1020__i15 (.D(n69[15]), 
            .SP(n7131), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[15]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_1020__i15.REGSET = "RESET";
    defparam Accumulated_Frequency_1020__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Accumulated_Freq_Offset_i0_i1 (.D(n87_adj_1641[1]), 
            .SP(n14600), .CK(Main_Clock), .SR(n14584), .Q(Accumulated_Freq_Offset[1]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i1.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7704_3_lut (.A(Frequency[2]), 
            .B(Accumulated_Offset[2]), .C(SM_Sample_Position[2]), .Z(n9895));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7704_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+!(B+((D)+!C))))" *) LUT4 i1_4_lut_adj_561 (.A(Freq_Too_High), 
            .B(n9190), .C(n11576), .D(SM_Sample_Position[0]), .Z(n16_adj_1629));   /* synthesis lineinfo="@11(69[4],126[11])"*/
    defparam i1_4_lut_adj_561.INIT = "0x5545";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i8620_4_lut (.A(n12194), 
            .B(Accumulated_Frequency[15]), .C(Accumulated_Frequency[14]), 
            .D(n12062), .Z(n11576));
    defparam i8620_4_lut.INIT = "0xfcec";
    FA2 Accumulated_Frequency_1020_add_4_1 (.A0(GND_net), .B0(GND_net), 
        .C0(GND_net), .A1(GND_net), .B1(n9899), .C1(n9900), .D1(n15180), 
        .CI1(n15180), .CO0(n15180), .CO1(n9972), .S1(n69[0]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_1020_add_4_1.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1020_add_4_1.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_1020_add_4_5 (.A0(GND_net), .B0(n9893), .C0(n9894), 
        .D0(n9974), .CI0(n9974), .A1(GND_net), .B1(n9891), .C1(n9892), 
        .D1(n15237), .CI1(n15237), .CO0(n15237), .CO1(n9976), .S0(n69[3]), 
        .S1(n69[4]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_1020_add_4_5.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1020_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_562 (.A(Accumulated_Frequency[13]), 
            .B(Accumulated_Frequency[12]), .Z(n12194));
    defparam i1_2_lut_adj_562.INIT = "0xeeee";
    FA2 Accumulated_Frequency_1020_add_4_3 (.A0(GND_net), .B0(n9897), .C0(n9898), 
        .D0(n9972), .CI0(n9972), .A1(GND_net), .B1(n9895), .C1(n9896), 
        .D1(n15234), .CI1(n15234), .CO0(n15234), .CO1(n9974), .S0(n69[1]), 
        .S1(n69[2]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_1020_add_4_3.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1020_add_4_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+(C (D))))" *) LUT4 i1_4_lut_adj_563 (.A(n12184), 
            .B(n12180), .C(n12059), .D(Accumulated_Frequency[5]), .Z(n12062));
    defparam i1_4_lut_adj_563.INIT = "0xa888";
    (* lut_function="(A (B (C)))" *) LUT4 i1_3_lut_adj_564 (.A(Accumulated_Frequency[9]), 
            .B(Accumulated_Frequency[10]), .C(Accumulated_Frequency[11]), 
            .Z(n12184));
    defparam i1_3_lut_adj_564.INIT = "0x8080";
    (* lut_function="(A (B))" *) LUT4 i6427_2_lut (.A(Freq_Scale[5]), .B(Next_Sample), 
            .Z(n2151[5]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6427_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7706_3_lut (.A(Frequency[12]), 
            .B(Accumulated_Offset[12]), .C(SM_Sample_Position[2]), .Z(n9875));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7706_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i6426_2_lut (.A(Freq_Scale[6]), .B(Next_Sample), 
            .Z(n2151[6]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6426_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i2_3_lut (.A(n5100[1]), 
            .B(Accumulated_Freq_Offset[1]), .C(Harmonic[0]), .Z(n89[1]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i3_3_lut (.A(n5100[2]), 
            .B(Accumulated_Freq_Offset[2]), .C(Harmonic[0]), .Z(n89[2]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i4_3_lut (.A(n5100[3]), 
            .B(Accumulated_Freq_Offset[3]), .C(Harmonic[0]), .Z(n89[3]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i5_3_lut (.A(n5100[4]), 
            .B(Accumulated_Freq_Offset[4]), .C(Harmonic[0]), .Z(n89[4]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i5_3_lut.INIT = "0xcaca";
    FA2 add_3_add_5_7 (.A0(GND_net), .B0(Sample_Pos_Read[5]), .C0(Accumulated_Frequency[5]), 
        .D0(n9993), .CI0(n9993), .A1(GND_net), .B1(Sample_Pos_Read[6]), 
        .C1(Accumulated_Frequency[6]), .D1(n15153), .CI1(n15153), .CO0(n15153), 
        .CO1(n9995), .S0(n87[5]), .S1(n87[6]));   /* synthesis lineinfo="@11(83[26],83[65])"*/
    defparam add_3_add_5_7.INIT0 = "0xc33c";
    defparam add_3_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i6_3_lut (.A(n5100[5]), 
            .B(Accumulated_Freq_Offset[5]), .C(Harmonic[0]), .Z(n89[5]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i6_3_lut.INIT = "0xcaca";
    FA2 add_3_add_5_5 (.A0(GND_net), .B0(Sample_Pos_Read[3]), .C0(Accumulated_Frequency[3]), 
        .D0(n9991), .CI0(n9991), .A1(GND_net), .B1(Sample_Pos_Read[4]), 
        .C1(Accumulated_Frequency[4]), .D1(n15150), .CI1(n15150), .CO0(n15150), 
        .CO1(n9993), .S0(n87[3]), .S1(n87[4]));   /* synthesis lineinfo="@11(83[26],83[65])"*/
    defparam add_3_add_5_5.INIT0 = "0xc33c";
    defparam add_3_add_5_5.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Accumulated_Freq_Offset_i0_i2 (.D(n87_adj_1641[2]), 
            .SP(n14600), .CK(Main_Clock), .SR(n14584), .Q(Accumulated_Freq_Offset[2]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i2.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 i4479_4_lut (.A(n14612), 
            .B(Sample_Ready), .C(reset_n_c), .D(n14588), .Z(n6974));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i4479_4_lut.INIT = "0xcaaa";
    FA2 add_3_add_5_3 (.A0(GND_net), .B0(Sample_Pos_Read[1]), .C0(Accumulated_Frequency[1]), 
        .D0(n9989), .CI0(n9989), .A1(GND_net), .B1(Sample_Pos_Read[2]), 
        .C1(Accumulated_Frequency[2]), .D1(n15147), .CI1(n15147), .CO0(n15147), 
        .CO1(n9991), .S0(n87[1]), .S1(n87[2]));   /* synthesis lineinfo="@11(83[26],83[65])"*/
    defparam add_3_add_5_3.INIT0 = "0xc33c";
    defparam add_3_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7720_3_lut (.A(Frequency[9]), 
            .B(Accumulated_Offset[9]), .C(SM_Sample_Position[2]), .Z(n9881));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7720_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i6429_2_lut (.A(Freq_Scale[3]), .B(Next_Sample), 
            .Z(n2151[3]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6429_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6428_2_lut (.A(Freq_Scale[4]), .B(Next_Sample), 
            .Z(n2151[4]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6428_2_lut.INIT = "0x8888";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i4_1_lut (.A(Accumulated_Freq_Offset[3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i4_1_lut.INIT = "0x5555";
    FA2 add_3_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Sample_Pos_Read[0]), .C1(Accumulated_Frequency[0]), .D1(n14964), 
        .CI1(n14964), .CO0(n14964), .CO1(n9989), .S1(n87[0]));   /* synthesis lineinfo="@11(83[26],83[65])"*/
    defparam add_3_add_5_1.INIT0 = "0xc33c";
    defparam add_3_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i5_1_lut (.A(Accumulated_Freq_Offset[4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7724_3_lut (.A(Frequency[10]), 
            .B(Accumulated_Offset[10]), .C(SM_Sample_Position[2]), .Z(n9879));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7724_3_lut.INIT = "0xcaca";
    FA2 Accumulated_Frequency_1020_add_4_17 (.A0(GND_net), .B0(n9869), .C0(n9870), 
        .D0(n9986), .CI0(n9986), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n15255), .CI1(n15255), .CO0(n15255), .S0(n69[15]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_1020_add_4_17.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1020_add_4_17.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7694_3_lut (.A(Frequency[7]), 
            .B(Accumulated_Offset[7]), .C(SM_Sample_Position[2]), .Z(n9885));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7694_3_lut.INIT = "0xcaca";
    FA2 Accumulated_Frequency_1020_add_4_15 (.A0(GND_net), .B0(n9873), .C0(n9874), 
        .D0(n9984), .CI0(n9984), .A1(GND_net), .B1(n9871), .C1(n9872), 
        .D1(n15252), .CI1(n15252), .CO0(n15252), .CO1(n9986), .S0(n69[13]), 
        .S1(n69[14]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_1020_add_4_15.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1020_add_4_15.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7710_3_lut (.A(Frequency[8]), 
            .B(Accumulated_Offset[8]), .C(SM_Sample_Position[2]), .Z(n9883));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7710_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i2_1_lut (.A(Accumulated_Freq_Offset[1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i1_3_lut (.A(n5100[0]), 
            .B(Accumulated_Freq_Offset[0]), .C(Harmonic[0]), .Z(n89[0]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i3_1_lut (.A(Accumulated_Freq_Offset[2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i3_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Accumulated_Freq_Offset_i0_i3 (.D(n87_adj_1641[3]), 
            .SP(n14600), .CK(Main_Clock), .SR(n14584), .Q(Accumulated_Freq_Offset[3]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i3.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i7_3_lut (.A(n5100[6]), 
            .B(Accumulated_Freq_Offset[6]), .C(Harmonic[0]), .Z(n89[6]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i7_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Accumulated_Freq_Offset_i0_i4 (.D(n87_adj_1641[4]), 
            .SP(n14600), .CK(Main_Clock), .SR(n14584), .Q(Accumulated_Freq_Offset[4]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i4.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i4.SRMODE = "CE_OVER_LSR";
    FA2 Accumulated_Frequency_1020_add_4_13 (.A0(GND_net), .B0(n9877), .C0(n9878), 
        .D0(n9982), .CI0(n9982), .A1(GND_net), .B1(n9875), .C1(n9876), 
        .D1(n15249), .CI1(n15249), .CO0(n15249), .CO1(n9984), .S0(n69[11]), 
        .S1(n69[12]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_1020_add_4_13.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1020_add_4_13.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Accumulated_Freq_Offset_i0_i5 (.D(n87_adj_1641[5]), 
            .SP(n14600), .CK(Main_Clock), .SR(n14584), .Q(Accumulated_Freq_Offset[5]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i5.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Accumulated_Freq_Offset_i0_i6 (.D(n87_adj_1641[6]), 
            .SP(n14600), .CK(Main_Clock), .SR(n14584), .Q(Accumulated_Freq_Offset[6]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i6.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Accumulated_Freq_Offset_i0_i7 (.D(n87_adj_1641[7]), 
            .SP(n14600), .CK(Main_Clock), .SR(n14584), .Q(Accumulated_Freq_Offset[7]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i7.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Accumulated_Freq_Offset_i0_i8 (.D(n87_adj_1641[8]), 
            .SP(n14600), .CK(Main_Clock), .SR(n14584), .Q(Accumulated_Freq_Offset[8]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i8.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Accumulated_Freq_Offset_i0_i9 (.D(n87_adj_1641[9]), 
            .SP(n14600), .CK(Main_Clock), .SR(n14584), .Q(Accumulated_Freq_Offset[9]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i9.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Accumulated_Freq_Offset_i0_i10 (.D(n87_adj_1641[10]), 
            .SP(n14600), .CK(Main_Clock), .SR(n14584), .Q(Accumulated_Freq_Offset[10]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i10.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Accumulated_Freq_Offset_i0_i11 (.D(n87_adj_1641[11]), 
            .SP(n14600), .CK(Main_Clock), .SR(n14584), .Q(Accumulated_Freq_Offset[11]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i11.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Accumulated_Freq_Offset_i0_i12 (.D(n87_adj_1641[12]), 
            .SP(n14600), .CK(Main_Clock), .SR(n14584), .Q(Accumulated_Freq_Offset[12]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i12.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Accumulated_Freq_Offset_i0_i13 (.D(n87_adj_1641[13]), 
            .SP(n14600), .CK(Main_Clock), .SR(n14584), .Q(Accumulated_Freq_Offset[13]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i13.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Accumulated_Freq_Offset_i0_i14 (.D(n87_adj_1641[14]), 
            .SP(n14600), .CK(Main_Clock), .SR(n14584), .Q(Accumulated_Freq_Offset[14]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i14.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Accumulated_Freq_Offset_i0_i15 (.D(n87_adj_1641[15]), 
            .SP(n14600), .CK(Main_Clock), .SR(n14584), .Q(Accumulated_Freq_Offset[15]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i15.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Accumulated_Offset_i0_i1 (.D(n89[1]), 
            .SP(n14612), .CK(Main_Clock), .SR(n7612), .Q(Accumulated_Offset[1]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i1.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Accumulated_Offset_i0_i2 (.D(n89[2]), 
            .SP(n14612), .CK(Main_Clock), .SR(n7612), .Q(Accumulated_Offset[2]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i2.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Accumulated_Offset_i0_i3 (.D(n89[3]), 
            .SP(n14612), .CK(Main_Clock), .SR(n7612), .Q(Accumulated_Offset[3]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i3.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Accumulated_Offset_i0_i4 (.D(n89[4]), 
            .SP(n14612), .CK(Main_Clock), .SR(n7612), .Q(Accumulated_Offset[4]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i4.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Accumulated_Offset_i0_i5 (.D(n89[5]), 
            .SP(n14612), .CK(Main_Clock), .SR(n7612), .Q(Accumulated_Offset[5]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i5.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i5.SRMODE = "CE_OVER_LSR";
    FA2 Accumulated_Frequency_1020_add_4_11 (.A0(GND_net), .B0(n9881), .C0(n9882), 
        .D0(n9980), .CI0(n9980), .A1(GND_net), .B1(n9879), .C1(n9880), 
        .D1(n15246), .CI1(n15246), .CO0(n15246), .CO1(n9982), .S0(n69[9]), 
        .S1(n69[10]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_1020_add_4_11.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1020_add_4_11.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_1020_add_4_9 (.A0(GND_net), .B0(n9885), .C0(n9886), 
        .D0(n9978), .CI0(n9978), .A1(GND_net), .B1(n9883), .C1(n9884), 
        .D1(n15243), .CI1(n15243), .CO0(n15243), .CO1(n9980), .S0(n69[7]), 
        .S1(n69[8]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_1020_add_4_9.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1020_add_4_9.INIT1 = "0xc33c";
    SamplePos_RAM sp_ram (.GND_net(GND_net), .Main_Clock(Main_Clock), .VCC_net(VCC_net), 
            .Sample_Pos_WE(Sample_Pos_WE), .Sample_Pos_Read({Sample_Pos_Read}), 
            .Harmonic({Harmonic}), .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@11(27[16],35[3])"*/
    Sine_LUT sin_lut (.GND_net(GND_net), .Main_Clock(Main_Clock), .VCC_net(VCC_net), 
            .Sample_Value({Sample_Value}), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(38[11],45[3])"*/
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=38, LSE_RLINE=48 *) FD1P3XZ Sample_Pos_WE_c (.D(Sample_Pos_WE_N_404), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(n14611), .Q(Sample_Pos_WE));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Pos_WE_c.REGSET = "RESET";
    defparam Sample_Pos_WE_c.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module SamplePos_RAM
//

module SamplePos_RAM (input GND_net, input Main_Clock, input VCC_net, 
            input Sample_Pos_WE, output [15:0]Sample_Pos_Read, input [7:0]Harmonic, 
            input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(21[7],21[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  lscc_ram_dq_inst (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@9(104[99],114[34])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(21[7],21[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  inst0 (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@9(376[44],386[47])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(21[7],21[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@9(820[222],828[71])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(21[7],21[17])"*/
    
    wire wr_en_i_N_406;
    
    (* lut_function="(!(A))" *) LUT4 wr_en_i_I_0_1_lut (.A(Sample_Pos_WE), 
            .Z(wr_en_i_N_406));   /* synthesis lineinfo="@9(1952[37],1952[47])"*/
    defparam wr_en_i_I_0_1_lut.INIT = "0x5555";
    (* syn_instantiated=1, LSE_LINE_FILE_ID=66, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=820, LSE_RLINE=828 *) EBR_B \iCE40UP.sp4k  (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(GND_net), .RADDR7(Harmonic[7]), 
            .RADDR6(Harmonic[6]), .RADDR5(Harmonic[5]), .RADDR4(Harmonic[4]), 
            .RADDR3(Harmonic[3]), .RADDR2(Harmonic[2]), .RADDR1(Harmonic[1]), 
            .RADDR0(Harmonic[0]), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(Harmonic[7]), .WADDR6(Harmonic[6]), 
            .WADDR5(Harmonic[5]), .WADDR4(Harmonic[4]), .WADDR3(Harmonic[3]), 
            .WADDR2(Harmonic[2]), .WADDR1(Harmonic[1]), .WADDR0(Harmonic[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(Sample_Position[15]), 
            .WDATA14(Sample_Position[14]), .WDATA13(Sample_Position[13]), 
            .WDATA12(Sample_Position[12]), .WDATA11(Sample_Position[11]), 
            .WDATA10(Sample_Position[10]), .WDATA9(Sample_Position[9]), 
            .WDATA8(Sample_Position[8]), .WDATA7(Sample_Position[7]), .WDATA6(Sample_Position[6]), 
            .WDATA5(Sample_Position[5]), .WDATA4(Sample_Position[4]), .WDATA3(Sample_Position[3]), 
            .WDATA2(Sample_Position[2]), .WDATA1(Sample_Position[1]), .WDATA0(Sample_Position[0]), 
            .RCLKE(VCC_net), .RCLK(Main_Clock), .RE(wr_en_i_N_406), .WCLKE(VCC_net), 
            .WCLK(Main_Clock), .WE(Sample_Pos_WE), .RDATA15(Sample_Pos_Read[15]), 
            .RDATA14(Sample_Pos_Read[14]), .RDATA13(Sample_Pos_Read[13]), 
            .RDATA12(Sample_Pos_Read[12]), .RDATA11(Sample_Pos_Read[11]), 
            .RDATA10(Sample_Pos_Read[10]), .RDATA9(Sample_Pos_Read[9]), 
            .RDATA8(Sample_Pos_Read[8]), .RDATA7(Sample_Pos_Read[7]), .RDATA6(Sample_Pos_Read[6]), 
            .RDATA5(Sample_Pos_Read[5]), .RDATA4(Sample_Pos_Read[4]), .RDATA3(Sample_Pos_Read[3]), 
            .RDATA2(Sample_Pos_Read[2]), .RDATA1(Sample_Pos_Read[1]), .RDATA0(Sample_Pos_Read[0]));   /* synthesis lineinfo="@9(820[222],828[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000";
    defparam \iCE40UP.sp4k .INIT_1 = "0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E";
    defparam \iCE40UP.sp4k .INIT_2 = "0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28";
    defparam \iCE40UP.sp4k .INIT_3 = "0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85";
    defparam \iCE40UP.sp4k .INIT_4 = "0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E";
    defparam \iCE40UP.sp4k .INIT_5 = "0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2";
    defparam \iCE40UP.sp4k .INIT_6 = "0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666";
    defparam \iCE40UP.sp4k .INIT_7 = "0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E";
    defparam \iCE40UP.sp4k .INIT_8 = "0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB";
    defparam \iCE40UP.sp4k .INIT_9 = "0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB";
    defparam \iCE40UP.sp4k .INIT_A = "0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28";
    defparam \iCE40UP.sp4k .INIT_B = "0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7";
    defparam \iCE40UP.sp4k .INIT_C = "0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147";
    defparam \iCE40UP.sp4k .INIT_D = "0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28";
    defparam \iCE40UP.sp4k .INIT_E = "0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E";
    defparam \iCE40UP.sp4k .INIT_F = "0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "16";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "16";
    
endmodule

//
// Verilog Description of module Sine_LUT
//

module Sine_LUT (input GND_net, input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(21[7],21[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  lscc_rom_inst (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Value({Sample_Value}), 
            .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@13(99[99],107[34])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455") 
//

module \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  (input GND_net, 
            input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(21[7],21[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  u_rom (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Value({Sample_Value}), 
            .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@13(340[44],350[47])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455") 
//

module \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  (input GND_net, 
            input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(21[7],21[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[7].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[15] (Sample_Value[15]), 
            .\Sample_Value[14] (Sample_Value[14]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[6].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[13] (Sample_Value[13]), 
            .\Sample_Value[12] (Sample_Value[12]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[5].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[11] (Sample_Value[11]), 
            .\Sample_Value[10] (Sample_Value[10]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[4].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[9] (Sample_Value[9]), 
            .\Sample_Value[8] (Sample_Value[8]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[3].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[7] (Sample_Value[7]), 
            .\Sample_Value[6] (Sample_Value[6]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[5] (Sample_Value[5]), 
            .\Sample_Value[4] (Sample_Value[4]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[3] (Sample_Value[3]), 
            .\Sample_Value[2] (Sample_Value[2]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[1] (Sample_Value[1]), 
            .\Sample_Value[0] (Sample_Value[0]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[15] , 
            output \Sample_Value[14] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(21[7],21[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=65, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[15] ), .RDATA3(\Sample_Value[14] ));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E";
    defparam \iCE40UP.sp4k .INIT_1 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_2 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_3 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_4 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_5 = "0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_6 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_7 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_8 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_9 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_A = "0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_B = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_C = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_D = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_E = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_F = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[13] , 
            output \Sample_Value[12] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(21[7],21[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=65, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[13] ), .RDATA3(\Sample_Value[12] ));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E";
    defparam \iCE40UP.sp4k .INIT_1 = "0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E";
    defparam \iCE40UP.sp4k .INIT_2 = "0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C";
    defparam \iCE40UP.sp4k .INIT_3 = "0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5";
    defparam \iCE40UP.sp4k .INIT_4 = "0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5";
    defparam \iCE40UP.sp4k .INIT_6 = "0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E";
    defparam \iCE40UP.sp4k .INIT_7 = "0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E";
    defparam \iCE40UP.sp4k .INIT_8 = "0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F";
    defparam \iCE40UP.sp4k .INIT_9 = "0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87";
    defparam \iCE40UP.sp4k .INIT_A = "0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87";
    defparam \iCE40UP.sp4k .INIT_B = "0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_C = "0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_D = "0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_E = "0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3";
    defparam \iCE40UP.sp4k .INIT_F = "0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[11] , 
            output \Sample_Value[10] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(21[7],21[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=65, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[11] ), .RDATA3(\Sample_Value[10] ));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F";
    defparam \iCE40UP.sp4k .INIT_2 = "0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5";
    defparam \iCE40UP.sp4k .INIT_3 = "0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E";
    defparam \iCE40UP.sp4k .INIT_4 = "0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C";
    defparam \iCE40UP.sp4k .INIT_5 = "0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787";
    defparam \iCE40UP.sp4k .INIT_6 = "0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69";
    defparam \iCE40UP.sp4k .INIT_7 = "0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578";
    defparam \iCE40UP.sp4k .INIT_8 = "0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096";
    defparam \iCE40UP.sp4k .INIT_9 = "0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1";
    defparam \iCE40UP.sp4k .INIT_A = "0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369";
    defparam \iCE40UP.sp4k .INIT_B = "0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E";
    defparam \iCE40UP.sp4k .INIT_C = "0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3";
    defparam \iCE40UP.sp4k .INIT_D = "0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387";
    defparam \iCE40UP.sp4k .INIT_E = "0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A";
    defparam \iCE40UP.sp4k .INIT_F = "0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[9] , 
            output \Sample_Value[8] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(21[7],21[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=65, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[9] ), .RDATA3(\Sample_Value[8] ));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C";
    defparam \iCE40UP.sp4k .INIT_2 = "0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C";
    defparam \iCE40UP.sp4k .INIT_3 = "0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0";
    defparam \iCE40UP.sp4k .INIT_4 = "0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C";
    defparam \iCE40UP.sp4k .INIT_5 = "0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B";
    defparam \iCE40UP.sp4k .INIT_6 = "0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1";
    defparam \iCE40UP.sp4k .INIT_7 = "0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3";
    defparam \iCE40UP.sp4k .INIT_8 = "0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0";
    defparam \iCE40UP.sp4k .INIT_9 = "0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C";
    defparam \iCE40UP.sp4k .INIT_A = "0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278";
    defparam \iCE40UP.sp4k .INIT_B = "0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D";
    defparam \iCE40UP.sp4k .INIT_C = "0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3";
    defparam \iCE40UP.sp4k .INIT_D = "0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0";
    defparam \iCE40UP.sp4k .INIT_E = "0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3";
    defparam \iCE40UP.sp4k .INIT_F = "0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[7] , 
            output \Sample_Value[6] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(21[7],21[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=65, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[7] ), .RDATA3(\Sample_Value[6] ));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F";
    defparam \iCE40UP.sp4k .INIT_2 = "0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396";
    defparam \iCE40UP.sp4k .INIT_3 = "0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3";
    defparam \iCE40UP.sp4k .INIT_4 = "0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A";
    defparam \iCE40UP.sp4k .INIT_6 = "0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E";
    defparam \iCE40UP.sp4k .INIT_7 = "0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0";
    defparam \iCE40UP.sp4k .INIT_8 = "0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F";
    defparam \iCE40UP.sp4k .INIT_9 = "0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0";
    defparam \iCE40UP.sp4k .INIT_A = "0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487";
    defparam \iCE40UP.sp4k .INIT_B = "0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5";
    defparam \iCE40UP.sp4k .INIT_C = "0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C";
    defparam \iCE40UP.sp4k .INIT_D = "0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C";
    defparam \iCE40UP.sp4k .INIT_E = "0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96";
    defparam \iCE40UP.sp4k .INIT_F = "0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[5] , 
            output \Sample_Value[4] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(21[7],21[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=65, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[5] ), .RDATA3(\Sample_Value[4] ));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E";
    defparam \iCE40UP.sp4k .INIT_2 = "0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A";
    defparam \iCE40UP.sp4k .INIT_3 = "0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C";
    defparam \iCE40UP.sp4k .INIT_4 = "0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369";
    defparam \iCE40UP.sp4k .INIT_5 = "0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1";
    defparam \iCE40UP.sp4k .INIT_6 = "0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C";
    defparam \iCE40UP.sp4k .INIT_7 = "0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B";
    defparam \iCE40UP.sp4k .INIT_8 = "0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969";
    defparam \iCE40UP.sp4k .INIT_9 = "0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D";
    defparam \iCE40UP.sp4k .INIT_A = "0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3";
    defparam \iCE40UP.sp4k .INIT_B = "0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278";
    defparam \iCE40UP.sp4k .INIT_C = "0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69";
    defparam \iCE40UP.sp4k .INIT_D = "0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3";
    defparam \iCE40UP.sp4k .INIT_E = "0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5";
    defparam \iCE40UP.sp4k .INIT_F = "0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[3] , 
            output \Sample_Value[2] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(21[7],21[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=65, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[3] ), .RDATA3(\Sample_Value[2] ));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4";
    defparam \iCE40UP.sp4k .INIT_1 = "0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A";
    defparam \iCE40UP.sp4k .INIT_2 = "0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1";
    defparam \iCE40UP.sp4k .INIT_3 = "0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E";
    defparam \iCE40UP.sp4k .INIT_4 = "0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA";
    defparam \iCE40UP.sp4k .INIT_5 = "0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78";
    defparam \iCE40UP.sp4k .INIT_6 = "0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C";
    defparam \iCE40UP.sp4k .INIT_7 = "0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7";
    defparam \iCE40UP.sp4k .INIT_8 = "0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0";
    defparam \iCE40UP.sp4k .INIT_9 = "0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E";
    defparam \iCE40UP.sp4k .INIT_A = "0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63";
    defparam \iCE40UP.sp4k .INIT_B = "0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1";
    defparam \iCE40UP.sp4k .INIT_C = "0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5";
    defparam \iCE40UP.sp4k .INIT_D = "0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27";
    defparam \iCE40UP.sp4k .INIT_E = "0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8";
    defparam \iCE40UP.sp4k .INIT_F = "0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[1] , 
            output \Sample_Value[0] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(21[7],21[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=65, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[1] ), .RDATA3(\Sample_Value[0] ));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44";
    defparam \iCE40UP.sp4k .INIT_1 = "0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA";
    defparam \iCE40UP.sp4k .INIT_2 = "0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE";
    defparam \iCE40UP.sp4k .INIT_3 = "0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA";
    defparam \iCE40UP.sp4k .INIT_4 = "0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077";
    defparam \iCE40UP.sp4k .INIT_5 = "0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966";
    defparam \iCE40UP.sp4k .INIT_6 = "0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00";
    defparam \iCE40UP.sp4k .INIT_7 = "0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933";
    defparam \iCE40UP.sp4k .INIT_8 = "0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF";
    defparam \iCE40UP.sp4k .INIT_9 = "0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC";
    defparam \iCE40UP.sp4k .INIT_A = "0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500";
    defparam \iCE40UP.sp4k .INIT_B = "0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966";
    defparam \iCE40UP.sp4k .INIT_C = "0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE";
    defparam \iCE40UP.sp4k .INIT_D = "0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555";
    defparam \iCE40UP.sp4k .INIT_E = "0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177";
    defparam \iCE40UP.sp4k .INIT_F = "0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module PLL_Primitive_48MHz
//

module PLL_Primitive_48MHz (input GND_net, input i_Clock_c, output Main_Clock, 
            input reset_n_c);
    
    (* is_clock=1 *) wire i_Clock_c;   /* synthesis lineinfo="@14(3[14],3[21])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(21[7],21[17])"*/
    
    wire Feedback;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=55, LSE_LCOL=22, LSE_RCOL=91, LSE_LLINE=24, LSE_RLINE=24 *) PLL_B u_PLL_B (.REFERENCECLK(i_Clock_c), 
            .FEEDBACK(Feedback), .DYNAMICDELAY7(GND_net), .DYNAMICDELAY6(GND_net), 
            .DYNAMICDELAY5(GND_net), .DYNAMICDELAY4(GND_net), .DYNAMICDELAY3(GND_net), 
            .DYNAMICDELAY2(GND_net), .DYNAMICDELAY1(GND_net), .DYNAMICDELAY0(GND_net), 
            .BYPASS(GND_net), .RESET_N(reset_n_c), .SCLK(GND_net), .SDI(GND_net), 
            .LATCH(GND_net), .INTFBOUT(Feedback), .OUTCORE(Main_Clock));   /* synthesis lineinfo="@14(24[22],24[91])"*/
    defparam u_PLL_B.FEEDBACK_PATH = "SIMPLE";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
    defparam u_PLL_B.FDA_FEEDBACK = "0";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
    defparam u_PLL_B.FDA_RELATIVE = "0";
    defparam u_PLL_B.SHIFTREG_DIV_MODE = "0";
    defparam u_PLL_B.PLLOUT_SELECT_PORTA = "GENCLK";
    defparam u_PLL_B.PLLOUT_SELECT_PORTB = "GENCLK";
    defparam u_PLL_B.DIVR = "0";
    defparam u_PLL_B.DIVF = "63";
    defparam u_PLL_B.DIVQ = "4";
    defparam u_PLL_B.FILTER_RANGE = "1";
    defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR = "NONE";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTA = "0";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTB = "0";
    defparam u_PLL_B.TEST_MODE = "0";
    defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK = "12.000000";
    
endmodule

//
// Verilog Description of module ADC_SPI_In
//

module ADC_SPI_In (output \ADC_Data[4][6] , output \ADC_Data[4][7] , output \ADC_Data[4][8] , 
            output \ADC_Data[4][9] , output \ADC_Data[4][10] , output ADC_Data_Received, 
            output [15:0]\ADC_Data[5] , output [15:0]\ADC_Data[0] , input reset_n_c, 
            input Main_Clock, input i_ADC_CS, output \ADC_Data[1][0] , 
            output \ADC_Data[1][1] , output \ADC_Data[1][2] , output \ADC_Data[1][3] , 
            output \ADC_Data[1][4] , output \ADC_Data[1][5] , output \ADC_Data[1][6] , 
            output \ADC_Data[1][7] , output \ADC_Data[1][8] , output \ADC_Data[1][9] , 
            output \ADC_Data[1][10] , output \ADC_Data[2][0] , output \ADC_Data[2][1] , 
            output \ADC_Data[6][0] , output \ADC_Data[2][2] , output \ADC_Data[6][1] , 
            output \ADC_Data[2][3] , output \ADC_Data[6][2] , output \ADC_Data[2][4] , 
            output \ADC_Data[2][5] , output \ADC_Data[6][3] , output \ADC_Data[2][6] , 
            output \ADC_Data[2][7] , output \ADC_Data[2][8] , output \ADC_Data[2][9] , 
            output \ADC_Data[2][10] , output \ADC_Data[3][0] , output \ADC_Data[6][4] , 
            output \ADC_Data[6][5] , output \ADC_Data[3][1] , output \ADC_Data[3][2] , 
            output \ADC_Data[3][3] , output \ADC_Data[3][4] , output \ADC_Data[3][5] , 
            output \ADC_Data[3][6] , output \ADC_Data[3][7] , output \ADC_Data[6][6] , 
            output \ADC_Data[3][8] , input i_ADC_Clock_c, output \ADC_Data[6][7] , 
            output \ADC_Data[3][9] , output \ADC_Data[3][10] , output \ADC_Data[4][0] , 
            output \ADC_Data[4][1] , output \ADC_Data[4][2] , output \ADC_Data[4][3] , 
            output \ADC_Data[4][4] , output \ADC_Data[4][5] , input i_ADC_Data_c);
    
    (* is_clock=1 *) wire Clock_Stable;   /* synthesis lineinfo="@2(32[6],32[18])"*/
    (* is_clock=1 *) wire ADC_Data_Received;   /* synthesis lineinfo="@14(52[7],52[24])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(21[7],21[17])"*/
    
    wire Data_State, n9, n6872;
    wire [111:0]n226;
    wire [2:0]Count_Stable;   /* synthesis lineinfo="@2(36[12],36[24])"*/
    wire [2:0]n17;
    
    wire n9_adj_1600, n12, n6697, n6815;
    wire [3:0]Receive_Bit_3__N_662;
    
    wire n3259;
    wire [3:0]Receive_Bit;   /* synthesis lineinfo="@2(22[12],22[23])"*/
    
    wire n6829, n3354, n8843, n14597;
    wire [3:0]n10;
    wire [3:0]Receive_Byte;   /* synthesis lineinfo="@2(23[12],23[24])"*/
    
    wire n9_adj_1601, n6854, n6878, n9_adj_1602, n9_adj_1603, n14596, 
        n7757, n14613, SM_ADC_In, n14577, n14603, n6849, n5040, 
        CS_Stable, i_ADC_CS_c, n14602, n6843, n6884, n12_adj_1604, 
        n14601, n14589, n14582, n14594, n14595, n14622, n6860, 
        n9246, n6_adj_1605, n14590, n6890, n14583, n14621, n12_adj_1606;
    wire [3:0]n434;
    
    wire n14599, n6866, n14632, n14620, n14618, n3421, n11268, 
        n4111, n12_adj_1607, Clock_State, n11370, n11372, n11374, 
        CS_State, n14598, n14630, n14628, n14624, n7426, n14638, 
        n14629, n11477, n6406, n4, n7660, n12358, GND_net, VCC_net;
    
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3632_4_lut (.A(Data_State), 
            .B(\ADC_Data[4][6] ), .C(n9), .D(n6872), .Z(n226[70]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3632_4_lut.INIT = "0xccca";
    (* lut_function="(!(A))" *) LUT4 i7435_1_lut (.A(Count_Stable[0]), .Z(n17[0]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam i7435_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3634_4_lut (.A(Data_State), 
            .B(\ADC_Data[4][7] ), .C(n9_adj_1600), .D(n6872), .Z(n226[71]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3634_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3636_4_lut (.A(Data_State), 
            .B(\ADC_Data[4][8] ), .C(n12), .D(n6697), .Z(n226[72]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3636_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3638_4_lut (.A(Data_State), 
            .B(\ADC_Data[4][9] ), .C(n12), .D(n6815), .Z(n226[73]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3638_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ o_Data_Received (.D(n3354), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(n8843), .Q(ADC_Data_Received));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam o_Data_Received.REGSET = "RESET";
    defparam o_Data_Received.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3640_4_lut (.A(Data_State), 
            .B(\ADC_Data[4][10] ), .C(n12), .D(n6829), .Z(n226[74]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3640_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ Receive_Byte_i0_i0 (.D(n10[0]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(Receive_Byte[0]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i0_i0.REGSET = "RESET";
    defparam Receive_Byte_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3642_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [0]), .C(n14597), .D(n6697), .Z(n226[80]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3642_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3644_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [1]), .C(n14597), .D(n6815), .Z(n226[81]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3644_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i1  (.D(n226[0]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [0]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i1 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i1 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3646_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [2]), .C(n14597), .D(n6829), .Z(n226[82]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3646_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3526_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [3]), .C(n9_adj_1601), .D(n6854), .Z(n226[3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3526_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3648_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [3]), .C(n9_adj_1601), .D(n6878), .Z(n226[83]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3648_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3650_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [4]), .C(n9_adj_1602), .D(n6878), .Z(n226[84]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3650_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3652_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [5]), .C(n9_adj_1603), .D(n6878), .Z(n226[85]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3652_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3654_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [6]), .C(n9), .D(n6878), .Z(n226[86]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3654_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3528_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [4]), .C(n9_adj_1602), .D(n6854), .Z(n226[4]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3528_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3656_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [7]), .C(n9_adj_1600), .D(n6878), .Z(n226[87]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3656_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3658_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [8]), .C(n14596), .D(n6697), .Z(n226[88]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3658_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3530_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [5]), .C(n9_adj_1603), .D(n6854), .Z(n226[5]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3530_4_lut.INIT = "0xccca";
    FD1P3XZ Count_Stable_1019__i2 (.D(n17[2]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n7757), .Q(Count_Stable[2]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam Count_Stable_1019__i2.REGSET = "RESET";
    defparam Count_Stable_1019__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Count_Stable_1019__i1 (.D(n17[1]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n7757), .Q(Count_Stable[1]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam Count_Stable_1019__i1.REGSET = "RESET";
    defparam Count_Stable_1019__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3660_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [9]), .C(n14596), .D(n6815), .Z(n226[89]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3660_4_lut.INIT = "0xccca";
    (* lut_function="(A (C)+!A (B (C (D))+!B (C)))" *) LUT4 i1_2_lut_rep_120_3_lut_4_lut (.A(Receive_Byte[3]), 
            .B(n14613), .C(SM_ADC_In), .D(Receive_Byte[0]), .Z(n14577));   /* synthesis lineinfo="@2(98[12],98[44])"*/
    defparam i1_2_lut_rep_120_3_lut_4_lut.INIT = "0xf0b0";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3532_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [6]), .C(n9), .D(n6854), .Z(n226[6]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3532_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3662_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [10]), .C(n14596), .D(n6829), .Z(n226[90]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3662_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3534_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [7]), .C(n9_adj_1600), .D(n6854), .Z(n226[7]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3534_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3536_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [8]), .C(n14603), .D(n6697), .Z(n226[8]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3536_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3538_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [9]), .C(n14603), .D(n6815), .Z(n226[9]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3538_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ Receive_Byte_i0_i3 (.D(n10[3]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(Receive_Byte[3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i0_i3.REGSET = "RESET";
    defparam Receive_Byte_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3540_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [10]), .C(n14603), .D(n6829), .Z(n226[10]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3540_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3542_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [11]), .C(n9_adj_1601), .D(n6849), .Z(n226[11]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3542_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3544_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [12]), .C(n9_adj_1602), .D(n6849), .Z(n226[12]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3544_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3546_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [13]), .C(n9_adj_1603), .D(n6849), .Z(n226[13]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3546_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3548_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [14]), .C(n9), .D(n6849), .Z(n226[14]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3548_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3550_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [15]), .C(n5040), .D(CS_Stable), .Z(n226[15]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3550_4_lut.INIT = "0xccca";
    IB i_ADC_CS_pad (.I(i_ADC_CS), .O(i_ADC_CS_c));   /* synthesis lineinfo="@14(9[14],9[22])"*/
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3552_4_lut (.A(Data_State), 
            .B(\ADC_Data[1][0] ), .C(n14602), .D(n6697), .Z(n226[16]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3552_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3554_4_lut (.A(Data_State), 
            .B(\ADC_Data[1][1] ), .C(n14602), .D(n6815), .Z(n226[17]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3554_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3556_4_lut (.A(Data_State), 
            .B(\ADC_Data[1][2] ), .C(n14602), .D(n6829), .Z(n226[18]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3556_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3558_4_lut (.A(Data_State), 
            .B(\ADC_Data[1][3] ), .C(n9_adj_1601), .D(n6843), .Z(n226[19]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3558_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3560_4_lut (.A(Data_State), 
            .B(\ADC_Data[1][4] ), .C(n9_adj_1602), .D(n6843), .Z(n226[20]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3560_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3664_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [11]), .C(n9_adj_1601), .D(n6884), .Z(n226[91]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3664_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3562_4_lut (.A(Data_State), 
            .B(\ADC_Data[1][5] ), .C(n9_adj_1603), .D(n6843), .Z(n226[21]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3562_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3564_4_lut (.A(Data_State), 
            .B(\ADC_Data[1][6] ), .C(n9), .D(n6843), .Z(n226[22]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3564_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3566_4_lut (.A(Data_State), 
            .B(\ADC_Data[1][7] ), .C(n9_adj_1600), .D(n6843), .Z(n226[23]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3566_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3568_4_lut (.A(Data_State), 
            .B(\ADC_Data[1][8] ), .C(n12_adj_1604), .D(n6697), .Z(n226[24]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3568_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3570_4_lut (.A(Data_State), 
            .B(\ADC_Data[1][9] ), .C(n12_adj_1604), .D(n6815), .Z(n226[25]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3570_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3572_4_lut (.A(Data_State), 
            .B(\ADC_Data[1][10] ), .C(n12_adj_1604), .D(n6829), .Z(n226[26]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3572_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3666_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [12]), .C(n9_adj_1602), .D(n6884), .Z(n226[92]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3666_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3574_4_lut (.A(Data_State), 
            .B(\ADC_Data[2][0] ), .C(n14601), .D(n6697), .Z(n226[32]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3574_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3668_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [13]), .C(n9_adj_1603), .D(n6884), .Z(n226[93]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3668_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ Receive_Byte_i0_i2 (.D(n10[2]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(Receive_Byte[2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i0_i2.REGSET = "RESET";
    defparam Receive_Byte_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ Receive_Byte_i0_i1 (.D(n10[1]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(Receive_Byte[1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i0_i1.REGSET = "RESET";
    defparam Receive_Byte_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ SM_ADC_In_c (.D(n11268), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(CS_Stable), .Q(SM_ADC_In));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam SM_ADC_In_c.REGSET = "RESET";
    defparam SM_ADC_In_c.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3670_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [14]), .C(n9), .D(n6884), .Z(n226[94]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3670_4_lut.INIT = "0xccca";
    (* lut_function="(A (B (C)))" *) LUT4 i6720_2_lut_rep_132_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n14589));
    defparam i6720_2_lut_rep_132_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3672_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [15]), .C(n9_adj_1600), .D(n6884), .Z(n226[95]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3672_4_lut.INIT = "0xccca";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6771_2_lut_rep_125_3_lut_4_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[3]), .D(Receive_Bit[0]), 
            .Z(n14582));
    defparam i6771_2_lut_rep_125_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3576_4_lut (.A(Data_State), 
            .B(\ADC_Data[2][1] ), .C(n14601), .D(n6815), .Z(n226[33]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3576_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i2621_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [0]), .C(n14594), .D(n6697), .Z(n226[0]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i2621_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3674_4_lut (.A(Data_State), 
            .B(\ADC_Data[6][0] ), .C(n14595), .D(n6697), .Z(n226[96]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3674_4_lut.INIT = "0xccca";
    (* lut_function="(((C+(D))+!B)+!A)" *) LUT4 i1_3_lut_4_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .D(n14622), .Z(n6815));
    defparam i1_3_lut_4_lut.INIT = "0xfff7";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3578_4_lut (.A(Data_State), 
            .B(\ADC_Data[2][2] ), .C(n14601), .D(n6829), .Z(n226[34]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3578_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3676_4_lut (.A(Data_State), 
            .B(\ADC_Data[6][1] ), .C(n14595), .D(n6815), .Z(n226[97]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3676_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3580_4_lut (.A(Data_State), 
            .B(\ADC_Data[2][3] ), .C(n9_adj_1601), .D(n6860), .Z(n226[35]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3580_4_lut.INIT = "0xccca";
    (* lut_function="((B (C+!(D))+!B (C (D)))+!A)" *) LUT4 i10250_4_lut (.A(reset_n_c), 
            .B(i_ADC_CS_c), .C(CS_Stable), .D(n9246), .Z(n6_adj_1605));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam i10250_4_lut.INIT = "0xf5dd";
    (* lut_function="(((C+!(D))+!B)+!A)" *) LUT4 i1_2_lut_3_lut_4_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(n14622), .D(Receive_Bit[0]), .Z(n6697));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0xf7ff";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3678_4_lut (.A(Data_State), 
            .B(\ADC_Data[6][2] ), .C(n14595), .D(n6829), .Z(n226[98]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3678_4_lut.INIT = "0xccca";
    (* lut_function="(A (B))" *) LUT4 i6692_2_lut_rep_156 (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .Z(n14613));
    defparam i6692_2_lut_rep_156.INIT = "0x8888";
    (* lut_function="(((C)+!B)+!A)" *) LUT4 i1_2_lut_rep_133_3_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(Receive_Byte[3]), .Z(n14590));
    defparam i1_2_lut_rep_133_3_lut.INIT = "0xf7f7";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3582_4_lut (.A(Data_State), 
            .B(\ADC_Data[2][4] ), .C(n9_adj_1602), .D(n6860), .Z(n226[36]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3582_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3584_4_lut (.A(Data_State), 
            .B(\ADC_Data[2][5] ), .C(n9_adj_1603), .D(n6860), .Z(n226[37]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3584_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3680_4_lut (.A(Data_State), 
            .B(\ADC_Data[6][3] ), .C(n9_adj_1601), .D(n6890), .Z(n226[99]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3680_4_lut.INIT = "0xccca";
    (* lut_function="(((C+(D))+!B)+!A)" *) LUT4 i1_2_lut_rep_126_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(Receive_Byte[0]), .D(Receive_Byte[3]), 
            .Z(n14583));
    defparam i1_2_lut_rep_126_3_lut_4_lut.INIT = "0xfff7";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3586_4_lut (.A(Data_State), 
            .B(\ADC_Data[2][6] ), .C(n9), .D(n6860), .Z(n226[38]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3586_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3588_4_lut (.A(Data_State), 
            .B(\ADC_Data[2][7] ), .C(n9_adj_1600), .D(n6860), .Z(n226[39]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3588_4_lut.INIT = "0xccca";
    (* lut_function="(((C+(D))+!B)+!A)" *) LUT4 i1_2_lut_3_lut_4_lut_adj_540 (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(n14622), .D(n14621), .Z(n6890));
    defparam i1_2_lut_3_lut_4_lut_adj_540.INIT = "0xfff7";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3590_4_lut (.A(Data_State), 
            .B(\ADC_Data[2][8] ), .C(n12_adj_1606), .D(n6697), .Z(n226[40]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3590_4_lut.INIT = "0xccca";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i1151_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[2]), .Z(n434[2]));   /* synthesis lineinfo="@2(94[22],94[40])"*/
    defparam i1151_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i1158_3_lut_4_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[2]), .D(Receive_Bit[3]), 
            .Z(n434[3]));   /* synthesis lineinfo="@2(94[22],94[40])"*/
    defparam i1158_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3592_4_lut (.A(Data_State), 
            .B(\ADC_Data[2][9] ), .C(n12_adj_1606), .D(n6815), .Z(n226[41]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3592_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3594_4_lut (.A(Data_State), 
            .B(\ADC_Data[2][10] ), .C(n12_adj_1606), .D(n6829), .Z(n226[42]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3594_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3596_4_lut (.A(Data_State), 
            .B(\ADC_Data[3][0] ), .C(n14599), .D(n6697), .Z(n226[48]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3596_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3682_4_lut (.A(Data_State), 
            .B(\ADC_Data[6][4] ), .C(n9_adj_1602), .D(n6890), .Z(n226[100]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3682_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3684_4_lut (.A(Data_State), 
            .B(\ADC_Data[6][5] ), .C(n9_adj_1603), .D(n6890), .Z(n226[101]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3684_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3598_4_lut (.A(Data_State), 
            .B(\ADC_Data[3][1] ), .C(n14599), .D(n6815), .Z(n226[49]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3598_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3600_4_lut (.A(Data_State), 
            .B(\ADC_Data[3][2] ), .C(n14599), .D(n6829), .Z(n226[50]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3600_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3602_4_lut (.A(Data_State), 
            .B(\ADC_Data[3][3] ), .C(n9_adj_1601), .D(n6866), .Z(n226[51]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3602_4_lut.INIT = "0xccca";
    (* lut_function="(A (C)+!A (B (C)+!B (C (D))))" *) LUT4 i2566_3_lut_4_lut (.A(n14632), 
            .B(n14620), .C(SM_ADC_In), .D(n9_adj_1600), .Z(n5040));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i2566_3_lut_4_lut.INIT = "0xf0e0";
    (* lut_function="(A (B))" *) LUT4 i1175_2_lut_rep_161 (.A(Receive_Byte[1]), 
            .B(Receive_Byte[0]), .Z(n14618));   /* synthesis lineinfo="@2(97[24],97[43])"*/
    defparam i1175_2_lut_rep_161.INIT = "0x8888";
    (* lut_function="(A (B (C)))" *) LUT4 i1182_2_lut_3_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[0]), .C(Receive_Byte[2]), .Z(n3421));   /* synthesis lineinfo="@2(97[24],97[43])"*/
    defparam i1182_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3604_4_lut (.A(Data_State), 
            .B(\ADC_Data[3][4] ), .C(n9_adj_1602), .D(n6866), .Z(n226[52]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3604_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3606_4_lut (.A(Data_State), 
            .B(\ADC_Data[3][5] ), .C(n9_adj_1603), .D(n6866), .Z(n226[53]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3606_4_lut.INIT = "0xccca";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ Clock_Stable_c (.D(n4111), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(Clock_Stable));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam Clock_Stable_c.REGSET = "RESET";
    defparam Clock_Stable_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ CS_Stable_c (.D(n6_adj_1605), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(CS_Stable));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam CS_Stable_c.REGSET = "RESET";
    defparam CS_Stable_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3608_4_lut (.A(Data_State), 
            .B(\ADC_Data[3][6] ), .C(n9), .D(n6866), .Z(n226[54]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3608_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3610_4_lut (.A(Data_State), 
            .B(\ADC_Data[3][7] ), .C(n9_adj_1600), .D(n6866), .Z(n226[55]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3610_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3686_4_lut (.A(Data_State), 
            .B(\ADC_Data[6][6] ), .C(n9), .D(n6890), .Z(n226[102]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3686_4_lut.INIT = "0xccca";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ Clock_State_c (.D(n11370), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(Clock_State));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam Clock_State_c.REGSET = "RESET";
    defparam Clock_State_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3612_4_lut (.A(Data_State), 
            .B(\ADC_Data[3][8] ), .C(n12_adj_1607), .D(n6697), .Z(n226[56]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3612_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11_3_lut (.A(Clock_State), 
            .B(i_ADC_Clock_c), .C(reset_n_c), .Z(n11370));
    defparam i11_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3688_4_lut (.A(Data_State), 
            .B(\ADC_Data[6][7] ), .C(n9_adj_1600), .D(n6890), .Z(n226[103]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3688_4_lut.INIT = "0xccca";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ Data_State_c (.D(n11372), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(Data_State));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam Data_State_c.REGSET = "RESET";
    defparam Data_State_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ CS_State_c (.D(n11374), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(CS_State));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam CS_State_c.REGSET = "RESET";
    defparam CS_State_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3614_4_lut (.A(Data_State), 
            .B(\ADC_Data[3][9] ), .C(n12_adj_1607), .D(n6815), .Z(n226[57]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3614_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i2  (.D(n226[1]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i2 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i2 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (D)+!A (B ((D)+!C)+!B (D)))" *) LUT4 i6715_3_lut_4_lut (.A(n14583), 
            .B(n14582), .C(CS_Stable), .D(ADC_Data_Received), .Z(n3354));
    defparam i6715_3_lut_4_lut.INIT = "0xff04";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3616_4_lut (.A(Data_State), 
            .B(\ADC_Data[3][10] ), .C(n12_adj_1607), .D(n6829), .Z(n226[58]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3616_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3620_4_lut (.A(Data_State), 
            .B(\ADC_Data[4][0] ), .C(n14598), .D(n6697), .Z(n226[64]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3620_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3622_4_lut (.A(Data_State), 
            .B(\ADC_Data[4][1] ), .C(n14598), .D(n6815), .Z(n226[65]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3622_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3624_4_lut (.A(Data_State), 
            .B(\ADC_Data[4][2] ), .C(n14598), .D(n6829), .Z(n226[66]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3624_4_lut.INIT = "0xccca";
    (* lut_function="(A+(B))" *) LUT4 equal_910_i11_2_lut_rep_163 (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .Z(n14620));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_910_i11_2_lut_rep_163.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+!(D))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_541 (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(n14622), .D(n14630), .Z(n6843));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_541.INIT = "0xfeff";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3626_4_lut (.A(Data_State), 
            .B(\ADC_Data[4][3] ), .C(n9_adj_1601), .D(n6872), .Z(n226[67]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3626_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3628_4_lut (.A(Data_State), 
            .B(\ADC_Data[4][4] ), .C(n9_adj_1602), .D(n6872), .Z(n226[68]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3628_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3630_4_lut (.A(Data_State), 
            .B(\ADC_Data[4][5] ), .C(n9_adj_1603), .D(n6872), .Z(n226[69]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3630_4_lut.INIT = "0xccca";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_542 (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(n14622), .D(n14621), .Z(n6854));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_542.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_543 (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(n14622), .D(n14632), .Z(n6849));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_543.INIT = "0xfffe";
    (* lut_function="((B)+!A)" *) LUT4 equal_909_i10_2_lut_rep_164 (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .Z(n14621));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_909_i10_2_lut_rep_164.INIT = "0xdddd";
    (* lut_function="((B+(C+(D)))+!A)" *) LUT4 i1_2_lut_3_lut_4_lut_adj_544 (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .C(n14622), .D(n14628), .Z(n6860));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_544.INIT = "0xfffd";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11_3_lut_adj_545 (.A(Data_State), 
            .B(i_ADC_Data_c), .C(reset_n_c), .Z(n11372));
    defparam i11_3_lut_adj_545.INIT = "0xcaca";
    (* lut_function="((B+(C+(D)))+!A)" *) LUT4 equal_953_i12_2_lut_rep_137_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n14594));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_953_i12_2_lut_rep_137_3_lut_4_lut.INIT = "0xfffd";
    (* lut_function="((B+!(C (D)))+!A)" *) LUT4 i1_2_lut_rep_138_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n14595));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_rep_138_3_lut_4_lut.INIT = "0xdfff";
    (* lut_function="((B+(C+(D)))+!A)" *) LUT4 i1_2_lut_3_lut_4_lut_adj_546 (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .C(n14622), .D(n14624), .Z(n6872));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_546.INIT = "0xfffd";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11_3_lut_adj_547 (.A(CS_State), 
            .B(i_ADC_CS_c), .C(reset_n_c), .Z(n11374));
    defparam i11_3_lut_adj_547.INIT = "0xcaca";
    (* lut_function="(A (B (D)+!B (C+(D)))+!A (C+(D)))" *) LUT4 i4929_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(n14589), .C(SM_ADC_In), .D(CS_Stable), .Z(n7426));
    defparam i4929_3_lut_4_lut.INIT = "0xff70";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut_rep_165 (.A(CS_Stable), .B(SM_ADC_In), 
            .Z(n14622));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_rep_165.INIT = "0xbbbb";
    (* lut_function="((((D)+!C)+!B)+!A)" *) LUT4 i10293_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(n14589), .C(SM_ADC_In), .D(n14583), .Z(n11268));
    defparam i10293_2_lut_3_lut_4_lut.INIT = "0xff7f";
    (* lut_function="(A+(((D)+!C)+!B))" *) LUT4 i1_3_lut_4_lut_adj_548 (.A(CS_Stable), 
            .B(SM_ADC_In), .C(Receive_Bit[0]), .D(n14638), .Z(n6829));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_3_lut_4_lut_adj_548.INIT = "0xffbf";
    (* lut_function="(A+((C+!(D))+!B))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_549 (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n14628), .D(n14630), .Z(n6866));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_549.INIT = "0xfbff";
    (* lut_function="(A+((C+!(D))+!B))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_550 (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n14624), .D(n14630), .Z(n6878));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_550.INIT = "0xfbff";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_551 (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n14624), .D(n14629), .Z(n6884));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_551.INIT = "0xfffb";
    (* lut_function="(A+!(B))" *) LUT4 equal_1011_i11_2_lut_rep_167 (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .Z(n14624));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1011_i11_2_lut_rep_167.INIT = "0xbbbb";
    (* lut_function="(A+((C+!(D))+!B))" *) LUT4 equal_956_i12_2_lut_rep_141_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(Receive_Byte[0]), .D(Receive_Bit[3]), 
            .Z(n14598));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_956_i12_2_lut_rep_141_3_lut_4_lut.INIT = "0xfbff";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !((C+!(D))+!B))" *) LUT4 Receive_Byte_i1_i4_4_lut (.A(Receive_Byte[3]), 
            .B(n3421), .C(n7426), .D(n14577), .Z(n10[3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i1_i4_4_lut.INIT = "0xa6a0";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !((C+!(D))+!B))" *) LUT4 Receive_Byte_i1_i3_4_lut (.A(Receive_Byte[2]), 
            .B(n14618), .C(n7426), .D(n11477), .Z(n10[2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i1_i3_4_lut.INIT = "0xa6a0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i3  (.D(n226[2]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i3 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i3 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i4  (.D(n226[3]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i4 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i4 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i5  (.D(n226[4]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [4]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i5 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i5 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i6  (.D(n226[5]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [5]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i6 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i6 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i7  (.D(n226[6]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [6]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i7 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i7 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i8  (.D(n226[7]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [7]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i8 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i8 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i9  (.D(n226[8]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [8]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i9 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i9 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i10  (.D(n226[9]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [9]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i10 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i10 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i11  (.D(n226[10]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [10]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i11 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i11 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i12  (.D(n226[11]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [11]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i12 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i12 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i13  (.D(n226[12]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [12]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i13 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i13 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i14  (.D(n226[13]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [13]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i14 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i14 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i15  (.D(n226[14]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [14]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i15 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i15 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i16  (.D(n226[15]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [15]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i16 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i16 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i17  (.D(n226[16]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i17 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i17 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i18  (.D(n226[17]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i18 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i18 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i19  (.D(n226[18]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i19 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i19 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i20  (.D(n226[19]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i20 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i20 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i21  (.D(n226[20]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i21 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i21 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i22  (.D(n226[21]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i22 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i22 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i23  (.D(n226[22]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i23 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i23 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i24  (.D(n226[23]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i24 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i24 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i25  (.D(n226[24]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][8] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i25 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i25 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i26  (.D(n226[25]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][9] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i26 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i26 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i27  (.D(n226[26]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][10] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i27 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i27 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i33  (.D(n226[32]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i33 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i33 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i34  (.D(n226[33]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i34 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i34 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i35  (.D(n226[34]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i35 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i35 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i36  (.D(n226[35]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i36 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i36 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i37  (.D(n226[36]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i37 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i37 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i38  (.D(n226[37]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i38 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i38 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i39  (.D(n226[38]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i39 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i39 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i40  (.D(n226[39]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i40 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i40 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i41  (.D(n226[40]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][8] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i41 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i41 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i42  (.D(n226[41]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][9] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i42 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i42 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i43  (.D(n226[42]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][10] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i43 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i43 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i49  (.D(n226[48]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i49 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i49 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i50  (.D(n226[49]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i50 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i50 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i51  (.D(n226[50]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i51 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i51 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i52  (.D(n226[51]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i52 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i52 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i53  (.D(n226[52]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i53 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i53 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i54  (.D(n226[53]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i54 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i54 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i55  (.D(n226[54]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i55 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i55 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i56  (.D(n226[55]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i56 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i56 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i57  (.D(n226[56]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][8] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i57 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i57 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i58  (.D(n226[57]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][9] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i58 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i58 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i59  (.D(n226[58]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][10] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i59 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i59 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i65  (.D(n226[64]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i65 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i65 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i66  (.D(n226[65]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i66 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i66 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i67  (.D(n226[66]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i67 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i67 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i68  (.D(n226[67]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i68 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i68 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i69  (.D(n226[68]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i69 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i69 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i70  (.D(n226[69]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i70 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i70 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i71  (.D(n226[70]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i71 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i71 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i72  (.D(n226[71]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i72 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i72 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i73  (.D(n226[72]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][8] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i73 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i73 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i74  (.D(n226[73]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][9] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i74 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i74 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i75  (.D(n226[74]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][10] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i75 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i75 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i81  (.D(n226[80]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [0]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i81 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i81 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i82  (.D(n226[81]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i82 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i82 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i83  (.D(n226[82]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i83 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i83 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i84  (.D(n226[83]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i84 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i84 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i85  (.D(n226[84]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [4]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i85 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i85 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i86  (.D(n226[85]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [5]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i86 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i86 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i87  (.D(n226[86]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [6]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i87 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i87 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i88  (.D(n226[87]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [7]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i88 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i88 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i89  (.D(n226[88]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [8]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i89 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i89 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i90  (.D(n226[89]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [9]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i90 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i90 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i91  (.D(n226[90]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [10]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i91 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i91 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i92  (.D(n226[91]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [11]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i92 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i92 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i93  (.D(n226[92]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [12]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i93 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i93 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i94  (.D(n226[93]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [13]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i94 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i94 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i95  (.D(n226[94]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [14]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i95 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i95 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i96  (.D(n226[95]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [15]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i96 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i96 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i97  (.D(n226[96]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i97 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i97 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i98  (.D(n226[97]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i98 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i98 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i99  (.D(n226[98]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i99 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i99 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i100  (.D(n226[99]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i100 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i100 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i101  (.D(n226[100]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i101 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i101 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i102  (.D(n226[101]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i102 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i102 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i103  (.D(n226[102]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i103 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i103 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ \r_Bytes_In[0]__i104  (.D(n226[103]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i104 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i104 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Count_Stable_1019__i0 (.D(n17[0]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n7757), .Q(Count_Stable[0]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam Count_Stable_1019__i0.REGSET = "RESET";
    defparam Count_Stable_1019__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_552 (.A(Receive_Bit[3]), 
            .B(n14589), .C(n14583), .D(SM_ADC_In), .Z(n11477));
    defparam i1_2_lut_3_lut_4_lut_adj_552.INIT = "0x8000";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !((C+!(D))+!B))" *) LUT4 Receive_Byte_i1_i2_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[0]), .C(n7426), .D(n11477), .Z(n10[1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i1_i2_4_lut.INIT = "0xa6a0";
    (* lut_function="(!(A+(B)))" *) LUT4 i10234_2_lut (.A(SM_ADC_In), .B(CS_Stable), 
            .Z(n8843));
    defparam i10234_2_lut.INIT = "0x1111";
    (* lut_function="((B)+!A)" *) LUT4 equal_1013_i11_2_lut_rep_171 (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .Z(n14628));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1013_i11_2_lut_rep_171.INIT = "0xdddd";
    (* lut_function="((B+(C+!(D)))+!A)" *) LUT4 equal_951_i12_2_lut_rep_144_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(Receive_Byte[0]), .D(Receive_Bit[3]), 
            .Z(n14601));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_951_i12_2_lut_rep_144_3_lut_4_lut.INIT = "0xfdff";
    (* lut_function="(A+!(B))" *) LUT4 equal_1015_i10_2_lut_rep_172 (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .Z(n14629));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1015_i10_2_lut_rep_172.INIT = "0xbbbb";
    (* lut_function="(A+((C+!(D))+!B))" *) LUT4 equal_1006_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n12_adj_1607));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1006_i12_2_lut_3_lut_4_lut.INIT = "0xfbff";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 equal_1008_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n12_adj_1604));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1008_i12_2_lut_3_lut_4_lut.INIT = "0xfffb";
    (* lut_function="(A+(((D)+!C)+!B))" *) LUT4 equal_1004_i12_2_lut_rep_139_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n14596));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1004_i12_2_lut_rep_139_3_lut_4_lut.INIT = "0xffbf";
    (* lut_function="(A (B))" *) LUT4 i6445_2_lut_rep_173 (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .Z(n14630));
    defparam i6445_2_lut_rep_173.INIT = "0x8888";
    (* lut_function="((((D)+!C)+!B)+!A)" *) LUT4 equal_948_i12_2_lut_rep_140_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n14597));
    defparam equal_948_i12_2_lut_rep_140_3_lut_4_lut.INIT = "0xff7f";
    (* lut_function="(((C+!(D))+!B)+!A)" *) LUT4 equal_943_i12_2_lut_rep_142_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n14599));
    defparam equal_943_i12_2_lut_rep_142_3_lut_4_lut.INIT = "0xf7ff";
    (* lut_function="(!(A (B)))" *) LUT4 i10240_2_lut (.A(Receive_Bit[0]), 
            .B(SM_ADC_In), .Z(Receive_Bit_3__N_662[0]));
    defparam i10240_2_lut.INIT = "0x7777";
    (* lut_function="(((C+(D))+!B)+!A)" *) LUT4 equal_952_i12_2_lut_rep_145_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n14602));
    defparam equal_952_i12_2_lut_rep_145_3_lut_4_lut.INIT = "0xfff7";
    (* lut_function="(!(A))" *) LUT4 i1051_1_lut (.A(CS_Stable), .Z(n3259));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam i1051_1_lut.INIT = "0x5555";
    (* lut_function="(A+(B))" *) LUT4 equal_961_i10_2_lut_rep_175 (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .Z(n14632));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_961_i10_2_lut_rep_175.INIT = "0xeeee";
    (* lut_function="(A+(B+((D)+!C)))" *) LUT4 equal_1005_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n12));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1005_i12_2_lut_3_lut_4_lut.INIT = "0xffef";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 equal_1016_i12_2_lut_rep_146_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n14603));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1016_i12_2_lut_rep_146_3_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+!(D))))" *) LUT4 equal_1014_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n12_adj_1606));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1014_i12_2_lut_3_lut_4_lut.INIT = "0xfeff";
    (* lut_function="(A (B+(C+!(D)))+!A !((C+!(D))+!B))" *) LUT4 i2042_4_lut (.A(Clock_Stable), 
            .B(i_ADC_Clock_c), .C(n6406), .D(n4), .Z(n4111));
    defparam i2042_4_lut.INIT = "0xacaa";
    (* lut_function="(A+((C)+!B))" *) LUT4 i2_3_lut (.A(Count_Stable[0]), 
            .B(Count_Stable[1]), .C(Count_Stable[2]), .Z(n6406));   /* synthesis lineinfo="@2(64[9],64[26])"*/
    defparam i2_3_lut.INIT = "0xfbfb";
    (* lut_function="(A+(B+!(C)))" *) LUT4 i1_2_lut_3_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[1]), .Z(n9_adj_1603));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_3_lut.INIT = "0xefef";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut_adj_553 (.A(Receive_Bit[0]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[1]), .Z(n9_adj_1600));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_3_lut_adj_553.INIT = "0xfefe";
    (* lut_function="(A+!(B (C)))" *) LUT4 i1_2_lut_3_lut_adj_554 (.A(Receive_Bit[2]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[1]), .Z(n9_adj_1602));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_3_lut_adj_554.INIT = "0xbfbf";
    (* lut_function="(A+((C)+!B))" *) LUT4 i1_2_lut_3_lut_adj_555 (.A(Receive_Bit[2]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[1]), .Z(n9));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_3_lut_adj_555.INIT = "0xfbfb";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut_rep_181 (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .Z(n14638));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_rep_181.INIT = "0xbbbb";
    (* lut_function="(A+((C)+!B))" *) LUT4 i1_2_lut_3_lut_adj_556 (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9_adj_1601));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_3_lut_adj_556.INIT = "0xfbfb";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1144_2_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .Z(n434[1]));   /* synthesis lineinfo="@2(94[22],94[40])"*/
    defparam i1144_2_lut.INIT = "0x6666";
    (* lut_function="(!(A+!(B ((D)+!C)+!B !(C))))" *) LUT4 i10274_4_lut (.A(CS_Stable), 
            .B(n14583), .C(SM_ADC_In), .D(n14582), .Z(n7660));
    defparam i10274_4_lut.INIT = "0x4505";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i7444_3_lut (.A(Count_Stable[2]), 
            .B(Count_Stable[1]), .C(Count_Stable[0]), .Z(n17[2]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam i7444_3_lut.INIT = "0x6a6a";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ Receive_Bit_i0_i1 (.D(n434[1]), 
            .SP(n3259), .CK(Clock_Stable), .SR(n7660), .Q(Receive_Bit[1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Bit_i0_i1.REGSET = "RESET";
    defparam Receive_Bit_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (D)+!A !(B (C+!(D))+!B !(C (D))))" *) LUT4 i5256_2_lut_4_lut (.A(n12358), 
            .B(i_ADC_Data_c), .C(Data_State), .D(reset_n_c), .Z(n7757));
    defparam i5256_2_lut_4_lut.INIT = "0xbe00";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i1_4_lut (.A(i_ADC_CS_c), 
            .B(i_ADC_Clock_c), .C(CS_State), .D(Clock_State), .Z(n12358));
    defparam i1_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A+!(B (C (D))+!B !(C+!(D)))))" *) LUT4 i1_2_lut_4_lut (.A(n12358), 
            .B(i_ADC_Data_c), .C(Data_State), .D(reset_n_c), .Z(n4));
    defparam i1_2_lut_4_lut.INIT = "0x4100";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i7437_2_lut (.A(Count_Stable[1]), 
            .B(Count_Stable[0]), .Z(n17[1]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam i7437_2_lut.INIT = "0x6666";
    (* lut_function="(A+(B ((D)+!C)+!B (C+(D))))" *) LUT4 i6753_2_lut_4_lut (.A(n12358), 
            .B(i_ADC_Data_c), .C(Data_State), .D(n6406), .Z(n9246));
    defparam i6753_2_lut_4_lut.INIT = "0xffbe";
    (* lut_function="(A (C)+!A !((C+!(D))+!B))" *) LUT4 Receive_Byte_i1_i1_4_lut (.A(Receive_Byte[0]), 
            .B(n14590), .C(n7426), .D(SM_ADC_In), .Z(n10[0]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i1_i1_4_lut.INIT = "0xa4a0";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3522_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [1]), .C(n14594), .D(n6815), .Z(n226[1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3522_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ Receive_Bit_i0_i2 (.D(n434[2]), 
            .SP(n3259), .CK(Clock_Stable), .SR(n7660), .Q(Receive_Bit[2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Bit_i0_i2.REGSET = "RESET";
    defparam Receive_Bit_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ Receive_Bit_i0_i3 (.D(n434[3]), 
            .SP(n3259), .CK(Clock_Stable), .SR(n7660), .Q(Receive_Bit[3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Bit_i0_i3.REGSET = "RESET";
    defparam Receive_Bit_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3524_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [2]), .C(n14594), .D(n6829), .Z(n226[2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3524_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=53, LSE_RLINE=67 *) FD1P3XZ Receive_Bit_i0_i0 (.D(Receive_Bit_3__N_662[0]), 
            .SP(n3259), .CK(Clock_Stable), .SR(GND_net), .Q(Receive_Bit[0]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Bit_i0_i0.REGSET = "RESET";
    defparam Receive_Bit_i0_i0.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module Adder_U1
//

module Adder_U1 (input GND_net, output \Adder_Total[0][19] , output \Adder_Total[0][20] , 
            input n14581, input Main_Clock, input n14587, output \Adder_Total[0][17] , 
            output \Adder_Total[0][18] , output \Adder_Total[0][15] , output \Adder_Total[0][16] , 
            output \Adder_Total[0][13] , output \Adder_Total[0][14] , input VCC_net, 
            input n11488, output SM_Adder, output \Adder_Total[0][11] , 
            output \Adder_Total[0][12] , output \Adder_Total[0][9] , output \Adder_Total[0][10] , 
            output \Adder_Total[0][7] , output \Adder_Total[0][8] , output \Adder_Total[0][5] , 
            output \Adder_Total[0][6] , output \Adder_Total[0][3] , output \Adder_Total[0][4] , 
            output \Adder_Total[0][21] , output \Adder_Total[0][2] , input [15:0]Sample_Value, 
            input [10:0]\Adder_Mult[0] , input n7132, input Last_Harmonic);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(21[7],21[17])"*/
    
    wire n10041, n15141;
    wire [31:0]n4006;
    
    wire n10043;
    wire [31:0]n167;
    wire [31:0]\Adder_Total[0] ;   /* synthesis lineinfo="@14(82[21],82[32])"*/
    
    wire n10039, n15138, n10037, n15135, n10035, n15132, n10033, 
        n15129, n10031, n15126, n10029, n15123, n10027, n15120, 
        n10025, n15117, n10023, n15114, n15027;
    wire [9:0]n2840;
    wire [27:0]n1990;
    
    wire n15144, GND_net_c;
    
    FA2 add_10_add_5_21 (.A0(GND_net), .B0(\Adder_Total[0][19] ), .C0(n4006[31]), 
        .D0(n10041), .CI0(n10041), .A1(GND_net), .B1(\Adder_Total[0][20] ), 
        .C1(n4006[31]), .D1(n15141), .CI1(n15141), .CO0(n15141), .CO1(n10043), 
        .S0(n167[19]), .S1(n167[20]));   /* synthesis lineinfo="@3(51[24],51[72])"*/
    defparam add_10_add_5_21.INIT0 = "0xc33c";
    defparam add_10_add_5_21.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ SM_Adder_c (.D(VCC_net), 
            .SP(n11488), .CK(Main_Clock), .SR(n14581), .Q(SM_Adder));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam SM_Adder_c.REGSET = "RESET";
    defparam SM_Adder_c.SRMODE = "CE_OVER_LSR";
    FA2 add_10_add_5_19 (.A0(GND_net), .B0(\Adder_Total[0][17] ), .C0(n4006[31]), 
        .D0(n10039), .CI0(n10039), .A1(GND_net), .B1(\Adder_Total[0][18] ), 
        .C1(n4006[31]), .D1(n15138), .CI1(n15138), .CO0(n15138), .CO1(n10041), 
        .S0(n167[17]), .S1(n167[18]));   /* synthesis lineinfo="@3(51[24],51[72])"*/
    defparam add_10_add_5_19.INIT0 = "0xc33c";
    defparam add_10_add_5_19.INIT1 = "0xc33c";
    FA2 add_10_add_5_17 (.A0(GND_net), .B0(\Adder_Total[0][15] ), .C0(n4006[15]), 
        .D0(n10037), .CI0(n10037), .A1(GND_net), .B1(\Adder_Total[0][16] ), 
        .C1(n4006[31]), .D1(n15135), .CI1(n15135), .CO0(n15135), .CO1(n10039), 
        .S0(n167[15]), .S1(n167[16]));   /* synthesis lineinfo="@3(51[24],51[72])"*/
    defparam add_10_add_5_17.INIT0 = "0xc33c";
    defparam add_10_add_5_17.INIT1 = "0xc33c";
    FA2 add_10_add_5_15 (.A0(GND_net), .B0(\Adder_Total[0][13] ), .C0(n4006[13]), 
        .D0(n10035), .CI0(n10035), .A1(GND_net), .B1(\Adder_Total[0][14] ), 
        .C1(n4006[14]), .D1(n15132), .CI1(n15132), .CO0(n15132), .CO1(n10037), 
        .S0(n167[13]), .S1(n167[14]));   /* synthesis lineinfo="@3(51[24],51[72])"*/
    defparam add_10_add_5_15.INIT0 = "0xc33c";
    defparam add_10_add_5_15.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i22 (.D(n167[22]), 
            .SP(n14581), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[0] [22]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i22.REGSET = "RESET";
    defparam o_Accumulator__i22.SRMODE = "CE_OVER_LSR";
    FA2 add_10_add_5_13 (.A0(GND_net), .B0(\Adder_Total[0][11] ), .C0(n4006[11]), 
        .D0(n10033), .CI0(n10033), .A1(GND_net), .B1(\Adder_Total[0][12] ), 
        .C1(n4006[12]), .D1(n15129), .CI1(n15129), .CO0(n15129), .CO1(n10035), 
        .S0(n167[11]), .S1(n167[12]));   /* synthesis lineinfo="@3(51[24],51[72])"*/
    defparam add_10_add_5_13.INIT0 = "0xc33c";
    defparam add_10_add_5_13.INIT1 = "0xc33c";
    FA2 add_10_add_5_11 (.A0(GND_net), .B0(\Adder_Total[0][9] ), .C0(n4006[9]), 
        .D0(n10031), .CI0(n10031), .A1(GND_net), .B1(\Adder_Total[0][10] ), 
        .C1(n4006[10]), .D1(n15126), .CI1(n15126), .CO0(n15126), .CO1(n10033), 
        .S0(n167[9]), .S1(n167[10]));   /* synthesis lineinfo="@3(51[24],51[72])"*/
    defparam add_10_add_5_11.INIT0 = "0xc33c";
    defparam add_10_add_5_11.INIT1 = "0xc33c";
    FA2 add_10_add_5_9 (.A0(GND_net), .B0(\Adder_Total[0][7] ), .C0(n4006[7]), 
        .D0(n10029), .CI0(n10029), .A1(GND_net), .B1(\Adder_Total[0][8] ), 
        .C1(n4006[8]), .D1(n15123), .CI1(n15123), .CO0(n15123), .CO1(n10031), 
        .S0(n167[7]), .S1(n167[8]));   /* synthesis lineinfo="@3(51[24],51[72])"*/
    defparam add_10_add_5_9.INIT0 = "0xc33c";
    defparam add_10_add_5_9.INIT1 = "0xc33c";
    FA2 add_10_add_5_7 (.A0(GND_net), .B0(\Adder_Total[0][5] ), .C0(n4006[5]), 
        .D0(n10027), .CI0(n10027), .A1(GND_net), .B1(\Adder_Total[0][6] ), 
        .C1(n4006[6]), .D1(n15120), .CI1(n15120), .CO0(n15120), .CO1(n10029), 
        .S0(n167[5]), .S1(n167[6]));   /* synthesis lineinfo="@3(51[24],51[72])"*/
    defparam add_10_add_5_7.INIT0 = "0xc33c";
    defparam add_10_add_5_7.INIT1 = "0xc33c";
    FA2 add_10_add_5_5 (.A0(GND_net), .B0(\Adder_Total[0][3] ), .C0(n4006[3]), 
        .D0(n10025), .CI0(n10025), .A1(GND_net), .B1(\Adder_Total[0][4] ), 
        .C1(n4006[4]), .D1(n15117), .CI1(n15117), .CO0(n15117), .CO1(n10027), 
        .S0(n167[3]), .S1(n167[4]));   /* synthesis lineinfo="@3(51[24],51[72])"*/
    defparam add_10_add_5_5.INIT0 = "0xc33c";
    defparam add_10_add_5_5.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i21 (.D(n167[21]), 
            .SP(n14581), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[0][21] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i21.REGSET = "RESET";
    defparam o_Accumulator__i21.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i20 (.D(n167[20]), 
            .SP(n14581), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[0][20] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i20.REGSET = "RESET";
    defparam o_Accumulator__i20.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i19 (.D(n167[19]), 
            .SP(n14581), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[0][19] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i19.REGSET = "RESET";
    defparam o_Accumulator__i19.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i18 (.D(n167[18]), 
            .SP(n14581), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[0][18] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i18.REGSET = "RESET";
    defparam o_Accumulator__i18.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i17 (.D(n167[17]), 
            .SP(n14581), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[0][17] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i17.REGSET = "RESET";
    defparam o_Accumulator__i17.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i16 (.D(n167[16]), 
            .SP(n14581), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[0][16] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i16.REGSET = "RESET";
    defparam o_Accumulator__i16.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i15 (.D(n167[15]), 
            .SP(n14581), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[0][15] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i15.REGSET = "RESET";
    defparam o_Accumulator__i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i14 (.D(n167[14]), 
            .SP(n14581), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[0][14] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i14.REGSET = "RESET";
    defparam o_Accumulator__i14.SRMODE = "CE_OVER_LSR";
    FA2 add_10_add_5_3 (.A0(GND_net), .B0(\Adder_Total[0] [1]), .C0(n4006[1]), 
        .D0(n10023), .CI0(n10023), .A1(GND_net), .B1(\Adder_Total[0][2] ), 
        .C1(n4006[2]), .D1(n15114), .CI1(n15114), .CO0(n15114), .CO1(n10025), 
        .S0(n167[1]), .S1(n167[2]));   /* synthesis lineinfo="@3(51[24],51[72])"*/
    defparam add_10_add_5_3.INIT0 = "0xc33c";
    defparam add_10_add_5_3.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i13 (.D(n167[13]), 
            .SP(n14581), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[0][13] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i13.REGSET = "RESET";
    defparam o_Accumulator__i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i12 (.D(n167[12]), 
            .SP(n14581), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[0][12] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i12.REGSET = "RESET";
    defparam o_Accumulator__i12.SRMODE = "CE_OVER_LSR";
    FA2 add_10_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\Adder_Total[0] [0]), .C1(n4006[0]), .D1(n15027), .CI1(n15027), 
        .CO0(n15027), .CO1(n10023), .S1(n167[0]));   /* synthesis lineinfo="@3(51[24],51[72])"*/
    defparam add_10_add_5_1.INIT0 = "0xc33c";
    defparam add_10_add_5_1.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i11 (.D(n167[11]), 
            .SP(n14581), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[0][11] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i11.REGSET = "RESET";
    defparam o_Accumulator__i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i10 (.D(n167[10]), 
            .SP(n14581), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[0][10] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i10.REGSET = "RESET";
    defparam o_Accumulator__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i9 (.D(n167[9]), 
            .SP(n14581), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[0][9] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i9.REGSET = "RESET";
    defparam o_Accumulator__i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i8 (.D(n167[8]), 
            .SP(n14581), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[0][8] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i8.REGSET = "RESET";
    defparam o_Accumulator__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i7 (.D(n167[7]), 
            .SP(n14581), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[0][7] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i7.REGSET = "RESET";
    defparam o_Accumulator__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i6 (.D(n167[6]), 
            .SP(n14581), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[0][6] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i6.REGSET = "RESET";
    defparam o_Accumulator__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i5 (.D(n167[5]), 
            .SP(n14581), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[0][5] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i5.REGSET = "RESET";
    defparam o_Accumulator__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i4 (.D(n167[4]), 
            .SP(n14581), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[0][4] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i4.REGSET = "RESET";
    defparam o_Accumulator__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i3 (.D(n167[3]), 
            .SP(n14581), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[0][3] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i3.REGSET = "RESET";
    defparam o_Accumulator__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i2 (.D(n167[2]), 
            .SP(n14581), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[0][2] ));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i2.REGSET = "RESET";
    defparam o_Accumulator__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i1 (.D(n167[1]), 
            .SP(n14581), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[0] [1]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i1.REGSET = "RESET";
    defparam o_Accumulator__i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res3__i1 (.D(n1990[11]), .SP(n7132), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n4006[0]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam Working_Total_res2_res3__i1.REGSET = "RESET";
    defparam Working_Total_res2_res3__i1.SRMODE = "CE_OVER_LSR";
    MAC16 mult_531 (.CLK(GND_net), .CE(GND_net), .C15(GND_net), .C14(GND_net), 
          .C13(GND_net), .C12(GND_net), .C11(GND_net), .C10(GND_net), 
          .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
          .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
          .A15(Sample_Value[15]), .A14(Sample_Value[14]), .A13(Sample_Value[13]), 
          .A12(Sample_Value[12]), .A11(Sample_Value[11]), .A10(Sample_Value[10]), 
          .A9(Sample_Value[9]), .A8(Sample_Value[8]), .A7(Sample_Value[7]), 
          .A6(Sample_Value[6]), .A5(Sample_Value[5]), .A4(Sample_Value[4]), 
          .A3(Sample_Value[3]), .A2(Sample_Value[2]), .A1(Sample_Value[1]), 
          .A0(Sample_Value[0]), .B15(GND_net), .B14(GND_net), .B13(GND_net), 
          .B12(GND_net), .B11(GND_net), .B10(\Adder_Mult[0] [10]), .B9(n2840[9]), 
          .B8(n2840[8]), .B7(n2840[7]), .B6(n2840[6]), .B5(n2840[5]), 
          .B4(n2840[4]), .B3(n2840[3]), .B2(n2840[2]), .B1(n2840[1]), 
          .B0(n2840[0]), .D15(GND_net), .D14(GND_net), .D13(GND_net), 
          .D12(GND_net), .D11(GND_net), .D10(GND_net), .D9(GND_net), 
          .D8(GND_net), .D7(GND_net), .D6(GND_net), .D5(GND_net), .D4(GND_net), 
          .D3(GND_net), .D2(GND_net), .D1(GND_net), .D0(GND_net), .AHOLD(GND_net), 
          .BHOLD(GND_net), .CHOLD(GND_net), .DHOLD(GND_net), .IRSTTOP(GND_net), 
          .IRSTBOT(GND_net), .ORSTTOP(GND_net), .ORSTBOT(GND_net), .OLOADTOP(GND_net), 
          .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), 
          .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), 
          .SIGNEXTIN(GND_net), .O27(n1990[27]), .O26(n1990[26]), .O25(n1990[25]), 
          .O24(n1990[24]), .O23(n1990[23]), .O22(n1990[22]), .O21(n1990[21]), 
          .O20(n1990[20]), .O19(n1990[19]), .O18(n1990[18]), .O17(n1990[17]), 
          .O16(n1990[16]), .O15(n1990[15]), .O14(n1990[14]), .O13(n1990[13]), 
          .O12(n1990[12]), .O11(n1990[11]));   /* synthesis lineinfo="@3(28[3],57[6])"*/
    defparam mult_531.NEG_TRIGGER = "0b0";
    defparam mult_531.A_REG = "0b0";
    defparam mult_531.B_REG = "0b0";
    defparam mult_531.C_REG = "0b0";
    defparam mult_531.D_REG = "0b0";
    defparam mult_531.TOP_8x8_MULT_REG = "0b0";
    defparam mult_531.BOT_8x8_MULT_REG = "0b0";
    defparam mult_531.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_531.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_531.TOPOUTPUT_SELECT = "0b11";
    defparam mult_531.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_531.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_531.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_531.BOTOUTPUT_SELECT = "0b11";
    defparam mult_531.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_531.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_531.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_531.MODE_8x8 = "0b0";
    defparam mult_531.A_SIGNED = "0b1";
    defparam mult_531.B_SIGNED = "0b1";
    FD1P3XZ Working_Total_res2_res3__i2 (.D(n1990[12]), .SP(n7132), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n4006[1]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam Working_Total_res2_res3__i2.REGSET = "RESET";
    defparam Working_Total_res2_res3__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_701_i1_3_lut (.A(\Adder_Mult[0] [0]), 
            .B(\Adder_Mult[0] [1]), .C(Last_Harmonic), .Z(n2840[0]));   /* synthesis lineinfo="@3(28[3],57[6])"*/
    defparam mux_701_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_701_i2_3_lut (.A(\Adder_Mult[0] [1]), 
            .B(\Adder_Mult[0] [2]), .C(Last_Harmonic), .Z(n2840[1]));   /* synthesis lineinfo="@3(28[3],57[6])"*/
    defparam mux_701_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_701_i3_3_lut (.A(\Adder_Mult[0] [2]), 
            .B(\Adder_Mult[0] [3]), .C(Last_Harmonic), .Z(n2840[2]));   /* synthesis lineinfo="@3(28[3],57[6])"*/
    defparam mux_701_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_701_i4_3_lut (.A(\Adder_Mult[0] [3]), 
            .B(\Adder_Mult[0] [4]), .C(Last_Harmonic), .Z(n2840[3]));   /* synthesis lineinfo="@3(28[3],57[6])"*/
    defparam mux_701_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_701_i5_3_lut (.A(\Adder_Mult[0] [4]), 
            .B(\Adder_Mult[0] [5]), .C(Last_Harmonic), .Z(n2840[4]));   /* synthesis lineinfo="@3(28[3],57[6])"*/
    defparam mux_701_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_701_i6_3_lut (.A(\Adder_Mult[0] [5]), 
            .B(\Adder_Mult[0] [6]), .C(Last_Harmonic), .Z(n2840[5]));   /* synthesis lineinfo="@3(28[3],57[6])"*/
    defparam mux_701_i6_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_701_i7_3_lut (.A(\Adder_Mult[0] [6]), 
            .B(\Adder_Mult[0] [7]), .C(Last_Harmonic), .Z(n2840[6]));   /* synthesis lineinfo="@3(28[3],57[6])"*/
    defparam mux_701_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_701_i8_3_lut (.A(\Adder_Mult[0] [7]), 
            .B(\Adder_Mult[0] [8]), .C(Last_Harmonic), .Z(n2840[7]));   /* synthesis lineinfo="@3(28[3],57[6])"*/
    defparam mux_701_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_701_i9_3_lut (.A(\Adder_Mult[0] [8]), 
            .B(\Adder_Mult[0] [9]), .C(Last_Harmonic), .Z(n2840[8]));   /* synthesis lineinfo="@3(28[3],57[6])"*/
    defparam mux_701_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_701_i10_3_lut (.A(\Adder_Mult[0] [9]), 
            .B(\Adder_Mult[0] [10]), .C(Last_Harmonic), .Z(n2840[9]));   /* synthesis lineinfo="@3(28[3],57[6])"*/
    defparam mux_701_i10_3_lut.INIT = "0xcaca";
    FD1P3XZ Working_Total_res2_res3__i3 (.D(n1990[13]), .SP(n7132), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n4006[2]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam Working_Total_res2_res3__i3.REGSET = "RESET";
    defparam Working_Total_res2_res3__i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res3__i4 (.D(n1990[14]), .SP(n7132), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n4006[3]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam Working_Total_res2_res3__i4.REGSET = "RESET";
    defparam Working_Total_res2_res3__i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res3__i5 (.D(n1990[15]), .SP(n7132), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n4006[4]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam Working_Total_res2_res3__i5.REGSET = "RESET";
    defparam Working_Total_res2_res3__i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res3__i6 (.D(n1990[16]), .SP(n7132), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n4006[5]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam Working_Total_res2_res3__i6.REGSET = "RESET";
    defparam Working_Total_res2_res3__i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res3__i7 (.D(n1990[17]), .SP(n7132), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n4006[6]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam Working_Total_res2_res3__i7.REGSET = "RESET";
    defparam Working_Total_res2_res3__i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res3__i8 (.D(n1990[18]), .SP(n7132), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n4006[7]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam Working_Total_res2_res3__i8.REGSET = "RESET";
    defparam Working_Total_res2_res3__i8.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res3__i9 (.D(n1990[19]), .SP(n7132), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n4006[8]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam Working_Total_res2_res3__i9.REGSET = "RESET";
    defparam Working_Total_res2_res3__i9.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res3__i10 (.D(n1990[20]), .SP(n7132), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n4006[9]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam Working_Total_res2_res3__i10.REGSET = "RESET";
    defparam Working_Total_res2_res3__i10.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res3__i11 (.D(n1990[21]), .SP(n7132), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n4006[10]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam Working_Total_res2_res3__i11.REGSET = "RESET";
    defparam Working_Total_res2_res3__i11.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res3__i12 (.D(n1990[22]), .SP(n7132), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n4006[11]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam Working_Total_res2_res3__i12.REGSET = "RESET";
    defparam Working_Total_res2_res3__i12.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res3__i13 (.D(n1990[23]), .SP(n7132), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n4006[12]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam Working_Total_res2_res3__i13.REGSET = "RESET";
    defparam Working_Total_res2_res3__i13.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res3__i14 (.D(n1990[24]), .SP(n7132), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n4006[13]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam Working_Total_res2_res3__i14.REGSET = "RESET";
    defparam Working_Total_res2_res3__i14.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res3__i15 (.D(n1990[25]), .SP(n7132), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n4006[14]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam Working_Total_res2_res3__i15.REGSET = "RESET";
    defparam Working_Total_res2_res3__i15.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res3__i16 (.D(n1990[26]), .SP(n7132), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n4006[15]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam Working_Total_res2_res3__i16.REGSET = "RESET";
    defparam Working_Total_res2_res3__i16.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res3__i17 (.D(n1990[27]), .SP(n7132), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n4006[31]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam Working_Total_res2_res3__i17.REGSET = "RESET";
    defparam Working_Total_res2_res3__i17.SRMODE = "CE_OVER_LSR";
    FA2 add_10_add_5_23 (.A0(GND_net), .B0(\Adder_Total[0][21] ), .C0(n4006[31]), 
        .D0(n10043), .CI0(n10043), .A1(GND_net), .B1(\Adder_Total[0] [22]), 
        .C1(n4006[31]), .D1(n15144), .CI1(n15144), .CO0(n15144), .S0(n167[21]), 
        .S1(n167[22]));   /* synthesis lineinfo="@3(51[24],51[72])"*/
    defparam add_10_add_5_23.INIT0 = "0xc33c";
    defparam add_10_add_5_23.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=89, LSE_RLINE=99 *) FD1P3XZ o_Accumulator__i0 (.D(n167[0]), 
            .SP(n14581), .CK(Main_Clock), .SR(n14587), .Q(\Adder_Total[0] [0]));   /* synthesis lineinfo="@3(27[9],58[5])"*/
    defparam o_Accumulator__i0.REGSET = "RESET";
    defparam o_Accumulator__i0.SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module Scale_Mult_U0
//

module Scale_Mult_U0 (input [10:0]\Harmonic_Scale[0] , output [10:0]\Adder_Mult[0] , 
            input Main_Clock, output \Scaler_Ready[0] , input VCC_net, 
            input Scaler_Reset, input \Scaler_Start[0] , input GND_net, 
            input [10:0]\Scale_Initial[0] );
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(21[7],21[17])"*/
    wire [10:0]n1;
    wire [10:0]o_Mult_10__N_826;
    
    wire n7139, n11504, n11505, SM_Scale_Mult, n14607, n10152, n15048;
    wire [11:0]n67;
    
    wire cout, n10150, n15045, n10148, n15042, n10146, n15039, 
        n10144, n15036, n15033, GND_net_c, VCC_net_c;
    
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i7_1_lut (.A(\Harmonic_Scale[0] [6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i7_1_lut.INIT = "0x5555";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=109, LSE_RLINE=117 *) FD1P3XZ o_Mult_Ready (.D(n11504), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(\Scaler_Ready[0] ));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_Ready.REGSET = "RESET";
    defparam o_Mult_Ready.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=109, LSE_RLINE=117 *) FD1P3XZ SM_Scale_Mult_c (.D(VCC_net), 
            .SP(n11505), .CK(Main_Clock), .SR(n14607), .Q(SM_Scale_Mult));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam SM_Scale_Mult_c.REGSET = "RESET";
    defparam SM_Scale_Mult_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=109, LSE_RLINE=117 *) FD1P3XZ o_Mult_i1 (.D(o_Mult_10__N_826[1]), 
            .SP(n7139), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [1]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i1.REGSET = "RESET";
    defparam o_Mult_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i8_1_lut (.A(\Harmonic_Scale[0] [7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i5_1_lut (.A(\Harmonic_Scale[0] [4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i6_1_lut (.A(\Harmonic_Scale[0] [5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i3_1_lut (.A(\Harmonic_Scale[0] [2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i4_1_lut (.A(\Harmonic_Scale[0] [3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i1_1_lut (.A(\Harmonic_Scale[0] [0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i1_1_lut.INIT = "0x5555";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=109, LSE_RLINE=117 *) FD1P3XZ o_Mult_i2 (.D(o_Mult_10__N_826[2]), 
            .SP(n7139), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [2]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i2.REGSET = "RESET";
    defparam o_Mult_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=109, LSE_RLINE=117 *) FD1P3XZ o_Mult_i3 (.D(o_Mult_10__N_826[3]), 
            .SP(n7139), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [3]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i3.REGSET = "RESET";
    defparam o_Mult_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i2018_2_lut_rep_150 (.A(SM_Scale_Mult), 
            .B(Scaler_Reset), .Z(n14607));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam i2018_2_lut_rep_150.INIT = "0xeeee";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=109, LSE_RLINE=117 *) FD1P3XZ o_Mult_i4 (.D(o_Mult_10__N_826[4]), 
            .SP(n7139), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [4]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i4.REGSET = "RESET";
    defparam o_Mult_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=109, LSE_RLINE=117 *) FD1P3XZ o_Mult_i5 (.D(o_Mult_10__N_826[5]), 
            .SP(n7139), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [5]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i5.REGSET = "RESET";
    defparam o_Mult_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=109, LSE_RLINE=117 *) FD1P3XZ o_Mult_i6 (.D(o_Mult_10__N_826[6]), 
            .SP(n7139), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [6]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i6.REGSET = "RESET";
    defparam o_Mult_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=109, LSE_RLINE=117 *) FD1P3XZ o_Mult_i7 (.D(o_Mult_10__N_826[7]), 
            .SP(n7139), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [7]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i7.REGSET = "RESET";
    defparam o_Mult_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=109, LSE_RLINE=117 *) FD1P3XZ o_Mult_i8 (.D(o_Mult_10__N_826[8]), 
            .SP(n7139), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [8]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i8.REGSET = "RESET";
    defparam o_Mult_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=109, LSE_RLINE=117 *) FD1P3XZ o_Mult_i9 (.D(o_Mult_10__N_826[9]), 
            .SP(n7139), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [9]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i9.REGSET = "RESET";
    defparam o_Mult_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=109, LSE_RLINE=117 *) FD1P3XZ o_Mult_i10 (.D(o_Mult_10__N_826[10]), 
            .SP(n7139), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [10]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i10.REGSET = "RESET";
    defparam o_Mult_i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+!((D)+!C)))" *) LUT4 i1_3_lut_4_lut (.A(SM_Scale_Mult), 
            .B(Scaler_Reset), .C(\Scaler_Ready[0] ), .D(\Scaler_Start[0] ), 
            .Z(n11504));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam i1_3_lut_4_lut.INIT = "0xeefe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut (.A(SM_Scale_Mult), 
            .B(Scaler_Reset), .C(\Scaler_Start[0] ), .Z(n11505));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam i1_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i2_1_lut (.A(\Harmonic_Scale[0] [1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i2_1_lut.INIT = "0x5555";
    FA2 add_1613_12 (.A0(GND_net), .B0(\Adder_Mult[0] [10]), .C0(n1[10]), 
        .D0(n10152), .CI0(n10152), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n15048), .CI1(n15048), .CO0(n15048), .S0(n67[11]), .S1(cout));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam add_1613_12.INIT0 = "0xc33c";
    defparam add_1613_12.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i11_1_lut (.A(\Harmonic_Scale[0] [10]), 
            .Z(n1[10]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i9_1_lut (.A(\Harmonic_Scale[0] [8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i10_1_lut (.A(\Harmonic_Scale[0] [9]), 
            .Z(n1[9]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i10_1_lut.INIT = "0x5555";
    FA2 add_1613_10 (.A0(GND_net), .B0(\Adder_Mult[0] [8]), .C0(n1[8]), 
        .D0(n10150), .CI0(n10150), .A1(GND_net), .B1(\Adder_Mult[0] [9]), 
        .C1(n1[9]), .D1(n15045), .CI1(n15045), .CO0(n15045), .CO1(n10152), 
        .S0(n67[9]), .S1(n67[10]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam add_1613_10.INIT0 = "0xc33c";
    defparam add_1613_10.INIT1 = "0xc33c";
    FA2 add_1613_8 (.A0(GND_net), .B0(\Adder_Mult[0] [6]), .C0(n1[6]), 
        .D0(n10148), .CI0(n10148), .A1(GND_net), .B1(\Adder_Mult[0] [7]), 
        .C1(n1[7]), .D1(n15042), .CI1(n15042), .CO0(n15042), .CO1(n10150), 
        .S0(n67[7]), .S1(n67[8]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam add_1613_8.INIT0 = "0xc33c";
    defparam add_1613_8.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i1_4_lut (.A(n67[1]), 
            .B(\Scale_Initial[0] [0]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_826[0]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i1_4_lut.INIT = "0xcac0";
    FA2 add_1613_6 (.A0(GND_net), .B0(\Adder_Mult[0] [4]), .C0(n1[4]), 
        .D0(n10146), .CI0(n10146), .A1(GND_net), .B1(\Adder_Mult[0] [5]), 
        .C1(n1[5]), .D1(n15039), .CI1(n15039), .CO0(n15039), .CO1(n10148), 
        .S0(n67[5]), .S1(n67[6]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam add_1613_6.INIT0 = "0xc33c";
    defparam add_1613_6.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B))" *) LUT4 i1_3_lut (.A(\Scaler_Start[0] ), 
            .B(Scaler_Reset), .C(SM_Scale_Mult), .Z(n7139));
    defparam i1_3_lut.INIT = "0xcece";
    FA2 add_1613_4 (.A0(GND_net), .B0(\Adder_Mult[0] [2]), .C0(n1[2]), 
        .D0(n10144), .CI0(n10144), .A1(GND_net), .B1(\Adder_Mult[0] [3]), 
        .C1(n1[3]), .D1(n15036), .CI1(n15036), .CO0(n15036), .CO1(n10146), 
        .S0(n67[3]), .S1(n67[4]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam add_1613_4.INIT0 = "0xc33c";
    defparam add_1613_4.INIT1 = "0xc33c";
    FA2 add_1613_2 (.A0(GND_net), .B0(\Adder_Mult[0] [0]), .C0(n1[0]), 
        .D0(VCC_net), .A1(GND_net), .B1(\Adder_Mult[0] [1]), .C1(n1[1]), 
        .D1(n15033), .CI1(n15033), .CO0(n15033), .CO1(n10144), .S0(n67[1]), 
        .S1(n67[2]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam add_1613_2.INIT0 = "0xc33c";
    defparam add_1613_2.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i2_4_lut (.A(n67[2]), 
            .B(\Scale_Initial[0] [1]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_826[1]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i2_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i3_4_lut (.A(n67[3]), 
            .B(\Scale_Initial[0] [2]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_826[2]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i4_4_lut (.A(n67[4]), 
            .B(\Scale_Initial[0] [3]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_826[3]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i4_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i5_4_lut (.A(n67[5]), 
            .B(\Scale_Initial[0] [4]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_826[4]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i6_4_lut (.A(n67[6]), 
            .B(\Scale_Initial[0] [5]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_826[5]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i7_4_lut (.A(n67[7]), 
            .B(\Scale_Initial[0] [6]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_826[6]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i8_4_lut (.A(n67[8]), 
            .B(\Scale_Initial[0] [7]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_826[7]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i8_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i9_4_lut (.A(n67[9]), 
            .B(\Scale_Initial[0] [8]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_826[8]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i9_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i10_4_lut (.A(n67[10]), 
            .B(\Scale_Initial[0] [9]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_826[9]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i10_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i11_4_lut (.A(n67[11]), 
            .B(\Scale_Initial[0] [10]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_826[10]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i11_4_lut.INIT = "0xcac0";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=109, LSE_RLINE=117 *) FD1P3XZ o_Mult_i0 (.D(o_Mult_10__N_826[0]), 
            .SP(n7139), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [0]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i0.REGSET = "RESET";
    defparam o_Mult_i0.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule
