// Seed: 2995078783
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(id_1) begin : LABEL_0
    id_11[(-1'b0) : $realtime] <= id_8;
    if (id_5) begin : LABEL_0
      id_7 <= id_8;
    end else id_11 = id_11;
  end
  id_18(
      $realtime == $realtime, $realtime
  );
  wire id_19, id_20;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_4,
      id_6,
      id_6,
      id_6
  );
  assign id_13 = -1'b0;
  wire id_21;
endmodule
