INFO-FLOW: Workspace C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1 opened at Sat Dec 12 17:16:58 -0600 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.192 sec.
Command     ap_source done; 0.193 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.62 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.838 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.119 sec.
Execute   set_part xc7z020clg400-1 -tool vivado 
Execute     ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.177 sec.
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling sikehls/mult.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted sikehls/mult.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "sikehls/mult.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mult.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E sikehls/mult.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mult.pp.0.cpp
Command       clang done; 2.13 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mult.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mult.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.129 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mult.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mult.pp.0.cpp"  -o "C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mult.pp.0.cpp -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from sikehls/mult.cpp:1:
In file included from sikehls/mult.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
Command       clang done; 2.96 sec.
INFO-FLOW: Done: GCC PP time: 7.2 seconds per iteration
Execute       source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mult.pp.0.cpp std=gnu++98 -directive=C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mult.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.746 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mult.pp.0.cpp std=gnu++98 -directive=C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mult.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.088 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/xilinx-dataflow-lawyer.mult.pp.0.cpp.diag.yml C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mult.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/xilinx-dataflow-lawyer.mult.pp.0.cpp.out.log 2> C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/xilinx-dataflow-lawyer.mult.pp.0.cpp.err.log 
Command       ap_eval done; 1.442 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mult.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/tidy-3.1.mult.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mult.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/tidy-3.1.mult.pp.0.cpp.out.log 2> C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/tidy-3.1.mult.pp.0.cpp.err.log 
Command         ap_eval done; 2.193 sec.
Execute         source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mult.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/xilinx-legacy-rewriter.mult.pp.0.cpp.out.log 2> C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/xilinx-legacy-rewriter.mult.pp.0.cpp.err.log 
Command         ap_eval done; 1.221 sec.
Command       tidy_31 done; 3.477 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mult.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mult.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.488 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mult.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mult.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mult.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mult.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mult.bc
Command       clang done; 3.122 sec.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling sikehls/fpx.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted sikehls/fpx.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "sikehls/fpx.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/fpx.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E sikehls/fpx.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/fpx.pp.0.cpp
Command       clang done; 1.993 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/fpx.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/fpx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.115 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/fpx.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/fpx.pp.0.cpp"  -o "C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/fpx.pp.0.cpp -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
Command       clang done; 2.854 sec.
INFO-FLOW: Done: GCC PP time: 6 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/fpx.pp.0.cpp std=gnu++98 -directive=C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/fpx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.233 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/fpx.pp.0.cpp std=gnu++98 -directive=C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/fpx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.206 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/xilinx-dataflow-lawyer.fpx.pp.0.cpp.diag.yml C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/fpx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/xilinx-dataflow-lawyer.fpx.pp.0.cpp.out.log 2> C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/xilinx-dataflow-lawyer.fpx.pp.0.cpp.err.log 
Command       ap_eval done; 0.773 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/fpx.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/tidy-3.1.fpx.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/fpx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/tidy-3.1.fpx.pp.0.cpp.out.log 2> C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/tidy-3.1.fpx.pp.0.cpp.err.log 
Command         ap_eval done; 2.024 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/fpx.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/xilinx-legacy-rewriter.fpx.pp.0.cpp.out.log 2> C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/xilinx-legacy-rewriter.fpx.pp.0.cpp.err.log 
Command         ap_eval done; 0.665 sec.
Command       tidy_31 done; 2.964 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/fpx.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/fpx.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.142 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/fpx.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/fpx.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/fpx.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/fpx.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/fpx.bc
Command       clang done; 2.211 sec.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling sikehls/ec_isogeny.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted sikehls/ec_isogeny.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "sikehls/ec_isogeny.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/ec_isogeny.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E sikehls/ec_isogeny.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/ec_isogeny.pp.0.cpp
Command       clang done; 2.062 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/ec_isogeny.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/ec_isogeny.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.025 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/ec_isogeny.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/ec_isogeny.pp.0.cpp"  -o "C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/ec_isogeny.pp.0.cpp -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from sikehls/ec_isogeny.cpp:1:
In file included from sikehls/ec_isogeny.cpp:6:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
Command       clang done; 2.897 sec.
INFO-FLOW: Done: GCC PP time: 6 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/ec_isogeny.pp.0.cpp std=gnu++98 -directive=C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/ec_isogeny.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.031 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/ec_isogeny.pp.0.cpp std=gnu++98 -directive=C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/ec_isogeny.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.165 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/xilinx-dataflow-lawyer.ec_isogeny.pp.0.cpp.diag.yml C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/ec_isogeny.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/xilinx-dataflow-lawyer.ec_isogeny.pp.0.cpp.out.log 2> C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/xilinx-dataflow-lawyer.ec_isogeny.pp.0.cpp.err.log 
Command       ap_eval done; 1.054 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/ec_isogeny.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/tidy-3.1.ec_isogeny.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/ec_isogeny.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/tidy-3.1.ec_isogeny.pp.0.cpp.out.log 2> C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/tidy-3.1.ec_isogeny.pp.0.cpp.err.log 
Command         ap_eval done; 2.155 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/ec_isogeny.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/xilinx-legacy-rewriter.ec_isogeny.pp.0.cpp.out.log 2> C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/xilinx-legacy-rewriter.ec_isogeny.pp.0.cpp.err.log 
Command         ap_eval done; 0.67 sec.
Command       tidy_31 done; 2.908 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/ec_isogeny.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/ec_isogeny.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.135 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/ec_isogeny.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/ec_isogeny.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/ec_isogeny.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/ec_isogeny.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/ec_isogeny.bc
Command       clang done; 2.629 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mult.g.bc C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/fpx.g.bc C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/ec_isogeny.g.bc -hls-opt -except-internalize mp_mul -LC:/Xilinx/Vivado/2019.1/win64/lib -lhlsm -lhlsmc++ -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 3.727 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:01 . Memory (MB): peak = 170.621 ; gain = 79.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:01 . Memory (MB): peak = 170.621 ; gain = 79.324
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/a.pp.bc -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.353 sec.
Execute         llvm-ld C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2019.1/win64/lib -lfloatconversion -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.507 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top mp_mul -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/a.g.0.bc -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'koa_mult_h1' into 'koa_mult' (sikehls/mult.cpp:417).
Command         transform done; 1.512 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:05 . Memory (MB): peak = 170.621 ; gain = 79.324
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/a.g.1.bc -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'koa_mult_h' into 'koa_mult' (sikehls/mult.cpp:415) automatically.
INFO: [XFORM 203-602] Inlining function 'koa_mult' into 'mp_mul' (sikehls/fpx.cpp:63) automatically.
Command         transform done; 1.199 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] sikehls/mult.cpp:19: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.251 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:01:06 . Memory (MB): peak = 174.879 ; gain = 83.582
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/a.g.1.bc to C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/a.o.1.bc -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [HLS 200-489] Unrolling loop 'loopb21' (sikehls/mult.cpp:17) in function 'bc_mult_2' completely with a factor of 7.
INFO: [XFORM 203-501] Unrolling loop 'loopb23' (sikehls/mult.cpp:26) in function 'bc_mult_2' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (sikehls/mult.cpp:56) in function 'bc_mult_1' completely with a factor of 7.
INFO: [XFORM 203-501] Unrolling loop 'loopb13' (sikehls/mult.cpp:65) in function 'bc_mult_1' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/mult.cpp:239) in function 'bc_mult1' completely with a factor of 7.
INFO: [XFORM 203-501] Unrolling loop 'loopb3' (sikehls/mult.cpp:248) in function 'bc_mult1' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/mult.cpp:165) in function 'bc_mult' completely with a factor of 7.
INFO: [XFORM 203-501] Unrolling loop 'loopb3' (sikehls/mult.cpp:174) in function 'bc_mult' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (sikehls/mult.cpp:93) in function 'bc2_mult_1' completely with a factor of 7.
INFO: [XFORM 203-501] Unrolling loop 'loopb13' (sikehls/mult.cpp:102) in function 'bc2_mult_1' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/mult.cpp:202) in function 'bc2_mult' completely with a factor of 7.
INFO: [XFORM 203-501] Unrolling loop 'loopb3' (sikehls/mult.cpp:211) in function 'bc2_mult' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (sikehls/mult.cpp:130) in function 'bc1_mult_1' completely with a factor of 7.
INFO: [XFORM 203-501] Unrolling loop 'loopb13' (sikehls/mult.cpp:139) in function 'bc1_mult_1' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/mult.cpp:276) in function 'bc1_mult1' completely with a factor of 7.
INFO: [XFORM 203-501] Unrolling loop 'loopb3' (sikehls/mult.cpp:285) in function 'bc1_mult1' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/mult.cpp:313) in function 'bc1_mult' completely with a factor of 7.
INFO: [XFORM 203-501] Unrolling loop 'loopb3' (sikehls/mult.cpp:322) in function 'bc1_mult' partially with a factor of 4.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'loopb23' in function 'bc_mult_2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'loopb23' in function 'bc_mult_2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'loopb13' in function 'bc_mult_1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'loopb13' in function 'bc_mult_1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'loopb3' in function 'bc_mult1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'loopb3' in function 'bc_mult1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'loopb3' in function 'bc_mult'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'loopb3' in function 'bc_mult'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'loopb13' in function 'bc2_mult_1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'loopb13' in function 'bc2_mult_1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'loopb3' in function 'bc2_mult'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'loopb3' in function 'bc2_mult'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'loopb13' in function 'bc1_mult_1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'loopb13' in function 'bc1_mult_1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'loopb3' in function 'bc1_mult1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'loopb3' in function 'bc1_mult1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'loopb3' in function 'bc1_mult'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'loopb3' in function 'bc1_mult'.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:49) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:50) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:233) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:234) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:159) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:160) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:195) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:196) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:197) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:122) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:123) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:269) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:270) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:271) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:306) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:308) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'koa_mult_h' into 'koa_mult' (sikehls/mult.cpp:415) automatically.
INFO: [XFORM 203-602] Inlining function 'koa_mult' into 'mp_mul' (sikehls/fpx.cpp:63) automatically.
Command         transform done; 3.067 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_2' (sikehls/mult.cpp:19:30)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_1' (sikehls/mult.cpp:58:30)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult1' (sikehls/mult.cpp:241:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult' (sikehls/mult.cpp:167:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc2_mult_1' (sikehls/mult.cpp:95:30)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc2_mult' (sikehls/mult.cpp:204:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc1_mult_1' (sikehls/mult.cpp:132:30)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc1_mult1' (sikehls/mult.cpp:278:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc1_mult' (sikehls/mult.cpp:315:29)...6 expression(s) balanced.
Command         transform done; 1.339 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:01:10 . Memory (MB): peak = 216.859 ; gain = 125.562
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/a.o.2.bc -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 2.757 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:01:13 . Memory (MB): peak = 314.148 ; gain = 222.852
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 12.071 sec.
Command     elaborate done; 70.877 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'mp_mul' ...
Execute       ap_set_top_model mp_mul 
Execute       get_model_list mp_mul -filter all-wo-channel -topdown 
Execute       preproc_iomode -model mp_mul 
Execute       preproc_iomode -model bc_mult_2 
Execute       preproc_iomode -model bc2_mult_1 
Execute       preproc_iomode -model bc2_mult 
Execute       preproc_iomode -model koa_mult_h_1 
Execute       preproc_iomode -model bc1_mult_1 
Execute       preproc_iomode -model bc1_mult1 
Execute       preproc_iomode -model bc1_mult 
Execute       preproc_iomode -model bc_mult_1 
Execute       preproc_iomode -model bc_mult1 
Execute       preproc_iomode -model bc_mult 
Execute       get_model_list mp_mul -filter all-wo-channel 
INFO-FLOW: Model list for configure: bc_mult bc_mult1 bc_mult_1 bc1_mult bc1_mult1 bc1_mult_1 koa_mult_h_1 bc2_mult bc2_mult_1 bc_mult_2 mp_mul
INFO-FLOW: Configuring Module : bc_mult ...
Execute       set_default_model bc_mult 
Execute       apply_spec_resource_limit bc_mult 
INFO-FLOW: Configuring Module : bc_mult1 ...
Execute       set_default_model bc_mult1 
Execute       apply_spec_resource_limit bc_mult1 
INFO-FLOW: Configuring Module : bc_mult_1 ...
Execute       set_default_model bc_mult_1 
Execute       apply_spec_resource_limit bc_mult_1 
INFO-FLOW: Configuring Module : bc1_mult ...
Execute       set_default_model bc1_mult 
Execute       apply_spec_resource_limit bc1_mult 
INFO-FLOW: Configuring Module : bc1_mult1 ...
Execute       set_default_model bc1_mult1 
Execute       apply_spec_resource_limit bc1_mult1 
INFO-FLOW: Configuring Module : bc1_mult_1 ...
Execute       set_default_model bc1_mult_1 
Execute       apply_spec_resource_limit bc1_mult_1 
INFO-FLOW: Configuring Module : koa_mult_h_1 ...
Execute       set_default_model koa_mult_h_1 
Execute       apply_spec_resource_limit koa_mult_h_1 
INFO-FLOW: Configuring Module : bc2_mult ...
Execute       set_default_model bc2_mult 
Execute       apply_spec_resource_limit bc2_mult 
INFO-FLOW: Configuring Module : bc2_mult_1 ...
Execute       set_default_model bc2_mult_1 
Execute       apply_spec_resource_limit bc2_mult_1 
INFO-FLOW: Configuring Module : bc_mult_2 ...
Execute       set_default_model bc_mult_2 
Execute       apply_spec_resource_limit bc_mult_2 
INFO-FLOW: Configuring Module : mp_mul ...
Execute       set_default_model mp_mul 
Execute       apply_spec_resource_limit mp_mul 
INFO-FLOW: Model list for preprocess: bc_mult bc_mult1 bc_mult_1 bc1_mult bc1_mult1 bc1_mult_1 koa_mult_h_1 bc2_mult bc2_mult_1 bc_mult_2 mp_mul
INFO-FLOW: Preprocessing Module: bc_mult ...
Execute       set_default_model bc_mult 
Execute       cdfg_preprocess -model bc_mult 
Execute       rtl_gen_preprocess bc_mult 
INFO-FLOW: Preprocessing Module: bc_mult1 ...
Execute       set_default_model bc_mult1 
Execute       cdfg_preprocess -model bc_mult1 
Execute       rtl_gen_preprocess bc_mult1 
INFO-FLOW: Preprocessing Module: bc_mult_1 ...
Execute       set_default_model bc_mult_1 
Execute       cdfg_preprocess -model bc_mult_1 
Execute       rtl_gen_preprocess bc_mult_1 
INFO-FLOW: Preprocessing Module: bc1_mult ...
Execute       set_default_model bc1_mult 
Execute       cdfg_preprocess -model bc1_mult 
Execute       rtl_gen_preprocess bc1_mult 
INFO-FLOW: Preprocessing Module: bc1_mult1 ...
Execute       set_default_model bc1_mult1 
Execute       cdfg_preprocess -model bc1_mult1 
Execute       rtl_gen_preprocess bc1_mult1 
INFO-FLOW: Preprocessing Module: bc1_mult_1 ...
Execute       set_default_model bc1_mult_1 
Execute       cdfg_preprocess -model bc1_mult_1 
Execute       rtl_gen_preprocess bc1_mult_1 
INFO-FLOW: Preprocessing Module: koa_mult_h_1 ...
Execute       set_default_model koa_mult_h_1 
Execute       cdfg_preprocess -model koa_mult_h_1 
Execute       rtl_gen_preprocess koa_mult_h_1 
INFO-FLOW: Preprocessing Module: bc2_mult ...
Execute       set_default_model bc2_mult 
Execute       cdfg_preprocess -model bc2_mult 
Execute       rtl_gen_preprocess bc2_mult 
INFO-FLOW: Preprocessing Module: bc2_mult_1 ...
Execute       set_default_model bc2_mult_1 
Execute       cdfg_preprocess -model bc2_mult_1 
Execute       rtl_gen_preprocess bc2_mult_1 
INFO-FLOW: Preprocessing Module: bc_mult_2 ...
Execute       set_default_model bc_mult_2 
Execute       cdfg_preprocess -model bc_mult_2 
Execute       rtl_gen_preprocess bc_mult_2 
INFO-FLOW: Preprocessing Module: mp_mul ...
Execute       set_default_model mp_mul 
Execute       cdfg_preprocess -model mp_mul 
Execute       rtl_gen_preprocess mp_mul 
INFO-FLOW: Model list for synthesis: bc_mult bc_mult1 bc_mult_1 bc1_mult bc1_mult1 bc1_mult_1 koa_mult_h_1 bc2_mult bc2_mult_1 bc_mult_2 mp_mul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bc_mult 
Execute       schedule -model bc_mult 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.313 sec.
INFO: [HLS 200-111]  Elapsed time: 73.717 seconds; current allocated memory: 261.507 MB.
Execute       syn_report -verbosereport -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult.verbose.sched.rpt 
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
Execute       db_write -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult.sched.adb -f 
INFO-FLOW: Finish scheduling bc_mult.
Execute       set_default_model bc_mult 
Execute       bind -model bc_mult 
BIND OPTION: model=bc_mult
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.116 sec.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 261.934 MB.
Execute       syn_report -verbosereport -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult.verbose.bind.rpt 
Command       syn_report done; 0.2 sec.
Execute       db_write -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult.bind.adb -f 
INFO-FLOW: Finish binding bc_mult.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bc_mult1 
Execute       schedule -model bc_mult1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.187 sec.
INFO: [HLS 200-111]  Elapsed time: 0.595 seconds; current allocated memory: 262.264 MB.
Execute       syn_report -verbosereport -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult1.verbose.sched.rpt 
Execute       db_write -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult1.sched.adb -f 
INFO-FLOW: Finish scheduling bc_mult1.
Execute       set_default_model bc_mult1 
Execute       bind -model bc_mult1 
BIND OPTION: model=bc_mult1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 262.648 MB.
Execute       syn_report -verbosereport -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult1.verbose.bind.rpt 
Command       syn_report done; 0.213 sec.
Execute       db_write -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult1.bind.adb -f 
INFO-FLOW: Finish binding bc_mult1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bc_mult_1 
Execute       schedule -model bc_mult_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.214 sec.
INFO: [HLS 200-111]  Elapsed time: 0.637 seconds; current allocated memory: 262.954 MB.
Execute       syn_report -verbosereport -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult_1.verbose.sched.rpt 
Execute       db_write -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult_1.sched.adb -f 
INFO-FLOW: Finish scheduling bc_mult_1.
Execute       set_default_model bc_mult_1 
Execute       bind -model bc_mult_1 
BIND OPTION: model=bc_mult_1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 263.382 MB.
Execute       syn_report -verbosereport -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult_1.verbose.bind.rpt 
Command       syn_report done; 0.262 sec.
Execute       db_write -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult_1.bind.adb -f 
Command       db_write done; 0.13 sec.
INFO-FLOW: Finish binding bc_mult_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc1_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bc1_mult 
Execute       schedule -model bc1_mult 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.665 seconds; current allocated memory: 263.696 MB.
Execute       syn_report -verbosereport -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult.verbose.sched.rpt 
Execute       db_write -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult.sched.adb -f 
INFO-FLOW: Finish scheduling bc1_mult.
Execute       set_default_model bc1_mult 
Execute       bind -model bc1_mult 
BIND OPTION: model=bc1_mult
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 264.080 MB.
Execute       syn_report -verbosereport -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult.verbose.bind.rpt 
Command       syn_report done; 0.16 sec.
Execute       db_write -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult.bind.adb -f 
INFO-FLOW: Finish binding bc1_mult.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc1_mult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bc1_mult1 
Execute       schedule -model bc1_mult1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 264.378 MB.
Execute       syn_report -verbosereport -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult1.verbose.sched.rpt 
Execute       db_write -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult1.sched.adb -f 
INFO-FLOW: Finish scheduling bc1_mult1.
Execute       set_default_model bc1_mult1 
Execute       bind -model bc1_mult1 
BIND OPTION: model=bc1_mult1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 264.799 MB.
Execute       syn_report -verbosereport -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult1.verbose.bind.rpt 
Command       syn_report done; 0.165 sec.
Execute       db_write -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult1.bind.adb -f 
INFO-FLOW: Finish binding bc1_mult1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc1_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bc1_mult_1 
Execute       schedule -model bc1_mult_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.154 sec.
INFO: [HLS 200-111]  Elapsed time: 0.456 seconds; current allocated memory: 265.121 MB.
Execute       syn_report -verbosereport -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult_1.verbose.sched.rpt 
Execute       db_write -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult_1.sched.adb -f 
INFO-FLOW: Finish scheduling bc1_mult_1.
Execute       set_default_model bc1_mult_1 
Execute       bind -model bc1_mult_1 
BIND OPTION: model=bc1_mult_1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 265.513 MB.
Execute       syn_report -verbosereport -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult_1.verbose.bind.rpt 
Command       syn_report done; 0.168 sec.
Execute       db_write -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult_1.bind.adb -f 
INFO-FLOW: Finish binding bc1_mult_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'koa_mult_h_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model koa_mult_h_1 
Execute       schedule -model koa_mult_h_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 265.620 MB.
Execute       syn_report -verbosereport -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/koa_mult_h_1.verbose.sched.rpt 
Execute       db_write -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/koa_mult_h_1.sched.adb -f 
INFO-FLOW: Finish scheduling koa_mult_h_1.
Execute       set_default_model koa_mult_h_1 
Execute       bind -model koa_mult_h_1 
BIND OPTION: model=koa_mult_h_1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.316 sec.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 265.804 MB.
Execute       syn_report -verbosereport -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/koa_mult_h_1.verbose.bind.rpt 
Command       syn_report done; 0.329 sec.
Execute       db_write -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/koa_mult_h_1.bind.adb -f 
INFO-FLOW: Finish binding koa_mult_h_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc2_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bc2_mult 
Execute       schedule -model bc2_mult 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 266.201 MB.
Execute       syn_report -verbosereport -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc2_mult.verbose.sched.rpt 
Execute       db_write -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc2_mult.sched.adb -f 
INFO-FLOW: Finish scheduling bc2_mult.
Execute       set_default_model bc2_mult 
Execute       bind -model bc2_mult 
BIND OPTION: model=bc2_mult
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 266.622 MB.
Execute       syn_report -verbosereport -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc2_mult.verbose.bind.rpt 
Execute       db_write -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc2_mult.bind.adb -f 
INFO-FLOW: Finish binding bc2_mult.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc2_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bc2_mult_1 
Execute       schedule -model bc2_mult_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 266.913 MB.
Execute       syn_report -verbosereport -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc2_mult_1.verbose.sched.rpt 
Execute       db_write -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc2_mult_1.sched.adb -f 
INFO-FLOW: Finish scheduling bc2_mult_1.
Execute       set_default_model bc2_mult_1 
Execute       bind -model bc2_mult_1 
BIND OPTION: model=bc2_mult_1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 267.304 MB.
Execute       syn_report -verbosereport -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc2_mult_1.verbose.bind.rpt 
Command       syn_report done; 0.127 sec.
Execute       db_write -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc2_mult_1.bind.adb -f 
INFO-FLOW: Finish binding bc2_mult_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bc_mult_2 
Execute       schedule -model bc_mult_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.171 sec.
INFO: [HLS 200-111]  Elapsed time: 0.448 seconds; current allocated memory: 267.626 MB.
Execute       syn_report -verbosereport -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult_2.verbose.sched.rpt 
Execute       db_write -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult_2.sched.adb -f 
INFO-FLOW: Finish scheduling bc_mult_2.
Execute       set_default_model bc_mult_2 
Execute       bind -model bc_mult_2 
BIND OPTION: model=bc_mult_2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 268.054 MB.
Execute       syn_report -verbosereport -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult_2.verbose.bind.rpt 
Command       syn_report done; 0.107 sec.
Execute       db_write -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult_2.bind.adb -f 
INFO-FLOW: Finish binding bc_mult_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mp_mul 
Execute       schedule -model mp_mul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 268.241 MB.
Execute       syn_report -verbosereport -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.verbose.sched.rpt 
Execute       db_write -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.sched.adb -f 
INFO-FLOW: Finish scheduling mp_mul.
Execute       set_default_model mp_mul 
Execute       bind -model mp_mul 
BIND OPTION: model=mp_mul
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.464 sec.
INFO: [HLS 200-111]  Elapsed time: 1.609 seconds; current allocated memory: 269.180 MB.
Execute       syn_report -verbosereport -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.verbose.bind.rpt 
Command       syn_report done; 0.853 sec.
Execute       db_write -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.bind.adb -f 
INFO-FLOW: Finish binding mp_mul.
Execute       get_model_list mp_mul -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess bc_mult 
Execute       rtl_gen_preprocess bc_mult1 
Execute       rtl_gen_preprocess bc_mult_1 
Execute       rtl_gen_preprocess bc1_mult 
Execute       rtl_gen_preprocess bc1_mult1 
Execute       rtl_gen_preprocess bc1_mult_1 
Execute       rtl_gen_preprocess koa_mult_h_1 
Execute       rtl_gen_preprocess bc2_mult 
Execute       rtl_gen_preprocess bc2_mult_1 
Execute       rtl_gen_preprocess bc_mult_2 
Execute       rtl_gen_preprocess mp_mul 
INFO-FLOW: Model list for RTL generation: bc_mult bc_mult1 bc_mult_1 bc1_mult bc1_mult1 bc1_mult_1 koa_mult_h_1 bc2_mult bc2_mult_1 bc_mult_2 mp_mul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bc_mult -vendor xilinx -mg_file C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'mp_mul_mux_73_16_1_1' to 'mp_mul_mux_73_16_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_mul_mul_16ns_16ns_32_1_1' to 'mp_mul_mul_mul_16cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_16_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult'.
INFO: [HLS 200-111]  Elapsed time: 1.056 seconds; current allocated memory: 270.339 MB.
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.rtl_wrap.cfg.tcl 
Execute       gen_rtl bc_mult -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/systemc/bc_mult -synmodules bc_mult bc_mult1 bc_mult_1 bc1_mult bc1_mult1 bc1_mult_1 koa_mult_h_1 bc2_mult bc2_mult_1 bc_mult_2 mp_mul 
Execute       gen_rtl bc_mult -style xilinx -f -lang vhdl -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/vhdl/bc_mult 
Execute       gen_rtl bc_mult -style xilinx -f -lang vlog -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/verilog/bc_mult 
Execute       syn_report -csynth -model bc_mult -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/report/bc_mult_csynth.rpt 
Execute       syn_report -rtlxml -model bc_mult -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/report/bc_mult_csynth.xml 
Execute       syn_report -verbosereport -model bc_mult -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult.verbose.rpt 
Command       syn_report done; 0.123 sec.
Execute       db_write -model bc_mult -f -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult.adb 
Execute       gen_tb_info bc_mult -p C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bc_mult1 -vendor xilinx -mg_file C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_16_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult1'.
INFO: [HLS 200-111]  Elapsed time: 0.822 seconds; current allocated memory: 271.285 MB.
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.rtl_wrap.cfg.tcl 
Execute       gen_rtl bc_mult1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/systemc/bc_mult1 -synmodules bc_mult bc_mult1 bc_mult_1 bc1_mult bc1_mult1 bc1_mult_1 koa_mult_h_1 bc2_mult bc2_mult_1 bc_mult_2 mp_mul 
Execute       gen_rtl bc_mult1 -style xilinx -f -lang vhdl -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/vhdl/bc_mult1 
Execute       gen_rtl bc_mult1 -style xilinx -f -lang vlog -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/verilog/bc_mult1 
Execute       syn_report -csynth -model bc_mult1 -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/report/bc_mult1_csynth.rpt 
Execute       syn_report -rtlxml -model bc_mult1 -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/report/bc_mult1_csynth.xml 
Execute       syn_report -verbosereport -model bc_mult1 -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult1.verbose.rpt 
Command       syn_report done; 0.152 sec.
Execute       db_write -model bc_mult1 -f -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult1.adb 
Command       db_write done; 0.108 sec.
Execute       gen_tb_info bc_mult1 -p C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bc_mult_1 -vendor xilinx -mg_file C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'mp_mul_mux_73_17_1_1' to 'mp_mul_mux_73_17_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_mul_mul_17ns_17ns_34_1_1' to 'mp_mul_mul_mul_17eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_17eOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_17_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_1'.
Command       create_rtl_model done; 0.139 sec.
INFO: [HLS 200-111]  Elapsed time: 1.009 seconds; current allocated memory: 272.247 MB.
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.rtl_wrap.cfg.tcl 
Execute       gen_rtl bc_mult_1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/systemc/bc_mult_1 -synmodules bc_mult bc_mult1 bc_mult_1 bc1_mult bc1_mult1 bc1_mult_1 koa_mult_h_1 bc2_mult bc2_mult_1 bc_mult_2 mp_mul 
Execute       gen_rtl bc_mult_1 -style xilinx -f -lang vhdl -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/vhdl/bc_mult_1 
Execute       gen_rtl bc_mult_1 -style xilinx -f -lang vlog -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/verilog/bc_mult_1 
Execute       syn_report -csynth -model bc_mult_1 -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/report/bc_mult_1_csynth.rpt 
Execute       syn_report -rtlxml -model bc_mult_1 -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/report/bc_mult_1_csynth.xml 
Execute       syn_report -verbosereport -model bc_mult_1 -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult_1.verbose.rpt 
Command       syn_report done; 0.17 sec.
Execute       db_write -model bc_mult_1 -f -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult_1.adb 
Command       db_write done; 0.117 sec.
Execute       gen_tb_info bc_mult_1 -p C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc1_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bc1_mult -vendor xilinx -mg_file C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_16_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc1_mult'.
INFO: [HLS 200-111]  Elapsed time: 0.946 seconds; current allocated memory: 273.192 MB.
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.rtl_wrap.cfg.tcl 
Execute       gen_rtl bc1_mult -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/systemc/bc1_mult -synmodules bc_mult bc_mult1 bc_mult_1 bc1_mult bc1_mult1 bc1_mult_1 koa_mult_h_1 bc2_mult bc2_mult_1 bc_mult_2 mp_mul 
Execute       gen_rtl bc1_mult -style xilinx -f -lang vhdl -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/vhdl/bc1_mult 
Execute       gen_rtl bc1_mult -style xilinx -f -lang vlog -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/verilog/bc1_mult 
Execute       syn_report -csynth -model bc1_mult -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/report/bc1_mult_csynth.rpt 
Execute       syn_report -rtlxml -model bc1_mult -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/report/bc1_mult_csynth.xml 
Execute       syn_report -verbosereport -model bc1_mult -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult.verbose.rpt 
Command       syn_report done; 0.203 sec.
Execute       db_write -model bc1_mult -f -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult.adb 
Command       db_write done; 0.184 sec.
Execute       gen_tb_info bc1_mult -p C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc1_mult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bc1_mult1 -vendor xilinx -mg_file C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_16_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc1_mult1'.
Command       create_rtl_model done; 0.105 sec.
INFO: [HLS 200-111]  Elapsed time: 1.198 seconds; current allocated memory: 274.138 MB.
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.rtl_wrap.cfg.tcl 
Execute       gen_rtl bc1_mult1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/systemc/bc1_mult1 -synmodules bc_mult bc_mult1 bc_mult_1 bc1_mult bc1_mult1 bc1_mult_1 koa_mult_h_1 bc2_mult bc2_mult_1 bc_mult_2 mp_mul 
Execute       gen_rtl bc1_mult1 -style xilinx -f -lang vhdl -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/vhdl/bc1_mult1 
Execute       gen_rtl bc1_mult1 -style xilinx -f -lang vlog -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/verilog/bc1_mult1 
Execute       syn_report -csynth -model bc1_mult1 -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/report/bc1_mult1_csynth.rpt 
Execute       syn_report -rtlxml -model bc1_mult1 -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/report/bc1_mult1_csynth.xml 
Execute       syn_report -verbosereport -model bc1_mult1 -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult1.verbose.rpt 
Command       syn_report done; 0.114 sec.
Execute       db_write -model bc1_mult1 -f -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult1.adb 
Command       db_write done; 0.166 sec.
Execute       gen_tb_info bc1_mult1 -p C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc1_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bc1_mult_1 -vendor xilinx -mg_file C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_17eOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_17_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc1_mult_1'.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 275.097 MB.
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.rtl_wrap.cfg.tcl 
Execute       gen_rtl bc1_mult_1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/systemc/bc1_mult_1 -synmodules bc_mult bc_mult1 bc_mult_1 bc1_mult bc1_mult1 bc1_mult_1 koa_mult_h_1 bc2_mult bc2_mult_1 bc_mult_2 mp_mul 
Execute       gen_rtl bc1_mult_1 -style xilinx -f -lang vhdl -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/vhdl/bc1_mult_1 
Execute       gen_rtl bc1_mult_1 -style xilinx -f -lang vlog -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/verilog/bc1_mult_1 
Execute       syn_report -csynth -model bc1_mult_1 -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/report/bc1_mult_1_csynth.rpt 
Command       syn_report done; 0.103 sec.
Execute       syn_report -rtlxml -model bc1_mult_1 -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/report/bc1_mult_1_csynth.xml 
Execute       syn_report -verbosereport -model bc1_mult_1 -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult_1.verbose.rpt 
Command       syn_report done; 0.272 sec.
Execute       db_write -model bc1_mult_1 -f -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult_1.adb 
Command       db_write done; 0.297 sec.
Execute       gen_tb_info bc1_mult_1 -p C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'koa_mult_h_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model koa_mult_h_1 -vendor xilinx -mg_file C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/koa_mult_h_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_448ns_448s_448_2_1' to 'mp_mul_add_448ns_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_448ns_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'koa_mult_h_1'.
INFO: [HLS 200-111]  Elapsed time: 1.663 seconds; current allocated memory: 275.612 MB.
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.rtl_wrap.cfg.tcl 
Execute       gen_rtl koa_mult_h_1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/systemc/koa_mult_h_1 -synmodules bc_mult bc_mult1 bc_mult_1 bc1_mult bc1_mult1 bc1_mult_1 koa_mult_h_1 bc2_mult bc2_mult_1 bc_mult_2 mp_mul 
Execute       gen_rtl koa_mult_h_1 -style xilinx -f -lang vhdl -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/vhdl/koa_mult_h_1 
Execute       gen_rtl koa_mult_h_1 -style xilinx -f -lang vlog -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/verilog/koa_mult_h_1 
Execute       syn_report -csynth -model koa_mult_h_1 -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/report/koa_mult_h_1_csynth.rpt 
Execute       syn_report -rtlxml -model koa_mult_h_1 -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/report/koa_mult_h_1_csynth.xml 
Execute       syn_report -verbosereport -model koa_mult_h_1 -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/koa_mult_h_1.verbose.rpt 
Command       syn_report done; 0.454 sec.
Execute       db_write -model koa_mult_h_1 -f -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/koa_mult_h_1.adb 
Command       db_write done; 0.167 sec.
Execute       gen_tb_info koa_mult_h_1 -p C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/koa_mult_h_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc2_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bc2_mult -vendor xilinx -mg_file C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc2_mult.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_16_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc2_mult'.
Command       create_rtl_model done; 0.164 sec.
INFO: [HLS 200-111]  Elapsed time: 1.199 seconds; current allocated memory: 276.490 MB.
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.rtl_wrap.cfg.tcl 
Execute       gen_rtl bc2_mult -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/systemc/bc2_mult -synmodules bc_mult bc_mult1 bc_mult_1 bc1_mult bc1_mult1 bc1_mult_1 koa_mult_h_1 bc2_mult bc2_mult_1 bc_mult_2 mp_mul 
Execute       gen_rtl bc2_mult -style xilinx -f -lang vhdl -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/vhdl/bc2_mult 
Execute       gen_rtl bc2_mult -style xilinx -f -lang vlog -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/verilog/bc2_mult 
Execute       syn_report -csynth -model bc2_mult -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/report/bc2_mult_csynth.rpt 
Execute       syn_report -rtlxml -model bc2_mult -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/report/bc2_mult_csynth.xml 
Execute       syn_report -verbosereport -model bc2_mult -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc2_mult.verbose.rpt 
Command       syn_report done; 0.336 sec.
Execute       db_write -model bc2_mult -f -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc2_mult.adb 
Command       db_write done; 0.283 sec.
Execute       gen_tb_info bc2_mult -p C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc2_mult 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc2_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bc2_mult_1 -vendor xilinx -mg_file C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc2_mult_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_17eOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_17_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc2_mult_1'.
Command       create_rtl_model done; 0.119 sec.
INFO: [HLS 200-111]  Elapsed time: 1.567 seconds; current allocated memory: 277.434 MB.
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.rtl_wrap.cfg.tcl 
Execute       gen_rtl bc2_mult_1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/systemc/bc2_mult_1 -synmodules bc_mult bc_mult1 bc_mult_1 bc1_mult bc1_mult1 bc1_mult_1 koa_mult_h_1 bc2_mult bc2_mult_1 bc_mult_2 mp_mul 
Execute       gen_rtl bc2_mult_1 -style xilinx -f -lang vhdl -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/vhdl/bc2_mult_1 
Execute       gen_rtl bc2_mult_1 -style xilinx -f -lang vlog -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/verilog/bc2_mult_1 
Execute       syn_report -csynth -model bc2_mult_1 -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/report/bc2_mult_1_csynth.rpt 
Command       syn_report done; 0.12 sec.
Execute       syn_report -rtlxml -model bc2_mult_1 -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/report/bc2_mult_1_csynth.xml 
Execute       syn_report -verbosereport -model bc2_mult_1 -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc2_mult_1.verbose.rpt 
Command       syn_report done; 0.324 sec.
Execute       db_write -model bc2_mult_1 -f -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc2_mult_1.adb 
Command       db_write done; 0.338 sec.
Execute       gen_tb_info bc2_mult_1 -p C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc2_mult_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bc_mult_2 -vendor xilinx -mg_file C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult_2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_17eOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_17_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_2'.
Command       create_rtl_model done; 0.162 sec.
INFO: [HLS 200-111]  Elapsed time: 1.67 seconds; current allocated memory: 278.393 MB.
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.rtl_wrap.cfg.tcl 
Execute       gen_rtl bc_mult_2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/systemc/bc_mult_2 -synmodules bc_mult bc_mult1 bc_mult_1 bc1_mult bc1_mult1 bc1_mult_1 koa_mult_h_1 bc2_mult bc2_mult_1 bc_mult_2 mp_mul 
Execute       gen_rtl bc_mult_2 -style xilinx -f -lang vhdl -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/vhdl/bc_mult_2 
Execute       gen_rtl bc_mult_2 -style xilinx -f -lang vlog -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/verilog/bc_mult_2 
Execute       syn_report -csynth -model bc_mult_2 -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/report/bc_mult_2_csynth.rpt 
Execute       syn_report -rtlxml -model bc_mult_2 -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/report/bc_mult_2_csynth.xml 
Execute       syn_report -verbosereport -model bc_mult_2 -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult_2.verbose.rpt 
Command       syn_report done; 0.22 sec.
Execute       db_write -model bc_mult_2 -f -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult_2.adb 
Command       db_write done; 0.253 sec.
Execute       gen_tb_info bc_mult_2 -p C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mp_mul -vendor xilinx -mg_file C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'mp_mul/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mp_mul/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mp_mul/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mp_mul' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_339ns_339s_339_2_1' to 'mp_mul_add_339ns_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_342ns_342s_342_2_1' to 'mp_mul_add_342ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_448s_448ns_448_2_1' to 'mp_mul_add_448s_4ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_450s_450ns_450_2_1' to 'mp_mul_add_450s_4jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_sub_451ns_451ns_451_2_1' to 'mp_mul_sub_451ns_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_896ns_896s_896_2_1' to 'mp_mul_add_896ns_lbW' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'mp_mul/b_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_339ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_342ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_448s_4ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_450s_4jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_896ns_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_sub_451ns_kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp_mul'.
Command       create_rtl_model done; 0.342 sec.
INFO: [HLS 200-111]  Elapsed time: 1.936 seconds; current allocated memory: 279.357 MB.
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.rtl_wrap.cfg.tcl 
Execute       gen_rtl mp_mul -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/systemc/mp_mul -synmodules bc_mult bc_mult1 bc_mult_1 bc1_mult bc1_mult1 bc1_mult_1 koa_mult_h_1 bc2_mult bc2_mult_1 bc_mult_2 mp_mul 
Execute       gen_rtl mp_mul -istop -style xilinx -f -lang vhdl -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/vhdl/mp_mul 
Command       gen_rtl done; 0.175 sec.
Execute       gen_rtl mp_mul -istop -style xilinx -f -lang vlog -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/verilog/mp_mul 
Execute       syn_report -csynth -model mp_mul -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/report/mp_mul_csynth.rpt 
Execute       syn_report -rtlxml -model mp_mul -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/syn/report/mp_mul_csynth.xml 
Execute       syn_report -verbosereport -model mp_mul -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.verbose.rpt 
Command       syn_report done; 1.151 sec.
Execute       db_write -model mp_mul -f -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.adb 
Command       db_write done; 0.235 sec.
Execute       gen_tb_info mp_mul -p C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul 
Execute       export_constraint_db -f -tool general -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.constraint.tcl 
Execute       syn_report -designview -model mp_mul -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.design.xml 
Command       syn_report done; 0.632 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model mp_mul -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model mp_mul -o C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks mp_mul 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain mp_mul 
INFO-FLOW: Model list for RTL component generation: bc_mult bc_mult1 bc_mult_1 bc1_mult bc1_mult1 bc1_mult_1 koa_mult_h_1 bc2_mult bc2_mult_1 bc_mult_2 mp_mul
INFO-FLOW: Handling components in module [bc_mult] ... 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult.compgen.tcl 
INFO-FLOW: Found component mp_mul_mux_73_16_bkb.
INFO-FLOW: Append model mp_mul_mux_73_16_bkb
INFO-FLOW: Found component mp_mul_mul_mul_16cud.
INFO-FLOW: Append model mp_mul_mul_mul_16cud
INFO-FLOW: Handling components in module [bc_mult1] ... 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult1.compgen.tcl 
INFO-FLOW: Handling components in module [bc_mult_1] ... 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult_1.compgen.tcl 
INFO-FLOW: Found component mp_mul_mux_73_17_dEe.
INFO-FLOW: Append model mp_mul_mux_73_17_dEe
INFO-FLOW: Found component mp_mul_mul_mul_17eOg.
INFO-FLOW: Append model mp_mul_mul_mul_17eOg
INFO-FLOW: Handling components in module [bc1_mult] ... 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult.compgen.tcl 
INFO-FLOW: Handling components in module [bc1_mult1] ... 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult1.compgen.tcl 
INFO-FLOW: Handling components in module [bc1_mult_1] ... 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult_1.compgen.tcl 
INFO-FLOW: Handling components in module [koa_mult_h_1] ... 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/koa_mult_h_1.compgen.tcl 
INFO-FLOW: Found component mp_mul_add_448ns_fYi.
INFO-FLOW: Append model mp_mul_add_448ns_fYi
INFO-FLOW: Handling components in module [bc2_mult] ... 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc2_mult.compgen.tcl 
INFO-FLOW: Handling components in module [bc2_mult_1] ... 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc2_mult_1.compgen.tcl 
INFO-FLOW: Handling components in module [bc_mult_2] ... 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult_2.compgen.tcl 
INFO-FLOW: Handling components in module [mp_mul] ... 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.compgen.tcl 
INFO-FLOW: Found component mp_mul_add_339ns_g8j.
INFO-FLOW: Append model mp_mul_add_339ns_g8j
INFO-FLOW: Found component mp_mul_add_342ns_hbi.
INFO-FLOW: Append model mp_mul_add_342ns_hbi
INFO-FLOW: Found component mp_mul_add_448s_4ibs.
INFO-FLOW: Append model mp_mul_add_448s_4ibs
INFO-FLOW: Found component mp_mul_add_450s_4jbC.
INFO-FLOW: Append model mp_mul_add_450s_4jbC
INFO-FLOW: Found component mp_mul_sub_451ns_kbM.
INFO-FLOW: Append model mp_mul_sub_451ns_kbM
INFO-FLOW: Found component mp_mul_add_896ns_lbW.
INFO-FLOW: Append model mp_mul_add_896ns_lbW
INFO-FLOW: Append model bc_mult
INFO-FLOW: Append model bc_mult1
INFO-FLOW: Append model bc_mult_1
INFO-FLOW: Append model bc1_mult
INFO-FLOW: Append model bc1_mult1
INFO-FLOW: Append model bc1_mult_1
INFO-FLOW: Append model koa_mult_h_1
INFO-FLOW: Append model bc2_mult
INFO-FLOW: Append model bc2_mult_1
INFO-FLOW: Append model bc_mult_2
INFO-FLOW: Append model mp_mul
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: mp_mul_mux_73_16_bkb mp_mul_mul_mul_16cud mp_mul_mux_73_17_dEe mp_mul_mul_mul_17eOg mp_mul_add_448ns_fYi mp_mul_add_339ns_g8j mp_mul_add_342ns_hbi mp_mul_add_448s_4ibs mp_mul_add_450s_4jbC mp_mul_sub_451ns_kbM mp_mul_add_896ns_lbW bc_mult bc_mult1 bc_mult_1 bc1_mult bc1_mult1 bc1_mult_1 koa_mult_h_1 bc2_mult bc2_mult_1 bc_mult_2 mp_mul
INFO-FLOW: To file: write model mp_mul_mux_73_16_bkb
INFO-FLOW: To file: write model mp_mul_mul_mul_16cud
INFO-FLOW: To file: write model mp_mul_mux_73_17_dEe
INFO-FLOW: To file: write model mp_mul_mul_mul_17eOg
INFO-FLOW: To file: write model mp_mul_add_448ns_fYi
INFO-FLOW: To file: write model mp_mul_add_339ns_g8j
INFO-FLOW: To file: write model mp_mul_add_342ns_hbi
INFO-FLOW: To file: write model mp_mul_add_448s_4ibs
INFO-FLOW: To file: write model mp_mul_add_450s_4jbC
INFO-FLOW: To file: write model mp_mul_sub_451ns_kbM
INFO-FLOW: To file: write model mp_mul_add_896ns_lbW
INFO-FLOW: To file: write model bc_mult
INFO-FLOW: To file: write model bc_mult1
INFO-FLOW: To file: write model bc_mult_1
INFO-FLOW: To file: write model bc1_mult
INFO-FLOW: To file: write model bc1_mult1
INFO-FLOW: To file: write model bc1_mult_1
INFO-FLOW: To file: write model koa_mult_h_1
INFO-FLOW: To file: write model bc2_mult
INFO-FLOW: To file: write model bc2_mult_1
INFO-FLOW: To file: write model bc_mult_2
INFO-FLOW: To file: write model mp_mul
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.171 sec.
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.251 sec.
Command       ap_source done; 0.251 sec.
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult1.compgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult.compgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult1.compgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult_1.compgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/koa_mult_h_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_448ns_fYi_AddSubnS_0'
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc2_mult.compgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc2_mult_1.compgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult_2.compgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_339ns_g8j_AddSubnS_1'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_342ns_hbi_AddSubnS_2'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_448s_4ibs_AddSubnS_3'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_450s_4jbC_AddSubnS_4'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_sub_451ns_kbM_AddSubnS_5'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_896ns_lbW_AddSubnS_6'
Command       ap_source done; 0.399 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.196 sec.
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.292 sec.
Command       ap_source done; 0.293 sec.
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=mp_mul xml_exists=0
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.tbgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult.compgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult1.compgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult_1.compgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult.compgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult1.compgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult_1.compgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/koa_mult_h_1.compgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc2_mult.compgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc2_mult_1.compgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult_2.compgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult.compgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult1.compgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult_1.compgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult.compgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult1.compgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult_1.compgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/koa_mult_h_1.compgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc2_mult.compgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc2_mult_1.compgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult_2.compgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult.compgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult1.compgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult_1.compgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult.compgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult1.compgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult_1.compgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/koa_mult_h_1.compgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc2_mult.compgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc2_mult_1.compgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult_2.compgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.constraint.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=22 #gSsdmPorts=6
Execute       source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.tbgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.tbgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.tbgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.compgen.dataonly.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.constraint.tcl 
Execute       sc_get_clocks mp_mul 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult.tbgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult1.tbgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult_1.tbgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult.tbgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult1.tbgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc1_mult_1.tbgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/koa_mult_h_1.tbgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc2_mult.tbgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc2_mult_1.tbgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/bc_mult_2.tbgen.tcl 
Execute       source C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/mp_mul.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/namra/Documents/Documents/ece527/project/sikehls/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:01:43 . Memory (MB): peak = 359.629 ; gain = 268.332
INFO: [VHDL 208-304] Generating VHDL RTL for mp_mul.
INFO: [VLOG 209-307] Generating Verilog RTL for mp_mul.
Command     autosyn done; 30.076 sec.
Command   csynth_design done; 100.975 sec.
Command ap_source done; 102.315 sec.
Execute cleanup_all 
