
mastermode3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000047f4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000764  08004984  08004984  00005984  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080050e8  080050e8  00007068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080050e8  080050e8  000060e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080050f0  080050f0  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080050f0  080050f0  000060f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080050f4  080050f4  000060f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080050f8  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00007068  2**0
                  CONTENTS
 10 .bss          00000368  20000068  20000068  00007068  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  200003d0  200003d0  00007068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000bb6b  00000000  00000000  00007098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002117  00000000  00000000  00012c03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a98  00000000  00000000  00014d20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000007ff  00000000  00000000  000157b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000881a  00000000  00000000  00015fb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00002fd7  00000000  00000000  0001e7d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000217a8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000315c  00000000  00000000  000217ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  00024948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800496c 	.word	0x0800496c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	0800496c 	.word	0x0800496c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <SX1276_SPIRead>:
 */

#include "SX1276.h"
#include <string.h>

uint8_t SX1276_SPIRead(SX1276_t *module, uint8_t addr) {
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
 80005a4:	460b      	mov	r3, r1
 80005a6:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp;
	SX1276_hw_SPICommand(module->hw, addr);
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	78fa      	ldrb	r2, [r7, #3]
 80005ae:	4611      	mov	r1, r2
 80005b0:	4618      	mov	r0, r3
 80005b2:	f000 fac9 	bl	8000b48 <SX1276_hw_SPICommand>
	tmp = SX1276_hw_SPIReadByte(module->hw);
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	4618      	mov	r0, r3
 80005bc:	f000 fae4 	bl	8000b88 <SX1276_hw_SPIReadByte>
 80005c0:	4603      	mov	r3, r0
 80005c2:	73fb      	strb	r3, [r7, #15]
	SX1276_hw_SetNSS(module->hw, 1);
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	2101      	movs	r1, #1
 80005ca:	4618      	mov	r0, r3
 80005cc:	f000 fa81 	bl	8000ad2 <SX1276_hw_SetNSS>
	return tmp;
 80005d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80005d2:	4618      	mov	r0, r3
 80005d4:	3710      	adds	r7, #16
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bd80      	pop	{r7, pc}

080005da <SX1276_SPIWrite>:

void SX1276_SPIWrite(SX1276_t *module, uint8_t addr, uint8_t cmd) {
 80005da:	b580      	push	{r7, lr}
 80005dc:	b082      	sub	sp, #8
 80005de:	af00      	add	r7, sp, #0
 80005e0:	6078      	str	r0, [r7, #4]
 80005e2:	460b      	mov	r3, r1
 80005e4:	70fb      	strb	r3, [r7, #3]
 80005e6:	4613      	mov	r3, r2
 80005e8:	70bb      	strb	r3, [r7, #2]
	SX1276_hw_SetNSS(module->hw, 0);
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	2100      	movs	r1, #0
 80005f0:	4618      	mov	r0, r3
 80005f2:	f000 fa6e 	bl	8000ad2 <SX1276_hw_SetNSS>
	SX1276_hw_SPICommand(module->hw, addr | 0x80);
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	681a      	ldr	r2, [r3, #0]
 80005fa:	78fb      	ldrb	r3, [r7, #3]
 80005fc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000600:	b2db      	uxtb	r3, r3
 8000602:	4619      	mov	r1, r3
 8000604:	4610      	mov	r0, r2
 8000606:	f000 fa9f 	bl	8000b48 <SX1276_hw_SPICommand>
	SX1276_hw_SPICommand(module->hw, cmd);
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	78ba      	ldrb	r2, [r7, #2]
 8000610:	4611      	mov	r1, r2
 8000612:	4618      	mov	r0, r3
 8000614:	f000 fa98 	bl	8000b48 <SX1276_hw_SPICommand>
	SX1276_hw_SetNSS(module->hw, 1);
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	2101      	movs	r1, #1
 800061e:	4618      	mov	r0, r3
 8000620:	f000 fa57 	bl	8000ad2 <SX1276_hw_SetNSS>
}
 8000624:	bf00      	nop
 8000626:	3708      	adds	r7, #8
 8000628:	46bd      	mov	sp, r7
 800062a:	bd80      	pop	{r7, pc}

0800062c <SX1276_SPIBurstWrite>:
		SX1276_hw_SetNSS(module->hw, 1);
	}
}

void SX1276_SPIBurstWrite(SX1276_t *module, uint8_t addr, uint8_t *txBuf,
		uint8_t length) {
 800062c:	b580      	push	{r7, lr}
 800062e:	b086      	sub	sp, #24
 8000630:	af00      	add	r7, sp, #0
 8000632:	60f8      	str	r0, [r7, #12]
 8000634:	607a      	str	r2, [r7, #4]
 8000636:	461a      	mov	r2, r3
 8000638:	460b      	mov	r3, r1
 800063a:	72fb      	strb	r3, [r7, #11]
 800063c:	4613      	mov	r3, r2
 800063e:	72bb      	strb	r3, [r7, #10]
	unsigned char i;
	if (length <= 1) {
 8000640:	7abb      	ldrb	r3, [r7, #10]
 8000642:	2b01      	cmp	r3, #1
 8000644:	d929      	bls.n	800069a <SX1276_SPIBurstWrite+0x6e>
		return;
	} else {
		SX1276_hw_SetNSS(module->hw, 0);
 8000646:	68fb      	ldr	r3, [r7, #12]
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	2100      	movs	r1, #0
 800064c:	4618      	mov	r0, r3
 800064e:	f000 fa40 	bl	8000ad2 <SX1276_hw_SetNSS>
		SX1276_hw_SPICommand(module->hw, addr | 0x80);
 8000652:	68fb      	ldr	r3, [r7, #12]
 8000654:	681a      	ldr	r2, [r3, #0]
 8000656:	7afb      	ldrb	r3, [r7, #11]
 8000658:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800065c:	b2db      	uxtb	r3, r3
 800065e:	4619      	mov	r1, r3
 8000660:	4610      	mov	r0, r2
 8000662:	f000 fa71 	bl	8000b48 <SX1276_hw_SPICommand>
		for (i = 0; i < length; i++) {
 8000666:	2300      	movs	r3, #0
 8000668:	75fb      	strb	r3, [r7, #23]
 800066a:	e00b      	b.n	8000684 <SX1276_SPIBurstWrite+0x58>
			SX1276_hw_SPICommand(module->hw, *(txBuf + i));
 800066c:	68fb      	ldr	r3, [r7, #12]
 800066e:	6818      	ldr	r0, [r3, #0]
 8000670:	7dfb      	ldrb	r3, [r7, #23]
 8000672:	687a      	ldr	r2, [r7, #4]
 8000674:	4413      	add	r3, r2
 8000676:	781b      	ldrb	r3, [r3, #0]
 8000678:	4619      	mov	r1, r3
 800067a:	f000 fa65 	bl	8000b48 <SX1276_hw_SPICommand>
		for (i = 0; i < length; i++) {
 800067e:	7dfb      	ldrb	r3, [r7, #23]
 8000680:	3301      	adds	r3, #1
 8000682:	75fb      	strb	r3, [r7, #23]
 8000684:	7dfa      	ldrb	r2, [r7, #23]
 8000686:	7abb      	ldrb	r3, [r7, #10]
 8000688:	429a      	cmp	r2, r3
 800068a:	d3ef      	bcc.n	800066c <SX1276_SPIBurstWrite+0x40>
		}
		SX1276_hw_SetNSS(module->hw, 1);
 800068c:	68fb      	ldr	r3, [r7, #12]
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	2101      	movs	r1, #1
 8000692:	4618      	mov	r0, r3
 8000694:	f000 fa1d 	bl	8000ad2 <SX1276_hw_SetNSS>
 8000698:	e000      	b.n	800069c <SX1276_SPIBurstWrite+0x70>
		return;
 800069a:	bf00      	nop
	}
}
 800069c:	3718      	adds	r7, #24
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}
	...

080006a4 <SX1276_config>:

void SX1276_config(SX1276_t *module) {
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b086      	sub	sp, #24
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
	SX1276_sleep(module); //Change modem mode Must in Sleep mode
 80006ac:	6878      	ldr	r0, [r7, #4]
 80006ae:	f000 f90d 	bl	80008cc <SX1276_sleep>
	SX1276_hw_DelayMs(15);
 80006b2:	200f      	movs	r0, #15
 80006b4:	f000 fa8e 	bl	8000bd4 <SX1276_hw_DelayMs>

	SX1276_entryLoRa(module);
 80006b8:	6878      	ldr	r0, [r7, #4]
 80006ba:	f000 f917 	bl	80008ec <SX1276_entryLoRa>
	//SX1276_SPIWrite(module, 0x5904); //?? Change digital regulator form 1.6V to 1.47V: see errata note

	uint64_t freq = ((uint64_t) module->frequency << 19) / 32000000;
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80006c4:	f04f 0000 	mov.w	r0, #0
 80006c8:	f04f 0100 	mov.w	r1, #0
 80006cc:	04d9      	lsls	r1, r3, #19
 80006ce:	ea41 3152 	orr.w	r1, r1, r2, lsr #13
 80006d2:	04d0      	lsls	r0, r2, #19
 80006d4:	4a6f      	ldr	r2, [pc, #444]	@ (8000894 <SX1276_config+0x1f0>)
 80006d6:	f04f 0300 	mov.w	r3, #0
 80006da:	f7ff fdc9 	bl	8000270 <__aeabi_uldivmod>
 80006de:	4602      	mov	r2, r0
 80006e0:	460b      	mov	r3, r1
 80006e2:	e9c7 2304 	strd	r2, r3, [r7, #16]
	uint8_t freq_reg[3];
	freq_reg[0] = (uint8_t) (freq >> 16);
 80006e6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80006ea:	f04f 0200 	mov.w	r2, #0
 80006ee:	f04f 0300 	mov.w	r3, #0
 80006f2:	0c02      	lsrs	r2, r0, #16
 80006f4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80006f8:	0c0b      	lsrs	r3, r1, #16
 80006fa:	b2d3      	uxtb	r3, r2
 80006fc:	733b      	strb	r3, [r7, #12]
	freq_reg[1] = (uint8_t) (freq >> 8);
 80006fe:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000702:	f04f 0200 	mov.w	r2, #0
 8000706:	f04f 0300 	mov.w	r3, #0
 800070a:	0a02      	lsrs	r2, r0, #8
 800070c:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8000710:	0a0b      	lsrs	r3, r1, #8
 8000712:	b2d3      	uxtb	r3, r2
 8000714:	737b      	strb	r3, [r7, #13]
	freq_reg[2] = (uint8_t) (freq >> 0);
 8000716:	7c3b      	ldrb	r3, [r7, #16]
 8000718:	73bb      	strb	r3, [r7, #14]
	SX1276_SPIBurstWrite(module, LR_RegFrMsb, (uint8_t*) freq_reg, 3); //setting frequency parameter
 800071a:	f107 020c 	add.w	r2, r7, #12
 800071e:	2303      	movs	r3, #3
 8000720:	2106      	movs	r1, #6
 8000722:	6878      	ldr	r0, [r7, #4]
 8000724:	f7ff ff82 	bl	800062c <SX1276_SPIBurstWrite>

	SX1276_SPIWrite(module, RegSyncWord, 0x34);
 8000728:	2234      	movs	r2, #52	@ 0x34
 800072a:	2139      	movs	r1, #57	@ 0x39
 800072c:	6878      	ldr	r0, [r7, #4]
 800072e:	f7ff ff54 	bl	80005da <SX1276_SPIWrite>

	//setting base parameter
	SX1276_SPIWrite(module, LR_RegPaConfig, SX1276_Power[module->power]); //Setting output power parameter
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	7c1b      	ldrb	r3, [r3, #16]
 8000736:	461a      	mov	r2, r3
 8000738:	4b57      	ldr	r3, [pc, #348]	@ (8000898 <SX1276_config+0x1f4>)
 800073a:	5c9b      	ldrb	r3, [r3, r2]
 800073c:	461a      	mov	r2, r3
 800073e:	2109      	movs	r1, #9
 8000740:	6878      	ldr	r0, [r7, #4]
 8000742:	f7ff ff4a 	bl	80005da <SX1276_SPIWrite>

	SX1276_SPIWrite(module, LR_RegOcp, 0x0B);			//RegOcp,Close Ocp
 8000746:	220b      	movs	r2, #11
 8000748:	210b      	movs	r1, #11
 800074a:	6878      	ldr	r0, [r7, #4]
 800074c:	f7ff ff45 	bl	80005da <SX1276_SPIWrite>
	SX1276_SPIWrite(module, LR_RegLna, 0x23);		//RegLNA,High & LNA Enable
 8000750:	2223      	movs	r2, #35	@ 0x23
 8000752:	210c      	movs	r1, #12
 8000754:	6878      	ldr	r0, [r7, #4]
 8000756:	f7ff ff40 	bl	80005da <SX1276_SPIWrite>
	if (SX1276_SpreadFactor[module->LoRa_SF] == 6) {	//SFactor=6
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	7c5b      	ldrb	r3, [r3, #17]
 800075e:	461a      	mov	r2, r3
 8000760:	4b4e      	ldr	r3, [pc, #312]	@ (800089c <SX1276_config+0x1f8>)
 8000762:	5c9b      	ldrb	r3, [r3, r2]
 8000764:	2b06      	cmp	r3, #6
 8000766:	d147      	bne.n	80007f8 <SX1276_config+0x154>
		uint8_t tmp;
		SX1276_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1276_LoRaBandwidth[module->LoRa_BW] << 4)
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	7c9b      	ldrb	r3, [r3, #18]
 800076c:	461a      	mov	r2, r3
 800076e:	4b4c      	ldr	r3, [pc, #304]	@ (80008a0 <SX1276_config+0x1fc>)
 8000770:	5c9b      	ldrb	r3, [r3, r2]
 8000772:	011b      	lsls	r3, r3, #4
 8000774:	b2da      	uxtb	r2, r3
						+ (SX1276_CodingRate[module->LoRa_CR] << 1) + 0x01)); //Implicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	7cdb      	ldrb	r3, [r3, #19]
 800077a:	4619      	mov	r1, r3
 800077c:	4b49      	ldr	r3, [pc, #292]	@ (80008a4 <SX1276_config+0x200>)
 800077e:	5c5b      	ldrb	r3, [r3, r1]
 8000780:	005b      	lsls	r3, r3, #1
 8000782:	b2db      	uxtb	r3, r3
 8000784:	4413      	add	r3, r2
 8000786:	b2db      	uxtb	r3, r3
		SX1276_SPIWrite(module,
 8000788:	3301      	adds	r3, #1
 800078a:	b2db      	uxtb	r3, r3
 800078c:	461a      	mov	r2, r3
 800078e:	211d      	movs	r1, #29
 8000790:	6878      	ldr	r0, [r7, #4]
 8000792:	f7ff ff22 	bl	80005da <SX1276_SPIWrite>

		SX1276_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1276_SpreadFactor[module->LoRa_SF] << 4)
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	7c5b      	ldrb	r3, [r3, #17]
 800079a:	461a      	mov	r2, r3
 800079c:	4b3f      	ldr	r3, [pc, #252]	@ (800089c <SX1276_config+0x1f8>)
 800079e:	5c9b      	ldrb	r3, [r3, r2]
 80007a0:	011b      	lsls	r3, r3, #4
 80007a2:	b2da      	uxtb	r2, r3
						+ (SX1276_CRC_Sum[module->LoRa_CRC_sum] << 2) + 0x03));
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	7d1b      	ldrb	r3, [r3, #20]
 80007a8:	4619      	mov	r1, r3
 80007aa:	4b3f      	ldr	r3, [pc, #252]	@ (80008a8 <SX1276_config+0x204>)
 80007ac:	5c5b      	ldrb	r3, [r3, r1]
 80007ae:	009b      	lsls	r3, r3, #2
 80007b0:	b2db      	uxtb	r3, r3
 80007b2:	4413      	add	r3, r2
 80007b4:	b2db      	uxtb	r3, r3
		SX1276_SPIWrite(module,
 80007b6:	3303      	adds	r3, #3
 80007b8:	b2db      	uxtb	r3, r3
 80007ba:	461a      	mov	r2, r3
 80007bc:	211e      	movs	r1, #30
 80007be:	6878      	ldr	r0, [r7, #4]
 80007c0:	f7ff ff0b 	bl	80005da <SX1276_SPIWrite>

		tmp = SX1276_SPIRead(module, 0x31);
 80007c4:	2131      	movs	r1, #49	@ 0x31
 80007c6:	6878      	ldr	r0, [r7, #4]
 80007c8:	f7ff fee8 	bl	800059c <SX1276_SPIRead>
 80007cc:	4603      	mov	r3, r0
 80007ce:	73fb      	strb	r3, [r7, #15]
		tmp &= 0xF8;
 80007d0:	7bfb      	ldrb	r3, [r7, #15]
 80007d2:	f023 0307 	bic.w	r3, r3, #7
 80007d6:	73fb      	strb	r3, [r7, #15]
		tmp |= 0x05;
 80007d8:	7bfb      	ldrb	r3, [r7, #15]
 80007da:	f043 0305 	orr.w	r3, r3, #5
 80007de:	73fb      	strb	r3, [r7, #15]
		SX1276_SPIWrite(module, 0x31, tmp);
 80007e0:	7bfb      	ldrb	r3, [r7, #15]
 80007e2:	461a      	mov	r2, r3
 80007e4:	2131      	movs	r1, #49	@ 0x31
 80007e6:	6878      	ldr	r0, [r7, #4]
 80007e8:	f7ff fef7 	bl	80005da <SX1276_SPIWrite>
		SX1276_SPIWrite(module, 0x37, 0x0C);
 80007ec:	220c      	movs	r2, #12
 80007ee:	2137      	movs	r1, #55	@ 0x37
 80007f0:	6878      	ldr	r0, [r7, #4]
 80007f2:	f7ff fef2 	bl	80005da <SX1276_SPIWrite>
 80007f6:	e029      	b.n	800084c <SX1276_config+0x1a8>
	} else {
		SX1276_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1276_LoRaBandwidth[module->LoRa_BW] << 4)
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	7c9b      	ldrb	r3, [r3, #18]
 80007fc:	461a      	mov	r2, r3
 80007fe:	4b28      	ldr	r3, [pc, #160]	@ (80008a0 <SX1276_config+0x1fc>)
 8000800:	5c9b      	ldrb	r3, [r3, r2]
 8000802:	011b      	lsls	r3, r3, #4
 8000804:	b2da      	uxtb	r2, r3
						+ (SX1276_CodingRate[module->LoRa_CR] << 1) + 0x00)); //Explicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	7cdb      	ldrb	r3, [r3, #19]
 800080a:	4619      	mov	r1, r3
 800080c:	4b25      	ldr	r3, [pc, #148]	@ (80008a4 <SX1276_config+0x200>)
 800080e:	5c5b      	ldrb	r3, [r3, r1]
 8000810:	005b      	lsls	r3, r3, #1
 8000812:	b2db      	uxtb	r3, r3
		SX1276_SPIWrite(module,
 8000814:	4413      	add	r3, r2
 8000816:	b2db      	uxtb	r3, r3
 8000818:	461a      	mov	r2, r3
 800081a:	211d      	movs	r1, #29
 800081c:	6878      	ldr	r0, [r7, #4]
 800081e:	f7ff fedc 	bl	80005da <SX1276_SPIWrite>

		SX1276_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1276_SpreadFactor[module->LoRa_SF] << 4)
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	7c5b      	ldrb	r3, [r3, #17]
 8000826:	461a      	mov	r2, r3
 8000828:	4b1c      	ldr	r3, [pc, #112]	@ (800089c <SX1276_config+0x1f8>)
 800082a:	5c9b      	ldrb	r3, [r3, r2]
 800082c:	011b      	lsls	r3, r3, #4
 800082e:	b2da      	uxtb	r2, r3
						+ (SX1276_CRC_Sum[module->LoRa_CRC_sum] << 2) + 0x00)); //SFactor & LNA gain set by the internal AGC loop
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	7d1b      	ldrb	r3, [r3, #20]
 8000834:	4619      	mov	r1, r3
 8000836:	4b1c      	ldr	r3, [pc, #112]	@ (80008a8 <SX1276_config+0x204>)
 8000838:	5c5b      	ldrb	r3, [r3, r1]
 800083a:	009b      	lsls	r3, r3, #2
 800083c:	b2db      	uxtb	r3, r3
		SX1276_SPIWrite(module,
 800083e:	4413      	add	r3, r2
 8000840:	b2db      	uxtb	r3, r3
 8000842:	461a      	mov	r2, r3
 8000844:	211e      	movs	r1, #30
 8000846:	6878      	ldr	r0, [r7, #4]
 8000848:	f7ff fec7 	bl	80005da <SX1276_SPIWrite>
	}

	SX1276_SPIWrite(module, LR_RegModemConfig3, 0x04);
 800084c:	2204      	movs	r2, #4
 800084e:	2126      	movs	r1, #38	@ 0x26
 8000850:	6878      	ldr	r0, [r7, #4]
 8000852:	f7ff fec2 	bl	80005da <SX1276_SPIWrite>
	SX1276_SPIWrite(module, LR_RegSymbTimeoutLsb, 0x08); //RegSymbTimeoutLsb Timeout = 0x3FF(Max)
 8000856:	2208      	movs	r2, #8
 8000858:	211f      	movs	r1, #31
 800085a:	6878      	ldr	r0, [r7, #4]
 800085c:	f7ff febd 	bl	80005da <SX1276_SPIWrite>
	SX1276_SPIWrite(module, LR_RegPreambleMsb, 0x00); //RegPreambleMsb
 8000860:	2200      	movs	r2, #0
 8000862:	2120      	movs	r1, #32
 8000864:	6878      	ldr	r0, [r7, #4]
 8000866:	f7ff feb8 	bl	80005da <SX1276_SPIWrite>
	SX1276_SPIWrite(module, LR_RegPreambleLsb, 8); //RegPreambleLsb 8+4=12byte Preamble
 800086a:	2208      	movs	r2, #8
 800086c:	2121      	movs	r1, #33	@ 0x21
 800086e:	6878      	ldr	r0, [r7, #4]
 8000870:	f7ff feb3 	bl	80005da <SX1276_SPIWrite>
	SX1276_SPIWrite(module, REG_LR_DIOMAPPING2, 0x01); //RegDioMapping2 DIO5=00, DIO4=01
 8000874:	2201      	movs	r2, #1
 8000876:	2141      	movs	r1, #65	@ 0x41
 8000878:	6878      	ldr	r0, [r7, #4]
 800087a:	f7ff feae 	bl	80005da <SX1276_SPIWrite>
	module->readBytes = 0;
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	2200      	movs	r2, #0
 8000882:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
	SX1276_standby(module); //Entry standby mode
 8000886:	6878      	ldr	r0, [r7, #4]
 8000888:	f000 f810 	bl	80008ac <SX1276_standby>
}
 800088c:	bf00      	nop
 800088e:	3718      	adds	r7, #24
 8000890:	46bd      	mov	sp, r7
 8000892:	bd80      	pop	{r7, pc}
 8000894:	01e84800 	.word	0x01e84800
 8000898:	0800507c 	.word	0x0800507c
 800089c:	08005080 	.word	0x08005080
 80008a0:	08005088 	.word	0x08005088
 80008a4:	08005094 	.word	0x08005094
 80008a8:	08005098 	.word	0x08005098

080008ac <SX1276_standby>:

void SX1276_standby(SX1276_t *module) {
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b082      	sub	sp, #8
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
	SX1276_SPIWrite(module, LR_RegOpMode, 0x09);
 80008b4:	2209      	movs	r2, #9
 80008b6:	2101      	movs	r1, #1
 80008b8:	6878      	ldr	r0, [r7, #4]
 80008ba:	f7ff fe8e 	bl	80005da <SX1276_SPIWrite>
	module->status = STANDBY;
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	2201      	movs	r2, #1
 80008c2:	759a      	strb	r2, [r3, #22]
}
 80008c4:	bf00      	nop
 80008c6:	3708      	adds	r7, #8
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bd80      	pop	{r7, pc}

080008cc <SX1276_sleep>:

void SX1276_sleep(SX1276_t *module) {
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b082      	sub	sp, #8
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
	SX1276_SPIWrite(module, LR_RegOpMode, 0x08);
 80008d4:	2208      	movs	r2, #8
 80008d6:	2101      	movs	r1, #1
 80008d8:	6878      	ldr	r0, [r7, #4]
 80008da:	f7ff fe7e 	bl	80005da <SX1276_SPIWrite>
	module->status = SLEEP;
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	2200      	movs	r2, #0
 80008e2:	759a      	strb	r2, [r3, #22]
}
 80008e4:	bf00      	nop
 80008e6:	3708      	adds	r7, #8
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}

080008ec <SX1276_entryLoRa>:

void SX1276_entryLoRa(SX1276_t *module) {
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
	SX1276_SPIWrite(module, LR_RegOpMode, 0x88);
 80008f4:	2288      	movs	r2, #136	@ 0x88
 80008f6:	2101      	movs	r1, #1
 80008f8:	6878      	ldr	r0, [r7, #4]
 80008fa:	f7ff fe6e 	bl	80005da <SX1276_SPIWrite>
}
 80008fe:	bf00      	nop
 8000900:	3708      	adds	r7, #8
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}

08000906 <SX1276_clearLoRaIrq>:

void SX1276_clearLoRaIrq(SX1276_t *module) {
 8000906:	b580      	push	{r7, lr}
 8000908:	b082      	sub	sp, #8
 800090a:	af00      	add	r7, sp, #0
 800090c:	6078      	str	r0, [r7, #4]
	SX1276_SPIWrite(module, LR_RegIrqFlags, 0xFF);
 800090e:	22ff      	movs	r2, #255	@ 0xff
 8000910:	2112      	movs	r1, #18
 8000912:	6878      	ldr	r0, [r7, #4]
 8000914:	f7ff fe61 	bl	80005da <SX1276_SPIWrite>
}
 8000918:	bf00      	nop
 800091a:	3708      	adds	r7, #8
 800091c:	46bd      	mov	sp, r7
 800091e:	bd80      	pop	{r7, pc}

08000920 <SX1276_LoRaEntryTx>:
		SX1276_clearLoRaIrq(module);
	}
	return module->readBytes;
}

int SX1276_LoRaEntryTx(SX1276_t *module, uint8_t length, uint32_t timeout) {
 8000920:	b580      	push	{r7, lr}
 8000922:	b086      	sub	sp, #24
 8000924:	af00      	add	r7, sp, #0
 8000926:	60f8      	str	r0, [r7, #12]
 8000928:	460b      	mov	r3, r1
 800092a:	607a      	str	r2, [r7, #4]
 800092c:	72fb      	strb	r3, [r7, #11]
	uint8_t addr;
	uint8_t temp;

	module->packetLength = length;
 800092e:	68fb      	ldr	r3, [r7, #12]
 8000930:	7afa      	ldrb	r2, [r7, #11]
 8000932:	755a      	strb	r2, [r3, #21]

	SX1276_config(module); //setting base parameter
 8000934:	68f8      	ldr	r0, [r7, #12]
 8000936:	f7ff feb5 	bl	80006a4 <SX1276_config>
	SX1276_SPIWrite(module, REG_LR_PADAC, 0x87);	//Tx for 20dBm
 800093a:	2287      	movs	r2, #135	@ 0x87
 800093c:	214d      	movs	r1, #77	@ 0x4d
 800093e:	68f8      	ldr	r0, [r7, #12]
 8000940:	f7ff fe4b 	bl	80005da <SX1276_SPIWrite>
	SX1276_SPIWrite(module, LR_RegHopPeriod, 0x00); //RegHopPeriod NO FHSS
 8000944:	2200      	movs	r2, #0
 8000946:	2124      	movs	r1, #36	@ 0x24
 8000948:	68f8      	ldr	r0, [r7, #12]
 800094a:	f7ff fe46 	bl	80005da <SX1276_SPIWrite>
	SX1276_SPIWrite(module, REG_LR_DIOMAPPING1, 0x41); //DIO0=01, DIO1=00,DIO2=00, DIO3=01
 800094e:	2241      	movs	r2, #65	@ 0x41
 8000950:	2140      	movs	r1, #64	@ 0x40
 8000952:	68f8      	ldr	r0, [r7, #12]
 8000954:	f7ff fe41 	bl	80005da <SX1276_SPIWrite>
	SX1276_clearLoRaIrq(module);
 8000958:	68f8      	ldr	r0, [r7, #12]
 800095a:	f7ff ffd4 	bl	8000906 <SX1276_clearLoRaIrq>
	SX1276_SPIWrite(module, LR_RegIrqFlagsMask, 0xF7); //Open TxDone interrupt
 800095e:	22f7      	movs	r2, #247	@ 0xf7
 8000960:	2111      	movs	r1, #17
 8000962:	68f8      	ldr	r0, [r7, #12]
 8000964:	f7ff fe39 	bl	80005da <SX1276_SPIWrite>
	SX1276_SPIWrite(module, LR_RegPayloadLength, length); //RegPayloadLength 21byte
 8000968:	7afb      	ldrb	r3, [r7, #11]
 800096a:	461a      	mov	r2, r3
 800096c:	2122      	movs	r1, #34	@ 0x22
 800096e:	68f8      	ldr	r0, [r7, #12]
 8000970:	f7ff fe33 	bl	80005da <SX1276_SPIWrite>
	addr = SX1276_SPIRead(module, LR_RegFifoTxBaseAddr); //RegFiFoTxBaseAddr
 8000974:	210e      	movs	r1, #14
 8000976:	68f8      	ldr	r0, [r7, #12]
 8000978:	f7ff fe10 	bl	800059c <SX1276_SPIRead>
 800097c:	4603      	mov	r3, r0
 800097e:	75fb      	strb	r3, [r7, #23]
	SX1276_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RegFifoAddrPtr
 8000980:	7dfb      	ldrb	r3, [r7, #23]
 8000982:	461a      	mov	r2, r3
 8000984:	210d      	movs	r1, #13
 8000986:	68f8      	ldr	r0, [r7, #12]
 8000988:	f7ff fe27 	bl	80005da <SX1276_SPIWrite>

	while (1) {
		temp = SX1276_SPIRead(module, LR_RegPayloadLength);
 800098c:	2122      	movs	r1, #34	@ 0x22
 800098e:	68f8      	ldr	r0, [r7, #12]
 8000990:	f7ff fe04 	bl	800059c <SX1276_SPIRead>
 8000994:	4603      	mov	r3, r0
 8000996:	75bb      	strb	r3, [r7, #22]
		if (temp == length) {
 8000998:	7dba      	ldrb	r2, [r7, #22]
 800099a:	7afb      	ldrb	r3, [r7, #11]
 800099c:	429a      	cmp	r2, r3
 800099e:	d104      	bne.n	80009aa <SX1276_LoRaEntryTx+0x8a>
			module->status = TX;
 80009a0:	68fb      	ldr	r3, [r7, #12]
 80009a2:	2202      	movs	r2, #2
 80009a4:	759a      	strb	r2, [r3, #22]
			return 1;
 80009a6:	2301      	movs	r3, #1
 80009a8:	e00e      	b.n	80009c8 <SX1276_LoRaEntryTx+0xa8>
		}

		if (--timeout == 0) {
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	3b01      	subs	r3, #1
 80009ae:	607b      	str	r3, [r7, #4]
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d1ea      	bne.n	800098c <SX1276_LoRaEntryTx+0x6c>
			SX1276_hw_Reset(module->hw);
 80009b6:	68fb      	ldr	r3, [r7, #12]
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	4618      	mov	r0, r3
 80009bc:	f000 f8a0 	bl	8000b00 <SX1276_hw_Reset>
			SX1276_config(module);
 80009c0:	68f8      	ldr	r0, [r7, #12]
 80009c2:	f7ff fe6f 	bl	80006a4 <SX1276_config>
			return 0;
 80009c6:	2300      	movs	r3, #0
		}
	}
}
 80009c8:	4618      	mov	r0, r3
 80009ca:	3718      	adds	r7, #24
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bd80      	pop	{r7, pc}

080009d0 <SX1276_LoRaTxPacket>:

int SX1276_LoRaTxPacket(SX1276_t *module, uint8_t *txBuffer, uint8_t length,
		uint32_t timeout) {
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b084      	sub	sp, #16
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	60f8      	str	r0, [r7, #12]
 80009d8:	60b9      	str	r1, [r7, #8]
 80009da:	603b      	str	r3, [r7, #0]
 80009dc:	4613      	mov	r3, r2
 80009de:	71fb      	strb	r3, [r7, #7]
	SX1276_SPIBurstWrite(module, 0x00, txBuffer, length);
 80009e0:	79fb      	ldrb	r3, [r7, #7]
 80009e2:	68ba      	ldr	r2, [r7, #8]
 80009e4:	2100      	movs	r1, #0
 80009e6:	68f8      	ldr	r0, [r7, #12]
 80009e8:	f7ff fe20 	bl	800062c <SX1276_SPIBurstWrite>
	SX1276_SPIWrite(module, LR_RegOpMode, 0x8b);	//Tx Mode
 80009ec:	228b      	movs	r2, #139	@ 0x8b
 80009ee:	2101      	movs	r1, #1
 80009f0:	68f8      	ldr	r0, [r7, #12]
 80009f2:	f7ff fdf2 	bl	80005da <SX1276_SPIWrite>
	while (1) {
		if (SX1276_hw_GetDIO0(module->hw)) { //if(Get_NIRQ()) //Packet send over
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	4618      	mov	r0, r3
 80009fc:	f000 f8f5 	bl	8000bea <SX1276_hw_GetDIO0>
 8000a00:	4603      	mov	r3, r0
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d00b      	beq.n	8000a1e <SX1276_LoRaTxPacket+0x4e>
			SX1276_SPIRead(module, LR_RegIrqFlags);
 8000a06:	2112      	movs	r1, #18
 8000a08:	68f8      	ldr	r0, [r7, #12]
 8000a0a:	f7ff fdc7 	bl	800059c <SX1276_SPIRead>
			SX1276_clearLoRaIrq(module); //Clear irq
 8000a0e:	68f8      	ldr	r0, [r7, #12]
 8000a10:	f7ff ff79 	bl	8000906 <SX1276_clearLoRaIrq>
			SX1276_standby(module); //Entry Standby mode
 8000a14:	68f8      	ldr	r0, [r7, #12]
 8000a16:	f7ff ff49 	bl	80008ac <SX1276_standby>
			return 1;
 8000a1a:	2301      	movs	r3, #1
 8000a1c:	e013      	b.n	8000a46 <SX1276_LoRaTxPacket+0x76>
		}

		if (--timeout == 0) {
 8000a1e:	683b      	ldr	r3, [r7, #0]
 8000a20:	3b01      	subs	r3, #1
 8000a22:	603b      	str	r3, [r7, #0]
 8000a24:	683b      	ldr	r3, [r7, #0]
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d109      	bne.n	8000a3e <SX1276_LoRaTxPacket+0x6e>
			SX1276_hw_Reset(module->hw);
 8000a2a:	68fb      	ldr	r3, [r7, #12]
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f000 f866 	bl	8000b00 <SX1276_hw_Reset>
			SX1276_config(module);
 8000a34:	68f8      	ldr	r0, [r7, #12]
 8000a36:	f7ff fe35 	bl	80006a4 <SX1276_config>
			return 0;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	e003      	b.n	8000a46 <SX1276_LoRaTxPacket+0x76>
		}
		SX1276_hw_DelayMs(1);
 8000a3e:	2001      	movs	r0, #1
 8000a40:	f000 f8c8 	bl	8000bd4 <SX1276_hw_DelayMs>
		if (SX1276_hw_GetDIO0(module->hw)) { //if(Get_NIRQ()) //Packet send over
 8000a44:	e7d7      	b.n	80009f6 <SX1276_LoRaTxPacket+0x26>
	}
}
 8000a46:	4618      	mov	r0, r3
 8000a48:	3710      	adds	r7, #16
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}

08000a4e <SX1276_init>:

void SX1276_init(SX1276_t *module, uint64_t frequency, uint8_t power,
		uint8_t LoRa_SF, uint8_t LoRa_BW, uint8_t LoRa_CR,
		uint8_t LoRa_CRC_sum, uint8_t packetLength) {
 8000a4e:	b580      	push	{r7, lr}
 8000a50:	b084      	sub	sp, #16
 8000a52:	af00      	add	r7, sp, #0
 8000a54:	60f8      	str	r0, [r7, #12]
 8000a56:	e9c7 2300 	strd	r2, r3, [r7]
	SX1276_hw_init(module->hw);
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f000 f822 	bl	8000aa8 <SX1276_hw_init>
	module->frequency = frequency;
 8000a64:	68f9      	ldr	r1, [r7, #12]
 8000a66:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000a6a:	e9c1 2302 	strd	r2, r3, [r1, #8]
	module->power = power;
 8000a6e:	68fb      	ldr	r3, [r7, #12]
 8000a70:	7e3a      	ldrb	r2, [r7, #24]
 8000a72:	741a      	strb	r2, [r3, #16]
	module->LoRa_SF = LoRa_SF;
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	7f3a      	ldrb	r2, [r7, #28]
 8000a78:	745a      	strb	r2, [r3, #17]
	module->LoRa_BW = LoRa_BW;
 8000a7a:	68fb      	ldr	r3, [r7, #12]
 8000a7c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000a80:	749a      	strb	r2, [r3, #18]
	module->LoRa_CR = LoRa_CR;
 8000a82:	68fb      	ldr	r3, [r7, #12]
 8000a84:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8000a88:	74da      	strb	r2, [r3, #19]
	module->LoRa_CRC_sum = LoRa_CRC_sum;
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8000a90:	751a      	strb	r2, [r3, #20]
	module->packetLength = packetLength;
 8000a92:	68fb      	ldr	r3, [r7, #12]
 8000a94:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8000a98:	755a      	strb	r2, [r3, #21]
	SX1276_config(module);
 8000a9a:	68f8      	ldr	r0, [r7, #12]
 8000a9c:	f7ff fe02 	bl	80006a4 <SX1276_config>
}
 8000aa0:	bf00      	nop
 8000aa2:	3710      	adds	r7, #16
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd80      	pop	{r7, pc}

08000aa8 <SX1276_hw_init>:
#include <string.h>

#include "gpio.h"
#include "spi.h"

__weak void SX1276_hw_init(SX1276_hw_t *hw) {
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b082      	sub	sp, #8
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
	SX1276_hw_SetNSS(hw, 1);
 8000ab0:	2101      	movs	r1, #1
 8000ab2:	6878      	ldr	r0, [r7, #4]
 8000ab4:	f000 f80d 	bl	8000ad2 <SX1276_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	6858      	ldr	r0, [r3, #4]
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	b29b      	uxth	r3, r3
 8000ac2:	2201      	movs	r2, #1
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	f001 faa7 	bl	8002018 <HAL_GPIO_WritePin>
}
 8000aca:	bf00      	nop
 8000acc:	3708      	adds	r7, #8
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}

08000ad2 <SX1276_hw_SetNSS>:

__weak void SX1276_hw_SetNSS(SX1276_hw_t *hw, int value) {
 8000ad2:	b580      	push	{r7, lr}
 8000ad4:	b082      	sub	sp, #8
 8000ad6:	af00      	add	r7, sp, #0
 8000ad8:	6078      	str	r0, [r7, #4]
 8000ada:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(hw->nss.port, hw->nss.pin,
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	6958      	ldr	r0, [r3, #20]
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	691b      	ldr	r3, [r3, #16]
 8000ae4:	b299      	uxth	r1, r3
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	2b01      	cmp	r3, #1
 8000aea:	bf0c      	ite	eq
 8000aec:	2301      	moveq	r3, #1
 8000aee:	2300      	movne	r3, #0
 8000af0:	b2db      	uxtb	r3, r3
 8000af2:	461a      	mov	r2, r3
 8000af4:	f001 fa90 	bl	8002018 <HAL_GPIO_WritePin>
			(value == 1) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 8000af8:	bf00      	nop
 8000afa:	3708      	adds	r7, #8
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}

08000b00 <SX1276_hw_Reset>:

__weak void SX1276_hw_Reset(SX1276_hw_t *hw) {
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b082      	sub	sp, #8
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
	SX1276_hw_SetNSS(hw, 1);
 8000b08:	2101      	movs	r1, #1
 8000b0a:	6878      	ldr	r0, [r7, #4]
 8000b0c:	f7ff ffe1 	bl	8000ad2 <SX1276_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_RESET);
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	6858      	ldr	r0, [r3, #4]
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	b29b      	uxth	r3, r3
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	f001 fa7b 	bl	8002018 <HAL_GPIO_WritePin>

	SX1276_hw_DelayMs(1);
 8000b22:	2001      	movs	r0, #1
 8000b24:	f000 f856 	bl	8000bd4 <SX1276_hw_DelayMs>

	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	6858      	ldr	r0, [r3, #4]
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	b29b      	uxth	r3, r3
 8000b32:	2201      	movs	r2, #1
 8000b34:	4619      	mov	r1, r3
 8000b36:	f001 fa6f 	bl	8002018 <HAL_GPIO_WritePin>

	SX1276_hw_DelayMs(100);
 8000b3a:	2064      	movs	r0, #100	@ 0x64
 8000b3c:	f000 f84a 	bl	8000bd4 <SX1276_hw_DelayMs>
}
 8000b40:	bf00      	nop
 8000b42:	3708      	adds	r7, #8
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}

08000b48 <SX1276_hw_SPICommand>:

__weak void SX1276_hw_SPICommand(SX1276_hw_t *hw, uint8_t cmd) {
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b082      	sub	sp, #8
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
 8000b50:	460b      	mov	r3, r1
 8000b52:	70fb      	strb	r3, [r7, #3]
	SX1276_hw_SetNSS(hw, 0);
 8000b54:	2100      	movs	r1, #0
 8000b56:	6878      	ldr	r0, [r7, #4]
 8000b58:	f7ff ffbb 	bl	8000ad2 <SX1276_hw_SetNSS>
	HAL_SPI_Transmit(hw->spi, &cmd, 1, 1000);
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	6998      	ldr	r0, [r3, #24]
 8000b60:	1cf9      	adds	r1, r7, #3
 8000b62:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b66:	2201      	movs	r2, #1
 8000b68:	f001 ff91 	bl	8002a8e <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 8000b6c:	bf00      	nop
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	699b      	ldr	r3, [r3, #24]
 8000b72:	4618      	mov	r0, r3
 8000b74:	f002 fa78 	bl	8003068 <HAL_SPI_GetState>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b01      	cmp	r3, #1
 8000b7c:	d1f7      	bne.n	8000b6e <SX1276_hw_SPICommand+0x26>
		;
}
 8000b7e:	bf00      	nop
 8000b80:	bf00      	nop
 8000b82:	3708      	adds	r7, #8
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}

08000b88 <SX1276_hw_SPIReadByte>:

__weak uint8_t SX1276_hw_SPIReadByte(SX1276_hw_t *hw) {
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b086      	sub	sp, #24
 8000b8c:	af02      	add	r7, sp, #8
 8000b8e:	6078      	str	r0, [r7, #4]
	uint8_t txByte = 0x00;
 8000b90:	2300      	movs	r3, #0
 8000b92:	73fb      	strb	r3, [r7, #15]
	uint8_t rxByte = 0x00;
 8000b94:	2300      	movs	r3, #0
 8000b96:	73bb      	strb	r3, [r7, #14]

	SX1276_hw_SetNSS(hw, 0);
 8000b98:	2100      	movs	r1, #0
 8000b9a:	6878      	ldr	r0, [r7, #4]
 8000b9c:	f7ff ff99 	bl	8000ad2 <SX1276_hw_SetNSS>
	HAL_SPI_TransmitReceive(hw->spi, &txByte, &rxByte, 1, 1000);
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	6998      	ldr	r0, [r3, #24]
 8000ba4:	f107 020e 	add.w	r2, r7, #14
 8000ba8:	f107 010f 	add.w	r1, r7, #15
 8000bac:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bb0:	9300      	str	r3, [sp, #0]
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	f002 f8af 	bl	8002d16 <HAL_SPI_TransmitReceive>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 8000bb8:	bf00      	nop
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	699b      	ldr	r3, [r3, #24]
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f002 fa52 	bl	8003068 <HAL_SPI_GetState>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b01      	cmp	r3, #1
 8000bc8:	d1f7      	bne.n	8000bba <SX1276_hw_SPIReadByte+0x32>
		;
	return rxByte;
 8000bca:	7bbb      	ldrb	r3, [r7, #14]
}
 8000bcc:	4618      	mov	r0, r3
 8000bce:	3710      	adds	r7, #16
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}

08000bd4 <SX1276_hw_DelayMs>:

__weak void SX1276_hw_DelayMs(uint32_t msec) {
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b082      	sub	sp, #8
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
	HAL_Delay(msec);
 8000bdc:	6878      	ldr	r0, [r7, #4]
 8000bde:	f000 ff5d 	bl	8001a9c <HAL_Delay>
}
 8000be2:	bf00      	nop
 8000be4:	3708      	adds	r7, #8
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}

08000bea <SX1276_hw_GetDIO0>:

__weak int SX1276_hw_GetDIO0(SX1276_hw_t *hw) {
 8000bea:	b580      	push	{r7, lr}
 8000bec:	b082      	sub	sp, #8
 8000bee:	af00      	add	r7, sp, #0
 8000bf0:	6078      	str	r0, [r7, #4]
	return (HAL_GPIO_ReadPin(hw->dio0.port, hw->dio0.pin) == GPIO_PIN_SET);
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	68da      	ldr	r2, [r3, #12]
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	689b      	ldr	r3, [r3, #8]
 8000bfa:	b29b      	uxth	r3, r3
 8000bfc:	4619      	mov	r1, r3
 8000bfe:	4610      	mov	r0, r2
 8000c00:	f001 f9f2 	bl	8001fe8 <HAL_GPIO_ReadPin>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b01      	cmp	r3, #1
 8000c08:	bf0c      	ite	eq
 8000c0a:	2301      	moveq	r3, #1
 8000c0c:	2300      	movne	r3, #0
 8000c0e:	b2db      	uxtb	r3, r3
}
 8000c10:	4618      	mov	r0, r3
 8000c12:	3708      	adds	r7, #8
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}

08000c18 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b088      	sub	sp, #32
 8000c1c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c1e:	f107 030c 	add.w	r3, r7, #12
 8000c22:	2200      	movs	r2, #0
 8000c24:	601a      	str	r2, [r3, #0]
 8000c26:	605a      	str	r2, [r3, #4]
 8000c28:	609a      	str	r2, [r3, #8]
 8000c2a:	60da      	str	r2, [r3, #12]
 8000c2c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c2e:	2300      	movs	r3, #0
 8000c30:	60bb      	str	r3, [r7, #8]
 8000c32:	4b38      	ldr	r3, [pc, #224]	@ (8000d14 <MX_GPIO_Init+0xfc>)
 8000c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c36:	4a37      	ldr	r2, [pc, #220]	@ (8000d14 <MX_GPIO_Init+0xfc>)
 8000c38:	f043 0304 	orr.w	r3, r3, #4
 8000c3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c3e:	4b35      	ldr	r3, [pc, #212]	@ (8000d14 <MX_GPIO_Init+0xfc>)
 8000c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c42:	f003 0304 	and.w	r3, r3, #4
 8000c46:	60bb      	str	r3, [r7, #8]
 8000c48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	607b      	str	r3, [r7, #4]
 8000c4e:	4b31      	ldr	r3, [pc, #196]	@ (8000d14 <MX_GPIO_Init+0xfc>)
 8000c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c52:	4a30      	ldr	r2, [pc, #192]	@ (8000d14 <MX_GPIO_Init+0xfc>)
 8000c54:	f043 0301 	orr.w	r3, r3, #1
 8000c58:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c5a:	4b2e      	ldr	r3, [pc, #184]	@ (8000d14 <MX_GPIO_Init+0xfc>)
 8000c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c5e:	f003 0301 	and.w	r3, r3, #1
 8000c62:	607b      	str	r3, [r7, #4]
 8000c64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c66:	2300      	movs	r3, #0
 8000c68:	603b      	str	r3, [r7, #0]
 8000c6a:	4b2a      	ldr	r3, [pc, #168]	@ (8000d14 <MX_GPIO_Init+0xfc>)
 8000c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c6e:	4a29      	ldr	r2, [pc, #164]	@ (8000d14 <MX_GPIO_Init+0xfc>)
 8000c70:	f043 0302 	orr.w	r3, r3, #2
 8000c74:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c76:	4b27      	ldr	r3, [pc, #156]	@ (8000d14 <MX_GPIO_Init+0xfc>)
 8000c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c7a:	f003 0302 	and.w	r3, r3, #2
 8000c7e:	603b      	str	r3, [r7, #0]
 8000c80:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8000c82:	2201      	movs	r2, #1
 8000c84:	2110      	movs	r1, #16
 8000c86:	4824      	ldr	r0, [pc, #144]	@ (8000d18 <MX_GPIO_Init+0x100>)
 8000c88:	f001 f9c6 	bl	8002018 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	2120      	movs	r1, #32
 8000c90:	4821      	ldr	r0, [pc, #132]	@ (8000d18 <MX_GPIO_Init+0x100>)
 8000c92:	f001 f9c1 	bl	8002018 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RESET_GPIO_Port, RESET_Pin, GPIO_PIN_SET);
 8000c96:	2201      	movs	r2, #1
 8000c98:	2102      	movs	r1, #2
 8000c9a:	4820      	ldr	r0, [pc, #128]	@ (8000d1c <MX_GPIO_Init+0x104>)
 8000c9c:	f001 f9bc 	bl	8002018 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MODE_Pin;
 8000ca0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ca4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000caa:	2300      	movs	r3, #0
 8000cac:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(MODE_GPIO_Port, &GPIO_InitStruct);
 8000cae:	f107 030c 	add.w	r3, r7, #12
 8000cb2:	4619      	mov	r1, r3
 8000cb4:	481a      	ldr	r0, [pc, #104]	@ (8000d20 <MX_GPIO_Init+0x108>)
 8000cb6:	f000 fffb 	bl	8001cb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = NSS_Pin|LED_Pin;
 8000cba:	2330      	movs	r3, #48	@ 0x30
 8000cbc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cca:	f107 030c 	add.w	r3, r7, #12
 8000cce:	4619      	mov	r1, r3
 8000cd0:	4811      	ldr	r0, [pc, #68]	@ (8000d18 <MX_GPIO_Init+0x100>)
 8000cd2:	f000 ffed 	bl	8001cb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DIO0_Pin;
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(DIO0_GPIO_Port, &GPIO_InitStruct);
 8000ce2:	f107 030c 	add.w	r3, r7, #12
 8000ce6:	4619      	mov	r1, r3
 8000ce8:	480c      	ldr	r0, [pc, #48]	@ (8000d1c <MX_GPIO_Init+0x104>)
 8000cea:	f000 ffe1 	bl	8001cb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RESET_Pin;
 8000cee:	2302      	movs	r3, #2
 8000cf0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cf2:	2301      	movs	r3, #1
 8000cf4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RESET_GPIO_Port, &GPIO_InitStruct);
 8000cfe:	f107 030c 	add.w	r3, r7, #12
 8000d02:	4619      	mov	r1, r3
 8000d04:	4805      	ldr	r0, [pc, #20]	@ (8000d1c <MX_GPIO_Init+0x104>)
 8000d06:	f000 ffd3 	bl	8001cb0 <HAL_GPIO_Init>

}
 8000d0a:	bf00      	nop
 8000d0c:	3720      	adds	r7, #32
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	40023800 	.word	0x40023800
 8000d18:	40020000 	.word	0x40020000
 8000d1c:	40020400 	.word	0x40020400
 8000d20:	40020800 	.word	0x40020800

08000d24 <_write>:
int LoRa_Master_Init(void);
int LoRa_Master_Transmit(const char* message);
void LoRa_Reset_And_Reinit(void);

/* USER CODE BEGIN PFP */
int _write(int file, char *ptr, int len) {
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b084      	sub	sp, #16
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	60f8      	str	r0, [r7, #12]
 8000d2c:	60b9      	str	r1, [r7, #8]
 8000d2e:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, 100);
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	b29a      	uxth	r2, r3
 8000d34:	2364      	movs	r3, #100	@ 0x64
 8000d36:	68b9      	ldr	r1, [r7, #8]
 8000d38:	4803      	ldr	r0, [pc, #12]	@ (8000d48 <_write+0x24>)
 8000d3a:	f002 facf 	bl	80032dc <HAL_UART_Transmit>
    return len;
 8000d3e:	687b      	ldr	r3, [r7, #4]
}
 8000d40:	4618      	mov	r0, r3
 8000d42:	3710      	adds	r7, #16
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	20000238 	.word	0x20000238

08000d4c <LED_Init>:

/* Gestion des LEDs amliore */
void LED_Init(void) {
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
    // teindre toutes les LEDs au dmarrage
    HAL_GPIO_WritePin(GPIOD, LED_GREEN_Pin|LED_ORANGE_Pin|LED_RED_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 8000d50:	2200      	movs	r2, #0
 8000d52:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8000d56:	4802      	ldr	r0, [pc, #8]	@ (8000d60 <LED_Init+0x14>)
 8000d58:	f001 f95e 	bl	8002018 <HAL_GPIO_WritePin>
}
 8000d5c:	bf00      	nop
 8000d5e:	bd80      	pop	{r7, pc}
 8000d60:	40020c00 	.word	0x40020c00

08000d64 <LED_SetMode_Master>:

void LED_SetMode_Master(void) {
 8000d64:	b580      	push	{r7, lr}
 8000d66:	af00      	add	r7, sp, #0
    // LED bleue fixe pour indiquer le mode Master
    HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_SET);
 8000d68:	2201      	movs	r2, #1
 8000d6a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d6e:	4802      	ldr	r0, [pc, #8]	@ (8000d78 <LED_SetMode_Master+0x14>)
 8000d70:	f001 f952 	bl	8002018 <HAL_GPIO_WritePin>
}
 8000d74:	bf00      	nop
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	40020c00 	.word	0x40020c00

08000d7c <LED_SetState_Connecting>:

void LED_SetState_Connecting(void) {
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
    // LED orange pour connexion SPI active
    HAL_GPIO_WritePin(LED_ORANGE_GPIO_Port, LED_ORANGE_Pin, GPIO_PIN_SET);
 8000d80:	2201      	movs	r2, #1
 8000d82:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d86:	4809      	ldr	r0, [pc, #36]	@ (8000dac <LED_SetState_Connecting+0x30>)
 8000d88:	f001 f946 	bl	8002018 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d92:	4806      	ldr	r0, [pc, #24]	@ (8000dac <LED_SetState_Connecting+0x30>)
 8000d94:	f001 f940 	bl	8002018 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 8000d98:	2200      	movs	r2, #0
 8000d9a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d9e:	4803      	ldr	r0, [pc, #12]	@ (8000dac <LED_SetState_Connecting+0x30>)
 8000da0:	f001 f93a 	bl	8002018 <HAL_GPIO_WritePin>
    LED_SetMode_Master(); // Garder bleue
 8000da4:	f7ff ffde 	bl	8000d64 <LED_SetMode_Master>
}
 8000da8:	bf00      	nop
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	40020c00 	.word	0x40020c00

08000db0 <LED_SetState_Success>:

void LED_SetState_Success(void) {
 8000db0:	b580      	push	{r7, lr}
 8000db2:	af00      	add	r7, sp, #0
    // LED verte pour succs
    HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
 8000db4:	2201      	movs	r2, #1
 8000db6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000dba:	4809      	ldr	r0, [pc, #36]	@ (8000de0 <LED_SetState_Success+0x30>)
 8000dbc:	f001 f92c 	bl	8002018 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_ORANGE_GPIO_Port, LED_ORANGE_Pin, GPIO_PIN_RESET);
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000dc6:	4806      	ldr	r0, [pc, #24]	@ (8000de0 <LED_SetState_Success+0x30>)
 8000dc8:	f001 f926 	bl	8002018 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 8000dcc:	2200      	movs	r2, #0
 8000dce:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000dd2:	4803      	ldr	r0, [pc, #12]	@ (8000de0 <LED_SetState_Success+0x30>)
 8000dd4:	f001 f920 	bl	8002018 <HAL_GPIO_WritePin>
    LED_SetMode_Master(); // Garder bleue
 8000dd8:	f7ff ffc4 	bl	8000d64 <LED_SetMode_Master>
}
 8000ddc:	bf00      	nop
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	40020c00 	.word	0x40020c00

08000de4 <LED_SetState_Error>:

void LED_SetState_Error(void) {
 8000de4:	b580      	push	{r7, lr}
 8000de6:	af00      	add	r7, sp, #0
    // LED rouge pour erreur
    HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 8000de8:	2201      	movs	r2, #1
 8000dea:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000dee:	4809      	ldr	r0, [pc, #36]	@ (8000e14 <LED_SetState_Error+0x30>)
 8000df0:	f001 f912 	bl	8002018 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8000df4:	2200      	movs	r2, #0
 8000df6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000dfa:	4806      	ldr	r0, [pc, #24]	@ (8000e14 <LED_SetState_Error+0x30>)
 8000dfc:	f001 f90c 	bl	8002018 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_ORANGE_GPIO_Port, LED_ORANGE_Pin, GPIO_PIN_RESET);
 8000e00:	2200      	movs	r2, #0
 8000e02:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e06:	4803      	ldr	r0, [pc, #12]	@ (8000e14 <LED_SetState_Error+0x30>)
 8000e08:	f001 f906 	bl	8002018 <HAL_GPIO_WritePin>
    LED_SetMode_Master(); // Garder bleue
 8000e0c:	f7ff ffaa 	bl	8000d64 <LED_SetMode_Master>
}
 8000e10:	bf00      	nop
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	40020c00 	.word	0x40020c00

08000e18 <LED_SetState_Ready>:

void LED_SetState_Ready(void) {
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0
    // Seulement LED bleue (mode Master) - prt
    HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e22:	4809      	ldr	r0, [pc, #36]	@ (8000e48 <LED_SetState_Ready+0x30>)
 8000e24:	f001 f8f8 	bl	8002018 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_ORANGE_GPIO_Port, LED_ORANGE_Pin, GPIO_PIN_RESET);
 8000e28:	2200      	movs	r2, #0
 8000e2a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e2e:	4806      	ldr	r0, [pc, #24]	@ (8000e48 <LED_SetState_Ready+0x30>)
 8000e30:	f001 f8f2 	bl	8002018 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 8000e34:	2200      	movs	r2, #0
 8000e36:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e3a:	4803      	ldr	r0, [pc, #12]	@ (8000e48 <LED_SetState_Ready+0x30>)
 8000e3c:	f001 f8ec 	bl	8002018 <HAL_GPIO_WritePin>
    LED_SetMode_Master(); // Garder bleue
 8000e40:	f7ff ff90 	bl	8000d64 <LED_SetMode_Master>
}
 8000e44:	bf00      	nop
 8000e46:	bd80      	pop	{r7, pc}
 8000e48:	40020c00 	.word	0x40020c00

08000e4c <LED_Blink_Error>:

void LED_Blink_Error(int count) {
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b084      	sub	sp, #16
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
    for(int i = 0; i < count; i++) {
 8000e54:	2300      	movs	r3, #0
 8000e56:	60fb      	str	r3, [r7, #12]
 8000e58:	e018      	b.n	8000e8c <LED_Blink_Error+0x40>
        HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 8000e5a:	2201      	movs	r2, #1
 8000e5c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e60:	480f      	ldr	r0, [pc, #60]	@ (8000ea0 <LED_Blink_Error+0x54>)
 8000e62:	f001 f8d9 	bl	8002018 <HAL_GPIO_WritePin>
        LED_SetMode_Master();
 8000e66:	f7ff ff7d 	bl	8000d64 <LED_SetMode_Master>
        HAL_Delay(200);
 8000e6a:	20c8      	movs	r0, #200	@ 0xc8
 8000e6c:	f000 fe16 	bl	8001a9c <HAL_Delay>
        HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 8000e70:	2200      	movs	r2, #0
 8000e72:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e76:	480a      	ldr	r0, [pc, #40]	@ (8000ea0 <LED_Blink_Error+0x54>)
 8000e78:	f001 f8ce 	bl	8002018 <HAL_GPIO_WritePin>
        LED_SetMode_Master();
 8000e7c:	f7ff ff72 	bl	8000d64 <LED_SetMode_Master>
        HAL_Delay(200);
 8000e80:	20c8      	movs	r0, #200	@ 0xc8
 8000e82:	f000 fe0b 	bl	8001a9c <HAL_Delay>
    for(int i = 0; i < count; i++) {
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	3301      	adds	r3, #1
 8000e8a:	60fb      	str	r3, [r7, #12]
 8000e8c:	68fa      	ldr	r2, [r7, #12]
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	429a      	cmp	r2, r3
 8000e92:	dbe2      	blt.n	8000e5a <LED_Blink_Error+0xe>
    }
}
 8000e94:	bf00      	nop
 8000e96:	bf00      	nop
 8000e98:	3710      	adds	r7, #16
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	40020c00 	.word	0x40020c00
 8000ea4:	00000000 	.word	0x00000000

08000ea8 <LoRa_Master_Init>:

/* Initialisation LoRa robuste */
int LoRa_Master_Init(void) {
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b088      	sub	sp, #32
 8000eac:	af06      	add	r7, sp, #24
    printf("=== LoRa Master Initialization ===\r\n");
 8000eae:	4844      	ldr	r0, [pc, #272]	@ (8000fc0 <LoRa_Master_Init+0x118>)
 8000eb0:	f002 fefa 	bl	8003ca8 <puts>
    printf("Pin Configuration Check:\r\n");
 8000eb4:	4843      	ldr	r0, [pc, #268]	@ (8000fc4 <LoRa_Master_Init+0x11c>)
 8000eb6:	f002 fef7 	bl	8003ca8 <puts>
    printf("  NSS (PA4)    : Output\r\n");
 8000eba:	4843      	ldr	r0, [pc, #268]	@ (8000fc8 <LoRa_Master_Init+0x120>)
 8000ebc:	f002 fef4 	bl	8003ca8 <puts>
    printf("  DIO0 (PB0)   : Input\r\n");
 8000ec0:	4842      	ldr	r0, [pc, #264]	@ (8000fcc <LoRa_Master_Init+0x124>)
 8000ec2:	f002 fef1 	bl	8003ca8 <puts>
    printf("  RESET (PB1)  : Output\r\n");
 8000ec6:	4842      	ldr	r0, [pc, #264]	@ (8000fd0 <LoRa_Master_Init+0x128>)
 8000ec8:	f002 feee 	bl	8003ca8 <puts>
    printf("  MOSI (PC3)   : SPI2_MOSI\r\n");
 8000ecc:	4841      	ldr	r0, [pc, #260]	@ (8000fd4 <LoRa_Master_Init+0x12c>)
 8000ece:	f002 feeb 	bl	8003ca8 <puts>
    printf("  MISO (PC2)   : SPI2_MISO\r\n");
 8000ed2:	4841      	ldr	r0, [pc, #260]	@ (8000fd8 <LoRa_Master_Init+0x130>)
 8000ed4:	f002 fee8 	bl	8003ca8 <puts>
    printf("  SCK (PB10)   : SPI2_SCK\r\n");
 8000ed8:	4840      	ldr	r0, [pc, #256]	@ (8000fdc <LoRa_Master_Init+0x134>)
 8000eda:	f002 fee5 	bl	8003ca8 <puts>

    LED_SetState_Connecting();
 8000ede:	f7ff ff4d 	bl	8000d7c <LED_SetState_Connecting>

    // Configuration du hardware avec pins correctes
    SX1276_hw.dio0.port = DIO0_GPIO_Port;     // GPIOB
 8000ee2:	4b3f      	ldr	r3, [pc, #252]	@ (8000fe0 <LoRa_Master_Init+0x138>)
 8000ee4:	4a3f      	ldr	r2, [pc, #252]	@ (8000fe4 <LoRa_Master_Init+0x13c>)
 8000ee6:	60da      	str	r2, [r3, #12]
    SX1276_hw.dio0.pin = DIO0_Pin;            // GPIO_PIN_0
 8000ee8:	4b3d      	ldr	r3, [pc, #244]	@ (8000fe0 <LoRa_Master_Init+0x138>)
 8000eea:	2201      	movs	r2, #1
 8000eec:	609a      	str	r2, [r3, #8]
    SX1276_hw.nss.port = NSS_GPIO_Port;       // GPIOA
 8000eee:	4b3c      	ldr	r3, [pc, #240]	@ (8000fe0 <LoRa_Master_Init+0x138>)
 8000ef0:	4a3d      	ldr	r2, [pc, #244]	@ (8000fe8 <LoRa_Master_Init+0x140>)
 8000ef2:	615a      	str	r2, [r3, #20]
    SX1276_hw.nss.pin = NSS_Pin;              // GPIO_PIN_4
 8000ef4:	4b3a      	ldr	r3, [pc, #232]	@ (8000fe0 <LoRa_Master_Init+0x138>)
 8000ef6:	2210      	movs	r2, #16
 8000ef8:	611a      	str	r2, [r3, #16]
    SX1276_hw.reset.port = RESET_GPIO_Port;   // GPIOB
 8000efa:	4b39      	ldr	r3, [pc, #228]	@ (8000fe0 <LoRa_Master_Init+0x138>)
 8000efc:	4a39      	ldr	r2, [pc, #228]	@ (8000fe4 <LoRa_Master_Init+0x13c>)
 8000efe:	605a      	str	r2, [r3, #4]
    SX1276_hw.reset.pin = RESET_Pin;          // GPIO_PIN_1
 8000f00:	4b37      	ldr	r3, [pc, #220]	@ (8000fe0 <LoRa_Master_Init+0x138>)
 8000f02:	2202      	movs	r2, #2
 8000f04:	601a      	str	r2, [r3, #0]
    SX1276_hw.spi = &hspi2;                   // SPI2
 8000f06:	4b36      	ldr	r3, [pc, #216]	@ (8000fe0 <LoRa_Master_Init+0x138>)
 8000f08:	4a38      	ldr	r2, [pc, #224]	@ (8000fec <LoRa_Master_Init+0x144>)
 8000f0a:	619a      	str	r2, [r3, #24]

    SX1276.hw = &SX1276_hw;
 8000f0c:	4b38      	ldr	r3, [pc, #224]	@ (8000ff0 <LoRa_Master_Init+0x148>)
 8000f0e:	4a34      	ldr	r2, [pc, #208]	@ (8000fe0 <LoRa_Master_Init+0x138>)
 8000f10:	601a      	str	r2, [r3, #0]

    // Reset matriel
    printf("Hardware reset...\r\n");
 8000f12:	4838      	ldr	r0, [pc, #224]	@ (8000ff4 <LoRa_Master_Init+0x14c>)
 8000f14:	f002 fec8 	bl	8003ca8 <puts>
    SX1276_hw_Reset(&SX1276_hw);
 8000f18:	4831      	ldr	r0, [pc, #196]	@ (8000fe0 <LoRa_Master_Init+0x138>)
 8000f1a:	f7ff fdf1 	bl	8000b00 <SX1276_hw_Reset>
    HAL_Delay(100);
 8000f1e:	2064      	movs	r0, #100	@ 0x64
 8000f20:	f000 fdbc 	bl	8001a9c <HAL_Delay>

    // Initialisation du module
    printf("Configuring LoRa module...\r\n");
 8000f24:	4834      	ldr	r0, [pc, #208]	@ (8000ff8 <LoRa_Master_Init+0x150>)
 8000f26:	f002 febf 	bl	8003ca8 <puts>
    SX1276_init(&SX1276, 868000000, SX1276_POWER_17DBM, SX1276_LORA_SF_7,
 8000f2a:	2305      	movs	r3, #5
 8000f2c:	9305      	str	r3, [sp, #20]
 8000f2e:	2300      	movs	r3, #0
 8000f30:	9304      	str	r3, [sp, #16]
 8000f32:	2300      	movs	r3, #0
 8000f34:	9303      	str	r3, [sp, #12]
 8000f36:	2307      	movs	r3, #7
 8000f38:	9302      	str	r3, [sp, #8]
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	9301      	str	r3, [sp, #4]
 8000f3e:	2301      	movs	r3, #1
 8000f40:	9300      	str	r3, [sp, #0]
 8000f42:	a31d      	add	r3, pc, #116	@ (adr r3, 8000fb8 <LoRa_Master_Init+0x110>)
 8000f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f48:	4829      	ldr	r0, [pc, #164]	@ (8000ff0 <LoRa_Master_Init+0x148>)
 8000f4a:	f7ff fd80 	bl	8000a4e <SX1276_init>
                SX1276_LORA_BW_125KHZ, SX1276_LORA_CR_4_5, SX1276_LORA_CRC_EN, MESSAGE_LENGTH);

    // Vrification de la configuration
    HAL_Delay(500);
 8000f4e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000f52:	f000 fda3 	bl	8001a9c <HAL_Delay>

    // Test d'accs aux registres
    uint8_t version = SX1276_SPIRead(&SX1276, REG_LR_VERSION);
 8000f56:	2142      	movs	r1, #66	@ 0x42
 8000f58:	4825      	ldr	r0, [pc, #148]	@ (8000ff0 <LoRa_Master_Init+0x148>)
 8000f5a:	f7ff fb1f 	bl	800059c <SX1276_SPIRead>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	71fb      	strb	r3, [r7, #7]
    printf("SX1276 Version: 0x%02X\r\n", version);
 8000f62:	79fb      	ldrb	r3, [r7, #7]
 8000f64:	4619      	mov	r1, r3
 8000f66:	4825      	ldr	r0, [pc, #148]	@ (8000ffc <LoRa_Master_Init+0x154>)
 8000f68:	f002 fe36 	bl	8003bd8 <iprintf>

    if(version == 0x12) {
 8000f6c:	79fb      	ldrb	r3, [r7, #7]
 8000f6e:	2b12      	cmp	r3, #18
 8000f70:	d106      	bne.n	8000f80 <LoRa_Master_Init+0xd8>
        printf(" LoRa module detected and configured\r\n");
 8000f72:	4823      	ldr	r0, [pc, #140]	@ (8001000 <LoRa_Master_Init+0x158>)
 8000f74:	f002 fe98 	bl	8003ca8 <puts>
        LED_SetState_Ready();
 8000f78:	f7ff ff4e 	bl	8000e18 <LED_SetState_Ready>
        return 1;
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	e016      	b.n	8000fae <LoRa_Master_Init+0x106>
    } else {
        printf(" LoRa module not detected (version: 0x%02X)\r\n", version);
 8000f80:	79fb      	ldrb	r3, [r7, #7]
 8000f82:	4619      	mov	r1, r3
 8000f84:	481f      	ldr	r0, [pc, #124]	@ (8001004 <LoRa_Master_Init+0x15c>)
 8000f86:	f002 fe27 	bl	8003bd8 <iprintf>
        printf("Check connections:\r\n");
 8000f8a:	481f      	ldr	r0, [pc, #124]	@ (8001008 <LoRa_Master_Init+0x160>)
 8000f8c:	f002 fe8c 	bl	8003ca8 <puts>
        printf("  - SPI2 wiring (MOSI/MISO/SCK)\r\n");
 8000f90:	481e      	ldr	r0, [pc, #120]	@ (800100c <LoRa_Master_Init+0x164>)
 8000f92:	f002 fe89 	bl	8003ca8 <puts>
        printf("  - NSS connection (PA4)\r\n");
 8000f96:	481e      	ldr	r0, [pc, #120]	@ (8001010 <LoRa_Master_Init+0x168>)
 8000f98:	f002 fe86 	bl	8003ca8 <puts>
        printf("  - Power supply (3.3V)\r\n");
 8000f9c:	481d      	ldr	r0, [pc, #116]	@ (8001014 <LoRa_Master_Init+0x16c>)
 8000f9e:	f002 fe83 	bl	8003ca8 <puts>
        printf("  - Ground connection\r\n");
 8000fa2:	481d      	ldr	r0, [pc, #116]	@ (8001018 <LoRa_Master_Init+0x170>)
 8000fa4:	f002 fe80 	bl	8003ca8 <puts>
        LED_SetState_Error();
 8000fa8:	f7ff ff1c 	bl	8000de4 <LED_SetState_Error>
        return 0;
 8000fac:	2300      	movs	r3, #0
    }
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	3708      	adds	r7, #8
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	33bca100 	.word	0x33bca100
 8000fbc:	00000000 	.word	0x00000000
 8000fc0:	08004984 	.word	0x08004984
 8000fc4:	080049a8 	.word	0x080049a8
 8000fc8:	080049c4 	.word	0x080049c4
 8000fcc:	080049e0 	.word	0x080049e0
 8000fd0:	080049f8 	.word	0x080049f8
 8000fd4:	08004a14 	.word	0x08004a14
 8000fd8:	08004a30 	.word	0x08004a30
 8000fdc:	08004a4c 	.word	0x08004a4c
 8000fe0:	20000084 	.word	0x20000084
 8000fe4:	40020400 	.word	0x40020400
 8000fe8:	40020000 	.word	0x40020000
 8000fec:	200001dc 	.word	0x200001dc
 8000ff0:	200000a0 	.word	0x200000a0
 8000ff4:	08004a68 	.word	0x08004a68
 8000ff8:	08004a7c 	.word	0x08004a7c
 8000ffc:	08004a98 	.word	0x08004a98
 8001000:	08004ab4 	.word	0x08004ab4
 8001004:	08004ae0 	.word	0x08004ae0
 8001008:	08004b14 	.word	0x08004b14
 800100c:	08004b28 	.word	0x08004b28
 8001010:	08004b4c 	.word	0x08004b4c
 8001014:	08004b68 	.word	0x08004b68
 8001018:	08004b84 	.word	0x08004b84

0800101c <LoRa_Master_Transmit>:

/* Transmission LoRa robuste avec retry */
int LoRa_Master_Transmit(const char* message) {
 800101c:	b580      	push	{r7, lr}
 800101e:	b086      	sub	sp, #24
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
    int retry_count = 0;
 8001024:	2300      	movs	r3, #0
 8001026:	617b      	str	r3, [r7, #20]
    int result = 0;
 8001028:	2300      	movs	r3, #0
 800102a:	613b      	str	r3, [r7, #16]

    printf("=== Transmission Attempt ===\r\n");
 800102c:	4833      	ldr	r0, [pc, #204]	@ (80010fc <LoRa_Master_Transmit+0xe0>)
 800102e:	f002 fe3b 	bl	8003ca8 <puts>
    LED_SetState_Connecting();
 8001032:	f7ff fea3 	bl	8000d7c <LED_SetState_Connecting>

    while(retry_count < TX_RETRY_COUNT && result == 0) {
 8001036:	e048      	b.n	80010ca <LoRa_Master_Transmit+0xae>
        printf("Attempt %d/%d...\r\n", retry_count + 1, TX_RETRY_COUNT);
 8001038:	697b      	ldr	r3, [r7, #20]
 800103a:	3301      	adds	r3, #1
 800103c:	2203      	movs	r2, #3
 800103e:	4619      	mov	r1, r3
 8001040:	482f      	ldr	r0, [pc, #188]	@ (8001100 <LoRa_Master_Transmit+0xe4>)
 8001042:	f002 fdc9 	bl	8003bd8 <iprintf>

        // Entrer en mode TX
        SX1276_standby(&SX1276);
 8001046:	482f      	ldr	r0, [pc, #188]	@ (8001104 <LoRa_Master_Transmit+0xe8>)
 8001048:	f7ff fc30 	bl	80008ac <SX1276_standby>
        HAL_Delay(10);
 800104c:	200a      	movs	r0, #10
 800104e:	f000 fd25 	bl	8001a9c <HAL_Delay>

        int tx_entry = SX1276_LoRaEntryTx(&SX1276, MESSAGE_LENGTH, TX_TIMEOUT);
 8001052:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001056:	2105      	movs	r1, #5
 8001058:	482a      	ldr	r0, [pc, #168]	@ (8001104 <LoRa_Master_Transmit+0xe8>)
 800105a:	f7ff fc61 	bl	8000920 <SX1276_LoRaEntryTx>
 800105e:	60f8      	str	r0, [r7, #12]

        if(tx_entry != 1) {
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	2b01      	cmp	r3, #1
 8001064:	d00a      	beq.n	800107c <LoRa_Master_Transmit+0x60>
            printf(" Cannot enter TX mode: %d\r\n", tx_entry);
 8001066:	68f9      	ldr	r1, [r7, #12]
 8001068:	4827      	ldr	r0, [pc, #156]	@ (8001108 <LoRa_Master_Transmit+0xec>)
 800106a:	f002 fdb5 	bl	8003bd8 <iprintf>
            retry_count++;
 800106e:	697b      	ldr	r3, [r7, #20]
 8001070:	3301      	adds	r3, #1
 8001072:	617b      	str	r3, [r7, #20]
            HAL_Delay(100);
 8001074:	2064      	movs	r0, #100	@ 0x64
 8001076:	f000 fd11 	bl	8001a9c <HAL_Delay>
            continue;
 800107a:	e026      	b.n	80010ca <LoRa_Master_Transmit+0xae>
        }

        // Transmission du paquet
        printf("Sending: '%s'\r\n", message);
 800107c:	6879      	ldr	r1, [r7, #4]
 800107e:	4823      	ldr	r0, [pc, #140]	@ (800110c <LoRa_Master_Transmit+0xf0>)
 8001080:	f002 fdaa 	bl	8003bd8 <iprintf>
        int tx_result = SX1276_LoRaTxPacket(&SX1276, (uint8_t*)message, MESSAGE_LENGTH, TX_TIMEOUT);
 8001084:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001088:	2205      	movs	r2, #5
 800108a:	6879      	ldr	r1, [r7, #4]
 800108c:	481d      	ldr	r0, [pc, #116]	@ (8001104 <LoRa_Master_Transmit+0xe8>)
 800108e:	f7ff fc9f 	bl	80009d0 <SX1276_LoRaTxPacket>
 8001092:	60b8      	str	r0, [r7, #8]

        if(tx_result == 1) {
 8001094:	68bb      	ldr	r3, [r7, #8]
 8001096:	2b01      	cmp	r3, #1
 8001098:	d107      	bne.n	80010aa <LoRa_Master_Transmit+0x8e>
            printf(" Message transmitted successfully\r\n");
 800109a:	481d      	ldr	r0, [pc, #116]	@ (8001110 <LoRa_Master_Transmit+0xf4>)
 800109c:	f002 fe04 	bl	8003ca8 <puts>
            LED_SetState_Success();
 80010a0:	f7ff fe86 	bl	8000db0 <LED_SetState_Success>
            result = 1;
 80010a4:	2301      	movs	r3, #1
 80010a6:	613b      	str	r3, [r7, #16]
 80010a8:	e00f      	b.n	80010ca <LoRa_Master_Transmit+0xae>
        } else {
            printf(" Transmission failed: %d\r\n", tx_result);
 80010aa:	68b9      	ldr	r1, [r7, #8]
 80010ac:	4819      	ldr	r0, [pc, #100]	@ (8001114 <LoRa_Master_Transmit+0xf8>)
 80010ae:	f002 fd93 	bl	8003bd8 <iprintf>
            retry_count++;
 80010b2:	697b      	ldr	r3, [r7, #20]
 80010b4:	3301      	adds	r3, #1
 80010b6:	617b      	str	r3, [r7, #20]

            if(retry_count < TX_RETRY_COUNT) {
 80010b8:	697b      	ldr	r3, [r7, #20]
 80010ba:	2b02      	cmp	r3, #2
 80010bc:	dc05      	bgt.n	80010ca <LoRa_Master_Transmit+0xae>
                printf("Retrying in 200ms...\r\n");
 80010be:	4816      	ldr	r0, [pc, #88]	@ (8001118 <LoRa_Master_Transmit+0xfc>)
 80010c0:	f002 fdf2 	bl	8003ca8 <puts>
                HAL_Delay(200);
 80010c4:	20c8      	movs	r0, #200	@ 0xc8
 80010c6:	f000 fce9 	bl	8001a9c <HAL_Delay>
    while(retry_count < TX_RETRY_COUNT && result == 0) {
 80010ca:	697b      	ldr	r3, [r7, #20]
 80010cc:	2b02      	cmp	r3, #2
 80010ce:	dc02      	bgt.n	80010d6 <LoRa_Master_Transmit+0xba>
 80010d0:	693b      	ldr	r3, [r7, #16]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d0b0      	beq.n	8001038 <LoRa_Master_Transmit+0x1c>
            }
        }
    }

    if(result == 0) {
 80010d6:	693b      	ldr	r3, [r7, #16]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d107      	bne.n	80010ec <LoRa_Master_Transmit+0xd0>
        printf(" All transmission attempts failed\r\n");
 80010dc:	480f      	ldr	r0, [pc, #60]	@ (800111c <LoRa_Master_Transmit+0x100>)
 80010de:	f002 fde3 	bl	8003ca8 <puts>
        LED_SetState_Error();
 80010e2:	f7ff fe7f 	bl	8000de4 <LED_SetState_Error>
        LED_Blink_Error(3);
 80010e6:	2003      	movs	r0, #3
 80010e8:	f7ff feb0 	bl	8000e4c <LED_Blink_Error>
    }

    // Retour en standby
    SX1276_standby(&SX1276);
 80010ec:	4805      	ldr	r0, [pc, #20]	@ (8001104 <LoRa_Master_Transmit+0xe8>)
 80010ee:	f7ff fbdd 	bl	80008ac <SX1276_standby>

    return result;
 80010f2:	693b      	ldr	r3, [r7, #16]
}
 80010f4:	4618      	mov	r0, r3
 80010f6:	3718      	adds	r7, #24
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	08004b9c 	.word	0x08004b9c
 8001100:	08004bbc 	.word	0x08004bbc
 8001104:	200000a0 	.word	0x200000a0
 8001108:	08004bd0 	.word	0x08004bd0
 800110c:	08004bf0 	.word	0x08004bf0
 8001110:	08004c00 	.word	0x08004c00
 8001114:	08004c28 	.word	0x08004c28
 8001118:	08004c48 	.word	0x08004c48
 800111c:	08004c60 	.word	0x08004c60

08001120 <LoRa_Reset_And_Reinit>:

/* Reset et rinitialisation complte */
void LoRa_Reset_And_Reinit(void) {
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
    printf("=== LoRa Reset and Reinit ===\r\n");
 8001124:	480d      	ldr	r0, [pc, #52]	@ (800115c <LoRa_Reset_And_Reinit+0x3c>)
 8001126:	f002 fdbf 	bl	8003ca8 <puts>
    LED_SetState_Connecting();
 800112a:	f7ff fe27 	bl	8000d7c <LED_SetState_Connecting>

    // Reset matriel complet
    SX1276_hw_Reset(&SX1276_hw);
 800112e:	480c      	ldr	r0, [pc, #48]	@ (8001160 <LoRa_Reset_And_Reinit+0x40>)
 8001130:	f7ff fce6 	bl	8000b00 <SX1276_hw_Reset>
    HAL_Delay(200);
 8001134:	20c8      	movs	r0, #200	@ 0xc8
 8001136:	f000 fcb1 	bl	8001a9c <HAL_Delay>

    // Rinitialisation
    if(LoRa_Master_Init() == 1) {
 800113a:	f7ff feb5 	bl	8000ea8 <LoRa_Master_Init>
 800113e:	4603      	mov	r3, r0
 8001140:	2b01      	cmp	r3, #1
 8001142:	d103      	bne.n	800114c <LoRa_Reset_And_Reinit+0x2c>
        printf(" LoRa reinitialized successfully\r\n");
 8001144:	4807      	ldr	r0, [pc, #28]	@ (8001164 <LoRa_Reset_And_Reinit+0x44>)
 8001146:	f002 fdaf 	bl	8003ca8 <puts>
    } else {
        printf(" LoRa reinitalization failed\r\n");
        LED_Blink_Error(5);
    }
}
 800114a:	e005      	b.n	8001158 <LoRa_Reset_And_Reinit+0x38>
        printf(" LoRa reinitalization failed\r\n");
 800114c:	4806      	ldr	r0, [pc, #24]	@ (8001168 <LoRa_Reset_And_Reinit+0x48>)
 800114e:	f002 fdab 	bl	8003ca8 <puts>
        LED_Blink_Error(5);
 8001152:	2005      	movs	r0, #5
 8001154:	f7ff fe7a 	bl	8000e4c <LED_Blink_Error>
}
 8001158:	bf00      	nop
 800115a:	bd80      	pop	{r7, pc}
 800115c:	08004c88 	.word	0x08004c88
 8001160:	20000084 	.word	0x20000084
 8001164:	08004ca8 	.word	0x08004ca8
 8001168:	08004cd0 	.word	0x08004cd0

0800116c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b082      	sub	sp, #8
 8001170:	af00      	add	r7, sp, #0
  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
 8001172:	f000 fc21 	bl	80019b8 <HAL_Init>
  SystemClock_Config();
 8001176:	f000 f919 	bl	80013ac <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800117a:	f7ff fd4d 	bl	8000c18 <MX_GPIO_Init>
  MX_GPIO_LEDs_Init();
 800117e:	f000 f97f 	bl	8001480 <MX_GPIO_LEDs_Init>
  MX_SPI2_Init();
 8001182:	f000 f9cb 	bl	800151c <MX_SPI2_Init>
  MX_USART2_UART_Init();
 8001186:	f000 fbc3 	bl	8001910 <MX_USART2_UART_Init>

  /* USER CODE BEGIN 2 */

  printf("\r\n");
 800118a:	4867      	ldr	r0, [pc, #412]	@ (8001328 <main+0x1bc>)
 800118c:	f002 fd8c 	bl	8003ca8 <puts>
  printf("====================================================\r\n");
 8001190:	4866      	ldr	r0, [pc, #408]	@ (800132c <main+0x1c0>)
 8001192:	f002 fd89 	bl	8003ca8 <puts>
  printf("    LoRa Master Transmitter - STM32F407VG\r\n");
 8001196:	4866      	ldr	r0, [pc, #408]	@ (8001330 <main+0x1c4>)
 8001198:	f002 fd86 	bl	8003ca8 <puts>
  printf("====================================================\r\n");
 800119c:	4863      	ldr	r0, [pc, #396]	@ (800132c <main+0x1c0>)
 800119e:	f002 fd83 	bl	8003ca8 <puts>
  printf("Device ID: %s\r\n", DEVICE_ID);
 80011a2:	4964      	ldr	r1, [pc, #400]	@ (8001334 <main+0x1c8>)
 80011a4:	4864      	ldr	r0, [pc, #400]	@ (8001338 <main+0x1cc>)
 80011a6:	f002 fd17 	bl	8003bd8 <iprintf>
  printf("Mode: Master (Transmitter)\r\n");
 80011aa:	4864      	ldr	r0, [pc, #400]	@ (800133c <main+0x1d0>)
 80011ac:	f002 fd7c 	bl	8003ca8 <puts>
  printf("Message: 'hello'\r\n");
 80011b0:	4863      	ldr	r0, [pc, #396]	@ (8001340 <main+0x1d4>)
 80011b2:	f002 fd79 	bl	8003ca8 <puts>
  printf("Frequency: 868 MHz\r\n");
 80011b6:	4863      	ldr	r0, [pc, #396]	@ (8001344 <main+0x1d8>)
 80011b8:	f002 fd76 	bl	8003ca8 <puts>
  printf("Transmission Interval: %d ms\r\n", TX_INTERVAL_MS);
 80011bc:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 80011c0:	4861      	ldr	r0, [pc, #388]	@ (8001348 <main+0x1dc>)
 80011c2:	f002 fd09 	bl	8003bd8 <iprintf>
  printf("====================================================\r\n");
 80011c6:	4859      	ldr	r0, [pc, #356]	@ (800132c <main+0x1c0>)
 80011c8:	f002 fd6e 	bl	8003ca8 <puts>
  printf("Pin Configuration:\r\n");
 80011cc:	485f      	ldr	r0, [pc, #380]	@ (800134c <main+0x1e0>)
 80011ce:	f002 fd6b 	bl	8003ca8 <puts>
  printf("  NSS    : PA4  (Output)\r\n");
 80011d2:	485f      	ldr	r0, [pc, #380]	@ (8001350 <main+0x1e4>)
 80011d4:	f002 fd68 	bl	8003ca8 <puts>
  printf("  DIO0   : PB0  (Input)\r\n");
 80011d8:	485e      	ldr	r0, [pc, #376]	@ (8001354 <main+0x1e8>)
 80011da:	f002 fd65 	bl	8003ca8 <puts>
  printf("  RESET  : PB1  (Output)\r\n");
 80011de:	485e      	ldr	r0, [pc, #376]	@ (8001358 <main+0x1ec>)
 80011e0:	f002 fd62 	bl	8003ca8 <puts>
  printf("  MOSI   : PC3  (SPI2_MOSI)\r\n");
 80011e4:	485d      	ldr	r0, [pc, #372]	@ (800135c <main+0x1f0>)
 80011e6:	f002 fd5f 	bl	8003ca8 <puts>
  printf("  MISO   : PC2  (SPI2_MISO)\r\n");
 80011ea:	485d      	ldr	r0, [pc, #372]	@ (8001360 <main+0x1f4>)
 80011ec:	f002 fd5c 	bl	8003ca8 <puts>
  printf("  SCK    : PB10 (SPI2_SCK)\r\n");
 80011f0:	485c      	ldr	r0, [pc, #368]	@ (8001364 <main+0x1f8>)
 80011f2:	f002 fd59 	bl	8003ca8 <puts>
  printf("====================================================\r\n");
 80011f6:	484d      	ldr	r0, [pc, #308]	@ (800132c <main+0x1c0>)
 80011f8:	f002 fd56 	bl	8003ca8 <puts>
  printf("LED Status:\r\n");
 80011fc:	485a      	ldr	r0, [pc, #360]	@ (8001368 <main+0x1fc>)
 80011fe:	f002 fd53 	bl	8003ca8 <puts>
  printf("  BLUE   : Master Mode Active (Always ON)\r\n");
 8001202:	485a      	ldr	r0, [pc, #360]	@ (800136c <main+0x200>)
 8001204:	f002 fd50 	bl	8003ca8 <puts>
  printf("  ORANGE : SPI Connection Active\r\n");
 8001208:	4859      	ldr	r0, [pc, #356]	@ (8001370 <main+0x204>)
 800120a:	f002 fd4d 	bl	8003ca8 <puts>
  printf("  GREEN  : Transmission Success\r\n");
 800120e:	4859      	ldr	r0, [pc, #356]	@ (8001374 <main+0x208>)
 8001210:	f002 fd4a 	bl	8003ca8 <puts>
  printf("  RED    : Transmission Error\r\n");
 8001214:	4858      	ldr	r0, [pc, #352]	@ (8001378 <main+0x20c>)
 8001216:	f002 fd47 	bl	8003ca8 <puts>
  printf("====================================================\r\n");
 800121a:	4844      	ldr	r0, [pc, #272]	@ (800132c <main+0x1c0>)
 800121c:	f002 fd44 	bl	8003ca8 <puts>

  // Initialisation des LEDs
  LED_Init();
 8001220:	f7ff fd94 	bl	8000d4c <LED_Init>
  LED_SetMode_Master(); // LED bleue immdiatement
 8001224:	f7ff fd9e 	bl	8000d64 <LED_SetMode_Master>

  HAL_Delay(1000);
 8001228:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800122c:	f000 fc36 	bl	8001a9c <HAL_Delay>

  // Initialisation LoRa
  if(LoRa_Master_Init() != 1) {
 8001230:	f7ff fe3a 	bl	8000ea8 <LoRa_Master_Init>
 8001234:	4603      	mov	r3, r0
 8001236:	2b01      	cmp	r3, #1
 8001238:	d007      	beq.n	800124a <main+0xde>
      printf("CRITICAL: LoRa initialization failed!\r\n");
 800123a:	4850      	ldr	r0, [pc, #320]	@ (800137c <main+0x210>)
 800123c:	f002 fd34 	bl	8003ca8 <puts>
      LED_Blink_Error(10);
 8001240:	200a      	movs	r0, #10
 8001242:	f7ff fe03 	bl	8000e4c <LED_Blink_Error>

      // Tentative de rcupration
      LoRa_Reset_And_Reinit();
 8001246:	f7ff ff6b 	bl	8001120 <LoRa_Reset_And_Reinit>
  }

  printf("Starting transmission loop...\r\n");
 800124a:	484d      	ldr	r0, [pc, #308]	@ (8001380 <main+0x214>)
 800124c:	f002 fd2c 	bl	8003ca8 <puts>
  printf("====================================================\r\n");
 8001250:	4836      	ldr	r0, [pc, #216]	@ (800132c <main+0x1c0>)
 8001252:	f002 fd29 	bl	8003ca8 <puts>

  // Dlai avant premire transmission
  HAL_Delay(2000);
 8001256:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800125a:	f000 fc1f 	bl	8001a9c <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    transmission_count++;
 800125e:	4b49      	ldr	r3, [pc, #292]	@ (8001384 <main+0x218>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	3301      	adds	r3, #1
 8001264:	4a47      	ldr	r2, [pc, #284]	@ (8001384 <main+0x218>)
 8001266:	6013      	str	r3, [r2, #0]

    printf("\r\n--- Transmission #%d ---\r\n", transmission_count);
 8001268:	4b46      	ldr	r3, [pc, #280]	@ (8001384 <main+0x218>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4619      	mov	r1, r3
 800126e:	4846      	ldr	r0, [pc, #280]	@ (8001388 <main+0x21c>)
 8001270:	f002 fcb2 	bl	8003bd8 <iprintf>

    // Prparation du message
    strcpy(tx_buffer, "hello");
 8001274:	4b45      	ldr	r3, [pc, #276]	@ (800138c <main+0x220>)
 8001276:	4a46      	ldr	r2, [pc, #280]	@ (8001390 <main+0x224>)
 8001278:	e892 0003 	ldmia.w	r2, {r0, r1}
 800127c:	6018      	str	r0, [r3, #0]
 800127e:	3304      	adds	r3, #4
 8001280:	8019      	strh	r1, [r3, #0]

    // Transmission avec retry automatique
    int tx_success = LoRa_Master_Transmit(tx_buffer);
 8001282:	4842      	ldr	r0, [pc, #264]	@ (800138c <main+0x220>)
 8001284:	f7ff feca 	bl	800101c <LoRa_Master_Transmit>
 8001288:	6038      	str	r0, [r7, #0]

    if(tx_success) {
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d025      	beq.n	80012dc <main+0x170>
        printf(" Transmission #%d completed successfully\r\n", transmission_count);
 8001290:	4b3c      	ldr	r3, [pc, #240]	@ (8001384 <main+0x218>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4619      	mov	r1, r3
 8001296:	483f      	ldr	r0, [pc, #252]	@ (8001394 <main+0x228>)
 8001298:	f002 fc9e 	bl	8003bd8 <iprintf>

        // LED verte clignotante pour confirmation
        for(int i = 0; i < 2; i++) {
 800129c:	2300      	movs	r3, #0
 800129e:	607b      	str	r3, [r7, #4]
 80012a0:	e018      	b.n	80012d4 <main+0x168>
            HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80012a2:	2200      	movs	r2, #0
 80012a4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80012a8:	483b      	ldr	r0, [pc, #236]	@ (8001398 <main+0x22c>)
 80012aa:	f000 feb5 	bl	8002018 <HAL_GPIO_WritePin>
            LED_SetMode_Master();
 80012ae:	f7ff fd59 	bl	8000d64 <LED_SetMode_Master>
            HAL_Delay(100);
 80012b2:	2064      	movs	r0, #100	@ 0x64
 80012b4:	f000 fbf2 	bl	8001a9c <HAL_Delay>
            HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
 80012b8:	2201      	movs	r2, #1
 80012ba:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80012be:	4836      	ldr	r0, [pc, #216]	@ (8001398 <main+0x22c>)
 80012c0:	f000 feaa 	bl	8002018 <HAL_GPIO_WritePin>
            LED_SetMode_Master();
 80012c4:	f7ff fd4e 	bl	8000d64 <LED_SetMode_Master>
            HAL_Delay(100);
 80012c8:	2064      	movs	r0, #100	@ 0x64
 80012ca:	f000 fbe7 	bl	8001a9c <HAL_Delay>
        for(int i = 0; i < 2; i++) {
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	3301      	adds	r3, #1
 80012d2:	607b      	str	r3, [r7, #4]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	2b01      	cmp	r3, #1
 80012d8:	dde3      	ble.n	80012a2 <main+0x136>
 80012da:	e018      	b.n	800130e <main+0x1a2>
        }

    } else {
        printf(" Transmission #%d failed after all retries\r\n", transmission_count);
 80012dc:	4b29      	ldr	r3, [pc, #164]	@ (8001384 <main+0x218>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4619      	mov	r1, r3
 80012e2:	482e      	ldr	r0, [pc, #184]	@ (800139c <main+0x230>)
 80012e4:	f002 fc78 	bl	8003bd8 <iprintf>

        // Reset automatique aprs chec
        if(transmission_count % 5 == 0) {
 80012e8:	4b26      	ldr	r3, [pc, #152]	@ (8001384 <main+0x218>)
 80012ea:	6819      	ldr	r1, [r3, #0]
 80012ec:	4b2c      	ldr	r3, [pc, #176]	@ (80013a0 <main+0x234>)
 80012ee:	fb83 2301 	smull	r2, r3, r3, r1
 80012f2:	105a      	asrs	r2, r3, #1
 80012f4:	17cb      	asrs	r3, r1, #31
 80012f6:	1ad2      	subs	r2, r2, r3
 80012f8:	4613      	mov	r3, r2
 80012fa:	009b      	lsls	r3, r3, #2
 80012fc:	4413      	add	r3, r2
 80012fe:	1aca      	subs	r2, r1, r3
 8001300:	2a00      	cmp	r2, #0
 8001302:	d104      	bne.n	800130e <main+0x1a2>
            printf("Performing automatic reset after 5 failures...\r\n");
 8001304:	4827      	ldr	r0, [pc, #156]	@ (80013a4 <main+0x238>)
 8001306:	f002 fccf 	bl	8003ca8 <puts>
            LoRa_Reset_And_Reinit();
 800130a:	f7ff ff09 	bl	8001120 <LoRa_Reset_And_Reinit>
        }
    }

    printf("Waiting %d ms before next transmission...\r\n", TX_INTERVAL_MS);
 800130e:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8001312:	4825      	ldr	r0, [pc, #148]	@ (80013a8 <main+0x23c>)
 8001314:	f002 fc60 	bl	8003bd8 <iprintf>

    // Attente avec LED prte
    LED_SetState_Ready();
 8001318:	f7ff fd7e 	bl	8000e18 <LED_SetState_Ready>
    HAL_Delay(TX_INTERVAL_MS);
 800131c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001320:	f000 fbbc 	bl	8001a9c <HAL_Delay>
  {
 8001324:	e79b      	b.n	800125e <main+0xf2>
 8001326:	bf00      	nop
 8001328:	08004cf4 	.word	0x08004cf4
 800132c:	08004cf8 	.word	0x08004cf8
 8001330:	08004d30 	.word	0x08004d30
 8001334:	08004d5c 	.word	0x08004d5c
 8001338:	08004d74 	.word	0x08004d74
 800133c:	08004d84 	.word	0x08004d84
 8001340:	08004da0 	.word	0x08004da0
 8001344:	08004db4 	.word	0x08004db4
 8001348:	08004dc8 	.word	0x08004dc8
 800134c:	08004de8 	.word	0x08004de8
 8001350:	08004dfc 	.word	0x08004dfc
 8001354:	08004e18 	.word	0x08004e18
 8001358:	08004e34 	.word	0x08004e34
 800135c:	08004e50 	.word	0x08004e50
 8001360:	08004e70 	.word	0x08004e70
 8001364:	08004e90 	.word	0x08004e90
 8001368:	08004eac 	.word	0x08004eac
 800136c:	08004ebc 	.word	0x08004ebc
 8001370:	08004ee8 	.word	0x08004ee8
 8001374:	08004f0c 	.word	0x08004f0c
 8001378:	08004f30 	.word	0x08004f30
 800137c:	08004f50 	.word	0x08004f50
 8001380:	08004f78 	.word	0x08004f78
 8001384:	200001b8 	.word	0x200001b8
 8001388:	08004f98 	.word	0x08004f98
 800138c:	200001bc 	.word	0x200001bc
 8001390:	08004fb8 	.word	0x08004fb8
 8001394:	08004fc0 	.word	0x08004fc0
 8001398:	40020c00 	.word	0x40020c00
 800139c:	08004ff0 	.word	0x08004ff0
 80013a0:	66666667 	.word	0x66666667
 80013a4:	08005020 	.word	0x08005020
 80013a8:	08005050 	.word	0x08005050

080013ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b094      	sub	sp, #80	@ 0x50
 80013b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013b2:	f107 0320 	add.w	r3, r7, #32
 80013b6:	2230      	movs	r2, #48	@ 0x30
 80013b8:	2100      	movs	r1, #0
 80013ba:	4618      	mov	r0, r3
 80013bc:	f002 fd54 	bl	8003e68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013c0:	f107 030c 	add.w	r3, r7, #12
 80013c4:	2200      	movs	r2, #0
 80013c6:	601a      	str	r2, [r3, #0]
 80013c8:	605a      	str	r2, [r3, #4]
 80013ca:	609a      	str	r2, [r3, #8]
 80013cc:	60da      	str	r2, [r3, #12]
 80013ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013d0:	2300      	movs	r3, #0
 80013d2:	60bb      	str	r3, [r7, #8]
 80013d4:	4b28      	ldr	r3, [pc, #160]	@ (8001478 <SystemClock_Config+0xcc>)
 80013d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013d8:	4a27      	ldr	r2, [pc, #156]	@ (8001478 <SystemClock_Config+0xcc>)
 80013da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013de:	6413      	str	r3, [r2, #64]	@ 0x40
 80013e0:	4b25      	ldr	r3, [pc, #148]	@ (8001478 <SystemClock_Config+0xcc>)
 80013e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013e8:	60bb      	str	r3, [r7, #8]
 80013ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80013ec:	2300      	movs	r3, #0
 80013ee:	607b      	str	r3, [r7, #4]
 80013f0:	4b22      	ldr	r3, [pc, #136]	@ (800147c <SystemClock_Config+0xd0>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4a21      	ldr	r2, [pc, #132]	@ (800147c <SystemClock_Config+0xd0>)
 80013f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013fa:	6013      	str	r3, [r2, #0]
 80013fc:	4b1f      	ldr	r3, [pc, #124]	@ (800147c <SystemClock_Config+0xd0>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001404:	607b      	str	r3, [r7, #4]
 8001406:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001408:	2301      	movs	r3, #1
 800140a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800140c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001410:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001412:	2302      	movs	r3, #2
 8001414:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001416:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800141a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800141c:	2308      	movs	r3, #8
 800141e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001420:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001424:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001426:	2302      	movs	r3, #2
 8001428:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800142a:	2307      	movs	r3, #7
 800142c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800142e:	f107 0320 	add.w	r3, r7, #32
 8001432:	4618      	mov	r0, r3
 8001434:	f000 fe0a 	bl	800204c <HAL_RCC_OscConfig>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800143e:	f000 f853 	bl	80014e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001442:	230f      	movs	r3, #15
 8001444:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001446:	2302      	movs	r3, #2
 8001448:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800144a:	2300      	movs	r3, #0
 800144c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800144e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001452:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001454:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001458:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800145a:	f107 030c 	add.w	r3, r7, #12
 800145e:	2105      	movs	r1, #5
 8001460:	4618      	mov	r0, r3
 8001462:	f001 f86b 	bl	800253c <HAL_RCC_ClockConfig>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800146c:	f000 f83c 	bl	80014e8 <Error_Handler>
  }
}
 8001470:	bf00      	nop
 8001472:	3750      	adds	r7, #80	@ 0x50
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	40023800 	.word	0x40023800
 800147c:	40007000 	.word	0x40007000

08001480 <MX_GPIO_LEDs_Init>:
  * @brief GPIO Initialization Function for STM32F407VG LEDs
  * @param None
  * @retval None
  */
static void MX_GPIO_LEDs_Init(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b086      	sub	sp, #24
 8001484:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001486:	1d3b      	adds	r3, r7, #4
 8001488:	2200      	movs	r2, #0
 800148a:	601a      	str	r2, [r3, #0]
 800148c:	605a      	str	r2, [r3, #4]
 800148e:	609a      	str	r2, [r3, #8]
 8001490:	60da      	str	r2, [r3, #12]
 8001492:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001494:	2300      	movs	r3, #0
 8001496:	603b      	str	r3, [r7, #0]
 8001498:	4b11      	ldr	r3, [pc, #68]	@ (80014e0 <MX_GPIO_LEDs_Init+0x60>)
 800149a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800149c:	4a10      	ldr	r2, [pc, #64]	@ (80014e0 <MX_GPIO_LEDs_Init+0x60>)
 800149e:	f043 0308 	orr.w	r3, r3, #8
 80014a2:	6313      	str	r3, [r2, #48]	@ 0x30
 80014a4:	4b0e      	ldr	r3, [pc, #56]	@ (80014e0 <MX_GPIO_LEDs_Init+0x60>)
 80014a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014a8:	f003 0308 	and.w	r3, r3, #8
 80014ac:	603b      	str	r3, [r7, #0]
 80014ae:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED_GREEN_Pin|LED_ORANGE_Pin|LED_RED_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 80014b0:	2200      	movs	r2, #0
 80014b2:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80014b6:	480b      	ldr	r0, [pc, #44]	@ (80014e4 <MX_GPIO_LEDs_Init+0x64>)
 80014b8:	f000 fdae 	bl	8002018 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LEDs */
  GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_ORANGE_Pin|LED_RED_Pin|LED_BLUE_Pin;
 80014bc:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80014c0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014c2:	2301      	movs	r3, #1
 80014c4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c6:	2300      	movs	r3, #0
 80014c8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ca:	2300      	movs	r3, #0
 80014cc:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014ce:	1d3b      	adds	r3, r7, #4
 80014d0:	4619      	mov	r1, r3
 80014d2:	4804      	ldr	r0, [pc, #16]	@ (80014e4 <MX_GPIO_LEDs_Init+0x64>)
 80014d4:	f000 fbec 	bl	8001cb0 <HAL_GPIO_Init>
}
 80014d8:	bf00      	nop
 80014da:	3718      	adds	r7, #24
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	40023800 	.word	0x40023800
 80014e4:	40020c00 	.word	0x40020c00

080014e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014ec:	b672      	cpsid	i
}
 80014ee:	bf00      	nop
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
    // Clignotement d'urgence de toutes les LEDs
    HAL_GPIO_WritePin(GPIOD, LED_GREEN_Pin|LED_ORANGE_Pin|LED_RED_Pin|LED_BLUE_Pin, GPIO_PIN_SET);
 80014f0:	2201      	movs	r2, #1
 80014f2:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80014f6:	4808      	ldr	r0, [pc, #32]	@ (8001518 <Error_Handler+0x30>)
 80014f8:	f000 fd8e 	bl	8002018 <HAL_GPIO_WritePin>
    HAL_Delay(250);
 80014fc:	20fa      	movs	r0, #250	@ 0xfa
 80014fe:	f000 facd 	bl	8001a9c <HAL_Delay>
    HAL_GPIO_WritePin(GPIOD, LED_GREEN_Pin|LED_ORANGE_Pin|LED_RED_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 8001502:	2200      	movs	r2, #0
 8001504:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8001508:	4803      	ldr	r0, [pc, #12]	@ (8001518 <Error_Handler+0x30>)
 800150a:	f000 fd85 	bl	8002018 <HAL_GPIO_WritePin>
    HAL_Delay(250);
 800150e:	20fa      	movs	r0, #250	@ 0xfa
 8001510:	f000 fac4 	bl	8001a9c <HAL_Delay>
    HAL_GPIO_WritePin(GPIOD, LED_GREEN_Pin|LED_ORANGE_Pin|LED_RED_Pin|LED_BLUE_Pin, GPIO_PIN_SET);
 8001514:	bf00      	nop
 8001516:	e7eb      	b.n	80014f0 <Error_Handler+0x8>
 8001518:	40020c00 	.word	0x40020c00

0800151c <MX_SPI2_Init>:
  *       - Les deux STM32 contrlent leur propre module SX1276
  *       - Les deux utilisent la mme interface hardware
  *       - Seul le code applicatif (main.c) diffre entre TX et RX
  */
void MX_SPI2_Init(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */

  /* SPI2 parameter configuration - COMMUNE AUX DEUX DISPOSITIFS */
  hspi2.Instance = SPI2;
 8001520:	4b17      	ldr	r3, [pc, #92]	@ (8001580 <MX_SPI2_Init+0x64>)
 8001522:	4a18      	ldr	r2, [pc, #96]	@ (8001584 <MX_SPI2_Init+0x68>)
 8001524:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;              // Les deux en Master pour contrler SX1276
 8001526:	4b16      	ldr	r3, [pc, #88]	@ (8001580 <MX_SPI2_Init+0x64>)
 8001528:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800152c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;    // Communication bidirectionnelle
 800152e:	4b14      	ldr	r3, [pc, #80]	@ (8001580 <MX_SPI2_Init+0x64>)
 8001530:	2200      	movs	r2, #0
 8001532:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;        // Donnes 8 bits (standard SX1276)
 8001534:	4b12      	ldr	r3, [pc, #72]	@ (8001580 <MX_SPI2_Init+0x64>)
 8001536:	2200      	movs	r2, #0
 8001538:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;      // CPOL = 0 (requis par SX1276)
 800153a:	4b11      	ldr	r3, [pc, #68]	@ (8001580 <MX_SPI2_Init+0x64>)
 800153c:	2200      	movs	r2, #0
 800153e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;          // CPHA = 0 (requis par SX1276)
 8001540:	4b0f      	ldr	r3, [pc, #60]	@ (8001580 <MX_SPI2_Init+0x64>)
 8001542:	2200      	movs	r2, #0
 8001544:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;                  // NSS contrl par software
 8001546:	4b0e      	ldr	r3, [pc, #56]	@ (8001580 <MX_SPI2_Init+0x64>)
 8001548:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800154c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16; // ~2.6MHz  42MHz APB1
 800154e:	4b0c      	ldr	r3, [pc, #48]	@ (8001580 <MX_SPI2_Init+0x64>)
 8001550:	2218      	movs	r2, #24
 8001552:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;         // MSB first (standard)
 8001554:	4b0a      	ldr	r3, [pc, #40]	@ (8001580 <MX_SPI2_Init+0x64>)
 8001556:	2200      	movs	r2, #0
 8001558:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;         // Mode normal (non TI)
 800155a:	4b09      	ldr	r3, [pc, #36]	@ (8001580 <MX_SPI2_Init+0x64>)
 800155c:	2200      	movs	r2, #0
 800155e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE; // CRC non utilis
 8001560:	4b07      	ldr	r3, [pc, #28]	@ (8001580 <MX_SPI2_Init+0x64>)
 8001562:	2200      	movs	r2, #0
 8001564:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;                   // Valeur par dfaut
 8001566:	4b06      	ldr	r3, [pc, #24]	@ (8001580 <MX_SPI2_Init+0x64>)
 8001568:	2207      	movs	r2, #7
 800156a:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800156c:	4804      	ldr	r0, [pc, #16]	@ (8001580 <MX_SPI2_Init+0x64>)
 800156e:	f001 fa05 	bl	800297c <HAL_SPI_Init>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001578:	f7ff ffb6 	bl	80014e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */
}
 800157c:	bf00      	nop
 800157e:	bd80      	pop	{r7, pc}
 8001580:	200001dc 	.word	0x200001dc
 8001584:	40003800 	.word	0x40003800

08001588 <HAL_SPI_MspInit>:
  * @brief SPI MSP Initialization - IDENTIQUE pour Master et Slave
  * @param spiHandle: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b08c      	sub	sp, #48	@ 0x30
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001590:	f107 031c 	add.w	r3, r7, #28
 8001594:	2200      	movs	r2, #0
 8001596:	601a      	str	r2, [r3, #0]
 8001598:	605a      	str	r2, [r3, #4]
 800159a:	609a      	str	r2, [r3, #8]
 800159c:	60da      	str	r2, [r3, #12]
 800159e:	611a      	str	r2, [r3, #16]

  if(spiHandle->Instance==SPI2)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4a39      	ldr	r2, [pc, #228]	@ (800168c <HAL_SPI_MspInit+0x104>)
 80015a6:	4293      	cmp	r3, r2
 80015a8:	d16b      	bne.n	8001682 <HAL_SPI_MspInit+0xfa>
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */

    /* Enable clocks */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80015aa:	2300      	movs	r3, #0
 80015ac:	61bb      	str	r3, [r7, #24]
 80015ae:	4b38      	ldr	r3, [pc, #224]	@ (8001690 <HAL_SPI_MspInit+0x108>)
 80015b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015b2:	4a37      	ldr	r2, [pc, #220]	@ (8001690 <HAL_SPI_MspInit+0x108>)
 80015b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80015ba:	4b35      	ldr	r3, [pc, #212]	@ (8001690 <HAL_SPI_MspInit+0x108>)
 80015bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015c2:	61bb      	str	r3, [r7, #24]
 80015c4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015c6:	2300      	movs	r3, #0
 80015c8:	617b      	str	r3, [r7, #20]
 80015ca:	4b31      	ldr	r3, [pc, #196]	@ (8001690 <HAL_SPI_MspInit+0x108>)
 80015cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ce:	4a30      	ldr	r2, [pc, #192]	@ (8001690 <HAL_SPI_MspInit+0x108>)
 80015d0:	f043 0301 	orr.w	r3, r3, #1
 80015d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80015d6:	4b2e      	ldr	r3, [pc, #184]	@ (8001690 <HAL_SPI_MspInit+0x108>)
 80015d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015da:	f003 0301 	and.w	r3, r3, #1
 80015de:	617b      	str	r3, [r7, #20]
 80015e0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015e2:	2300      	movs	r3, #0
 80015e4:	613b      	str	r3, [r7, #16]
 80015e6:	4b2a      	ldr	r3, [pc, #168]	@ (8001690 <HAL_SPI_MspInit+0x108>)
 80015e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ea:	4a29      	ldr	r2, [pc, #164]	@ (8001690 <HAL_SPI_MspInit+0x108>)
 80015ec:	f043 0302 	orr.w	r3, r3, #2
 80015f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015f2:	4b27      	ldr	r3, [pc, #156]	@ (8001690 <HAL_SPI_MspInit+0x108>)
 80015f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015f6:	f003 0302 	and.w	r3, r3, #2
 80015fa:	613b      	str	r3, [r7, #16]
 80015fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015fe:	2300      	movs	r3, #0
 8001600:	60fb      	str	r3, [r7, #12]
 8001602:	4b23      	ldr	r3, [pc, #140]	@ (8001690 <HAL_SPI_MspInit+0x108>)
 8001604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001606:	4a22      	ldr	r2, [pc, #136]	@ (8001690 <HAL_SPI_MspInit+0x108>)
 8001608:	f043 0304 	orr.w	r3, r3, #4
 800160c:	6313      	str	r3, [r2, #48]	@ 0x30
 800160e:	4b20      	ldr	r3, [pc, #128]	@ (8001690 <HAL_SPI_MspInit+0x108>)
 8001610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001612:	f003 0304 	and.w	r3, r3, #4
 8001616:	60fb      	str	r3, [r7, #12]
 8001618:	68fb      	ldr	r3, [r7, #12]
    PB10    ------> SPI2_SCK  (Clock generated by STM32)
    PA4     ------> SPI2_NSS  (Chip Select, software controlled)
    */

    /* Configure MISO and MOSI pins */
    GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3;
 800161a:	230c      	movs	r3, #12
 800161c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800161e:	2302      	movs	r3, #2
 8001620:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001622:	2300      	movs	r3, #0
 8001624:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001626:	2303      	movs	r3, #3
 8001628:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800162a:	2305      	movs	r3, #5
 800162c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800162e:	f107 031c 	add.w	r3, r7, #28
 8001632:	4619      	mov	r1, r3
 8001634:	4817      	ldr	r0, [pc, #92]	@ (8001694 <HAL_SPI_MspInit+0x10c>)
 8001636:	f000 fb3b 	bl	8001cb0 <HAL_GPIO_Init>

    /* Configure SCK pin */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800163a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800163e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001640:	2302      	movs	r3, #2
 8001642:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001644:	2300      	movs	r3, #0
 8001646:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001648:	2303      	movs	r3, #3
 800164a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800164c:	2305      	movs	r3, #5
 800164e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001650:	f107 031c 	add.w	r3, r7, #28
 8001654:	4619      	mov	r1, r3
 8001656:	4810      	ldr	r0, [pc, #64]	@ (8001698 <HAL_SPI_MspInit+0x110>)
 8001658:	f000 fb2a 	bl	8001cb0 <HAL_GPIO_Init>

    /* Configure NSS pin - Software controlled */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800165c:	2310      	movs	r3, #16
 800165e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;     // Output pour contrle par software
 8001660:	2301      	movs	r3, #1
 8001662:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001664:	2300      	movs	r3, #0
 8001666:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001668:	2303      	movs	r3, #3
 800166a:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800166c:	f107 031c 	add.w	r3, r7, #28
 8001670:	4619      	mov	r1, r3
 8001672:	480a      	ldr	r0, [pc, #40]	@ (800169c <HAL_SPI_MspInit+0x114>)
 8001674:	f000 fb1c 	bl	8001cb0 <HAL_GPIO_Init>

    /* Set NSS high by default (SX1276 deselected) */
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001678:	2201      	movs	r2, #1
 800167a:	2110      	movs	r1, #16
 800167c:	4807      	ldr	r0, [pc, #28]	@ (800169c <HAL_SPI_MspInit+0x114>)
 800167e:	f000 fccb 	bl	8002018 <HAL_GPIO_WritePin>

    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001682:	bf00      	nop
 8001684:	3730      	adds	r7, #48	@ 0x30
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	40003800 	.word	0x40003800
 8001690:	40023800 	.word	0x40023800
 8001694:	40020800 	.word	0x40020800
 8001698:	40020400 	.word	0x40020400
 800169c:	40020000 	.word	0x40020000

080016a0 <HAL_MspInit>:

/* USER CODE BEGIN 0 */

/* USER CODE END 0 */

void HAL_MspInit(void) {
 80016a0:	b480      	push	{r7}
 80016a2:	b083      	sub	sp, #12
 80016a4:	af00      	add	r7, sp, #0
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016a6:	2300      	movs	r3, #0
 80016a8:	607b      	str	r3, [r7, #4]
 80016aa:	4b10      	ldr	r3, [pc, #64]	@ (80016ec <HAL_MspInit+0x4c>)
 80016ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016ae:	4a0f      	ldr	r2, [pc, #60]	@ (80016ec <HAL_MspInit+0x4c>)
 80016b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80016b6:	4b0d      	ldr	r3, [pc, #52]	@ (80016ec <HAL_MspInit+0x4c>)
 80016b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016be:	607b      	str	r3, [r7, #4]
 80016c0:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_PWR_CLK_ENABLE();
 80016c2:	2300      	movs	r3, #0
 80016c4:	603b      	str	r3, [r7, #0]
 80016c6:	4b09      	ldr	r3, [pc, #36]	@ (80016ec <HAL_MspInit+0x4c>)
 80016c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ca:	4a08      	ldr	r2, [pc, #32]	@ (80016ec <HAL_MspInit+0x4c>)
 80016cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80016d2:	4b06      	ldr	r3, [pc, #24]	@ (80016ec <HAL_MspInit+0x4c>)
 80016d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016da:	603b      	str	r3, [r7, #0]
 80016dc:	683b      	ldr	r3, [r7, #0]
}
 80016de:	bf00      	nop
 80016e0:	370c      	adds	r7, #12
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr
 80016ea:	bf00      	nop
 80016ec:	40023800 	.word	0x40023800

080016f0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle) {
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b08a      	sub	sp, #40	@ 0x28
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f8:	f107 0314 	add.w	r3, r7, #20
 80016fc:	2200      	movs	r2, #0
 80016fe:	601a      	str	r2, [r3, #0]
 8001700:	605a      	str	r2, [r3, #4]
 8001702:	609a      	str	r2, [r3, #8]
 8001704:	60da      	str	r2, [r3, #12]
 8001706:	611a      	str	r2, [r3, #16]
    if (uartHandle->Instance == USART2) {
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a19      	ldr	r2, [pc, #100]	@ (8001774 <HAL_UART_MspInit+0x84>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d12b      	bne.n	800176a <HAL_UART_MspInit+0x7a>
        __HAL_RCC_USART2_CLK_ENABLE();
 8001712:	2300      	movs	r3, #0
 8001714:	613b      	str	r3, [r7, #16]
 8001716:	4b18      	ldr	r3, [pc, #96]	@ (8001778 <HAL_UART_MspInit+0x88>)
 8001718:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800171a:	4a17      	ldr	r2, [pc, #92]	@ (8001778 <HAL_UART_MspInit+0x88>)
 800171c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001720:	6413      	str	r3, [r2, #64]	@ 0x40
 8001722:	4b15      	ldr	r3, [pc, #84]	@ (8001778 <HAL_UART_MspInit+0x88>)
 8001724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001726:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800172a:	613b      	str	r3, [r7, #16]
 800172c:	693b      	ldr	r3, [r7, #16]
        __HAL_RCC_GPIOA_CLK_ENABLE();
 800172e:	2300      	movs	r3, #0
 8001730:	60fb      	str	r3, [r7, #12]
 8001732:	4b11      	ldr	r3, [pc, #68]	@ (8001778 <HAL_UART_MspInit+0x88>)
 8001734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001736:	4a10      	ldr	r2, [pc, #64]	@ (8001778 <HAL_UART_MspInit+0x88>)
 8001738:	f043 0301 	orr.w	r3, r3, #1
 800173c:	6313      	str	r3, [r2, #48]	@ 0x30
 800173e:	4b0e      	ldr	r3, [pc, #56]	@ (8001778 <HAL_UART_MspInit+0x88>)
 8001740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001742:	f003 0301 	and.w	r3, r3, #1
 8001746:	60fb      	str	r3, [r7, #12]
 8001748:	68fb      	ldr	r3, [r7, #12]

        /**USART2 GPIO Configuration
        PA2 ------> USART2_TX
        PA3 ------> USART2_RX
        */
        GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3;
 800174a:	230c      	movs	r3, #12
 800174c:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800174e:	2302      	movs	r3, #2
 8001750:	61bb      	str	r3, [r7, #24]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001752:	2300      	movs	r3, #0
 8001754:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001756:	2303      	movs	r3, #3
 8001758:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800175a:	2307      	movs	r3, #7
 800175c:	627b      	str	r3, [r7, #36]	@ 0x24
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800175e:	f107 0314 	add.w	r3, r7, #20
 8001762:	4619      	mov	r1, r3
 8001764:	4805      	ldr	r0, [pc, #20]	@ (800177c <HAL_UART_MspInit+0x8c>)
 8001766:	f000 faa3 	bl	8001cb0 <HAL_GPIO_Init>
    }
}
 800176a:	bf00      	nop
 800176c:	3728      	adds	r7, #40	@ 0x28
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	40004400 	.word	0x40004400
 8001778:	40023800 	.word	0x40023800
 800177c:	40020000 	.word	0x40020000

08001780 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001784:	bf00      	nop
 8001786:	e7fd      	b.n	8001784 <NMI_Handler+0x4>

08001788 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800178c:	bf00      	nop
 800178e:	e7fd      	b.n	800178c <HardFault_Handler+0x4>

08001790 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001790:	b480      	push	{r7}
 8001792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001794:	bf00      	nop
 8001796:	e7fd      	b.n	8001794 <MemManage_Handler+0x4>

08001798 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800179c:	bf00      	nop
 800179e:	e7fd      	b.n	800179c <BusFault_Handler+0x4>

080017a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017a4:	bf00      	nop
 80017a6:	e7fd      	b.n	80017a4 <UsageFault_Handler+0x4>

080017a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017a8:	b480      	push	{r7}
 80017aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017ac:	bf00      	nop
 80017ae:	46bd      	mov	sp, r7
 80017b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b4:	4770      	bx	lr

080017b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017b6:	b480      	push	{r7}
 80017b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017ba:	bf00      	nop
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr

080017c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017c8:	bf00      	nop
 80017ca:	46bd      	mov	sp, r7
 80017cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d0:	4770      	bx	lr

080017d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017d2:	b580      	push	{r7, lr}
 80017d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017d6:	f000 f941 	bl	8001a5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017da:	bf00      	nop
 80017dc:	bd80      	pop	{r7, pc}

080017de <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017de:	b580      	push	{r7, lr}
 80017e0:	b086      	sub	sp, #24
 80017e2:	af00      	add	r7, sp, #0
 80017e4:	60f8      	str	r0, [r7, #12]
 80017e6:	60b9      	str	r1, [r7, #8]
 80017e8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ea:	2300      	movs	r3, #0
 80017ec:	617b      	str	r3, [r7, #20]
 80017ee:	e00a      	b.n	8001806 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80017f0:	f3af 8000 	nop.w
 80017f4:	4601      	mov	r1, r0
 80017f6:	68bb      	ldr	r3, [r7, #8]
 80017f8:	1c5a      	adds	r2, r3, #1
 80017fa:	60ba      	str	r2, [r7, #8]
 80017fc:	b2ca      	uxtb	r2, r1
 80017fe:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	3301      	adds	r3, #1
 8001804:	617b      	str	r3, [r7, #20]
 8001806:	697a      	ldr	r2, [r7, #20]
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	429a      	cmp	r2, r3
 800180c:	dbf0      	blt.n	80017f0 <_read+0x12>
  }

  return len;
 800180e:	687b      	ldr	r3, [r7, #4]
}
 8001810:	4618      	mov	r0, r3
 8001812:	3718      	adds	r7, #24
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}

08001818 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001818:	b480      	push	{r7}
 800181a:	b083      	sub	sp, #12
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001820:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001824:	4618      	mov	r0, r3
 8001826:	370c      	adds	r7, #12
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr

08001830 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001830:	b480      	push	{r7}
 8001832:	b083      	sub	sp, #12
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
 8001838:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001840:	605a      	str	r2, [r3, #4]
  return 0;
 8001842:	2300      	movs	r3, #0
}
 8001844:	4618      	mov	r0, r3
 8001846:	370c      	adds	r7, #12
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr

08001850 <_isatty>:

int _isatty(int file)
{
 8001850:	b480      	push	{r7}
 8001852:	b083      	sub	sp, #12
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001858:	2301      	movs	r3, #1
}
 800185a:	4618      	mov	r0, r3
 800185c:	370c      	adds	r7, #12
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr

08001866 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001866:	b480      	push	{r7}
 8001868:	b085      	sub	sp, #20
 800186a:	af00      	add	r7, sp, #0
 800186c:	60f8      	str	r0, [r7, #12]
 800186e:	60b9      	str	r1, [r7, #8]
 8001870:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001872:	2300      	movs	r3, #0
}
 8001874:	4618      	mov	r0, r3
 8001876:	3714      	adds	r7, #20
 8001878:	46bd      	mov	sp, r7
 800187a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187e:	4770      	bx	lr

08001880 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b086      	sub	sp, #24
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001888:	4a14      	ldr	r2, [pc, #80]	@ (80018dc <_sbrk+0x5c>)
 800188a:	4b15      	ldr	r3, [pc, #84]	@ (80018e0 <_sbrk+0x60>)
 800188c:	1ad3      	subs	r3, r2, r3
 800188e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001894:	4b13      	ldr	r3, [pc, #76]	@ (80018e4 <_sbrk+0x64>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d102      	bne.n	80018a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800189c:	4b11      	ldr	r3, [pc, #68]	@ (80018e4 <_sbrk+0x64>)
 800189e:	4a12      	ldr	r2, [pc, #72]	@ (80018e8 <_sbrk+0x68>)
 80018a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018a2:	4b10      	ldr	r3, [pc, #64]	@ (80018e4 <_sbrk+0x64>)
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	4413      	add	r3, r2
 80018aa:	693a      	ldr	r2, [r7, #16]
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d207      	bcs.n	80018c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018b0:	f002 fb28 	bl	8003f04 <__errno>
 80018b4:	4603      	mov	r3, r0
 80018b6:	220c      	movs	r2, #12
 80018b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018ba:	f04f 33ff 	mov.w	r3, #4294967295
 80018be:	e009      	b.n	80018d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018c0:	4b08      	ldr	r3, [pc, #32]	@ (80018e4 <_sbrk+0x64>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018c6:	4b07      	ldr	r3, [pc, #28]	@ (80018e4 <_sbrk+0x64>)
 80018c8:	681a      	ldr	r2, [r3, #0]
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	4413      	add	r3, r2
 80018ce:	4a05      	ldr	r2, [pc, #20]	@ (80018e4 <_sbrk+0x64>)
 80018d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018d2:	68fb      	ldr	r3, [r7, #12]
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	3718      	adds	r7, #24
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	20020000 	.word	0x20020000
 80018e0:	00000400 	.word	0x00000400
 80018e4:	20000234 	.word	0x20000234
 80018e8:	200003d0 	.word	0x200003d0

080018ec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018f0:	4b06      	ldr	r3, [pc, #24]	@ (800190c <SystemInit+0x20>)
 80018f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018f6:	4a05      	ldr	r2, [pc, #20]	@ (800190c <SystemInit+0x20>)
 80018f8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001900:	bf00      	nop
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr
 800190a:	bf00      	nop
 800190c:	e000ed00 	.word	0xe000ed00

08001910 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 8001914:	4b11      	ldr	r3, [pc, #68]	@ (800195c <MX_USART2_UART_Init+0x4c>)
 8001916:	4a12      	ldr	r2, [pc, #72]	@ (8001960 <MX_USART2_UART_Init+0x50>)
 8001918:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800191a:	4b10      	ldr	r3, [pc, #64]	@ (800195c <MX_USART2_UART_Init+0x4c>)
 800191c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001920:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001922:	4b0e      	ldr	r3, [pc, #56]	@ (800195c <MX_USART2_UART_Init+0x4c>)
 8001924:	2200      	movs	r2, #0
 8001926:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001928:	4b0c      	ldr	r3, [pc, #48]	@ (800195c <MX_USART2_UART_Init+0x4c>)
 800192a:	2200      	movs	r2, #0
 800192c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800192e:	4b0b      	ldr	r3, [pc, #44]	@ (800195c <MX_USART2_UART_Init+0x4c>)
 8001930:	2200      	movs	r2, #0
 8001932:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001934:	4b09      	ldr	r3, [pc, #36]	@ (800195c <MX_USART2_UART_Init+0x4c>)
 8001936:	220c      	movs	r2, #12
 8001938:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800193a:	4b08      	ldr	r3, [pc, #32]	@ (800195c <MX_USART2_UART_Init+0x4c>)
 800193c:	2200      	movs	r2, #0
 800193e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001940:	4b06      	ldr	r3, [pc, #24]	@ (800195c <MX_USART2_UART_Init+0x4c>)
 8001942:	2200      	movs	r2, #0
 8001944:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001946:	4805      	ldr	r0, [pc, #20]	@ (800195c <MX_USART2_UART_Init+0x4c>)
 8001948:	f001 fc78 	bl	800323c <HAL_UART_Init>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d001      	beq.n	8001956 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001952:	f7ff fdc9 	bl	80014e8 <Error_Handler>
  }
}
 8001956:	bf00      	nop
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	20000238 	.word	0x20000238
 8001960:	40004400 	.word	0x40004400

08001964 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001964:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800199c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001968:	f7ff ffc0 	bl	80018ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800196c:	480c      	ldr	r0, [pc, #48]	@ (80019a0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800196e:	490d      	ldr	r1, [pc, #52]	@ (80019a4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001970:	4a0d      	ldr	r2, [pc, #52]	@ (80019a8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001972:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001974:	e002      	b.n	800197c <LoopCopyDataInit>

08001976 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001976:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001978:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800197a:	3304      	adds	r3, #4

0800197c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800197c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800197e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001980:	d3f9      	bcc.n	8001976 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001982:	4a0a      	ldr	r2, [pc, #40]	@ (80019ac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001984:	4c0a      	ldr	r4, [pc, #40]	@ (80019b0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001986:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001988:	e001      	b.n	800198e <LoopFillZerobss>

0800198a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800198a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800198c:	3204      	adds	r2, #4

0800198e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800198e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001990:	d3fb      	bcc.n	800198a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001992:	f002 fabd 	bl	8003f10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001996:	f7ff fbe9 	bl	800116c <main>
  bx  lr    
 800199a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800199c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80019a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019a4:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80019a8:	080050f8 	.word	0x080050f8
  ldr r2, =_sbss
 80019ac:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80019b0:	200003d0 	.word	0x200003d0

080019b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019b4:	e7fe      	b.n	80019b4 <ADC_IRQHandler>
	...

080019b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80019bc:	4b0e      	ldr	r3, [pc, #56]	@ (80019f8 <HAL_Init+0x40>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a0d      	ldr	r2, [pc, #52]	@ (80019f8 <HAL_Init+0x40>)
 80019c2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80019c6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80019c8:	4b0b      	ldr	r3, [pc, #44]	@ (80019f8 <HAL_Init+0x40>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a0a      	ldr	r2, [pc, #40]	@ (80019f8 <HAL_Init+0x40>)
 80019ce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80019d2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019d4:	4b08      	ldr	r3, [pc, #32]	@ (80019f8 <HAL_Init+0x40>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a07      	ldr	r2, [pc, #28]	@ (80019f8 <HAL_Init+0x40>)
 80019da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019de:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019e0:	2003      	movs	r0, #3
 80019e2:	f000 f931 	bl	8001c48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019e6:	200f      	movs	r0, #15
 80019e8:	f000 f808 	bl	80019fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019ec:	f7ff fe58 	bl	80016a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019f0:	2300      	movs	r3, #0
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	40023c00 	.word	0x40023c00

080019fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b082      	sub	sp, #8
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a04:	4b12      	ldr	r3, [pc, #72]	@ (8001a50 <HAL_InitTick+0x54>)
 8001a06:	681a      	ldr	r2, [r3, #0]
 8001a08:	4b12      	ldr	r3, [pc, #72]	@ (8001a54 <HAL_InitTick+0x58>)
 8001a0a:	781b      	ldrb	r3, [r3, #0]
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a12:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a16:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f000 f93b 	bl	8001c96 <HAL_SYSTICK_Config>
 8001a20:	4603      	mov	r3, r0
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d001      	beq.n	8001a2a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a26:	2301      	movs	r3, #1
 8001a28:	e00e      	b.n	8001a48 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	2b0f      	cmp	r3, #15
 8001a2e:	d80a      	bhi.n	8001a46 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a30:	2200      	movs	r2, #0
 8001a32:	6879      	ldr	r1, [r7, #4]
 8001a34:	f04f 30ff 	mov.w	r0, #4294967295
 8001a38:	f000 f911 	bl	8001c5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a3c:	4a06      	ldr	r2, [pc, #24]	@ (8001a58 <HAL_InitTick+0x5c>)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a42:	2300      	movs	r3, #0
 8001a44:	e000      	b.n	8001a48 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	3708      	adds	r7, #8
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	20000000 	.word	0x20000000
 8001a54:	20000008 	.word	0x20000008
 8001a58:	20000004 	.word	0x20000004

08001a5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a60:	4b06      	ldr	r3, [pc, #24]	@ (8001a7c <HAL_IncTick+0x20>)
 8001a62:	781b      	ldrb	r3, [r3, #0]
 8001a64:	461a      	mov	r2, r3
 8001a66:	4b06      	ldr	r3, [pc, #24]	@ (8001a80 <HAL_IncTick+0x24>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4413      	add	r3, r2
 8001a6c:	4a04      	ldr	r2, [pc, #16]	@ (8001a80 <HAL_IncTick+0x24>)
 8001a6e:	6013      	str	r3, [r2, #0]
}
 8001a70:	bf00      	nop
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr
 8001a7a:	bf00      	nop
 8001a7c:	20000008 	.word	0x20000008
 8001a80:	20000280 	.word	0x20000280

08001a84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
  return uwTick;
 8001a88:	4b03      	ldr	r3, [pc, #12]	@ (8001a98 <HAL_GetTick+0x14>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr
 8001a96:	bf00      	nop
 8001a98:	20000280 	.word	0x20000280

08001a9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b084      	sub	sp, #16
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001aa4:	f7ff ffee 	bl	8001a84 <HAL_GetTick>
 8001aa8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ab4:	d005      	beq.n	8001ac2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ab6:	4b0a      	ldr	r3, [pc, #40]	@ (8001ae0 <HAL_Delay+0x44>)
 8001ab8:	781b      	ldrb	r3, [r3, #0]
 8001aba:	461a      	mov	r2, r3
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	4413      	add	r3, r2
 8001ac0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001ac2:	bf00      	nop
 8001ac4:	f7ff ffde 	bl	8001a84 <HAL_GetTick>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	68bb      	ldr	r3, [r7, #8]
 8001acc:	1ad3      	subs	r3, r2, r3
 8001ace:	68fa      	ldr	r2, [r7, #12]
 8001ad0:	429a      	cmp	r2, r3
 8001ad2:	d8f7      	bhi.n	8001ac4 <HAL_Delay+0x28>
  {
  }
}
 8001ad4:	bf00      	nop
 8001ad6:	bf00      	nop
 8001ad8:	3710      	adds	r7, #16
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	20000008 	.word	0x20000008

08001ae4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b085      	sub	sp, #20
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	f003 0307 	and.w	r3, r3, #7
 8001af2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001af4:	4b0c      	ldr	r3, [pc, #48]	@ (8001b28 <__NVIC_SetPriorityGrouping+0x44>)
 8001af6:	68db      	ldr	r3, [r3, #12]
 8001af8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001afa:	68ba      	ldr	r2, [r7, #8]
 8001afc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b00:	4013      	ands	r3, r2
 8001b02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b08:	68bb      	ldr	r3, [r7, #8]
 8001b0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b0c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b16:	4a04      	ldr	r2, [pc, #16]	@ (8001b28 <__NVIC_SetPriorityGrouping+0x44>)
 8001b18:	68bb      	ldr	r3, [r7, #8]
 8001b1a:	60d3      	str	r3, [r2, #12]
}
 8001b1c:	bf00      	nop
 8001b1e:	3714      	adds	r7, #20
 8001b20:	46bd      	mov	sp, r7
 8001b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b26:	4770      	bx	lr
 8001b28:	e000ed00 	.word	0xe000ed00

08001b2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b30:	4b04      	ldr	r3, [pc, #16]	@ (8001b44 <__NVIC_GetPriorityGrouping+0x18>)
 8001b32:	68db      	ldr	r3, [r3, #12]
 8001b34:	0a1b      	lsrs	r3, r3, #8
 8001b36:	f003 0307 	and.w	r3, r3, #7
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b42:	4770      	bx	lr
 8001b44:	e000ed00 	.word	0xe000ed00

08001b48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b083      	sub	sp, #12
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	4603      	mov	r3, r0
 8001b50:	6039      	str	r1, [r7, #0]
 8001b52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	db0a      	blt.n	8001b72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	b2da      	uxtb	r2, r3
 8001b60:	490c      	ldr	r1, [pc, #48]	@ (8001b94 <__NVIC_SetPriority+0x4c>)
 8001b62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b66:	0112      	lsls	r2, r2, #4
 8001b68:	b2d2      	uxtb	r2, r2
 8001b6a:	440b      	add	r3, r1
 8001b6c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b70:	e00a      	b.n	8001b88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	b2da      	uxtb	r2, r3
 8001b76:	4908      	ldr	r1, [pc, #32]	@ (8001b98 <__NVIC_SetPriority+0x50>)
 8001b78:	79fb      	ldrb	r3, [r7, #7]
 8001b7a:	f003 030f 	and.w	r3, r3, #15
 8001b7e:	3b04      	subs	r3, #4
 8001b80:	0112      	lsls	r2, r2, #4
 8001b82:	b2d2      	uxtb	r2, r2
 8001b84:	440b      	add	r3, r1
 8001b86:	761a      	strb	r2, [r3, #24]
}
 8001b88:	bf00      	nop
 8001b8a:	370c      	adds	r7, #12
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b92:	4770      	bx	lr
 8001b94:	e000e100 	.word	0xe000e100
 8001b98:	e000ed00 	.word	0xe000ed00

08001b9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b089      	sub	sp, #36	@ 0x24
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	60f8      	str	r0, [r7, #12]
 8001ba4:	60b9      	str	r1, [r7, #8]
 8001ba6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	f003 0307 	and.w	r3, r3, #7
 8001bae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bb0:	69fb      	ldr	r3, [r7, #28]
 8001bb2:	f1c3 0307 	rsb	r3, r3, #7
 8001bb6:	2b04      	cmp	r3, #4
 8001bb8:	bf28      	it	cs
 8001bba:	2304      	movcs	r3, #4
 8001bbc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bbe:	69fb      	ldr	r3, [r7, #28]
 8001bc0:	3304      	adds	r3, #4
 8001bc2:	2b06      	cmp	r3, #6
 8001bc4:	d902      	bls.n	8001bcc <NVIC_EncodePriority+0x30>
 8001bc6:	69fb      	ldr	r3, [r7, #28]
 8001bc8:	3b03      	subs	r3, #3
 8001bca:	e000      	b.n	8001bce <NVIC_EncodePriority+0x32>
 8001bcc:	2300      	movs	r3, #0
 8001bce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bd0:	f04f 32ff 	mov.w	r2, #4294967295
 8001bd4:	69bb      	ldr	r3, [r7, #24]
 8001bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bda:	43da      	mvns	r2, r3
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	401a      	ands	r2, r3
 8001be0:	697b      	ldr	r3, [r7, #20]
 8001be2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001be4:	f04f 31ff 	mov.w	r1, #4294967295
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	fa01 f303 	lsl.w	r3, r1, r3
 8001bee:	43d9      	mvns	r1, r3
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bf4:	4313      	orrs	r3, r2
         );
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	3724      	adds	r7, #36	@ 0x24
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr
	...

08001c04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	3b01      	subs	r3, #1
 8001c10:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c14:	d301      	bcc.n	8001c1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c16:	2301      	movs	r3, #1
 8001c18:	e00f      	b.n	8001c3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c1a:	4a0a      	ldr	r2, [pc, #40]	@ (8001c44 <SysTick_Config+0x40>)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	3b01      	subs	r3, #1
 8001c20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c22:	210f      	movs	r1, #15
 8001c24:	f04f 30ff 	mov.w	r0, #4294967295
 8001c28:	f7ff ff8e 	bl	8001b48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c2c:	4b05      	ldr	r3, [pc, #20]	@ (8001c44 <SysTick_Config+0x40>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c32:	4b04      	ldr	r3, [pc, #16]	@ (8001c44 <SysTick_Config+0x40>)
 8001c34:	2207      	movs	r2, #7
 8001c36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c38:	2300      	movs	r3, #0
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	3708      	adds	r7, #8
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	e000e010 	.word	0xe000e010

08001c48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c50:	6878      	ldr	r0, [r7, #4]
 8001c52:	f7ff ff47 	bl	8001ae4 <__NVIC_SetPriorityGrouping>
}
 8001c56:	bf00      	nop
 8001c58:	3708      	adds	r7, #8
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}

08001c5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c5e:	b580      	push	{r7, lr}
 8001c60:	b086      	sub	sp, #24
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	4603      	mov	r3, r0
 8001c66:	60b9      	str	r1, [r7, #8]
 8001c68:	607a      	str	r2, [r7, #4]
 8001c6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c70:	f7ff ff5c 	bl	8001b2c <__NVIC_GetPriorityGrouping>
 8001c74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c76:	687a      	ldr	r2, [r7, #4]
 8001c78:	68b9      	ldr	r1, [r7, #8]
 8001c7a:	6978      	ldr	r0, [r7, #20]
 8001c7c:	f7ff ff8e 	bl	8001b9c <NVIC_EncodePriority>
 8001c80:	4602      	mov	r2, r0
 8001c82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c86:	4611      	mov	r1, r2
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f7ff ff5d 	bl	8001b48 <__NVIC_SetPriority>
}
 8001c8e:	bf00      	nop
 8001c90:	3718      	adds	r7, #24
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}

08001c96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c96:	b580      	push	{r7, lr}
 8001c98:	b082      	sub	sp, #8
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c9e:	6878      	ldr	r0, [r7, #4]
 8001ca0:	f7ff ffb0 	bl	8001c04 <SysTick_Config>
 8001ca4:	4603      	mov	r3, r0
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3708      	adds	r7, #8
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
	...

08001cb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b089      	sub	sp, #36	@ 0x24
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
 8001cb8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	61fb      	str	r3, [r7, #28]
 8001cca:	e16b      	b.n	8001fa4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ccc:	2201      	movs	r2, #1
 8001cce:	69fb      	ldr	r3, [r7, #28]
 8001cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	697a      	ldr	r2, [r7, #20]
 8001cdc:	4013      	ands	r3, r2
 8001cde:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001ce0:	693a      	ldr	r2, [r7, #16]
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	f040 815a 	bne.w	8001f9e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	f003 0303 	and.w	r3, r3, #3
 8001cf2:	2b01      	cmp	r3, #1
 8001cf4:	d005      	beq.n	8001d02 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001cfe:	2b02      	cmp	r3, #2
 8001d00:	d130      	bne.n	8001d64 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	689b      	ldr	r3, [r3, #8]
 8001d06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d08:	69fb      	ldr	r3, [r7, #28]
 8001d0a:	005b      	lsls	r3, r3, #1
 8001d0c:	2203      	movs	r2, #3
 8001d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d12:	43db      	mvns	r3, r3
 8001d14:	69ba      	ldr	r2, [r7, #24]
 8001d16:	4013      	ands	r3, r2
 8001d18:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	68da      	ldr	r2, [r3, #12]
 8001d1e:	69fb      	ldr	r3, [r7, #28]
 8001d20:	005b      	lsls	r3, r3, #1
 8001d22:	fa02 f303 	lsl.w	r3, r2, r3
 8001d26:	69ba      	ldr	r2, [r7, #24]
 8001d28:	4313      	orrs	r3, r2
 8001d2a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	69ba      	ldr	r2, [r7, #24]
 8001d30:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d38:	2201      	movs	r2, #1
 8001d3a:	69fb      	ldr	r3, [r7, #28]
 8001d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d40:	43db      	mvns	r3, r3
 8001d42:	69ba      	ldr	r2, [r7, #24]
 8001d44:	4013      	ands	r3, r2
 8001d46:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	091b      	lsrs	r3, r3, #4
 8001d4e:	f003 0201 	and.w	r2, r3, #1
 8001d52:	69fb      	ldr	r3, [r7, #28]
 8001d54:	fa02 f303 	lsl.w	r3, r2, r3
 8001d58:	69ba      	ldr	r2, [r7, #24]
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	69ba      	ldr	r2, [r7, #24]
 8001d62:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	f003 0303 	and.w	r3, r3, #3
 8001d6c:	2b03      	cmp	r3, #3
 8001d6e:	d017      	beq.n	8001da0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	68db      	ldr	r3, [r3, #12]
 8001d74:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001d76:	69fb      	ldr	r3, [r7, #28]
 8001d78:	005b      	lsls	r3, r3, #1
 8001d7a:	2203      	movs	r2, #3
 8001d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d80:	43db      	mvns	r3, r3
 8001d82:	69ba      	ldr	r2, [r7, #24]
 8001d84:	4013      	ands	r3, r2
 8001d86:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	689a      	ldr	r2, [r3, #8]
 8001d8c:	69fb      	ldr	r3, [r7, #28]
 8001d8e:	005b      	lsls	r3, r3, #1
 8001d90:	fa02 f303 	lsl.w	r3, r2, r3
 8001d94:	69ba      	ldr	r2, [r7, #24]
 8001d96:	4313      	orrs	r3, r2
 8001d98:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	69ba      	ldr	r2, [r7, #24]
 8001d9e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	f003 0303 	and.w	r3, r3, #3
 8001da8:	2b02      	cmp	r3, #2
 8001daa:	d123      	bne.n	8001df4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001dac:	69fb      	ldr	r3, [r7, #28]
 8001dae:	08da      	lsrs	r2, r3, #3
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	3208      	adds	r2, #8
 8001db4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001db8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001dba:	69fb      	ldr	r3, [r7, #28]
 8001dbc:	f003 0307 	and.w	r3, r3, #7
 8001dc0:	009b      	lsls	r3, r3, #2
 8001dc2:	220f      	movs	r2, #15
 8001dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc8:	43db      	mvns	r3, r3
 8001dca:	69ba      	ldr	r2, [r7, #24]
 8001dcc:	4013      	ands	r3, r2
 8001dce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	691a      	ldr	r2, [r3, #16]
 8001dd4:	69fb      	ldr	r3, [r7, #28]
 8001dd6:	f003 0307 	and.w	r3, r3, #7
 8001dda:	009b      	lsls	r3, r3, #2
 8001ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8001de0:	69ba      	ldr	r2, [r7, #24]
 8001de2:	4313      	orrs	r3, r2
 8001de4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001de6:	69fb      	ldr	r3, [r7, #28]
 8001de8:	08da      	lsrs	r2, r3, #3
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	3208      	adds	r2, #8
 8001dee:	69b9      	ldr	r1, [r7, #24]
 8001df0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001dfa:	69fb      	ldr	r3, [r7, #28]
 8001dfc:	005b      	lsls	r3, r3, #1
 8001dfe:	2203      	movs	r2, #3
 8001e00:	fa02 f303 	lsl.w	r3, r2, r3
 8001e04:	43db      	mvns	r3, r3
 8001e06:	69ba      	ldr	r2, [r7, #24]
 8001e08:	4013      	ands	r3, r2
 8001e0a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	f003 0203 	and.w	r2, r3, #3
 8001e14:	69fb      	ldr	r3, [r7, #28]
 8001e16:	005b      	lsls	r3, r3, #1
 8001e18:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1c:	69ba      	ldr	r2, [r7, #24]
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	69ba      	ldr	r2, [r7, #24]
 8001e26:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	f000 80b4 	beq.w	8001f9e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e36:	2300      	movs	r3, #0
 8001e38:	60fb      	str	r3, [r7, #12]
 8001e3a:	4b60      	ldr	r3, [pc, #384]	@ (8001fbc <HAL_GPIO_Init+0x30c>)
 8001e3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e3e:	4a5f      	ldr	r2, [pc, #380]	@ (8001fbc <HAL_GPIO_Init+0x30c>)
 8001e40:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e44:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e46:	4b5d      	ldr	r3, [pc, #372]	@ (8001fbc <HAL_GPIO_Init+0x30c>)
 8001e48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e4a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e4e:	60fb      	str	r3, [r7, #12]
 8001e50:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e52:	4a5b      	ldr	r2, [pc, #364]	@ (8001fc0 <HAL_GPIO_Init+0x310>)
 8001e54:	69fb      	ldr	r3, [r7, #28]
 8001e56:	089b      	lsrs	r3, r3, #2
 8001e58:	3302      	adds	r3, #2
 8001e5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001e60:	69fb      	ldr	r3, [r7, #28]
 8001e62:	f003 0303 	and.w	r3, r3, #3
 8001e66:	009b      	lsls	r3, r3, #2
 8001e68:	220f      	movs	r2, #15
 8001e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6e:	43db      	mvns	r3, r3
 8001e70:	69ba      	ldr	r2, [r7, #24]
 8001e72:	4013      	ands	r3, r2
 8001e74:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	4a52      	ldr	r2, [pc, #328]	@ (8001fc4 <HAL_GPIO_Init+0x314>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d02b      	beq.n	8001ed6 <HAL_GPIO_Init+0x226>
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	4a51      	ldr	r2, [pc, #324]	@ (8001fc8 <HAL_GPIO_Init+0x318>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d025      	beq.n	8001ed2 <HAL_GPIO_Init+0x222>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	4a50      	ldr	r2, [pc, #320]	@ (8001fcc <HAL_GPIO_Init+0x31c>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d01f      	beq.n	8001ece <HAL_GPIO_Init+0x21e>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	4a4f      	ldr	r2, [pc, #316]	@ (8001fd0 <HAL_GPIO_Init+0x320>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d019      	beq.n	8001eca <HAL_GPIO_Init+0x21a>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	4a4e      	ldr	r2, [pc, #312]	@ (8001fd4 <HAL_GPIO_Init+0x324>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d013      	beq.n	8001ec6 <HAL_GPIO_Init+0x216>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	4a4d      	ldr	r2, [pc, #308]	@ (8001fd8 <HAL_GPIO_Init+0x328>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d00d      	beq.n	8001ec2 <HAL_GPIO_Init+0x212>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	4a4c      	ldr	r2, [pc, #304]	@ (8001fdc <HAL_GPIO_Init+0x32c>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d007      	beq.n	8001ebe <HAL_GPIO_Init+0x20e>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	4a4b      	ldr	r2, [pc, #300]	@ (8001fe0 <HAL_GPIO_Init+0x330>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d101      	bne.n	8001eba <HAL_GPIO_Init+0x20a>
 8001eb6:	2307      	movs	r3, #7
 8001eb8:	e00e      	b.n	8001ed8 <HAL_GPIO_Init+0x228>
 8001eba:	2308      	movs	r3, #8
 8001ebc:	e00c      	b.n	8001ed8 <HAL_GPIO_Init+0x228>
 8001ebe:	2306      	movs	r3, #6
 8001ec0:	e00a      	b.n	8001ed8 <HAL_GPIO_Init+0x228>
 8001ec2:	2305      	movs	r3, #5
 8001ec4:	e008      	b.n	8001ed8 <HAL_GPIO_Init+0x228>
 8001ec6:	2304      	movs	r3, #4
 8001ec8:	e006      	b.n	8001ed8 <HAL_GPIO_Init+0x228>
 8001eca:	2303      	movs	r3, #3
 8001ecc:	e004      	b.n	8001ed8 <HAL_GPIO_Init+0x228>
 8001ece:	2302      	movs	r3, #2
 8001ed0:	e002      	b.n	8001ed8 <HAL_GPIO_Init+0x228>
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e000      	b.n	8001ed8 <HAL_GPIO_Init+0x228>
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	69fa      	ldr	r2, [r7, #28]
 8001eda:	f002 0203 	and.w	r2, r2, #3
 8001ede:	0092      	lsls	r2, r2, #2
 8001ee0:	4093      	lsls	r3, r2
 8001ee2:	69ba      	ldr	r2, [r7, #24]
 8001ee4:	4313      	orrs	r3, r2
 8001ee6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ee8:	4935      	ldr	r1, [pc, #212]	@ (8001fc0 <HAL_GPIO_Init+0x310>)
 8001eea:	69fb      	ldr	r3, [r7, #28]
 8001eec:	089b      	lsrs	r3, r3, #2
 8001eee:	3302      	adds	r3, #2
 8001ef0:	69ba      	ldr	r2, [r7, #24]
 8001ef2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ef6:	4b3b      	ldr	r3, [pc, #236]	@ (8001fe4 <HAL_GPIO_Init+0x334>)
 8001ef8:	689b      	ldr	r3, [r3, #8]
 8001efa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001efc:	693b      	ldr	r3, [r7, #16]
 8001efe:	43db      	mvns	r3, r3
 8001f00:	69ba      	ldr	r2, [r7, #24]
 8001f02:	4013      	ands	r3, r2
 8001f04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d003      	beq.n	8001f1a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001f12:	69ba      	ldr	r2, [r7, #24]
 8001f14:	693b      	ldr	r3, [r7, #16]
 8001f16:	4313      	orrs	r3, r2
 8001f18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f1a:	4a32      	ldr	r2, [pc, #200]	@ (8001fe4 <HAL_GPIO_Init+0x334>)
 8001f1c:	69bb      	ldr	r3, [r7, #24]
 8001f1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f20:	4b30      	ldr	r3, [pc, #192]	@ (8001fe4 <HAL_GPIO_Init+0x334>)
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f26:	693b      	ldr	r3, [r7, #16]
 8001f28:	43db      	mvns	r3, r3
 8001f2a:	69ba      	ldr	r2, [r7, #24]
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d003      	beq.n	8001f44 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001f3c:	69ba      	ldr	r2, [r7, #24]
 8001f3e:	693b      	ldr	r3, [r7, #16]
 8001f40:	4313      	orrs	r3, r2
 8001f42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f44:	4a27      	ldr	r2, [pc, #156]	@ (8001fe4 <HAL_GPIO_Init+0x334>)
 8001f46:	69bb      	ldr	r3, [r7, #24]
 8001f48:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001f4a:	4b26      	ldr	r3, [pc, #152]	@ (8001fe4 <HAL_GPIO_Init+0x334>)
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f50:	693b      	ldr	r3, [r7, #16]
 8001f52:	43db      	mvns	r3, r3
 8001f54:	69ba      	ldr	r2, [r7, #24]
 8001f56:	4013      	ands	r3, r2
 8001f58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d003      	beq.n	8001f6e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001f66:	69ba      	ldr	r2, [r7, #24]
 8001f68:	693b      	ldr	r3, [r7, #16]
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001f6e:	4a1d      	ldr	r2, [pc, #116]	@ (8001fe4 <HAL_GPIO_Init+0x334>)
 8001f70:	69bb      	ldr	r3, [r7, #24]
 8001f72:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f74:	4b1b      	ldr	r3, [pc, #108]	@ (8001fe4 <HAL_GPIO_Init+0x334>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f7a:	693b      	ldr	r3, [r7, #16]
 8001f7c:	43db      	mvns	r3, r3
 8001f7e:	69ba      	ldr	r2, [r7, #24]
 8001f80:	4013      	ands	r3, r2
 8001f82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d003      	beq.n	8001f98 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001f90:	69ba      	ldr	r2, [r7, #24]
 8001f92:	693b      	ldr	r3, [r7, #16]
 8001f94:	4313      	orrs	r3, r2
 8001f96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001f98:	4a12      	ldr	r2, [pc, #72]	@ (8001fe4 <HAL_GPIO_Init+0x334>)
 8001f9a:	69bb      	ldr	r3, [r7, #24]
 8001f9c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f9e:	69fb      	ldr	r3, [r7, #28]
 8001fa0:	3301      	adds	r3, #1
 8001fa2:	61fb      	str	r3, [r7, #28]
 8001fa4:	69fb      	ldr	r3, [r7, #28]
 8001fa6:	2b0f      	cmp	r3, #15
 8001fa8:	f67f ae90 	bls.w	8001ccc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001fac:	bf00      	nop
 8001fae:	bf00      	nop
 8001fb0:	3724      	adds	r7, #36	@ 0x24
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb8:	4770      	bx	lr
 8001fba:	bf00      	nop
 8001fbc:	40023800 	.word	0x40023800
 8001fc0:	40013800 	.word	0x40013800
 8001fc4:	40020000 	.word	0x40020000
 8001fc8:	40020400 	.word	0x40020400
 8001fcc:	40020800 	.word	0x40020800
 8001fd0:	40020c00 	.word	0x40020c00
 8001fd4:	40021000 	.word	0x40021000
 8001fd8:	40021400 	.word	0x40021400
 8001fdc:	40021800 	.word	0x40021800
 8001fe0:	40021c00 	.word	0x40021c00
 8001fe4:	40013c00 	.word	0x40013c00

08001fe8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b085      	sub	sp, #20
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
 8001ff0:	460b      	mov	r3, r1
 8001ff2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	691a      	ldr	r2, [r3, #16]
 8001ff8:	887b      	ldrh	r3, [r7, #2]
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d002      	beq.n	8002006 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002000:	2301      	movs	r3, #1
 8002002:	73fb      	strb	r3, [r7, #15]
 8002004:	e001      	b.n	800200a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002006:	2300      	movs	r3, #0
 8002008:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800200a:	7bfb      	ldrb	r3, [r7, #15]
}
 800200c:	4618      	mov	r0, r3
 800200e:	3714      	adds	r7, #20
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr

08002018 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002018:	b480      	push	{r7}
 800201a:	b083      	sub	sp, #12
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	460b      	mov	r3, r1
 8002022:	807b      	strh	r3, [r7, #2]
 8002024:	4613      	mov	r3, r2
 8002026:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002028:	787b      	ldrb	r3, [r7, #1]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d003      	beq.n	8002036 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800202e:	887a      	ldrh	r2, [r7, #2]
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002034:	e003      	b.n	800203e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002036:	887b      	ldrh	r3, [r7, #2]
 8002038:	041a      	lsls	r2, r3, #16
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	619a      	str	r2, [r3, #24]
}
 800203e:	bf00      	nop
 8002040:	370c      	adds	r7, #12
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr
	...

0800204c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b086      	sub	sp, #24
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d101      	bne.n	800205e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800205a:	2301      	movs	r3, #1
 800205c:	e267      	b.n	800252e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f003 0301 	and.w	r3, r3, #1
 8002066:	2b00      	cmp	r3, #0
 8002068:	d075      	beq.n	8002156 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800206a:	4b88      	ldr	r3, [pc, #544]	@ (800228c <HAL_RCC_OscConfig+0x240>)
 800206c:	689b      	ldr	r3, [r3, #8]
 800206e:	f003 030c 	and.w	r3, r3, #12
 8002072:	2b04      	cmp	r3, #4
 8002074:	d00c      	beq.n	8002090 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002076:	4b85      	ldr	r3, [pc, #532]	@ (800228c <HAL_RCC_OscConfig+0x240>)
 8002078:	689b      	ldr	r3, [r3, #8]
 800207a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800207e:	2b08      	cmp	r3, #8
 8002080:	d112      	bne.n	80020a8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002082:	4b82      	ldr	r3, [pc, #520]	@ (800228c <HAL_RCC_OscConfig+0x240>)
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800208a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800208e:	d10b      	bne.n	80020a8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002090:	4b7e      	ldr	r3, [pc, #504]	@ (800228c <HAL_RCC_OscConfig+0x240>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002098:	2b00      	cmp	r3, #0
 800209a:	d05b      	beq.n	8002154 <HAL_RCC_OscConfig+0x108>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d157      	bne.n	8002154 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80020a4:	2301      	movs	r3, #1
 80020a6:	e242      	b.n	800252e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80020b0:	d106      	bne.n	80020c0 <HAL_RCC_OscConfig+0x74>
 80020b2:	4b76      	ldr	r3, [pc, #472]	@ (800228c <HAL_RCC_OscConfig+0x240>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4a75      	ldr	r2, [pc, #468]	@ (800228c <HAL_RCC_OscConfig+0x240>)
 80020b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020bc:	6013      	str	r3, [r2, #0]
 80020be:	e01d      	b.n	80020fc <HAL_RCC_OscConfig+0xb0>
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80020c8:	d10c      	bne.n	80020e4 <HAL_RCC_OscConfig+0x98>
 80020ca:	4b70      	ldr	r3, [pc, #448]	@ (800228c <HAL_RCC_OscConfig+0x240>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4a6f      	ldr	r2, [pc, #444]	@ (800228c <HAL_RCC_OscConfig+0x240>)
 80020d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80020d4:	6013      	str	r3, [r2, #0]
 80020d6:	4b6d      	ldr	r3, [pc, #436]	@ (800228c <HAL_RCC_OscConfig+0x240>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4a6c      	ldr	r2, [pc, #432]	@ (800228c <HAL_RCC_OscConfig+0x240>)
 80020dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020e0:	6013      	str	r3, [r2, #0]
 80020e2:	e00b      	b.n	80020fc <HAL_RCC_OscConfig+0xb0>
 80020e4:	4b69      	ldr	r3, [pc, #420]	@ (800228c <HAL_RCC_OscConfig+0x240>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4a68      	ldr	r2, [pc, #416]	@ (800228c <HAL_RCC_OscConfig+0x240>)
 80020ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020ee:	6013      	str	r3, [r2, #0]
 80020f0:	4b66      	ldr	r3, [pc, #408]	@ (800228c <HAL_RCC_OscConfig+0x240>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a65      	ldr	r2, [pc, #404]	@ (800228c <HAL_RCC_OscConfig+0x240>)
 80020f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80020fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d013      	beq.n	800212c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002104:	f7ff fcbe 	bl	8001a84 <HAL_GetTick>
 8002108:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800210a:	e008      	b.n	800211e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800210c:	f7ff fcba 	bl	8001a84 <HAL_GetTick>
 8002110:	4602      	mov	r2, r0
 8002112:	693b      	ldr	r3, [r7, #16]
 8002114:	1ad3      	subs	r3, r2, r3
 8002116:	2b64      	cmp	r3, #100	@ 0x64
 8002118:	d901      	bls.n	800211e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800211a:	2303      	movs	r3, #3
 800211c:	e207      	b.n	800252e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800211e:	4b5b      	ldr	r3, [pc, #364]	@ (800228c <HAL_RCC_OscConfig+0x240>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002126:	2b00      	cmp	r3, #0
 8002128:	d0f0      	beq.n	800210c <HAL_RCC_OscConfig+0xc0>
 800212a:	e014      	b.n	8002156 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800212c:	f7ff fcaa 	bl	8001a84 <HAL_GetTick>
 8002130:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002132:	e008      	b.n	8002146 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002134:	f7ff fca6 	bl	8001a84 <HAL_GetTick>
 8002138:	4602      	mov	r2, r0
 800213a:	693b      	ldr	r3, [r7, #16]
 800213c:	1ad3      	subs	r3, r2, r3
 800213e:	2b64      	cmp	r3, #100	@ 0x64
 8002140:	d901      	bls.n	8002146 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002142:	2303      	movs	r3, #3
 8002144:	e1f3      	b.n	800252e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002146:	4b51      	ldr	r3, [pc, #324]	@ (800228c <HAL_RCC_OscConfig+0x240>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800214e:	2b00      	cmp	r3, #0
 8002150:	d1f0      	bne.n	8002134 <HAL_RCC_OscConfig+0xe8>
 8002152:	e000      	b.n	8002156 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002154:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f003 0302 	and.w	r3, r3, #2
 800215e:	2b00      	cmp	r3, #0
 8002160:	d063      	beq.n	800222a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002162:	4b4a      	ldr	r3, [pc, #296]	@ (800228c <HAL_RCC_OscConfig+0x240>)
 8002164:	689b      	ldr	r3, [r3, #8]
 8002166:	f003 030c 	and.w	r3, r3, #12
 800216a:	2b00      	cmp	r3, #0
 800216c:	d00b      	beq.n	8002186 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800216e:	4b47      	ldr	r3, [pc, #284]	@ (800228c <HAL_RCC_OscConfig+0x240>)
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002176:	2b08      	cmp	r3, #8
 8002178:	d11c      	bne.n	80021b4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800217a:	4b44      	ldr	r3, [pc, #272]	@ (800228c <HAL_RCC_OscConfig+0x240>)
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002182:	2b00      	cmp	r3, #0
 8002184:	d116      	bne.n	80021b4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002186:	4b41      	ldr	r3, [pc, #260]	@ (800228c <HAL_RCC_OscConfig+0x240>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f003 0302 	and.w	r3, r3, #2
 800218e:	2b00      	cmp	r3, #0
 8002190:	d005      	beq.n	800219e <HAL_RCC_OscConfig+0x152>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	68db      	ldr	r3, [r3, #12]
 8002196:	2b01      	cmp	r3, #1
 8002198:	d001      	beq.n	800219e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800219a:	2301      	movs	r3, #1
 800219c:	e1c7      	b.n	800252e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800219e:	4b3b      	ldr	r3, [pc, #236]	@ (800228c <HAL_RCC_OscConfig+0x240>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	691b      	ldr	r3, [r3, #16]
 80021aa:	00db      	lsls	r3, r3, #3
 80021ac:	4937      	ldr	r1, [pc, #220]	@ (800228c <HAL_RCC_OscConfig+0x240>)
 80021ae:	4313      	orrs	r3, r2
 80021b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021b2:	e03a      	b.n	800222a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	68db      	ldr	r3, [r3, #12]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d020      	beq.n	80021fe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021bc:	4b34      	ldr	r3, [pc, #208]	@ (8002290 <HAL_RCC_OscConfig+0x244>)
 80021be:	2201      	movs	r2, #1
 80021c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021c2:	f7ff fc5f 	bl	8001a84 <HAL_GetTick>
 80021c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021c8:	e008      	b.n	80021dc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021ca:	f7ff fc5b 	bl	8001a84 <HAL_GetTick>
 80021ce:	4602      	mov	r2, r0
 80021d0:	693b      	ldr	r3, [r7, #16]
 80021d2:	1ad3      	subs	r3, r2, r3
 80021d4:	2b02      	cmp	r3, #2
 80021d6:	d901      	bls.n	80021dc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80021d8:	2303      	movs	r3, #3
 80021da:	e1a8      	b.n	800252e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021dc:	4b2b      	ldr	r3, [pc, #172]	@ (800228c <HAL_RCC_OscConfig+0x240>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f003 0302 	and.w	r3, r3, #2
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d0f0      	beq.n	80021ca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021e8:	4b28      	ldr	r3, [pc, #160]	@ (800228c <HAL_RCC_OscConfig+0x240>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	691b      	ldr	r3, [r3, #16]
 80021f4:	00db      	lsls	r3, r3, #3
 80021f6:	4925      	ldr	r1, [pc, #148]	@ (800228c <HAL_RCC_OscConfig+0x240>)
 80021f8:	4313      	orrs	r3, r2
 80021fa:	600b      	str	r3, [r1, #0]
 80021fc:	e015      	b.n	800222a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021fe:	4b24      	ldr	r3, [pc, #144]	@ (8002290 <HAL_RCC_OscConfig+0x244>)
 8002200:	2200      	movs	r2, #0
 8002202:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002204:	f7ff fc3e 	bl	8001a84 <HAL_GetTick>
 8002208:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800220a:	e008      	b.n	800221e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800220c:	f7ff fc3a 	bl	8001a84 <HAL_GetTick>
 8002210:	4602      	mov	r2, r0
 8002212:	693b      	ldr	r3, [r7, #16]
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	2b02      	cmp	r3, #2
 8002218:	d901      	bls.n	800221e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800221a:	2303      	movs	r3, #3
 800221c:	e187      	b.n	800252e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800221e:	4b1b      	ldr	r3, [pc, #108]	@ (800228c <HAL_RCC_OscConfig+0x240>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f003 0302 	and.w	r3, r3, #2
 8002226:	2b00      	cmp	r3, #0
 8002228:	d1f0      	bne.n	800220c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f003 0308 	and.w	r3, r3, #8
 8002232:	2b00      	cmp	r3, #0
 8002234:	d036      	beq.n	80022a4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	695b      	ldr	r3, [r3, #20]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d016      	beq.n	800226c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800223e:	4b15      	ldr	r3, [pc, #84]	@ (8002294 <HAL_RCC_OscConfig+0x248>)
 8002240:	2201      	movs	r2, #1
 8002242:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002244:	f7ff fc1e 	bl	8001a84 <HAL_GetTick>
 8002248:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800224a:	e008      	b.n	800225e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800224c:	f7ff fc1a 	bl	8001a84 <HAL_GetTick>
 8002250:	4602      	mov	r2, r0
 8002252:	693b      	ldr	r3, [r7, #16]
 8002254:	1ad3      	subs	r3, r2, r3
 8002256:	2b02      	cmp	r3, #2
 8002258:	d901      	bls.n	800225e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800225a:	2303      	movs	r3, #3
 800225c:	e167      	b.n	800252e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800225e:	4b0b      	ldr	r3, [pc, #44]	@ (800228c <HAL_RCC_OscConfig+0x240>)
 8002260:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002262:	f003 0302 	and.w	r3, r3, #2
 8002266:	2b00      	cmp	r3, #0
 8002268:	d0f0      	beq.n	800224c <HAL_RCC_OscConfig+0x200>
 800226a:	e01b      	b.n	80022a4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800226c:	4b09      	ldr	r3, [pc, #36]	@ (8002294 <HAL_RCC_OscConfig+0x248>)
 800226e:	2200      	movs	r2, #0
 8002270:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002272:	f7ff fc07 	bl	8001a84 <HAL_GetTick>
 8002276:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002278:	e00e      	b.n	8002298 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800227a:	f7ff fc03 	bl	8001a84 <HAL_GetTick>
 800227e:	4602      	mov	r2, r0
 8002280:	693b      	ldr	r3, [r7, #16]
 8002282:	1ad3      	subs	r3, r2, r3
 8002284:	2b02      	cmp	r3, #2
 8002286:	d907      	bls.n	8002298 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002288:	2303      	movs	r3, #3
 800228a:	e150      	b.n	800252e <HAL_RCC_OscConfig+0x4e2>
 800228c:	40023800 	.word	0x40023800
 8002290:	42470000 	.word	0x42470000
 8002294:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002298:	4b88      	ldr	r3, [pc, #544]	@ (80024bc <HAL_RCC_OscConfig+0x470>)
 800229a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800229c:	f003 0302 	and.w	r3, r3, #2
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d1ea      	bne.n	800227a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f003 0304 	and.w	r3, r3, #4
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	f000 8097 	beq.w	80023e0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022b2:	2300      	movs	r3, #0
 80022b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022b6:	4b81      	ldr	r3, [pc, #516]	@ (80024bc <HAL_RCC_OscConfig+0x470>)
 80022b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d10f      	bne.n	80022e2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022c2:	2300      	movs	r3, #0
 80022c4:	60bb      	str	r3, [r7, #8]
 80022c6:	4b7d      	ldr	r3, [pc, #500]	@ (80024bc <HAL_RCC_OscConfig+0x470>)
 80022c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ca:	4a7c      	ldr	r2, [pc, #496]	@ (80024bc <HAL_RCC_OscConfig+0x470>)
 80022cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80022d2:	4b7a      	ldr	r3, [pc, #488]	@ (80024bc <HAL_RCC_OscConfig+0x470>)
 80022d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022da:	60bb      	str	r3, [r7, #8]
 80022dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022de:	2301      	movs	r3, #1
 80022e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022e2:	4b77      	ldr	r3, [pc, #476]	@ (80024c0 <HAL_RCC_OscConfig+0x474>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d118      	bne.n	8002320 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022ee:	4b74      	ldr	r3, [pc, #464]	@ (80024c0 <HAL_RCC_OscConfig+0x474>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a73      	ldr	r2, [pc, #460]	@ (80024c0 <HAL_RCC_OscConfig+0x474>)
 80022f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022fa:	f7ff fbc3 	bl	8001a84 <HAL_GetTick>
 80022fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002300:	e008      	b.n	8002314 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002302:	f7ff fbbf 	bl	8001a84 <HAL_GetTick>
 8002306:	4602      	mov	r2, r0
 8002308:	693b      	ldr	r3, [r7, #16]
 800230a:	1ad3      	subs	r3, r2, r3
 800230c:	2b02      	cmp	r3, #2
 800230e:	d901      	bls.n	8002314 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002310:	2303      	movs	r3, #3
 8002312:	e10c      	b.n	800252e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002314:	4b6a      	ldr	r3, [pc, #424]	@ (80024c0 <HAL_RCC_OscConfig+0x474>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800231c:	2b00      	cmp	r3, #0
 800231e:	d0f0      	beq.n	8002302 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	689b      	ldr	r3, [r3, #8]
 8002324:	2b01      	cmp	r3, #1
 8002326:	d106      	bne.n	8002336 <HAL_RCC_OscConfig+0x2ea>
 8002328:	4b64      	ldr	r3, [pc, #400]	@ (80024bc <HAL_RCC_OscConfig+0x470>)
 800232a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800232c:	4a63      	ldr	r2, [pc, #396]	@ (80024bc <HAL_RCC_OscConfig+0x470>)
 800232e:	f043 0301 	orr.w	r3, r3, #1
 8002332:	6713      	str	r3, [r2, #112]	@ 0x70
 8002334:	e01c      	b.n	8002370 <HAL_RCC_OscConfig+0x324>
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	689b      	ldr	r3, [r3, #8]
 800233a:	2b05      	cmp	r3, #5
 800233c:	d10c      	bne.n	8002358 <HAL_RCC_OscConfig+0x30c>
 800233e:	4b5f      	ldr	r3, [pc, #380]	@ (80024bc <HAL_RCC_OscConfig+0x470>)
 8002340:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002342:	4a5e      	ldr	r2, [pc, #376]	@ (80024bc <HAL_RCC_OscConfig+0x470>)
 8002344:	f043 0304 	orr.w	r3, r3, #4
 8002348:	6713      	str	r3, [r2, #112]	@ 0x70
 800234a:	4b5c      	ldr	r3, [pc, #368]	@ (80024bc <HAL_RCC_OscConfig+0x470>)
 800234c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800234e:	4a5b      	ldr	r2, [pc, #364]	@ (80024bc <HAL_RCC_OscConfig+0x470>)
 8002350:	f043 0301 	orr.w	r3, r3, #1
 8002354:	6713      	str	r3, [r2, #112]	@ 0x70
 8002356:	e00b      	b.n	8002370 <HAL_RCC_OscConfig+0x324>
 8002358:	4b58      	ldr	r3, [pc, #352]	@ (80024bc <HAL_RCC_OscConfig+0x470>)
 800235a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800235c:	4a57      	ldr	r2, [pc, #348]	@ (80024bc <HAL_RCC_OscConfig+0x470>)
 800235e:	f023 0301 	bic.w	r3, r3, #1
 8002362:	6713      	str	r3, [r2, #112]	@ 0x70
 8002364:	4b55      	ldr	r3, [pc, #340]	@ (80024bc <HAL_RCC_OscConfig+0x470>)
 8002366:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002368:	4a54      	ldr	r2, [pc, #336]	@ (80024bc <HAL_RCC_OscConfig+0x470>)
 800236a:	f023 0304 	bic.w	r3, r3, #4
 800236e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	689b      	ldr	r3, [r3, #8]
 8002374:	2b00      	cmp	r3, #0
 8002376:	d015      	beq.n	80023a4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002378:	f7ff fb84 	bl	8001a84 <HAL_GetTick>
 800237c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800237e:	e00a      	b.n	8002396 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002380:	f7ff fb80 	bl	8001a84 <HAL_GetTick>
 8002384:	4602      	mov	r2, r0
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800238e:	4293      	cmp	r3, r2
 8002390:	d901      	bls.n	8002396 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002392:	2303      	movs	r3, #3
 8002394:	e0cb      	b.n	800252e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002396:	4b49      	ldr	r3, [pc, #292]	@ (80024bc <HAL_RCC_OscConfig+0x470>)
 8002398:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800239a:	f003 0302 	and.w	r3, r3, #2
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d0ee      	beq.n	8002380 <HAL_RCC_OscConfig+0x334>
 80023a2:	e014      	b.n	80023ce <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023a4:	f7ff fb6e 	bl	8001a84 <HAL_GetTick>
 80023a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023aa:	e00a      	b.n	80023c2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023ac:	f7ff fb6a 	bl	8001a84 <HAL_GetTick>
 80023b0:	4602      	mov	r2, r0
 80023b2:	693b      	ldr	r3, [r7, #16]
 80023b4:	1ad3      	subs	r3, r2, r3
 80023b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d901      	bls.n	80023c2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80023be:	2303      	movs	r3, #3
 80023c0:	e0b5      	b.n	800252e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023c2:	4b3e      	ldr	r3, [pc, #248]	@ (80024bc <HAL_RCC_OscConfig+0x470>)
 80023c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023c6:	f003 0302 	and.w	r3, r3, #2
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d1ee      	bne.n	80023ac <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80023ce:	7dfb      	ldrb	r3, [r7, #23]
 80023d0:	2b01      	cmp	r3, #1
 80023d2:	d105      	bne.n	80023e0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023d4:	4b39      	ldr	r3, [pc, #228]	@ (80024bc <HAL_RCC_OscConfig+0x470>)
 80023d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023d8:	4a38      	ldr	r2, [pc, #224]	@ (80024bc <HAL_RCC_OscConfig+0x470>)
 80023da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80023de:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	699b      	ldr	r3, [r3, #24]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	f000 80a1 	beq.w	800252c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80023ea:	4b34      	ldr	r3, [pc, #208]	@ (80024bc <HAL_RCC_OscConfig+0x470>)
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	f003 030c 	and.w	r3, r3, #12
 80023f2:	2b08      	cmp	r3, #8
 80023f4:	d05c      	beq.n	80024b0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	699b      	ldr	r3, [r3, #24]
 80023fa:	2b02      	cmp	r3, #2
 80023fc:	d141      	bne.n	8002482 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023fe:	4b31      	ldr	r3, [pc, #196]	@ (80024c4 <HAL_RCC_OscConfig+0x478>)
 8002400:	2200      	movs	r2, #0
 8002402:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002404:	f7ff fb3e 	bl	8001a84 <HAL_GetTick>
 8002408:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800240a:	e008      	b.n	800241e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800240c:	f7ff fb3a 	bl	8001a84 <HAL_GetTick>
 8002410:	4602      	mov	r2, r0
 8002412:	693b      	ldr	r3, [r7, #16]
 8002414:	1ad3      	subs	r3, r2, r3
 8002416:	2b02      	cmp	r3, #2
 8002418:	d901      	bls.n	800241e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800241a:	2303      	movs	r3, #3
 800241c:	e087      	b.n	800252e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800241e:	4b27      	ldr	r3, [pc, #156]	@ (80024bc <HAL_RCC_OscConfig+0x470>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002426:	2b00      	cmp	r3, #0
 8002428:	d1f0      	bne.n	800240c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	69da      	ldr	r2, [r3, #28]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6a1b      	ldr	r3, [r3, #32]
 8002432:	431a      	orrs	r2, r3
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002438:	019b      	lsls	r3, r3, #6
 800243a:	431a      	orrs	r2, r3
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002440:	085b      	lsrs	r3, r3, #1
 8002442:	3b01      	subs	r3, #1
 8002444:	041b      	lsls	r3, r3, #16
 8002446:	431a      	orrs	r2, r3
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800244c:	061b      	lsls	r3, r3, #24
 800244e:	491b      	ldr	r1, [pc, #108]	@ (80024bc <HAL_RCC_OscConfig+0x470>)
 8002450:	4313      	orrs	r3, r2
 8002452:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002454:	4b1b      	ldr	r3, [pc, #108]	@ (80024c4 <HAL_RCC_OscConfig+0x478>)
 8002456:	2201      	movs	r2, #1
 8002458:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800245a:	f7ff fb13 	bl	8001a84 <HAL_GetTick>
 800245e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002460:	e008      	b.n	8002474 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002462:	f7ff fb0f 	bl	8001a84 <HAL_GetTick>
 8002466:	4602      	mov	r2, r0
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	1ad3      	subs	r3, r2, r3
 800246c:	2b02      	cmp	r3, #2
 800246e:	d901      	bls.n	8002474 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002470:	2303      	movs	r3, #3
 8002472:	e05c      	b.n	800252e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002474:	4b11      	ldr	r3, [pc, #68]	@ (80024bc <HAL_RCC_OscConfig+0x470>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800247c:	2b00      	cmp	r3, #0
 800247e:	d0f0      	beq.n	8002462 <HAL_RCC_OscConfig+0x416>
 8002480:	e054      	b.n	800252c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002482:	4b10      	ldr	r3, [pc, #64]	@ (80024c4 <HAL_RCC_OscConfig+0x478>)
 8002484:	2200      	movs	r2, #0
 8002486:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002488:	f7ff fafc 	bl	8001a84 <HAL_GetTick>
 800248c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800248e:	e008      	b.n	80024a2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002490:	f7ff faf8 	bl	8001a84 <HAL_GetTick>
 8002494:	4602      	mov	r2, r0
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	1ad3      	subs	r3, r2, r3
 800249a:	2b02      	cmp	r3, #2
 800249c:	d901      	bls.n	80024a2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800249e:	2303      	movs	r3, #3
 80024a0:	e045      	b.n	800252e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024a2:	4b06      	ldr	r3, [pc, #24]	@ (80024bc <HAL_RCC_OscConfig+0x470>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d1f0      	bne.n	8002490 <HAL_RCC_OscConfig+0x444>
 80024ae:	e03d      	b.n	800252c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	699b      	ldr	r3, [r3, #24]
 80024b4:	2b01      	cmp	r3, #1
 80024b6:	d107      	bne.n	80024c8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80024b8:	2301      	movs	r3, #1
 80024ba:	e038      	b.n	800252e <HAL_RCC_OscConfig+0x4e2>
 80024bc:	40023800 	.word	0x40023800
 80024c0:	40007000 	.word	0x40007000
 80024c4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80024c8:	4b1b      	ldr	r3, [pc, #108]	@ (8002538 <HAL_RCC_OscConfig+0x4ec>)
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	699b      	ldr	r3, [r3, #24]
 80024d2:	2b01      	cmp	r3, #1
 80024d4:	d028      	beq.n	8002528 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80024e0:	429a      	cmp	r2, r3
 80024e2:	d121      	bne.n	8002528 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024ee:	429a      	cmp	r2, r3
 80024f0:	d11a      	bne.n	8002528 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80024f2:	68fa      	ldr	r2, [r7, #12]
 80024f4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80024f8:	4013      	ands	r3, r2
 80024fa:	687a      	ldr	r2, [r7, #4]
 80024fc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80024fe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002500:	4293      	cmp	r3, r2
 8002502:	d111      	bne.n	8002528 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800250e:	085b      	lsrs	r3, r3, #1
 8002510:	3b01      	subs	r3, #1
 8002512:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002514:	429a      	cmp	r2, r3
 8002516:	d107      	bne.n	8002528 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002522:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002524:	429a      	cmp	r2, r3
 8002526:	d001      	beq.n	800252c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	e000      	b.n	800252e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800252c:	2300      	movs	r3, #0
}
 800252e:	4618      	mov	r0, r3
 8002530:	3718      	adds	r7, #24
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	40023800 	.word	0x40023800

0800253c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b084      	sub	sp, #16
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
 8002544:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d101      	bne.n	8002550 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800254c:	2301      	movs	r3, #1
 800254e:	e0cc      	b.n	80026ea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002550:	4b68      	ldr	r3, [pc, #416]	@ (80026f4 <HAL_RCC_ClockConfig+0x1b8>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f003 0307 	and.w	r3, r3, #7
 8002558:	683a      	ldr	r2, [r7, #0]
 800255a:	429a      	cmp	r2, r3
 800255c:	d90c      	bls.n	8002578 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800255e:	4b65      	ldr	r3, [pc, #404]	@ (80026f4 <HAL_RCC_ClockConfig+0x1b8>)
 8002560:	683a      	ldr	r2, [r7, #0]
 8002562:	b2d2      	uxtb	r2, r2
 8002564:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002566:	4b63      	ldr	r3, [pc, #396]	@ (80026f4 <HAL_RCC_ClockConfig+0x1b8>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f003 0307 	and.w	r3, r3, #7
 800256e:	683a      	ldr	r2, [r7, #0]
 8002570:	429a      	cmp	r2, r3
 8002572:	d001      	beq.n	8002578 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002574:	2301      	movs	r3, #1
 8002576:	e0b8      	b.n	80026ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f003 0302 	and.w	r3, r3, #2
 8002580:	2b00      	cmp	r3, #0
 8002582:	d020      	beq.n	80025c6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f003 0304 	and.w	r3, r3, #4
 800258c:	2b00      	cmp	r3, #0
 800258e:	d005      	beq.n	800259c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002590:	4b59      	ldr	r3, [pc, #356]	@ (80026f8 <HAL_RCC_ClockConfig+0x1bc>)
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	4a58      	ldr	r2, [pc, #352]	@ (80026f8 <HAL_RCC_ClockConfig+0x1bc>)
 8002596:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800259a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f003 0308 	and.w	r3, r3, #8
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d005      	beq.n	80025b4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80025a8:	4b53      	ldr	r3, [pc, #332]	@ (80026f8 <HAL_RCC_ClockConfig+0x1bc>)
 80025aa:	689b      	ldr	r3, [r3, #8]
 80025ac:	4a52      	ldr	r2, [pc, #328]	@ (80026f8 <HAL_RCC_ClockConfig+0x1bc>)
 80025ae:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80025b2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025b4:	4b50      	ldr	r3, [pc, #320]	@ (80026f8 <HAL_RCC_ClockConfig+0x1bc>)
 80025b6:	689b      	ldr	r3, [r3, #8]
 80025b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	689b      	ldr	r3, [r3, #8]
 80025c0:	494d      	ldr	r1, [pc, #308]	@ (80026f8 <HAL_RCC_ClockConfig+0x1bc>)
 80025c2:	4313      	orrs	r3, r2
 80025c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f003 0301 	and.w	r3, r3, #1
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d044      	beq.n	800265c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	2b01      	cmp	r3, #1
 80025d8:	d107      	bne.n	80025ea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025da:	4b47      	ldr	r3, [pc, #284]	@ (80026f8 <HAL_RCC_ClockConfig+0x1bc>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d119      	bne.n	800261a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	e07f      	b.n	80026ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	2b02      	cmp	r3, #2
 80025f0:	d003      	beq.n	80025fa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80025f6:	2b03      	cmp	r3, #3
 80025f8:	d107      	bne.n	800260a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025fa:	4b3f      	ldr	r3, [pc, #252]	@ (80026f8 <HAL_RCC_ClockConfig+0x1bc>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002602:	2b00      	cmp	r3, #0
 8002604:	d109      	bne.n	800261a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	e06f      	b.n	80026ea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800260a:	4b3b      	ldr	r3, [pc, #236]	@ (80026f8 <HAL_RCC_ClockConfig+0x1bc>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f003 0302 	and.w	r3, r3, #2
 8002612:	2b00      	cmp	r3, #0
 8002614:	d101      	bne.n	800261a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002616:	2301      	movs	r3, #1
 8002618:	e067      	b.n	80026ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800261a:	4b37      	ldr	r3, [pc, #220]	@ (80026f8 <HAL_RCC_ClockConfig+0x1bc>)
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	f023 0203 	bic.w	r2, r3, #3
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	4934      	ldr	r1, [pc, #208]	@ (80026f8 <HAL_RCC_ClockConfig+0x1bc>)
 8002628:	4313      	orrs	r3, r2
 800262a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800262c:	f7ff fa2a 	bl	8001a84 <HAL_GetTick>
 8002630:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002632:	e00a      	b.n	800264a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002634:	f7ff fa26 	bl	8001a84 <HAL_GetTick>
 8002638:	4602      	mov	r2, r0
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	1ad3      	subs	r3, r2, r3
 800263e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002642:	4293      	cmp	r3, r2
 8002644:	d901      	bls.n	800264a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002646:	2303      	movs	r3, #3
 8002648:	e04f      	b.n	80026ea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800264a:	4b2b      	ldr	r3, [pc, #172]	@ (80026f8 <HAL_RCC_ClockConfig+0x1bc>)
 800264c:	689b      	ldr	r3, [r3, #8]
 800264e:	f003 020c 	and.w	r2, r3, #12
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	009b      	lsls	r3, r3, #2
 8002658:	429a      	cmp	r2, r3
 800265a:	d1eb      	bne.n	8002634 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800265c:	4b25      	ldr	r3, [pc, #148]	@ (80026f4 <HAL_RCC_ClockConfig+0x1b8>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f003 0307 	and.w	r3, r3, #7
 8002664:	683a      	ldr	r2, [r7, #0]
 8002666:	429a      	cmp	r2, r3
 8002668:	d20c      	bcs.n	8002684 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800266a:	4b22      	ldr	r3, [pc, #136]	@ (80026f4 <HAL_RCC_ClockConfig+0x1b8>)
 800266c:	683a      	ldr	r2, [r7, #0]
 800266e:	b2d2      	uxtb	r2, r2
 8002670:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002672:	4b20      	ldr	r3, [pc, #128]	@ (80026f4 <HAL_RCC_ClockConfig+0x1b8>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f003 0307 	and.w	r3, r3, #7
 800267a:	683a      	ldr	r2, [r7, #0]
 800267c:	429a      	cmp	r2, r3
 800267e:	d001      	beq.n	8002684 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002680:	2301      	movs	r3, #1
 8002682:	e032      	b.n	80026ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f003 0304 	and.w	r3, r3, #4
 800268c:	2b00      	cmp	r3, #0
 800268e:	d008      	beq.n	80026a2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002690:	4b19      	ldr	r3, [pc, #100]	@ (80026f8 <HAL_RCC_ClockConfig+0x1bc>)
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	68db      	ldr	r3, [r3, #12]
 800269c:	4916      	ldr	r1, [pc, #88]	@ (80026f8 <HAL_RCC_ClockConfig+0x1bc>)
 800269e:	4313      	orrs	r3, r2
 80026a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f003 0308 	and.w	r3, r3, #8
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d009      	beq.n	80026c2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80026ae:	4b12      	ldr	r3, [pc, #72]	@ (80026f8 <HAL_RCC_ClockConfig+0x1bc>)
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	691b      	ldr	r3, [r3, #16]
 80026ba:	00db      	lsls	r3, r3, #3
 80026bc:	490e      	ldr	r1, [pc, #56]	@ (80026f8 <HAL_RCC_ClockConfig+0x1bc>)
 80026be:	4313      	orrs	r3, r2
 80026c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80026c2:	f000 f821 	bl	8002708 <HAL_RCC_GetSysClockFreq>
 80026c6:	4602      	mov	r2, r0
 80026c8:	4b0b      	ldr	r3, [pc, #44]	@ (80026f8 <HAL_RCC_ClockConfig+0x1bc>)
 80026ca:	689b      	ldr	r3, [r3, #8]
 80026cc:	091b      	lsrs	r3, r3, #4
 80026ce:	f003 030f 	and.w	r3, r3, #15
 80026d2:	490a      	ldr	r1, [pc, #40]	@ (80026fc <HAL_RCC_ClockConfig+0x1c0>)
 80026d4:	5ccb      	ldrb	r3, [r1, r3]
 80026d6:	fa22 f303 	lsr.w	r3, r2, r3
 80026da:	4a09      	ldr	r2, [pc, #36]	@ (8002700 <HAL_RCC_ClockConfig+0x1c4>)
 80026dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80026de:	4b09      	ldr	r3, [pc, #36]	@ (8002704 <HAL_RCC_ClockConfig+0x1c8>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4618      	mov	r0, r3
 80026e4:	f7ff f98a 	bl	80019fc <HAL_InitTick>

  return HAL_OK;
 80026e8:	2300      	movs	r3, #0
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	3710      	adds	r7, #16
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}
 80026f2:	bf00      	nop
 80026f4:	40023c00 	.word	0x40023c00
 80026f8:	40023800 	.word	0x40023800
 80026fc:	0800509c 	.word	0x0800509c
 8002700:	20000000 	.word	0x20000000
 8002704:	20000004 	.word	0x20000004

08002708 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002708:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800270c:	b094      	sub	sp, #80	@ 0x50
 800270e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002710:	2300      	movs	r3, #0
 8002712:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002714:	2300      	movs	r3, #0
 8002716:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002718:	2300      	movs	r3, #0
 800271a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800271c:	2300      	movs	r3, #0
 800271e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002720:	4b79      	ldr	r3, [pc, #484]	@ (8002908 <HAL_RCC_GetSysClockFreq+0x200>)
 8002722:	689b      	ldr	r3, [r3, #8]
 8002724:	f003 030c 	and.w	r3, r3, #12
 8002728:	2b08      	cmp	r3, #8
 800272a:	d00d      	beq.n	8002748 <HAL_RCC_GetSysClockFreq+0x40>
 800272c:	2b08      	cmp	r3, #8
 800272e:	f200 80e1 	bhi.w	80028f4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002732:	2b00      	cmp	r3, #0
 8002734:	d002      	beq.n	800273c <HAL_RCC_GetSysClockFreq+0x34>
 8002736:	2b04      	cmp	r3, #4
 8002738:	d003      	beq.n	8002742 <HAL_RCC_GetSysClockFreq+0x3a>
 800273a:	e0db      	b.n	80028f4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800273c:	4b73      	ldr	r3, [pc, #460]	@ (800290c <HAL_RCC_GetSysClockFreq+0x204>)
 800273e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002740:	e0db      	b.n	80028fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002742:	4b73      	ldr	r3, [pc, #460]	@ (8002910 <HAL_RCC_GetSysClockFreq+0x208>)
 8002744:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002746:	e0d8      	b.n	80028fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002748:	4b6f      	ldr	r3, [pc, #444]	@ (8002908 <HAL_RCC_GetSysClockFreq+0x200>)
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002750:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002752:	4b6d      	ldr	r3, [pc, #436]	@ (8002908 <HAL_RCC_GetSysClockFreq+0x200>)
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800275a:	2b00      	cmp	r3, #0
 800275c:	d063      	beq.n	8002826 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800275e:	4b6a      	ldr	r3, [pc, #424]	@ (8002908 <HAL_RCC_GetSysClockFreq+0x200>)
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	099b      	lsrs	r3, r3, #6
 8002764:	2200      	movs	r2, #0
 8002766:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002768:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800276a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800276c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002770:	633b      	str	r3, [r7, #48]	@ 0x30
 8002772:	2300      	movs	r3, #0
 8002774:	637b      	str	r3, [r7, #52]	@ 0x34
 8002776:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800277a:	4622      	mov	r2, r4
 800277c:	462b      	mov	r3, r5
 800277e:	f04f 0000 	mov.w	r0, #0
 8002782:	f04f 0100 	mov.w	r1, #0
 8002786:	0159      	lsls	r1, r3, #5
 8002788:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800278c:	0150      	lsls	r0, r2, #5
 800278e:	4602      	mov	r2, r0
 8002790:	460b      	mov	r3, r1
 8002792:	4621      	mov	r1, r4
 8002794:	1a51      	subs	r1, r2, r1
 8002796:	6139      	str	r1, [r7, #16]
 8002798:	4629      	mov	r1, r5
 800279a:	eb63 0301 	sbc.w	r3, r3, r1
 800279e:	617b      	str	r3, [r7, #20]
 80027a0:	f04f 0200 	mov.w	r2, #0
 80027a4:	f04f 0300 	mov.w	r3, #0
 80027a8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80027ac:	4659      	mov	r1, fp
 80027ae:	018b      	lsls	r3, r1, #6
 80027b0:	4651      	mov	r1, sl
 80027b2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80027b6:	4651      	mov	r1, sl
 80027b8:	018a      	lsls	r2, r1, #6
 80027ba:	4651      	mov	r1, sl
 80027bc:	ebb2 0801 	subs.w	r8, r2, r1
 80027c0:	4659      	mov	r1, fp
 80027c2:	eb63 0901 	sbc.w	r9, r3, r1
 80027c6:	f04f 0200 	mov.w	r2, #0
 80027ca:	f04f 0300 	mov.w	r3, #0
 80027ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80027d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80027d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80027da:	4690      	mov	r8, r2
 80027dc:	4699      	mov	r9, r3
 80027de:	4623      	mov	r3, r4
 80027e0:	eb18 0303 	adds.w	r3, r8, r3
 80027e4:	60bb      	str	r3, [r7, #8]
 80027e6:	462b      	mov	r3, r5
 80027e8:	eb49 0303 	adc.w	r3, r9, r3
 80027ec:	60fb      	str	r3, [r7, #12]
 80027ee:	f04f 0200 	mov.w	r2, #0
 80027f2:	f04f 0300 	mov.w	r3, #0
 80027f6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80027fa:	4629      	mov	r1, r5
 80027fc:	024b      	lsls	r3, r1, #9
 80027fe:	4621      	mov	r1, r4
 8002800:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002804:	4621      	mov	r1, r4
 8002806:	024a      	lsls	r2, r1, #9
 8002808:	4610      	mov	r0, r2
 800280a:	4619      	mov	r1, r3
 800280c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800280e:	2200      	movs	r2, #0
 8002810:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002812:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002814:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002818:	f7fd fd2a 	bl	8000270 <__aeabi_uldivmod>
 800281c:	4602      	mov	r2, r0
 800281e:	460b      	mov	r3, r1
 8002820:	4613      	mov	r3, r2
 8002822:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002824:	e058      	b.n	80028d8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002826:	4b38      	ldr	r3, [pc, #224]	@ (8002908 <HAL_RCC_GetSysClockFreq+0x200>)
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	099b      	lsrs	r3, r3, #6
 800282c:	2200      	movs	r2, #0
 800282e:	4618      	mov	r0, r3
 8002830:	4611      	mov	r1, r2
 8002832:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002836:	623b      	str	r3, [r7, #32]
 8002838:	2300      	movs	r3, #0
 800283a:	627b      	str	r3, [r7, #36]	@ 0x24
 800283c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002840:	4642      	mov	r2, r8
 8002842:	464b      	mov	r3, r9
 8002844:	f04f 0000 	mov.w	r0, #0
 8002848:	f04f 0100 	mov.w	r1, #0
 800284c:	0159      	lsls	r1, r3, #5
 800284e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002852:	0150      	lsls	r0, r2, #5
 8002854:	4602      	mov	r2, r0
 8002856:	460b      	mov	r3, r1
 8002858:	4641      	mov	r1, r8
 800285a:	ebb2 0a01 	subs.w	sl, r2, r1
 800285e:	4649      	mov	r1, r9
 8002860:	eb63 0b01 	sbc.w	fp, r3, r1
 8002864:	f04f 0200 	mov.w	r2, #0
 8002868:	f04f 0300 	mov.w	r3, #0
 800286c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002870:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002874:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002878:	ebb2 040a 	subs.w	r4, r2, sl
 800287c:	eb63 050b 	sbc.w	r5, r3, fp
 8002880:	f04f 0200 	mov.w	r2, #0
 8002884:	f04f 0300 	mov.w	r3, #0
 8002888:	00eb      	lsls	r3, r5, #3
 800288a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800288e:	00e2      	lsls	r2, r4, #3
 8002890:	4614      	mov	r4, r2
 8002892:	461d      	mov	r5, r3
 8002894:	4643      	mov	r3, r8
 8002896:	18e3      	adds	r3, r4, r3
 8002898:	603b      	str	r3, [r7, #0]
 800289a:	464b      	mov	r3, r9
 800289c:	eb45 0303 	adc.w	r3, r5, r3
 80028a0:	607b      	str	r3, [r7, #4]
 80028a2:	f04f 0200 	mov.w	r2, #0
 80028a6:	f04f 0300 	mov.w	r3, #0
 80028aa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80028ae:	4629      	mov	r1, r5
 80028b0:	028b      	lsls	r3, r1, #10
 80028b2:	4621      	mov	r1, r4
 80028b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80028b8:	4621      	mov	r1, r4
 80028ba:	028a      	lsls	r2, r1, #10
 80028bc:	4610      	mov	r0, r2
 80028be:	4619      	mov	r1, r3
 80028c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80028c2:	2200      	movs	r2, #0
 80028c4:	61bb      	str	r3, [r7, #24]
 80028c6:	61fa      	str	r2, [r7, #28]
 80028c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80028cc:	f7fd fcd0 	bl	8000270 <__aeabi_uldivmod>
 80028d0:	4602      	mov	r2, r0
 80028d2:	460b      	mov	r3, r1
 80028d4:	4613      	mov	r3, r2
 80028d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80028d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002908 <HAL_RCC_GetSysClockFreq+0x200>)
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	0c1b      	lsrs	r3, r3, #16
 80028de:	f003 0303 	and.w	r3, r3, #3
 80028e2:	3301      	adds	r3, #1
 80028e4:	005b      	lsls	r3, r3, #1
 80028e6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80028e8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80028ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80028ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80028f0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80028f2:	e002      	b.n	80028fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80028f4:	4b05      	ldr	r3, [pc, #20]	@ (800290c <HAL_RCC_GetSysClockFreq+0x204>)
 80028f6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80028f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80028fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	3750      	adds	r7, #80	@ 0x50
 8002900:	46bd      	mov	sp, r7
 8002902:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002906:	bf00      	nop
 8002908:	40023800 	.word	0x40023800
 800290c:	00f42400 	.word	0x00f42400
 8002910:	007a1200 	.word	0x007a1200

08002914 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002914:	b480      	push	{r7}
 8002916:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002918:	4b03      	ldr	r3, [pc, #12]	@ (8002928 <HAL_RCC_GetHCLKFreq+0x14>)
 800291a:	681b      	ldr	r3, [r3, #0]
}
 800291c:	4618      	mov	r0, r3
 800291e:	46bd      	mov	sp, r7
 8002920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002924:	4770      	bx	lr
 8002926:	bf00      	nop
 8002928:	20000000 	.word	0x20000000

0800292c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002930:	f7ff fff0 	bl	8002914 <HAL_RCC_GetHCLKFreq>
 8002934:	4602      	mov	r2, r0
 8002936:	4b05      	ldr	r3, [pc, #20]	@ (800294c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002938:	689b      	ldr	r3, [r3, #8]
 800293a:	0a9b      	lsrs	r3, r3, #10
 800293c:	f003 0307 	and.w	r3, r3, #7
 8002940:	4903      	ldr	r1, [pc, #12]	@ (8002950 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002942:	5ccb      	ldrb	r3, [r1, r3]
 8002944:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002948:	4618      	mov	r0, r3
 800294a:	bd80      	pop	{r7, pc}
 800294c:	40023800 	.word	0x40023800
 8002950:	080050ac 	.word	0x080050ac

08002954 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002958:	f7ff ffdc 	bl	8002914 <HAL_RCC_GetHCLKFreq>
 800295c:	4602      	mov	r2, r0
 800295e:	4b05      	ldr	r3, [pc, #20]	@ (8002974 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002960:	689b      	ldr	r3, [r3, #8]
 8002962:	0b5b      	lsrs	r3, r3, #13
 8002964:	f003 0307 	and.w	r3, r3, #7
 8002968:	4903      	ldr	r1, [pc, #12]	@ (8002978 <HAL_RCC_GetPCLK2Freq+0x24>)
 800296a:	5ccb      	ldrb	r3, [r1, r3]
 800296c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002970:	4618      	mov	r0, r3
 8002972:	bd80      	pop	{r7, pc}
 8002974:	40023800 	.word	0x40023800
 8002978:	080050ac 	.word	0x080050ac

0800297c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d101      	bne.n	800298e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	e07b      	b.n	8002a86 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002992:	2b00      	cmp	r3, #0
 8002994:	d108      	bne.n	80029a8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800299e:	d009      	beq.n	80029b4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2200      	movs	r2, #0
 80029a4:	61da      	str	r2, [r3, #28]
 80029a6:	e005      	b.n	80029b4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2200      	movs	r2, #0
 80029ac:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2200      	movs	r2, #0
 80029b2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2200      	movs	r2, #0
 80029b8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d106      	bne.n	80029d4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2200      	movs	r2, #0
 80029ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f7fe fdda 	bl	8001588 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2202      	movs	r2, #2
 80029d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80029ea:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	689b      	ldr	r3, [r3, #8]
 80029f8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80029fc:	431a      	orrs	r2, r3
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	68db      	ldr	r3, [r3, #12]
 8002a02:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a06:	431a      	orrs	r2, r3
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	691b      	ldr	r3, [r3, #16]
 8002a0c:	f003 0302 	and.w	r3, r3, #2
 8002a10:	431a      	orrs	r2, r3
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	695b      	ldr	r3, [r3, #20]
 8002a16:	f003 0301 	and.w	r3, r3, #1
 8002a1a:	431a      	orrs	r2, r3
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	699b      	ldr	r3, [r3, #24]
 8002a20:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a24:	431a      	orrs	r2, r3
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	69db      	ldr	r3, [r3, #28]
 8002a2a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002a2e:	431a      	orrs	r2, r3
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6a1b      	ldr	r3, [r3, #32]
 8002a34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a38:	ea42 0103 	orr.w	r1, r2, r3
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a40:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	430a      	orrs	r2, r1
 8002a4a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	699b      	ldr	r3, [r3, #24]
 8002a50:	0c1b      	lsrs	r3, r3, #16
 8002a52:	f003 0104 	and.w	r1, r3, #4
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a5a:	f003 0210 	and.w	r2, r3, #16
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	430a      	orrs	r2, r1
 8002a64:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	69da      	ldr	r2, [r3, #28]
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a74:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2201      	movs	r2, #1
 8002a80:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002a84:	2300      	movs	r3, #0
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	3708      	adds	r7, #8
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}

08002a8e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a8e:	b580      	push	{r7, lr}
 8002a90:	b088      	sub	sp, #32
 8002a92:	af00      	add	r7, sp, #0
 8002a94:	60f8      	str	r0, [r7, #12]
 8002a96:	60b9      	str	r1, [r7, #8]
 8002a98:	603b      	str	r3, [r7, #0]
 8002a9a:	4613      	mov	r3, r2
 8002a9c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002a9e:	f7fe fff1 	bl	8001a84 <HAL_GetTick>
 8002aa2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002aa4:	88fb      	ldrh	r3, [r7, #6]
 8002aa6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002aae:	b2db      	uxtb	r3, r3
 8002ab0:	2b01      	cmp	r3, #1
 8002ab2:	d001      	beq.n	8002ab8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002ab4:	2302      	movs	r3, #2
 8002ab6:	e12a      	b.n	8002d0e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d002      	beq.n	8002ac4 <HAL_SPI_Transmit+0x36>
 8002abe:	88fb      	ldrh	r3, [r7, #6]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d101      	bne.n	8002ac8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	e122      	b.n	8002d0e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002ace:	2b01      	cmp	r3, #1
 8002ad0:	d101      	bne.n	8002ad6 <HAL_SPI_Transmit+0x48>
 8002ad2:	2302      	movs	r3, #2
 8002ad4:	e11b      	b.n	8002d0e <HAL_SPI_Transmit+0x280>
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	2201      	movs	r2, #1
 8002ada:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	2203      	movs	r2, #3
 8002ae2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	68ba      	ldr	r2, [r7, #8]
 8002af0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	88fa      	ldrh	r2, [r7, #6]
 8002af6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	88fa      	ldrh	r2, [r7, #6]
 8002afc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	2200      	movs	r2, #0
 8002b02:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	2200      	movs	r2, #0
 8002b08:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	2200      	movs	r2, #0
 8002b14:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002b24:	d10f      	bne.n	8002b46 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	681a      	ldr	r2, [r3, #0]
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002b34:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002b44:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b50:	2b40      	cmp	r3, #64	@ 0x40
 8002b52:	d007      	beq.n	8002b64 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	681a      	ldr	r2, [r3, #0]
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002b62:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	68db      	ldr	r3, [r3, #12]
 8002b68:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002b6c:	d152      	bne.n	8002c14 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d002      	beq.n	8002b7c <HAL_SPI_Transmit+0xee>
 8002b76:	8b7b      	ldrh	r3, [r7, #26]
 8002b78:	2b01      	cmp	r3, #1
 8002b7a:	d145      	bne.n	8002c08 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b80:	881a      	ldrh	r2, [r3, #0]
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b8c:	1c9a      	adds	r2, r3, #2
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002b96:	b29b      	uxth	r3, r3
 8002b98:	3b01      	subs	r3, #1
 8002b9a:	b29a      	uxth	r2, r3
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002ba0:	e032      	b.n	8002c08 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	689b      	ldr	r3, [r3, #8]
 8002ba8:	f003 0302 	and.w	r3, r3, #2
 8002bac:	2b02      	cmp	r3, #2
 8002bae:	d112      	bne.n	8002bd6 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bb4:	881a      	ldrh	r2, [r3, #0]
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bc0:	1c9a      	adds	r2, r3, #2
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002bca:	b29b      	uxth	r3, r3
 8002bcc:	3b01      	subs	r3, #1
 8002bce:	b29a      	uxth	r2, r3
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002bd4:	e018      	b.n	8002c08 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002bd6:	f7fe ff55 	bl	8001a84 <HAL_GetTick>
 8002bda:	4602      	mov	r2, r0
 8002bdc:	69fb      	ldr	r3, [r7, #28]
 8002bde:	1ad3      	subs	r3, r2, r3
 8002be0:	683a      	ldr	r2, [r7, #0]
 8002be2:	429a      	cmp	r2, r3
 8002be4:	d803      	bhi.n	8002bee <HAL_SPI_Transmit+0x160>
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bec:	d102      	bne.n	8002bf4 <HAL_SPI_Transmit+0x166>
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d109      	bne.n	8002c08 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002c04:	2303      	movs	r3, #3
 8002c06:	e082      	b.n	8002d0e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c0c:	b29b      	uxth	r3, r3
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d1c7      	bne.n	8002ba2 <HAL_SPI_Transmit+0x114>
 8002c12:	e053      	b.n	8002cbc <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d002      	beq.n	8002c22 <HAL_SPI_Transmit+0x194>
 8002c1c:	8b7b      	ldrh	r3, [r7, #26]
 8002c1e:	2b01      	cmp	r3, #1
 8002c20:	d147      	bne.n	8002cb2 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	330c      	adds	r3, #12
 8002c2c:	7812      	ldrb	r2, [r2, #0]
 8002c2e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c34:	1c5a      	adds	r2, r3, #1
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c3e:	b29b      	uxth	r3, r3
 8002c40:	3b01      	subs	r3, #1
 8002c42:	b29a      	uxth	r2, r3
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002c48:	e033      	b.n	8002cb2 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	f003 0302 	and.w	r3, r3, #2
 8002c54:	2b02      	cmp	r3, #2
 8002c56:	d113      	bne.n	8002c80 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	330c      	adds	r3, #12
 8002c62:	7812      	ldrb	r2, [r2, #0]
 8002c64:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c6a:	1c5a      	adds	r2, r3, #1
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c74:	b29b      	uxth	r3, r3
 8002c76:	3b01      	subs	r3, #1
 8002c78:	b29a      	uxth	r2, r3
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002c7e:	e018      	b.n	8002cb2 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002c80:	f7fe ff00 	bl	8001a84 <HAL_GetTick>
 8002c84:	4602      	mov	r2, r0
 8002c86:	69fb      	ldr	r3, [r7, #28]
 8002c88:	1ad3      	subs	r3, r2, r3
 8002c8a:	683a      	ldr	r2, [r7, #0]
 8002c8c:	429a      	cmp	r2, r3
 8002c8e:	d803      	bhi.n	8002c98 <HAL_SPI_Transmit+0x20a>
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c96:	d102      	bne.n	8002c9e <HAL_SPI_Transmit+0x210>
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d109      	bne.n	8002cb2 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	2200      	movs	r2, #0
 8002caa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	e02d      	b.n	8002d0e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002cb6:	b29b      	uxth	r3, r3
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d1c6      	bne.n	8002c4a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002cbc:	69fa      	ldr	r2, [r7, #28]
 8002cbe:	6839      	ldr	r1, [r7, #0]
 8002cc0:	68f8      	ldr	r0, [r7, #12]
 8002cc2:	f000 fa67 	bl	8003194 <SPI_EndRxTxTransaction>
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d002      	beq.n	8002cd2 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	2220      	movs	r2, #32
 8002cd0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	689b      	ldr	r3, [r3, #8]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d10a      	bne.n	8002cf0 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002cda:	2300      	movs	r3, #0
 8002cdc:	617b      	str	r3, [r7, #20]
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	68db      	ldr	r3, [r3, #12]
 8002ce4:	617b      	str	r3, [r7, #20]
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	617b      	str	r3, [r7, #20]
 8002cee:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d001      	beq.n	8002d0c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002d08:	2301      	movs	r3, #1
 8002d0a:	e000      	b.n	8002d0e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002d0c:	2300      	movs	r3, #0
  }
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	3720      	adds	r7, #32
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}

08002d16 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002d16:	b580      	push	{r7, lr}
 8002d18:	b08a      	sub	sp, #40	@ 0x28
 8002d1a:	af00      	add	r7, sp, #0
 8002d1c:	60f8      	str	r0, [r7, #12]
 8002d1e:	60b9      	str	r1, [r7, #8]
 8002d20:	607a      	str	r2, [r7, #4]
 8002d22:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002d24:	2301      	movs	r3, #1
 8002d26:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002d28:	f7fe feac 	bl	8001a84 <HAL_GetTick>
 8002d2c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002d34:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002d3c:	887b      	ldrh	r3, [r7, #2]
 8002d3e:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002d40:	7ffb      	ldrb	r3, [r7, #31]
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d00c      	beq.n	8002d60 <HAL_SPI_TransmitReceive+0x4a>
 8002d46:	69bb      	ldr	r3, [r7, #24]
 8002d48:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002d4c:	d106      	bne.n	8002d5c <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	689b      	ldr	r3, [r3, #8]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d102      	bne.n	8002d5c <HAL_SPI_TransmitReceive+0x46>
 8002d56:	7ffb      	ldrb	r3, [r7, #31]
 8002d58:	2b04      	cmp	r3, #4
 8002d5a:	d001      	beq.n	8002d60 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8002d5c:	2302      	movs	r3, #2
 8002d5e:	e17f      	b.n	8003060 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002d60:	68bb      	ldr	r3, [r7, #8]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d005      	beq.n	8002d72 <HAL_SPI_TransmitReceive+0x5c>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d002      	beq.n	8002d72 <HAL_SPI_TransmitReceive+0x5c>
 8002d6c:	887b      	ldrh	r3, [r7, #2]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d101      	bne.n	8002d76 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e174      	b.n	8003060 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002d7c:	2b01      	cmp	r3, #1
 8002d7e:	d101      	bne.n	8002d84 <HAL_SPI_TransmitReceive+0x6e>
 8002d80:	2302      	movs	r3, #2
 8002d82:	e16d      	b.n	8003060 <HAL_SPI_TransmitReceive+0x34a>
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	2201      	movs	r2, #1
 8002d88:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002d92:	b2db      	uxtb	r3, r3
 8002d94:	2b04      	cmp	r3, #4
 8002d96:	d003      	beq.n	8002da0 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	2205      	movs	r2, #5
 8002d9c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	2200      	movs	r2, #0
 8002da4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	687a      	ldr	r2, [r7, #4]
 8002daa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	887a      	ldrh	r2, [r7, #2]
 8002db0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	887a      	ldrh	r2, [r7, #2]
 8002db6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	68ba      	ldr	r2, [r7, #8]
 8002dbc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	887a      	ldrh	r2, [r7, #2]
 8002dc2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	887a      	ldrh	r2, [r7, #2]
 8002dc8:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	2200      	movs	r2, #0
 8002dce:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002de0:	2b40      	cmp	r3, #64	@ 0x40
 8002de2:	d007      	beq.n	8002df4 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002df2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	68db      	ldr	r3, [r3, #12]
 8002df8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002dfc:	d17e      	bne.n	8002efc <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d002      	beq.n	8002e0c <HAL_SPI_TransmitReceive+0xf6>
 8002e06:	8afb      	ldrh	r3, [r7, #22]
 8002e08:	2b01      	cmp	r3, #1
 8002e0a:	d16c      	bne.n	8002ee6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e10:	881a      	ldrh	r2, [r3, #0]
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e1c:	1c9a      	adds	r2, r3, #2
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002e26:	b29b      	uxth	r3, r3
 8002e28:	3b01      	subs	r3, #1
 8002e2a:	b29a      	uxth	r2, r3
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002e30:	e059      	b.n	8002ee6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	f003 0302 	and.w	r3, r3, #2
 8002e3c:	2b02      	cmp	r3, #2
 8002e3e:	d11b      	bne.n	8002e78 <HAL_SPI_TransmitReceive+0x162>
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002e44:	b29b      	uxth	r3, r3
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d016      	beq.n	8002e78 <HAL_SPI_TransmitReceive+0x162>
 8002e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	d113      	bne.n	8002e78 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e54:	881a      	ldrh	r2, [r3, #0]
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e60:	1c9a      	adds	r2, r3, #2
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002e6a:	b29b      	uxth	r3, r3
 8002e6c:	3b01      	subs	r3, #1
 8002e6e:	b29a      	uxth	r2, r3
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002e74:	2300      	movs	r3, #0
 8002e76:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	689b      	ldr	r3, [r3, #8]
 8002e7e:	f003 0301 	and.w	r3, r3, #1
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d119      	bne.n	8002eba <HAL_SPI_TransmitReceive+0x1a4>
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e8a:	b29b      	uxth	r3, r3
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d014      	beq.n	8002eba <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	68da      	ldr	r2, [r3, #12]
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e9a:	b292      	uxth	r2, r2
 8002e9c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ea2:	1c9a      	adds	r2, r3, #2
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002eac:	b29b      	uxth	r3, r3
 8002eae:	3b01      	subs	r3, #1
 8002eb0:	b29a      	uxth	r2, r3
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002eba:	f7fe fde3 	bl	8001a84 <HAL_GetTick>
 8002ebe:	4602      	mov	r2, r0
 8002ec0:	6a3b      	ldr	r3, [r7, #32]
 8002ec2:	1ad3      	subs	r3, r2, r3
 8002ec4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002ec6:	429a      	cmp	r2, r3
 8002ec8:	d80d      	bhi.n	8002ee6 <HAL_SPI_TransmitReceive+0x1d0>
 8002eca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ecc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ed0:	d009      	beq.n	8002ee6 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	2200      	movs	r2, #0
 8002ede:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002ee2:	2303      	movs	r3, #3
 8002ee4:	e0bc      	b.n	8003060 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002eea:	b29b      	uxth	r3, r3
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d1a0      	bne.n	8002e32 <HAL_SPI_TransmitReceive+0x11c>
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002ef4:	b29b      	uxth	r3, r3
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d19b      	bne.n	8002e32 <HAL_SPI_TransmitReceive+0x11c>
 8002efa:	e082      	b.n	8003002 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d002      	beq.n	8002f0a <HAL_SPI_TransmitReceive+0x1f4>
 8002f04:	8afb      	ldrh	r3, [r7, #22]
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d171      	bne.n	8002fee <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	330c      	adds	r3, #12
 8002f14:	7812      	ldrb	r2, [r2, #0]
 8002f16:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f1c:	1c5a      	adds	r2, r3, #1
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002f26:	b29b      	uxth	r3, r3
 8002f28:	3b01      	subs	r3, #1
 8002f2a:	b29a      	uxth	r2, r3
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002f30:	e05d      	b.n	8002fee <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	689b      	ldr	r3, [r3, #8]
 8002f38:	f003 0302 	and.w	r3, r3, #2
 8002f3c:	2b02      	cmp	r3, #2
 8002f3e:	d11c      	bne.n	8002f7a <HAL_SPI_TransmitReceive+0x264>
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002f44:	b29b      	uxth	r3, r3
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d017      	beq.n	8002f7a <HAL_SPI_TransmitReceive+0x264>
 8002f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d114      	bne.n	8002f7a <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	330c      	adds	r3, #12
 8002f5a:	7812      	ldrb	r2, [r2, #0]
 8002f5c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f62:	1c5a      	adds	r2, r3, #1
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002f6c:	b29b      	uxth	r3, r3
 8002f6e:	3b01      	subs	r3, #1
 8002f70:	b29a      	uxth	r2, r3
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002f76:	2300      	movs	r3, #0
 8002f78:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	f003 0301 	and.w	r3, r3, #1
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d119      	bne.n	8002fbc <HAL_SPI_TransmitReceive+0x2a6>
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f8c:	b29b      	uxth	r3, r3
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d014      	beq.n	8002fbc <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	68da      	ldr	r2, [r3, #12]
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f9c:	b2d2      	uxtb	r2, r2
 8002f9e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fa4:	1c5a      	adds	r2, r3, #1
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002fae:	b29b      	uxth	r3, r3
 8002fb0:	3b01      	subs	r3, #1
 8002fb2:	b29a      	uxth	r2, r3
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002fbc:	f7fe fd62 	bl	8001a84 <HAL_GetTick>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	6a3b      	ldr	r3, [r7, #32]
 8002fc4:	1ad3      	subs	r3, r2, r3
 8002fc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d803      	bhi.n	8002fd4 <HAL_SPI_TransmitReceive+0x2be>
 8002fcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fd2:	d102      	bne.n	8002fda <HAL_SPI_TransmitReceive+0x2c4>
 8002fd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d109      	bne.n	8002fee <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	2201      	movs	r2, #1
 8002fde:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002fea:	2303      	movs	r3, #3
 8002fec:	e038      	b.n	8003060 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ff2:	b29b      	uxth	r3, r3
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d19c      	bne.n	8002f32 <HAL_SPI_TransmitReceive+0x21c>
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002ffc:	b29b      	uxth	r3, r3
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d197      	bne.n	8002f32 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003002:	6a3a      	ldr	r2, [r7, #32]
 8003004:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003006:	68f8      	ldr	r0, [r7, #12]
 8003008:	f000 f8c4 	bl	8003194 <SPI_EndRxTxTransaction>
 800300c:	4603      	mov	r3, r0
 800300e:	2b00      	cmp	r3, #0
 8003010:	d008      	beq.n	8003024 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	2220      	movs	r2, #32
 8003016:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	2200      	movs	r2, #0
 800301c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	e01d      	b.n	8003060 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d10a      	bne.n	8003042 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800302c:	2300      	movs	r3, #0
 800302e:	613b      	str	r3, [r7, #16]
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	68db      	ldr	r3, [r3, #12]
 8003036:	613b      	str	r3, [r7, #16]
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	613b      	str	r3, [r7, #16]
 8003040:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	2201      	movs	r2, #1
 8003046:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	2200      	movs	r2, #0
 800304e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003056:	2b00      	cmp	r3, #0
 8003058:	d001      	beq.n	800305e <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	e000      	b.n	8003060 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800305e:	2300      	movs	r3, #0
  }
}
 8003060:	4618      	mov	r0, r3
 8003062:	3728      	adds	r7, #40	@ 0x28
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}

08003068 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8003068:	b480      	push	{r7}
 800306a:	b083      	sub	sp, #12
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003076:	b2db      	uxtb	r3, r3
}
 8003078:	4618      	mov	r0, r3
 800307a:	370c      	adds	r7, #12
 800307c:	46bd      	mov	sp, r7
 800307e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003082:	4770      	bx	lr

08003084 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b088      	sub	sp, #32
 8003088:	af00      	add	r7, sp, #0
 800308a:	60f8      	str	r0, [r7, #12]
 800308c:	60b9      	str	r1, [r7, #8]
 800308e:	603b      	str	r3, [r7, #0]
 8003090:	4613      	mov	r3, r2
 8003092:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003094:	f7fe fcf6 	bl	8001a84 <HAL_GetTick>
 8003098:	4602      	mov	r2, r0
 800309a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800309c:	1a9b      	subs	r3, r3, r2
 800309e:	683a      	ldr	r2, [r7, #0]
 80030a0:	4413      	add	r3, r2
 80030a2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80030a4:	f7fe fcee 	bl	8001a84 <HAL_GetTick>
 80030a8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80030aa:	4b39      	ldr	r3, [pc, #228]	@ (8003190 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	015b      	lsls	r3, r3, #5
 80030b0:	0d1b      	lsrs	r3, r3, #20
 80030b2:	69fa      	ldr	r2, [r7, #28]
 80030b4:	fb02 f303 	mul.w	r3, r2, r3
 80030b8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80030ba:	e055      	b.n	8003168 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030c2:	d051      	beq.n	8003168 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80030c4:	f7fe fcde 	bl	8001a84 <HAL_GetTick>
 80030c8:	4602      	mov	r2, r0
 80030ca:	69bb      	ldr	r3, [r7, #24]
 80030cc:	1ad3      	subs	r3, r2, r3
 80030ce:	69fa      	ldr	r2, [r7, #28]
 80030d0:	429a      	cmp	r2, r3
 80030d2:	d902      	bls.n	80030da <SPI_WaitFlagStateUntilTimeout+0x56>
 80030d4:	69fb      	ldr	r3, [r7, #28]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d13d      	bne.n	8003156 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	685a      	ldr	r2, [r3, #4]
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80030e8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80030f2:	d111      	bne.n	8003118 <SPI_WaitFlagStateUntilTimeout+0x94>
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80030fc:	d004      	beq.n	8003108 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003106:	d107      	bne.n	8003118 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003116:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800311c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003120:	d10f      	bne.n	8003142 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	681a      	ldr	r2, [r3, #0]
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003130:	601a      	str	r2, [r3, #0]
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003140:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	2201      	movs	r2, #1
 8003146:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	2200      	movs	r2, #0
 800314e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003152:	2303      	movs	r3, #3
 8003154:	e018      	b.n	8003188 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d102      	bne.n	8003162 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800315c:	2300      	movs	r3, #0
 800315e:	61fb      	str	r3, [r7, #28]
 8003160:	e002      	b.n	8003168 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	3b01      	subs	r3, #1
 8003166:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	689a      	ldr	r2, [r3, #8]
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	4013      	ands	r3, r2
 8003172:	68ba      	ldr	r2, [r7, #8]
 8003174:	429a      	cmp	r2, r3
 8003176:	bf0c      	ite	eq
 8003178:	2301      	moveq	r3, #1
 800317a:	2300      	movne	r3, #0
 800317c:	b2db      	uxtb	r3, r3
 800317e:	461a      	mov	r2, r3
 8003180:	79fb      	ldrb	r3, [r7, #7]
 8003182:	429a      	cmp	r2, r3
 8003184:	d19a      	bne.n	80030bc <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003186:	2300      	movs	r3, #0
}
 8003188:	4618      	mov	r0, r3
 800318a:	3720      	adds	r7, #32
 800318c:	46bd      	mov	sp, r7
 800318e:	bd80      	pop	{r7, pc}
 8003190:	20000000 	.word	0x20000000

08003194 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b088      	sub	sp, #32
 8003198:	af02      	add	r7, sp, #8
 800319a:	60f8      	str	r0, [r7, #12]
 800319c:	60b9      	str	r1, [r7, #8]
 800319e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	9300      	str	r3, [sp, #0]
 80031a4:	68bb      	ldr	r3, [r7, #8]
 80031a6:	2201      	movs	r2, #1
 80031a8:	2102      	movs	r1, #2
 80031aa:	68f8      	ldr	r0, [r7, #12]
 80031ac:	f7ff ff6a 	bl	8003084 <SPI_WaitFlagStateUntilTimeout>
 80031b0:	4603      	mov	r3, r0
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d007      	beq.n	80031c6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031ba:	f043 0220 	orr.w	r2, r3, #32
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80031c2:	2303      	movs	r3, #3
 80031c4:	e032      	b.n	800322c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80031c6:	4b1b      	ldr	r3, [pc, #108]	@ (8003234 <SPI_EndRxTxTransaction+0xa0>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a1b      	ldr	r2, [pc, #108]	@ (8003238 <SPI_EndRxTxTransaction+0xa4>)
 80031cc:	fba2 2303 	umull	r2, r3, r2, r3
 80031d0:	0d5b      	lsrs	r3, r3, #21
 80031d2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80031d6:	fb02 f303 	mul.w	r3, r2, r3
 80031da:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80031e4:	d112      	bne.n	800320c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	9300      	str	r3, [sp, #0]
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	2200      	movs	r2, #0
 80031ee:	2180      	movs	r1, #128	@ 0x80
 80031f0:	68f8      	ldr	r0, [r7, #12]
 80031f2:	f7ff ff47 	bl	8003084 <SPI_WaitFlagStateUntilTimeout>
 80031f6:	4603      	mov	r3, r0
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d016      	beq.n	800322a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003200:	f043 0220 	orr.w	r2, r3, #32
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003208:	2303      	movs	r3, #3
 800320a:	e00f      	b.n	800322c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d00a      	beq.n	8003228 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	3b01      	subs	r3, #1
 8003216:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003222:	2b80      	cmp	r3, #128	@ 0x80
 8003224:	d0f2      	beq.n	800320c <SPI_EndRxTxTransaction+0x78>
 8003226:	e000      	b.n	800322a <SPI_EndRxTxTransaction+0x96>
        break;
 8003228:	bf00      	nop
  }

  return HAL_OK;
 800322a:	2300      	movs	r3, #0
}
 800322c:	4618      	mov	r0, r3
 800322e:	3718      	adds	r7, #24
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}
 8003234:	20000000 	.word	0x20000000
 8003238:	165e9f81 	.word	0x165e9f81

0800323c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b082      	sub	sp, #8
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d101      	bne.n	800324e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	e042      	b.n	80032d4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003254:	b2db      	uxtb	r3, r3
 8003256:	2b00      	cmp	r3, #0
 8003258:	d106      	bne.n	8003268 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2200      	movs	r2, #0
 800325e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003262:	6878      	ldr	r0, [r7, #4]
 8003264:	f7fe fa44 	bl	80016f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2224      	movs	r2, #36	@ 0x24
 800326c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	68da      	ldr	r2, [r3, #12]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800327e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003280:	6878      	ldr	r0, [r7, #4]
 8003282:	f000 f973 	bl	800356c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	691a      	ldr	r2, [r3, #16]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003294:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	695a      	ldr	r2, [r3, #20]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80032a4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	68da      	ldr	r2, [r3, #12]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80032b4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2200      	movs	r2, #0
 80032ba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2220      	movs	r2, #32
 80032c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2220      	movs	r2, #32
 80032c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2200      	movs	r2, #0
 80032d0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80032d2:	2300      	movs	r3, #0
}
 80032d4:	4618      	mov	r0, r3
 80032d6:	3708      	adds	r7, #8
 80032d8:	46bd      	mov	sp, r7
 80032da:	bd80      	pop	{r7, pc}

080032dc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b08a      	sub	sp, #40	@ 0x28
 80032e0:	af02      	add	r7, sp, #8
 80032e2:	60f8      	str	r0, [r7, #12]
 80032e4:	60b9      	str	r1, [r7, #8]
 80032e6:	603b      	str	r3, [r7, #0]
 80032e8:	4613      	mov	r3, r2
 80032ea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80032ec:	2300      	movs	r3, #0
 80032ee:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032f6:	b2db      	uxtb	r3, r3
 80032f8:	2b20      	cmp	r3, #32
 80032fa:	d175      	bne.n	80033e8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d002      	beq.n	8003308 <HAL_UART_Transmit+0x2c>
 8003302:	88fb      	ldrh	r3, [r7, #6]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d101      	bne.n	800330c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003308:	2301      	movs	r3, #1
 800330a:	e06e      	b.n	80033ea <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	2200      	movs	r2, #0
 8003310:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	2221      	movs	r2, #33	@ 0x21
 8003316:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800331a:	f7fe fbb3 	bl	8001a84 <HAL_GetTick>
 800331e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	88fa      	ldrh	r2, [r7, #6]
 8003324:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	88fa      	ldrh	r2, [r7, #6]
 800332a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003334:	d108      	bne.n	8003348 <HAL_UART_Transmit+0x6c>
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	691b      	ldr	r3, [r3, #16]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d104      	bne.n	8003348 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800333e:	2300      	movs	r3, #0
 8003340:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	61bb      	str	r3, [r7, #24]
 8003346:	e003      	b.n	8003350 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800334c:	2300      	movs	r3, #0
 800334e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003350:	e02e      	b.n	80033b0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	9300      	str	r3, [sp, #0]
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	2200      	movs	r2, #0
 800335a:	2180      	movs	r1, #128	@ 0x80
 800335c:	68f8      	ldr	r0, [r7, #12]
 800335e:	f000 f848 	bl	80033f2 <UART_WaitOnFlagUntilTimeout>
 8003362:	4603      	mov	r3, r0
 8003364:	2b00      	cmp	r3, #0
 8003366:	d005      	beq.n	8003374 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2220      	movs	r2, #32
 800336c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003370:	2303      	movs	r3, #3
 8003372:	e03a      	b.n	80033ea <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003374:	69fb      	ldr	r3, [r7, #28]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d10b      	bne.n	8003392 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800337a:	69bb      	ldr	r3, [r7, #24]
 800337c:	881b      	ldrh	r3, [r3, #0]
 800337e:	461a      	mov	r2, r3
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003388:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800338a:	69bb      	ldr	r3, [r7, #24]
 800338c:	3302      	adds	r3, #2
 800338e:	61bb      	str	r3, [r7, #24]
 8003390:	e007      	b.n	80033a2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003392:	69fb      	ldr	r3, [r7, #28]
 8003394:	781a      	ldrb	r2, [r3, #0]
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800339c:	69fb      	ldr	r3, [r7, #28]
 800339e:	3301      	adds	r3, #1
 80033a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80033a6:	b29b      	uxth	r3, r3
 80033a8:	3b01      	subs	r3, #1
 80033aa:	b29a      	uxth	r2, r3
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80033b4:	b29b      	uxth	r3, r3
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d1cb      	bne.n	8003352 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	9300      	str	r3, [sp, #0]
 80033be:	697b      	ldr	r3, [r7, #20]
 80033c0:	2200      	movs	r2, #0
 80033c2:	2140      	movs	r1, #64	@ 0x40
 80033c4:	68f8      	ldr	r0, [r7, #12]
 80033c6:	f000 f814 	bl	80033f2 <UART_WaitOnFlagUntilTimeout>
 80033ca:	4603      	mov	r3, r0
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d005      	beq.n	80033dc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2220      	movs	r2, #32
 80033d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80033d8:	2303      	movs	r3, #3
 80033da:	e006      	b.n	80033ea <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	2220      	movs	r2, #32
 80033e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80033e4:	2300      	movs	r3, #0
 80033e6:	e000      	b.n	80033ea <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80033e8:	2302      	movs	r3, #2
  }
}
 80033ea:	4618      	mov	r0, r3
 80033ec:	3720      	adds	r7, #32
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bd80      	pop	{r7, pc}

080033f2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80033f2:	b580      	push	{r7, lr}
 80033f4:	b086      	sub	sp, #24
 80033f6:	af00      	add	r7, sp, #0
 80033f8:	60f8      	str	r0, [r7, #12]
 80033fa:	60b9      	str	r1, [r7, #8]
 80033fc:	603b      	str	r3, [r7, #0]
 80033fe:	4613      	mov	r3, r2
 8003400:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003402:	e03b      	b.n	800347c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003404:	6a3b      	ldr	r3, [r7, #32]
 8003406:	f1b3 3fff 	cmp.w	r3, #4294967295
 800340a:	d037      	beq.n	800347c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800340c:	f7fe fb3a 	bl	8001a84 <HAL_GetTick>
 8003410:	4602      	mov	r2, r0
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	1ad3      	subs	r3, r2, r3
 8003416:	6a3a      	ldr	r2, [r7, #32]
 8003418:	429a      	cmp	r2, r3
 800341a:	d302      	bcc.n	8003422 <UART_WaitOnFlagUntilTimeout+0x30>
 800341c:	6a3b      	ldr	r3, [r7, #32]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d101      	bne.n	8003426 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003422:	2303      	movs	r3, #3
 8003424:	e03a      	b.n	800349c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	68db      	ldr	r3, [r3, #12]
 800342c:	f003 0304 	and.w	r3, r3, #4
 8003430:	2b00      	cmp	r3, #0
 8003432:	d023      	beq.n	800347c <UART_WaitOnFlagUntilTimeout+0x8a>
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	2b80      	cmp	r3, #128	@ 0x80
 8003438:	d020      	beq.n	800347c <UART_WaitOnFlagUntilTimeout+0x8a>
 800343a:	68bb      	ldr	r3, [r7, #8]
 800343c:	2b40      	cmp	r3, #64	@ 0x40
 800343e:	d01d      	beq.n	800347c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f003 0308 	and.w	r3, r3, #8
 800344a:	2b08      	cmp	r3, #8
 800344c:	d116      	bne.n	800347c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800344e:	2300      	movs	r3, #0
 8003450:	617b      	str	r3, [r7, #20]
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	617b      	str	r3, [r7, #20]
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	617b      	str	r3, [r7, #20]
 8003462:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003464:	68f8      	ldr	r0, [r7, #12]
 8003466:	f000 f81d 	bl	80034a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	2208      	movs	r2, #8
 800346e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2200      	movs	r2, #0
 8003474:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003478:	2301      	movs	r3, #1
 800347a:	e00f      	b.n	800349c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	681a      	ldr	r2, [r3, #0]
 8003482:	68bb      	ldr	r3, [r7, #8]
 8003484:	4013      	ands	r3, r2
 8003486:	68ba      	ldr	r2, [r7, #8]
 8003488:	429a      	cmp	r2, r3
 800348a:	bf0c      	ite	eq
 800348c:	2301      	moveq	r3, #1
 800348e:	2300      	movne	r3, #0
 8003490:	b2db      	uxtb	r3, r3
 8003492:	461a      	mov	r2, r3
 8003494:	79fb      	ldrb	r3, [r7, #7]
 8003496:	429a      	cmp	r2, r3
 8003498:	d0b4      	beq.n	8003404 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800349a:	2300      	movs	r3, #0
}
 800349c:	4618      	mov	r0, r3
 800349e:	3718      	adds	r7, #24
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}

080034a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b095      	sub	sp, #84	@ 0x54
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	330c      	adds	r3, #12
 80034b2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034b6:	e853 3f00 	ldrex	r3, [r3]
 80034ba:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80034bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034be:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80034c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	330c      	adds	r3, #12
 80034ca:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80034cc:	643a      	str	r2, [r7, #64]	@ 0x40
 80034ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034d0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80034d2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80034d4:	e841 2300 	strex	r3, r2, [r1]
 80034d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80034da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d1e5      	bne.n	80034ac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	3314      	adds	r3, #20
 80034e6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034e8:	6a3b      	ldr	r3, [r7, #32]
 80034ea:	e853 3f00 	ldrex	r3, [r3]
 80034ee:	61fb      	str	r3, [r7, #28]
   return(result);
 80034f0:	69fb      	ldr	r3, [r7, #28]
 80034f2:	f023 0301 	bic.w	r3, r3, #1
 80034f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	3314      	adds	r3, #20
 80034fe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003500:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003502:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003504:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003506:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003508:	e841 2300 	strex	r3, r2, [r1]
 800350c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800350e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003510:	2b00      	cmp	r3, #0
 8003512:	d1e5      	bne.n	80034e0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003518:	2b01      	cmp	r3, #1
 800351a:	d119      	bne.n	8003550 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	330c      	adds	r3, #12
 8003522:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	e853 3f00 	ldrex	r3, [r3]
 800352a:	60bb      	str	r3, [r7, #8]
   return(result);
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	f023 0310 	bic.w	r3, r3, #16
 8003532:	647b      	str	r3, [r7, #68]	@ 0x44
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	330c      	adds	r3, #12
 800353a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800353c:	61ba      	str	r2, [r7, #24]
 800353e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003540:	6979      	ldr	r1, [r7, #20]
 8003542:	69ba      	ldr	r2, [r7, #24]
 8003544:	e841 2300 	strex	r3, r2, [r1]
 8003548:	613b      	str	r3, [r7, #16]
   return(result);
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d1e5      	bne.n	800351c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2220      	movs	r2, #32
 8003554:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2200      	movs	r2, #0
 800355c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800355e:	bf00      	nop
 8003560:	3754      	adds	r7, #84	@ 0x54
 8003562:	46bd      	mov	sp, r7
 8003564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003568:	4770      	bx	lr
	...

0800356c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800356c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003570:	b0c0      	sub	sp, #256	@ 0x100
 8003572:	af00      	add	r7, sp, #0
 8003574:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	691b      	ldr	r3, [r3, #16]
 8003580:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003584:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003588:	68d9      	ldr	r1, [r3, #12]
 800358a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800358e:	681a      	ldr	r2, [r3, #0]
 8003590:	ea40 0301 	orr.w	r3, r0, r1
 8003594:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003596:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800359a:	689a      	ldr	r2, [r3, #8]
 800359c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035a0:	691b      	ldr	r3, [r3, #16]
 80035a2:	431a      	orrs	r2, r3
 80035a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035a8:	695b      	ldr	r3, [r3, #20]
 80035aa:	431a      	orrs	r2, r3
 80035ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035b0:	69db      	ldr	r3, [r3, #28]
 80035b2:	4313      	orrs	r3, r2
 80035b4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80035b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	68db      	ldr	r3, [r3, #12]
 80035c0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80035c4:	f021 010c 	bic.w	r1, r1, #12
 80035c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80035d2:	430b      	orrs	r3, r1
 80035d4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80035d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	695b      	ldr	r3, [r3, #20]
 80035de:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80035e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035e6:	6999      	ldr	r1, [r3, #24]
 80035e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	ea40 0301 	orr.w	r3, r0, r1
 80035f2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80035f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035f8:	681a      	ldr	r2, [r3, #0]
 80035fa:	4b8f      	ldr	r3, [pc, #572]	@ (8003838 <UART_SetConfig+0x2cc>)
 80035fc:	429a      	cmp	r2, r3
 80035fe:	d005      	beq.n	800360c <UART_SetConfig+0xa0>
 8003600:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	4b8d      	ldr	r3, [pc, #564]	@ (800383c <UART_SetConfig+0x2d0>)
 8003608:	429a      	cmp	r2, r3
 800360a:	d104      	bne.n	8003616 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800360c:	f7ff f9a2 	bl	8002954 <HAL_RCC_GetPCLK2Freq>
 8003610:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003614:	e003      	b.n	800361e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003616:	f7ff f989 	bl	800292c <HAL_RCC_GetPCLK1Freq>
 800361a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800361e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003622:	69db      	ldr	r3, [r3, #28]
 8003624:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003628:	f040 810c 	bne.w	8003844 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800362c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003630:	2200      	movs	r2, #0
 8003632:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003636:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800363a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800363e:	4622      	mov	r2, r4
 8003640:	462b      	mov	r3, r5
 8003642:	1891      	adds	r1, r2, r2
 8003644:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003646:	415b      	adcs	r3, r3
 8003648:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800364a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800364e:	4621      	mov	r1, r4
 8003650:	eb12 0801 	adds.w	r8, r2, r1
 8003654:	4629      	mov	r1, r5
 8003656:	eb43 0901 	adc.w	r9, r3, r1
 800365a:	f04f 0200 	mov.w	r2, #0
 800365e:	f04f 0300 	mov.w	r3, #0
 8003662:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003666:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800366a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800366e:	4690      	mov	r8, r2
 8003670:	4699      	mov	r9, r3
 8003672:	4623      	mov	r3, r4
 8003674:	eb18 0303 	adds.w	r3, r8, r3
 8003678:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800367c:	462b      	mov	r3, r5
 800367e:	eb49 0303 	adc.w	r3, r9, r3
 8003682:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003686:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	2200      	movs	r2, #0
 800368e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003692:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003696:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800369a:	460b      	mov	r3, r1
 800369c:	18db      	adds	r3, r3, r3
 800369e:	653b      	str	r3, [r7, #80]	@ 0x50
 80036a0:	4613      	mov	r3, r2
 80036a2:	eb42 0303 	adc.w	r3, r2, r3
 80036a6:	657b      	str	r3, [r7, #84]	@ 0x54
 80036a8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80036ac:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80036b0:	f7fc fdde 	bl	8000270 <__aeabi_uldivmod>
 80036b4:	4602      	mov	r2, r0
 80036b6:	460b      	mov	r3, r1
 80036b8:	4b61      	ldr	r3, [pc, #388]	@ (8003840 <UART_SetConfig+0x2d4>)
 80036ba:	fba3 2302 	umull	r2, r3, r3, r2
 80036be:	095b      	lsrs	r3, r3, #5
 80036c0:	011c      	lsls	r4, r3, #4
 80036c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80036c6:	2200      	movs	r2, #0
 80036c8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80036cc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80036d0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80036d4:	4642      	mov	r2, r8
 80036d6:	464b      	mov	r3, r9
 80036d8:	1891      	adds	r1, r2, r2
 80036da:	64b9      	str	r1, [r7, #72]	@ 0x48
 80036dc:	415b      	adcs	r3, r3
 80036de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80036e0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80036e4:	4641      	mov	r1, r8
 80036e6:	eb12 0a01 	adds.w	sl, r2, r1
 80036ea:	4649      	mov	r1, r9
 80036ec:	eb43 0b01 	adc.w	fp, r3, r1
 80036f0:	f04f 0200 	mov.w	r2, #0
 80036f4:	f04f 0300 	mov.w	r3, #0
 80036f8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80036fc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003700:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003704:	4692      	mov	sl, r2
 8003706:	469b      	mov	fp, r3
 8003708:	4643      	mov	r3, r8
 800370a:	eb1a 0303 	adds.w	r3, sl, r3
 800370e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003712:	464b      	mov	r3, r9
 8003714:	eb4b 0303 	adc.w	r3, fp, r3
 8003718:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800371c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	2200      	movs	r2, #0
 8003724:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003728:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800372c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003730:	460b      	mov	r3, r1
 8003732:	18db      	adds	r3, r3, r3
 8003734:	643b      	str	r3, [r7, #64]	@ 0x40
 8003736:	4613      	mov	r3, r2
 8003738:	eb42 0303 	adc.w	r3, r2, r3
 800373c:	647b      	str	r3, [r7, #68]	@ 0x44
 800373e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003742:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003746:	f7fc fd93 	bl	8000270 <__aeabi_uldivmod>
 800374a:	4602      	mov	r2, r0
 800374c:	460b      	mov	r3, r1
 800374e:	4611      	mov	r1, r2
 8003750:	4b3b      	ldr	r3, [pc, #236]	@ (8003840 <UART_SetConfig+0x2d4>)
 8003752:	fba3 2301 	umull	r2, r3, r3, r1
 8003756:	095b      	lsrs	r3, r3, #5
 8003758:	2264      	movs	r2, #100	@ 0x64
 800375a:	fb02 f303 	mul.w	r3, r2, r3
 800375e:	1acb      	subs	r3, r1, r3
 8003760:	00db      	lsls	r3, r3, #3
 8003762:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003766:	4b36      	ldr	r3, [pc, #216]	@ (8003840 <UART_SetConfig+0x2d4>)
 8003768:	fba3 2302 	umull	r2, r3, r3, r2
 800376c:	095b      	lsrs	r3, r3, #5
 800376e:	005b      	lsls	r3, r3, #1
 8003770:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003774:	441c      	add	r4, r3
 8003776:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800377a:	2200      	movs	r2, #0
 800377c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003780:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003784:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003788:	4642      	mov	r2, r8
 800378a:	464b      	mov	r3, r9
 800378c:	1891      	adds	r1, r2, r2
 800378e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003790:	415b      	adcs	r3, r3
 8003792:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003794:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003798:	4641      	mov	r1, r8
 800379a:	1851      	adds	r1, r2, r1
 800379c:	6339      	str	r1, [r7, #48]	@ 0x30
 800379e:	4649      	mov	r1, r9
 80037a0:	414b      	adcs	r3, r1
 80037a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80037a4:	f04f 0200 	mov.w	r2, #0
 80037a8:	f04f 0300 	mov.w	r3, #0
 80037ac:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80037b0:	4659      	mov	r1, fp
 80037b2:	00cb      	lsls	r3, r1, #3
 80037b4:	4651      	mov	r1, sl
 80037b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80037ba:	4651      	mov	r1, sl
 80037bc:	00ca      	lsls	r2, r1, #3
 80037be:	4610      	mov	r0, r2
 80037c0:	4619      	mov	r1, r3
 80037c2:	4603      	mov	r3, r0
 80037c4:	4642      	mov	r2, r8
 80037c6:	189b      	adds	r3, r3, r2
 80037c8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80037cc:	464b      	mov	r3, r9
 80037ce:	460a      	mov	r2, r1
 80037d0:	eb42 0303 	adc.w	r3, r2, r3
 80037d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80037d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	2200      	movs	r2, #0
 80037e0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80037e4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80037e8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80037ec:	460b      	mov	r3, r1
 80037ee:	18db      	adds	r3, r3, r3
 80037f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80037f2:	4613      	mov	r3, r2
 80037f4:	eb42 0303 	adc.w	r3, r2, r3
 80037f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80037fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80037fe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003802:	f7fc fd35 	bl	8000270 <__aeabi_uldivmod>
 8003806:	4602      	mov	r2, r0
 8003808:	460b      	mov	r3, r1
 800380a:	4b0d      	ldr	r3, [pc, #52]	@ (8003840 <UART_SetConfig+0x2d4>)
 800380c:	fba3 1302 	umull	r1, r3, r3, r2
 8003810:	095b      	lsrs	r3, r3, #5
 8003812:	2164      	movs	r1, #100	@ 0x64
 8003814:	fb01 f303 	mul.w	r3, r1, r3
 8003818:	1ad3      	subs	r3, r2, r3
 800381a:	00db      	lsls	r3, r3, #3
 800381c:	3332      	adds	r3, #50	@ 0x32
 800381e:	4a08      	ldr	r2, [pc, #32]	@ (8003840 <UART_SetConfig+0x2d4>)
 8003820:	fba2 2303 	umull	r2, r3, r2, r3
 8003824:	095b      	lsrs	r3, r3, #5
 8003826:	f003 0207 	and.w	r2, r3, #7
 800382a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4422      	add	r2, r4
 8003832:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003834:	e106      	b.n	8003a44 <UART_SetConfig+0x4d8>
 8003836:	bf00      	nop
 8003838:	40011000 	.word	0x40011000
 800383c:	40011400 	.word	0x40011400
 8003840:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003844:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003848:	2200      	movs	r2, #0
 800384a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800384e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003852:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003856:	4642      	mov	r2, r8
 8003858:	464b      	mov	r3, r9
 800385a:	1891      	adds	r1, r2, r2
 800385c:	6239      	str	r1, [r7, #32]
 800385e:	415b      	adcs	r3, r3
 8003860:	627b      	str	r3, [r7, #36]	@ 0x24
 8003862:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003866:	4641      	mov	r1, r8
 8003868:	1854      	adds	r4, r2, r1
 800386a:	4649      	mov	r1, r9
 800386c:	eb43 0501 	adc.w	r5, r3, r1
 8003870:	f04f 0200 	mov.w	r2, #0
 8003874:	f04f 0300 	mov.w	r3, #0
 8003878:	00eb      	lsls	r3, r5, #3
 800387a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800387e:	00e2      	lsls	r2, r4, #3
 8003880:	4614      	mov	r4, r2
 8003882:	461d      	mov	r5, r3
 8003884:	4643      	mov	r3, r8
 8003886:	18e3      	adds	r3, r4, r3
 8003888:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800388c:	464b      	mov	r3, r9
 800388e:	eb45 0303 	adc.w	r3, r5, r3
 8003892:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003896:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	2200      	movs	r2, #0
 800389e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80038a2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80038a6:	f04f 0200 	mov.w	r2, #0
 80038aa:	f04f 0300 	mov.w	r3, #0
 80038ae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80038b2:	4629      	mov	r1, r5
 80038b4:	008b      	lsls	r3, r1, #2
 80038b6:	4621      	mov	r1, r4
 80038b8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80038bc:	4621      	mov	r1, r4
 80038be:	008a      	lsls	r2, r1, #2
 80038c0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80038c4:	f7fc fcd4 	bl	8000270 <__aeabi_uldivmod>
 80038c8:	4602      	mov	r2, r0
 80038ca:	460b      	mov	r3, r1
 80038cc:	4b60      	ldr	r3, [pc, #384]	@ (8003a50 <UART_SetConfig+0x4e4>)
 80038ce:	fba3 2302 	umull	r2, r3, r3, r2
 80038d2:	095b      	lsrs	r3, r3, #5
 80038d4:	011c      	lsls	r4, r3, #4
 80038d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80038da:	2200      	movs	r2, #0
 80038dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80038e0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80038e4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80038e8:	4642      	mov	r2, r8
 80038ea:	464b      	mov	r3, r9
 80038ec:	1891      	adds	r1, r2, r2
 80038ee:	61b9      	str	r1, [r7, #24]
 80038f0:	415b      	adcs	r3, r3
 80038f2:	61fb      	str	r3, [r7, #28]
 80038f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80038f8:	4641      	mov	r1, r8
 80038fa:	1851      	adds	r1, r2, r1
 80038fc:	6139      	str	r1, [r7, #16]
 80038fe:	4649      	mov	r1, r9
 8003900:	414b      	adcs	r3, r1
 8003902:	617b      	str	r3, [r7, #20]
 8003904:	f04f 0200 	mov.w	r2, #0
 8003908:	f04f 0300 	mov.w	r3, #0
 800390c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003910:	4659      	mov	r1, fp
 8003912:	00cb      	lsls	r3, r1, #3
 8003914:	4651      	mov	r1, sl
 8003916:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800391a:	4651      	mov	r1, sl
 800391c:	00ca      	lsls	r2, r1, #3
 800391e:	4610      	mov	r0, r2
 8003920:	4619      	mov	r1, r3
 8003922:	4603      	mov	r3, r0
 8003924:	4642      	mov	r2, r8
 8003926:	189b      	adds	r3, r3, r2
 8003928:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800392c:	464b      	mov	r3, r9
 800392e:	460a      	mov	r2, r1
 8003930:	eb42 0303 	adc.w	r3, r2, r3
 8003934:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003938:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	2200      	movs	r2, #0
 8003940:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003942:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003944:	f04f 0200 	mov.w	r2, #0
 8003948:	f04f 0300 	mov.w	r3, #0
 800394c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003950:	4649      	mov	r1, r9
 8003952:	008b      	lsls	r3, r1, #2
 8003954:	4641      	mov	r1, r8
 8003956:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800395a:	4641      	mov	r1, r8
 800395c:	008a      	lsls	r2, r1, #2
 800395e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003962:	f7fc fc85 	bl	8000270 <__aeabi_uldivmod>
 8003966:	4602      	mov	r2, r0
 8003968:	460b      	mov	r3, r1
 800396a:	4611      	mov	r1, r2
 800396c:	4b38      	ldr	r3, [pc, #224]	@ (8003a50 <UART_SetConfig+0x4e4>)
 800396e:	fba3 2301 	umull	r2, r3, r3, r1
 8003972:	095b      	lsrs	r3, r3, #5
 8003974:	2264      	movs	r2, #100	@ 0x64
 8003976:	fb02 f303 	mul.w	r3, r2, r3
 800397a:	1acb      	subs	r3, r1, r3
 800397c:	011b      	lsls	r3, r3, #4
 800397e:	3332      	adds	r3, #50	@ 0x32
 8003980:	4a33      	ldr	r2, [pc, #204]	@ (8003a50 <UART_SetConfig+0x4e4>)
 8003982:	fba2 2303 	umull	r2, r3, r2, r3
 8003986:	095b      	lsrs	r3, r3, #5
 8003988:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800398c:	441c      	add	r4, r3
 800398e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003992:	2200      	movs	r2, #0
 8003994:	673b      	str	r3, [r7, #112]	@ 0x70
 8003996:	677a      	str	r2, [r7, #116]	@ 0x74
 8003998:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800399c:	4642      	mov	r2, r8
 800399e:	464b      	mov	r3, r9
 80039a0:	1891      	adds	r1, r2, r2
 80039a2:	60b9      	str	r1, [r7, #8]
 80039a4:	415b      	adcs	r3, r3
 80039a6:	60fb      	str	r3, [r7, #12]
 80039a8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80039ac:	4641      	mov	r1, r8
 80039ae:	1851      	adds	r1, r2, r1
 80039b0:	6039      	str	r1, [r7, #0]
 80039b2:	4649      	mov	r1, r9
 80039b4:	414b      	adcs	r3, r1
 80039b6:	607b      	str	r3, [r7, #4]
 80039b8:	f04f 0200 	mov.w	r2, #0
 80039bc:	f04f 0300 	mov.w	r3, #0
 80039c0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80039c4:	4659      	mov	r1, fp
 80039c6:	00cb      	lsls	r3, r1, #3
 80039c8:	4651      	mov	r1, sl
 80039ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80039ce:	4651      	mov	r1, sl
 80039d0:	00ca      	lsls	r2, r1, #3
 80039d2:	4610      	mov	r0, r2
 80039d4:	4619      	mov	r1, r3
 80039d6:	4603      	mov	r3, r0
 80039d8:	4642      	mov	r2, r8
 80039da:	189b      	adds	r3, r3, r2
 80039dc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80039de:	464b      	mov	r3, r9
 80039e0:	460a      	mov	r2, r1
 80039e2:	eb42 0303 	adc.w	r3, r2, r3
 80039e6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80039e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	2200      	movs	r2, #0
 80039f0:	663b      	str	r3, [r7, #96]	@ 0x60
 80039f2:	667a      	str	r2, [r7, #100]	@ 0x64
 80039f4:	f04f 0200 	mov.w	r2, #0
 80039f8:	f04f 0300 	mov.w	r3, #0
 80039fc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003a00:	4649      	mov	r1, r9
 8003a02:	008b      	lsls	r3, r1, #2
 8003a04:	4641      	mov	r1, r8
 8003a06:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003a0a:	4641      	mov	r1, r8
 8003a0c:	008a      	lsls	r2, r1, #2
 8003a0e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003a12:	f7fc fc2d 	bl	8000270 <__aeabi_uldivmod>
 8003a16:	4602      	mov	r2, r0
 8003a18:	460b      	mov	r3, r1
 8003a1a:	4b0d      	ldr	r3, [pc, #52]	@ (8003a50 <UART_SetConfig+0x4e4>)
 8003a1c:	fba3 1302 	umull	r1, r3, r3, r2
 8003a20:	095b      	lsrs	r3, r3, #5
 8003a22:	2164      	movs	r1, #100	@ 0x64
 8003a24:	fb01 f303 	mul.w	r3, r1, r3
 8003a28:	1ad3      	subs	r3, r2, r3
 8003a2a:	011b      	lsls	r3, r3, #4
 8003a2c:	3332      	adds	r3, #50	@ 0x32
 8003a2e:	4a08      	ldr	r2, [pc, #32]	@ (8003a50 <UART_SetConfig+0x4e4>)
 8003a30:	fba2 2303 	umull	r2, r3, r2, r3
 8003a34:	095b      	lsrs	r3, r3, #5
 8003a36:	f003 020f 	and.w	r2, r3, #15
 8003a3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4422      	add	r2, r4
 8003a42:	609a      	str	r2, [r3, #8]
}
 8003a44:	bf00      	nop
 8003a46:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a50:	51eb851f 	.word	0x51eb851f

08003a54 <std>:
 8003a54:	2300      	movs	r3, #0
 8003a56:	b510      	push	{r4, lr}
 8003a58:	4604      	mov	r4, r0
 8003a5a:	e9c0 3300 	strd	r3, r3, [r0]
 8003a5e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003a62:	6083      	str	r3, [r0, #8]
 8003a64:	8181      	strh	r1, [r0, #12]
 8003a66:	6643      	str	r3, [r0, #100]	@ 0x64
 8003a68:	81c2      	strh	r2, [r0, #14]
 8003a6a:	6183      	str	r3, [r0, #24]
 8003a6c:	4619      	mov	r1, r3
 8003a6e:	2208      	movs	r2, #8
 8003a70:	305c      	adds	r0, #92	@ 0x5c
 8003a72:	f000 f9f9 	bl	8003e68 <memset>
 8003a76:	4b0d      	ldr	r3, [pc, #52]	@ (8003aac <std+0x58>)
 8003a78:	6263      	str	r3, [r4, #36]	@ 0x24
 8003a7a:	4b0d      	ldr	r3, [pc, #52]	@ (8003ab0 <std+0x5c>)
 8003a7c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003a7e:	4b0d      	ldr	r3, [pc, #52]	@ (8003ab4 <std+0x60>)
 8003a80:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003a82:	4b0d      	ldr	r3, [pc, #52]	@ (8003ab8 <std+0x64>)
 8003a84:	6323      	str	r3, [r4, #48]	@ 0x30
 8003a86:	4b0d      	ldr	r3, [pc, #52]	@ (8003abc <std+0x68>)
 8003a88:	6224      	str	r4, [r4, #32]
 8003a8a:	429c      	cmp	r4, r3
 8003a8c:	d006      	beq.n	8003a9c <std+0x48>
 8003a8e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003a92:	4294      	cmp	r4, r2
 8003a94:	d002      	beq.n	8003a9c <std+0x48>
 8003a96:	33d0      	adds	r3, #208	@ 0xd0
 8003a98:	429c      	cmp	r4, r3
 8003a9a:	d105      	bne.n	8003aa8 <std+0x54>
 8003a9c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003aa0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003aa4:	f000 ba58 	b.w	8003f58 <__retarget_lock_init_recursive>
 8003aa8:	bd10      	pop	{r4, pc}
 8003aaa:	bf00      	nop
 8003aac:	08003cb9 	.word	0x08003cb9
 8003ab0:	08003cdb 	.word	0x08003cdb
 8003ab4:	08003d13 	.word	0x08003d13
 8003ab8:	08003d37 	.word	0x08003d37
 8003abc:	20000284 	.word	0x20000284

08003ac0 <stdio_exit_handler>:
 8003ac0:	4a02      	ldr	r2, [pc, #8]	@ (8003acc <stdio_exit_handler+0xc>)
 8003ac2:	4903      	ldr	r1, [pc, #12]	@ (8003ad0 <stdio_exit_handler+0x10>)
 8003ac4:	4803      	ldr	r0, [pc, #12]	@ (8003ad4 <stdio_exit_handler+0x14>)
 8003ac6:	f000 b869 	b.w	8003b9c <_fwalk_sglue>
 8003aca:	bf00      	nop
 8003acc:	2000000c 	.word	0x2000000c
 8003ad0:	080047f5 	.word	0x080047f5
 8003ad4:	2000001c 	.word	0x2000001c

08003ad8 <cleanup_stdio>:
 8003ad8:	6841      	ldr	r1, [r0, #4]
 8003ada:	4b0c      	ldr	r3, [pc, #48]	@ (8003b0c <cleanup_stdio+0x34>)
 8003adc:	4299      	cmp	r1, r3
 8003ade:	b510      	push	{r4, lr}
 8003ae0:	4604      	mov	r4, r0
 8003ae2:	d001      	beq.n	8003ae8 <cleanup_stdio+0x10>
 8003ae4:	f000 fe86 	bl	80047f4 <_fflush_r>
 8003ae8:	68a1      	ldr	r1, [r4, #8]
 8003aea:	4b09      	ldr	r3, [pc, #36]	@ (8003b10 <cleanup_stdio+0x38>)
 8003aec:	4299      	cmp	r1, r3
 8003aee:	d002      	beq.n	8003af6 <cleanup_stdio+0x1e>
 8003af0:	4620      	mov	r0, r4
 8003af2:	f000 fe7f 	bl	80047f4 <_fflush_r>
 8003af6:	68e1      	ldr	r1, [r4, #12]
 8003af8:	4b06      	ldr	r3, [pc, #24]	@ (8003b14 <cleanup_stdio+0x3c>)
 8003afa:	4299      	cmp	r1, r3
 8003afc:	d004      	beq.n	8003b08 <cleanup_stdio+0x30>
 8003afe:	4620      	mov	r0, r4
 8003b00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b04:	f000 be76 	b.w	80047f4 <_fflush_r>
 8003b08:	bd10      	pop	{r4, pc}
 8003b0a:	bf00      	nop
 8003b0c:	20000284 	.word	0x20000284
 8003b10:	200002ec 	.word	0x200002ec
 8003b14:	20000354 	.word	0x20000354

08003b18 <global_stdio_init.part.0>:
 8003b18:	b510      	push	{r4, lr}
 8003b1a:	4b0b      	ldr	r3, [pc, #44]	@ (8003b48 <global_stdio_init.part.0+0x30>)
 8003b1c:	4c0b      	ldr	r4, [pc, #44]	@ (8003b4c <global_stdio_init.part.0+0x34>)
 8003b1e:	4a0c      	ldr	r2, [pc, #48]	@ (8003b50 <global_stdio_init.part.0+0x38>)
 8003b20:	601a      	str	r2, [r3, #0]
 8003b22:	4620      	mov	r0, r4
 8003b24:	2200      	movs	r2, #0
 8003b26:	2104      	movs	r1, #4
 8003b28:	f7ff ff94 	bl	8003a54 <std>
 8003b2c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003b30:	2201      	movs	r2, #1
 8003b32:	2109      	movs	r1, #9
 8003b34:	f7ff ff8e 	bl	8003a54 <std>
 8003b38:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003b3c:	2202      	movs	r2, #2
 8003b3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b42:	2112      	movs	r1, #18
 8003b44:	f7ff bf86 	b.w	8003a54 <std>
 8003b48:	200003bc 	.word	0x200003bc
 8003b4c:	20000284 	.word	0x20000284
 8003b50:	08003ac1 	.word	0x08003ac1

08003b54 <__sfp_lock_acquire>:
 8003b54:	4801      	ldr	r0, [pc, #4]	@ (8003b5c <__sfp_lock_acquire+0x8>)
 8003b56:	f000 ba00 	b.w	8003f5a <__retarget_lock_acquire_recursive>
 8003b5a:	bf00      	nop
 8003b5c:	200003c5 	.word	0x200003c5

08003b60 <__sfp_lock_release>:
 8003b60:	4801      	ldr	r0, [pc, #4]	@ (8003b68 <__sfp_lock_release+0x8>)
 8003b62:	f000 b9fb 	b.w	8003f5c <__retarget_lock_release_recursive>
 8003b66:	bf00      	nop
 8003b68:	200003c5 	.word	0x200003c5

08003b6c <__sinit>:
 8003b6c:	b510      	push	{r4, lr}
 8003b6e:	4604      	mov	r4, r0
 8003b70:	f7ff fff0 	bl	8003b54 <__sfp_lock_acquire>
 8003b74:	6a23      	ldr	r3, [r4, #32]
 8003b76:	b11b      	cbz	r3, 8003b80 <__sinit+0x14>
 8003b78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b7c:	f7ff bff0 	b.w	8003b60 <__sfp_lock_release>
 8003b80:	4b04      	ldr	r3, [pc, #16]	@ (8003b94 <__sinit+0x28>)
 8003b82:	6223      	str	r3, [r4, #32]
 8003b84:	4b04      	ldr	r3, [pc, #16]	@ (8003b98 <__sinit+0x2c>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d1f5      	bne.n	8003b78 <__sinit+0xc>
 8003b8c:	f7ff ffc4 	bl	8003b18 <global_stdio_init.part.0>
 8003b90:	e7f2      	b.n	8003b78 <__sinit+0xc>
 8003b92:	bf00      	nop
 8003b94:	08003ad9 	.word	0x08003ad9
 8003b98:	200003bc 	.word	0x200003bc

08003b9c <_fwalk_sglue>:
 8003b9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003ba0:	4607      	mov	r7, r0
 8003ba2:	4688      	mov	r8, r1
 8003ba4:	4614      	mov	r4, r2
 8003ba6:	2600      	movs	r6, #0
 8003ba8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003bac:	f1b9 0901 	subs.w	r9, r9, #1
 8003bb0:	d505      	bpl.n	8003bbe <_fwalk_sglue+0x22>
 8003bb2:	6824      	ldr	r4, [r4, #0]
 8003bb4:	2c00      	cmp	r4, #0
 8003bb6:	d1f7      	bne.n	8003ba8 <_fwalk_sglue+0xc>
 8003bb8:	4630      	mov	r0, r6
 8003bba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003bbe:	89ab      	ldrh	r3, [r5, #12]
 8003bc0:	2b01      	cmp	r3, #1
 8003bc2:	d907      	bls.n	8003bd4 <_fwalk_sglue+0x38>
 8003bc4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003bc8:	3301      	adds	r3, #1
 8003bca:	d003      	beq.n	8003bd4 <_fwalk_sglue+0x38>
 8003bcc:	4629      	mov	r1, r5
 8003bce:	4638      	mov	r0, r7
 8003bd0:	47c0      	blx	r8
 8003bd2:	4306      	orrs	r6, r0
 8003bd4:	3568      	adds	r5, #104	@ 0x68
 8003bd6:	e7e9      	b.n	8003bac <_fwalk_sglue+0x10>

08003bd8 <iprintf>:
 8003bd8:	b40f      	push	{r0, r1, r2, r3}
 8003bda:	b507      	push	{r0, r1, r2, lr}
 8003bdc:	4906      	ldr	r1, [pc, #24]	@ (8003bf8 <iprintf+0x20>)
 8003bde:	ab04      	add	r3, sp, #16
 8003be0:	6808      	ldr	r0, [r1, #0]
 8003be2:	f853 2b04 	ldr.w	r2, [r3], #4
 8003be6:	6881      	ldr	r1, [r0, #8]
 8003be8:	9301      	str	r3, [sp, #4]
 8003bea:	f000 fadb 	bl	80041a4 <_vfiprintf_r>
 8003bee:	b003      	add	sp, #12
 8003bf0:	f85d eb04 	ldr.w	lr, [sp], #4
 8003bf4:	b004      	add	sp, #16
 8003bf6:	4770      	bx	lr
 8003bf8:	20000018 	.word	0x20000018

08003bfc <_puts_r>:
 8003bfc:	6a03      	ldr	r3, [r0, #32]
 8003bfe:	b570      	push	{r4, r5, r6, lr}
 8003c00:	6884      	ldr	r4, [r0, #8]
 8003c02:	4605      	mov	r5, r0
 8003c04:	460e      	mov	r6, r1
 8003c06:	b90b      	cbnz	r3, 8003c0c <_puts_r+0x10>
 8003c08:	f7ff ffb0 	bl	8003b6c <__sinit>
 8003c0c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003c0e:	07db      	lsls	r3, r3, #31
 8003c10:	d405      	bmi.n	8003c1e <_puts_r+0x22>
 8003c12:	89a3      	ldrh	r3, [r4, #12]
 8003c14:	0598      	lsls	r0, r3, #22
 8003c16:	d402      	bmi.n	8003c1e <_puts_r+0x22>
 8003c18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003c1a:	f000 f99e 	bl	8003f5a <__retarget_lock_acquire_recursive>
 8003c1e:	89a3      	ldrh	r3, [r4, #12]
 8003c20:	0719      	lsls	r1, r3, #28
 8003c22:	d502      	bpl.n	8003c2a <_puts_r+0x2e>
 8003c24:	6923      	ldr	r3, [r4, #16]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d135      	bne.n	8003c96 <_puts_r+0x9a>
 8003c2a:	4621      	mov	r1, r4
 8003c2c:	4628      	mov	r0, r5
 8003c2e:	f000 f8c5 	bl	8003dbc <__swsetup_r>
 8003c32:	b380      	cbz	r0, 8003c96 <_puts_r+0x9a>
 8003c34:	f04f 35ff 	mov.w	r5, #4294967295
 8003c38:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003c3a:	07da      	lsls	r2, r3, #31
 8003c3c:	d405      	bmi.n	8003c4a <_puts_r+0x4e>
 8003c3e:	89a3      	ldrh	r3, [r4, #12]
 8003c40:	059b      	lsls	r3, r3, #22
 8003c42:	d402      	bmi.n	8003c4a <_puts_r+0x4e>
 8003c44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003c46:	f000 f989 	bl	8003f5c <__retarget_lock_release_recursive>
 8003c4a:	4628      	mov	r0, r5
 8003c4c:	bd70      	pop	{r4, r5, r6, pc}
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	da04      	bge.n	8003c5c <_puts_r+0x60>
 8003c52:	69a2      	ldr	r2, [r4, #24]
 8003c54:	429a      	cmp	r2, r3
 8003c56:	dc17      	bgt.n	8003c88 <_puts_r+0x8c>
 8003c58:	290a      	cmp	r1, #10
 8003c5a:	d015      	beq.n	8003c88 <_puts_r+0x8c>
 8003c5c:	6823      	ldr	r3, [r4, #0]
 8003c5e:	1c5a      	adds	r2, r3, #1
 8003c60:	6022      	str	r2, [r4, #0]
 8003c62:	7019      	strb	r1, [r3, #0]
 8003c64:	68a3      	ldr	r3, [r4, #8]
 8003c66:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003c6a:	3b01      	subs	r3, #1
 8003c6c:	60a3      	str	r3, [r4, #8]
 8003c6e:	2900      	cmp	r1, #0
 8003c70:	d1ed      	bne.n	8003c4e <_puts_r+0x52>
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	da11      	bge.n	8003c9a <_puts_r+0x9e>
 8003c76:	4622      	mov	r2, r4
 8003c78:	210a      	movs	r1, #10
 8003c7a:	4628      	mov	r0, r5
 8003c7c:	f000 f85f 	bl	8003d3e <__swbuf_r>
 8003c80:	3001      	adds	r0, #1
 8003c82:	d0d7      	beq.n	8003c34 <_puts_r+0x38>
 8003c84:	250a      	movs	r5, #10
 8003c86:	e7d7      	b.n	8003c38 <_puts_r+0x3c>
 8003c88:	4622      	mov	r2, r4
 8003c8a:	4628      	mov	r0, r5
 8003c8c:	f000 f857 	bl	8003d3e <__swbuf_r>
 8003c90:	3001      	adds	r0, #1
 8003c92:	d1e7      	bne.n	8003c64 <_puts_r+0x68>
 8003c94:	e7ce      	b.n	8003c34 <_puts_r+0x38>
 8003c96:	3e01      	subs	r6, #1
 8003c98:	e7e4      	b.n	8003c64 <_puts_r+0x68>
 8003c9a:	6823      	ldr	r3, [r4, #0]
 8003c9c:	1c5a      	adds	r2, r3, #1
 8003c9e:	6022      	str	r2, [r4, #0]
 8003ca0:	220a      	movs	r2, #10
 8003ca2:	701a      	strb	r2, [r3, #0]
 8003ca4:	e7ee      	b.n	8003c84 <_puts_r+0x88>
	...

08003ca8 <puts>:
 8003ca8:	4b02      	ldr	r3, [pc, #8]	@ (8003cb4 <puts+0xc>)
 8003caa:	4601      	mov	r1, r0
 8003cac:	6818      	ldr	r0, [r3, #0]
 8003cae:	f7ff bfa5 	b.w	8003bfc <_puts_r>
 8003cb2:	bf00      	nop
 8003cb4:	20000018 	.word	0x20000018

08003cb8 <__sread>:
 8003cb8:	b510      	push	{r4, lr}
 8003cba:	460c      	mov	r4, r1
 8003cbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003cc0:	f000 f8fc 	bl	8003ebc <_read_r>
 8003cc4:	2800      	cmp	r0, #0
 8003cc6:	bfab      	itete	ge
 8003cc8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003cca:	89a3      	ldrhlt	r3, [r4, #12]
 8003ccc:	181b      	addge	r3, r3, r0
 8003cce:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003cd2:	bfac      	ite	ge
 8003cd4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003cd6:	81a3      	strhlt	r3, [r4, #12]
 8003cd8:	bd10      	pop	{r4, pc}

08003cda <__swrite>:
 8003cda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003cde:	461f      	mov	r7, r3
 8003ce0:	898b      	ldrh	r3, [r1, #12]
 8003ce2:	05db      	lsls	r3, r3, #23
 8003ce4:	4605      	mov	r5, r0
 8003ce6:	460c      	mov	r4, r1
 8003ce8:	4616      	mov	r6, r2
 8003cea:	d505      	bpl.n	8003cf8 <__swrite+0x1e>
 8003cec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003cf0:	2302      	movs	r3, #2
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	f000 f8d0 	bl	8003e98 <_lseek_r>
 8003cf8:	89a3      	ldrh	r3, [r4, #12]
 8003cfa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003cfe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003d02:	81a3      	strh	r3, [r4, #12]
 8003d04:	4632      	mov	r2, r6
 8003d06:	463b      	mov	r3, r7
 8003d08:	4628      	mov	r0, r5
 8003d0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003d0e:	f000 b8e7 	b.w	8003ee0 <_write_r>

08003d12 <__sseek>:
 8003d12:	b510      	push	{r4, lr}
 8003d14:	460c      	mov	r4, r1
 8003d16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d1a:	f000 f8bd 	bl	8003e98 <_lseek_r>
 8003d1e:	1c43      	adds	r3, r0, #1
 8003d20:	89a3      	ldrh	r3, [r4, #12]
 8003d22:	bf15      	itete	ne
 8003d24:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003d26:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003d2a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003d2e:	81a3      	strheq	r3, [r4, #12]
 8003d30:	bf18      	it	ne
 8003d32:	81a3      	strhne	r3, [r4, #12]
 8003d34:	bd10      	pop	{r4, pc}

08003d36 <__sclose>:
 8003d36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d3a:	f000 b89d 	b.w	8003e78 <_close_r>

08003d3e <__swbuf_r>:
 8003d3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d40:	460e      	mov	r6, r1
 8003d42:	4614      	mov	r4, r2
 8003d44:	4605      	mov	r5, r0
 8003d46:	b118      	cbz	r0, 8003d50 <__swbuf_r+0x12>
 8003d48:	6a03      	ldr	r3, [r0, #32]
 8003d4a:	b90b      	cbnz	r3, 8003d50 <__swbuf_r+0x12>
 8003d4c:	f7ff ff0e 	bl	8003b6c <__sinit>
 8003d50:	69a3      	ldr	r3, [r4, #24]
 8003d52:	60a3      	str	r3, [r4, #8]
 8003d54:	89a3      	ldrh	r3, [r4, #12]
 8003d56:	071a      	lsls	r2, r3, #28
 8003d58:	d501      	bpl.n	8003d5e <__swbuf_r+0x20>
 8003d5a:	6923      	ldr	r3, [r4, #16]
 8003d5c:	b943      	cbnz	r3, 8003d70 <__swbuf_r+0x32>
 8003d5e:	4621      	mov	r1, r4
 8003d60:	4628      	mov	r0, r5
 8003d62:	f000 f82b 	bl	8003dbc <__swsetup_r>
 8003d66:	b118      	cbz	r0, 8003d70 <__swbuf_r+0x32>
 8003d68:	f04f 37ff 	mov.w	r7, #4294967295
 8003d6c:	4638      	mov	r0, r7
 8003d6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d70:	6823      	ldr	r3, [r4, #0]
 8003d72:	6922      	ldr	r2, [r4, #16]
 8003d74:	1a98      	subs	r0, r3, r2
 8003d76:	6963      	ldr	r3, [r4, #20]
 8003d78:	b2f6      	uxtb	r6, r6
 8003d7a:	4283      	cmp	r3, r0
 8003d7c:	4637      	mov	r7, r6
 8003d7e:	dc05      	bgt.n	8003d8c <__swbuf_r+0x4e>
 8003d80:	4621      	mov	r1, r4
 8003d82:	4628      	mov	r0, r5
 8003d84:	f000 fd36 	bl	80047f4 <_fflush_r>
 8003d88:	2800      	cmp	r0, #0
 8003d8a:	d1ed      	bne.n	8003d68 <__swbuf_r+0x2a>
 8003d8c:	68a3      	ldr	r3, [r4, #8]
 8003d8e:	3b01      	subs	r3, #1
 8003d90:	60a3      	str	r3, [r4, #8]
 8003d92:	6823      	ldr	r3, [r4, #0]
 8003d94:	1c5a      	adds	r2, r3, #1
 8003d96:	6022      	str	r2, [r4, #0]
 8003d98:	701e      	strb	r6, [r3, #0]
 8003d9a:	6962      	ldr	r2, [r4, #20]
 8003d9c:	1c43      	adds	r3, r0, #1
 8003d9e:	429a      	cmp	r2, r3
 8003da0:	d004      	beq.n	8003dac <__swbuf_r+0x6e>
 8003da2:	89a3      	ldrh	r3, [r4, #12]
 8003da4:	07db      	lsls	r3, r3, #31
 8003da6:	d5e1      	bpl.n	8003d6c <__swbuf_r+0x2e>
 8003da8:	2e0a      	cmp	r6, #10
 8003daa:	d1df      	bne.n	8003d6c <__swbuf_r+0x2e>
 8003dac:	4621      	mov	r1, r4
 8003dae:	4628      	mov	r0, r5
 8003db0:	f000 fd20 	bl	80047f4 <_fflush_r>
 8003db4:	2800      	cmp	r0, #0
 8003db6:	d0d9      	beq.n	8003d6c <__swbuf_r+0x2e>
 8003db8:	e7d6      	b.n	8003d68 <__swbuf_r+0x2a>
	...

08003dbc <__swsetup_r>:
 8003dbc:	b538      	push	{r3, r4, r5, lr}
 8003dbe:	4b29      	ldr	r3, [pc, #164]	@ (8003e64 <__swsetup_r+0xa8>)
 8003dc0:	4605      	mov	r5, r0
 8003dc2:	6818      	ldr	r0, [r3, #0]
 8003dc4:	460c      	mov	r4, r1
 8003dc6:	b118      	cbz	r0, 8003dd0 <__swsetup_r+0x14>
 8003dc8:	6a03      	ldr	r3, [r0, #32]
 8003dca:	b90b      	cbnz	r3, 8003dd0 <__swsetup_r+0x14>
 8003dcc:	f7ff fece 	bl	8003b6c <__sinit>
 8003dd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003dd4:	0719      	lsls	r1, r3, #28
 8003dd6:	d422      	bmi.n	8003e1e <__swsetup_r+0x62>
 8003dd8:	06da      	lsls	r2, r3, #27
 8003dda:	d407      	bmi.n	8003dec <__swsetup_r+0x30>
 8003ddc:	2209      	movs	r2, #9
 8003dde:	602a      	str	r2, [r5, #0]
 8003de0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003de4:	81a3      	strh	r3, [r4, #12]
 8003de6:	f04f 30ff 	mov.w	r0, #4294967295
 8003dea:	e033      	b.n	8003e54 <__swsetup_r+0x98>
 8003dec:	0758      	lsls	r0, r3, #29
 8003dee:	d512      	bpl.n	8003e16 <__swsetup_r+0x5a>
 8003df0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003df2:	b141      	cbz	r1, 8003e06 <__swsetup_r+0x4a>
 8003df4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003df8:	4299      	cmp	r1, r3
 8003dfa:	d002      	beq.n	8003e02 <__swsetup_r+0x46>
 8003dfc:	4628      	mov	r0, r5
 8003dfe:	f000 f8af 	bl	8003f60 <_free_r>
 8003e02:	2300      	movs	r3, #0
 8003e04:	6363      	str	r3, [r4, #52]	@ 0x34
 8003e06:	89a3      	ldrh	r3, [r4, #12]
 8003e08:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003e0c:	81a3      	strh	r3, [r4, #12]
 8003e0e:	2300      	movs	r3, #0
 8003e10:	6063      	str	r3, [r4, #4]
 8003e12:	6923      	ldr	r3, [r4, #16]
 8003e14:	6023      	str	r3, [r4, #0]
 8003e16:	89a3      	ldrh	r3, [r4, #12]
 8003e18:	f043 0308 	orr.w	r3, r3, #8
 8003e1c:	81a3      	strh	r3, [r4, #12]
 8003e1e:	6923      	ldr	r3, [r4, #16]
 8003e20:	b94b      	cbnz	r3, 8003e36 <__swsetup_r+0x7a>
 8003e22:	89a3      	ldrh	r3, [r4, #12]
 8003e24:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003e28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e2c:	d003      	beq.n	8003e36 <__swsetup_r+0x7a>
 8003e2e:	4621      	mov	r1, r4
 8003e30:	4628      	mov	r0, r5
 8003e32:	f000 fd2d 	bl	8004890 <__smakebuf_r>
 8003e36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e3a:	f013 0201 	ands.w	r2, r3, #1
 8003e3e:	d00a      	beq.n	8003e56 <__swsetup_r+0x9a>
 8003e40:	2200      	movs	r2, #0
 8003e42:	60a2      	str	r2, [r4, #8]
 8003e44:	6962      	ldr	r2, [r4, #20]
 8003e46:	4252      	negs	r2, r2
 8003e48:	61a2      	str	r2, [r4, #24]
 8003e4a:	6922      	ldr	r2, [r4, #16]
 8003e4c:	b942      	cbnz	r2, 8003e60 <__swsetup_r+0xa4>
 8003e4e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003e52:	d1c5      	bne.n	8003de0 <__swsetup_r+0x24>
 8003e54:	bd38      	pop	{r3, r4, r5, pc}
 8003e56:	0799      	lsls	r1, r3, #30
 8003e58:	bf58      	it	pl
 8003e5a:	6962      	ldrpl	r2, [r4, #20]
 8003e5c:	60a2      	str	r2, [r4, #8]
 8003e5e:	e7f4      	b.n	8003e4a <__swsetup_r+0x8e>
 8003e60:	2000      	movs	r0, #0
 8003e62:	e7f7      	b.n	8003e54 <__swsetup_r+0x98>
 8003e64:	20000018 	.word	0x20000018

08003e68 <memset>:
 8003e68:	4402      	add	r2, r0
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d100      	bne.n	8003e72 <memset+0xa>
 8003e70:	4770      	bx	lr
 8003e72:	f803 1b01 	strb.w	r1, [r3], #1
 8003e76:	e7f9      	b.n	8003e6c <memset+0x4>

08003e78 <_close_r>:
 8003e78:	b538      	push	{r3, r4, r5, lr}
 8003e7a:	4d06      	ldr	r5, [pc, #24]	@ (8003e94 <_close_r+0x1c>)
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	4604      	mov	r4, r0
 8003e80:	4608      	mov	r0, r1
 8003e82:	602b      	str	r3, [r5, #0]
 8003e84:	f7fd fcc8 	bl	8001818 <_close>
 8003e88:	1c43      	adds	r3, r0, #1
 8003e8a:	d102      	bne.n	8003e92 <_close_r+0x1a>
 8003e8c:	682b      	ldr	r3, [r5, #0]
 8003e8e:	b103      	cbz	r3, 8003e92 <_close_r+0x1a>
 8003e90:	6023      	str	r3, [r4, #0]
 8003e92:	bd38      	pop	{r3, r4, r5, pc}
 8003e94:	200003c0 	.word	0x200003c0

08003e98 <_lseek_r>:
 8003e98:	b538      	push	{r3, r4, r5, lr}
 8003e9a:	4d07      	ldr	r5, [pc, #28]	@ (8003eb8 <_lseek_r+0x20>)
 8003e9c:	4604      	mov	r4, r0
 8003e9e:	4608      	mov	r0, r1
 8003ea0:	4611      	mov	r1, r2
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	602a      	str	r2, [r5, #0]
 8003ea6:	461a      	mov	r2, r3
 8003ea8:	f7fd fcdd 	bl	8001866 <_lseek>
 8003eac:	1c43      	adds	r3, r0, #1
 8003eae:	d102      	bne.n	8003eb6 <_lseek_r+0x1e>
 8003eb0:	682b      	ldr	r3, [r5, #0]
 8003eb2:	b103      	cbz	r3, 8003eb6 <_lseek_r+0x1e>
 8003eb4:	6023      	str	r3, [r4, #0]
 8003eb6:	bd38      	pop	{r3, r4, r5, pc}
 8003eb8:	200003c0 	.word	0x200003c0

08003ebc <_read_r>:
 8003ebc:	b538      	push	{r3, r4, r5, lr}
 8003ebe:	4d07      	ldr	r5, [pc, #28]	@ (8003edc <_read_r+0x20>)
 8003ec0:	4604      	mov	r4, r0
 8003ec2:	4608      	mov	r0, r1
 8003ec4:	4611      	mov	r1, r2
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	602a      	str	r2, [r5, #0]
 8003eca:	461a      	mov	r2, r3
 8003ecc:	f7fd fc87 	bl	80017de <_read>
 8003ed0:	1c43      	adds	r3, r0, #1
 8003ed2:	d102      	bne.n	8003eda <_read_r+0x1e>
 8003ed4:	682b      	ldr	r3, [r5, #0]
 8003ed6:	b103      	cbz	r3, 8003eda <_read_r+0x1e>
 8003ed8:	6023      	str	r3, [r4, #0]
 8003eda:	bd38      	pop	{r3, r4, r5, pc}
 8003edc:	200003c0 	.word	0x200003c0

08003ee0 <_write_r>:
 8003ee0:	b538      	push	{r3, r4, r5, lr}
 8003ee2:	4d07      	ldr	r5, [pc, #28]	@ (8003f00 <_write_r+0x20>)
 8003ee4:	4604      	mov	r4, r0
 8003ee6:	4608      	mov	r0, r1
 8003ee8:	4611      	mov	r1, r2
 8003eea:	2200      	movs	r2, #0
 8003eec:	602a      	str	r2, [r5, #0]
 8003eee:	461a      	mov	r2, r3
 8003ef0:	f7fc ff18 	bl	8000d24 <_write>
 8003ef4:	1c43      	adds	r3, r0, #1
 8003ef6:	d102      	bne.n	8003efe <_write_r+0x1e>
 8003ef8:	682b      	ldr	r3, [r5, #0]
 8003efa:	b103      	cbz	r3, 8003efe <_write_r+0x1e>
 8003efc:	6023      	str	r3, [r4, #0]
 8003efe:	bd38      	pop	{r3, r4, r5, pc}
 8003f00:	200003c0 	.word	0x200003c0

08003f04 <__errno>:
 8003f04:	4b01      	ldr	r3, [pc, #4]	@ (8003f0c <__errno+0x8>)
 8003f06:	6818      	ldr	r0, [r3, #0]
 8003f08:	4770      	bx	lr
 8003f0a:	bf00      	nop
 8003f0c:	20000018 	.word	0x20000018

08003f10 <__libc_init_array>:
 8003f10:	b570      	push	{r4, r5, r6, lr}
 8003f12:	4d0d      	ldr	r5, [pc, #52]	@ (8003f48 <__libc_init_array+0x38>)
 8003f14:	4c0d      	ldr	r4, [pc, #52]	@ (8003f4c <__libc_init_array+0x3c>)
 8003f16:	1b64      	subs	r4, r4, r5
 8003f18:	10a4      	asrs	r4, r4, #2
 8003f1a:	2600      	movs	r6, #0
 8003f1c:	42a6      	cmp	r6, r4
 8003f1e:	d109      	bne.n	8003f34 <__libc_init_array+0x24>
 8003f20:	4d0b      	ldr	r5, [pc, #44]	@ (8003f50 <__libc_init_array+0x40>)
 8003f22:	4c0c      	ldr	r4, [pc, #48]	@ (8003f54 <__libc_init_array+0x44>)
 8003f24:	f000 fd22 	bl	800496c <_init>
 8003f28:	1b64      	subs	r4, r4, r5
 8003f2a:	10a4      	asrs	r4, r4, #2
 8003f2c:	2600      	movs	r6, #0
 8003f2e:	42a6      	cmp	r6, r4
 8003f30:	d105      	bne.n	8003f3e <__libc_init_array+0x2e>
 8003f32:	bd70      	pop	{r4, r5, r6, pc}
 8003f34:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f38:	4798      	blx	r3
 8003f3a:	3601      	adds	r6, #1
 8003f3c:	e7ee      	b.n	8003f1c <__libc_init_array+0xc>
 8003f3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f42:	4798      	blx	r3
 8003f44:	3601      	adds	r6, #1
 8003f46:	e7f2      	b.n	8003f2e <__libc_init_array+0x1e>
 8003f48:	080050f0 	.word	0x080050f0
 8003f4c:	080050f0 	.word	0x080050f0
 8003f50:	080050f0 	.word	0x080050f0
 8003f54:	080050f4 	.word	0x080050f4

08003f58 <__retarget_lock_init_recursive>:
 8003f58:	4770      	bx	lr

08003f5a <__retarget_lock_acquire_recursive>:
 8003f5a:	4770      	bx	lr

08003f5c <__retarget_lock_release_recursive>:
 8003f5c:	4770      	bx	lr
	...

08003f60 <_free_r>:
 8003f60:	b538      	push	{r3, r4, r5, lr}
 8003f62:	4605      	mov	r5, r0
 8003f64:	2900      	cmp	r1, #0
 8003f66:	d041      	beq.n	8003fec <_free_r+0x8c>
 8003f68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f6c:	1f0c      	subs	r4, r1, #4
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	bfb8      	it	lt
 8003f72:	18e4      	addlt	r4, r4, r3
 8003f74:	f000 f8e0 	bl	8004138 <__malloc_lock>
 8003f78:	4a1d      	ldr	r2, [pc, #116]	@ (8003ff0 <_free_r+0x90>)
 8003f7a:	6813      	ldr	r3, [r2, #0]
 8003f7c:	b933      	cbnz	r3, 8003f8c <_free_r+0x2c>
 8003f7e:	6063      	str	r3, [r4, #4]
 8003f80:	6014      	str	r4, [r2, #0]
 8003f82:	4628      	mov	r0, r5
 8003f84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003f88:	f000 b8dc 	b.w	8004144 <__malloc_unlock>
 8003f8c:	42a3      	cmp	r3, r4
 8003f8e:	d908      	bls.n	8003fa2 <_free_r+0x42>
 8003f90:	6820      	ldr	r0, [r4, #0]
 8003f92:	1821      	adds	r1, r4, r0
 8003f94:	428b      	cmp	r3, r1
 8003f96:	bf01      	itttt	eq
 8003f98:	6819      	ldreq	r1, [r3, #0]
 8003f9a:	685b      	ldreq	r3, [r3, #4]
 8003f9c:	1809      	addeq	r1, r1, r0
 8003f9e:	6021      	streq	r1, [r4, #0]
 8003fa0:	e7ed      	b.n	8003f7e <_free_r+0x1e>
 8003fa2:	461a      	mov	r2, r3
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	b10b      	cbz	r3, 8003fac <_free_r+0x4c>
 8003fa8:	42a3      	cmp	r3, r4
 8003faa:	d9fa      	bls.n	8003fa2 <_free_r+0x42>
 8003fac:	6811      	ldr	r1, [r2, #0]
 8003fae:	1850      	adds	r0, r2, r1
 8003fb0:	42a0      	cmp	r0, r4
 8003fb2:	d10b      	bne.n	8003fcc <_free_r+0x6c>
 8003fb4:	6820      	ldr	r0, [r4, #0]
 8003fb6:	4401      	add	r1, r0
 8003fb8:	1850      	adds	r0, r2, r1
 8003fba:	4283      	cmp	r3, r0
 8003fbc:	6011      	str	r1, [r2, #0]
 8003fbe:	d1e0      	bne.n	8003f82 <_free_r+0x22>
 8003fc0:	6818      	ldr	r0, [r3, #0]
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	6053      	str	r3, [r2, #4]
 8003fc6:	4408      	add	r0, r1
 8003fc8:	6010      	str	r0, [r2, #0]
 8003fca:	e7da      	b.n	8003f82 <_free_r+0x22>
 8003fcc:	d902      	bls.n	8003fd4 <_free_r+0x74>
 8003fce:	230c      	movs	r3, #12
 8003fd0:	602b      	str	r3, [r5, #0]
 8003fd2:	e7d6      	b.n	8003f82 <_free_r+0x22>
 8003fd4:	6820      	ldr	r0, [r4, #0]
 8003fd6:	1821      	adds	r1, r4, r0
 8003fd8:	428b      	cmp	r3, r1
 8003fda:	bf04      	itt	eq
 8003fdc:	6819      	ldreq	r1, [r3, #0]
 8003fde:	685b      	ldreq	r3, [r3, #4]
 8003fe0:	6063      	str	r3, [r4, #4]
 8003fe2:	bf04      	itt	eq
 8003fe4:	1809      	addeq	r1, r1, r0
 8003fe6:	6021      	streq	r1, [r4, #0]
 8003fe8:	6054      	str	r4, [r2, #4]
 8003fea:	e7ca      	b.n	8003f82 <_free_r+0x22>
 8003fec:	bd38      	pop	{r3, r4, r5, pc}
 8003fee:	bf00      	nop
 8003ff0:	200003cc 	.word	0x200003cc

08003ff4 <sbrk_aligned>:
 8003ff4:	b570      	push	{r4, r5, r6, lr}
 8003ff6:	4e0f      	ldr	r6, [pc, #60]	@ (8004034 <sbrk_aligned+0x40>)
 8003ff8:	460c      	mov	r4, r1
 8003ffa:	6831      	ldr	r1, [r6, #0]
 8003ffc:	4605      	mov	r5, r0
 8003ffe:	b911      	cbnz	r1, 8004006 <sbrk_aligned+0x12>
 8004000:	f000 fca4 	bl	800494c <_sbrk_r>
 8004004:	6030      	str	r0, [r6, #0]
 8004006:	4621      	mov	r1, r4
 8004008:	4628      	mov	r0, r5
 800400a:	f000 fc9f 	bl	800494c <_sbrk_r>
 800400e:	1c43      	adds	r3, r0, #1
 8004010:	d103      	bne.n	800401a <sbrk_aligned+0x26>
 8004012:	f04f 34ff 	mov.w	r4, #4294967295
 8004016:	4620      	mov	r0, r4
 8004018:	bd70      	pop	{r4, r5, r6, pc}
 800401a:	1cc4      	adds	r4, r0, #3
 800401c:	f024 0403 	bic.w	r4, r4, #3
 8004020:	42a0      	cmp	r0, r4
 8004022:	d0f8      	beq.n	8004016 <sbrk_aligned+0x22>
 8004024:	1a21      	subs	r1, r4, r0
 8004026:	4628      	mov	r0, r5
 8004028:	f000 fc90 	bl	800494c <_sbrk_r>
 800402c:	3001      	adds	r0, #1
 800402e:	d1f2      	bne.n	8004016 <sbrk_aligned+0x22>
 8004030:	e7ef      	b.n	8004012 <sbrk_aligned+0x1e>
 8004032:	bf00      	nop
 8004034:	200003c8 	.word	0x200003c8

08004038 <_malloc_r>:
 8004038:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800403c:	1ccd      	adds	r5, r1, #3
 800403e:	f025 0503 	bic.w	r5, r5, #3
 8004042:	3508      	adds	r5, #8
 8004044:	2d0c      	cmp	r5, #12
 8004046:	bf38      	it	cc
 8004048:	250c      	movcc	r5, #12
 800404a:	2d00      	cmp	r5, #0
 800404c:	4606      	mov	r6, r0
 800404e:	db01      	blt.n	8004054 <_malloc_r+0x1c>
 8004050:	42a9      	cmp	r1, r5
 8004052:	d904      	bls.n	800405e <_malloc_r+0x26>
 8004054:	230c      	movs	r3, #12
 8004056:	6033      	str	r3, [r6, #0]
 8004058:	2000      	movs	r0, #0
 800405a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800405e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004134 <_malloc_r+0xfc>
 8004062:	f000 f869 	bl	8004138 <__malloc_lock>
 8004066:	f8d8 3000 	ldr.w	r3, [r8]
 800406a:	461c      	mov	r4, r3
 800406c:	bb44      	cbnz	r4, 80040c0 <_malloc_r+0x88>
 800406e:	4629      	mov	r1, r5
 8004070:	4630      	mov	r0, r6
 8004072:	f7ff ffbf 	bl	8003ff4 <sbrk_aligned>
 8004076:	1c43      	adds	r3, r0, #1
 8004078:	4604      	mov	r4, r0
 800407a:	d158      	bne.n	800412e <_malloc_r+0xf6>
 800407c:	f8d8 4000 	ldr.w	r4, [r8]
 8004080:	4627      	mov	r7, r4
 8004082:	2f00      	cmp	r7, #0
 8004084:	d143      	bne.n	800410e <_malloc_r+0xd6>
 8004086:	2c00      	cmp	r4, #0
 8004088:	d04b      	beq.n	8004122 <_malloc_r+0xea>
 800408a:	6823      	ldr	r3, [r4, #0]
 800408c:	4639      	mov	r1, r7
 800408e:	4630      	mov	r0, r6
 8004090:	eb04 0903 	add.w	r9, r4, r3
 8004094:	f000 fc5a 	bl	800494c <_sbrk_r>
 8004098:	4581      	cmp	r9, r0
 800409a:	d142      	bne.n	8004122 <_malloc_r+0xea>
 800409c:	6821      	ldr	r1, [r4, #0]
 800409e:	1a6d      	subs	r5, r5, r1
 80040a0:	4629      	mov	r1, r5
 80040a2:	4630      	mov	r0, r6
 80040a4:	f7ff ffa6 	bl	8003ff4 <sbrk_aligned>
 80040a8:	3001      	adds	r0, #1
 80040aa:	d03a      	beq.n	8004122 <_malloc_r+0xea>
 80040ac:	6823      	ldr	r3, [r4, #0]
 80040ae:	442b      	add	r3, r5
 80040b0:	6023      	str	r3, [r4, #0]
 80040b2:	f8d8 3000 	ldr.w	r3, [r8]
 80040b6:	685a      	ldr	r2, [r3, #4]
 80040b8:	bb62      	cbnz	r2, 8004114 <_malloc_r+0xdc>
 80040ba:	f8c8 7000 	str.w	r7, [r8]
 80040be:	e00f      	b.n	80040e0 <_malloc_r+0xa8>
 80040c0:	6822      	ldr	r2, [r4, #0]
 80040c2:	1b52      	subs	r2, r2, r5
 80040c4:	d420      	bmi.n	8004108 <_malloc_r+0xd0>
 80040c6:	2a0b      	cmp	r2, #11
 80040c8:	d917      	bls.n	80040fa <_malloc_r+0xc2>
 80040ca:	1961      	adds	r1, r4, r5
 80040cc:	42a3      	cmp	r3, r4
 80040ce:	6025      	str	r5, [r4, #0]
 80040d0:	bf18      	it	ne
 80040d2:	6059      	strne	r1, [r3, #4]
 80040d4:	6863      	ldr	r3, [r4, #4]
 80040d6:	bf08      	it	eq
 80040d8:	f8c8 1000 	streq.w	r1, [r8]
 80040dc:	5162      	str	r2, [r4, r5]
 80040de:	604b      	str	r3, [r1, #4]
 80040e0:	4630      	mov	r0, r6
 80040e2:	f000 f82f 	bl	8004144 <__malloc_unlock>
 80040e6:	f104 000b 	add.w	r0, r4, #11
 80040ea:	1d23      	adds	r3, r4, #4
 80040ec:	f020 0007 	bic.w	r0, r0, #7
 80040f0:	1ac2      	subs	r2, r0, r3
 80040f2:	bf1c      	itt	ne
 80040f4:	1a1b      	subne	r3, r3, r0
 80040f6:	50a3      	strne	r3, [r4, r2]
 80040f8:	e7af      	b.n	800405a <_malloc_r+0x22>
 80040fa:	6862      	ldr	r2, [r4, #4]
 80040fc:	42a3      	cmp	r3, r4
 80040fe:	bf0c      	ite	eq
 8004100:	f8c8 2000 	streq.w	r2, [r8]
 8004104:	605a      	strne	r2, [r3, #4]
 8004106:	e7eb      	b.n	80040e0 <_malloc_r+0xa8>
 8004108:	4623      	mov	r3, r4
 800410a:	6864      	ldr	r4, [r4, #4]
 800410c:	e7ae      	b.n	800406c <_malloc_r+0x34>
 800410e:	463c      	mov	r4, r7
 8004110:	687f      	ldr	r7, [r7, #4]
 8004112:	e7b6      	b.n	8004082 <_malloc_r+0x4a>
 8004114:	461a      	mov	r2, r3
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	42a3      	cmp	r3, r4
 800411a:	d1fb      	bne.n	8004114 <_malloc_r+0xdc>
 800411c:	2300      	movs	r3, #0
 800411e:	6053      	str	r3, [r2, #4]
 8004120:	e7de      	b.n	80040e0 <_malloc_r+0xa8>
 8004122:	230c      	movs	r3, #12
 8004124:	6033      	str	r3, [r6, #0]
 8004126:	4630      	mov	r0, r6
 8004128:	f000 f80c 	bl	8004144 <__malloc_unlock>
 800412c:	e794      	b.n	8004058 <_malloc_r+0x20>
 800412e:	6005      	str	r5, [r0, #0]
 8004130:	e7d6      	b.n	80040e0 <_malloc_r+0xa8>
 8004132:	bf00      	nop
 8004134:	200003cc 	.word	0x200003cc

08004138 <__malloc_lock>:
 8004138:	4801      	ldr	r0, [pc, #4]	@ (8004140 <__malloc_lock+0x8>)
 800413a:	f7ff bf0e 	b.w	8003f5a <__retarget_lock_acquire_recursive>
 800413e:	bf00      	nop
 8004140:	200003c4 	.word	0x200003c4

08004144 <__malloc_unlock>:
 8004144:	4801      	ldr	r0, [pc, #4]	@ (800414c <__malloc_unlock+0x8>)
 8004146:	f7ff bf09 	b.w	8003f5c <__retarget_lock_release_recursive>
 800414a:	bf00      	nop
 800414c:	200003c4 	.word	0x200003c4

08004150 <__sfputc_r>:
 8004150:	6893      	ldr	r3, [r2, #8]
 8004152:	3b01      	subs	r3, #1
 8004154:	2b00      	cmp	r3, #0
 8004156:	b410      	push	{r4}
 8004158:	6093      	str	r3, [r2, #8]
 800415a:	da08      	bge.n	800416e <__sfputc_r+0x1e>
 800415c:	6994      	ldr	r4, [r2, #24]
 800415e:	42a3      	cmp	r3, r4
 8004160:	db01      	blt.n	8004166 <__sfputc_r+0x16>
 8004162:	290a      	cmp	r1, #10
 8004164:	d103      	bne.n	800416e <__sfputc_r+0x1e>
 8004166:	f85d 4b04 	ldr.w	r4, [sp], #4
 800416a:	f7ff bde8 	b.w	8003d3e <__swbuf_r>
 800416e:	6813      	ldr	r3, [r2, #0]
 8004170:	1c58      	adds	r0, r3, #1
 8004172:	6010      	str	r0, [r2, #0]
 8004174:	7019      	strb	r1, [r3, #0]
 8004176:	4608      	mov	r0, r1
 8004178:	f85d 4b04 	ldr.w	r4, [sp], #4
 800417c:	4770      	bx	lr

0800417e <__sfputs_r>:
 800417e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004180:	4606      	mov	r6, r0
 8004182:	460f      	mov	r7, r1
 8004184:	4614      	mov	r4, r2
 8004186:	18d5      	adds	r5, r2, r3
 8004188:	42ac      	cmp	r4, r5
 800418a:	d101      	bne.n	8004190 <__sfputs_r+0x12>
 800418c:	2000      	movs	r0, #0
 800418e:	e007      	b.n	80041a0 <__sfputs_r+0x22>
 8004190:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004194:	463a      	mov	r2, r7
 8004196:	4630      	mov	r0, r6
 8004198:	f7ff ffda 	bl	8004150 <__sfputc_r>
 800419c:	1c43      	adds	r3, r0, #1
 800419e:	d1f3      	bne.n	8004188 <__sfputs_r+0xa>
 80041a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080041a4 <_vfiprintf_r>:
 80041a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041a8:	460d      	mov	r5, r1
 80041aa:	b09d      	sub	sp, #116	@ 0x74
 80041ac:	4614      	mov	r4, r2
 80041ae:	4698      	mov	r8, r3
 80041b0:	4606      	mov	r6, r0
 80041b2:	b118      	cbz	r0, 80041bc <_vfiprintf_r+0x18>
 80041b4:	6a03      	ldr	r3, [r0, #32]
 80041b6:	b90b      	cbnz	r3, 80041bc <_vfiprintf_r+0x18>
 80041b8:	f7ff fcd8 	bl	8003b6c <__sinit>
 80041bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80041be:	07d9      	lsls	r1, r3, #31
 80041c0:	d405      	bmi.n	80041ce <_vfiprintf_r+0x2a>
 80041c2:	89ab      	ldrh	r3, [r5, #12]
 80041c4:	059a      	lsls	r2, r3, #22
 80041c6:	d402      	bmi.n	80041ce <_vfiprintf_r+0x2a>
 80041c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80041ca:	f7ff fec6 	bl	8003f5a <__retarget_lock_acquire_recursive>
 80041ce:	89ab      	ldrh	r3, [r5, #12]
 80041d0:	071b      	lsls	r3, r3, #28
 80041d2:	d501      	bpl.n	80041d8 <_vfiprintf_r+0x34>
 80041d4:	692b      	ldr	r3, [r5, #16]
 80041d6:	b99b      	cbnz	r3, 8004200 <_vfiprintf_r+0x5c>
 80041d8:	4629      	mov	r1, r5
 80041da:	4630      	mov	r0, r6
 80041dc:	f7ff fdee 	bl	8003dbc <__swsetup_r>
 80041e0:	b170      	cbz	r0, 8004200 <_vfiprintf_r+0x5c>
 80041e2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80041e4:	07dc      	lsls	r4, r3, #31
 80041e6:	d504      	bpl.n	80041f2 <_vfiprintf_r+0x4e>
 80041e8:	f04f 30ff 	mov.w	r0, #4294967295
 80041ec:	b01d      	add	sp, #116	@ 0x74
 80041ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80041f2:	89ab      	ldrh	r3, [r5, #12]
 80041f4:	0598      	lsls	r0, r3, #22
 80041f6:	d4f7      	bmi.n	80041e8 <_vfiprintf_r+0x44>
 80041f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80041fa:	f7ff feaf 	bl	8003f5c <__retarget_lock_release_recursive>
 80041fe:	e7f3      	b.n	80041e8 <_vfiprintf_r+0x44>
 8004200:	2300      	movs	r3, #0
 8004202:	9309      	str	r3, [sp, #36]	@ 0x24
 8004204:	2320      	movs	r3, #32
 8004206:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800420a:	f8cd 800c 	str.w	r8, [sp, #12]
 800420e:	2330      	movs	r3, #48	@ 0x30
 8004210:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80043c0 <_vfiprintf_r+0x21c>
 8004214:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004218:	f04f 0901 	mov.w	r9, #1
 800421c:	4623      	mov	r3, r4
 800421e:	469a      	mov	sl, r3
 8004220:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004224:	b10a      	cbz	r2, 800422a <_vfiprintf_r+0x86>
 8004226:	2a25      	cmp	r2, #37	@ 0x25
 8004228:	d1f9      	bne.n	800421e <_vfiprintf_r+0x7a>
 800422a:	ebba 0b04 	subs.w	fp, sl, r4
 800422e:	d00b      	beq.n	8004248 <_vfiprintf_r+0xa4>
 8004230:	465b      	mov	r3, fp
 8004232:	4622      	mov	r2, r4
 8004234:	4629      	mov	r1, r5
 8004236:	4630      	mov	r0, r6
 8004238:	f7ff ffa1 	bl	800417e <__sfputs_r>
 800423c:	3001      	adds	r0, #1
 800423e:	f000 80a7 	beq.w	8004390 <_vfiprintf_r+0x1ec>
 8004242:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004244:	445a      	add	r2, fp
 8004246:	9209      	str	r2, [sp, #36]	@ 0x24
 8004248:	f89a 3000 	ldrb.w	r3, [sl]
 800424c:	2b00      	cmp	r3, #0
 800424e:	f000 809f 	beq.w	8004390 <_vfiprintf_r+0x1ec>
 8004252:	2300      	movs	r3, #0
 8004254:	f04f 32ff 	mov.w	r2, #4294967295
 8004258:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800425c:	f10a 0a01 	add.w	sl, sl, #1
 8004260:	9304      	str	r3, [sp, #16]
 8004262:	9307      	str	r3, [sp, #28]
 8004264:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004268:	931a      	str	r3, [sp, #104]	@ 0x68
 800426a:	4654      	mov	r4, sl
 800426c:	2205      	movs	r2, #5
 800426e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004272:	4853      	ldr	r0, [pc, #332]	@ (80043c0 <_vfiprintf_r+0x21c>)
 8004274:	f7fb ffac 	bl	80001d0 <memchr>
 8004278:	9a04      	ldr	r2, [sp, #16]
 800427a:	b9d8      	cbnz	r0, 80042b4 <_vfiprintf_r+0x110>
 800427c:	06d1      	lsls	r1, r2, #27
 800427e:	bf44      	itt	mi
 8004280:	2320      	movmi	r3, #32
 8004282:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004286:	0713      	lsls	r3, r2, #28
 8004288:	bf44      	itt	mi
 800428a:	232b      	movmi	r3, #43	@ 0x2b
 800428c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004290:	f89a 3000 	ldrb.w	r3, [sl]
 8004294:	2b2a      	cmp	r3, #42	@ 0x2a
 8004296:	d015      	beq.n	80042c4 <_vfiprintf_r+0x120>
 8004298:	9a07      	ldr	r2, [sp, #28]
 800429a:	4654      	mov	r4, sl
 800429c:	2000      	movs	r0, #0
 800429e:	f04f 0c0a 	mov.w	ip, #10
 80042a2:	4621      	mov	r1, r4
 80042a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80042a8:	3b30      	subs	r3, #48	@ 0x30
 80042aa:	2b09      	cmp	r3, #9
 80042ac:	d94b      	bls.n	8004346 <_vfiprintf_r+0x1a2>
 80042ae:	b1b0      	cbz	r0, 80042de <_vfiprintf_r+0x13a>
 80042b0:	9207      	str	r2, [sp, #28]
 80042b2:	e014      	b.n	80042de <_vfiprintf_r+0x13a>
 80042b4:	eba0 0308 	sub.w	r3, r0, r8
 80042b8:	fa09 f303 	lsl.w	r3, r9, r3
 80042bc:	4313      	orrs	r3, r2
 80042be:	9304      	str	r3, [sp, #16]
 80042c0:	46a2      	mov	sl, r4
 80042c2:	e7d2      	b.n	800426a <_vfiprintf_r+0xc6>
 80042c4:	9b03      	ldr	r3, [sp, #12]
 80042c6:	1d19      	adds	r1, r3, #4
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	9103      	str	r1, [sp, #12]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	bfbb      	ittet	lt
 80042d0:	425b      	neglt	r3, r3
 80042d2:	f042 0202 	orrlt.w	r2, r2, #2
 80042d6:	9307      	strge	r3, [sp, #28]
 80042d8:	9307      	strlt	r3, [sp, #28]
 80042da:	bfb8      	it	lt
 80042dc:	9204      	strlt	r2, [sp, #16]
 80042de:	7823      	ldrb	r3, [r4, #0]
 80042e0:	2b2e      	cmp	r3, #46	@ 0x2e
 80042e2:	d10a      	bne.n	80042fa <_vfiprintf_r+0x156>
 80042e4:	7863      	ldrb	r3, [r4, #1]
 80042e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80042e8:	d132      	bne.n	8004350 <_vfiprintf_r+0x1ac>
 80042ea:	9b03      	ldr	r3, [sp, #12]
 80042ec:	1d1a      	adds	r2, r3, #4
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	9203      	str	r2, [sp, #12]
 80042f2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80042f6:	3402      	adds	r4, #2
 80042f8:	9305      	str	r3, [sp, #20]
 80042fa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80043d0 <_vfiprintf_r+0x22c>
 80042fe:	7821      	ldrb	r1, [r4, #0]
 8004300:	2203      	movs	r2, #3
 8004302:	4650      	mov	r0, sl
 8004304:	f7fb ff64 	bl	80001d0 <memchr>
 8004308:	b138      	cbz	r0, 800431a <_vfiprintf_r+0x176>
 800430a:	9b04      	ldr	r3, [sp, #16]
 800430c:	eba0 000a 	sub.w	r0, r0, sl
 8004310:	2240      	movs	r2, #64	@ 0x40
 8004312:	4082      	lsls	r2, r0
 8004314:	4313      	orrs	r3, r2
 8004316:	3401      	adds	r4, #1
 8004318:	9304      	str	r3, [sp, #16]
 800431a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800431e:	4829      	ldr	r0, [pc, #164]	@ (80043c4 <_vfiprintf_r+0x220>)
 8004320:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004324:	2206      	movs	r2, #6
 8004326:	f7fb ff53 	bl	80001d0 <memchr>
 800432a:	2800      	cmp	r0, #0
 800432c:	d03f      	beq.n	80043ae <_vfiprintf_r+0x20a>
 800432e:	4b26      	ldr	r3, [pc, #152]	@ (80043c8 <_vfiprintf_r+0x224>)
 8004330:	bb1b      	cbnz	r3, 800437a <_vfiprintf_r+0x1d6>
 8004332:	9b03      	ldr	r3, [sp, #12]
 8004334:	3307      	adds	r3, #7
 8004336:	f023 0307 	bic.w	r3, r3, #7
 800433a:	3308      	adds	r3, #8
 800433c:	9303      	str	r3, [sp, #12]
 800433e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004340:	443b      	add	r3, r7
 8004342:	9309      	str	r3, [sp, #36]	@ 0x24
 8004344:	e76a      	b.n	800421c <_vfiprintf_r+0x78>
 8004346:	fb0c 3202 	mla	r2, ip, r2, r3
 800434a:	460c      	mov	r4, r1
 800434c:	2001      	movs	r0, #1
 800434e:	e7a8      	b.n	80042a2 <_vfiprintf_r+0xfe>
 8004350:	2300      	movs	r3, #0
 8004352:	3401      	adds	r4, #1
 8004354:	9305      	str	r3, [sp, #20]
 8004356:	4619      	mov	r1, r3
 8004358:	f04f 0c0a 	mov.w	ip, #10
 800435c:	4620      	mov	r0, r4
 800435e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004362:	3a30      	subs	r2, #48	@ 0x30
 8004364:	2a09      	cmp	r2, #9
 8004366:	d903      	bls.n	8004370 <_vfiprintf_r+0x1cc>
 8004368:	2b00      	cmp	r3, #0
 800436a:	d0c6      	beq.n	80042fa <_vfiprintf_r+0x156>
 800436c:	9105      	str	r1, [sp, #20]
 800436e:	e7c4      	b.n	80042fa <_vfiprintf_r+0x156>
 8004370:	fb0c 2101 	mla	r1, ip, r1, r2
 8004374:	4604      	mov	r4, r0
 8004376:	2301      	movs	r3, #1
 8004378:	e7f0      	b.n	800435c <_vfiprintf_r+0x1b8>
 800437a:	ab03      	add	r3, sp, #12
 800437c:	9300      	str	r3, [sp, #0]
 800437e:	462a      	mov	r2, r5
 8004380:	4b12      	ldr	r3, [pc, #72]	@ (80043cc <_vfiprintf_r+0x228>)
 8004382:	a904      	add	r1, sp, #16
 8004384:	4630      	mov	r0, r6
 8004386:	f3af 8000 	nop.w
 800438a:	4607      	mov	r7, r0
 800438c:	1c78      	adds	r0, r7, #1
 800438e:	d1d6      	bne.n	800433e <_vfiprintf_r+0x19a>
 8004390:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004392:	07d9      	lsls	r1, r3, #31
 8004394:	d405      	bmi.n	80043a2 <_vfiprintf_r+0x1fe>
 8004396:	89ab      	ldrh	r3, [r5, #12]
 8004398:	059a      	lsls	r2, r3, #22
 800439a:	d402      	bmi.n	80043a2 <_vfiprintf_r+0x1fe>
 800439c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800439e:	f7ff fddd 	bl	8003f5c <__retarget_lock_release_recursive>
 80043a2:	89ab      	ldrh	r3, [r5, #12]
 80043a4:	065b      	lsls	r3, r3, #25
 80043a6:	f53f af1f 	bmi.w	80041e8 <_vfiprintf_r+0x44>
 80043aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80043ac:	e71e      	b.n	80041ec <_vfiprintf_r+0x48>
 80043ae:	ab03      	add	r3, sp, #12
 80043b0:	9300      	str	r3, [sp, #0]
 80043b2:	462a      	mov	r2, r5
 80043b4:	4b05      	ldr	r3, [pc, #20]	@ (80043cc <_vfiprintf_r+0x228>)
 80043b6:	a904      	add	r1, sp, #16
 80043b8:	4630      	mov	r0, r6
 80043ba:	f000 f879 	bl	80044b0 <_printf_i>
 80043be:	e7e4      	b.n	800438a <_vfiprintf_r+0x1e6>
 80043c0:	080050b4 	.word	0x080050b4
 80043c4:	080050be 	.word	0x080050be
 80043c8:	00000000 	.word	0x00000000
 80043cc:	0800417f 	.word	0x0800417f
 80043d0:	080050ba 	.word	0x080050ba

080043d4 <_printf_common>:
 80043d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043d8:	4616      	mov	r6, r2
 80043da:	4698      	mov	r8, r3
 80043dc:	688a      	ldr	r2, [r1, #8]
 80043de:	690b      	ldr	r3, [r1, #16]
 80043e0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80043e4:	4293      	cmp	r3, r2
 80043e6:	bfb8      	it	lt
 80043e8:	4613      	movlt	r3, r2
 80043ea:	6033      	str	r3, [r6, #0]
 80043ec:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80043f0:	4607      	mov	r7, r0
 80043f2:	460c      	mov	r4, r1
 80043f4:	b10a      	cbz	r2, 80043fa <_printf_common+0x26>
 80043f6:	3301      	adds	r3, #1
 80043f8:	6033      	str	r3, [r6, #0]
 80043fa:	6823      	ldr	r3, [r4, #0]
 80043fc:	0699      	lsls	r1, r3, #26
 80043fe:	bf42      	ittt	mi
 8004400:	6833      	ldrmi	r3, [r6, #0]
 8004402:	3302      	addmi	r3, #2
 8004404:	6033      	strmi	r3, [r6, #0]
 8004406:	6825      	ldr	r5, [r4, #0]
 8004408:	f015 0506 	ands.w	r5, r5, #6
 800440c:	d106      	bne.n	800441c <_printf_common+0x48>
 800440e:	f104 0a19 	add.w	sl, r4, #25
 8004412:	68e3      	ldr	r3, [r4, #12]
 8004414:	6832      	ldr	r2, [r6, #0]
 8004416:	1a9b      	subs	r3, r3, r2
 8004418:	42ab      	cmp	r3, r5
 800441a:	dc26      	bgt.n	800446a <_printf_common+0x96>
 800441c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004420:	6822      	ldr	r2, [r4, #0]
 8004422:	3b00      	subs	r3, #0
 8004424:	bf18      	it	ne
 8004426:	2301      	movne	r3, #1
 8004428:	0692      	lsls	r2, r2, #26
 800442a:	d42b      	bmi.n	8004484 <_printf_common+0xb0>
 800442c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004430:	4641      	mov	r1, r8
 8004432:	4638      	mov	r0, r7
 8004434:	47c8      	blx	r9
 8004436:	3001      	adds	r0, #1
 8004438:	d01e      	beq.n	8004478 <_printf_common+0xa4>
 800443a:	6823      	ldr	r3, [r4, #0]
 800443c:	6922      	ldr	r2, [r4, #16]
 800443e:	f003 0306 	and.w	r3, r3, #6
 8004442:	2b04      	cmp	r3, #4
 8004444:	bf02      	ittt	eq
 8004446:	68e5      	ldreq	r5, [r4, #12]
 8004448:	6833      	ldreq	r3, [r6, #0]
 800444a:	1aed      	subeq	r5, r5, r3
 800444c:	68a3      	ldr	r3, [r4, #8]
 800444e:	bf0c      	ite	eq
 8004450:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004454:	2500      	movne	r5, #0
 8004456:	4293      	cmp	r3, r2
 8004458:	bfc4      	itt	gt
 800445a:	1a9b      	subgt	r3, r3, r2
 800445c:	18ed      	addgt	r5, r5, r3
 800445e:	2600      	movs	r6, #0
 8004460:	341a      	adds	r4, #26
 8004462:	42b5      	cmp	r5, r6
 8004464:	d11a      	bne.n	800449c <_printf_common+0xc8>
 8004466:	2000      	movs	r0, #0
 8004468:	e008      	b.n	800447c <_printf_common+0xa8>
 800446a:	2301      	movs	r3, #1
 800446c:	4652      	mov	r2, sl
 800446e:	4641      	mov	r1, r8
 8004470:	4638      	mov	r0, r7
 8004472:	47c8      	blx	r9
 8004474:	3001      	adds	r0, #1
 8004476:	d103      	bne.n	8004480 <_printf_common+0xac>
 8004478:	f04f 30ff 	mov.w	r0, #4294967295
 800447c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004480:	3501      	adds	r5, #1
 8004482:	e7c6      	b.n	8004412 <_printf_common+0x3e>
 8004484:	18e1      	adds	r1, r4, r3
 8004486:	1c5a      	adds	r2, r3, #1
 8004488:	2030      	movs	r0, #48	@ 0x30
 800448a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800448e:	4422      	add	r2, r4
 8004490:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004494:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004498:	3302      	adds	r3, #2
 800449a:	e7c7      	b.n	800442c <_printf_common+0x58>
 800449c:	2301      	movs	r3, #1
 800449e:	4622      	mov	r2, r4
 80044a0:	4641      	mov	r1, r8
 80044a2:	4638      	mov	r0, r7
 80044a4:	47c8      	blx	r9
 80044a6:	3001      	adds	r0, #1
 80044a8:	d0e6      	beq.n	8004478 <_printf_common+0xa4>
 80044aa:	3601      	adds	r6, #1
 80044ac:	e7d9      	b.n	8004462 <_printf_common+0x8e>
	...

080044b0 <_printf_i>:
 80044b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80044b4:	7e0f      	ldrb	r7, [r1, #24]
 80044b6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80044b8:	2f78      	cmp	r7, #120	@ 0x78
 80044ba:	4691      	mov	r9, r2
 80044bc:	4680      	mov	r8, r0
 80044be:	460c      	mov	r4, r1
 80044c0:	469a      	mov	sl, r3
 80044c2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80044c6:	d807      	bhi.n	80044d8 <_printf_i+0x28>
 80044c8:	2f62      	cmp	r7, #98	@ 0x62
 80044ca:	d80a      	bhi.n	80044e2 <_printf_i+0x32>
 80044cc:	2f00      	cmp	r7, #0
 80044ce:	f000 80d1 	beq.w	8004674 <_printf_i+0x1c4>
 80044d2:	2f58      	cmp	r7, #88	@ 0x58
 80044d4:	f000 80b8 	beq.w	8004648 <_printf_i+0x198>
 80044d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80044dc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80044e0:	e03a      	b.n	8004558 <_printf_i+0xa8>
 80044e2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80044e6:	2b15      	cmp	r3, #21
 80044e8:	d8f6      	bhi.n	80044d8 <_printf_i+0x28>
 80044ea:	a101      	add	r1, pc, #4	@ (adr r1, 80044f0 <_printf_i+0x40>)
 80044ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80044f0:	08004549 	.word	0x08004549
 80044f4:	0800455d 	.word	0x0800455d
 80044f8:	080044d9 	.word	0x080044d9
 80044fc:	080044d9 	.word	0x080044d9
 8004500:	080044d9 	.word	0x080044d9
 8004504:	080044d9 	.word	0x080044d9
 8004508:	0800455d 	.word	0x0800455d
 800450c:	080044d9 	.word	0x080044d9
 8004510:	080044d9 	.word	0x080044d9
 8004514:	080044d9 	.word	0x080044d9
 8004518:	080044d9 	.word	0x080044d9
 800451c:	0800465b 	.word	0x0800465b
 8004520:	08004587 	.word	0x08004587
 8004524:	08004615 	.word	0x08004615
 8004528:	080044d9 	.word	0x080044d9
 800452c:	080044d9 	.word	0x080044d9
 8004530:	0800467d 	.word	0x0800467d
 8004534:	080044d9 	.word	0x080044d9
 8004538:	08004587 	.word	0x08004587
 800453c:	080044d9 	.word	0x080044d9
 8004540:	080044d9 	.word	0x080044d9
 8004544:	0800461d 	.word	0x0800461d
 8004548:	6833      	ldr	r3, [r6, #0]
 800454a:	1d1a      	adds	r2, r3, #4
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	6032      	str	r2, [r6, #0]
 8004550:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004554:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004558:	2301      	movs	r3, #1
 800455a:	e09c      	b.n	8004696 <_printf_i+0x1e6>
 800455c:	6833      	ldr	r3, [r6, #0]
 800455e:	6820      	ldr	r0, [r4, #0]
 8004560:	1d19      	adds	r1, r3, #4
 8004562:	6031      	str	r1, [r6, #0]
 8004564:	0606      	lsls	r6, r0, #24
 8004566:	d501      	bpl.n	800456c <_printf_i+0xbc>
 8004568:	681d      	ldr	r5, [r3, #0]
 800456a:	e003      	b.n	8004574 <_printf_i+0xc4>
 800456c:	0645      	lsls	r5, r0, #25
 800456e:	d5fb      	bpl.n	8004568 <_printf_i+0xb8>
 8004570:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004574:	2d00      	cmp	r5, #0
 8004576:	da03      	bge.n	8004580 <_printf_i+0xd0>
 8004578:	232d      	movs	r3, #45	@ 0x2d
 800457a:	426d      	negs	r5, r5
 800457c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004580:	4858      	ldr	r0, [pc, #352]	@ (80046e4 <_printf_i+0x234>)
 8004582:	230a      	movs	r3, #10
 8004584:	e011      	b.n	80045aa <_printf_i+0xfa>
 8004586:	6821      	ldr	r1, [r4, #0]
 8004588:	6833      	ldr	r3, [r6, #0]
 800458a:	0608      	lsls	r0, r1, #24
 800458c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004590:	d402      	bmi.n	8004598 <_printf_i+0xe8>
 8004592:	0649      	lsls	r1, r1, #25
 8004594:	bf48      	it	mi
 8004596:	b2ad      	uxthmi	r5, r5
 8004598:	2f6f      	cmp	r7, #111	@ 0x6f
 800459a:	4852      	ldr	r0, [pc, #328]	@ (80046e4 <_printf_i+0x234>)
 800459c:	6033      	str	r3, [r6, #0]
 800459e:	bf14      	ite	ne
 80045a0:	230a      	movne	r3, #10
 80045a2:	2308      	moveq	r3, #8
 80045a4:	2100      	movs	r1, #0
 80045a6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80045aa:	6866      	ldr	r6, [r4, #4]
 80045ac:	60a6      	str	r6, [r4, #8]
 80045ae:	2e00      	cmp	r6, #0
 80045b0:	db05      	blt.n	80045be <_printf_i+0x10e>
 80045b2:	6821      	ldr	r1, [r4, #0]
 80045b4:	432e      	orrs	r6, r5
 80045b6:	f021 0104 	bic.w	r1, r1, #4
 80045ba:	6021      	str	r1, [r4, #0]
 80045bc:	d04b      	beq.n	8004656 <_printf_i+0x1a6>
 80045be:	4616      	mov	r6, r2
 80045c0:	fbb5 f1f3 	udiv	r1, r5, r3
 80045c4:	fb03 5711 	mls	r7, r3, r1, r5
 80045c8:	5dc7      	ldrb	r7, [r0, r7]
 80045ca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80045ce:	462f      	mov	r7, r5
 80045d0:	42bb      	cmp	r3, r7
 80045d2:	460d      	mov	r5, r1
 80045d4:	d9f4      	bls.n	80045c0 <_printf_i+0x110>
 80045d6:	2b08      	cmp	r3, #8
 80045d8:	d10b      	bne.n	80045f2 <_printf_i+0x142>
 80045da:	6823      	ldr	r3, [r4, #0]
 80045dc:	07df      	lsls	r7, r3, #31
 80045de:	d508      	bpl.n	80045f2 <_printf_i+0x142>
 80045e0:	6923      	ldr	r3, [r4, #16]
 80045e2:	6861      	ldr	r1, [r4, #4]
 80045e4:	4299      	cmp	r1, r3
 80045e6:	bfde      	ittt	le
 80045e8:	2330      	movle	r3, #48	@ 0x30
 80045ea:	f806 3c01 	strble.w	r3, [r6, #-1]
 80045ee:	f106 36ff 	addle.w	r6, r6, #4294967295
 80045f2:	1b92      	subs	r2, r2, r6
 80045f4:	6122      	str	r2, [r4, #16]
 80045f6:	f8cd a000 	str.w	sl, [sp]
 80045fa:	464b      	mov	r3, r9
 80045fc:	aa03      	add	r2, sp, #12
 80045fe:	4621      	mov	r1, r4
 8004600:	4640      	mov	r0, r8
 8004602:	f7ff fee7 	bl	80043d4 <_printf_common>
 8004606:	3001      	adds	r0, #1
 8004608:	d14a      	bne.n	80046a0 <_printf_i+0x1f0>
 800460a:	f04f 30ff 	mov.w	r0, #4294967295
 800460e:	b004      	add	sp, #16
 8004610:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004614:	6823      	ldr	r3, [r4, #0]
 8004616:	f043 0320 	orr.w	r3, r3, #32
 800461a:	6023      	str	r3, [r4, #0]
 800461c:	4832      	ldr	r0, [pc, #200]	@ (80046e8 <_printf_i+0x238>)
 800461e:	2778      	movs	r7, #120	@ 0x78
 8004620:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004624:	6823      	ldr	r3, [r4, #0]
 8004626:	6831      	ldr	r1, [r6, #0]
 8004628:	061f      	lsls	r7, r3, #24
 800462a:	f851 5b04 	ldr.w	r5, [r1], #4
 800462e:	d402      	bmi.n	8004636 <_printf_i+0x186>
 8004630:	065f      	lsls	r7, r3, #25
 8004632:	bf48      	it	mi
 8004634:	b2ad      	uxthmi	r5, r5
 8004636:	6031      	str	r1, [r6, #0]
 8004638:	07d9      	lsls	r1, r3, #31
 800463a:	bf44      	itt	mi
 800463c:	f043 0320 	orrmi.w	r3, r3, #32
 8004640:	6023      	strmi	r3, [r4, #0]
 8004642:	b11d      	cbz	r5, 800464c <_printf_i+0x19c>
 8004644:	2310      	movs	r3, #16
 8004646:	e7ad      	b.n	80045a4 <_printf_i+0xf4>
 8004648:	4826      	ldr	r0, [pc, #152]	@ (80046e4 <_printf_i+0x234>)
 800464a:	e7e9      	b.n	8004620 <_printf_i+0x170>
 800464c:	6823      	ldr	r3, [r4, #0]
 800464e:	f023 0320 	bic.w	r3, r3, #32
 8004652:	6023      	str	r3, [r4, #0]
 8004654:	e7f6      	b.n	8004644 <_printf_i+0x194>
 8004656:	4616      	mov	r6, r2
 8004658:	e7bd      	b.n	80045d6 <_printf_i+0x126>
 800465a:	6833      	ldr	r3, [r6, #0]
 800465c:	6825      	ldr	r5, [r4, #0]
 800465e:	6961      	ldr	r1, [r4, #20]
 8004660:	1d18      	adds	r0, r3, #4
 8004662:	6030      	str	r0, [r6, #0]
 8004664:	062e      	lsls	r6, r5, #24
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	d501      	bpl.n	800466e <_printf_i+0x1be>
 800466a:	6019      	str	r1, [r3, #0]
 800466c:	e002      	b.n	8004674 <_printf_i+0x1c4>
 800466e:	0668      	lsls	r0, r5, #25
 8004670:	d5fb      	bpl.n	800466a <_printf_i+0x1ba>
 8004672:	8019      	strh	r1, [r3, #0]
 8004674:	2300      	movs	r3, #0
 8004676:	6123      	str	r3, [r4, #16]
 8004678:	4616      	mov	r6, r2
 800467a:	e7bc      	b.n	80045f6 <_printf_i+0x146>
 800467c:	6833      	ldr	r3, [r6, #0]
 800467e:	1d1a      	adds	r2, r3, #4
 8004680:	6032      	str	r2, [r6, #0]
 8004682:	681e      	ldr	r6, [r3, #0]
 8004684:	6862      	ldr	r2, [r4, #4]
 8004686:	2100      	movs	r1, #0
 8004688:	4630      	mov	r0, r6
 800468a:	f7fb fda1 	bl	80001d0 <memchr>
 800468e:	b108      	cbz	r0, 8004694 <_printf_i+0x1e4>
 8004690:	1b80      	subs	r0, r0, r6
 8004692:	6060      	str	r0, [r4, #4]
 8004694:	6863      	ldr	r3, [r4, #4]
 8004696:	6123      	str	r3, [r4, #16]
 8004698:	2300      	movs	r3, #0
 800469a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800469e:	e7aa      	b.n	80045f6 <_printf_i+0x146>
 80046a0:	6923      	ldr	r3, [r4, #16]
 80046a2:	4632      	mov	r2, r6
 80046a4:	4649      	mov	r1, r9
 80046a6:	4640      	mov	r0, r8
 80046a8:	47d0      	blx	sl
 80046aa:	3001      	adds	r0, #1
 80046ac:	d0ad      	beq.n	800460a <_printf_i+0x15a>
 80046ae:	6823      	ldr	r3, [r4, #0]
 80046b0:	079b      	lsls	r3, r3, #30
 80046b2:	d413      	bmi.n	80046dc <_printf_i+0x22c>
 80046b4:	68e0      	ldr	r0, [r4, #12]
 80046b6:	9b03      	ldr	r3, [sp, #12]
 80046b8:	4298      	cmp	r0, r3
 80046ba:	bfb8      	it	lt
 80046bc:	4618      	movlt	r0, r3
 80046be:	e7a6      	b.n	800460e <_printf_i+0x15e>
 80046c0:	2301      	movs	r3, #1
 80046c2:	4632      	mov	r2, r6
 80046c4:	4649      	mov	r1, r9
 80046c6:	4640      	mov	r0, r8
 80046c8:	47d0      	blx	sl
 80046ca:	3001      	adds	r0, #1
 80046cc:	d09d      	beq.n	800460a <_printf_i+0x15a>
 80046ce:	3501      	adds	r5, #1
 80046d0:	68e3      	ldr	r3, [r4, #12]
 80046d2:	9903      	ldr	r1, [sp, #12]
 80046d4:	1a5b      	subs	r3, r3, r1
 80046d6:	42ab      	cmp	r3, r5
 80046d8:	dcf2      	bgt.n	80046c0 <_printf_i+0x210>
 80046da:	e7eb      	b.n	80046b4 <_printf_i+0x204>
 80046dc:	2500      	movs	r5, #0
 80046de:	f104 0619 	add.w	r6, r4, #25
 80046e2:	e7f5      	b.n	80046d0 <_printf_i+0x220>
 80046e4:	080050c5 	.word	0x080050c5
 80046e8:	080050d6 	.word	0x080050d6

080046ec <__sflush_r>:
 80046ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80046f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046f4:	0716      	lsls	r6, r2, #28
 80046f6:	4605      	mov	r5, r0
 80046f8:	460c      	mov	r4, r1
 80046fa:	d454      	bmi.n	80047a6 <__sflush_r+0xba>
 80046fc:	684b      	ldr	r3, [r1, #4]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	dc02      	bgt.n	8004708 <__sflush_r+0x1c>
 8004702:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004704:	2b00      	cmp	r3, #0
 8004706:	dd48      	ble.n	800479a <__sflush_r+0xae>
 8004708:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800470a:	2e00      	cmp	r6, #0
 800470c:	d045      	beq.n	800479a <__sflush_r+0xae>
 800470e:	2300      	movs	r3, #0
 8004710:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004714:	682f      	ldr	r7, [r5, #0]
 8004716:	6a21      	ldr	r1, [r4, #32]
 8004718:	602b      	str	r3, [r5, #0]
 800471a:	d030      	beq.n	800477e <__sflush_r+0x92>
 800471c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800471e:	89a3      	ldrh	r3, [r4, #12]
 8004720:	0759      	lsls	r1, r3, #29
 8004722:	d505      	bpl.n	8004730 <__sflush_r+0x44>
 8004724:	6863      	ldr	r3, [r4, #4]
 8004726:	1ad2      	subs	r2, r2, r3
 8004728:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800472a:	b10b      	cbz	r3, 8004730 <__sflush_r+0x44>
 800472c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800472e:	1ad2      	subs	r2, r2, r3
 8004730:	2300      	movs	r3, #0
 8004732:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004734:	6a21      	ldr	r1, [r4, #32]
 8004736:	4628      	mov	r0, r5
 8004738:	47b0      	blx	r6
 800473a:	1c43      	adds	r3, r0, #1
 800473c:	89a3      	ldrh	r3, [r4, #12]
 800473e:	d106      	bne.n	800474e <__sflush_r+0x62>
 8004740:	6829      	ldr	r1, [r5, #0]
 8004742:	291d      	cmp	r1, #29
 8004744:	d82b      	bhi.n	800479e <__sflush_r+0xb2>
 8004746:	4a2a      	ldr	r2, [pc, #168]	@ (80047f0 <__sflush_r+0x104>)
 8004748:	40ca      	lsrs	r2, r1
 800474a:	07d6      	lsls	r6, r2, #31
 800474c:	d527      	bpl.n	800479e <__sflush_r+0xb2>
 800474e:	2200      	movs	r2, #0
 8004750:	6062      	str	r2, [r4, #4]
 8004752:	04d9      	lsls	r1, r3, #19
 8004754:	6922      	ldr	r2, [r4, #16]
 8004756:	6022      	str	r2, [r4, #0]
 8004758:	d504      	bpl.n	8004764 <__sflush_r+0x78>
 800475a:	1c42      	adds	r2, r0, #1
 800475c:	d101      	bne.n	8004762 <__sflush_r+0x76>
 800475e:	682b      	ldr	r3, [r5, #0]
 8004760:	b903      	cbnz	r3, 8004764 <__sflush_r+0x78>
 8004762:	6560      	str	r0, [r4, #84]	@ 0x54
 8004764:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004766:	602f      	str	r7, [r5, #0]
 8004768:	b1b9      	cbz	r1, 800479a <__sflush_r+0xae>
 800476a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800476e:	4299      	cmp	r1, r3
 8004770:	d002      	beq.n	8004778 <__sflush_r+0x8c>
 8004772:	4628      	mov	r0, r5
 8004774:	f7ff fbf4 	bl	8003f60 <_free_r>
 8004778:	2300      	movs	r3, #0
 800477a:	6363      	str	r3, [r4, #52]	@ 0x34
 800477c:	e00d      	b.n	800479a <__sflush_r+0xae>
 800477e:	2301      	movs	r3, #1
 8004780:	4628      	mov	r0, r5
 8004782:	47b0      	blx	r6
 8004784:	4602      	mov	r2, r0
 8004786:	1c50      	adds	r0, r2, #1
 8004788:	d1c9      	bne.n	800471e <__sflush_r+0x32>
 800478a:	682b      	ldr	r3, [r5, #0]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d0c6      	beq.n	800471e <__sflush_r+0x32>
 8004790:	2b1d      	cmp	r3, #29
 8004792:	d001      	beq.n	8004798 <__sflush_r+0xac>
 8004794:	2b16      	cmp	r3, #22
 8004796:	d11e      	bne.n	80047d6 <__sflush_r+0xea>
 8004798:	602f      	str	r7, [r5, #0]
 800479a:	2000      	movs	r0, #0
 800479c:	e022      	b.n	80047e4 <__sflush_r+0xf8>
 800479e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80047a2:	b21b      	sxth	r3, r3
 80047a4:	e01b      	b.n	80047de <__sflush_r+0xf2>
 80047a6:	690f      	ldr	r7, [r1, #16]
 80047a8:	2f00      	cmp	r7, #0
 80047aa:	d0f6      	beq.n	800479a <__sflush_r+0xae>
 80047ac:	0793      	lsls	r3, r2, #30
 80047ae:	680e      	ldr	r6, [r1, #0]
 80047b0:	bf08      	it	eq
 80047b2:	694b      	ldreq	r3, [r1, #20]
 80047b4:	600f      	str	r7, [r1, #0]
 80047b6:	bf18      	it	ne
 80047b8:	2300      	movne	r3, #0
 80047ba:	eba6 0807 	sub.w	r8, r6, r7
 80047be:	608b      	str	r3, [r1, #8]
 80047c0:	f1b8 0f00 	cmp.w	r8, #0
 80047c4:	dde9      	ble.n	800479a <__sflush_r+0xae>
 80047c6:	6a21      	ldr	r1, [r4, #32]
 80047c8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80047ca:	4643      	mov	r3, r8
 80047cc:	463a      	mov	r2, r7
 80047ce:	4628      	mov	r0, r5
 80047d0:	47b0      	blx	r6
 80047d2:	2800      	cmp	r0, #0
 80047d4:	dc08      	bgt.n	80047e8 <__sflush_r+0xfc>
 80047d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80047da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80047de:	81a3      	strh	r3, [r4, #12]
 80047e0:	f04f 30ff 	mov.w	r0, #4294967295
 80047e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80047e8:	4407      	add	r7, r0
 80047ea:	eba8 0800 	sub.w	r8, r8, r0
 80047ee:	e7e7      	b.n	80047c0 <__sflush_r+0xd4>
 80047f0:	20400001 	.word	0x20400001

080047f4 <_fflush_r>:
 80047f4:	b538      	push	{r3, r4, r5, lr}
 80047f6:	690b      	ldr	r3, [r1, #16]
 80047f8:	4605      	mov	r5, r0
 80047fa:	460c      	mov	r4, r1
 80047fc:	b913      	cbnz	r3, 8004804 <_fflush_r+0x10>
 80047fe:	2500      	movs	r5, #0
 8004800:	4628      	mov	r0, r5
 8004802:	bd38      	pop	{r3, r4, r5, pc}
 8004804:	b118      	cbz	r0, 800480e <_fflush_r+0x1a>
 8004806:	6a03      	ldr	r3, [r0, #32]
 8004808:	b90b      	cbnz	r3, 800480e <_fflush_r+0x1a>
 800480a:	f7ff f9af 	bl	8003b6c <__sinit>
 800480e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d0f3      	beq.n	80047fe <_fflush_r+0xa>
 8004816:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004818:	07d0      	lsls	r0, r2, #31
 800481a:	d404      	bmi.n	8004826 <_fflush_r+0x32>
 800481c:	0599      	lsls	r1, r3, #22
 800481e:	d402      	bmi.n	8004826 <_fflush_r+0x32>
 8004820:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004822:	f7ff fb9a 	bl	8003f5a <__retarget_lock_acquire_recursive>
 8004826:	4628      	mov	r0, r5
 8004828:	4621      	mov	r1, r4
 800482a:	f7ff ff5f 	bl	80046ec <__sflush_r>
 800482e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004830:	07da      	lsls	r2, r3, #31
 8004832:	4605      	mov	r5, r0
 8004834:	d4e4      	bmi.n	8004800 <_fflush_r+0xc>
 8004836:	89a3      	ldrh	r3, [r4, #12]
 8004838:	059b      	lsls	r3, r3, #22
 800483a:	d4e1      	bmi.n	8004800 <_fflush_r+0xc>
 800483c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800483e:	f7ff fb8d 	bl	8003f5c <__retarget_lock_release_recursive>
 8004842:	e7dd      	b.n	8004800 <_fflush_r+0xc>

08004844 <__swhatbuf_r>:
 8004844:	b570      	push	{r4, r5, r6, lr}
 8004846:	460c      	mov	r4, r1
 8004848:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800484c:	2900      	cmp	r1, #0
 800484e:	b096      	sub	sp, #88	@ 0x58
 8004850:	4615      	mov	r5, r2
 8004852:	461e      	mov	r6, r3
 8004854:	da0d      	bge.n	8004872 <__swhatbuf_r+0x2e>
 8004856:	89a3      	ldrh	r3, [r4, #12]
 8004858:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800485c:	f04f 0100 	mov.w	r1, #0
 8004860:	bf14      	ite	ne
 8004862:	2340      	movne	r3, #64	@ 0x40
 8004864:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004868:	2000      	movs	r0, #0
 800486a:	6031      	str	r1, [r6, #0]
 800486c:	602b      	str	r3, [r5, #0]
 800486e:	b016      	add	sp, #88	@ 0x58
 8004870:	bd70      	pop	{r4, r5, r6, pc}
 8004872:	466a      	mov	r2, sp
 8004874:	f000 f848 	bl	8004908 <_fstat_r>
 8004878:	2800      	cmp	r0, #0
 800487a:	dbec      	blt.n	8004856 <__swhatbuf_r+0x12>
 800487c:	9901      	ldr	r1, [sp, #4]
 800487e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004882:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004886:	4259      	negs	r1, r3
 8004888:	4159      	adcs	r1, r3
 800488a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800488e:	e7eb      	b.n	8004868 <__swhatbuf_r+0x24>

08004890 <__smakebuf_r>:
 8004890:	898b      	ldrh	r3, [r1, #12]
 8004892:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004894:	079d      	lsls	r5, r3, #30
 8004896:	4606      	mov	r6, r0
 8004898:	460c      	mov	r4, r1
 800489a:	d507      	bpl.n	80048ac <__smakebuf_r+0x1c>
 800489c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80048a0:	6023      	str	r3, [r4, #0]
 80048a2:	6123      	str	r3, [r4, #16]
 80048a4:	2301      	movs	r3, #1
 80048a6:	6163      	str	r3, [r4, #20]
 80048a8:	b003      	add	sp, #12
 80048aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048ac:	ab01      	add	r3, sp, #4
 80048ae:	466a      	mov	r2, sp
 80048b0:	f7ff ffc8 	bl	8004844 <__swhatbuf_r>
 80048b4:	9f00      	ldr	r7, [sp, #0]
 80048b6:	4605      	mov	r5, r0
 80048b8:	4639      	mov	r1, r7
 80048ba:	4630      	mov	r0, r6
 80048bc:	f7ff fbbc 	bl	8004038 <_malloc_r>
 80048c0:	b948      	cbnz	r0, 80048d6 <__smakebuf_r+0x46>
 80048c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80048c6:	059a      	lsls	r2, r3, #22
 80048c8:	d4ee      	bmi.n	80048a8 <__smakebuf_r+0x18>
 80048ca:	f023 0303 	bic.w	r3, r3, #3
 80048ce:	f043 0302 	orr.w	r3, r3, #2
 80048d2:	81a3      	strh	r3, [r4, #12]
 80048d4:	e7e2      	b.n	800489c <__smakebuf_r+0xc>
 80048d6:	89a3      	ldrh	r3, [r4, #12]
 80048d8:	6020      	str	r0, [r4, #0]
 80048da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048de:	81a3      	strh	r3, [r4, #12]
 80048e0:	9b01      	ldr	r3, [sp, #4]
 80048e2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80048e6:	b15b      	cbz	r3, 8004900 <__smakebuf_r+0x70>
 80048e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80048ec:	4630      	mov	r0, r6
 80048ee:	f000 f81d 	bl	800492c <_isatty_r>
 80048f2:	b128      	cbz	r0, 8004900 <__smakebuf_r+0x70>
 80048f4:	89a3      	ldrh	r3, [r4, #12]
 80048f6:	f023 0303 	bic.w	r3, r3, #3
 80048fa:	f043 0301 	orr.w	r3, r3, #1
 80048fe:	81a3      	strh	r3, [r4, #12]
 8004900:	89a3      	ldrh	r3, [r4, #12]
 8004902:	431d      	orrs	r5, r3
 8004904:	81a5      	strh	r5, [r4, #12]
 8004906:	e7cf      	b.n	80048a8 <__smakebuf_r+0x18>

08004908 <_fstat_r>:
 8004908:	b538      	push	{r3, r4, r5, lr}
 800490a:	4d07      	ldr	r5, [pc, #28]	@ (8004928 <_fstat_r+0x20>)
 800490c:	2300      	movs	r3, #0
 800490e:	4604      	mov	r4, r0
 8004910:	4608      	mov	r0, r1
 8004912:	4611      	mov	r1, r2
 8004914:	602b      	str	r3, [r5, #0]
 8004916:	f7fc ff8b 	bl	8001830 <_fstat>
 800491a:	1c43      	adds	r3, r0, #1
 800491c:	d102      	bne.n	8004924 <_fstat_r+0x1c>
 800491e:	682b      	ldr	r3, [r5, #0]
 8004920:	b103      	cbz	r3, 8004924 <_fstat_r+0x1c>
 8004922:	6023      	str	r3, [r4, #0]
 8004924:	bd38      	pop	{r3, r4, r5, pc}
 8004926:	bf00      	nop
 8004928:	200003c0 	.word	0x200003c0

0800492c <_isatty_r>:
 800492c:	b538      	push	{r3, r4, r5, lr}
 800492e:	4d06      	ldr	r5, [pc, #24]	@ (8004948 <_isatty_r+0x1c>)
 8004930:	2300      	movs	r3, #0
 8004932:	4604      	mov	r4, r0
 8004934:	4608      	mov	r0, r1
 8004936:	602b      	str	r3, [r5, #0]
 8004938:	f7fc ff8a 	bl	8001850 <_isatty>
 800493c:	1c43      	adds	r3, r0, #1
 800493e:	d102      	bne.n	8004946 <_isatty_r+0x1a>
 8004940:	682b      	ldr	r3, [r5, #0]
 8004942:	b103      	cbz	r3, 8004946 <_isatty_r+0x1a>
 8004944:	6023      	str	r3, [r4, #0]
 8004946:	bd38      	pop	{r3, r4, r5, pc}
 8004948:	200003c0 	.word	0x200003c0

0800494c <_sbrk_r>:
 800494c:	b538      	push	{r3, r4, r5, lr}
 800494e:	4d06      	ldr	r5, [pc, #24]	@ (8004968 <_sbrk_r+0x1c>)
 8004950:	2300      	movs	r3, #0
 8004952:	4604      	mov	r4, r0
 8004954:	4608      	mov	r0, r1
 8004956:	602b      	str	r3, [r5, #0]
 8004958:	f7fc ff92 	bl	8001880 <_sbrk>
 800495c:	1c43      	adds	r3, r0, #1
 800495e:	d102      	bne.n	8004966 <_sbrk_r+0x1a>
 8004960:	682b      	ldr	r3, [r5, #0]
 8004962:	b103      	cbz	r3, 8004966 <_sbrk_r+0x1a>
 8004964:	6023      	str	r3, [r4, #0]
 8004966:	bd38      	pop	{r3, r4, r5, pc}
 8004968:	200003c0 	.word	0x200003c0

0800496c <_init>:
 800496c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800496e:	bf00      	nop
 8004970:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004972:	bc08      	pop	{r3}
 8004974:	469e      	mov	lr, r3
 8004976:	4770      	bx	lr

08004978 <_fini>:
 8004978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800497a:	bf00      	nop
 800497c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800497e:	bc08      	pop	{r3}
 8004980:	469e      	mov	lr, r3
 8004982:	4770      	bx	lr
