

================================================================
== Vivado HLS Report for 'concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_s'
================================================================
* Date:           Fri Jun 27 09:43:05 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1026|     1026| 5.130 us | 5.130 us |  1026|  1026|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ConcatLoopHeight_ConcatLoopWidth  |     1024|     1024|         2|          1|          1|  1024|    yes   |
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     40|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    189|    -|
|Register         |        -|      -|      17|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      17|    229|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln232_fu_143_p2               |     +    |      0|  0|  13|          11|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op31          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op36          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op41          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln232_fu_137_p2              |   icmp   |      0|  0|  13|          11|          12|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  40|          30|          21|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |data1_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |data1_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |data1_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |data1_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |data2_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |data2_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |data2_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |data2_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |indvar_flatten_reg_126   |   9|          2|   11|         22|
    |res_V_data_0_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 189|         41|   29|         61|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln232_reg_189       |   1|   0|    1|          0|
    |indvar_flatten_reg_126   |  11|   0|   11|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  17|   0|   17|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+--------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | concatenate3d_2<array,array,array<ap_fixed<16,6,5,3,0>,8u>,config17> | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | concatenate3d_2<array,array,array<ap_fixed<16,6,5,3,0>,8u>,config17> | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | concatenate3d_2<array,array,array<ap_fixed<16,6,5,3,0>,8u>,config17> | return value |
|ap_done                   | out |    1| ap_ctrl_hs | concatenate3d_2<array,array,array<ap_fixed<16,6,5,3,0>,8u>,config17> | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | concatenate3d_2<array,array,array<ap_fixed<16,6,5,3,0>,8u>,config17> | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | concatenate3d_2<array,array,array<ap_fixed<16,6,5,3,0>,8u>,config17> | return value |
|data1_V_data_0_V_dout     |  in |   16|   ap_fifo  |                           data1_V_data_0_V                           |    pointer   |
|data1_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                           data1_V_data_0_V                           |    pointer   |
|data1_V_data_0_V_read     | out |    1|   ap_fifo  |                           data1_V_data_0_V                           |    pointer   |
|data1_V_data_1_V_dout     |  in |   16|   ap_fifo  |                           data1_V_data_1_V                           |    pointer   |
|data1_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                           data1_V_data_1_V                           |    pointer   |
|data1_V_data_1_V_read     | out |    1|   ap_fifo  |                           data1_V_data_1_V                           |    pointer   |
|data1_V_data_2_V_dout     |  in |   16|   ap_fifo  |                           data1_V_data_2_V                           |    pointer   |
|data1_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                           data1_V_data_2_V                           |    pointer   |
|data1_V_data_2_V_read     | out |    1|   ap_fifo  |                           data1_V_data_2_V                           |    pointer   |
|data1_V_data_3_V_dout     |  in |   16|   ap_fifo  |                           data1_V_data_3_V                           |    pointer   |
|data1_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                           data1_V_data_3_V                           |    pointer   |
|data1_V_data_3_V_read     | out |    1|   ap_fifo  |                           data1_V_data_3_V                           |    pointer   |
|data2_V_data_0_V_dout     |  in |   16|   ap_fifo  |                           data2_V_data_0_V                           |    pointer   |
|data2_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                           data2_V_data_0_V                           |    pointer   |
|data2_V_data_0_V_read     | out |    1|   ap_fifo  |                           data2_V_data_0_V                           |    pointer   |
|data2_V_data_1_V_dout     |  in |   16|   ap_fifo  |                           data2_V_data_1_V                           |    pointer   |
|data2_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                           data2_V_data_1_V                           |    pointer   |
|data2_V_data_1_V_read     | out |    1|   ap_fifo  |                           data2_V_data_1_V                           |    pointer   |
|data2_V_data_2_V_dout     |  in |   16|   ap_fifo  |                           data2_V_data_2_V                           |    pointer   |
|data2_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                           data2_V_data_2_V                           |    pointer   |
|data2_V_data_2_V_read     | out |    1|   ap_fifo  |                           data2_V_data_2_V                           |    pointer   |
|data2_V_data_3_V_dout     |  in |   16|   ap_fifo  |                           data2_V_data_3_V                           |    pointer   |
|data2_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                           data2_V_data_3_V                           |    pointer   |
|data2_V_data_3_V_read     | out |    1|   ap_fifo  |                           data2_V_data_3_V                           |    pointer   |
|res_V_data_0_V_din        | out |   16|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_full_n     |  in |    1|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_write      | out |    1|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_1_V_din        | out |   16|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_full_n     |  in |    1|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_write      | out |    1|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_2_V_din        | out |   16|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_full_n     |  in |    1|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_write      | out |    1|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_3_V_din        | out |   16|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_full_n     |  in |    1|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_write      | out |    1|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_4_V_din        | out |   16|   ap_fifo  |                            res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_full_n     |  in |    1|   ap_fifo  |                            res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_write      | out |    1|   ap_fifo  |                            res_V_data_4_V                            |    pointer   |
|res_V_data_5_V_din        | out |   16|   ap_fifo  |                            res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_full_n     |  in |    1|   ap_fifo  |                            res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_write      | out |    1|   ap_fifo  |                            res_V_data_5_V                            |    pointer   |
|res_V_data_6_V_din        | out |   16|   ap_fifo  |                            res_V_data_6_V                            |    pointer   |
|res_V_data_6_V_full_n     |  in |    1|   ap_fifo  |                            res_V_data_6_V                            |    pointer   |
|res_V_data_6_V_write      | out |    1|   ap_fifo  |                            res_V_data_6_V                            |    pointer   |
|res_V_data_7_V_din        | out |   16|   ap_fifo  |                            res_V_data_7_V                            |    pointer   |
|res_V_data_7_V_full_n     |  in |    1|   ap_fifo  |                            res_V_data_7_V                            |    pointer   |
|res_V_data_7_V_write      | out |    1|   ap_fifo  |                            res_V_data_7_V                            |    pointer   |
+--------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

