Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Mar 26 19:16:38 2024
| Host         : Petrichor running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              64 |           25 |
| No           | No                    | Yes                    |              11 |            5 |
| No           | Yes                   | No                     |              54 |           14 |
| Yes          | No                    | No                     |              18 |            6 |
| Yes          | No                    | Yes                    |             111 |           41 |
| Yes          | Yes                   | No                     |              63 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------------+-------------------------+------------------+----------------+--------------+
|     Clock Signal     |            Enable Signal           |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+------------------------------------+-------------------------+------------------+----------------+--------------+
|  CLK_GEN/CLK_OUT3    | BTN_SCAN/p_0_in                    |                         |                2 |              2 |         1.00 |
|  CLK100MHZ_IBUF_BUFG |                                    |                         |                2 |              3 |         1.50 |
|  CLK_GEN/led_clk     |                                    | rst_all                 |                1 |              3 |         3.00 |
|  BTN_SCAN/debug_clk  |                                    | rst_all                 |                3 |              4 |         1.33 |
|  CLK_GEN/CLK_OUT4    |                                    | rst_all                 |                1 |              4 |         4.00 |
|  CLK_GEN/CLK_OUT4    | core/div/n[3]_C_i_1_n_0            |                         |                2 |              4 |         2.00 |
|  CLK_GEN/CLK_OUT4    | core/mul/n                         |                         |                1 |              4 |         4.00 |
|  CLK_GEN/CLK_OUT4    | DEBUG_CTRL/beat_counter            | rst_all                 |                3 |              5 |         1.67 |
|  CLK_GEN/CLK_OUT4    | DEBUG_CTRL/cust_counter            | rst_all                 |                3 |              5 |         1.67 |
|  CLK_GEN/CLK_OUT4    | DEBUG_CTRL/reg_counter             | rst_all                 |                4 |              5 |         1.25 |
|  CLK100MHZ_IBUF_BUFG | UART_BUFF/send_reg_0[0]            |                         |                1 |              8 |         8.00 |
|  CLK_GEN/led_clk     |                                    | LED_OBUF[1]             |                1 |              8 |         8.00 |
|  CLK_GEN/CLK_OUT4    | uart_tx_ctrl/update_head           | rst_all                 |                3 |              8 |         2.67 |
|  CLK_GEN/CLK_OUT4    | DEBUG_CTRL/uart_valid_debug        | rst_all                 |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG |                                    | uart_tx_ctrl/bitTmr     |                4 |             14 |         3.50 |
|  CLK_GEN/led_clk     |                                    |                         |                6 |             16 |         2.67 |
|  CLK_GEN/CLK_OUT3    |                                    |                         |                5 |             18 |         3.60 |
|  CLK_GEN/CLK_OUT4    | core/mul/n                         | rst_all                 |                7 |             23 |         3.29 |
|  CLK_GEN/CLK_OUT4    | core/mul/E[0]                      | rst_all                 |                8 |             24 |         3.00 |
|  CLK_GEN/CLK_OUT4    |                                    |                         |               12 |             27 |         2.25 |
|  CLK100MHZ_IBUF_BUFG |                                    | CLK_GEN/led_clk_0       |                9 |             32 |         3.56 |
|  CLK100MHZ_IBUF_BUFG | uart_tx_ctrl/bitIndex              | uart_tx_ctrl/uart_ready |                9 |             32 |         3.56 |
|  CLK_GEN/CLK_OUT4    | core/div/remainder_reg[31]_i_1_n_0 | rst_all                 |               10 |             32 |         3.20 |
|  CLK_GEN/CLK_OUT4    | core/div/E[0]                      | rst_all                 |               16 |             32 |         2.00 |
+----------------------+------------------------------------+-------------------------+------------------+----------------+--------------+


