/*
 *$Id: hal_fe_auto.h,v 1.1.2.2 Broadcom SDK $
 * $Copyright: (c) 2016 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
 *
 */

/*******************************************
 This comment contains CVS revision information on the frame
 file that was used to generate this code.
 
   Full path to file: fe-registers.fm
 
 Partial CVS status:
       File: fe-registers.fm  	Status: Up-to-date
          Working revision:	1.2	Mon May  6 15:21:36 2002
          Repository revision:	1.2	/cvsdb/arrakis/doc/funcSpec/registers/fe-registers.fm,v
 
 Output of 'md5sum':
       ef90f22cfd130d6df1883a290c37cb22  fe-registers.fm
*******************************************/
#ifndef HAL_FE_AUTO_H 
#define HAL_FE_AUTO_H 


/* include hal_user.h before hal_common.h to allow */
/* the user to override definitions in the common            */
#include "hal_user.h"
#include "hal_common.h"
#define SAND_HAL_FE_PCI_REVISION_OFFSET          0x0000U  /* Chip Identifier and Revision. Same as PCI config reg 0. */
#ifndef SAND_HAL_FE_PCI_REVISION_NO_TEST_MASK
#define SAND_HAL_FE_PCI_REVISION_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PCI_REVISION_MASK            0xffffffffU
#define SAND_HAL_FE_PCI_REVISION_MSB             31
#define SAND_HAL_FE_PCI_REVISION_LSB             0
#define SAND_HAL_FE_PCI_CONFIG_OFFSET            0x0004U  /* PCI configuration registers. */
#ifndef SAND_HAL_FE_PCI_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_PCI_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PCI_CONFIG_MASK              0xffffffffU
#define SAND_HAL_FE_PCI_CONFIG_MSB               31
#define SAND_HAL_FE_PCI_CONFIG_LSB               0
#define SAND_HAL_FE_PCI_INTERRUPT_OFFSET         0x0008U  /* PCI module interrupt register */
#ifndef SAND_HAL_FE_PCI_INTERRUPT_NO_TEST_MASK
#define SAND_HAL_FE_PCI_INTERRUPT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PCI_INTERRUPT_MASK           0xffffffffU
#define SAND_HAL_FE_PCI_INTERRUPT_MSB            31
#define SAND_HAL_FE_PCI_INTERRUPT_LSB            0
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_OFFSET    0x000cU  /* Interrupt MASK register a 0b1 prevents the event from causing a interrupt */
#ifndef SAND_HAL_FE_PCI_INTERRUPT_MASK_NO_TEST_MASK
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_MASK      0xffffffffU
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_MSB       31
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_LSB       0
#define SAND_HAL_FE_PCI_DMAA_REQ_OFFSET          0x0010U  /* PCI DMA request A */
#ifndef SAND_HAL_FE_PCI_DMAA_REQ_NO_TEST_MASK
#define SAND_HAL_FE_PCI_DMAA_REQ_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PCI_DMAA_REQ_MASK            0xffffffffU
#define SAND_HAL_FE_PCI_DMAA_REQ_MSB             31
#define SAND_HAL_FE_PCI_DMAA_REQ_LSB             0
#define SAND_HAL_FE_PCI_DMAA_BASE_ADDR_OFFSET    0x0014U  /* PCI DMA A base address. */
#ifndef SAND_HAL_FE_PCI_DMAA_BASE_ADDR_NO_TEST_MASK
#define SAND_HAL_FE_PCI_DMAA_BASE_ADDR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PCI_DMAA_BASE_ADDR_MASK      0xffffffffU
#define SAND_HAL_FE_PCI_DMAA_BASE_ADDR_MSB       31
#define SAND_HAL_FE_PCI_DMAA_BASE_ADDR_LSB       0
#define SAND_HAL_FE_PCI_DMAA_CNT_OFFSET          0x0018U  /* PCI DMA A number of bytes. */
#ifndef SAND_HAL_FE_PCI_DMAA_CNT_NO_TEST_MASK
#define SAND_HAL_FE_PCI_DMAA_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PCI_DMAA_CNT_MASK            0xffffffffU
#define SAND_HAL_FE_PCI_DMAA_CNT_MSB             31
#define SAND_HAL_FE_PCI_DMAA_CNT_LSB             0
#define SAND_HAL_FE_PCI_DMAB_REQ_OFFSET          0x001cU  /* PCI DMA request B. */
#ifndef SAND_HAL_FE_PCI_DMAB_REQ_NO_TEST_MASK
#define SAND_HAL_FE_PCI_DMAB_REQ_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PCI_DMAB_REQ_MASK            0xffffffffU
#define SAND_HAL_FE_PCI_DMAB_REQ_MSB             31
#define SAND_HAL_FE_PCI_DMAB_REQ_LSB             0
#define SAND_HAL_FE_PCI_DMAB_BASE_ADDR_OFFSET    0x0020U  /* PCI DMA B number of bytes. */
#ifndef SAND_HAL_FE_PCI_DMAB_BASE_ADDR_NO_TEST_MASK
#define SAND_HAL_FE_PCI_DMAB_BASE_ADDR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PCI_DMAB_BASE_ADDR_MASK      0xffffffffU
#define SAND_HAL_FE_PCI_DMAB_BASE_ADDR_MSB       31
#define SAND_HAL_FE_PCI_DMAB_BASE_ADDR_LSB       0
#define SAND_HAL_FE_PCI_DMAB_CNT_OFFSET          0x0024U  /* PCI DMA B number of bytes. */
#ifndef SAND_HAL_FE_PCI_DMAB_CNT_NO_TEST_MASK
#define SAND_HAL_FE_PCI_DMAB_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PCI_DMAB_CNT_MASK            0xffffffffU
#define SAND_HAL_FE_PCI_DMAB_CNT_MSB             31
#define SAND_HAL_FE_PCI_DMAB_CNT_LSB             0
#define SAND_HAL_FE_PCI_CNT_DATA_OFFSET          0x0028U  /* Top of Counter Monitor Fifo. Returns a pointer to a counter that has passed half way. */
#ifndef SAND_HAL_FE_PCI_CNT_DATA_NO_TEST_MASK
#define SAND_HAL_FE_PCI_CNT_DATA_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PCI_CNT_DATA_MASK            0xffffffffU
#define SAND_HAL_FE_PCI_CNT_DATA_MSB             31
#define SAND_HAL_FE_PCI_CNT_DATA_LSB             0
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_OFFSET    0x002cU  /* PCI Status mask register. */
#ifndef SAND_HAL_FE_CI_STATUS_ERR_MASK_NO_TEST_MASK
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_MASK      0xffffffffU
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_MSB       31
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_LSB       0
#define SAND_HAL_FE_CI_STATUS_ERR_OFFSET         0x0030U  /* PCI Status Error register.. */
#ifndef SAND_HAL_FE_CI_STATUS_ERR_NO_TEST_MASK
#define SAND_HAL_FE_CI_STATUS_ERR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_CI_STATUS_ERR_MASK           0xffffffffU
#define SAND_HAL_FE_CI_STATUS_ERR_MSB            31
#define SAND_HAL_FE_CI_STATUS_ERR_LSB            0
#define SAND_HAL_FE_PCI_DEBUG_ENB_OFFSET         0x0034U  /* Block debug registes for trex. 0b1 enables debug, 0b0 for normal operation. */
#ifndef SAND_HAL_FE_PCI_DEBUG_ENB_NO_TEST_MASK
#define SAND_HAL_FE_PCI_DEBUG_ENB_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PCI_DEBUG_ENB_MASK           0xffffffffU
#define SAND_HAL_FE_PCI_DEBUG_ENB_MSB            31
#define SAND_HAL_FE_PCI_DEBUG_ENB_LSB            0
#define SAND_HAL_FE_PCI_SOFT_RESET_OFFSET        0x0038U  /* Soft Reset Register. */
#ifndef SAND_HAL_FE_PCI_SOFT_RESET_NO_TEST_MASK
#define SAND_HAL_FE_PCI_SOFT_RESET_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PCI_SOFT_RESET_MASK          0xffffffffU
#define SAND_HAL_FE_PCI_SOFT_RESET_MSB           31
#define SAND_HAL_FE_PCI_SOFT_RESET_LSB           0
#define SAND_HAL_FE_PCI_SCAN_IN_OFFSET           0x003cU  /* Scan In register. The state of the scan_in pins can be read from this register */
#ifndef SAND_HAL_FE_PCI_SCAN_IN_NO_TEST_MASK
#define SAND_HAL_FE_PCI_SCAN_IN_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PCI_SCAN_IN_MASK             0xffffffffU
#define SAND_HAL_FE_PCI_SCAN_IN_MSB              31
#define SAND_HAL_FE_PCI_SCAN_IN_LSB              0
#define SAND_HAL_FE_PCI_BIST_CTL_OFFSET          0x0040U  /* BIST control register:
                                                         * 
                                                         * To run BIST test:
                                                         * 
                                                         * 1) set bist_lv_tm to 0b1, bist_enb to 0b1, and select one of the 0-55 rams in bist_en_encode
                                                         * 
                                                         * 2) wait until done is 0b1. 
                                                         * 
                                                         * 3) if done and go are 0b1 test pased. */
#ifndef SAND_HAL_FE_PCI_BIST_CTL_NO_TEST_MASK
#define SAND_HAL_FE_PCI_BIST_CTL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PCI_BIST_CTL_MASK            0xffffffffU
#define SAND_HAL_FE_PCI_BIST_CTL_MSB             31
#define SAND_HAL_FE_PCI_BIST_CTL_LSB             0
#define SAND_HAL_FE_PCI_STATE_DEBUG_OFFSET       0x0044U  /* Displays the internal state of the PCI state machines, except for the Target state machine. */
#ifndef SAND_HAL_FE_PCI_STATE_DEBUG_NO_TEST_MASK
#define SAND_HAL_FE_PCI_STATE_DEBUG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PCI_STATE_DEBUG_MASK         0xffffffffU
#define SAND_HAL_FE_PCI_STATE_DEBUG_MSB          31
#define SAND_HAL_FE_PCI_STATE_DEBUG_LSB          0
#define SAND_HAL_FE_SY_CONFIG_OFFSET             0x0100U  /* Sync block configuration register. */
#ifndef SAND_HAL_FE_SY_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_SY_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SY_CONFIG_MASK               0xffffffffU
#define SAND_HAL_FE_SY_CONFIG_MSB                31
#define SAND_HAL_FE_SY_CONFIG_LSB                0
#define SAND_HAL_FE_SY_OFFSET0_OFFSET            0x0104U  /* Sync offsets for pktc, pktf, mif, and vff. */
#ifndef SAND_HAL_FE_SY_OFFSET0_NO_TEST_MASK
#define SAND_HAL_FE_SY_OFFSET0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SY_OFFSET0_MASK              0xffffffffU
#define SAND_HAL_FE_SY_OFFSET0_MSB               31
#define SAND_HAL_FE_SY_OFFSET0_LSB               0
#define SAND_HAL_FE_SY_OFFSET1_OFFSET            0x0108U  /* Sync offsets for pkte, and un. */
#ifndef SAND_HAL_FE_SY_OFFSET1_NO_TEST_MASK
#define SAND_HAL_FE_SY_OFFSET1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SY_OFFSET1_MASK              0xffffffffU
#define SAND_HAL_FE_SY_OFFSET1_MSB               31
#define SAND_HAL_FE_SY_OFFSET1_LSB               0
#define SAND_HAL_FE_UN_CONFIG_OFFSET             0x0200U  /* Configuration register for DM module. */
#ifndef SAND_HAL_FE_UN_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_UN_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_UN_CONFIG_MASK               0xffffffffU
#define SAND_HAL_FE_UN_CONFIG_MSB                31
#define SAND_HAL_FE_UN_CONFIG_LSB                0
#define SAND_HAL_FE_UN_PORT_CONFIG_OFFSET        0x0204U  /* Unloader port enable. */
#ifndef SAND_HAL_FE_UN_PORT_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_UN_PORT_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_UN_PORT_CONFIG_MASK          0xffffffffU
#define SAND_HAL_FE_UN_PORT_CONFIG_MSB           31
#define SAND_HAL_FE_UN_PORT_CONFIG_LSB           0
#define SAND_HAL_FE_UN_REC_ACCESS_CTL_OFFSET     0x0208U  /* Record Copy Access register for DM module - support for system debug. Allows users to configure the device to copy the hbaRecord for all packets on a particular port. */
#ifndef SAND_HAL_FE_UN_REC_ACCESS_CTL_NO_TEST_MASK
#define SAND_HAL_FE_UN_REC_ACCESS_CTL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_UN_REC_ACCESS_CTL_MASK       0xffffffffU
#define SAND_HAL_FE_UN_REC_ACCESS_CTL_MSB        31
#define SAND_HAL_FE_UN_REC_ACCESS_CTL_LSB        0
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_OFFSET 0x020cU  /* This register gives status information on the record fifo. */
#ifndef SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_NO_TEST_MASK
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_MASK 0xffffffffU
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_MSB  31
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_LSB  0
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_MASK_OFFSET 0x0210U  /* This register gives status information on the record fifo. */
#ifndef SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_MASK_NO_TEST_MASK
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_MASK_MASK 0xffffffffU
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_MASK_MSB 31
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_MASK_LSB 0
#define SAND_HAL_FE_UN_REC_ACCESS_DATA0_OFFSET   0x0214U  /* Data from un_rec_acc_ctl read. */
#ifndef SAND_HAL_FE_UN_REC_ACCESS_DATA0_NO_TEST_MASK
#define SAND_HAL_FE_UN_REC_ACCESS_DATA0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_UN_REC_ACCESS_DATA0_MASK     0xffffffffU
#define SAND_HAL_FE_UN_REC_ACCESS_DATA0_MSB      31
#define SAND_HAL_FE_UN_REC_ACCESS_DATA0_LSB      0
#define SAND_HAL_FE_UN_REC_ACCESS_DATA1_OFFSET   0x0218U  /* Data from un_rec_acc_ctl read. */
#ifndef SAND_HAL_FE_UN_REC_ACCESS_DATA1_NO_TEST_MASK
#define SAND_HAL_FE_UN_REC_ACCESS_DATA1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_UN_REC_ACCESS_DATA1_MASK     0xffffffffU
#define SAND_HAL_FE_UN_REC_ACCESS_DATA1_MSB      31
#define SAND_HAL_FE_UN_REC_ACCESS_DATA1_LSB      0
#define SAND_HAL_FE_UN_REC_ACCESS_DATA2_OFFSET   0x021cU  /* Data from un_rec_acc_ctl read. */
#ifndef SAND_HAL_FE_UN_REC_ACCESS_DATA2_NO_TEST_MASK
#define SAND_HAL_FE_UN_REC_ACCESS_DATA2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_UN_REC_ACCESS_DATA2_MASK     0xffffffffU
#define SAND_HAL_FE_UN_REC_ACCESS_DATA2_MSB      31
#define SAND_HAL_FE_UN_REC_ACCESS_DATA2_LSB      0
#define SAND_HAL_FE_UN_REC_ACCESS_DATA3_OFFSET   0x0220U  /* Data from un_rec_acc_ctl read. */
#ifndef SAND_HAL_FE_UN_REC_ACCESS_DATA3_NO_TEST_MASK
#define SAND_HAL_FE_UN_REC_ACCESS_DATA3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_UN_REC_ACCESS_DATA3_MASK     0xffffffffU
#define SAND_HAL_FE_UN_REC_ACCESS_DATA3_MSB      31
#define SAND_HAL_FE_UN_REC_ACCESS_DATA3_LSB      0
#define SAND_HAL_FE_UN_P0HDR_FIFO_CONFIG_OFFSET  0x0224U  /* The hbaRecord fifo in the dm holds a maximum of 160 hbaRecords. These register define how many hbaRecords are allocated per port. The following rules apply: The maximum values for any bottom field is 0x9f. Port ranges can't overlap. All 160 location must be allocated.
                                                         * 
                                                         * A sample configuration for four equal rate ports is: 
                                                         * 
                                                         * un_p0_hdr_fifo_config: p0_top = 0x00; p0_bottom - 0x3F
                                                         * 
                                                         * un_p1_hdr_fifo_config: p1_top = 0x40; p1_bottom - 0x5F
                                                         * 
                                                         * un_p2_hdr_fifo_config: p2_top = 0x60; p2_bottom - 0x7F
                                                         * 
                                                         * un_p3_hdr_fifo_config: p3_top = 0x80; p3_bottom - 0x9F */
#ifndef SAND_HAL_FE_UN_P0HDR_FIFO_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_UN_P0HDR_FIFO_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_UN_P0HDR_FIFO_CONFIG_MASK    0xffffffffU
#define SAND_HAL_FE_UN_P0HDR_FIFO_CONFIG_MSB     31
#define SAND_HAL_FE_UN_P0HDR_FIFO_CONFIG_LSB     0
#define SAND_HAL_FE_UN_P1HDR_FIFO_CONFIG_OFFSET  0x0228U  /* The hbaRecord fifo in the dm holds a maximum of 160 hbaRecords. These register define how many hbaRecords are allocated per port. The following rules apply: The maximum values for any bottom field is 0x9f. Port ranges can't overlap. All 160 location must be allocated.
                                                         * 
                                                         * A sample configuration for four equal rate ports is: 
                                                         * 
                                                         * un_p0_hdr_fifo_config: p0_top = 0x00; p0_bottom - 0x3F
                                                         * 
                                                         * un_p1_hdr_fifo_config: p1_top = 0x40; p1_bottom - 0x5F
                                                         * 
                                                         * un_p2_hdr_fifo_config: p2_top = 0x60; p2_bottom - 0x7F
                                                         * 
                                                         * un_p3_hdr_fifo_config: p3_top = 0x80; p3_bottom - 0x9F */
#ifndef SAND_HAL_FE_UN_P1HDR_FIFO_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_UN_P1HDR_FIFO_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_UN_P1HDR_FIFO_CONFIG_MASK    0xffffffffU
#define SAND_HAL_FE_UN_P1HDR_FIFO_CONFIG_MSB     31
#define SAND_HAL_FE_UN_P1HDR_FIFO_CONFIG_LSB     0
#define SAND_HAL_FE_UN_P2HDR_FIFO_CONFIG_OFFSET  0x022cU  /* The hbaRecord fifo in the dm holds a maximum of 160 hbaRecords. These register define how many hbaRecords are allocated per port. The following rules apply: The maximum values for any bottom field is 0x9f. Port ranges can't overlap. All 160 location must be allocated.
                                                         * 
                                                         * A sample configuration for four equal rate ports is: 
                                                         * 
                                                         * un_p0_hdr_fifo_config: p0_top = 0x00; p0_bottom - 0x3F
                                                         * 
                                                         * un_p1_hdr_fifo_config: p1_top = 0x40; p1_bottom - 0x5F
                                                         * 
                                                         * un_p2_hdr_fifo_config: p2_top = 0x60; p2_bottom - 0x7F
                                                         * 
                                                         * un_p3_hdr_fifo_config: p3_top = 0x80; p3_bottom - 0x9F */
#ifndef SAND_HAL_FE_UN_P2HDR_FIFO_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_UN_P2HDR_FIFO_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_UN_P2HDR_FIFO_CONFIG_MASK    0xffffffffU
#define SAND_HAL_FE_UN_P2HDR_FIFO_CONFIG_MSB     31
#define SAND_HAL_FE_UN_P2HDR_FIFO_CONFIG_LSB     0
#define SAND_HAL_FE_UN_P3HDR_FIFO_CONFIG_OFFSET  0x0230U  /* The hbaRecord fifo in the dm holds a maximum of 160 hbaRecords. These register define how many hbaRecords are allocated per port. The following rules apply: The maximum values for any bottom field is 0x9f. Port ranges can't overlap. All 160 location must be allocated.
                                                         * 
                                                         * A sample configuration for four equal rate ports is: 
                                                         * 
                                                         * un_p0_hdr_fifo_config: p0_top = 0x00; p0_bottom - 0x3F
                                                         * 
                                                         * un_p1_hdr_fifo_config: p1_top = 0x40; p1_bottom - 0x5F
                                                         * 
                                                         * un_p2_hdr_fifo_config: p2_top = 0x60; p2_bottom - 0x7F
                                                         * 
                                                         * un_p3_hdr_fifo_config: p3_top = 0x80; p3_bottom - 0x9F */
#ifndef SAND_HAL_FE_UN_P3HDR_FIFO_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_UN_P3HDR_FIFO_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_UN_P3HDR_FIFO_CONFIG_MASK    0xffffffffU
#define SAND_HAL_FE_UN_P3HDR_FIFO_CONFIG_MSB     31
#define SAND_HAL_FE_UN_P3HDR_FIFO_CONFIG_LSB     0
#define SAND_HAL_FE_UN_P4HDR_FIFO_CONFIG_OFFSET  0x0234U  /* The hbaRecord fifo in the dm holds a maximum of 160 hbaRecords. These register define how many hbaRecords are allocated per port. The following rules apply: The maximum values for any bottom field is 0x9f. Port ranges can't overlap. All 160 location must be allocated.
                                                         * 
                                                         * A sample configuration for four equal rate ports is: 
                                                         * 
                                                         * un_p0_hdr_fifo_config: p0_top = 0x00; p0_bottom - 0x3F
                                                         * 
                                                         * un_p1_hdr_fifo_config: p1_top = 0x40; p1_bottom - 0x5F
                                                         * 
                                                         * un_p2_hdr_fifo_config: p2_top = 0x60; p2_bottom - 0x7F
                                                         * 
                                                         * un_p3_hdr_fifo_config: p3_top = 0x80; p3_bottom - 0x9F */
#ifndef SAND_HAL_FE_UN_P4HDR_FIFO_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_UN_P4HDR_FIFO_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_UN_P4HDR_FIFO_CONFIG_MASK    0xffffffffU
#define SAND_HAL_FE_UN_P4HDR_FIFO_CONFIG_MSB     31
#define SAND_HAL_FE_UN_P4HDR_FIFO_CONFIG_LSB     0
#define SAND_HAL_FE_UN_P5HDR_FIFO_CONFIG_OFFSET  0x0238U  /* The hbaRecord fifo in the dm holds a maximum of 160 hbaRecords. These register define how many hbaRecords are allocated per port. The following rules apply: The maximum values for any bottom field is 0x9f. Port ranges can't overlap. All 160 location must be allocated.
                                                         * 
                                                         * A sample configuration for four equal rate ports is: 
                                                         * 
                                                         * un_p0_hdr_fifo_config: p0_top = 0x00; p0_bottom - 0x3F
                                                         * 
                                                         * un_p1_hdr_fifo_config: p1_top = 0x40; p1_bottom - 0x5F
                                                         * 
                                                         * un_p2_hdr_fifo_config: p2_top = 0x60; p2_bottom - 0x7F
                                                         * 
                                                         * un_p3_hdr_fifo_config: p3_top = 0x80; p3_bottom - 0x9F */
#ifndef SAND_HAL_FE_UN_P5HDR_FIFO_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_UN_P5HDR_FIFO_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_UN_P5HDR_FIFO_CONFIG_MASK    0xffffffffU
#define SAND_HAL_FE_UN_P5HDR_FIFO_CONFIG_MSB     31
#define SAND_HAL_FE_UN_P5HDR_FIFO_CONFIG_LSB     0
#define SAND_HAL_FE_UN_P6HDR_FIFO_CONFIG_OFFSET  0x023cU  /* The hbaRecord fifo in the dm holds a maximum of 160 hbaRecords. These register define how many hbaRecords are allocated per port. The following rules apply: The maximum values for any bottom field is 0x9f. Port ranges can't overlap. All 160 location must be allocated.
                                                         * 
                                                         * A sample configuration for four equal rate ports is: 
                                                         * 
                                                         * un_p0_hdr_fifo_config: p0_top = 0x00; p0_bottom - 0x3F
                                                         * 
                                                         * un_p1_hdr_fifo_config: p1_top = 0x40; p1_bottom - 0x5F
                                                         * 
                                                         * un_p2_hdr_fifo_config: p2_top = 0x60; p2_bottom - 0x7F
                                                         * 
                                                         * un_p3_hdr_fifo_config: p3_top = 0x80; p3_bottom - 0x9F */
#ifndef SAND_HAL_FE_UN_P6HDR_FIFO_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_UN_P6HDR_FIFO_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_UN_P6HDR_FIFO_CONFIG_MASK    0xffffffffU
#define SAND_HAL_FE_UN_P6HDR_FIFO_CONFIG_MSB     31
#define SAND_HAL_FE_UN_P6HDR_FIFO_CONFIG_LSB     0
#define SAND_HAL_FE_UN_P7HDR_FIFO_CONFIG_OFFSET  0x0240U  /* The hbaRecord fifo in the dm holds a maximum of 160 hbaRecords. These register define how many hbaRecords are allocated per port. The following rules apply: The maximum values for any bottom field is 0x9f. Port ranges can't overlap. All 160 location must be allocated.
                                                         * 
                                                         * A sample configuration for four equal rate ports is: 
                                                         * 
                                                         * un_p0_hdr_fifo_config: p0_top = 0x00; p0_bottom - 0x3F
                                                         * 
                                                         * un_p1_hdr_fifo_config: p1_top = 0x40; p1_bottom - 0x5F
                                                         * 
                                                         * un_p2_hdr_fifo_config: p2_top = 0x60; p2_bottom - 0x7F
                                                         * 
                                                         * un_p3_hdr_fifo_config: p3_top = 0x80; p3_bottom - 0x9F */
#ifndef SAND_HAL_FE_UN_P7HDR_FIFO_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_UN_P7HDR_FIFO_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_UN_P7HDR_FIFO_CONFIG_MASK    0xffffffffU
#define SAND_HAL_FE_UN_P7HDR_FIFO_CONFIG_MSB     31
#define SAND_HAL_FE_UN_P7HDR_FIFO_CONFIG_LSB     0
#define SAND_HAL_FE_UN_P8HDR_FIFO_CONFIG_OFFSET  0x0244U  /* The hbaRecord fifo in the dm holds a maximum of 160 hbaRecords. These register define how many hbaRecords are allocated per port. The following rules apply: The maximum values for any bottom field is 0x9f. Port ranges can't overlap. All 160 location must be allocated.
                                                         * 
                                                         * A sample configuration for four equal rate ports is: 
                                                         * 
                                                         * un_p0_hdr_fifo_config: p0_top = 0x00; p0_bottom - 0x3F
                                                         * 
                                                         * un_p1_hdr_fifo_config: p1_top = 0x40; p1_bottom - 0x5F
                                                         * 
                                                         * un_p2_hdr_fifo_config: p2_top = 0x60; p2_bottom - 0x7F
                                                         * 
                                                         * un_p3_hdr_fifo_config: p3_top = 0x80; p3_bottom - 0x9F */
#ifndef SAND_HAL_FE_UN_P8HDR_FIFO_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_UN_P8HDR_FIFO_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_UN_P8HDR_FIFO_CONFIG_MASK    0xffffffffU
#define SAND_HAL_FE_UN_P8HDR_FIFO_CONFIG_MSB     31
#define SAND_HAL_FE_UN_P8HDR_FIFO_CONFIG_LSB     0
#define SAND_HAL_FE_UN_P9HDR_FIFO_CONFIG_OFFSET  0x0248U  /* The hbaRecord fifo in the dm holds a maximum of 160 hbaRecords. These register define how many hbaRecords are allocated per port. The following rules apply: The maximum values for any bottom field is 0x9f. Port ranges can't overlap. All 160 location must be allocated.
                                                         * 
                                                         * A sample configuration for four equal rate ports is: 
                                                         * 
                                                         * un_p0_hdr_fifo_config: p0_top = 0x00; p0_bottom - 0x3F
                                                         * 
                                                         * un_p1_hdr_fifo_config: p1_top = 0x40; p1_bottom - 0x5F
                                                         * 
                                                         * un_p2_hdr_fifo_config: p2_top = 0x60; p2_bottom - 0x7F
                                                         * 
                                                         * un_p3_hdr_fifo_config: p3_top = 0x80; p3_bottom - 0x9F */
#ifndef SAND_HAL_FE_UN_P9HDR_FIFO_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_UN_P9HDR_FIFO_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_UN_P9HDR_FIFO_CONFIG_MASK    0xffffffffU
#define SAND_HAL_FE_UN_P9HDR_FIFO_CONFIG_MSB     31
#define SAND_HAL_FE_UN_P9HDR_FIFO_CONFIG_LSB     0
#define SAND_HAL_FE_UN_P10HDR_FIFO_CONFIG_OFFSET 0x024cU  /* The hbaRecord fifo in the dm holds a maximum of 160 hbaRecords. These register define how many hbaRecords are allocated per port. The following rules apply: The maximum values for any bottom field is 0x9f. Port ranges can't overlap. All 160 location must be allocated.
                                                         * 
                                                         * A sample configuration for four equal rate ports is: 
                                                         * 
                                                         * un_p0_hdr_fifo_config: p0_top = 0x00; p0_bottom - 0x3F
                                                         * 
                                                         * un_p1_hdr_fifo_config: p1_top = 0x40; p1_bottom - 0x5F
                                                         * 
                                                         * un_p2_hdr_fifo_config: p2_top = 0x60; p2_bottom - 0x7F
                                                         * 
                                                         * un_p3_hdr_fifo_config: p3_top = 0x80; p3_bottom - 0x9F */
#ifndef SAND_HAL_FE_UN_P10HDR_FIFO_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_UN_P10HDR_FIFO_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_UN_P10HDR_FIFO_CONFIG_MASK   0xffffffffU
#define SAND_HAL_FE_UN_P10HDR_FIFO_CONFIG_MSB    31
#define SAND_HAL_FE_UN_P10HDR_FIFO_CONFIG_LSB    0
#define SAND_HAL_FE_UN_P11HDR_FIFO_CONFIG_OFFSET 0x0250U  /* The hbaRecord fifo in the dm holds a maximum of 160 hbaRecords. These register define how many hbaRecords are allocated per port. The following rules apply: The maximum values for any bottom field is 0x9f. Port ranges can't overlap. All 160 location must be allocated.
                                                         * 
                                                         * A sample configuration for four equal rate ports is: 
                                                         * 
                                                         * un_p0_hdr_fifo_config: p0_top = 0x00; p0_bottom - 0x3F
                                                         * 
                                                         * un_p1_hdr_fifo_config: p1_top = 0x40; p1_bottom - 0x5F
                                                         * 
                                                         * un_p2_hdr_fifo_config: p2_top = 0x60; p2_bottom - 0x7F
                                                         * 
                                                         * un_p3_hdr_fifo_config: p3_top = 0x80; p3_bottom - 0x9F */
#ifndef SAND_HAL_FE_UN_P11HDR_FIFO_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_UN_P11HDR_FIFO_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_UN_P11HDR_FIFO_CONFIG_MASK   0xffffffffU
#define SAND_HAL_FE_UN_P11HDR_FIFO_CONFIG_MSB    31
#define SAND_HAL_FE_UN_P11HDR_FIFO_CONFIG_LSB    0
#define SAND_HAL_FE_UN_P12HDR_FIFO_CONFIG_OFFSET 0x0254U  /* The hbaRecord fifo in the dm holds a maximum of 160 hbaRecords. These register define how many hbaRecords are allocated per port. The following rules apply: The maximum values for any bottom field is 0x9f. Port ranges can't overlap. All 160 location must be allocated.
                                                         * 
                                                         * A sample configuration for four equal rate ports is: 
                                                         * 
                                                         * un_p0_hdr_fifo_config: p0_top = 0x00; p0_bottom - 0x3F
                                                         * 
                                                         * un_p1_hdr_fifo_config: p1_top = 0x40; p1_bottom - 0x5F
                                                         * 
                                                         * un_p2_hdr_fifo_config: p2_top = 0x60; p2_bottom - 0x7F
                                                         * 
                                                         * un_p3_hdr_fifo_config: p3_top = 0x80; p3_bottom - 0x9F */
#ifndef SAND_HAL_FE_UN_P12HDR_FIFO_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_UN_P12HDR_FIFO_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_UN_P12HDR_FIFO_CONFIG_MASK   0xffffffffU
#define SAND_HAL_FE_UN_P12HDR_FIFO_CONFIG_MSB    31
#define SAND_HAL_FE_UN_P12HDR_FIFO_CONFIG_LSB    0
#define SAND_HAL_FE_UN_P13HDR_FIFO_CONFIG_OFFSET 0x0258U  /* The hbaRecord fifo in the dm holds a maximum of 160 hbaRecords. These register define how many hbaRecords are allocated per port. The following rules apply: The maximum values for any bottom field is 0x9f. Port ranges can't overlap. All 160 location must be allocated.
                                                         * 
                                                         * A sample configuration for four equal rate ports is: 
                                                         * 
                                                         * un_p0_hdr_fifo_config: p0_top = 0x00; p0_bottom - 0x3F
                                                         * 
                                                         * un_p1_hdr_fifo_config: p1_top = 0x40; p1_bottom - 0x5F
                                                         * 
                                                         * un_p2_hdr_fifo_config: p2_top = 0x60; p2_bottom - 0x7F
                                                         * 
                                                         * un_p3_hdr_fifo_config: p3_top = 0x80; p3_bottom - 0x9F */
#ifndef SAND_HAL_FE_UN_P13HDR_FIFO_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_UN_P13HDR_FIFO_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_UN_P13HDR_FIFO_CONFIG_MASK   0xffffffffU
#define SAND_HAL_FE_UN_P13HDR_FIFO_CONFIG_MSB    31
#define SAND_HAL_FE_UN_P13HDR_FIFO_CONFIG_LSB    0
#define SAND_HAL_FE_UN_P14HDR_FIFO_CONFIG_OFFSET 0x025cU  /* The hbaRecord fifo in the dm holds a maximum of 160 hbaRecords. These register define how many hbaRecords are allocated per port. The following rules apply: The maximum values for any bottom field is 0x9f. Port ranges can't overlap. All 160 location must be allocated.
                                                         * 
                                                         * A sample configuration for four equal rate ports is: 
                                                         * 
                                                         * un_p0_hdr_fifo_config: p0_top = 0x00; p0_bottom - 0x3F
                                                         * 
                                                         * un_p1_hdr_fifo_config: p1_top = 0x40; p1_bottom - 0x5F
                                                         * 
                                                         * un_p2_hdr_fifo_config: p2_top = 0x60; p2_bottom - 0x7F
                                                         * 
                                                         * un_p3_hdr_fifo_config: p3_top = 0x80; p3_bottom - 0x9F */
#ifndef SAND_HAL_FE_UN_P14HDR_FIFO_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_UN_P14HDR_FIFO_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_UN_P14HDR_FIFO_CONFIG_MASK   0xffffffffU
#define SAND_HAL_FE_UN_P14HDR_FIFO_CONFIG_MSB    31
#define SAND_HAL_FE_UN_P14HDR_FIFO_CONFIG_LSB    0
#define SAND_HAL_FE_UN_P15HDR_FIFO_CONFIG_OFFSET 0x0260U  /* The hbaRecord fifo in the dm holds a maximum of 160 hbaRecords. These register define how many hbaRecords are allocated per port. The following rules apply: The maximum values for any bottom field is 0x9f. Port ranges can't overlap. All 160 location must be allocated.
                                                         * 
                                                         * A sample configuration for four equal rate ports is: 
                                                         * 
                                                         * un_p0_hdr_fifo_config: p0_top = 0x00; p0_bottom - 0x3F
                                                         * 
                                                         * un_p1_hdr_fifo_config: p1_top = 0x40; p1_bottom - 0x5F
                                                         * 
                                                         * un_p2_hdr_fifo_config: p2_top = 0x60; p2_bottom - 0x7F
                                                         * 
                                                         * un_p3_hdr_fifo_config: p3_top = 0x80; p3_bottom - 0x9F */
#ifndef SAND_HAL_FE_UN_P15HDR_FIFO_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_UN_P15HDR_FIFO_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_UN_P15HDR_FIFO_CONFIG_MASK   0xffffffffU
#define SAND_HAL_FE_UN_P15HDR_FIFO_CONFIG_MSB    31
#define SAND_HAL_FE_UN_P15HDR_FIFO_CONFIG_LSB    0
#define SAND_HAL_FE_MI_CONFIG_OFFSET             0x0400U  /* 0bx00 Thba = Tin, count when Tin=1
                                                         * 
                                                         * 0bx01, Thba = 0, count when Tin=1.
                                                         * 
                                                         * 0bx10, Thba = 1, count all.
                                                         * 
                                                         * 0bx11, Thba = 0, count all
                                                         * 
                                                         * 0b1xx, drop packet.
                                                         * 
                                                         * General Configuration Registers */
#ifndef SAND_HAL_FE_MI_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_MI_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_CONFIG_MASK               0xffffffffU
#define SAND_HAL_FE_MI_CONFIG_MSB                31
#define SAND_HAL_FE_MI_CONFIG_LSB                0
#define SAND_HAL_FE_MI_PORT0_CONFIG_OFFSET       0x0404U  /* General per port config */
#ifndef SAND_HAL_FE_MI_PORT0_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_MI_PORT0_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_PORT0_CONFIG_MASK         0xffffffffU
#define SAND_HAL_FE_MI_PORT0_CONFIG_MSB          31
#define SAND_HAL_FE_MI_PORT0_CONFIG_LSB          0
#define SAND_HAL_FE_MI_PORT1_CONFIG_OFFSET       0x0408U  /* General per port config */
#ifndef SAND_HAL_FE_MI_PORT1_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_MI_PORT1_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_PORT1_CONFIG_MASK         0xffffffffU
#define SAND_HAL_FE_MI_PORT1_CONFIG_MSB          31
#define SAND_HAL_FE_MI_PORT1_CONFIG_LSB          0
#define SAND_HAL_FE_MI_PORT2_CONFIG_OFFSET       0x040cU  /* General per port config */
#ifndef SAND_HAL_FE_MI_PORT2_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_MI_PORT2_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_PORT2_CONFIG_MASK         0xffffffffU
#define SAND_HAL_FE_MI_PORT2_CONFIG_MSB          31
#define SAND_HAL_FE_MI_PORT2_CONFIG_LSB          0
#define SAND_HAL_FE_MI_PORT3_CONFIG_OFFSET       0x0410U  /* General per port config */
#ifndef SAND_HAL_FE_MI_PORT3_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_MI_PORT3_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_PORT3_CONFIG_MASK         0xffffffffU
#define SAND_HAL_FE_MI_PORT3_CONFIG_MSB          31
#define SAND_HAL_FE_MI_PORT3_CONFIG_LSB          0
#define SAND_HAL_FE_MI_PORT4_CONFIG_OFFSET       0x0414U  /* General per port config */
#ifndef SAND_HAL_FE_MI_PORT4_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_MI_PORT4_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_PORT4_CONFIG_MASK         0xffffffffU
#define SAND_HAL_FE_MI_PORT4_CONFIG_MSB          31
#define SAND_HAL_FE_MI_PORT4_CONFIG_LSB          0
#define SAND_HAL_FE_MI_PORT5_CONFIG_OFFSET       0x0418U  /* General per port config */
#ifndef SAND_HAL_FE_MI_PORT5_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_MI_PORT5_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_PORT5_CONFIG_MASK         0xffffffffU
#define SAND_HAL_FE_MI_PORT5_CONFIG_MSB          31
#define SAND_HAL_FE_MI_PORT5_CONFIG_LSB          0
#define SAND_HAL_FE_MI_PORT6_CONFIG_OFFSET       0x041cU  /* General per port config */
#ifndef SAND_HAL_FE_MI_PORT6_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_MI_PORT6_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_PORT6_CONFIG_MASK         0xffffffffU
#define SAND_HAL_FE_MI_PORT6_CONFIG_MSB          31
#define SAND_HAL_FE_MI_PORT6_CONFIG_LSB          0
#define SAND_HAL_FE_MI_PORT7_CONFIG_OFFSET       0x0420U  /* General per port config */
#ifndef SAND_HAL_FE_MI_PORT7_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_MI_PORT7_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_PORT7_CONFIG_MASK         0xffffffffU
#define SAND_HAL_FE_MI_PORT7_CONFIG_MSB          31
#define SAND_HAL_FE_MI_PORT7_CONFIG_LSB          0
#define SAND_HAL_FE_MI_PORT8_CONFIG_OFFSET       0x0424U  /* General per port config */
#ifndef SAND_HAL_FE_MI_PORT8_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_MI_PORT8_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_PORT8_CONFIG_MASK         0xffffffffU
#define SAND_HAL_FE_MI_PORT8_CONFIG_MSB          31
#define SAND_HAL_FE_MI_PORT8_CONFIG_LSB          0
#define SAND_HAL_FE_MI_PORT9_CONFIG_OFFSET       0x0428U  /* General per port config */
#ifndef SAND_HAL_FE_MI_PORT9_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_MI_PORT9_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_PORT9_CONFIG_MASK         0xffffffffU
#define SAND_HAL_FE_MI_PORT9_CONFIG_MSB          31
#define SAND_HAL_FE_MI_PORT9_CONFIG_LSB          0
#define SAND_HAL_FE_MI_PORT10_CONFIG_OFFSET      0x042cU  /* General per port config */
#ifndef SAND_HAL_FE_MI_PORT10_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_MI_PORT10_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_PORT10_CONFIG_MASK        0xffffffffU
#define SAND_HAL_FE_MI_PORT10_CONFIG_MSB         31
#define SAND_HAL_FE_MI_PORT10_CONFIG_LSB         0
#define SAND_HAL_FE_MI_PORT11_CONFIG_OFFSET      0x0430U  /* General per port config */
#ifndef SAND_HAL_FE_MI_PORT11_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_MI_PORT11_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_PORT11_CONFIG_MASK        0xffffffffU
#define SAND_HAL_FE_MI_PORT11_CONFIG_MSB         31
#define SAND_HAL_FE_MI_PORT11_CONFIG_LSB         0
#define SAND_HAL_FE_MI_PORT12_CONFIG_OFFSET      0x0434U  /* General per port config */
#ifndef SAND_HAL_FE_MI_PORT12_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_MI_PORT12_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_PORT12_CONFIG_MASK        0xffffffffU
#define SAND_HAL_FE_MI_PORT12_CONFIG_MSB         31
#define SAND_HAL_FE_MI_PORT12_CONFIG_LSB         0
#define SAND_HAL_FE_MI_PORT13_CONFIG_OFFSET      0x0438U  /* General per port config */
#ifndef SAND_HAL_FE_MI_PORT13_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_MI_PORT13_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_PORT13_CONFIG_MASK        0xffffffffU
#define SAND_HAL_FE_MI_PORT13_CONFIG_MSB         31
#define SAND_HAL_FE_MI_PORT13_CONFIG_LSB         0
#define SAND_HAL_FE_MI_PORT14_CONFIG_OFFSET      0x043cU  /* General per port config */
#ifndef SAND_HAL_FE_MI_PORT14_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_MI_PORT14_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_PORT14_CONFIG_MASK        0xffffffffU
#define SAND_HAL_FE_MI_PORT14_CONFIG_MSB         31
#define SAND_HAL_FE_MI_PORT14_CONFIG_LSB         0
#define SAND_HAL_FE_MI_PORT15_CONFIG_OFFSET      0x0440U  /* General per port config */
#ifndef SAND_HAL_FE_MI_PORT15_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_MI_PORT15_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_PORT15_CONFIG_MASK        0xffffffffU
#define SAND_HAL_FE_MI_PORT15_CONFIG_MSB         31
#define SAND_HAL_FE_MI_PORT15_CONFIG_LSB         0
#define SAND_HAL_FE_MI_PPP_ADDR_CTL_OFFSET       0x0444U  /* PPP Address/Control configuration register */
#ifndef SAND_HAL_FE_MI_PPP_ADDR_CTL_NO_TEST_MASK
#define SAND_HAL_FE_MI_PPP_ADDR_CTL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_PPP_ADDR_CTL_MASK         0xffffffffU
#define SAND_HAL_FE_MI_PPP_ADDR_CTL_MSB          31
#define SAND_HAL_FE_MI_PPP_ADDR_CTL_LSB          0
#define SAND_HAL_FE_MI_USR0_L3TYPE_OFFSET        0x0448U  /* User etherType or pid protocol filters. */
#ifndef SAND_HAL_FE_MI_USR0_L3TYPE_NO_TEST_MASK
#define SAND_HAL_FE_MI_USR0_L3TYPE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_USR0_L3TYPE_MASK          0xffffffffU
#define SAND_HAL_FE_MI_USR0_L3TYPE_MSB           31
#define SAND_HAL_FE_MI_USR0_L3TYPE_LSB           0
#define SAND_HAL_FE_MI_USR1_L3TYPE_OFFSET        0x044cU  /* User etherType or pid protocol filters. */
#ifndef SAND_HAL_FE_MI_USR1_L3TYPE_NO_TEST_MASK
#define SAND_HAL_FE_MI_USR1_L3TYPE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_USR1_L3TYPE_MASK          0xffffffffU
#define SAND_HAL_FE_MI_USR1_L3TYPE_MSB           31
#define SAND_HAL_FE_MI_USR1_L3TYPE_LSB           0
#define SAND_HAL_FE_MI_USR2_L3TYPE_OFFSET        0x0450U  /* User etherType or pid protocol filters. */
#ifndef SAND_HAL_FE_MI_USR2_L3TYPE_NO_TEST_MASK
#define SAND_HAL_FE_MI_USR2_L3TYPE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_USR2_L3TYPE_MASK          0xffffffffU
#define SAND_HAL_FE_MI_USR2_L3TYPE_MSB           31
#define SAND_HAL_FE_MI_USR2_L3TYPE_LSB           0
#define SAND_HAL_FE_MI_USR3_L3TYPE_OFFSET        0x0454U  /* User etherType or pid protocol filters. */
#ifndef SAND_HAL_FE_MI_USR3_L3TYPE_NO_TEST_MASK
#define SAND_HAL_FE_MI_USR3_L3TYPE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_USR3_L3TYPE_MASK          0xffffffffU
#define SAND_HAL_FE_MI_USR3_L3TYPE_MSB           31
#define SAND_HAL_FE_MI_USR3_L3TYPE_LSB           0
#define SAND_HAL_FE_MI_USR4_L3TYPE_OFFSET        0x0458U  /* User etherType or pid protocol filters. */
#ifndef SAND_HAL_FE_MI_USR4_L3TYPE_NO_TEST_MASK
#define SAND_HAL_FE_MI_USR4_L3TYPE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_USR4_L3TYPE_MASK          0xffffffffU
#define SAND_HAL_FE_MI_USR4_L3TYPE_MSB           31
#define SAND_HAL_FE_MI_USR4_L3TYPE_LSB           0
#define SAND_HAL_FE_MI_USR5_L3TYPE_OFFSET        0x045cU  /* User etherType or pid protocol filters. */
#ifndef SAND_HAL_FE_MI_USR5_L3TYPE_NO_TEST_MASK
#define SAND_HAL_FE_MI_USR5_L3TYPE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_USR5_L3TYPE_MASK          0xffffffffU
#define SAND_HAL_FE_MI_USR5_L3TYPE_MSB           31
#define SAND_HAL_FE_MI_USR5_L3TYPE_LSB           0
#define SAND_HAL_FE_MI_USR6_L3TYPE_OFFSET        0x0460U  /* User etherType or pid protocol filters. */
#ifndef SAND_HAL_FE_MI_USR6_L3TYPE_NO_TEST_MASK
#define SAND_HAL_FE_MI_USR6_L3TYPE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_USR6_L3TYPE_MASK          0xffffffffU
#define SAND_HAL_FE_MI_USR6_L3TYPE_MSB           31
#define SAND_HAL_FE_MI_USR6_L3TYPE_LSB           0
#define SAND_HAL_FE_MI_USR7_L3TYPE_OFFSET        0x0464U  /* User etherType or pid protocol filters. */
#ifndef SAND_HAL_FE_MI_USR7_L3TYPE_NO_TEST_MASK
#define SAND_HAL_FE_MI_USR7_L3TYPE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_USR7_L3TYPE_MASK          0xffffffffU
#define SAND_HAL_FE_MI_USR7_L3TYPE_MSB           31
#define SAND_HAL_FE_MI_USR7_L3TYPE_LSB           0
#define SAND_HAL_FE_MI_USR8_L3TYPE_OFFSET        0x0468U  /* User etherType or pid protocol filters. */
#ifndef SAND_HAL_FE_MI_USR8_L3TYPE_NO_TEST_MASK
#define SAND_HAL_FE_MI_USR8_L3TYPE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_USR8_L3TYPE_MASK          0xffffffffU
#define SAND_HAL_FE_MI_USR8_L3TYPE_MSB           31
#define SAND_HAL_FE_MI_USR8_L3TYPE_LSB           0
#define SAND_HAL_FE_MI_USR9_L3TYPE_OFFSET        0x046cU  /* User etherType or pid protocol filters. */
#ifndef SAND_HAL_FE_MI_USR9_L3TYPE_NO_TEST_MASK
#define SAND_HAL_FE_MI_USR9_L3TYPE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_USR9_L3TYPE_MASK          0xffffffffU
#define SAND_HAL_FE_MI_USR9_L3TYPE_MSB           31
#define SAND_HAL_FE_MI_USR9_L3TYPE_LSB           0
#define SAND_HAL_FE_MI_USR10_L3TYPE_OFFSET       0x0470U  /* User etherType or pid protocol filters. */
#ifndef SAND_HAL_FE_MI_USR10_L3TYPE_NO_TEST_MASK
#define SAND_HAL_FE_MI_USR10_L3TYPE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_USR10_L3TYPE_MASK         0xffffffffU
#define SAND_HAL_FE_MI_USR10_L3TYPE_MSB          31
#define SAND_HAL_FE_MI_USR10_L3TYPE_LSB          0
#define SAND_HAL_FE_MI_USR11_L3TYPE_OFFSET       0x0474U  /* User etherType or pid protocol filters. */
#ifndef SAND_HAL_FE_MI_USR11_L3TYPE_NO_TEST_MASK
#define SAND_HAL_FE_MI_USR11_L3TYPE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_USR11_L3TYPE_MASK         0xffffffffU
#define SAND_HAL_FE_MI_USR11_L3TYPE_MSB          31
#define SAND_HAL_FE_MI_USR11_L3TYPE_LSB          0
#define SAND_HAL_FE_MI_USR_L3TYPE_ACT_OFFSET     0x0478U  /* User etherType or pid protocol filter enables. */
#ifndef SAND_HAL_FE_MI_USR_L3TYPE_ACT_NO_TEST_MASK
#define SAND_HAL_FE_MI_USR_L3TYPE_ACT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_USR_L3TYPE_ACT_MASK       0xffffffffU
#define SAND_HAL_FE_MI_USR_L3TYPE_ACT_MSB        31
#define SAND_HAL_FE_MI_USR_L3TYPE_ACT_LSB        0
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_OFFSET   0x047cU  /* Returned forwarding operation for user protocol rules. */
#ifndef SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_NO_TEST_MASK
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_MASK     0xffffffffU
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_MSB      31
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_LSB      0
#define SAND_HAL_FE_MI_ENET_TYPE_OFFSET          0x0480U  /* Ethernet Type LLC register */
#ifndef SAND_HAL_FE_MI_ENET_TYPE_NO_TEST_MASK
#define SAND_HAL_FE_MI_ENET_TYPE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_ENET_TYPE_MASK            0xffffffffU
#define SAND_HAL_FE_MI_ENET_TYPE_MSB             31
#define SAND_HAL_FE_MI_ENET_TYPE_LSB             0
#define SAND_HAL_FE_MI_LLC_SNAP_ENCAP_OFFSET     0x0484U  /* Configuration register for LLC SNAP encapsulation */
#ifndef SAND_HAL_FE_MI_LLC_SNAP_ENCAP_NO_TEST_MASK
#define SAND_HAL_FE_MI_LLC_SNAP_ENCAP_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_LLC_SNAP_ENCAP_MASK       0xffffffffU
#define SAND_HAL_FE_MI_LLC_SNAP_ENCAP_MSB        31
#define SAND_HAL_FE_MI_LLC_SNAP_ENCAP_LSB        0
#define SAND_HAL_FE_MI_LLC_IEEE_CTL_OFFSET       0x0488U  /* Configuration register for LLC Control frames */
#ifndef SAND_HAL_FE_MI_LLC_IEEE_CTL_NO_TEST_MASK
#define SAND_HAL_FE_MI_LLC_IEEE_CTL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_LLC_IEEE_CTL_MASK         0xffffffffU
#define SAND_HAL_FE_MI_LLC_IEEE_CTL_MSB          31
#define SAND_HAL_FE_MI_LLC_IEEE_CTL_LSB          0
#define SAND_HAL_FE_MI_MEM_ACC_CTL_OFFSET        0x048cU  /* Control register used to initiate read/write requests from/to internal memories in the mif.
                                                         * 
                                                         * --- The location within the memory is selected with the acc_mem_addr field in addition to the read/write field.
                                                         * 
                                                         * --- If a write access, the data register is written to the write value.
                                                         * 
                                                         * --- A request is generated by writing the req to 0b1.
                                                         * 
                                                         * --- The ack bit is monitored. When the ack is set, the operation is complete. If a read operation was performed, the data register has valid data.
                                                         * 
                                                         * --- The ack is written to a 0b1 to acknowledge the transaction.
                                                         * 
                                                         * The mi_vlan_context, mi_ipv4_dscp, mi_enet_pri, and mi_mpls_exp all share the same internal 8448x7 SRAM. The addresses and return values are as follows:
                                                         * 
                                                         * Address: 0x0000-0x0FFF is the mi_vlan_context table and addressed using {0b00,vid[11:0]} returns {context[6:0]}
                                                         * 
                                                         * Address: 0x1000-0x1FFF is the mi_ipv4_dscp table and addressed using {0b01,port[3:0], ToS[7:0]} returns {iEcn, iCos[2:0], iDp[1:0]
                                                         * 
                                                         * Address: 0x2000-0x207F is the mi_enet_pri table and addressed using {0b10,0b00000,port[3:0], pri[2:0]} returns {eEcn, eCos[2:0], eDp[1:0]}
                                                         * 
                                                         * Address: 0x2080-0x20FF is the mi_mpls_exp table and addressed using {0b10,0b00001,port[3:0], exp[2:0]} returns {mEcn, mCos[2:0], mDp[1:0]}
                                                         * 
                                                         * 
                                                         * 
                                                         * Example Write: 
                                                         * 
                                                         * *** Fill in example here
                                                         * 
                                                         * 
                                                         * 
                                                         * Example Read: 
                                                         * 
                                                         * *** Fill in example here */
#ifndef SAND_HAL_FE_MI_MEM_ACC_CTL_NO_TEST_MASK
#define SAND_HAL_FE_MI_MEM_ACC_CTL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_MEM_ACC_CTL_MASK          0xffffffffU
#define SAND_HAL_FE_MI_MEM_ACC_CTL_MSB           31
#define SAND_HAL_FE_MI_MEM_ACC_CTL_LSB           0
#define SAND_HAL_FE_MI_MEM_ACC_DATA_OFFSET       0x0490U  /* Data register for accessing memories internal to the MIF
                                                         * 
                                                         * 
                                                         * 
                                                         * Data definition: {msb:lsb} 
                                                         * 
                                                         * mi_vlan_context: {context[6:0]}
                                                         * 
                                                         * mi_ipv4_dhcp: {iEcn, iCos[2:0], iDp[1:0]}
                                                         * 
                                                         * mi_enet_pri: {eEcn, eCos[2:0], eDp[1:0]}
                                                         * 
                                                         * mi_mpls_exp: {mEcn,mCos[2:0], mDp[1:0]} */
#ifndef SAND_HAL_FE_MI_MEM_ACC_DATA_NO_TEST_MASK
#define SAND_HAL_FE_MI_MEM_ACC_DATA_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_MEM_ACC_DATA_MASK         0xffffffffU
#define SAND_HAL_FE_MI_MEM_ACC_DATA_MSB          31
#define SAND_HAL_FE_MI_MEM_ACC_DATA_LSB          0
#define SAND_HAL_FE_MI_DMAC_ACC_CTL_OFFSET       0x0494U  /* Control register used to initiate read/write requests from/to an internal memories in the mif.
                                                         * 
                                                         * --- The location within the memory is selected with the is selected by the dmac_addr field, {dmac_glb, dmac_port, dma_0or1} in addition to the read/write field. Note
                                                         * 
                                                         * --- If a write access, the data register is written to the write value.
                                                         * 
                                                         * --- A request is generated by writing the req to 0b1.
                                                         * 
                                                         * --- The ack bit is monitored. When the ack is set, the operation is complete. If a read operation was performed, the data register has valid data.
                                                         * 
                                                         * --- The ack is written to a 0b1 to acknowledge the transaction.
                                                         * 
                                                         * 
                                                         * 
                                                         * Example Write: 
                                                         * 
                                                         * *** Fill in example here
                                                         * 
                                                         * 
                                                         * 
                                                         * Example Read: 
                                                         * 
                                                         * *** Fill in example here */
#ifndef SAND_HAL_FE_MI_DMAC_ACC_CTL_NO_TEST_MASK
#define SAND_HAL_FE_MI_DMAC_ACC_CTL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_DMAC_ACC_CTL_MASK         0xffffffffU
#define SAND_HAL_FE_MI_DMAC_ACC_CTL_MSB          31
#define SAND_HAL_FE_MI_DMAC_ACC_CTL_LSB          0
#define SAND_HAL_FE_MI_DMAC_HI_OFFSET            0x0498U  /* Configuration register for DIRECT Local Station DMAC address identification. */
#ifndef SAND_HAL_FE_MI_DMAC_HI_NO_TEST_MASK
#define SAND_HAL_FE_MI_DMAC_HI_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_DMAC_HI_MASK              0xffffffffU
#define SAND_HAL_FE_MI_DMAC_HI_MSB               31
#define SAND_HAL_FE_MI_DMAC_HI_LSB               0
#define SAND_HAL_FE_MI_DMAC_LO_OFFSET            0x049cU  /* Configuration register for DIRECT Local Station DMAC address identification. */
#ifndef SAND_HAL_FE_MI_DMAC_LO_NO_TEST_MASK
#define SAND_HAL_FE_MI_DMAC_LO_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_DMAC_LO_MASK              0xffffffffU
#define SAND_HAL_FE_MI_DMAC_LO_MSB               31
#define SAND_HAL_FE_MI_DMAC_LO_LSB               0
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_OFFSET     0x04a0U  /* DMAC Lookup Configuration register:
                                                         * 
                                                         * The dmac_nib bits identifies the source of the nibble in the mifStruc. Consider the lookup key as an array of 12 nibbles with key[47:44] = nibble11, [43:40] = nibble10.... [3:0] = nibble0.
                                                         * 
                                                         * 
                                                         * 
                                                         * Example: if mac = 0x10FEDCBA9876 and dmac_nib3 is 0. Then mifSturc.dmac_nibble0 is 9. */
#ifndef SAND_HAL_FE_MI_DMAC_LKUP_CFG0_NO_TEST_MASK
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_MASK       0xffffffffU
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_MSB        31
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_LSB        0
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG1_OFFSET     0x04a4U  /* DMAC Lookup Configuration register:
                                                         * 
                                                         * The dmac_nib bits identifies the source of the nibble in the mifStruc. Consider the lookup key as an array of 12 nibbles with key[47:44] = nibble11, [43:40] = nibble10.... [3:0] = nibble0.
                                                         * 
                                                         * 
                                                         * 
                                                         * Example: if dmac = 0x10FEDCBA9876 and dmac_nib3 is 0. Then mifSturc.dmac_nibble0 is 9. */
#ifndef SAND_HAL_FE_MI_DMAC_LKUP_CFG1_NO_TEST_MASK
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG1_MASK       0xffffffffU
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG1_MSB        31
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG1_LSB        0
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_OFFSET     0x04a8U  /* SMAC Lookup Configuration register:
                                                         * 
                                                         * The smac_niib bits identifies the source of the nibble in the mifStruc. Consider the lookup key as an array of 12 nibbles with key[47:44] = nibble11, [43:40] = nibble10.... [3:0] = nibble0.
                                                         * 
                                                         * 
                                                         * 
                                                         * Example: if smac = 0x10FEDCBA9876 and smac_nib3 is 0. Then mifSturc smac_nibble0 is 9. */
#ifndef SAND_HAL_FE_MI_SMAC_LKUP_CFG0_NO_TEST_MASK
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_MASK       0xffffffffU
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_MSB        31
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_LSB        0
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG1_OFFSET     0x04acU  /* SMAC Lookup Configuration register:
                                                         * 
                                                         * The smac_nib bits identifies the source of the nibble in the mifStruc. Consider the lookup key as an array of 12 nibbles with key[47:44] = nibble11, [43:40] = nibble10.... [3:0] = nibble0.
                                                         * 
                                                         * 
                                                         * 
                                                         * Example: if smac = 0x10FEDCBA9876 and smac_nib3 is 0. Then mifSturc.smac_nibble0 is 9. */
#ifndef SAND_HAL_FE_MI_SMAC_LKUP_CFG1_NO_TEST_MASK
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG1_MASK       0xffffffffU
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG1_MSB        31
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG1_LSB        0
#define SAND_HAL_FE_MI_L2PRO_HI0_OFFSET          0x04b0U  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_mask_hi and mi_l2pro_mask_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_HI0_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_HI0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_HI0_MASK            0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_HI0_MSB             31
#define SAND_HAL_FE_MI_L2PRO_HI0_LSB             0
#define SAND_HAL_FE_MI_L2PRO_HI1_OFFSET          0x04b4U  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_mask_hi and mi_l2pro_mask_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_HI1_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_HI1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_HI1_MASK            0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_HI1_MSB             31
#define SAND_HAL_FE_MI_L2PRO_HI1_LSB             0
#define SAND_HAL_FE_MI_L2PRO_HI2_OFFSET          0x04b8U  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_mask_hi and mi_l2pro_mask_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_HI2_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_HI2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_HI2_MASK            0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_HI2_MSB             31
#define SAND_HAL_FE_MI_L2PRO_HI2_LSB             0
#define SAND_HAL_FE_MI_L2PRO_HI3_OFFSET          0x04bcU  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_mask_hi and mi_l2pro_mask_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_HI3_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_HI3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_HI3_MASK            0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_HI3_MSB             31
#define SAND_HAL_FE_MI_L2PRO_HI3_LSB             0
#define SAND_HAL_FE_MI_L2PRO_HI4_OFFSET          0x04c0U  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_mask_hi and mi_l2pro_mask_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_HI4_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_HI4_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_HI4_MASK            0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_HI4_MSB             31
#define SAND_HAL_FE_MI_L2PRO_HI4_LSB             0
#define SAND_HAL_FE_MI_L2PRO_HI5_OFFSET          0x04c4U  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_mask_hi and mi_l2pro_mask_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_HI5_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_HI5_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_HI5_MASK            0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_HI5_MSB             31
#define SAND_HAL_FE_MI_L2PRO_HI5_LSB             0
#define SAND_HAL_FE_MI_L2PRO_HI6_OFFSET          0x04c8U  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_mask_hi and mi_l2pro_mask_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_HI6_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_HI6_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_HI6_MASK            0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_HI6_MSB             31
#define SAND_HAL_FE_MI_L2PRO_HI6_LSB             0
#define SAND_HAL_FE_MI_L2PRO_HI7_OFFSET          0x04ccU  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_mask_hi and mi_l2pro_mask_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_HI7_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_HI7_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_HI7_MASK            0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_HI7_MSB             31
#define SAND_HAL_FE_MI_L2PRO_HI7_LSB             0
#define SAND_HAL_FE_MI_L2PRO_LO0_OFFSET          0x04d0U  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_bitenb_hi and mi_l2pro_bitenb_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_LO0_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_LO0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_LO0_MASK            0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_LO0_MSB             31
#define SAND_HAL_FE_MI_L2PRO_LO0_LSB             0
#define SAND_HAL_FE_MI_L2PRO_LO1_OFFSET          0x04d4U  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_bitenb_hi and mi_l2pro_bitenb_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_LO1_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_LO1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_LO1_MASK            0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_LO1_MSB             31
#define SAND_HAL_FE_MI_L2PRO_LO1_LSB             0
#define SAND_HAL_FE_MI_L2PRO_LO2_OFFSET          0x04d8U  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_bitenb_hi and mi_l2pro_bitenb_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_LO2_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_LO2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_LO2_MASK            0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_LO2_MSB             31
#define SAND_HAL_FE_MI_L2PRO_LO2_LSB             0
#define SAND_HAL_FE_MI_L2PRO_LO3_OFFSET          0x04dcU  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_bitenb_hi and mi_l2pro_bitenb_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_LO3_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_LO3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_LO3_MASK            0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_LO3_MSB             31
#define SAND_HAL_FE_MI_L2PRO_LO3_LSB             0
#define SAND_HAL_FE_MI_L2PRO_LO4_OFFSET          0x04e0U  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_bitenb_hi and mi_l2pro_bitenb_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_LO4_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_LO4_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_LO4_MASK            0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_LO4_MSB             31
#define SAND_HAL_FE_MI_L2PRO_LO4_LSB             0
#define SAND_HAL_FE_MI_L2PRO_LO5_OFFSET          0x04e4U  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_bitenb_hi and mi_l2pro_bitenb_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_LO5_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_LO5_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_LO5_MASK            0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_LO5_MSB             31
#define SAND_HAL_FE_MI_L2PRO_LO5_LSB             0
#define SAND_HAL_FE_MI_L2PRO_LO6_OFFSET          0x04e8U  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_bitenb_hi and mi_l2pro_bitenb_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_LO6_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_LO6_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_LO6_MASK            0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_LO6_MSB             31
#define SAND_HAL_FE_MI_L2PRO_LO6_LSB             0
#define SAND_HAL_FE_MI_L2PRO_LO7_OFFSET          0x04ecU  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_bitenb_hi and mi_l2pro_bitenb_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_LO7_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_LO7_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_LO7_MASK            0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_LO7_MSB             31
#define SAND_HAL_FE_MI_L2PRO_LO7_LSB             0
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI0_OFFSET   0x04f0U  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_bitenb_hi and mi_l2pro_bitenb_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_BITENB_HI0_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI0_MASK     0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI0_MSB      31
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI0_LSB      0
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI1_OFFSET   0x04f4U  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_bitenb_hi and mi_l2pro_bitenb_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_BITENB_HI1_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI1_MASK     0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI1_MSB      31
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI1_LSB      0
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI2_OFFSET   0x04f8U  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_bitenb_hi and mi_l2pro_bitenb_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_BITENB_HI2_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI2_MASK     0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI2_MSB      31
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI2_LSB      0
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI3_OFFSET   0x04fcU  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_bitenb_hi and mi_l2pro_bitenb_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_BITENB_HI3_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI3_MASK     0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI3_MSB      31
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI3_LSB      0
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI4_OFFSET   0x0500U  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_bitenb_hi and mi_l2pro_bitenb_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_BITENB_HI4_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI4_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI4_MASK     0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI4_MSB      31
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI4_LSB      0
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI5_OFFSET   0x0504U  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_bitenb_hi and mi_l2pro_bitenb_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_BITENB_HI5_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI5_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI5_MASK     0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI5_MSB      31
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI5_LSB      0
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI6_OFFSET   0x0508U  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_bitenb_hi and mi_l2pro_bitenb_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_BITENB_HI6_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI6_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI6_MASK     0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI6_MSB      31
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI6_LSB      0
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI7_OFFSET   0x050cU  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_bitenb_hi and mi_l2pro_bitenb_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_BITENB_HI7_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI7_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI7_MASK     0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI7_MSB      31
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI7_LSB      0
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO0_OFFSET   0x0510U  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_bitenb_hi and mi_l2pro_bitenb_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_BITENB_LO0_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO0_MASK     0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO0_MSB      31
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO0_LSB      0
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO1_OFFSET   0x0514U  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_bitenb_hi and mi_l2pro_bitenb_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_BITENB_LO1_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO1_MASK     0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO1_MSB      31
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO1_LSB      0
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO2_OFFSET   0x0518U  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_bitenb_hi and mi_l2pro_bitenb_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_BITENB_LO2_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO2_MASK     0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO2_MSB      31
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO2_LSB      0
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO3_OFFSET   0x051cU  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_bitenb_hi and mi_l2pro_bitenb_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_BITENB_LO3_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO3_MASK     0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO3_MSB      31
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO3_LSB      0
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO4_OFFSET   0x0520U  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_bitenb_hi and mi_l2pro_bitenb_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_BITENB_LO4_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO4_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO4_MASK     0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO4_MSB      31
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO4_LSB      0
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO5_OFFSET   0x0524U  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_bitenb_hi and mi_l2pro_bitenb_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_BITENB_LO5_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO5_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO5_MASK     0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO5_MSB      31
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO5_LSB      0
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO6_OFFSET   0x0528U  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_bitenb_hi and mi_l2pro_bitenb_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_BITENB_LO6_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO6_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO6_MASK     0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO6_MSB      31
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO6_LSB      0
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO7_OFFSET   0x052cU  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_bitenb_hi and mi_l2pro_bitenb_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_BITENB_LO7_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO7_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO7_MASK     0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO7_MSB      31
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO7_LSB      0
#define SAND_HAL_FE_MI_L2PRO_VID0_OFFSET         0x0530U  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_bitenb_hi and mi_l2pro_bitenb_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_VID0_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_VID0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_VID0_MASK           0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_VID0_MSB            31
#define SAND_HAL_FE_MI_L2PRO_VID0_LSB            0
#define SAND_HAL_FE_MI_L2PRO_VID1_OFFSET         0x0534U  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_bitenb_hi and mi_l2pro_bitenb_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_VID1_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_VID1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_VID1_MASK           0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_VID1_MSB            31
#define SAND_HAL_FE_MI_L2PRO_VID1_LSB            0
#define SAND_HAL_FE_MI_L2PRO_VID2_OFFSET         0x0538U  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_bitenb_hi and mi_l2pro_bitenb_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_VID2_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_VID2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_VID2_MASK           0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_VID2_MSB            31
#define SAND_HAL_FE_MI_L2PRO_VID2_LSB            0
#define SAND_HAL_FE_MI_L2PRO_VID3_OFFSET         0x053cU  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_bitenb_hi and mi_l2pro_bitenb_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_VID3_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_VID3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_VID3_MASK           0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_VID3_MSB            31
#define SAND_HAL_FE_MI_L2PRO_VID3_LSB            0
#define SAND_HAL_FE_MI_L2PRO_VID4_OFFSET         0x0540U  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_bitenb_hi and mi_l2pro_bitenb_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_VID4_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_VID4_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_VID4_MASK           0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_VID4_MSB            31
#define SAND_HAL_FE_MI_L2PRO_VID4_LSB            0
#define SAND_HAL_FE_MI_L2PRO_VID5_OFFSET         0x0544U  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_bitenb_hi and mi_l2pro_bitenb_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_VID5_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_VID5_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_VID5_MASK           0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_VID5_MSB            31
#define SAND_HAL_FE_MI_L2PRO_VID5_LSB            0
#define SAND_HAL_FE_MI_L2PRO_VID6_OFFSET         0x0548U  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_bitenb_hi and mi_l2pro_bitenb_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_VID6_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_VID6_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_VID6_MASK           0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_VID6_MSB            31
#define SAND_HAL_FE_MI_L2PRO_VID6_LSB            0
#define SAND_HAL_FE_MI_L2PRO_VID7_OFFSET         0x054cU  /* mi_l2pro_hi and mi_l2pro_lo are concatenated to form a 64bit exact match on the fields after the SMAC. mi_l2pro_bitenb_hi and mi_l2pro_bitenb_lo define which of the bits are include in the match. Each rule is enabled in the mi_l2pro_vid register. If a match is found, the vid of the frame is assigned to the value in the mi_l2pro_vid register. These rules are common for all ports and only valid if l2 protocol based vlans are enabled on the port in the mi_port_config register. */
#ifndef SAND_HAL_FE_MI_L2PRO_VID7_NO_TEST_MASK
#define SAND_HAL_FE_MI_L2PRO_VID7_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_L2PRO_VID7_MASK           0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_VID7_MSB            31
#define SAND_HAL_FE_MI_L2PRO_VID7_LSB            0
#define SAND_HAL_FE_MI_LINK_AGGR_SEED_OFFSET     0x0550U  /* Link Aggregation hash seed. */
#ifndef SAND_HAL_FE_MI_LINK_AGGR_SEED_NO_TEST_MASK
#define SAND_HAL_FE_MI_LINK_AGGR_SEED_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_LINK_AGGR_SEED_MASK       0xffffffffU
#define SAND_HAL_FE_MI_LINK_AGGR_SEED_MSB        31
#define SAND_HAL_FE_MI_LINK_AGGR_SEED_LSB        0
#define SAND_HAL_FE_MI_IPV4_PROTOCOL_OFFSET      0x0554U  /* IPv4 Protocol configuration register identifies TCP, UDP like traffic. This is only used in Layer 4 link aggregration. The protocol field should be set to zero to disable. * Protocol 0 must be set to TCP for the TCP established bit to operate properly. */
#ifndef SAND_HAL_FE_MI_IPV4_PROTOCOL_NO_TEST_MASK
#define SAND_HAL_FE_MI_IPV4_PROTOCOL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_IPV4_PROTOCOL_MASK        0xffffffffU
#define SAND_HAL_FE_MI_IPV4_PROTOCOL_MSB         31
#define SAND_HAL_FE_MI_IPV4_PROTOCOL_LSB         0
#define SAND_HAL_FE_MI_RAW_CONFIG_OFFSET         0x0558U  /* Raw mode configuration register. */
#ifndef SAND_HAL_FE_MI_RAW_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_MI_RAW_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_RAW_CONFIG_MASK           0xffffffffU
#define SAND_HAL_FE_MI_RAW_CONFIG_MSB            31
#define SAND_HAL_FE_MI_RAW_CONFIG_LSB            0
#define SAND_HAL_FE_MI_MAX_RTLBL_OFFSET          0x055cU  /* Maximum Route Label value for MPLS processing */
#ifndef SAND_HAL_FE_MI_MAX_RTLBL_NO_TEST_MASK
#define SAND_HAL_FE_MI_MAX_RTLBL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_MAX_RTLBL_MASK            0xffffffffU
#define SAND_HAL_FE_MI_MAX_RTLBL_MSB             31
#define SAND_HAL_FE_MI_MAX_RTLBL_LSB             0
#define SAND_HAL_FE_MI_MAX_STLBL_OFFSET          0x0560U  /* Maximum Statistics Label value for MPLS processing */
#ifndef SAND_HAL_FE_MI_MAX_STLBL_NO_TEST_MASK
#define SAND_HAL_FE_MI_MAX_STLBL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_MAX_STLBL_MASK            0xffffffffU
#define SAND_HAL_FE_MI_MAX_STLBL_MSB             31
#define SAND_HAL_FE_MI_MAX_STLBL_LSB             0
#define SAND_HAL_FE_MI_IP_FILTER0_OFFSET         0x0564U  /* The network (MSBs of the IPv4 SA or DA address) address compared with the DA or SA of the packet after the bitenb has been applied. If a match occurs, then the fwdOp is set to mapped and a exception index of the rule is passed to pktf. These are not check for bridge IPv4 traffic */
#ifndef SAND_HAL_FE_MI_IP_FILTER0_NO_TEST_MASK
#define SAND_HAL_FE_MI_IP_FILTER0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_IP_FILTER0_MASK           0xffffffffU
#define SAND_HAL_FE_MI_IP_FILTER0_MSB            31
#define SAND_HAL_FE_MI_IP_FILTER0_LSB            0
#define SAND_HAL_FE_MI_IP_FILTER1_OFFSET         0x0568U  /* The network (MSBs of the IPv4 SA or DA address) address compared with the DA or SA of the packet after the bitenb has been applied. If a match occurs, then the fwdOp is set to mapped and a exception index of the rule is passed to pktf. These are not check for bridge IPv4 traffic */
#ifndef SAND_HAL_FE_MI_IP_FILTER1_NO_TEST_MASK
#define SAND_HAL_FE_MI_IP_FILTER1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_IP_FILTER1_MASK           0xffffffffU
#define SAND_HAL_FE_MI_IP_FILTER1_MSB            31
#define SAND_HAL_FE_MI_IP_FILTER1_LSB            0
#define SAND_HAL_FE_MI_IP_FILTER2_OFFSET         0x056cU  /* The network (MSBs of the IPv4 SA or DA address) address compared with the DA or SA of the packet after the bitenb has been applied. If a match occurs, then the fwdOp is set to mapped and a exception index of the rule is passed to pktf. These are not check for bridge IPv4 traffic */
#ifndef SAND_HAL_FE_MI_IP_FILTER2_NO_TEST_MASK
#define SAND_HAL_FE_MI_IP_FILTER2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_IP_FILTER2_MASK           0xffffffffU
#define SAND_HAL_FE_MI_IP_FILTER2_MSB            31
#define SAND_HAL_FE_MI_IP_FILTER2_LSB            0
#define SAND_HAL_FE_MI_IP_FILTER3_OFFSET         0x0570U  /* The network (MSBs of the IPv4 SA or DA address) address compared with the DA or SA of the packet after the bitenb has been applied. If a match occurs, then the fwdOp is set to mapped and a exception index of the rule is passed to pktf. These are not check for bridge IPv4 traffic */
#ifndef SAND_HAL_FE_MI_IP_FILTER3_NO_TEST_MASK
#define SAND_HAL_FE_MI_IP_FILTER3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_IP_FILTER3_MASK           0xffffffffU
#define SAND_HAL_FE_MI_IP_FILTER3_MSB            31
#define SAND_HAL_FE_MI_IP_FILTER3_LSB            0
#define SAND_HAL_FE_MI_IP_FILTER_MASK0_OFFSET    0x0574U  /* The network (MSBs of the IPv4 SA or DA address) address compared with the DA or SA of the packet after the bitenb has been applied. If a match occurs, then the fwdOp is set to mapped and a exception index of the rule is passed to pktf. */
#ifndef SAND_HAL_FE_MI_IP_FILTER_MASK0_NO_TEST_MASK
#define SAND_HAL_FE_MI_IP_FILTER_MASK0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_IP_FILTER_MASK0_MASK      0xffffffffU
#define SAND_HAL_FE_MI_IP_FILTER_MASK0_MSB       31
#define SAND_HAL_FE_MI_IP_FILTER_MASK0_LSB       0
#define SAND_HAL_FE_MI_IP_FILTER_MASK1_OFFSET    0x0578U  /* The network (MSBs of the IPv4 SA or DA address) address compared with the DA or SA of the packet after the bitenb has been applied. If a match occurs, then the fwdOp is set to mapped and a exception index of the rule is passed to pktf. */
#ifndef SAND_HAL_FE_MI_IP_FILTER_MASK1_NO_TEST_MASK
#define SAND_HAL_FE_MI_IP_FILTER_MASK1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_IP_FILTER_MASK1_MASK      0xffffffffU
#define SAND_HAL_FE_MI_IP_FILTER_MASK1_MSB       31
#define SAND_HAL_FE_MI_IP_FILTER_MASK1_LSB       0
#define SAND_HAL_FE_MI_IP_FILTER_MASK2_OFFSET    0x057cU  /* The network (MSBs of the IPv4 SA or DA address) address compared with the DA or SA of the packet after the bitenb has been applied. If a match occurs, then the fwdOp is set to mapped and a exception index of the rule is passed to pktf. */
#ifndef SAND_HAL_FE_MI_IP_FILTER_MASK2_NO_TEST_MASK
#define SAND_HAL_FE_MI_IP_FILTER_MASK2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_IP_FILTER_MASK2_MASK      0xffffffffU
#define SAND_HAL_FE_MI_IP_FILTER_MASK2_MSB       31
#define SAND_HAL_FE_MI_IP_FILTER_MASK2_LSB       0
#define SAND_HAL_FE_MI_IP_FILTER_MASK3_OFFSET    0x0580U  /* The network (MSBs of the IPv4 SA or DA address) address compared with the DA or SA of the packet after the bitenb has been applied. If a match occurs, then the fwdOp is set to mapped and a exception index of the rule is passed to pktf. */
#ifndef SAND_HAL_FE_MI_IP_FILTER_MASK3_NO_TEST_MASK
#define SAND_HAL_FE_MI_IP_FILTER_MASK3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_IP_FILTER_MASK3_MASK      0xffffffffU
#define SAND_HAL_FE_MI_IP_FILTER_MASK3_MSB       31
#define SAND_HAL_FE_MI_IP_FILTER_MASK3_LSB       0
#define SAND_HAL_FE_MI_IP_FILTER_ENB_OFFSET      0x0584U  /* This register enables each of the IPv4 Address Filters for comparison. Each enable bit enables the matching the IPv4 SA or DA. The follow values are valid for ip_filtefX_en = 0b00 none, 0b01 DA match, 0b10 SA match, 0b11 both SA and DA. */
#ifndef SAND_HAL_FE_MI_IP_FILTER_ENB_NO_TEST_MASK
#define SAND_HAL_FE_MI_IP_FILTER_ENB_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_IP_FILTER_ENB_MASK        0xffffffffU
#define SAND_HAL_FE_MI_IP_FILTER_ENB_MSB         31
#define SAND_HAL_FE_MI_IP_FILTER_ENB_LSB         0
#define SAND_HAL_FE_MI_TEST_PKT_CNT_OFFSET       0x0588U  /* Packet counts for frames received with the test bit set. Only available in egress mode. */
#ifndef SAND_HAL_FE_MI_TEST_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_FE_MI_TEST_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_TEST_PKT_CNT_MASK         0xffffffffU
#define SAND_HAL_FE_MI_TEST_PKT_CNT_MSB          31
#define SAND_HAL_FE_MI_TEST_PKT_CNT_LSB          0
#define SAND_HAL_FE_MI_TEST_BYT_CNT_OFFSET       0x058cU  /* Byte counts for frames received with the test bit set. Only available in egress mode. */
#ifndef SAND_HAL_FE_MI_TEST_BYT_CNT_NO_TEST_MASK
#define SAND_HAL_FE_MI_TEST_BYT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_TEST_BYT_CNT_MASK         0xffffffffU
#define SAND_HAL_FE_MI_TEST_BYT_CNT_MSB          31
#define SAND_HAL_FE_MI_TEST_BYT_CNT_LSB          0
#define SAND_HAL_FE_MI_HBA_DEFAULT_OFFSET        0x0590U  /* This register is used for debug so that traffic can flow through the device without the LRPs loaded. */
#ifndef SAND_HAL_FE_MI_HBA_DEFAULT_NO_TEST_MASK
#define SAND_HAL_FE_MI_HBA_DEFAULT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_HBA_DEFAULT_MASK          0xffffffffU
#define SAND_HAL_FE_MI_HBA_DEFAULT_MSB           31
#define SAND_HAL_FE_MI_HBA_DEFAULT_LSB           0
#define SAND_HAL_FE_MI_PORT0_COS_CONFIG_OFFSET   0x059cU  /* Cos configuration register. This vector of 2-bit fields is indexed by {iPres,ePres,mPres}. The return indicates which of the remapped cos values to used. */
#ifndef SAND_HAL_FE_MI_PORT0_COS_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_MI_PORT0_COS_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_PORT0_COS_CONFIG_MASK     0xffffffffU
#define SAND_HAL_FE_MI_PORT0_COS_CONFIG_MSB      31
#define SAND_HAL_FE_MI_PORT0_COS_CONFIG_LSB      0
#define SAND_HAL_FE_MI_PORT1_COS_CONFIG_OFFSET   0x05a0U  /* Cos configuration register. This vector of 2-bit fields is indexed by {iPres,ePres,mPres}. The return indicates which of the remapped cos values to used. */
#ifndef SAND_HAL_FE_MI_PORT1_COS_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_MI_PORT1_COS_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_PORT1_COS_CONFIG_MASK     0xffffffffU
#define SAND_HAL_FE_MI_PORT1_COS_CONFIG_MSB      31
#define SAND_HAL_FE_MI_PORT1_COS_CONFIG_LSB      0
#define SAND_HAL_FE_MI_PORT2_COS_CONFIG_OFFSET   0x05a4U  /* Cos configuration register. This vector of 2-bit fields is indexed by {iPres,ePres,mPres}. The return indicates which of the remapped cos values to used. */
#ifndef SAND_HAL_FE_MI_PORT2_COS_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_MI_PORT2_COS_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_PORT2_COS_CONFIG_MASK     0xffffffffU
#define SAND_HAL_FE_MI_PORT2_COS_CONFIG_MSB      31
#define SAND_HAL_FE_MI_PORT2_COS_CONFIG_LSB      0
#define SAND_HAL_FE_MI_PORT3_COS_CONFIG_OFFSET   0x05a8U  /* Cos configuration register. This vector of 2-bit fields is indexed by {iPres,ePres,mPres}. The return indicates which of the remapped cos values to used. */
#ifndef SAND_HAL_FE_MI_PORT3_COS_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_MI_PORT3_COS_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_PORT3_COS_CONFIG_MASK     0xffffffffU
#define SAND_HAL_FE_MI_PORT3_COS_CONFIG_MSB      31
#define SAND_HAL_FE_MI_PORT3_COS_CONFIG_LSB      0
#define SAND_HAL_FE_MI_PORT4_COS_CONFIG_OFFSET   0x05acU  /* Cos configuration register. This vector of 2-bit fields is indexed by {iPres,ePres,mPres}. The return indicates which of the remapped cos values to used. */
#ifndef SAND_HAL_FE_MI_PORT4_COS_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_MI_PORT4_COS_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_PORT4_COS_CONFIG_MASK     0xffffffffU
#define SAND_HAL_FE_MI_PORT4_COS_CONFIG_MSB      31
#define SAND_HAL_FE_MI_PORT4_COS_CONFIG_LSB      0
#define SAND_HAL_FE_MI_PORT5_COS_CONFIG_OFFSET   0x05b0U  /* Cos configuration register. This vector of 2-bit fields is indexed by {iPres,ePres,mPres}. The return indicates which of the remapped cos values to used. */
#ifndef SAND_HAL_FE_MI_PORT5_COS_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_MI_PORT5_COS_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_PORT5_COS_CONFIG_MASK     0xffffffffU
#define SAND_HAL_FE_MI_PORT5_COS_CONFIG_MSB      31
#define SAND_HAL_FE_MI_PORT5_COS_CONFIG_LSB      0
#define SAND_HAL_FE_MI_PORT6_COS_CONFIG_OFFSET   0x05b4U  /* Cos configuration register. This vector of 2-bit fields is indexed by {iPres,ePres,mPres}. The return indicates which of the remapped cos values to used. */
#ifndef SAND_HAL_FE_MI_PORT6_COS_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_MI_PORT6_COS_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_PORT6_COS_CONFIG_MASK     0xffffffffU
#define SAND_HAL_FE_MI_PORT6_COS_CONFIG_MSB      31
#define SAND_HAL_FE_MI_PORT6_COS_CONFIG_LSB      0
#define SAND_HAL_FE_MI_PORT7_COS_CONFIG_OFFSET   0x05b8U  /* Cos configuration register. This vector of 2-bit fields is indexed by {iPres,ePres,mPres}. The return indicates which of the remapped cos values to used. */
#ifndef SAND_HAL_FE_MI_PORT7_COS_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_MI_PORT7_COS_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_PORT7_COS_CONFIG_MASK     0xffffffffU
#define SAND_HAL_FE_MI_PORT7_COS_CONFIG_MSB      31
#define SAND_HAL_FE_MI_PORT7_COS_CONFIG_LSB      0
#define SAND_HAL_FE_MI_PORT8_COS_CONFIG_OFFSET   0x05bcU  /* Cos configuration register. This vector of 2-bit fields is indexed by {iPres,ePres,mPres}. The return indicates which of the remapped cos values to used. */
#ifndef SAND_HAL_FE_MI_PORT8_COS_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_MI_PORT8_COS_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_PORT8_COS_CONFIG_MASK     0xffffffffU
#define SAND_HAL_FE_MI_PORT8_COS_CONFIG_MSB      31
#define SAND_HAL_FE_MI_PORT8_COS_CONFIG_LSB      0
#define SAND_HAL_FE_MI_PORT9_COS_CONFIG_OFFSET   0x05c0U  /* Cos configuration register. This vector of 2-bit fields is indexed by {iPres,ePres,mPres}. The return indicates which of the remapped cos values to used. */
#ifndef SAND_HAL_FE_MI_PORT9_COS_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_MI_PORT9_COS_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_PORT9_COS_CONFIG_MASK     0xffffffffU
#define SAND_HAL_FE_MI_PORT9_COS_CONFIG_MSB      31
#define SAND_HAL_FE_MI_PORT9_COS_CONFIG_LSB      0
#define SAND_HAL_FE_MI_PORT10_COS_CONFIG_OFFSET  0x05c4U  /* Cos configuration register. This vector of 2-bit fields is indexed by {iPres,ePres,mPres}. The return indicates which of the remapped cos values to used. */
#ifndef SAND_HAL_FE_MI_PORT10_COS_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_MI_PORT10_COS_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_PORT10_COS_CONFIG_MASK    0xffffffffU
#define SAND_HAL_FE_MI_PORT10_COS_CONFIG_MSB     31
#define SAND_HAL_FE_MI_PORT10_COS_CONFIG_LSB     0
#define SAND_HAL_FE_MI_PORT11_COS_CONFIG_OFFSET  0x05c8U  /* Cos configuration register. This vector of 2-bit fields is indexed by {iPres,ePres,mPres}. The return indicates which of the remapped cos values to used. */
#ifndef SAND_HAL_FE_MI_PORT11_COS_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_MI_PORT11_COS_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_PORT11_COS_CONFIG_MASK    0xffffffffU
#define SAND_HAL_FE_MI_PORT11_COS_CONFIG_MSB     31
#define SAND_HAL_FE_MI_PORT11_COS_CONFIG_LSB     0
#define SAND_HAL_FE_MI_PORT12_COS_CONFIG_OFFSET  0x05ccU  /* Cos configuration register. This vector of 2-bit fields is indexed by {iPres,ePres,mPres}. The return indicates which of the remapped cos values to used. */
#ifndef SAND_HAL_FE_MI_PORT12_COS_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_MI_PORT12_COS_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_PORT12_COS_CONFIG_MASK    0xffffffffU
#define SAND_HAL_FE_MI_PORT12_COS_CONFIG_MSB     31
#define SAND_HAL_FE_MI_PORT12_COS_CONFIG_LSB     0
#define SAND_HAL_FE_MI_PORT13_COS_CONFIG_OFFSET  0x05d0U  /* Cos configuration register. This vector of 2-bit fields is indexed by {iPres,ePres,mPres}. The return indicates which of the remapped cos values to used. */
#ifndef SAND_HAL_FE_MI_PORT13_COS_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_MI_PORT13_COS_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_PORT13_COS_CONFIG_MASK    0xffffffffU
#define SAND_HAL_FE_MI_PORT13_COS_CONFIG_MSB     31
#define SAND_HAL_FE_MI_PORT13_COS_CONFIG_LSB     0
#define SAND_HAL_FE_MI_PORT14_COS_CONFIG_OFFSET  0x05d4U  /* Cos configuration register. This vector of 2-bit fields is indexed by {iPres,ePres,mPres}. The return indicates which of the remapped cos values to used. */
#ifndef SAND_HAL_FE_MI_PORT14_COS_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_MI_PORT14_COS_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_PORT14_COS_CONFIG_MASK    0xffffffffU
#define SAND_HAL_FE_MI_PORT14_COS_CONFIG_MSB     31
#define SAND_HAL_FE_MI_PORT14_COS_CONFIG_LSB     0
#define SAND_HAL_FE_MI_PORT15_COS_CONFIG_OFFSET  0x05d8U  /* Cos configuration register. This vector of 2-bit fields is indexed by {iPres,ePres,mPres}. The return indicates which of the remapped cos values to used. */
#ifndef SAND_HAL_FE_MI_PORT15_COS_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_MI_PORT15_COS_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_PORT15_COS_CONFIG_MASK    0xffffffffU
#define SAND_HAL_FE_MI_PORT15_COS_CONFIG_MSB     31
#define SAND_HAL_FE_MI_PORT15_COS_CONFIG_LSB     0
#define SAND_HAL_FE_MI_MPLS_BEOM_LABEL_OFFSET    0x05dcU  /* This register defines the base BEOM label. Combined with the mi_mpls_beom_bitenb to identify BEOM flows. This lable must be a routing label so bit 19 must be set to zero. */
#ifndef SAND_HAL_FE_MI_MPLS_BEOM_LABEL_NO_TEST_MASK
#define SAND_HAL_FE_MI_MPLS_BEOM_LABEL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_MPLS_BEOM_LABEL_MASK      0xffffffffU
#define SAND_HAL_FE_MI_MPLS_BEOM_LABEL_MSB       31
#define SAND_HAL_FE_MI_MPLS_BEOM_LABEL_LSB       0
#define SAND_HAL_FE_MI_MPLS_BEOM_BITENB_OFFSET   0x05e0U  /* This register defines the base BEOM label. Combined with the mi_mpls_beom_mask to identify BEOM flows. */
#ifndef SAND_HAL_FE_MI_MPLS_BEOM_BITENB_NO_TEST_MASK
#define SAND_HAL_FE_MI_MPLS_BEOM_BITENB_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_MPLS_BEOM_BITENB_MASK     0xffffffffU
#define SAND_HAL_FE_MI_MPLS_BEOM_BITENB_MSB      31
#define SAND_HAL_FE_MI_MPLS_BEOM_BITENB_LSB      0
#define SAND_HAL_FE_MI_EINDEX_DISABLE_OFFSET     0x05e4U  /* This register is used to disable checking of the associated exception index. */
#ifndef SAND_HAL_FE_MI_EINDEX_DISABLE_NO_TEST_MASK
#define SAND_HAL_FE_MI_EINDEX_DISABLE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_EINDEX_DISABLE_MASK       0xffffffffU
#define SAND_HAL_FE_MI_EINDEX_DISABLE_MSB        31
#define SAND_HAL_FE_MI_EINDEX_DISABLE_LSB        0
#define SAND_HAL_FE_MI_EINDEX1_ERR_OFFSET        0x05e8U  /* The associated event has occured since last W1TC event. */
#ifndef SAND_HAL_FE_MI_EINDEX1_ERR_NO_TEST_MASK
#define SAND_HAL_FE_MI_EINDEX1_ERR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK          0xffffffffU
#define SAND_HAL_FE_MI_EINDEX1_ERR_MSB           31
#define SAND_HAL_FE_MI_EINDEX1_ERR_LSB           0
#define SAND_HAL_FE_MI_EINDEX2_ERR_OFFSET        0x05ecU  /* The associated event has occured since last W1TC event. */
#ifndef SAND_HAL_FE_MI_EINDEX2_ERR_NO_TEST_MASK
#define SAND_HAL_FE_MI_EINDEX2_ERR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK          0xffffffffU
#define SAND_HAL_FE_MI_EINDEX2_ERR_MSB           31
#define SAND_HAL_FE_MI_EINDEX2_ERR_LSB           0
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_OFFSET   0x05f0U  /* Exception event mask register. */
#ifndef SAND_HAL_FE_MI_EINDEX1_ERR_MASK_NO_TEST_MASK
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_MASK     0xffffffffU
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_MSB      31
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_LSB      0
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_OFFSET   0x05f4U  /* Exception event mask register. */
#ifndef SAND_HAL_FE_MI_EINDEX2_ERR_MASK_NO_TEST_MASK
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_MASK     0xffffffffU
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_MSB      31
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_LSB      0
#define SAND_HAL_FE_MI_RANDOM_SELECT_OFFSET      0x05f8U  /* If the random number generated for the packet is less than this value then the packet is selected for random sampling. Set to 0x0000_0000 to disable this feature. */
#ifndef SAND_HAL_FE_MI_RANDOM_SELECT_NO_TEST_MASK
#define SAND_HAL_FE_MI_RANDOM_SELECT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_RANDOM_SELECT_MASK        0xffffffffU
#define SAND_HAL_FE_MI_RANDOM_SELECT_MSB         31
#define SAND_HAL_FE_MI_RANDOM_SELECT_LSB         0
#define SAND_HAL_FE_MI_ENET_VTYPE_OFFSET         0x05fcU  /* Ethernet Type VLANB - used to support Extreme Vlan stack type. */
#ifndef SAND_HAL_FE_MI_ENET_VTYPE_NO_TEST_MASK
#define SAND_HAL_FE_MI_ENET_VTYPE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_ENET_VTYPE_MASK           0xffffffffU
#define SAND_HAL_FE_MI_ENET_VTYPE_MSB            31
#define SAND_HAL_FE_MI_ENET_VTYPE_LSB            0
#define SAND_HAL_FE_MI_IPMC_OFFSET               0x0600U  /* Multi-cast oui */
#ifndef SAND_HAL_FE_MI_IPMC_NO_TEST_MASK
#define SAND_HAL_FE_MI_IPMC_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_MI_IPMC_MASK                 0xffffffffU
#define SAND_HAL_FE_MI_IPMC_MSB                  31
#define SAND_HAL_FE_MI_IPMC_LSB                  0
#define SAND_HAL_FE_VF_CONFIG_OFFSET             0x0800U  /* General configuration for vff */
#ifndef SAND_HAL_FE_VF_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_VF_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_CONFIG_MASK               0xffffffffU
#define SAND_HAL_FE_VF_CONFIG_MSB                31
#define SAND_HAL_FE_VF_CONFIG_LSB                0
#define SAND_HAL_FE_VF_PORT0_CONFIG_OFFSET       0x0804U  /* General per port configuration for vff */
#ifndef SAND_HAL_FE_VF_PORT0_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT0_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT0_CONFIG_MASK         0xffffffffU
#define SAND_HAL_FE_VF_PORT0_CONFIG_MSB          31
#define SAND_HAL_FE_VF_PORT0_CONFIG_LSB          0
#define SAND_HAL_FE_VF_PORT1_CONFIG_OFFSET       0x0808U  /* General per port configuration for vff */
#ifndef SAND_HAL_FE_VF_PORT1_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT1_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT1_CONFIG_MASK         0xffffffffU
#define SAND_HAL_FE_VF_PORT1_CONFIG_MSB          31
#define SAND_HAL_FE_VF_PORT1_CONFIG_LSB          0
#define SAND_HAL_FE_VF_PORT2_CONFIG_OFFSET       0x080cU  /* General per port configuration for vff */
#ifndef SAND_HAL_FE_VF_PORT2_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT2_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT2_CONFIG_MASK         0xffffffffU
#define SAND_HAL_FE_VF_PORT2_CONFIG_MSB          31
#define SAND_HAL_FE_VF_PORT2_CONFIG_LSB          0
#define SAND_HAL_FE_VF_PORT3_CONFIG_OFFSET       0x0810U  /* General per port configuration for vff */
#ifndef SAND_HAL_FE_VF_PORT3_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT3_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT3_CONFIG_MASK         0xffffffffU
#define SAND_HAL_FE_VF_PORT3_CONFIG_MSB          31
#define SAND_HAL_FE_VF_PORT3_CONFIG_LSB          0
#define SAND_HAL_FE_VF_PORT4_CONFIG_OFFSET       0x0814U  /* General per port configuration for vff */
#ifndef SAND_HAL_FE_VF_PORT4_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT4_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT4_CONFIG_MASK         0xffffffffU
#define SAND_HAL_FE_VF_PORT4_CONFIG_MSB          31
#define SAND_HAL_FE_VF_PORT4_CONFIG_LSB          0
#define SAND_HAL_FE_VF_PORT5_CONFIG_OFFSET       0x0818U  /* General per port configuration for vff */
#ifndef SAND_HAL_FE_VF_PORT5_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT5_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT5_CONFIG_MASK         0xffffffffU
#define SAND_HAL_FE_VF_PORT5_CONFIG_MSB          31
#define SAND_HAL_FE_VF_PORT5_CONFIG_LSB          0
#define SAND_HAL_FE_VF_PORT6_CONFIG_OFFSET       0x081cU  /* General per port configuration for vff */
#ifndef SAND_HAL_FE_VF_PORT6_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT6_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT6_CONFIG_MASK         0xffffffffU
#define SAND_HAL_FE_VF_PORT6_CONFIG_MSB          31
#define SAND_HAL_FE_VF_PORT6_CONFIG_LSB          0
#define SAND_HAL_FE_VF_PORT7_CONFIG_OFFSET       0x0820U  /* General per port configuration for vff */
#ifndef SAND_HAL_FE_VF_PORT7_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT7_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT7_CONFIG_MASK         0xffffffffU
#define SAND_HAL_FE_VF_PORT7_CONFIG_MSB          31
#define SAND_HAL_FE_VF_PORT7_CONFIG_LSB          0
#define SAND_HAL_FE_VF_PORT8_CONFIG_OFFSET       0x0824U  /* General per port configuration for vff */
#ifndef SAND_HAL_FE_VF_PORT8_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT8_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT8_CONFIG_MASK         0xffffffffU
#define SAND_HAL_FE_VF_PORT8_CONFIG_MSB          31
#define SAND_HAL_FE_VF_PORT8_CONFIG_LSB          0
#define SAND_HAL_FE_VF_PORT9_CONFIG_OFFSET       0x0828U  /* General per port configuration for vff */
#ifndef SAND_HAL_FE_VF_PORT9_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT9_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT9_CONFIG_MASK         0xffffffffU
#define SAND_HAL_FE_VF_PORT9_CONFIG_MSB          31
#define SAND_HAL_FE_VF_PORT9_CONFIG_LSB          0
#define SAND_HAL_FE_VF_PORT10_CONFIG_OFFSET      0x082cU  /* General per port configuration for vff */
#ifndef SAND_HAL_FE_VF_PORT10_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT10_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT10_CONFIG_MASK        0xffffffffU
#define SAND_HAL_FE_VF_PORT10_CONFIG_MSB         31
#define SAND_HAL_FE_VF_PORT10_CONFIG_LSB         0
#define SAND_HAL_FE_VF_PORT11_CONFIG_OFFSET      0x0830U  /* General per port configuration for vff */
#ifndef SAND_HAL_FE_VF_PORT11_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT11_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT11_CONFIG_MASK        0xffffffffU
#define SAND_HAL_FE_VF_PORT11_CONFIG_MSB         31
#define SAND_HAL_FE_VF_PORT11_CONFIG_LSB         0
#define SAND_HAL_FE_VF_PORT12_CONFIG_OFFSET      0x0834U  /* General per port configuration for vff */
#ifndef SAND_HAL_FE_VF_PORT12_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT12_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT12_CONFIG_MASK        0xffffffffU
#define SAND_HAL_FE_VF_PORT12_CONFIG_MSB         31
#define SAND_HAL_FE_VF_PORT12_CONFIG_LSB         0
#define SAND_HAL_FE_VF_PORT13_CONFIG_OFFSET      0x0838U  /* General per port configuration for vff */
#ifndef SAND_HAL_FE_VF_PORT13_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT13_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT13_CONFIG_MASK        0xffffffffU
#define SAND_HAL_FE_VF_PORT13_CONFIG_MSB         31
#define SAND_HAL_FE_VF_PORT13_CONFIG_LSB         0
#define SAND_HAL_FE_VF_PORT14_CONFIG_OFFSET      0x083cU  /* General per port configuration for vff */
#ifndef SAND_HAL_FE_VF_PORT14_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT14_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT14_CONFIG_MASK        0xffffffffU
#define SAND_HAL_FE_VF_PORT14_CONFIG_MSB         31
#define SAND_HAL_FE_VF_PORT14_CONFIG_LSB         0
#define SAND_HAL_FE_VF_PORT15_CONFIG_OFFSET      0x0840U  /* General per port configuration for vff */
#ifndef SAND_HAL_FE_VF_PORT15_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT15_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT15_CONFIG_MASK        0xffffffffU
#define SAND_HAL_FE_VF_PORT15_CONFIG_MSB         31
#define SAND_HAL_FE_VF_PORT15_CONFIG_LSB         0
#define SAND_HAL_FE_VF_P0OVFL_FRM_CNT_OFFSET     0x0844U  /* Per port frame overflow event counters. */
#ifndef SAND_HAL_FE_VF_P0OVFL_FRM_CNT_NO_TEST_MASK
#define SAND_HAL_FE_VF_P0OVFL_FRM_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_P0OVFL_FRM_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_VF_P0OVFL_FRM_CNT_MSB        31
#define SAND_HAL_FE_VF_P0OVFL_FRM_CNT_LSB        0
#define SAND_HAL_FE_VF_P1OVFL_FRM_CNT_OFFSET     0x0848U  /* Per port frame overflow event counters. */
#ifndef SAND_HAL_FE_VF_P1OVFL_FRM_CNT_NO_TEST_MASK
#define SAND_HAL_FE_VF_P1OVFL_FRM_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_P1OVFL_FRM_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_VF_P1OVFL_FRM_CNT_MSB        31
#define SAND_HAL_FE_VF_P1OVFL_FRM_CNT_LSB        0
#define SAND_HAL_FE_VF_P2OVFL_FRM_CNT_OFFSET     0x084cU  /* Per port frame overflow event counters. */
#ifndef SAND_HAL_FE_VF_P2OVFL_FRM_CNT_NO_TEST_MASK
#define SAND_HAL_FE_VF_P2OVFL_FRM_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_P2OVFL_FRM_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_VF_P2OVFL_FRM_CNT_MSB        31
#define SAND_HAL_FE_VF_P2OVFL_FRM_CNT_LSB        0
#define SAND_HAL_FE_VF_P3OVFL_FRM_CNT_OFFSET     0x0850U  /* Per port frame overflow event counters. */
#ifndef SAND_HAL_FE_VF_P3OVFL_FRM_CNT_NO_TEST_MASK
#define SAND_HAL_FE_VF_P3OVFL_FRM_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_P3OVFL_FRM_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_VF_P3OVFL_FRM_CNT_MSB        31
#define SAND_HAL_FE_VF_P3OVFL_FRM_CNT_LSB        0
#define SAND_HAL_FE_VF_P4OVFL_FRM_CNT_OFFSET     0x0854U  /* Per port frame overflow event counters. */
#ifndef SAND_HAL_FE_VF_P4OVFL_FRM_CNT_NO_TEST_MASK
#define SAND_HAL_FE_VF_P4OVFL_FRM_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_P4OVFL_FRM_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_VF_P4OVFL_FRM_CNT_MSB        31
#define SAND_HAL_FE_VF_P4OVFL_FRM_CNT_LSB        0
#define SAND_HAL_FE_VF_P5OVFL_FRM_CNT_OFFSET     0x0858U  /* Per port frame overflow event counters. */
#ifndef SAND_HAL_FE_VF_P5OVFL_FRM_CNT_NO_TEST_MASK
#define SAND_HAL_FE_VF_P5OVFL_FRM_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_P5OVFL_FRM_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_VF_P5OVFL_FRM_CNT_MSB        31
#define SAND_HAL_FE_VF_P5OVFL_FRM_CNT_LSB        0
#define SAND_HAL_FE_VF_P6OVFL_FRM_CNT_OFFSET     0x085cU  /* Per port frame overflow event counters. */
#ifndef SAND_HAL_FE_VF_P6OVFL_FRM_CNT_NO_TEST_MASK
#define SAND_HAL_FE_VF_P6OVFL_FRM_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_P6OVFL_FRM_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_VF_P6OVFL_FRM_CNT_MSB        31
#define SAND_HAL_FE_VF_P6OVFL_FRM_CNT_LSB        0
#define SAND_HAL_FE_VF_P7OVFL_FRM_CNT_OFFSET     0x0860U  /* Per port frame overflow event counters. */
#ifndef SAND_HAL_FE_VF_P7OVFL_FRM_CNT_NO_TEST_MASK
#define SAND_HAL_FE_VF_P7OVFL_FRM_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_P7OVFL_FRM_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_VF_P7OVFL_FRM_CNT_MSB        31
#define SAND_HAL_FE_VF_P7OVFL_FRM_CNT_LSB        0
#define SAND_HAL_FE_VF_P8OVFL_FRM_CNT_OFFSET     0x0864U  /* Per port frame overflow event counters. */
#ifndef SAND_HAL_FE_VF_P8OVFL_FRM_CNT_NO_TEST_MASK
#define SAND_HAL_FE_VF_P8OVFL_FRM_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_P8OVFL_FRM_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_VF_P8OVFL_FRM_CNT_MSB        31
#define SAND_HAL_FE_VF_P8OVFL_FRM_CNT_LSB        0
#define SAND_HAL_FE_VF_P9OVFL_FRM_CNT_OFFSET     0x0868U  /* Per port frame overflow event counters. */
#ifndef SAND_HAL_FE_VF_P9OVFL_FRM_CNT_NO_TEST_MASK
#define SAND_HAL_FE_VF_P9OVFL_FRM_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_P9OVFL_FRM_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_VF_P9OVFL_FRM_CNT_MSB        31
#define SAND_HAL_FE_VF_P9OVFL_FRM_CNT_LSB        0
#define SAND_HAL_FE_VF_P10OVFL_FRM_CNT_OFFSET    0x086cU  /* Per port frame overflow event counters. */
#ifndef SAND_HAL_FE_VF_P10OVFL_FRM_CNT_NO_TEST_MASK
#define SAND_HAL_FE_VF_P10OVFL_FRM_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_P10OVFL_FRM_CNT_MASK      0xffffffffU
#define SAND_HAL_FE_VF_P10OVFL_FRM_CNT_MSB       31
#define SAND_HAL_FE_VF_P10OVFL_FRM_CNT_LSB       0
#define SAND_HAL_FE_VF_P11OVFL_FRM_CNT_OFFSET    0x0870U  /* Per port frame overflow event counters. */
#ifndef SAND_HAL_FE_VF_P11OVFL_FRM_CNT_NO_TEST_MASK
#define SAND_HAL_FE_VF_P11OVFL_FRM_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_P11OVFL_FRM_CNT_MASK      0xffffffffU
#define SAND_HAL_FE_VF_P11OVFL_FRM_CNT_MSB       31
#define SAND_HAL_FE_VF_P11OVFL_FRM_CNT_LSB       0
#define SAND_HAL_FE_VF_P12OVFL_FRM_CNT_OFFSET    0x0874U  /* Per port frame overflow event counters. */
#ifndef SAND_HAL_FE_VF_P12OVFL_FRM_CNT_NO_TEST_MASK
#define SAND_HAL_FE_VF_P12OVFL_FRM_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_P12OVFL_FRM_CNT_MASK      0xffffffffU
#define SAND_HAL_FE_VF_P12OVFL_FRM_CNT_MSB       31
#define SAND_HAL_FE_VF_P12OVFL_FRM_CNT_LSB       0
#define SAND_HAL_FE_VF_P13OVFL_FRM_CNT_OFFSET    0x0878U  /* Per port frame overflow event counters. */
#ifndef SAND_HAL_FE_VF_P13OVFL_FRM_CNT_NO_TEST_MASK
#define SAND_HAL_FE_VF_P13OVFL_FRM_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_P13OVFL_FRM_CNT_MASK      0xffffffffU
#define SAND_HAL_FE_VF_P13OVFL_FRM_CNT_MSB       31
#define SAND_HAL_FE_VF_P13OVFL_FRM_CNT_LSB       0
#define SAND_HAL_FE_VF_P14OVFL_FRM_CNT_OFFSET    0x087cU  /* Per port frame overflow event counters. */
#ifndef SAND_HAL_FE_VF_P14OVFL_FRM_CNT_NO_TEST_MASK
#define SAND_HAL_FE_VF_P14OVFL_FRM_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_P14OVFL_FRM_CNT_MASK      0xffffffffU
#define SAND_HAL_FE_VF_P14OVFL_FRM_CNT_MSB       31
#define SAND_HAL_FE_VF_P14OVFL_FRM_CNT_LSB       0
#define SAND_HAL_FE_VF_P15OVFL_FRM_CNT_OFFSET    0x0880U  /* Per port frame overflow event counters. */
#ifndef SAND_HAL_FE_VF_P15OVFL_FRM_CNT_NO_TEST_MASK
#define SAND_HAL_FE_VF_P15OVFL_FRM_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_P15OVFL_FRM_CNT_MASK      0xffffffffU
#define SAND_HAL_FE_VF_P15OVFL_FRM_CNT_MSB       31
#define SAND_HAL_FE_VF_P15OVFL_FRM_CNT_LSB       0
#define SAND_HAL_FE_VF_ERROR_OFFSET              0x0884U  /* SPI4 Receive Error */
#ifndef SAND_HAL_FE_VF_ERROR_NO_TEST_MASK
#define SAND_HAL_FE_VF_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_ERROR_MASK                0xffffffffU
#define SAND_HAL_FE_VF_ERROR_MSB                 31
#define SAND_HAL_FE_VF_ERROR_LSB                 0
#define SAND_HAL_FE_VF_ERROR_MASK_OFFSET         0x0888U  /* SPI4 Receive Error */
#ifndef SAND_HAL_FE_VF_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_FE_VF_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_ERROR_MASK_MASK           0xffffffffU
#define SAND_HAL_FE_VF_ERROR_MASK_MSB            31
#define SAND_HAL_FE_VF_ERROR_MASK_LSB            0
#define SAND_HAL_FE_VF_PKT_BUF_CTL_OFFSET        0x088cU  /* Control register used to initiate read/write requests to the vff insert buffer. This buffer is implemented as a 128x140 bit internal SRAM. Each location emulates a transfer across the spir-vff interface.
                                                         * 
                                                         * --- The location within the memory is selected with the pkt_addr field in addition to the read/write field.
                                                         * 
                                                         * --- If a write access, the data registers 0-3 are written to the write value.
                                                         * 
                                                         * --- A request is generated by writing the req to 0b1.
                                                         * 
                                                         * --- The ack bit is monitored. When the ack is set, the operation is complete. If a read operation was performed, the data register has valid data.
                                                         * 
                                                         * --- The ack is written to a 0b1 to acknowledge the transaction.
                                                         * 
                                                         * --- The eop bit is set on the first transfer of the packet and the sop is set on the last transfer of the packet.
                                                         * 
                                                         * --- Multiple write operations can be used to build one packet up to 2KB length or multiple smaller packets.
                                                         * 
                                                         * --- When the play bit is set, the buffer is sent to the vff between starting with location 0. The interface between this block and the spir share the bandwidth into the vff.
                                                         * 
                                                         * --- If the repeat bit is set, then along as the play bit is set the buffer is continuously sent starting a location 0 an wrapping at location 0x1F. If the repeat bit is cleared, then the buffer is sent only once. 
                                                         * 
                                                         * 
                                                         * 
                                                         * Example Write: 
                                                         * 
                                                         * *** Fill in example here
                                                         * 
                                                         * 
                                                         * 
                                                         * Example Read: 
                                                         * 
                                                         * *** Fill in example here */
#ifndef SAND_HAL_FE_VF_PKT_BUF_CTL_NO_TEST_MASK
#define SAND_HAL_FE_VF_PKT_BUF_CTL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PKT_BUF_CTL_MASK          0xffffffffU
#define SAND_HAL_FE_VF_PKT_BUF_CTL_MSB           31
#define SAND_HAL_FE_VF_PKT_BUF_CTL_LSB           0
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_OFFSET    0x0890U  /* Processor insert buffer control. */
#ifndef SAND_HAL_FE_VF_PKT_DATA_STATUS_NO_TEST_MASK
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_MASK      0xffffffffU
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_MSB       31
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_LSB       0
#define SAND_HAL_FE_VF_PKT_DATA0_OFFSET          0x0894U  /* Data register for accessing memories internal to the vff.. */
#ifndef SAND_HAL_FE_VF_PKT_DATA0_NO_TEST_MASK
#define SAND_HAL_FE_VF_PKT_DATA0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PKT_DATA0_MASK            0xffffffffU
#define SAND_HAL_FE_VF_PKT_DATA0_MSB             31
#define SAND_HAL_FE_VF_PKT_DATA0_LSB             0
#define SAND_HAL_FE_VF_PKT_DATA1_OFFSET          0x0898U  /* Data register for accessing memories internal to the vff.. */
#ifndef SAND_HAL_FE_VF_PKT_DATA1_NO_TEST_MASK
#define SAND_HAL_FE_VF_PKT_DATA1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PKT_DATA1_MASK            0xffffffffU
#define SAND_HAL_FE_VF_PKT_DATA1_MSB             31
#define SAND_HAL_FE_VF_PKT_DATA1_LSB             0
#define SAND_HAL_FE_VF_PKT_DATA2_OFFSET          0x089cU  /* Data register for accessing memories internal to the vff.. */
#ifndef SAND_HAL_FE_VF_PKT_DATA2_NO_TEST_MASK
#define SAND_HAL_FE_VF_PKT_DATA2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PKT_DATA2_MASK            0xffffffffU
#define SAND_HAL_FE_VF_PKT_DATA2_MSB             31
#define SAND_HAL_FE_VF_PKT_DATA2_LSB             0
#define SAND_HAL_FE_VF_PKT_DATA3_OFFSET          0x08a0U  /* Data register for accessing memories internal to the vff.. */
#ifndef SAND_HAL_FE_VF_PKT_DATA3_NO_TEST_MASK
#define SAND_HAL_FE_VF_PKT_DATA3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PKT_DATA3_MASK            0xffffffffU
#define SAND_HAL_FE_VF_PKT_DATA3_MSB             31
#define SAND_HAL_FE_VF_PKT_DATA3_LSB             0
#define SAND_HAL_FE_VF_P0_RX_MAX_BURST_OFFSET    0x08a4U  /* Burst size configuration for SPI-4 RX */
#ifndef SAND_HAL_FE_VF_P0_RX_MAX_BURST_NO_TEST_MASK
#define SAND_HAL_FE_VF_P0_RX_MAX_BURST_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_P0_RX_MAX_BURST_MASK      0xffffffffU
#define SAND_HAL_FE_VF_P0_RX_MAX_BURST_MSB       31
#define SAND_HAL_FE_VF_P0_RX_MAX_BURST_LSB       0
#define SAND_HAL_FE_VF_P1_RX_MAX_BURST_OFFSET    0x08a8U  /* Burst size configuration for SPI-4 RX */
#ifndef SAND_HAL_FE_VF_P1_RX_MAX_BURST_NO_TEST_MASK
#define SAND_HAL_FE_VF_P1_RX_MAX_BURST_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_P1_RX_MAX_BURST_MASK      0xffffffffU
#define SAND_HAL_FE_VF_P1_RX_MAX_BURST_MSB       31
#define SAND_HAL_FE_VF_P1_RX_MAX_BURST_LSB       0
#define SAND_HAL_FE_VF_P2_RX_MAX_BURST_OFFSET    0x08acU  /* Burst size configuration for SPI-4 RX */
#ifndef SAND_HAL_FE_VF_P2_RX_MAX_BURST_NO_TEST_MASK
#define SAND_HAL_FE_VF_P2_RX_MAX_BURST_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_P2_RX_MAX_BURST_MASK      0xffffffffU
#define SAND_HAL_FE_VF_P2_RX_MAX_BURST_MSB       31
#define SAND_HAL_FE_VF_P2_RX_MAX_BURST_LSB       0
#define SAND_HAL_FE_VF_P3_RX_MAX_BURST_OFFSET    0x08b0U  /* Burst size configuration for SPI-4 RX */
#ifndef SAND_HAL_FE_VF_P3_RX_MAX_BURST_NO_TEST_MASK
#define SAND_HAL_FE_VF_P3_RX_MAX_BURST_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_P3_RX_MAX_BURST_MASK      0xffffffffU
#define SAND_HAL_FE_VF_P3_RX_MAX_BURST_MSB       31
#define SAND_HAL_FE_VF_P3_RX_MAX_BURST_LSB       0
#define SAND_HAL_FE_VF_P4_RX_MAX_BURST_OFFSET    0x08b4U  /* Burst size configuration for SPI-4 RX */
#ifndef SAND_HAL_FE_VF_P4_RX_MAX_BURST_NO_TEST_MASK
#define SAND_HAL_FE_VF_P4_RX_MAX_BURST_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_P4_RX_MAX_BURST_MASK      0xffffffffU
#define SAND_HAL_FE_VF_P4_RX_MAX_BURST_MSB       31
#define SAND_HAL_FE_VF_P4_RX_MAX_BURST_LSB       0
#define SAND_HAL_FE_VF_P5_RX_MAX_BURST_OFFSET    0x08b8U  /* Burst size configuration for SPI-4 RX */
#ifndef SAND_HAL_FE_VF_P5_RX_MAX_BURST_NO_TEST_MASK
#define SAND_HAL_FE_VF_P5_RX_MAX_BURST_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_P5_RX_MAX_BURST_MASK      0xffffffffU
#define SAND_HAL_FE_VF_P5_RX_MAX_BURST_MSB       31
#define SAND_HAL_FE_VF_P5_RX_MAX_BURST_LSB       0
#define SAND_HAL_FE_VF_P6_RX_MAX_BURST_OFFSET    0x08bcU  /* Burst size configuration for SPI-4 RX */
#ifndef SAND_HAL_FE_VF_P6_RX_MAX_BURST_NO_TEST_MASK
#define SAND_HAL_FE_VF_P6_RX_MAX_BURST_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_P6_RX_MAX_BURST_MASK      0xffffffffU
#define SAND_HAL_FE_VF_P6_RX_MAX_BURST_MSB       31
#define SAND_HAL_FE_VF_P6_RX_MAX_BURST_LSB       0
#define SAND_HAL_FE_VF_P7_RX_MAX_BURST_OFFSET    0x08c0U  /* Burst size configuration for SPI-4 RX */
#ifndef SAND_HAL_FE_VF_P7_RX_MAX_BURST_NO_TEST_MASK
#define SAND_HAL_FE_VF_P7_RX_MAX_BURST_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_P7_RX_MAX_BURST_MASK      0xffffffffU
#define SAND_HAL_FE_VF_P7_RX_MAX_BURST_MSB       31
#define SAND_HAL_FE_VF_P7_RX_MAX_BURST_LSB       0
#define SAND_HAL_FE_VF_P8_RX_MAX_BURST_OFFSET    0x08c4U  /* Burst size configuration for SPI-4 RX */
#ifndef SAND_HAL_FE_VF_P8_RX_MAX_BURST_NO_TEST_MASK
#define SAND_HAL_FE_VF_P8_RX_MAX_BURST_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_P8_RX_MAX_BURST_MASK      0xffffffffU
#define SAND_HAL_FE_VF_P8_RX_MAX_BURST_MSB       31
#define SAND_HAL_FE_VF_P8_RX_MAX_BURST_LSB       0
#define SAND_HAL_FE_VF_P9_RX_MAX_BURST_OFFSET    0x08c8U  /* Burst size configuration for SPI-4 RX */
#ifndef SAND_HAL_FE_VF_P9_RX_MAX_BURST_NO_TEST_MASK
#define SAND_HAL_FE_VF_P9_RX_MAX_BURST_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_P9_RX_MAX_BURST_MASK      0xffffffffU
#define SAND_HAL_FE_VF_P9_RX_MAX_BURST_MSB       31
#define SAND_HAL_FE_VF_P9_RX_MAX_BURST_LSB       0
#define SAND_HAL_FE_VF_P10_RX_MAX_BURST_OFFSET   0x08ccU  /* Burst size configuration for SPI-4 RX */
#ifndef SAND_HAL_FE_VF_P10_RX_MAX_BURST_NO_TEST_MASK
#define SAND_HAL_FE_VF_P10_RX_MAX_BURST_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_P10_RX_MAX_BURST_MASK     0xffffffffU
#define SAND_HAL_FE_VF_P10_RX_MAX_BURST_MSB      31
#define SAND_HAL_FE_VF_P10_RX_MAX_BURST_LSB      0
#define SAND_HAL_FE_VF_P11_RX_MAX_BURST_OFFSET   0x08d0U  /* Burst size configuration for SPI-4 RX */
#ifndef SAND_HAL_FE_VF_P11_RX_MAX_BURST_NO_TEST_MASK
#define SAND_HAL_FE_VF_P11_RX_MAX_BURST_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_P11_RX_MAX_BURST_MASK     0xffffffffU
#define SAND_HAL_FE_VF_P11_RX_MAX_BURST_MSB      31
#define SAND_HAL_FE_VF_P11_RX_MAX_BURST_LSB      0
#define SAND_HAL_FE_VF_P12_RX_MAX_BURST_OFFSET   0x08d4U  /* Burst size configuration for SPI-4 RX */
#ifndef SAND_HAL_FE_VF_P12_RX_MAX_BURST_NO_TEST_MASK
#define SAND_HAL_FE_VF_P12_RX_MAX_BURST_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_P12_RX_MAX_BURST_MASK     0xffffffffU
#define SAND_HAL_FE_VF_P12_RX_MAX_BURST_MSB      31
#define SAND_HAL_FE_VF_P12_RX_MAX_BURST_LSB      0
#define SAND_HAL_FE_VF_P13_RX_MAX_BURST_OFFSET   0x08d8U  /* Burst size configuration for SPI-4 RX */
#ifndef SAND_HAL_FE_VF_P13_RX_MAX_BURST_NO_TEST_MASK
#define SAND_HAL_FE_VF_P13_RX_MAX_BURST_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_P13_RX_MAX_BURST_MASK     0xffffffffU
#define SAND_HAL_FE_VF_P13_RX_MAX_BURST_MSB      31
#define SAND_HAL_FE_VF_P13_RX_MAX_BURST_LSB      0
#define SAND_HAL_FE_VF_P14_RX_MAX_BURST_OFFSET   0x08dcU  /* Burst size configuration for SPI-4 RX */
#ifndef SAND_HAL_FE_VF_P14_RX_MAX_BURST_NO_TEST_MASK
#define SAND_HAL_FE_VF_P14_RX_MAX_BURST_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_P14_RX_MAX_BURST_MASK     0xffffffffU
#define SAND_HAL_FE_VF_P14_RX_MAX_BURST_MSB      31
#define SAND_HAL_FE_VF_P14_RX_MAX_BURST_LSB      0
#define SAND_HAL_FE_VF_P15_RX_MAX_BURST_OFFSET   0x08e0U  /* Burst size configuration for SPI-4 RX */
#ifndef SAND_HAL_FE_VF_P15_RX_MAX_BURST_NO_TEST_MASK
#define SAND_HAL_FE_VF_P15_RX_MAX_BURST_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_P15_RX_MAX_BURST_MASK     0xffffffffU
#define SAND_HAL_FE_VF_P15_RX_MAX_BURST_MSB      31
#define SAND_HAL_FE_VF_P15_RX_MAX_BURST_LSB      0
#define SAND_HAL_FE_VF_GBL_MAX_BURST_OFFSET      0x08e4U  /* Burst size configuration for SPI-4 RX */
#ifndef SAND_HAL_FE_VF_GBL_MAX_BURST_NO_TEST_MASK
#define SAND_HAL_FE_VF_GBL_MAX_BURST_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_GBL_MAX_BURST_MASK        0xffffffffU
#define SAND_HAL_FE_VF_GBL_MAX_BURST_MSB         31
#define SAND_HAL_FE_VF_GBL_MAX_BURST_LSB         0
#define SAND_HAL_FE_VF_GBL_PAGES_OFFSET          0x08e8U  /* Gobal VFF memory debug register. */
#ifndef SAND_HAL_FE_VF_GBL_PAGES_NO_TEST_MASK
#define SAND_HAL_FE_VF_GBL_PAGES_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_GBL_PAGES_MASK            0xffffffffU
#define SAND_HAL_FE_VF_GBL_PAGES_MSB             31
#define SAND_HAL_FE_VF_GBL_PAGES_LSB             0
#define SAND_HAL_FE_VF_PORT_ALLOC0_OFFSET        0x08ecU  /* Port VFF memory debug register. */
#ifndef SAND_HAL_FE_VF_PORT_ALLOC0_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_ALLOC0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_ALLOC0_MASK          0xffffffffU
#define SAND_HAL_FE_VF_PORT_ALLOC0_MSB           31
#define SAND_HAL_FE_VF_PORT_ALLOC0_LSB           0
#define SAND_HAL_FE_VF_PORT_ALLOC1_OFFSET        0x08f0U  /* Port VFF memory debug register. */
#ifndef SAND_HAL_FE_VF_PORT_ALLOC1_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_ALLOC1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_ALLOC1_MASK          0xffffffffU
#define SAND_HAL_FE_VF_PORT_ALLOC1_MSB           31
#define SAND_HAL_FE_VF_PORT_ALLOC1_LSB           0
#define SAND_HAL_FE_VF_PORT_ALLOC2_OFFSET        0x08f4U  /* Port VFF memory debug register. */
#ifndef SAND_HAL_FE_VF_PORT_ALLOC2_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_ALLOC2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_ALLOC2_MASK          0xffffffffU
#define SAND_HAL_FE_VF_PORT_ALLOC2_MSB           31
#define SAND_HAL_FE_VF_PORT_ALLOC2_LSB           0
#define SAND_HAL_FE_VF_PORT_ALLOC3_OFFSET        0x08f8U  /* Port VFF memory debug register. */
#ifndef SAND_HAL_FE_VF_PORT_ALLOC3_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_ALLOC3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_ALLOC3_MASK          0xffffffffU
#define SAND_HAL_FE_VF_PORT_ALLOC3_MSB           31
#define SAND_HAL_FE_VF_PORT_ALLOC3_LSB           0
#define SAND_HAL_FE_VF_PORT_ALLOC4_OFFSET        0x08fcU  /* Port VFF memory debug register. */
#ifndef SAND_HAL_FE_VF_PORT_ALLOC4_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_ALLOC4_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_ALLOC4_MASK          0xffffffffU
#define SAND_HAL_FE_VF_PORT_ALLOC4_MSB           31
#define SAND_HAL_FE_VF_PORT_ALLOC4_LSB           0
#define SAND_HAL_FE_VF_PORT_ALLOC5_OFFSET        0x0900U  /* Port VFF memory debug register. */
#ifndef SAND_HAL_FE_VF_PORT_ALLOC5_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_ALLOC5_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_ALLOC5_MASK          0xffffffffU
#define SAND_HAL_FE_VF_PORT_ALLOC5_MSB           31
#define SAND_HAL_FE_VF_PORT_ALLOC5_LSB           0
#define SAND_HAL_FE_VF_PORT_ALLOC6_OFFSET        0x0904U  /* Port VFF memory debug register. */
#ifndef SAND_HAL_FE_VF_PORT_ALLOC6_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_ALLOC6_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_ALLOC6_MASK          0xffffffffU
#define SAND_HAL_FE_VF_PORT_ALLOC6_MSB           31
#define SAND_HAL_FE_VF_PORT_ALLOC6_LSB           0
#define SAND_HAL_FE_VF_PORT_ALLOC7_OFFSET        0x0908U  /* Port VFF memory debug register. */
#ifndef SAND_HAL_FE_VF_PORT_ALLOC7_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_ALLOC7_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_ALLOC7_MASK          0xffffffffU
#define SAND_HAL_FE_VF_PORT_ALLOC7_MSB           31
#define SAND_HAL_FE_VF_PORT_ALLOC7_LSB           0
#define SAND_HAL_FE_VF_PORT_ALLOC8_OFFSET        0x090cU  /* Port VFF memory debug register. */
#ifndef SAND_HAL_FE_VF_PORT_ALLOC8_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_ALLOC8_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_ALLOC8_MASK          0xffffffffU
#define SAND_HAL_FE_VF_PORT_ALLOC8_MSB           31
#define SAND_HAL_FE_VF_PORT_ALLOC8_LSB           0
#define SAND_HAL_FE_VF_PORT_ALLOC9_OFFSET        0x0910U  /* Port VFF memory debug register. */
#ifndef SAND_HAL_FE_VF_PORT_ALLOC9_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_ALLOC9_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_ALLOC9_MASK          0xffffffffU
#define SAND_HAL_FE_VF_PORT_ALLOC9_MSB           31
#define SAND_HAL_FE_VF_PORT_ALLOC9_LSB           0
#define SAND_HAL_FE_VF_PORT_ALLOC10_OFFSET       0x0914U  /* Port VFF memory debug register. */
#ifndef SAND_HAL_FE_VF_PORT_ALLOC10_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_ALLOC10_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_ALLOC10_MASK         0xffffffffU
#define SAND_HAL_FE_VF_PORT_ALLOC10_MSB          31
#define SAND_HAL_FE_VF_PORT_ALLOC10_LSB          0
#define SAND_HAL_FE_VF_PORT_ALLOC11_OFFSET       0x0918U  /* Port VFF memory debug register. */
#ifndef SAND_HAL_FE_VF_PORT_ALLOC11_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_ALLOC11_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_ALLOC11_MASK         0xffffffffU
#define SAND_HAL_FE_VF_PORT_ALLOC11_MSB          31
#define SAND_HAL_FE_VF_PORT_ALLOC11_LSB          0
#define SAND_HAL_FE_VF_PORT_ALLOC12_OFFSET       0x091cU  /* Port VFF memory debug register. */
#ifndef SAND_HAL_FE_VF_PORT_ALLOC12_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_ALLOC12_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_ALLOC12_MASK         0xffffffffU
#define SAND_HAL_FE_VF_PORT_ALLOC12_MSB          31
#define SAND_HAL_FE_VF_PORT_ALLOC12_LSB          0
#define SAND_HAL_FE_VF_PORT_ALLOC13_OFFSET       0x0920U  /* Port VFF memory debug register. */
#ifndef SAND_HAL_FE_VF_PORT_ALLOC13_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_ALLOC13_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_ALLOC13_MASK         0xffffffffU
#define SAND_HAL_FE_VF_PORT_ALLOC13_MSB          31
#define SAND_HAL_FE_VF_PORT_ALLOC13_LSB          0
#define SAND_HAL_FE_VF_PORT_ALLOC14_OFFSET       0x0924U  /* Port VFF memory debug register. */
#ifndef SAND_HAL_FE_VF_PORT_ALLOC14_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_ALLOC14_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_ALLOC14_MASK         0xffffffffU
#define SAND_HAL_FE_VF_PORT_ALLOC14_MSB          31
#define SAND_HAL_FE_VF_PORT_ALLOC14_LSB          0
#define SAND_HAL_FE_VF_PORT_ALLOC15_OFFSET       0x0928U  /* Port VFF memory debug register. */
#ifndef SAND_HAL_FE_VF_PORT_ALLOC15_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_ALLOC15_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_ALLOC15_MASK         0xffffffffU
#define SAND_HAL_FE_VF_PORT_ALLOC15_MSB          31
#define SAND_HAL_FE_VF_PORT_ALLOC15_LSB          0
#define SAND_HAL_FE_VF_PORT_CREDIT0_OFFSET       0x092cU  /* Port VFF credit debug register. */
#ifndef SAND_HAL_FE_VF_PORT_CREDIT0_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_CREDIT0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_CREDIT0_MASK         0x400000ffU
#define SAND_HAL_FE_VF_PORT_CREDIT0_MSB          30
#define SAND_HAL_FE_VF_PORT_CREDIT0_LSB          0
#define SAND_HAL_FE_VF_PORT_CREDIT1_OFFSET       0x0930U  /* Port VFF credit debug register. */
#ifndef SAND_HAL_FE_VF_PORT_CREDIT1_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_CREDIT1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_CREDIT1_MASK         0x400000ffU
#define SAND_HAL_FE_VF_PORT_CREDIT1_MSB          30
#define SAND_HAL_FE_VF_PORT_CREDIT1_LSB          0
#define SAND_HAL_FE_VF_PORT_CREDIT2_OFFSET       0x0934U  /* Port VFF credit debug register. */
#ifndef SAND_HAL_FE_VF_PORT_CREDIT2_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_CREDIT2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_CREDIT2_MASK         0x400000ffU
#define SAND_HAL_FE_VF_PORT_CREDIT2_MSB          30
#define SAND_HAL_FE_VF_PORT_CREDIT2_LSB          0
#define SAND_HAL_FE_VF_PORT_CREDIT3_OFFSET       0x0938U  /* Port VFF credit debug register. */
#ifndef SAND_HAL_FE_VF_PORT_CREDIT3_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_CREDIT3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_CREDIT3_MASK         0x400000ffU
#define SAND_HAL_FE_VF_PORT_CREDIT3_MSB          30
#define SAND_HAL_FE_VF_PORT_CREDIT3_LSB          0
#define SAND_HAL_FE_VF_PORT_CREDIT4_OFFSET       0x093cU  /* Port VFF credit debug register. */
#ifndef SAND_HAL_FE_VF_PORT_CREDIT4_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_CREDIT4_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_CREDIT4_MASK         0x400000ffU
#define SAND_HAL_FE_VF_PORT_CREDIT4_MSB          30
#define SAND_HAL_FE_VF_PORT_CREDIT4_LSB          0
#define SAND_HAL_FE_VF_PORT_CREDIT5_OFFSET       0x0940U  /* Port VFF credit debug register. */
#ifndef SAND_HAL_FE_VF_PORT_CREDIT5_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_CREDIT5_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_CREDIT5_MASK         0x400000ffU
#define SAND_HAL_FE_VF_PORT_CREDIT5_MSB          30
#define SAND_HAL_FE_VF_PORT_CREDIT5_LSB          0
#define SAND_HAL_FE_VF_PORT_CREDIT6_OFFSET       0x0944U  /* Port VFF credit debug register. */
#ifndef SAND_HAL_FE_VF_PORT_CREDIT6_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_CREDIT6_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_CREDIT6_MASK         0x400000ffU
#define SAND_HAL_FE_VF_PORT_CREDIT6_MSB          30
#define SAND_HAL_FE_VF_PORT_CREDIT6_LSB          0
#define SAND_HAL_FE_VF_PORT_CREDIT7_OFFSET       0x0948U  /* Port VFF credit debug register. */
#ifndef SAND_HAL_FE_VF_PORT_CREDIT7_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_CREDIT7_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_CREDIT7_MASK         0x400000ffU
#define SAND_HAL_FE_VF_PORT_CREDIT7_MSB          30
#define SAND_HAL_FE_VF_PORT_CREDIT7_LSB          0
#define SAND_HAL_FE_VF_PORT_CREDIT8_OFFSET       0x094cU  /* Port VFF credit debug register. */
#ifndef SAND_HAL_FE_VF_PORT_CREDIT8_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_CREDIT8_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_CREDIT8_MASK         0x400000ffU
#define SAND_HAL_FE_VF_PORT_CREDIT8_MSB          30
#define SAND_HAL_FE_VF_PORT_CREDIT8_LSB          0
#define SAND_HAL_FE_VF_PORT_CREDIT9_OFFSET       0x0950U  /* Port VFF credit debug register. */
#ifndef SAND_HAL_FE_VF_PORT_CREDIT9_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_CREDIT9_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_CREDIT9_MASK         0x400000ffU
#define SAND_HAL_FE_VF_PORT_CREDIT9_MSB          30
#define SAND_HAL_FE_VF_PORT_CREDIT9_LSB          0
#define SAND_HAL_FE_VF_PORT_CREDIT10_OFFSET      0x0954U  /* Port VFF credit debug register. */
#ifndef SAND_HAL_FE_VF_PORT_CREDIT10_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_CREDIT10_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_CREDIT10_MASK        0x400000ffU
#define SAND_HAL_FE_VF_PORT_CREDIT10_MSB         30
#define SAND_HAL_FE_VF_PORT_CREDIT10_LSB         0
#define SAND_HAL_FE_VF_PORT_CREDIT11_OFFSET      0x0958U  /* Port VFF credit debug register. */
#ifndef SAND_HAL_FE_VF_PORT_CREDIT11_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_CREDIT11_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_CREDIT11_MASK        0x400000ffU
#define SAND_HAL_FE_VF_PORT_CREDIT11_MSB         30
#define SAND_HAL_FE_VF_PORT_CREDIT11_LSB         0
#define SAND_HAL_FE_VF_PORT_CREDIT12_OFFSET      0x095cU  /* Port VFF credit debug register. */
#ifndef SAND_HAL_FE_VF_PORT_CREDIT12_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_CREDIT12_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_CREDIT12_MASK        0x400000ffU
#define SAND_HAL_FE_VF_PORT_CREDIT12_MSB         30
#define SAND_HAL_FE_VF_PORT_CREDIT12_LSB         0
#define SAND_HAL_FE_VF_PORT_CREDIT13_OFFSET      0x0960U  /* Port VFF credit debug register. */
#ifndef SAND_HAL_FE_VF_PORT_CREDIT13_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_CREDIT13_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_CREDIT13_MASK        0x400000ffU
#define SAND_HAL_FE_VF_PORT_CREDIT13_MSB         30
#define SAND_HAL_FE_VF_PORT_CREDIT13_LSB         0
#define SAND_HAL_FE_VF_PORT_CREDIT14_OFFSET      0x0964U  /* Port VFF credit debug register. */
#ifndef SAND_HAL_FE_VF_PORT_CREDIT14_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_CREDIT14_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_CREDIT14_MASK        0x400000ffU
#define SAND_HAL_FE_VF_PORT_CREDIT14_MSB         30
#define SAND_HAL_FE_VF_PORT_CREDIT14_LSB         0
#define SAND_HAL_FE_VF_PORT_CREDIT15_OFFSET      0x0968U  /* Port VFF credit debug register. */
#ifndef SAND_HAL_FE_VF_PORT_CREDIT15_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_CREDIT15_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_CREDIT15_MASK        0x400000ffU
#define SAND_HAL_FE_VF_PORT_CREDIT15_MSB         30
#define SAND_HAL_FE_VF_PORT_CREDIT15_LSB         0
#define SAND_HAL_FE_VF_PORT_MC0_OFFSET           0x096cU  /* Port VFF credit debug register. */
#ifndef SAND_HAL_FE_VF_PORT_MC0_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_MC0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_MC0_MASK             0xffffffffU
#define SAND_HAL_FE_VF_PORT_MC0_MSB              31
#define SAND_HAL_FE_VF_PORT_MC0_LSB              0
#define SAND_HAL_FE_VF_PORT_MC1_OFFSET           0x0970U  /* Port VFF credit debug register. */
#ifndef SAND_HAL_FE_VF_PORT_MC1_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_MC1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_MC1_MASK             0xffffffffU
#define SAND_HAL_FE_VF_PORT_MC1_MSB              31
#define SAND_HAL_FE_VF_PORT_MC1_LSB              0
#define SAND_HAL_FE_VF_PORT_MC2_OFFSET           0x0974U  /* Port VFF credit debug register. */
#ifndef SAND_HAL_FE_VF_PORT_MC2_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_MC2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_MC2_MASK             0xffffffffU
#define SAND_HAL_FE_VF_PORT_MC2_MSB              31
#define SAND_HAL_FE_VF_PORT_MC2_LSB              0
#define SAND_HAL_FE_VF_PORT_MC3_OFFSET           0x0978U  /* Port VFF credit debug register. */
#ifndef SAND_HAL_FE_VF_PORT_MC3_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_MC3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_MC3_MASK             0xffffffffU
#define SAND_HAL_FE_VF_PORT_MC3_MSB              31
#define SAND_HAL_FE_VF_PORT_MC3_LSB              0
#define SAND_HAL_FE_VF_PORT_MC4_OFFSET           0x097cU  /* Port VFF credit debug register. */
#ifndef SAND_HAL_FE_VF_PORT_MC4_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_MC4_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_MC4_MASK             0xffffffffU
#define SAND_HAL_FE_VF_PORT_MC4_MSB              31
#define SAND_HAL_FE_VF_PORT_MC4_LSB              0
#define SAND_HAL_FE_VF_PORT_MC5_OFFSET           0x0980U  /* Port VFF credit debug register. */
#ifndef SAND_HAL_FE_VF_PORT_MC5_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_MC5_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_MC5_MASK             0xffffffffU
#define SAND_HAL_FE_VF_PORT_MC5_MSB              31
#define SAND_HAL_FE_VF_PORT_MC5_LSB              0
#define SAND_HAL_FE_VF_PORT_MC6_OFFSET           0x0984U  /* Port VFF credit debug register. */
#ifndef SAND_HAL_FE_VF_PORT_MC6_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_MC6_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_MC6_MASK             0xffffffffU
#define SAND_HAL_FE_VF_PORT_MC6_MSB              31
#define SAND_HAL_FE_VF_PORT_MC6_LSB              0
#define SAND_HAL_FE_VF_PORT_MC7_OFFSET           0x0988U  /* Port VFF credit debug register. */
#ifndef SAND_HAL_FE_VF_PORT_MC7_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_MC7_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_MC7_MASK             0xffffffffU
#define SAND_HAL_FE_VF_PORT_MC7_MSB              31
#define SAND_HAL_FE_VF_PORT_MC7_LSB              0
#define SAND_HAL_FE_VF_PORT_MC8_OFFSET           0x098cU  /* Port VFF credit debug register. */
#ifndef SAND_HAL_FE_VF_PORT_MC8_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_MC8_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_MC8_MASK             0xffffffffU
#define SAND_HAL_FE_VF_PORT_MC8_MSB              31
#define SAND_HAL_FE_VF_PORT_MC8_LSB              0
#define SAND_HAL_FE_VF_PORT_MC9_OFFSET           0x0990U  /* Port VFF credit debug register. */
#ifndef SAND_HAL_FE_VF_PORT_MC9_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_MC9_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_MC9_MASK             0xffffffffU
#define SAND_HAL_FE_VF_PORT_MC9_MSB              31
#define SAND_HAL_FE_VF_PORT_MC9_LSB              0
#define SAND_HAL_FE_VF_PORT_MC10_OFFSET          0x0994U  /* Port VFF credit debug register. */
#ifndef SAND_HAL_FE_VF_PORT_MC10_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_MC10_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_MC10_MASK            0xffffffffU
#define SAND_HAL_FE_VF_PORT_MC10_MSB             31
#define SAND_HAL_FE_VF_PORT_MC10_LSB             0
#define SAND_HAL_FE_VF_PORT_MC11_OFFSET          0x0998U  /* Port VFF credit debug register. */
#ifndef SAND_HAL_FE_VF_PORT_MC11_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_MC11_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_MC11_MASK            0xffffffffU
#define SAND_HAL_FE_VF_PORT_MC11_MSB             31
#define SAND_HAL_FE_VF_PORT_MC11_LSB             0
#define SAND_HAL_FE_VF_PORT_MC12_OFFSET          0x099cU  /* Port VFF credit debug register. */
#ifndef SAND_HAL_FE_VF_PORT_MC12_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_MC12_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_MC12_MASK            0xffffffffU
#define SAND_HAL_FE_VF_PORT_MC12_MSB             31
#define SAND_HAL_FE_VF_PORT_MC12_LSB             0
#define SAND_HAL_FE_VF_PORT_MC13_OFFSET          0x09a0U  /* Port VFF credit debug register. */
#ifndef SAND_HAL_FE_VF_PORT_MC13_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_MC13_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_MC13_MASK            0xffffffffU
#define SAND_HAL_FE_VF_PORT_MC13_MSB             31
#define SAND_HAL_FE_VF_PORT_MC13_LSB             0
#define SAND_HAL_FE_VF_PORT_MC14_OFFSET          0x09a4U  /* Port VFF credit debug register. */
#ifndef SAND_HAL_FE_VF_PORT_MC14_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_MC14_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_MC14_MASK            0xffffffffU
#define SAND_HAL_FE_VF_PORT_MC14_MSB             31
#define SAND_HAL_FE_VF_PORT_MC14_LSB             0
#define SAND_HAL_FE_VF_PORT_MC15_OFFSET          0x09a8U  /* Port VFF credit debug register. */
#ifndef SAND_HAL_FE_VF_PORT_MC15_NO_TEST_MASK
#define SAND_HAL_FE_VF_PORT_MC15_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_VF_PORT_MC15_MASK            0xffffffffU
#define SAND_HAL_FE_VF_PORT_MC15_MSB             31
#define SAND_HAL_FE_VF_PORT_MC15_LSB             0
#define SAND_HAL_FE_PC_CONFIG_OFFSET             0x0b00U  /* General configuration register */
#ifndef SAND_HAL_FE_PC_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_PC_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PC_CONFIG_MASK               0xffffffffU
#define SAND_HAL_FE_PC_CONFIG_MSB                31
#define SAND_HAL_FE_PC_CONFIG_LSB                0
#define SAND_HAL_FE_PC_TEST_OFFSET               0x0b04U  /* Pktc Test Register */
#ifndef SAND_HAL_FE_PC_TEST_NO_TEST_MASK
#define SAND_HAL_FE_PC_TEST_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PC_TEST_MASK                 0xffffffffU
#define SAND_HAL_FE_PC_TEST_MSB                  31
#define SAND_HAL_FE_PC_TEST_LSB                  0
#define SAND_HAL_FE_PC_RMEM_ACC_CTL_OFFSET       0x0b08U  /* Control register used to initiate read/write requests from/to internal memories in the pktc.
                                                         * 
                                                         * --- The location within the memory is selected with the pc_rmem_addr field in addition to the read/write field.
                                                         * 
                                                         * --- If a write access, the data register is written to the write value.
                                                         * 
                                                         * --- A request is generated by writing the req to 0b1.
                                                         * 
                                                         * --- The ack bit is monitored. When the ack is set, the operation is complete. If a read operation was performed, the data register has valid data.
                                                         * 
                                                         * --- The ack is written to a 0b1 to acknowledge the transaction.
                                                         * 
                                                         * --- Note that rab field in pc_config selects which instruction and rule memory this operation is on (rab=0b1 memories B, rab=0b0=memories A).
                                                         * 
                                                         * Example Write: 
                                                         * 
                                                         * *** Fill in example here
                                                         * 
                                                         * 
                                                         * 
                                                         * Example Read: 
                                                         * 
                                                         * *** Fill in example here */
#ifndef SAND_HAL_FE_PC_RMEM_ACC_CTL_NO_TEST_MASK
#define SAND_HAL_FE_PC_RMEM_ACC_CTL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PC_RMEM_ACC_CTL_MASK         0xffffffffU
#define SAND_HAL_FE_PC_RMEM_ACC_CTL_MSB          31
#define SAND_HAL_FE_PC_RMEM_ACC_CTL_LSB          0
#define SAND_HAL_FE_PC_RMEM_ACC_DATA0_OFFSET     0x0b0cU  /* Data register for accessing pkte memories. */
#ifndef SAND_HAL_FE_PC_RMEM_ACC_DATA0_NO_TEST_MASK
#define SAND_HAL_FE_PC_RMEM_ACC_DATA0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PC_RMEM_ACC_DATA0_MASK       0xffffffffU
#define SAND_HAL_FE_PC_RMEM_ACC_DATA0_MSB        31
#define SAND_HAL_FE_PC_RMEM_ACC_DATA0_LSB        0
#define SAND_HAL_FE_PC_RMEM_ACC_DATA1_OFFSET     0x0b10U  /* Data register for accessing pkte memories. */
#ifndef SAND_HAL_FE_PC_RMEM_ACC_DATA1_NO_TEST_MASK
#define SAND_HAL_FE_PC_RMEM_ACC_DATA1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PC_RMEM_ACC_DATA1_MASK       0xffffffffU
#define SAND_HAL_FE_PC_RMEM_ACC_DATA1_MSB        31
#define SAND_HAL_FE_PC_RMEM_ACC_DATA1_LSB        0
#define SAND_HAL_FE_PC_RMEM_ACC_DATA2_OFFSET     0x0b14U  /* Data register for accessing pkte memories. */
#ifndef SAND_HAL_FE_PC_RMEM_ACC_DATA2_NO_TEST_MASK
#define SAND_HAL_FE_PC_RMEM_ACC_DATA2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PC_RMEM_ACC_DATA2_MASK       0xffffffffU
#define SAND_HAL_FE_PC_RMEM_ACC_DATA2_MSB        31
#define SAND_HAL_FE_PC_RMEM_ACC_DATA2_LSB        0
#define SAND_HAL_FE_PC_RMEM_ACC_DATA3_OFFSET     0x0b18U  /* Data register for accessing pkte memories. */
#ifndef SAND_HAL_FE_PC_RMEM_ACC_DATA3_NO_TEST_MASK
#define SAND_HAL_FE_PC_RMEM_ACC_DATA3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PC_RMEM_ACC_DATA3_MASK       0xffffffffU
#define SAND_HAL_FE_PC_RMEM_ACC_DATA3_MSB        31
#define SAND_HAL_FE_PC_RMEM_ACC_DATA3_LSB        0
#define SAND_HAL_FE_PC_IMEM_ACC_CTL_OFFSET       0x0b1cU  /* Control register used to initiate read/write requests from/to internal memories in the pktc.
                                                         * 
                                                         * --- The location within the memory is selected with the pc_rmem_addr field in addition to the read/write field.
                                                         * 
                                                         * --- If a write access, the data register is written to the write value.
                                                         * 
                                                         * --- A request is generated by writing the req to 0b1.
                                                         * 
                                                         * --- The ack bit is monitored. When the ack is set, the operation is complete. If a read operation was performed, the data register has valid data.
                                                         * 
                                                         * --- The ack is written to a 0b1 to acknowledge the transaction.
                                                         * 
                                                         * --- Note that rab field in pc_config selects which instruction and rule memory this operation is on (rab=0b1 memories B, rab=0b0=memories A).
                                                         * 
                                                         * 
                                                         * 
                                                         * Example Write: 
                                                         * 
                                                         * *** Fill in example here
                                                         * 
                                                         * 
                                                         * 
                                                         * Example Read: 
                                                         * 
                                                         * *** Fill in example here */
#ifndef SAND_HAL_FE_PC_IMEM_ACC_CTL_NO_TEST_MASK
#define SAND_HAL_FE_PC_IMEM_ACC_CTL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PC_IMEM_ACC_CTL_MASK         0xffffffffU
#define SAND_HAL_FE_PC_IMEM_ACC_CTL_MSB          31
#define SAND_HAL_FE_PC_IMEM_ACC_CTL_LSB          0
#define SAND_HAL_FE_PC_IMEM_ACC_DATA_OFFSET      0x0b20U  /* Data register for accessing pkte memories. */
#ifndef SAND_HAL_FE_PC_IMEM_ACC_DATA_NO_TEST_MASK
#define SAND_HAL_FE_PC_IMEM_ACC_DATA_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PC_IMEM_ACC_DATA_MASK        0xffffffffU
#define SAND_HAL_FE_PC_IMEM_ACC_DATA_MSB         31
#define SAND_HAL_FE_PC_IMEM_ACC_DATA_LSB         0
#define SAND_HAL_FE_PE_CONFIG_OFFSET             0x0c00U  /* The stream mapping register is used to map instruction memories to streams. With the streamN_enable bit clear, the stream is fed NOP instructions. Setting of the enable bit is synchronized to the first instruction. The streamN_imem fields indicates from which instruction memory a particular stream will get its instructions. Note that multiple streams can obtain their instructions from a single memory. Note that an instruction memory cannot be updated if it is attached to a stream any attempt to do so will be filtered by the hardware. All enables are 0b1 active, 0b0 inactive */
#ifndef SAND_HAL_FE_PE_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_PE_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_CONFIG_MASK               0xffffffffU
#define SAND_HAL_FE_PE_CONFIG_MSB                31
#define SAND_HAL_FE_PE_CONFIG_LSB                0
#define SAND_HAL_FE_PE_STATUS_ERR_OFFSET         0x0c04U  /* Pkte status register. */
#ifndef SAND_HAL_FE_PE_STATUS_ERR_NO_TEST_MASK
#define SAND_HAL_FE_PE_STATUS_ERR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_STATUS_ERR_MASK           0xffffffffU
#define SAND_HAL_FE_PE_STATUS_ERR_MSB            31
#define SAND_HAL_FE_PE_STATUS_ERR_LSB            0
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_OFFSET    0x0c08U  /* Enable events recorded in pf_status_err to generate interrupts. */
#ifndef SAND_HAL_FE_PE_STATUS_ERR_MASK_NO_TEST_MASK
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MASK      0xffffffffU
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MSB       31
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_LSB       0
#define SAND_HAL_FE_PE_MEM_CNT_OFFSET            0x0c0cU  /* Count of parity and out of range errors on external memory from PKTE. */
#ifndef SAND_HAL_FE_PE_MEM_CNT_NO_TEST_MASK
#define SAND_HAL_FE_PE_MEM_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_MEM_CNT_MASK              0xffffffffU
#define SAND_HAL_FE_PE_MEM_CNT_MSB               31
#define SAND_HAL_FE_PE_MEM_CNT_LSB               0
#define SAND_HAL_FE_PE_MEMC_ACC_CTL0_OFFSET      0x0c10U  /* Control register used to initiate read/write requests from/to internal memories in the pktf.
                                                         * 
                                                         * --- The location within the memory is selected with the pe_memc_addr0 field in addition to the read/write field.
                                                         * 
                                                         * --- If a write access, the data register is written to the write value.
                                                         * 
                                                         * --- A request is generated by writing the req to 0b1.
                                                         * 
                                                         * --- The ack bit is monitored. When the ack is set, the operation is complete. If a read operation was performed, the data register has valid data.
                                                         * 
                                                         * --- The ack is written to a 0b1 to acknowledge the transaction.
                                                         * 
                                                         * 
                                                         * 
                                                         * Example Write: 
                                                         * 
                                                         * *** Fill in example here
                                                         * 
                                                         * 
                                                         * 
                                                         * Example Read: 
                                                         * 
                                                         * *** Fill in example here */
#ifndef SAND_HAL_FE_PE_MEMC_ACC_CTL0_NO_TEST_MASK
#define SAND_HAL_FE_PE_MEMC_ACC_CTL0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_MEMC_ACC_CTL0_MASK        0xffffffffU
#define SAND_HAL_FE_PE_MEMC_ACC_CTL0_MSB         31
#define SAND_HAL_FE_PE_MEMC_ACC_CTL0_LSB         0
#define SAND_HAL_FE_PE_MEMC_ACC_DATA0_OFFSET     0x0c14U  /* Data register for accessing pkte memories. */
#ifndef SAND_HAL_FE_PE_MEMC_ACC_DATA0_NO_TEST_MASK
#define SAND_HAL_FE_PE_MEMC_ACC_DATA0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_MEMC_ACC_DATA0_MASK       0xffffffffU
#define SAND_HAL_FE_PE_MEMC_ACC_DATA0_MSB        31
#define SAND_HAL_FE_PE_MEMC_ACC_DATA0_LSB        0
#define SAND_HAL_FE_PE_MEMD_ACC_CTL0_OFFSET      0x0c18U  /* Control register used to initiate read/write requests from/to internal memories in the pktf.
                                                         * 
                                                         * --- The location within the memory is selected with the pe_memd_addr0 field in addition to the read/write field.
                                                         * 
                                                         * --- If a write access, the data register is written to the write value.
                                                         * 
                                                         * --- A request is generated by writing the req to 0b1.
                                                         * 
                                                         * --- The ack bit is monitored. When the ack is set, the operation is complete. If a read operation was performed, the data register has valid data.
                                                         * 
                                                         * --- The ack is written to a 0b1 to acknowledge the transaction.
                                                         * 
                                                         * 
                                                         * 
                                                         * Example Write: 
                                                         * 
                                                         * *** Fill in example here
                                                         * 
                                                         * 
                                                         * 
                                                         * Example Read: 
                                                         * 
                                                         * *** Fill in example here */
#ifndef SAND_HAL_FE_PE_MEMD_ACC_CTL0_NO_TEST_MASK
#define SAND_HAL_FE_PE_MEMD_ACC_CTL0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_MEMD_ACC_CTL0_MASK        0xffffffffU
#define SAND_HAL_FE_PE_MEMD_ACC_CTL0_MSB         31
#define SAND_HAL_FE_PE_MEMD_ACC_CTL0_LSB         0
#define SAND_HAL_FE_PE_MEMD_ACC_DATA0_OFFSET     0x0c1cU  /* Data register for accessing pkte memories. */
#ifndef SAND_HAL_FE_PE_MEMD_ACC_DATA0_NO_TEST_MASK
#define SAND_HAL_FE_PE_MEMD_ACC_DATA0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_MEMD_ACC_DATA0_MASK       0xffffffffU
#define SAND_HAL_FE_PE_MEMD_ACC_DATA0_MSB        31
#define SAND_HAL_FE_PE_MEMD_ACC_DATA0_LSB        0
#define SAND_HAL_FE_PE_IMEM_ACC_CTL_OFFSET       0x0c20U  /* Control register used to initiate read/write requests from/to internal memories in the pktf.
                                                         * 
                                                         * --- The location within the memory is selected with the pc_imem_addr field in addition to the read/write field.
                                                         * 
                                                         * --- If a write access, the data register is written to the write value.
                                                         * 
                                                         * --- A request is generated by writing the req to 0b1.
                                                         * 
                                                         * --- The ack bit is monitored. When the ack is set, the operation is complete. If a read operation was performed, the data register has valid data.
                                                         * 
                                                         * --- The ack is written to a 0b1 to acknowledge the transaction.
                                                         * 
                                                         * 
                                                         * 
                                                         * Example Write: 
                                                         * 
                                                         * *** Fill in example here
                                                         * 
                                                         * 
                                                         * 
                                                         * Example Read: 
                                                         * 
                                                         * *** Fill in example here */
#ifndef SAND_HAL_FE_PE_IMEM_ACC_CTL_NO_TEST_MASK
#define SAND_HAL_FE_PE_IMEM_ACC_CTL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_IMEM_ACC_CTL_MASK         0xffffffffU
#define SAND_HAL_FE_PE_IMEM_ACC_CTL_MSB          31
#define SAND_HAL_FE_PE_IMEM_ACC_CTL_LSB          0
#define SAND_HAL_FE_PE_IMEM_ACC_DATA0_OFFSET     0x0c24U  /* Data register for accessing pkte memories. */
#ifndef SAND_HAL_FE_PE_IMEM_ACC_DATA0_NO_TEST_MASK
#define SAND_HAL_FE_PE_IMEM_ACC_DATA0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_IMEM_ACC_DATA0_MASK       0xffffffffU
#define SAND_HAL_FE_PE_IMEM_ACC_DATA0_MSB        31
#define SAND_HAL_FE_PE_IMEM_ACC_DATA0_LSB        0
#define SAND_HAL_FE_PE_IMEM_ACC_DATA1_OFFSET     0x0c28U  /* Data register for accessing pkte memories. */
#ifndef SAND_HAL_FE_PE_IMEM_ACC_DATA1_NO_TEST_MASK
#define SAND_HAL_FE_PE_IMEM_ACC_DATA1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_IMEM_ACC_DATA1_MASK       0xffffffffU
#define SAND_HAL_FE_PE_IMEM_ACC_DATA1_MSB        31
#define SAND_HAL_FE_PE_IMEM_ACC_DATA1_LSB        0
#define SAND_HAL_FE_PE_PAR_ADDRC_OFFSET          0x0c2cU  /* Physical address of the last parity error that occured on bank C. */
#ifndef SAND_HAL_FE_PE_PAR_ADDRC_NO_TEST_MASK
#define SAND_HAL_FE_PE_PAR_ADDRC_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_PAR_ADDRC_MASK            0xffffffffU
#define SAND_HAL_FE_PE_PAR_ADDRC_MSB             31
#define SAND_HAL_FE_PE_PAR_ADDRC_LSB             0
#define SAND_HAL_FE_PE_PAR_DATAC_OFFSET          0x0c30U  /* Invalid data reterived from last parity error on bank C. */
#ifndef SAND_HAL_FE_PE_PAR_DATAC_NO_TEST_MASK
#define SAND_HAL_FE_PE_PAR_DATAC_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_PAR_DATAC_MASK            0xffffffffU
#define SAND_HAL_FE_PE_PAR_DATAC_MSB             31
#define SAND_HAL_FE_PE_PAR_DATAC_LSB             0
#define SAND_HAL_FE_PE_PAR_ADDRD_OFFSET          0x0c34U  /* Physical address of the last parity error that occured on bank D. */
#ifndef SAND_HAL_FE_PE_PAR_ADDRD_NO_TEST_MASK
#define SAND_HAL_FE_PE_PAR_ADDRD_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_PAR_ADDRD_MASK            0xffffffffU
#define SAND_HAL_FE_PE_PAR_ADDRD_MSB             31
#define SAND_HAL_FE_PE_PAR_ADDRD_LSB             0
#define SAND_HAL_FE_PE_PAR_DATAD_OFFSET          0x0c38U  /* Invalid data reterived from last parity error on bank D. */
#ifndef SAND_HAL_FE_PE_PAR_DATAD_NO_TEST_MASK
#define SAND_HAL_FE_PE_PAR_DATAD_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_PAR_DATAD_MASK            0xffffffffU
#define SAND_HAL_FE_PE_PAR_DATAD_MSB             31
#define SAND_HAL_FE_PE_PAR_DATAD_LSB             0
#define SAND_HAL_FE_PE_MAX_PHY_ADDRC_OFFSET      0x0c3cU  /* Maximum physical external address for bank C. */
#ifndef SAND_HAL_FE_PE_MAX_PHY_ADDRC_NO_TEST_MASK
#define SAND_HAL_FE_PE_MAX_PHY_ADDRC_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_MAX_PHY_ADDRC_MASK        0xffdfffffU
#define SAND_HAL_FE_PE_MAX_PHY_ADDRC_MSB         31
#define SAND_HAL_FE_PE_MAX_PHY_ADDRC_LSB         0
#define SAND_HAL_FE_PE_MAX_PHY_ADDRD_OFFSET      0x0c40U  /* Maximum physical external address for bank D. */
#ifndef SAND_HAL_FE_PE_MAX_PHY_ADDRD_NO_TEST_MASK
#define SAND_HAL_FE_PE_MAX_PHY_ADDRD_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_MAX_PHY_ADDRD_MASK        0xffdfffffU
#define SAND_HAL_FE_PE_MAX_PHY_ADDRD_MSB         31
#define SAND_HAL_FE_PE_MAX_PHY_ADDRD_LSB         0
#define SAND_HAL_FE_PE_INTMEM_ACC_CTL_OFFSET     0x0c44U  /* Control register used to initiate read/write requests from/to internal memories in the pkte.
                                                         * 
                                                         * --- The location within the memory is selected with the pe_intmem_addr field in addition to the read/write field.
                                                         * 
                                                         * --- If a write access, the data register is written to the write value.
                                                         * 
                                                         * --- A request is generated by writing the req to 0b1.
                                                         * 
                                                         * --- The ack bit is monitored. When the ack is set, the operation is complete. If a read operation was performed, the data register has valid data.
                                                         * 
                                                         * --- The ack is written to a 0b1 to acknowledge the transaction.
                                                         * 
                                                         * 
                                                         * 
                                                         * Example Write: 
                                                         * 
                                                         * *** Fill in example here
                                                         * 
                                                         * 
                                                         * 
                                                         * Example Read: 
                                                         * 
                                                         * *** Fill in example here */
#ifndef SAND_HAL_FE_PE_INTMEM_ACC_CTL_NO_TEST_MASK
#define SAND_HAL_FE_PE_INTMEM_ACC_CTL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_INTMEM_ACC_CTL_MASK       0xffffffffU
#define SAND_HAL_FE_PE_INTMEM_ACC_CTL_MSB        31
#define SAND_HAL_FE_PE_INTMEM_ACC_CTL_LSB        0
#define SAND_HAL_FE_PE_INTMEM_ACC_DATA_OFFSET    0x0c48U  /* Data register for accessing pkte internal memory. */
#ifndef SAND_HAL_FE_PE_INTMEM_ACC_DATA_NO_TEST_MASK
#define SAND_HAL_FE_PE_INTMEM_ACC_DATA_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_INTMEM_ACC_DATA_MASK      0xffffffffU
#define SAND_HAL_FE_PE_INTMEM_ACC_DATA_MSB       31
#define SAND_HAL_FE_PE_INTMEM_ACC_DATA_LSB       0
#define SAND_HAL_FE_PE_PORT0_SCHED0_OFFSET       0x0c50U  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to external SRAM C. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - nop, 0b10-read, 0b01-write, 0b11-memadd */
#ifndef SAND_HAL_FE_PE_PORT0_SCHED0_NO_TEST_MASK
#define SAND_HAL_FE_PE_PORT0_SCHED0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_PORT0_SCHED0_MASK         0xffffffffU
#define SAND_HAL_FE_PE_PORT0_SCHED0_MSB          31
#define SAND_HAL_FE_PE_PORT0_SCHED0_LSB          0
#define SAND_HAL_FE_PE_PORT0_SCHED1_OFFSET       0x0c54U  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to external SRAM C. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - nop, 0b10-read, 0b01-write, 0b11-memadd */
#ifndef SAND_HAL_FE_PE_PORT0_SCHED1_NO_TEST_MASK
#define SAND_HAL_FE_PE_PORT0_SCHED1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_PORT0_SCHED1_MASK         0xffffffffU
#define SAND_HAL_FE_PE_PORT0_SCHED1_MSB          31
#define SAND_HAL_FE_PE_PORT0_SCHED1_LSB          0
#define SAND_HAL_FE_PE_PORT0_SCHED2_OFFSET       0x0c58U  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to external SRAM C. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - nop, 0b10-read, 0b01-write, 0b11-memadd */
#ifndef SAND_HAL_FE_PE_PORT0_SCHED2_NO_TEST_MASK
#define SAND_HAL_FE_PE_PORT0_SCHED2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_PORT0_SCHED2_MASK         0xffffffffU
#define SAND_HAL_FE_PE_PORT0_SCHED2_MSB          31
#define SAND_HAL_FE_PE_PORT0_SCHED2_LSB          0
#define SAND_HAL_FE_PE_PORT0_SCHED3_OFFSET       0x0c5cU  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to external SRAM C. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - nop, 0b10-read, 0b01-write, 0b11-memadd */
#ifndef SAND_HAL_FE_PE_PORT0_SCHED3_NO_TEST_MASK
#define SAND_HAL_FE_PE_PORT0_SCHED3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_PORT0_SCHED3_MASK         0xffffffffU
#define SAND_HAL_FE_PE_PORT0_SCHED3_MSB          31
#define SAND_HAL_FE_PE_PORT0_SCHED3_LSB          0
#define SAND_HAL_FE_PE_PORT0_SCHED4_OFFSET       0x0c60U  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to external SRAM C. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - nop, 0b10-read, 0b01-write, 0b11-memadd */
#ifndef SAND_HAL_FE_PE_PORT0_SCHED4_NO_TEST_MASK
#define SAND_HAL_FE_PE_PORT0_SCHED4_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_PORT0_SCHED4_MASK         0xffffffffU
#define SAND_HAL_FE_PE_PORT0_SCHED4_MSB          31
#define SAND_HAL_FE_PE_PORT0_SCHED4_LSB          0
#define SAND_HAL_FE_PE_PORT0_SCHED5_OFFSET       0x0c64U  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to external SRAM C. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - nop, 0b10-read, 0b01-write, 0b11-memadd */
#ifndef SAND_HAL_FE_PE_PORT0_SCHED5_NO_TEST_MASK
#define SAND_HAL_FE_PE_PORT0_SCHED5_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_PORT0_SCHED5_MASK         0xffffffffU
#define SAND_HAL_FE_PE_PORT0_SCHED5_MSB          31
#define SAND_HAL_FE_PE_PORT0_SCHED5_LSB          0
#define SAND_HAL_FE_PE_PORT0_SCHED6_OFFSET       0x0c68U  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to external SRAM C. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - nop, 0b10-read, 0b01-write, 0b11-memadd */
#ifndef SAND_HAL_FE_PE_PORT0_SCHED6_NO_TEST_MASK
#define SAND_HAL_FE_PE_PORT0_SCHED6_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_PORT0_SCHED6_MASK         0xffffffffU
#define SAND_HAL_FE_PE_PORT0_SCHED6_MSB          31
#define SAND_HAL_FE_PE_PORT0_SCHED6_LSB          0
#define SAND_HAL_FE_PE_PORT0_SCHED7_OFFSET       0x0c6cU  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to external SRAM C. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - nop, 0b10-read, 0b01-write, 0b11-memadd */
#ifndef SAND_HAL_FE_PE_PORT0_SCHED7_NO_TEST_MASK
#define SAND_HAL_FE_PE_PORT0_SCHED7_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_PORT0_SCHED7_MASK         0xffffffffU
#define SAND_HAL_FE_PE_PORT0_SCHED7_MSB          31
#define SAND_HAL_FE_PE_PORT0_SCHED7_LSB          0
#define SAND_HAL_FE_PE_PORT1_SCHED0_OFFSET       0x0c70U  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to external SRAM D. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - nop, 0b10-read, 0b01-write, 0b11-memadd */
#ifndef SAND_HAL_FE_PE_PORT1_SCHED0_NO_TEST_MASK
#define SAND_HAL_FE_PE_PORT1_SCHED0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_PORT1_SCHED0_MASK         0xffffffffU
#define SAND_HAL_FE_PE_PORT1_SCHED0_MSB          31
#define SAND_HAL_FE_PE_PORT1_SCHED0_LSB          0
#define SAND_HAL_FE_PE_PORT1_SCHED1_OFFSET       0x0c74U  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to external SRAM D. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - nop, 0b10-read, 0b01-write, 0b11-memadd */
#ifndef SAND_HAL_FE_PE_PORT1_SCHED1_NO_TEST_MASK
#define SAND_HAL_FE_PE_PORT1_SCHED1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_PORT1_SCHED1_MASK         0xffffffffU
#define SAND_HAL_FE_PE_PORT1_SCHED1_MSB          31
#define SAND_HAL_FE_PE_PORT1_SCHED1_LSB          0
#define SAND_HAL_FE_PE_PORT1_SCHED2_OFFSET       0x0c78U  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to external SRAM D. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - nop, 0b10-read, 0b01-write, 0b11-memadd */
#ifndef SAND_HAL_FE_PE_PORT1_SCHED2_NO_TEST_MASK
#define SAND_HAL_FE_PE_PORT1_SCHED2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_PORT1_SCHED2_MASK         0xffffffffU
#define SAND_HAL_FE_PE_PORT1_SCHED2_MSB          31
#define SAND_HAL_FE_PE_PORT1_SCHED2_LSB          0
#define SAND_HAL_FE_PE_PORT1_SCHED3_OFFSET       0x0c7cU  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to external SRAM D. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - nop, 0b10-read, 0b01-write, 0b11-memadd */
#ifndef SAND_HAL_FE_PE_PORT1_SCHED3_NO_TEST_MASK
#define SAND_HAL_FE_PE_PORT1_SCHED3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_PORT1_SCHED3_MASK         0xffffffffU
#define SAND_HAL_FE_PE_PORT1_SCHED3_MSB          31
#define SAND_HAL_FE_PE_PORT1_SCHED3_LSB          0
#define SAND_HAL_FE_PE_PORT1_SCHED4_OFFSET       0x0c80U  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to external SRAM D. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - nop, 0b10-read, 0b01-write, 0b11-memadd */
#ifndef SAND_HAL_FE_PE_PORT1_SCHED4_NO_TEST_MASK
#define SAND_HAL_FE_PE_PORT1_SCHED4_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_PORT1_SCHED4_MASK         0xffffffffU
#define SAND_HAL_FE_PE_PORT1_SCHED4_MSB          31
#define SAND_HAL_FE_PE_PORT1_SCHED4_LSB          0
#define SAND_HAL_FE_PE_PORT1_SCHED5_OFFSET       0x0c84U  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to external SRAM D. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - nop, 0b10-read, 0b01-write, 0b11-memadd */
#ifndef SAND_HAL_FE_PE_PORT1_SCHED5_NO_TEST_MASK
#define SAND_HAL_FE_PE_PORT1_SCHED5_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_PORT1_SCHED5_MASK         0xffffffffU
#define SAND_HAL_FE_PE_PORT1_SCHED5_MSB          31
#define SAND_HAL_FE_PE_PORT1_SCHED5_LSB          0
#define SAND_HAL_FE_PE_PORT1_SCHED6_OFFSET       0x0c88U  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to external SRAM D. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - nop, 0b10-read, 0b01-write, 0b11-memadd */
#ifndef SAND_HAL_FE_PE_PORT1_SCHED6_NO_TEST_MASK
#define SAND_HAL_FE_PE_PORT1_SCHED6_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_PORT1_SCHED6_MASK         0xffffffffU
#define SAND_HAL_FE_PE_PORT1_SCHED6_MSB          31
#define SAND_HAL_FE_PE_PORT1_SCHED6_LSB          0
#define SAND_HAL_FE_PE_PORT1_SCHED7_OFFSET       0x0c8cU  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to external SRAM D. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - nop, 0b10-read, 0b01-write, 0b11-memadd */
#ifndef SAND_HAL_FE_PE_PORT1_SCHED7_NO_TEST_MASK
#define SAND_HAL_FE_PE_PORT1_SCHED7_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_PORT1_SCHED7_MASK         0xffffffffU
#define SAND_HAL_FE_PE_PORT1_SCHED7_MSB          31
#define SAND_HAL_FE_PE_PORT1_SCHED7_LSB          0
#define SAND_HAL_FE_PE_PORT2_SCHED0_OFFSET       0x0c90U  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to pktp interface. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - pci access, 0b01-reserved. 0b10 - nop or reserved for policing and 0b11 - refil . Note: at least 1 refil event must and 1 pci access must be programed. */
#ifndef SAND_HAL_FE_PE_PORT2_SCHED0_NO_TEST_MASK
#define SAND_HAL_FE_PE_PORT2_SCHED0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_PORT2_SCHED0_MASK         0xffffffffU
#define SAND_HAL_FE_PE_PORT2_SCHED0_MSB          31
#define SAND_HAL_FE_PE_PORT2_SCHED0_LSB          0
#define SAND_HAL_FE_PE_PORT2_SCHED1_OFFSET       0x0c94U  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to pktp interface. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - pci access, 0b01-reserved. 0b10 - nop or reserved for policing and 0b11 - refil . Note: at least 1 refil event must and 1 pci access must be programed. */
#ifndef SAND_HAL_FE_PE_PORT2_SCHED1_NO_TEST_MASK
#define SAND_HAL_FE_PE_PORT2_SCHED1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_PORT2_SCHED1_MASK         0xffffffffU
#define SAND_HAL_FE_PE_PORT2_SCHED1_MSB          31
#define SAND_HAL_FE_PE_PORT2_SCHED1_LSB          0
#define SAND_HAL_FE_PE_PORT2_SCHED2_OFFSET       0x0c98U  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to pktp interface. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - pci access, 0b01-reserved. 0b10 - nop or reserved for policing and 0b11 - refil . Note: at least 1 refil event must and 1 pci access must be programed. */
#ifndef SAND_HAL_FE_PE_PORT2_SCHED2_NO_TEST_MASK
#define SAND_HAL_FE_PE_PORT2_SCHED2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_PORT2_SCHED2_MASK         0xffffffffU
#define SAND_HAL_FE_PE_PORT2_SCHED2_MSB          31
#define SAND_HAL_FE_PE_PORT2_SCHED2_LSB          0
#define SAND_HAL_FE_PE_PORT2_SCHED3_OFFSET       0x0c9cU  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to pktp interface. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - pci access, 0b01-reserved. 0b10 - nop or reserved for policing and 0b11 - refil . Note: at least 1 refil event must and 1 pci access must be programed. */
#ifndef SAND_HAL_FE_PE_PORT2_SCHED3_NO_TEST_MASK
#define SAND_HAL_FE_PE_PORT2_SCHED3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_PORT2_SCHED3_MASK         0xffffffffU
#define SAND_HAL_FE_PE_PORT2_SCHED3_MSB          31
#define SAND_HAL_FE_PE_PORT2_SCHED3_LSB          0
#define SAND_HAL_FE_PE_PORT2_SCHED4_OFFSET       0x0ca0U  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to pktp interface. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - pci access, 0b01-reserved. 0b10 - nop or reserved for policing and 0b11 - refil . Note: at least 1 refil event must and 1 pci access must be programed. */
#ifndef SAND_HAL_FE_PE_PORT2_SCHED4_NO_TEST_MASK
#define SAND_HAL_FE_PE_PORT2_SCHED4_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_PORT2_SCHED4_MASK         0xffffffffU
#define SAND_HAL_FE_PE_PORT2_SCHED4_MSB          31
#define SAND_HAL_FE_PE_PORT2_SCHED4_LSB          0
#define SAND_HAL_FE_PE_PORT2_SCHED5_OFFSET       0x0ca4U  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to pktp interface. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - pci access, 0b01-reserved. 0b10 - nop or reserved for policing and 0b11 - refil . Note: at least 1 refil event must and 1 pci access must be programed. */
#ifndef SAND_HAL_FE_PE_PORT2_SCHED5_NO_TEST_MASK
#define SAND_HAL_FE_PE_PORT2_SCHED5_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_PORT2_SCHED5_MASK         0xffffffffU
#define SAND_HAL_FE_PE_PORT2_SCHED5_MSB          31
#define SAND_HAL_FE_PE_PORT2_SCHED5_LSB          0
#define SAND_HAL_FE_PE_PORT2_SCHED6_OFFSET       0x0ca8U  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to pktp interface. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - pci access, 0b01-reserved. 0b10 - nop or reserved for policing and 0b11 - refil . Note: at least 1 refil event must and 1 pci access must be programed. */
#ifndef SAND_HAL_FE_PE_PORT2_SCHED6_NO_TEST_MASK
#define SAND_HAL_FE_PE_PORT2_SCHED6_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_PORT2_SCHED6_MASK         0xffffffffU
#define SAND_HAL_FE_PE_PORT2_SCHED6_MSB          31
#define SAND_HAL_FE_PE_PORT2_SCHED6_LSB          0
#define SAND_HAL_FE_PE_PORT2_SCHED7_OFFSET       0x0cacU  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to pktp interface. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - pci access, 0b01-reserved. 0b10 - nop or reserved for policing and 0b11 - refil . Note: at least 1 refil event must and 1 pci access must be programed. */
#ifndef SAND_HAL_FE_PE_PORT2_SCHED7_NO_TEST_MASK
#define SAND_HAL_FE_PE_PORT2_SCHED7_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_PORT2_SCHED7_MASK         0xffffffffU
#define SAND_HAL_FE_PE_PORT2_SCHED7_MSB          31
#define SAND_HAL_FE_PE_PORT2_SCHED7_LSB          0
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_OFFSET      0x0cd0U  /* Used for DMA. Not user configurable. */
#ifndef SAND_HAL_FE_PE_MEMC_ACC_CTL1_NO_TEST_MASK
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_MASK        0xffffffffU
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_MSB         31
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_LSB         0
#define SAND_HAL_FE_PE_MEMC_ACC_DATA1_OFFSET     0x0cd4U  /* Used for DMA. Not user configurable. */
#ifndef SAND_HAL_FE_PE_MEMC_ACC_DATA1_NO_TEST_MASK
#define SAND_HAL_FE_PE_MEMC_ACC_DATA1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_MEMC_ACC_DATA1_MASK       0xffffffffU
#define SAND_HAL_FE_PE_MEMC_ACC_DATA1_MSB        31
#define SAND_HAL_FE_PE_MEMC_ACC_DATA1_LSB        0
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_OFFSET      0x0cd8U  /* Used for DMA. Not user configurable. */
#ifndef SAND_HAL_FE_PE_MEMD_ACC_CTL1_NO_TEST_MASK
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_MASK        0xffffffffU
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_MSB         31
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_LSB         0
#define SAND_HAL_FE_PE_MEMD_ACC_DATA1_OFFSET     0x0cdcU  /* Used for DMA. Not user configurable. */
#ifndef SAND_HAL_FE_PE_MEMD_ACC_DATA1_NO_TEST_MASK
#define SAND_HAL_FE_PE_MEMD_ACC_DATA1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_MEMD_ACC_DATA1_MASK       0xffffffffU
#define SAND_HAL_FE_PE_MEMD_ACC_DATA1_MSB        31
#define SAND_HAL_FE_PE_MEMD_ACC_DATA1_LSB        0
#define SAND_HAL_FE_PE_IPKT_CNT0_OFFSET          0x0ce0U  /* pkte Internal SRAM packet counter. */
#ifndef SAND_HAL_FE_PE_IPKT_CNT0_NO_TEST_MASK
#define SAND_HAL_FE_PE_IPKT_CNT0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_IPKT_CNT0_MASK            0xffffffffU
#define SAND_HAL_FE_PE_IPKT_CNT0_MSB             31
#define SAND_HAL_FE_PE_IPKT_CNT0_LSB             0
#define SAND_HAL_FE_PE_IPKT_CNT1_OFFSET          0x0ce4U  /* pkte Internal SRAM packet counter. */
#ifndef SAND_HAL_FE_PE_IPKT_CNT1_NO_TEST_MASK
#define SAND_HAL_FE_PE_IPKT_CNT1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_IPKT_CNT1_MASK            0xffffffffU
#define SAND_HAL_FE_PE_IPKT_CNT1_MSB             31
#define SAND_HAL_FE_PE_IPKT_CNT1_LSB             0
#define SAND_HAL_FE_PE_IPKT_CNT2_OFFSET          0x0ce8U  /* pkte Internal SRAM packet counter. */
#ifndef SAND_HAL_FE_PE_IPKT_CNT2_NO_TEST_MASK
#define SAND_HAL_FE_PE_IPKT_CNT2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_IPKT_CNT2_MASK            0xffffffffU
#define SAND_HAL_FE_PE_IPKT_CNT2_MSB             31
#define SAND_HAL_FE_PE_IPKT_CNT2_LSB             0
#define SAND_HAL_FE_PE_IPKT_CNT3_OFFSET          0x0cecU  /* pkte Internal SRAM packet counter. */
#ifndef SAND_HAL_FE_PE_IPKT_CNT3_NO_TEST_MASK
#define SAND_HAL_FE_PE_IPKT_CNT3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_IPKT_CNT3_MASK            0xffffffffU
#define SAND_HAL_FE_PE_IPKT_CNT3_MSB             31
#define SAND_HAL_FE_PE_IPKT_CNT3_LSB             0
#define SAND_HAL_FE_PE_IBYTE_CNT0_OFFSET         0x0d10U  /* pkte Internal SRAM byte counter. */
#ifndef SAND_HAL_FE_PE_IBYTE_CNT0_NO_TEST_MASK
#define SAND_HAL_FE_PE_IBYTE_CNT0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_IBYTE_CNT0_MASK           0xffffffffU
#define SAND_HAL_FE_PE_IBYTE_CNT0_MSB            31
#define SAND_HAL_FE_PE_IBYTE_CNT0_LSB            0
#define SAND_HAL_FE_PE_IBYTE_CNT1_OFFSET         0x0d14U  /* pkte Internal SRAM byte counter. */
#ifndef SAND_HAL_FE_PE_IBYTE_CNT1_NO_TEST_MASK
#define SAND_HAL_FE_PE_IBYTE_CNT1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_IBYTE_CNT1_MASK           0xffffffffU
#define SAND_HAL_FE_PE_IBYTE_CNT1_MSB            31
#define SAND_HAL_FE_PE_IBYTE_CNT1_LSB            0
#define SAND_HAL_FE_PE_IBYTE_CNT2_OFFSET         0x0d18U  /* pkte Internal SRAM byte counter. */
#ifndef SAND_HAL_FE_PE_IBYTE_CNT2_NO_TEST_MASK
#define SAND_HAL_FE_PE_IBYTE_CNT2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_IBYTE_CNT2_MASK           0xffffffffU
#define SAND_HAL_FE_PE_IBYTE_CNT2_MSB            31
#define SAND_HAL_FE_PE_IBYTE_CNT2_LSB            0
#define SAND_HAL_FE_PE_IBYTE_CNT3_OFFSET         0x0d1cU  /* pkte Internal SRAM byte counter. */
#ifndef SAND_HAL_FE_PE_IBYTE_CNT3_NO_TEST_MASK
#define SAND_HAL_FE_PE_IBYTE_CNT3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PE_IBYTE_CNT3_MASK           0xffffffffU
#define SAND_HAL_FE_PE_IBYTE_CNT3_MSB            31
#define SAND_HAL_FE_PE_IBYTE_CNT3_LSB            0
#define SAND_HAL_FE_PP_CONFIG_OFFSET             0x0f00U
#ifndef SAND_HAL_FE_PP_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_PP_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PP_CONFIG_MASK               0xffffffffU
#define SAND_HAL_FE_PP_CONFIG_MSB                31
#define SAND_HAL_FE_PP_CONFIG_LSB                0
#define SAND_HAL_FE_PP_CONFIG_ACC_CTL_OFFSET     0x0f04U  /* Control register used to initiate read/write requests from/to internal PKTP_CONFIG memory in pktp.
                                                         * 
                                                         * --- The location within the memory is selected with the policer_id field.
                                                         * 
                                                         * --- If a write access, the data register is written to the write value.
                                                         * 
                                                         * --- A request is generated by writing the req to 0b1.
                                                         * 
                                                         * --- The ack bit is monitored. When the ack is set, the operation is complete. If a read operation was performed, the data registers has valid data.
                                                         * 
                                                         * --- The ack is written to a 0b1 to acknowledge the transaction.
                                                         * 
                                                         * 
                                                         * 
                                                         * Example Write: 
                                                         * 
                                                         * *** Fill in example here
                                                         * 
                                                         * 
                                                         * 
                                                         * Example Read: 
                                                         * 
                                                         * *** Fill in example here */
#ifndef SAND_HAL_FE_PP_CONFIG_ACC_CTL_NO_TEST_MASK
#define SAND_HAL_FE_PP_CONFIG_ACC_CTL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PP_CONFIG_ACC_CTL_MASK       0xffffffffU
#define SAND_HAL_FE_PP_CONFIG_ACC_CTL_MSB        31
#define SAND_HAL_FE_PP_CONFIG_ACC_CTL_LSB        0
#define SAND_HAL_FE_PP_CONFIG_DATA0_OFFSET       0x0f08U  /* Data register for accessing pktc memories. */
#ifndef SAND_HAL_FE_PP_CONFIG_DATA0_NO_TEST_MASK
#define SAND_HAL_FE_PP_CONFIG_DATA0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PP_CONFIG_DATA0_MASK         0xffffffffU
#define SAND_HAL_FE_PP_CONFIG_DATA0_MSB          31
#define SAND_HAL_FE_PP_CONFIG_DATA0_LSB          0
#define SAND_HAL_FE_PP_CONFIG_DATA1_OFFSET       0x0f0cU  /* Data register for accessing pktp memories. */
#ifndef SAND_HAL_FE_PP_CONFIG_DATA1_NO_TEST_MASK
#define SAND_HAL_FE_PP_CONFIG_DATA1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PP_CONFIG_DATA1_MASK         0xffffffffU
#define SAND_HAL_FE_PP_CONFIG_DATA1_MSB          31
#define SAND_HAL_FE_PP_CONFIG_DATA1_LSB          0
#define SAND_HAL_FE_PP_CONFIG_DATA2_OFFSET       0x0f10U  /* Data register for accessing pktp memories. See pktp section for field details */
#ifndef SAND_HAL_FE_PP_CONFIG_DATA2_NO_TEST_MASK
#define SAND_HAL_FE_PP_CONFIG_DATA2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PP_CONFIG_DATA2_MASK         0xffffffffU
#define SAND_HAL_FE_PP_CONFIG_DATA2_MSB          31
#define SAND_HAL_FE_PP_CONFIG_DATA2_LSB          0
#define SAND_HAL_FE_PP_METER_ACC_CTL_OFFSET      0x0f14U  /* Control register used to initiate read/write requests from/to internal PKT_METER memory in the pktp.
                                                         * 
                                                         * --- The location within the memory is selected with the policer_id field.
                                                         * 
                                                         * --- If a write access, the data register is written to the write value.
                                                         * 
                                                         * --- A request is generated by writing the req to 0b1.
                                                         * 
                                                         * --- The ack bit is monitored. When the ack is set, the operation is complete. If a read operation was performed, the data register has valid data.
                                                         * 
                                                         * --- The ack is written to a 0b1 to acknowledge the transaction.
                                                         * 
                                                         * 
                                                         * 
                                                         * Example Write: 
                                                         * 
                                                         * *** Fill in example here
                                                         * 
                                                         * 
                                                         * 
                                                         * Example Read: 
                                                         * 
                                                         * *** Fill in example here */
#ifndef SAND_HAL_FE_PP_METER_ACC_CTL_NO_TEST_MASK
#define SAND_HAL_FE_PP_METER_ACC_CTL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PP_METER_ACC_CTL_MASK        0xffffffffU
#define SAND_HAL_FE_PP_METER_ACC_CTL_MSB         31
#define SAND_HAL_FE_PP_METER_ACC_CTL_LSB         0
#define SAND_HAL_FE_PP_METER_DATA0_OFFSET        0x0f18U  /* Data register for accessing pktp memories. See pktp section */
#ifndef SAND_HAL_FE_PP_METER_DATA0_NO_TEST_MASK
#define SAND_HAL_FE_PP_METER_DATA0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PP_METER_DATA0_MASK          0xffffffffU
#define SAND_HAL_FE_PP_METER_DATA0_MSB           31
#define SAND_HAL_FE_PP_METER_DATA0_LSB           0
#define SAND_HAL_FE_PP_METER_DATA1_OFFSET        0x0f1cU  /* Data register for accessing pktp memories. See pktp section */
#ifndef SAND_HAL_FE_PP_METER_DATA1_NO_TEST_MASK
#define SAND_HAL_FE_PP_METER_DATA1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PP_METER_DATA1_MASK          0xffffffffU
#define SAND_HAL_FE_PP_METER_DATA1_MSB           31
#define SAND_HAL_FE_PP_METER_DATA1_LSB           0
#define SAND_HAL_FE_PP_CNT_ACC_CTL_OFFSET        0x0f20U  /* Control register used to initiate read/write requests from/to internal PKTP_COUNTER memory in the pktp.
                                                         * 
                                                         * --- The location within the memory is selected with ctr_addr. Each counter group has nine counters. ctr_addr=group*9+counter.
                                                         * 
                                                         * --- If a write access, the data register is written to the write value.
                                                         * 
                                                         * --- A request is generated by writing the req to 0b1.
                                                         * 
                                                         * --- The ack bit is monitored. When the ack is set, the operation is complete. If a read operation was performed, the data register has valid data.
                                                         * 
                                                         * --- The ack is written to a 0b1 to acknowledge the transaction.
                                                         * 
                                                         * 
                                                         * 
                                                         * Example Write: 
                                                         * 
                                                         * *** Fill in example here
                                                         * 
                                                         * 
                                                         * 
                                                         * Example Read: 
                                                         * 
                                                         * *** Fill in example here */
#ifndef SAND_HAL_FE_PP_CNT_ACC_CTL_NO_TEST_MASK
#define SAND_HAL_FE_PP_CNT_ACC_CTL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PP_CNT_ACC_CTL_MASK          0xffffffffU
#define SAND_HAL_FE_PP_CNT_ACC_CTL_MSB           31
#define SAND_HAL_FE_PP_CNT_ACC_CTL_LSB           0
#define SAND_HAL_FE_PP_CTR_DATA0_OFFSET          0x0f24U  /* Byte counter for cntr_addr */
#ifndef SAND_HAL_FE_PP_CTR_DATA0_NO_TEST_MASK
#define SAND_HAL_FE_PP_CTR_DATA0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PP_CTR_DATA0_MASK            0xffffffffU
#define SAND_HAL_FE_PP_CTR_DATA0_MSB             31
#define SAND_HAL_FE_PP_CTR_DATA0_LSB             0
#define SAND_HAL_FE_PP_CTR_DATA1_OFFSET          0x0f28U  /* Byte counter for cntr_addr. */
#ifndef SAND_HAL_FE_PP_CTR_DATA1_NO_TEST_MASK
#define SAND_HAL_FE_PP_CTR_DATA1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PP_CTR_DATA1_MASK            0xffffffffU
#define SAND_HAL_FE_PP_CTR_DATA1_MSB             31
#define SAND_HAL_FE_PP_CTR_DATA1_LSB             0
#define SAND_HAL_FE_PF_CONFIG_OFFSET             0x1000U  /* The stream mapping register is used to map instruction memories to streams. With the streamN_enable bit clear, the stream is fed NOP instructions. Setting of the enable bit is synchronized to the first instruction. The streamN_imem fields indicates from which instruction memory a particular stream will get its instructions. Note that multiple streams can obtain their instructions from a single memory. Note that an instruction memory cannot be updated if it is attached to a stream any attempt to do so will be filtered by the hardware. All enables are 0b1 active, 0b0 inactive. */
#ifndef SAND_HAL_FE_PF_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_PF_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_CONFIG_MASK               0xffffffffU
#define SAND_HAL_FE_PF_CONFIG_MSB                31
#define SAND_HAL_FE_PF_CONFIG_LSB                0
#define SAND_HAL_FE_PF_STATUS_ERR_OFFSET         0x1004U  /* Pktf status register. */
#ifndef SAND_HAL_FE_PF_STATUS_ERR_NO_TEST_MASK
#define SAND_HAL_FE_PF_STATUS_ERR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_STATUS_ERR_MASK           0xffffffffU
#define SAND_HAL_FE_PF_STATUS_ERR_MSB            31
#define SAND_HAL_FE_PF_STATUS_ERR_LSB            0
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_OFFSET    0x1008U  /* Enable events recorded in pf_status_err to generate interrupts. */
#ifndef SAND_HAL_FE_PF_STATUS_ERR_MASK_NO_TEST_MASK
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MASK      0xffffffffU
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MSB       31
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_LSB       0
#define SAND_HAL_FE_PF_MEM_CNT_OFFSET            0x100cU  /* Count of parity errors on external memory from PKTF. */
#ifndef SAND_HAL_FE_PF_MEM_CNT_NO_TEST_MASK
#define SAND_HAL_FE_PF_MEM_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_MEM_CNT_MASK              0xffffffffU
#define SAND_HAL_FE_PF_MEM_CNT_MSB               31
#define SAND_HAL_FE_PF_MEM_CNT_LSB               0
#define SAND_HAL_FE_PF_MEMA_ACC_CTL0_OFFSET      0x1010U  /* Control register used to initiate read/write requests from/to internal memories in the pktf.
                                                         * 
                                                         * --- The location within the memory is selected with the pf_mema_addr0 field in addition to the read/write field.
                                                         * 
                                                         * --- If a write access, the data register is written to the write value.
                                                         * 
                                                         * --- A request is generated by writing the req to 0b1.
                                                         * 
                                                         * --- The ack bit is monitored. When the ack is set, the operation is complete. If a read operation was performed, the data register has valid data.
                                                         * 
                                                         * --- The ack is written to a 0b1 to acknowledge the transaction.
                                                         * 
                                                         * 
                                                         * 
                                                         * Example Write: 
                                                         * 
                                                         * *** Fill in example here
                                                         * 
                                                         * 
                                                         * 
                                                         * Example Read: 
                                                         * 
                                                         * *** Fill in example here */
#ifndef SAND_HAL_FE_PF_MEMA_ACC_CTL0_NO_TEST_MASK
#define SAND_HAL_FE_PF_MEMA_ACC_CTL0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_MEMA_ACC_CTL0_MASK        0xffffffffU
#define SAND_HAL_FE_PF_MEMA_ACC_CTL0_MSB         31
#define SAND_HAL_FE_PF_MEMA_ACC_CTL0_LSB         0
#define SAND_HAL_FE_PF_MEMA_ACC_DATA0_OFFSET     0x1014U  /* Data register for accessing pkte memories. */
#ifndef SAND_HAL_FE_PF_MEMA_ACC_DATA0_NO_TEST_MASK
#define SAND_HAL_FE_PF_MEMA_ACC_DATA0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_MEMA_ACC_DATA0_MASK       0xffffffffU
#define SAND_HAL_FE_PF_MEMA_ACC_DATA0_MSB        31
#define SAND_HAL_FE_PF_MEMA_ACC_DATA0_LSB        0
#define SAND_HAL_FE_PF_MEMB_ACC_CTL0_OFFSET      0x1018U  /* Control register used to initiate read/write requests from/to internal memories in the pktf.
                                                         * 
                                                         * --- The location within the memory is selected with the pf_memb_addr0 field in addition to the read/write field.
                                                         * 
                                                         * --- If a write access, the data register is written to the write value.
                                                         * 
                                                         * --- A request is generated by writing the req to 0b1.
                                                         * 
                                                         * --- The ack bit is monitored. When the ack is set, the operation is complete. If a read operation was performed, the data register has valid data.
                                                         * 
                                                         * --- The ack is written to a 0b1 to acknowledge the transaction.
                                                         * 
                                                         * 
                                                         * 
                                                         * Example Write: 
                                                         * 
                                                         * *** Fill in example here
                                                         * 
                                                         * 
                                                         * 
                                                         * Example Read: 
                                                         * 
                                                         * *** Fill in example here */
#ifndef SAND_HAL_FE_PF_MEMB_ACC_CTL0_NO_TEST_MASK
#define SAND_HAL_FE_PF_MEMB_ACC_CTL0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_MEMB_ACC_CTL0_MASK        0xffffffffU
#define SAND_HAL_FE_PF_MEMB_ACC_CTL0_MSB         31
#define SAND_HAL_FE_PF_MEMB_ACC_CTL0_LSB         0
#define SAND_HAL_FE_PF_MEMB_ACC_DATA0_OFFSET     0x101cU  /* Data register for accessing pkte memories. */
#ifndef SAND_HAL_FE_PF_MEMB_ACC_DATA0_NO_TEST_MASK
#define SAND_HAL_FE_PF_MEMB_ACC_DATA0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_MEMB_ACC_DATA0_MASK       0xffffffffU
#define SAND_HAL_FE_PF_MEMB_ACC_DATA0_MSB        31
#define SAND_HAL_FE_PF_MEMB_ACC_DATA0_LSB        0
#define SAND_HAL_FE_PF_IMEM_ACC_CTL_OFFSET       0x1020U  /* Control register used to initiate read/write requests from/to internal memories in the pktf.
                                                         * 
                                                         * --- The location within the memory is selected with the pf_imem_addr field in addition to the read/write field.
                                                         * 
                                                         * --- If a write access, the data register is written to the write value.
                                                         * 
                                                         * --- A request is generated by writing the req to 0b1.
                                                         * 
                                                         * --- The ack bit is monitored. When the ack is set, the operation is complete. If a read operation was performed, the data register has valid data.
                                                         * 
                                                         * --- The ack is written to a 0b1 to acknowledge the transaction.
                                                         * 
                                                         * 
                                                         * 
                                                         * Example Write: 
                                                         * 
                                                         * *** Fill in example here
                                                         * 
                                                         * 
                                                         * 
                                                         * Example Read: 
                                                         * 
                                                         * *** Fill in example here */
#ifndef SAND_HAL_FE_PF_IMEM_ACC_CTL_NO_TEST_MASK
#define SAND_HAL_FE_PF_IMEM_ACC_CTL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_IMEM_ACC_CTL_MASK         0xffffffffU
#define SAND_HAL_FE_PF_IMEM_ACC_CTL_MSB          31
#define SAND_HAL_FE_PF_IMEM_ACC_CTL_LSB          0
#define SAND_HAL_FE_PF_IMEM_ACC_DATA0_OFFSET     0x1024U  /* Data register for accessing pkte memories. */
#ifndef SAND_HAL_FE_PF_IMEM_ACC_DATA0_NO_TEST_MASK
#define SAND_HAL_FE_PF_IMEM_ACC_DATA0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_IMEM_ACC_DATA0_MASK       0xffffffffU
#define SAND_HAL_FE_PF_IMEM_ACC_DATA0_MSB        31
#define SAND_HAL_FE_PF_IMEM_ACC_DATA0_LSB        0
#define SAND_HAL_FE_PF_IMEM_ACC_DATA1_OFFSET     0x1028U  /* Data register for accessing pkte memories. */
#ifndef SAND_HAL_FE_PF_IMEM_ACC_DATA1_NO_TEST_MASK
#define SAND_HAL_FE_PF_IMEM_ACC_DATA1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_IMEM_ACC_DATA1_MASK       0xffffffffU
#define SAND_HAL_FE_PF_IMEM_ACC_DATA1_MSB        31
#define SAND_HAL_FE_PF_IMEM_ACC_DATA1_LSB        0
#define SAND_HAL_FE_PF_PAR_ADDRA_OFFSET          0x102cU  /* Physical address of the last parity error that occured on bank A. */
#ifndef SAND_HAL_FE_PF_PAR_ADDRA_NO_TEST_MASK
#define SAND_HAL_FE_PF_PAR_ADDRA_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_PAR_ADDRA_MASK            0xffffffffU
#define SAND_HAL_FE_PF_PAR_ADDRA_MSB             31
#define SAND_HAL_FE_PF_PAR_ADDRA_LSB             0
#define SAND_HAL_FE_PF_PAR_DATAA_OFFSET          0x1030U  /* Invalid data reterived from last parity error on bank A */
#ifndef SAND_HAL_FE_PF_PAR_DATAA_NO_TEST_MASK
#define SAND_HAL_FE_PF_PAR_DATAA_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_PAR_DATAA_MASK            0xffffffffU
#define SAND_HAL_FE_PF_PAR_DATAA_MSB             31
#define SAND_HAL_FE_PF_PAR_DATAA_LSB             0
#define SAND_HAL_FE_PF_PAR_ADDRB_OFFSET          0x1034U  /* Physical address of the last parity error that occured on bank B. */
#ifndef SAND_HAL_FE_PF_PAR_ADDRB_NO_TEST_MASK
#define SAND_HAL_FE_PF_PAR_ADDRB_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_PAR_ADDRB_MASK            0xffffffffU
#define SAND_HAL_FE_PF_PAR_ADDRB_MSB             31
#define SAND_HAL_FE_PF_PAR_ADDRB_LSB             0
#define SAND_HAL_FE_PF_PAR_DATAB_OFFSET          0x1038U  /* Invalid data reterived from last parity error on bank B. */
#ifndef SAND_HAL_FE_PF_PAR_DATAB_NO_TEST_MASK
#define SAND_HAL_FE_PF_PAR_DATAB_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_PAR_DATAB_MASK            0xffffffffU
#define SAND_HAL_FE_PF_PAR_DATAB_MSB             31
#define SAND_HAL_FE_PF_PAR_DATAB_LSB             0
#define SAND_HAL_FE_PF_MAX_PHY_ADDRA_OFFSET      0x103cU  /* Maximum Physical Address for the external SRAM on bank A. */
#ifndef SAND_HAL_FE_PF_MAX_PHY_ADDRA_NO_TEST_MASK
#define SAND_HAL_FE_PF_MAX_PHY_ADDRA_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_MAX_PHY_ADDRA_MASK        0xffffffffU
#define SAND_HAL_FE_PF_MAX_PHY_ADDRA_MSB         31
#define SAND_HAL_FE_PF_MAX_PHY_ADDRA_LSB         0
#define SAND_HAL_FE_PF_MAX_PHY_ADDRB_OFFSET      0x1040U  /* Maximum Physical Address for the external SRAM on bank B. */
#ifndef SAND_HAL_FE_PF_MAX_PHY_ADDRB_NO_TEST_MASK
#define SAND_HAL_FE_PF_MAX_PHY_ADDRB_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_MAX_PHY_ADDRB_MASK        0xffffffffU
#define SAND_HAL_FE_PF_MAX_PHY_ADDRB_MSB         31
#define SAND_HAL_FE_PF_MAX_PHY_ADDRB_LSB         0
#define SAND_HAL_FE_PF_INTMEM_ACC_CTL_OFFSET     0x1044U  /* Control register used to initiate read/write requests from/to internal memories in the pktf.
                                                         * 
                                                         * --- The location within the memory is selected with the pf_intmem_addr field in addition to the read/write field.
                                                         * 
                                                         * --- If a write access, the data register is written to the write value.
                                                         * 
                                                         * --- A request is generated by writing the req to 0b1.
                                                         * 
                                                         * --- The ack bit is monitored. When the ack is set, the operation is complete. If a read operation was performed, the data register has valid data.
                                                         * 
                                                         * --- The ack is written to a 0b1 to acknowledge the transaction.
                                                         * 
                                                         * 
                                                         * 
                                                         * Example Write: 
                                                         * 
                                                         * *** Fill in example here
                                                         * 
                                                         * 
                                                         * 
                                                         * Example Read: 
                                                         * 
                                                         * *** Fill in example here */
#ifndef SAND_HAL_FE_PF_INTMEM_ACC_CTL_NO_TEST_MASK
#define SAND_HAL_FE_PF_INTMEM_ACC_CTL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_INTMEM_ACC_CTL_MASK       0xffffffffU
#define SAND_HAL_FE_PF_INTMEM_ACC_CTL_MSB        31
#define SAND_HAL_FE_PF_INTMEM_ACC_CTL_LSB        0
#define SAND_HAL_FE_PF_INTMEM_ACC_DATA_OFFSET    0x1048U  /* Data register for accessing pktf internal memory. */
#ifndef SAND_HAL_FE_PF_INTMEM_ACC_DATA_NO_TEST_MASK
#define SAND_HAL_FE_PF_INTMEM_ACC_DATA_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_INTMEM_ACC_DATA_MASK      0xffffffffU
#define SAND_HAL_FE_PF_INTMEM_ACC_DATA_MSB       31
#define SAND_HAL_FE_PF_INTMEM_ACC_DATA_LSB       0
#define SAND_HAL_FE_PF_PORT0_SCHED0_OFFSET       0x1050U  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to external SRAM A. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - nop, 0b10-read, 0b01-write, 0b11-memadd. */
#ifndef SAND_HAL_FE_PF_PORT0_SCHED0_NO_TEST_MASK
#define SAND_HAL_FE_PF_PORT0_SCHED0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_PORT0_SCHED0_MASK         0xffffffffU
#define SAND_HAL_FE_PF_PORT0_SCHED0_MSB          31
#define SAND_HAL_FE_PF_PORT0_SCHED0_LSB          0
#define SAND_HAL_FE_PF_PORT0_SCHED1_OFFSET       0x1054U  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to external SRAM A. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - nop, 0b10-read, 0b01-write, 0b11-memadd. */
#ifndef SAND_HAL_FE_PF_PORT0_SCHED1_NO_TEST_MASK
#define SAND_HAL_FE_PF_PORT0_SCHED1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_PORT0_SCHED1_MASK         0xffffffffU
#define SAND_HAL_FE_PF_PORT0_SCHED1_MSB          31
#define SAND_HAL_FE_PF_PORT0_SCHED1_LSB          0
#define SAND_HAL_FE_PF_PORT0_SCHED2_OFFSET       0x1058U  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to external SRAM A. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - nop, 0b10-read, 0b01-write, 0b11-memadd. */
#ifndef SAND_HAL_FE_PF_PORT0_SCHED2_NO_TEST_MASK
#define SAND_HAL_FE_PF_PORT0_SCHED2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_PORT0_SCHED2_MASK         0xffffffffU
#define SAND_HAL_FE_PF_PORT0_SCHED2_MSB          31
#define SAND_HAL_FE_PF_PORT0_SCHED2_LSB          0
#define SAND_HAL_FE_PF_PORT0_SCHED3_OFFSET       0x105cU  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to external SRAM A. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - nop, 0b10-read, 0b01-write, 0b11-memadd. */
#ifndef SAND_HAL_FE_PF_PORT0_SCHED3_NO_TEST_MASK
#define SAND_HAL_FE_PF_PORT0_SCHED3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_PORT0_SCHED3_MASK         0xffffffffU
#define SAND_HAL_FE_PF_PORT0_SCHED3_MSB          31
#define SAND_HAL_FE_PF_PORT0_SCHED3_LSB          0
#define SAND_HAL_FE_PF_PORT0_SCHED4_OFFSET       0x1060U  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to external SRAM A. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - nop, 0b10-read, 0b01-write, 0b11-memadd. */
#ifndef SAND_HAL_FE_PF_PORT0_SCHED4_NO_TEST_MASK
#define SAND_HAL_FE_PF_PORT0_SCHED4_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_PORT0_SCHED4_MASK         0xffffffffU
#define SAND_HAL_FE_PF_PORT0_SCHED4_MSB          31
#define SAND_HAL_FE_PF_PORT0_SCHED4_LSB          0
#define SAND_HAL_FE_PF_PORT0_SCHED5_OFFSET       0x1064U  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to external SRAM A. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - nop, 0b10-read, 0b01-write, 0b11-memadd. */
#ifndef SAND_HAL_FE_PF_PORT0_SCHED5_NO_TEST_MASK
#define SAND_HAL_FE_PF_PORT0_SCHED5_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_PORT0_SCHED5_MASK         0xffffffffU
#define SAND_HAL_FE_PF_PORT0_SCHED5_MSB          31
#define SAND_HAL_FE_PF_PORT0_SCHED5_LSB          0
#define SAND_HAL_FE_PF_PORT0_SCHED6_OFFSET       0x1068U  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to external SRAM A. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - nop, 0b10-read, 0b01-write, 0b11-memadd. */
#ifndef SAND_HAL_FE_PF_PORT0_SCHED6_NO_TEST_MASK
#define SAND_HAL_FE_PF_PORT0_SCHED6_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_PORT0_SCHED6_MASK         0xffffffffU
#define SAND_HAL_FE_PF_PORT0_SCHED6_MSB          31
#define SAND_HAL_FE_PF_PORT0_SCHED6_LSB          0
#define SAND_HAL_FE_PF_PORT0_SCHED7_OFFSET       0x106cU  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to external SRAM A. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - nop, 0b10-read, 0b01-write, 0b11-memadd. */
#ifndef SAND_HAL_FE_PF_PORT0_SCHED7_NO_TEST_MASK
#define SAND_HAL_FE_PF_PORT0_SCHED7_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_PORT0_SCHED7_MASK         0xffffffffU
#define SAND_HAL_FE_PF_PORT0_SCHED7_MSB          31
#define SAND_HAL_FE_PF_PORT0_SCHED7_LSB          0
#define SAND_HAL_FE_PF_PORT1_SCHED0_OFFSET       0x1070U  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to external SRAM B. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - nop, 0b10-read, 0b01-write, 0b11-memadd */
#ifndef SAND_HAL_FE_PF_PORT1_SCHED0_NO_TEST_MASK
#define SAND_HAL_FE_PF_PORT1_SCHED0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_PORT1_SCHED0_MASK         0xffffffffU
#define SAND_HAL_FE_PF_PORT1_SCHED0_MSB          31
#define SAND_HAL_FE_PF_PORT1_SCHED0_LSB          0
#define SAND_HAL_FE_PF_PORT1_SCHED1_OFFSET       0x1074U  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to external SRAM B. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - nop, 0b10-read, 0b01-write, 0b11-memadd */
#ifndef SAND_HAL_FE_PF_PORT1_SCHED1_NO_TEST_MASK
#define SAND_HAL_FE_PF_PORT1_SCHED1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_PORT1_SCHED1_MASK         0xffffffffU
#define SAND_HAL_FE_PF_PORT1_SCHED1_MSB          31
#define SAND_HAL_FE_PF_PORT1_SCHED1_LSB          0
#define SAND_HAL_FE_PF_PORT1_SCHED2_OFFSET       0x1078U  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to external SRAM B. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - nop, 0b10-read, 0b01-write, 0b11-memadd */
#ifndef SAND_HAL_FE_PF_PORT1_SCHED2_NO_TEST_MASK
#define SAND_HAL_FE_PF_PORT1_SCHED2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_PORT1_SCHED2_MASK         0xffffffffU
#define SAND_HAL_FE_PF_PORT1_SCHED2_MSB          31
#define SAND_HAL_FE_PF_PORT1_SCHED2_LSB          0
#define SAND_HAL_FE_PF_PORT1_SCHED3_OFFSET       0x107cU  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to external SRAM B. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - nop, 0b10-read, 0b01-write, 0b11-memadd */
#ifndef SAND_HAL_FE_PF_PORT1_SCHED3_NO_TEST_MASK
#define SAND_HAL_FE_PF_PORT1_SCHED3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_PORT1_SCHED3_MASK         0xffffffffU
#define SAND_HAL_FE_PF_PORT1_SCHED3_MSB          31
#define SAND_HAL_FE_PF_PORT1_SCHED3_LSB          0
#define SAND_HAL_FE_PF_PORT1_SCHED4_OFFSET       0x1080U  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to external SRAM B. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - nop, 0b10-read, 0b01-write, 0b11-memadd */
#ifndef SAND_HAL_FE_PF_PORT1_SCHED4_NO_TEST_MASK
#define SAND_HAL_FE_PF_PORT1_SCHED4_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_PORT1_SCHED4_MASK         0xffffffffU
#define SAND_HAL_FE_PF_PORT1_SCHED4_MSB          31
#define SAND_HAL_FE_PF_PORT1_SCHED4_LSB          0
#define SAND_HAL_FE_PF_PORT1_SCHED5_OFFSET       0x1084U  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to external SRAM B. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - nop, 0b10-read, 0b01-write, 0b11-memadd */
#ifndef SAND_HAL_FE_PF_PORT1_SCHED5_NO_TEST_MASK
#define SAND_HAL_FE_PF_PORT1_SCHED5_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_PORT1_SCHED5_MASK         0xffffffffU
#define SAND_HAL_FE_PF_PORT1_SCHED5_MSB          31
#define SAND_HAL_FE_PF_PORT1_SCHED5_LSB          0
#define SAND_HAL_FE_PF_PORT1_SCHED6_OFFSET       0x1088U  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to external SRAM B. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - nop, 0b10-read, 0b01-write, 0b11-memadd */
#ifndef SAND_HAL_FE_PF_PORT1_SCHED6_NO_TEST_MASK
#define SAND_HAL_FE_PF_PORT1_SCHED6_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_PORT1_SCHED6_MASK         0xffffffffU
#define SAND_HAL_FE_PF_PORT1_SCHED6_MSB          31
#define SAND_HAL_FE_PF_PORT1_SCHED6_LSB          0
#define SAND_HAL_FE_PF_PORT1_SCHED7_OFFSET       0x108cU  /* The schedule registers describe the schedule of the resource attached to the corresponding port of the lrp. Port 0 is attached to external SRAM B. The schedule needs to be described in order to enable the SRAM interface to opportunistically piggy-back PCI accesses to the memory amongst the lrp accesses. All scheduling is with respect to PE0. Cmd codes: 0b00 - nop, 0b10-read, 0b01-write, 0b11-memadd */
#ifndef SAND_HAL_FE_PF_PORT1_SCHED7_NO_TEST_MASK
#define SAND_HAL_FE_PF_PORT1_SCHED7_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_PORT1_SCHED7_MASK         0xffffffffU
#define SAND_HAL_FE_PF_PORT1_SCHED7_MSB          31
#define SAND_HAL_FE_PF_PORT1_SCHED7_LSB          0
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_OFFSET      0x10d0U  /* Used for dma. Not user configurable. */
#ifndef SAND_HAL_FE_PF_MEMA_ACC_CTL1_NO_TEST_MASK
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_MASK        0xffffffffU
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_MSB         31
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_LSB         0
#define SAND_HAL_FE_PF_MEMA_ACC_DATA1_OFFSET     0x10d4U  /* Data register for accessing pkte memories. */
#ifndef SAND_HAL_FE_PF_MEMA_ACC_DATA1_NO_TEST_MASK
#define SAND_HAL_FE_PF_MEMA_ACC_DATA1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_MEMA_ACC_DATA1_MASK       0xffffffffU
#define SAND_HAL_FE_PF_MEMA_ACC_DATA1_MSB        31
#define SAND_HAL_FE_PF_MEMA_ACC_DATA1_LSB        0
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_OFFSET      0x10d8U  /* Used for dma. Not user configurable. */
#ifndef SAND_HAL_FE_PF_MEMB_ACC_CT1L_NO_TEST_MASK
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_MASK        0xffffffffU
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_MSB         31
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_LSB         0
#define SAND_HAL_FE_PF_MEMB_ACC_DATA1_OFFSET     0x10dcU  /* Used for dma. Not user configurable. */
#ifndef SAND_HAL_FE_PF_MEMB_ACC_DATA1_NO_TEST_MASK
#define SAND_HAL_FE_PF_MEMB_ACC_DATA1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_MEMB_ACC_DATA1_MASK       0xffffffffU
#define SAND_HAL_FE_PF_MEMB_ACC_DATA1_MSB        31
#define SAND_HAL_FE_PF_MEMB_ACC_DATA1_LSB        0
#define SAND_HAL_FE_PF_IPKT_CNT0_OFFSET          0x10e0U  /* pkte internal sram packet counter */
#ifndef SAND_HAL_FE_PF_IPKT_CNT0_NO_TEST_MASK
#define SAND_HAL_FE_PF_IPKT_CNT0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_IPKT_CNT0_MASK            0xffffffffU
#define SAND_HAL_FE_PF_IPKT_CNT0_MSB             31
#define SAND_HAL_FE_PF_IPKT_CNT0_LSB             0
#define SAND_HAL_FE_PF_IPKT_CNT1_OFFSET          0x10e4U  /* pkte internal sram packet counter */
#ifndef SAND_HAL_FE_PF_IPKT_CNT1_NO_TEST_MASK
#define SAND_HAL_FE_PF_IPKT_CNT1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_IPKT_CNT1_MASK            0xffffffffU
#define SAND_HAL_FE_PF_IPKT_CNT1_MSB             31
#define SAND_HAL_FE_PF_IPKT_CNT1_LSB             0
#define SAND_HAL_FE_PF_IPKT_CNT2_OFFSET          0x10e8U  /* pkte internal sram packet counter */
#ifndef SAND_HAL_FE_PF_IPKT_CNT2_NO_TEST_MASK
#define SAND_HAL_FE_PF_IPKT_CNT2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_IPKT_CNT2_MASK            0xffffffffU
#define SAND_HAL_FE_PF_IPKT_CNT2_MSB             31
#define SAND_HAL_FE_PF_IPKT_CNT2_LSB             0
#define SAND_HAL_FE_PF_IPKT_CNT3_OFFSET          0x10ecU  /* pkte internal sram packet counter */
#ifndef SAND_HAL_FE_PF_IPKT_CNT3_NO_TEST_MASK
#define SAND_HAL_FE_PF_IPKT_CNT3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_IPKT_CNT3_MASK            0xffffffffU
#define SAND_HAL_FE_PF_IPKT_CNT3_MSB             31
#define SAND_HAL_FE_PF_IPKT_CNT3_LSB             0
#define SAND_HAL_FE_PF_IBYTE_CNT0_OFFSET         0x1110U  /* pkte internal SRAM packet counter. */
#ifndef SAND_HAL_FE_PF_IBYTE_CNT0_NO_TEST_MASK
#define SAND_HAL_FE_PF_IBYTE_CNT0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_IBYTE_CNT0_MASK           0xffffffffU
#define SAND_HAL_FE_PF_IBYTE_CNT0_MSB            31
#define SAND_HAL_FE_PF_IBYTE_CNT0_LSB            0
#define SAND_HAL_FE_PF_IBYTE_CNT1_OFFSET         0x1114U  /* pkte internal SRAM packet counter. */
#ifndef SAND_HAL_FE_PF_IBYTE_CNT1_NO_TEST_MASK
#define SAND_HAL_FE_PF_IBYTE_CNT1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_IBYTE_CNT1_MASK           0xffffffffU
#define SAND_HAL_FE_PF_IBYTE_CNT1_MSB            31
#define SAND_HAL_FE_PF_IBYTE_CNT1_LSB            0
#define SAND_HAL_FE_PF_IBYTE_CNT2_OFFSET         0x1118U  /* pkte internal SRAM packet counter. */
#ifndef SAND_HAL_FE_PF_IBYTE_CNT2_NO_TEST_MASK
#define SAND_HAL_FE_PF_IBYTE_CNT2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_IBYTE_CNT2_MASK           0xffffffffU
#define SAND_HAL_FE_PF_IBYTE_CNT2_MSB            31
#define SAND_HAL_FE_PF_IBYTE_CNT2_LSB            0
#define SAND_HAL_FE_PF_IBYTE_CNT3_OFFSET         0x111cU  /* pkte internal SRAM packet counter. */
#ifndef SAND_HAL_FE_PF_IBYTE_CNT3_NO_TEST_MASK
#define SAND_HAL_FE_PF_IBYTE_CNT3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_PF_IBYTE_CNT3_MASK           0xffffffffU
#define SAND_HAL_FE_PF_IBYTE_CNT3_MSB            31
#define SAND_HAL_FE_PF_IBYTE_CNT3_LSB            0
#define SAND_HAL_FE_DM_CONFIG_OFFSET             0x1400U  /* Configuration register for DM module. */
#ifndef SAND_HAL_FE_DM_CONFIG_NO_TEST_MASK
#define SAND_HAL_FE_DM_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_DM_CONFIG_MASK               0xffffffffU
#define SAND_HAL_FE_DM_CONFIG_MSB                31
#define SAND_HAL_FE_DM_CONFIG_LSB                0
#define SAND_HAL_FE_DM_DROP_FRM_CNT_OFFSET       0x1404U  /* Frame drop counter */
#ifndef SAND_HAL_FE_DM_DROP_FRM_CNT_NO_TEST_MASK
#define SAND_HAL_FE_DM_DROP_FRM_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_DM_DROP_FRM_CNT_MASK         0xffffffffU
#define SAND_HAL_FE_DM_DROP_FRM_CNT_MSB          31
#define SAND_HAL_FE_DM_DROP_FRM_CNT_LSB          0
#define SAND_HAL_FE_DM_MIRROR1_OFFSET            0x1408U  /* Configuration register for input port mirroring. */
#ifndef SAND_HAL_FE_DM_MIRROR1_NO_TEST_MASK
#define SAND_HAL_FE_DM_MIRROR1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_DM_MIRROR1_MASK              0xffffffffU
#define SAND_HAL_FE_DM_MIRROR1_MSB               31
#define SAND_HAL_FE_DM_MIRROR1_LSB               0
#define SAND_HAL_FE_DM_MIRROR2_OFFSET            0x140cU  /* Configuration register for input port mirroring. */
#ifndef SAND_HAL_FE_DM_MIRROR2_NO_TEST_MASK
#define SAND_HAL_FE_DM_MIRROR2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_DM_MIRROR2_MASK              0xffffffffU
#define SAND_HAL_FE_DM_MIRROR2_MSB               31
#define SAND_HAL_FE_DM_MIRROR2_LSB               0
#define SAND_HAL_FE_SR_CONFIG1_OFFSET            0x2000U  /* Configuration register for SPI4 - Details Provided Later */
#ifndef SAND_HAL_FE_SR_CONFIG1_NO_TEST_MASK
#define SAND_HAL_FE_SR_CONFIG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_CONFIG1_MASK              0xffffffffU
#define SAND_HAL_FE_SR_CONFIG1_MSB               31
#define SAND_HAL_FE_SR_CONFIG1_LSB               0
#define SAND_HAL_FE_SR_CONFIG2_OFFSET            0x2004U  /* Configuration register for SPI4 - Details Provided Later */
#ifndef SAND_HAL_FE_SR_CONFIG2_NO_TEST_MASK
#define SAND_HAL_FE_SR_CONFIG2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_CONFIG2_MASK              0xffffffffU
#define SAND_HAL_FE_SR_CONFIG2_MSB               31
#define SAND_HAL_FE_SR_CONFIG2_LSB               0
#define SAND_HAL_FE_SR_CONFIG3_OFFSET            0x2008U  /* Configuration register for SPI4 */
#ifndef SAND_HAL_FE_SR_CONFIG3_NO_TEST_MASK
#define SAND_HAL_FE_SR_CONFIG3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_CONFIG3_MASK              0xffffffffU
#define SAND_HAL_FE_SR_CONFIG3_MSB               31
#define SAND_HAL_FE_SR_CONFIG3_LSB               0
#define SAND_HAL_FE_SR_CONFIG4_OFFSET            0x200cU  /* Configuration register for SPI4 */
#ifndef SAND_HAL_FE_SR_CONFIG4_NO_TEST_MASK
#define SAND_HAL_FE_SR_CONFIG4_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_CONFIG4_MASK              0xffffffffU
#define SAND_HAL_FE_SR_CONFIG4_MSB               31
#define SAND_HAL_FE_SR_CONFIG4_LSB               0
#define SAND_HAL_FE_SR_CONFIG5_OFFSET            0x2010U  /* Configuration register for SPI4 */
#ifndef SAND_HAL_FE_SR_CONFIG5_NO_TEST_MASK
#define SAND_HAL_FE_SR_CONFIG5_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_CONFIG5_MASK              0xffffffffU
#define SAND_HAL_FE_SR_CONFIG5_MSB               31
#define SAND_HAL_FE_SR_CONFIG5_LSB               0
#define SAND_HAL_FE_SR_P0_FRM_SIZE_OFFSET        0x2014U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_FE_SR_P0_FRM_SIZE_NO_TEST_MASK
#define SAND_HAL_FE_SR_P0_FRM_SIZE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P0_FRM_SIZE_MASK          0xffffffffU
#define SAND_HAL_FE_SR_P0_FRM_SIZE_MSB           31
#define SAND_HAL_FE_SR_P0_FRM_SIZE_LSB           0
#define SAND_HAL_FE_SR_P1_FRM_SIZE_OFFSET        0x2018U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_FE_SR_P1_FRM_SIZE_NO_TEST_MASK
#define SAND_HAL_FE_SR_P1_FRM_SIZE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P1_FRM_SIZE_MASK          0xffffffffU
#define SAND_HAL_FE_SR_P1_FRM_SIZE_MSB           31
#define SAND_HAL_FE_SR_P1_FRM_SIZE_LSB           0
#define SAND_HAL_FE_SR_P2_FRM_SIZE_OFFSET        0x201cU  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_FE_SR_P2_FRM_SIZE_NO_TEST_MASK
#define SAND_HAL_FE_SR_P2_FRM_SIZE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P2_FRM_SIZE_MASK          0xffffffffU
#define SAND_HAL_FE_SR_P2_FRM_SIZE_MSB           31
#define SAND_HAL_FE_SR_P2_FRM_SIZE_LSB           0
#define SAND_HAL_FE_SR_P3_FRM_SIZE_OFFSET        0x2020U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_FE_SR_P3_FRM_SIZE_NO_TEST_MASK
#define SAND_HAL_FE_SR_P3_FRM_SIZE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P3_FRM_SIZE_MASK          0xffffffffU
#define SAND_HAL_FE_SR_P3_FRM_SIZE_MSB           31
#define SAND_HAL_FE_SR_P3_FRM_SIZE_LSB           0
#define SAND_HAL_FE_SR_P4_FRM_SIZE_OFFSET        0x2024U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_FE_SR_P4_FRM_SIZE_NO_TEST_MASK
#define SAND_HAL_FE_SR_P4_FRM_SIZE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P4_FRM_SIZE_MASK          0xffffffffU
#define SAND_HAL_FE_SR_P4_FRM_SIZE_MSB           31
#define SAND_HAL_FE_SR_P4_FRM_SIZE_LSB           0
#define SAND_HAL_FE_SR_P5_FRM_SIZE_OFFSET        0x2028U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_FE_SR_P5_FRM_SIZE_NO_TEST_MASK
#define SAND_HAL_FE_SR_P5_FRM_SIZE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P5_FRM_SIZE_MASK          0xffffffffU
#define SAND_HAL_FE_SR_P5_FRM_SIZE_MSB           31
#define SAND_HAL_FE_SR_P5_FRM_SIZE_LSB           0
#define SAND_HAL_FE_SR_P6_FRM_SIZE_OFFSET        0x202cU  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_FE_SR_P6_FRM_SIZE_NO_TEST_MASK
#define SAND_HAL_FE_SR_P6_FRM_SIZE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P6_FRM_SIZE_MASK          0xffffffffU
#define SAND_HAL_FE_SR_P6_FRM_SIZE_MSB           31
#define SAND_HAL_FE_SR_P6_FRM_SIZE_LSB           0
#define SAND_HAL_FE_SR_P7_FRM_SIZE_OFFSET        0x2030U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_FE_SR_P7_FRM_SIZE_NO_TEST_MASK
#define SAND_HAL_FE_SR_P7_FRM_SIZE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P7_FRM_SIZE_MASK          0xffffffffU
#define SAND_HAL_FE_SR_P7_FRM_SIZE_MSB           31
#define SAND_HAL_FE_SR_P7_FRM_SIZE_LSB           0
#define SAND_HAL_FE_SR_P8_FRM_SIZE_OFFSET        0x2034U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_FE_SR_P8_FRM_SIZE_NO_TEST_MASK
#define SAND_HAL_FE_SR_P8_FRM_SIZE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P8_FRM_SIZE_MASK          0xffffffffU
#define SAND_HAL_FE_SR_P8_FRM_SIZE_MSB           31
#define SAND_HAL_FE_SR_P8_FRM_SIZE_LSB           0
#define SAND_HAL_FE_SR_P9_FRM_SIZE_OFFSET        0x2038U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_FE_SR_P9_FRM_SIZE_NO_TEST_MASK
#define SAND_HAL_FE_SR_P9_FRM_SIZE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P9_FRM_SIZE_MASK          0xffffffffU
#define SAND_HAL_FE_SR_P9_FRM_SIZE_MSB           31
#define SAND_HAL_FE_SR_P9_FRM_SIZE_LSB           0
#define SAND_HAL_FE_SR_P10_FRM_SIZE_OFFSET       0x203cU  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_FE_SR_P10_FRM_SIZE_NO_TEST_MASK
#define SAND_HAL_FE_SR_P10_FRM_SIZE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P10_FRM_SIZE_MASK         0xffffffffU
#define SAND_HAL_FE_SR_P10_FRM_SIZE_MSB          31
#define SAND_HAL_FE_SR_P10_FRM_SIZE_LSB          0
#define SAND_HAL_FE_SR_P11_FRM_SIZE_OFFSET       0x2040U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_FE_SR_P11_FRM_SIZE_NO_TEST_MASK
#define SAND_HAL_FE_SR_P11_FRM_SIZE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P11_FRM_SIZE_MASK         0xffffffffU
#define SAND_HAL_FE_SR_P11_FRM_SIZE_MSB          31
#define SAND_HAL_FE_SR_P11_FRM_SIZE_LSB          0
#define SAND_HAL_FE_SR_P12_FRM_SIZE_OFFSET       0x2044U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_FE_SR_P12_FRM_SIZE_NO_TEST_MASK
#define SAND_HAL_FE_SR_P12_FRM_SIZE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P12_FRM_SIZE_MASK         0xffffffffU
#define SAND_HAL_FE_SR_P12_FRM_SIZE_MSB          31
#define SAND_HAL_FE_SR_P12_FRM_SIZE_LSB          0
#define SAND_HAL_FE_SR_P13_FRM_SIZE_OFFSET       0x2048U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_FE_SR_P13_FRM_SIZE_NO_TEST_MASK
#define SAND_HAL_FE_SR_P13_FRM_SIZE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P13_FRM_SIZE_MASK         0xffffffffU
#define SAND_HAL_FE_SR_P13_FRM_SIZE_MSB          31
#define SAND_HAL_FE_SR_P13_FRM_SIZE_LSB          0
#define SAND_HAL_FE_SR_P14_FRM_SIZE_OFFSET       0x204cU  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_FE_SR_P14_FRM_SIZE_NO_TEST_MASK
#define SAND_HAL_FE_SR_P14_FRM_SIZE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P14_FRM_SIZE_MASK         0xffffffffU
#define SAND_HAL_FE_SR_P14_FRM_SIZE_MSB          31
#define SAND_HAL_FE_SR_P14_FRM_SIZE_LSB          0
#define SAND_HAL_FE_SR_P15_FRM_SIZE_OFFSET       0x2050U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_FE_SR_P15_FRM_SIZE_NO_TEST_MASK
#define SAND_HAL_FE_SR_P15_FRM_SIZE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P15_FRM_SIZE_MASK         0xffffffffU
#define SAND_HAL_FE_SR_P15_FRM_SIZE_MSB          31
#define SAND_HAL_FE_SR_P15_FRM_SIZE_LSB          0
#define SAND_HAL_FE_SR_ERROR1_OFFSET             0x2054U  /* SPI4 Receive Error */
#ifndef SAND_HAL_FE_SR_ERROR1_NO_TEST_MASK
#define SAND_HAL_FE_SR_ERROR1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_ERROR1_MASK               0xffffffffU
#define SAND_HAL_FE_SR_ERROR1_MSB                31
#define SAND_HAL_FE_SR_ERROR1_LSB                0
#define SAND_HAL_FE_SR_ERROR1_MASK_OFFSET        0x2058U  /* SPI4 Receive Error Mask Register */
#ifndef SAND_HAL_FE_SR_ERROR1_MASK_NO_TEST_MASK
#define SAND_HAL_FE_SR_ERROR1_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_ERROR1_MASK_MASK          0xffffffffU
#define SAND_HAL_FE_SR_ERROR1_MASK_MSB           31
#define SAND_HAL_FE_SR_ERROR1_MASK_LSB           0
#define SAND_HAL_FE_SR_STATUS_OFFSET             0x205cU  /* SPI4 Receive Status register */
#ifndef SAND_HAL_FE_SR_STATUS_NO_TEST_MASK
#define SAND_HAL_FE_SR_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_STATUS_MASK               0xffffffffU
#define SAND_HAL_FE_SR_STATUS_MSB                31
#define SAND_HAL_FE_SR_STATUS_LSB                0
#define SAND_HAL_FE_SR_P0_RX_PKT_CNT_OFFSET      0x2060U  /* SPI4 Receive Packet Counter (per port) */
#ifndef SAND_HAL_FE_SR_P0_RX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_FE_SR_P0_RX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P0_RX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_FE_SR_P0_RX_PKT_CNT_MSB         31
#define SAND_HAL_FE_SR_P0_RX_PKT_CNT_LSB         0
#define SAND_HAL_FE_SR_P1_RX_PKT_CNT_OFFSET      0x2064U  /* SPI4 Receive Packet Counter (per port) */
#ifndef SAND_HAL_FE_SR_P1_RX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_FE_SR_P1_RX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P1_RX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_FE_SR_P1_RX_PKT_CNT_MSB         31
#define SAND_HAL_FE_SR_P1_RX_PKT_CNT_LSB         0
#define SAND_HAL_FE_SR_P2_RX_PKT_CNT_OFFSET      0x2068U  /* SPI4 Receive Packet Counter (per port) */
#ifndef SAND_HAL_FE_SR_P2_RX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_FE_SR_P2_RX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P2_RX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_FE_SR_P2_RX_PKT_CNT_MSB         31
#define SAND_HAL_FE_SR_P2_RX_PKT_CNT_LSB         0
#define SAND_HAL_FE_SR_P3_RX_PKT_CNT_OFFSET      0x206cU  /* SPI4 Receive Packet Counter (per port) */
#ifndef SAND_HAL_FE_SR_P3_RX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_FE_SR_P3_RX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P3_RX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_FE_SR_P3_RX_PKT_CNT_MSB         31
#define SAND_HAL_FE_SR_P3_RX_PKT_CNT_LSB         0
#define SAND_HAL_FE_SR_P4_RX_PKT_CNT_OFFSET      0x2070U  /* SPI4 Receive Packet Counter (per port) */
#ifndef SAND_HAL_FE_SR_P4_RX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_FE_SR_P4_RX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P4_RX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_FE_SR_P4_RX_PKT_CNT_MSB         31
#define SAND_HAL_FE_SR_P4_RX_PKT_CNT_LSB         0
#define SAND_HAL_FE_SR_P5_RX_PKT_CNT_OFFSET      0x2074U  /* SPI4 Receive Packet Counter (per port) */
#ifndef SAND_HAL_FE_SR_P5_RX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_FE_SR_P5_RX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P5_RX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_FE_SR_P5_RX_PKT_CNT_MSB         31
#define SAND_HAL_FE_SR_P5_RX_PKT_CNT_LSB         0
#define SAND_HAL_FE_SR_P6_RX_PKT_CNT_OFFSET      0x2078U  /* SPI4 Receive Packet Counter (per port) */
#ifndef SAND_HAL_FE_SR_P6_RX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_FE_SR_P6_RX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P6_RX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_FE_SR_P6_RX_PKT_CNT_MSB         31
#define SAND_HAL_FE_SR_P6_RX_PKT_CNT_LSB         0
#define SAND_HAL_FE_SR_P7_RX_PKT_CNT_OFFSET      0x207cU  /* SPI4 Receive Packet Counter (per port) */
#ifndef SAND_HAL_FE_SR_P7_RX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_FE_SR_P7_RX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P7_RX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_FE_SR_P7_RX_PKT_CNT_MSB         31
#define SAND_HAL_FE_SR_P7_RX_PKT_CNT_LSB         0
#define SAND_HAL_FE_SR_P8_RX_PKT_CNT_OFFSET      0x2080U  /* SPI4 Receive Packet Counter (per port) */
#ifndef SAND_HAL_FE_SR_P8_RX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_FE_SR_P8_RX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P8_RX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_FE_SR_P8_RX_PKT_CNT_MSB         31
#define SAND_HAL_FE_SR_P8_RX_PKT_CNT_LSB         0
#define SAND_HAL_FE_SR_P9_RX_PKT_CNT_OFFSET      0x2084U  /* SPI4 Receive Packet Counter (per port) */
#ifndef SAND_HAL_FE_SR_P9_RX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_FE_SR_P9_RX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P9_RX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_FE_SR_P9_RX_PKT_CNT_MSB         31
#define SAND_HAL_FE_SR_P9_RX_PKT_CNT_LSB         0
#define SAND_HAL_FE_SR_P10_RX_PKT_CNT_OFFSET     0x2088U  /* SPI4 Receive Packet Counter (per port) */
#ifndef SAND_HAL_FE_SR_P10_RX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_FE_SR_P10_RX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P10_RX_PKT_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_SR_P10_RX_PKT_CNT_MSB        31
#define SAND_HAL_FE_SR_P10_RX_PKT_CNT_LSB        0
#define SAND_HAL_FE_SR_P11_RX_PKT_CNT_OFFSET     0x208cU  /* SPI4 Receive Packet Counter (per port) */
#ifndef SAND_HAL_FE_SR_P11_RX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_FE_SR_P11_RX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P11_RX_PKT_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_SR_P11_RX_PKT_CNT_MSB        31
#define SAND_HAL_FE_SR_P11_RX_PKT_CNT_LSB        0
#define SAND_HAL_FE_SR_P12_RX_PKT_CNT_OFFSET     0x2090U  /* SPI4 Receive Packet Counter (per port) */
#ifndef SAND_HAL_FE_SR_P12_RX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_FE_SR_P12_RX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P12_RX_PKT_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_SR_P12_RX_PKT_CNT_MSB        31
#define SAND_HAL_FE_SR_P12_RX_PKT_CNT_LSB        0
#define SAND_HAL_FE_SR_P13_RX_PKT_CNT_OFFSET     0x2094U  /* SPI4 Receive Packet Counter (per port) */
#ifndef SAND_HAL_FE_SR_P13_RX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_FE_SR_P13_RX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P13_RX_PKT_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_SR_P13_RX_PKT_CNT_MSB        31
#define SAND_HAL_FE_SR_P13_RX_PKT_CNT_LSB        0
#define SAND_HAL_FE_SR_P14_RX_PKT_CNT_OFFSET     0x2098U  /* SPI4 Receive Packet Counter (per port) */
#ifndef SAND_HAL_FE_SR_P14_RX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_FE_SR_P14_RX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P14_RX_PKT_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_SR_P14_RX_PKT_CNT_MSB        31
#define SAND_HAL_FE_SR_P14_RX_PKT_CNT_LSB        0
#define SAND_HAL_FE_SR_P15_RX_PKT_CNT_OFFSET     0x209cU  /* SPI4 Receive Packet Counter (per port) */
#ifndef SAND_HAL_FE_SR_P15_RX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_FE_SR_P15_RX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P15_RX_PKT_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_SR_P15_RX_PKT_CNT_MSB        31
#define SAND_HAL_FE_SR_P15_RX_PKT_CNT_LSB        0
#define SAND_HAL_FE_SR_P0_RX_BYTE_CNT_OFFSET     0x20a0U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_FE_SR_P0_RX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_FE_SR_P0_RX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P0_RX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_SR_P0_RX_BYTE_CNT_MSB        31
#define SAND_HAL_FE_SR_P0_RX_BYTE_CNT_LSB        0
#define SAND_HAL_FE_SR_P1_RX_BYTE_CNT_OFFSET     0x20a4U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_FE_SR_P1_RX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_FE_SR_P1_RX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P1_RX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_SR_P1_RX_BYTE_CNT_MSB        31
#define SAND_HAL_FE_SR_P1_RX_BYTE_CNT_LSB        0
#define SAND_HAL_FE_SR_P2_RX_BYTE_CNT_OFFSET     0x20a8U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_FE_SR_P2_RX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_FE_SR_P2_RX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P2_RX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_SR_P2_RX_BYTE_CNT_MSB        31
#define SAND_HAL_FE_SR_P2_RX_BYTE_CNT_LSB        0
#define SAND_HAL_FE_SR_P3_RX_BYTE_CNT_OFFSET     0x20acU  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_FE_SR_P3_RX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_FE_SR_P3_RX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P3_RX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_SR_P3_RX_BYTE_CNT_MSB        31
#define SAND_HAL_FE_SR_P3_RX_BYTE_CNT_LSB        0
#define SAND_HAL_FE_SR_P4_RX_BYTE_CNT_OFFSET     0x20b0U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_FE_SR_P4_RX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_FE_SR_P4_RX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P4_RX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_SR_P4_RX_BYTE_CNT_MSB        31
#define SAND_HAL_FE_SR_P4_RX_BYTE_CNT_LSB        0
#define SAND_HAL_FE_SR_P5_RX_BYTE_CNT_OFFSET     0x20b4U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_FE_SR_P5_RX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_FE_SR_P5_RX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P5_RX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_SR_P5_RX_BYTE_CNT_MSB        31
#define SAND_HAL_FE_SR_P5_RX_BYTE_CNT_LSB        0
#define SAND_HAL_FE_SR_P6_RX_BYTE_CNT_OFFSET     0x20b8U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_FE_SR_P6_RX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_FE_SR_P6_RX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P6_RX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_SR_P6_RX_BYTE_CNT_MSB        31
#define SAND_HAL_FE_SR_P6_RX_BYTE_CNT_LSB        0
#define SAND_HAL_FE_SR_P7_RX_BYTE_CNT_OFFSET     0x20bcU  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_FE_SR_P7_RX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_FE_SR_P7_RX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P7_RX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_SR_P7_RX_BYTE_CNT_MSB        31
#define SAND_HAL_FE_SR_P7_RX_BYTE_CNT_LSB        0
#define SAND_HAL_FE_SR_P8_RX_BYTE_CNT_OFFSET     0x20c0U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_FE_SR_P8_RX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_FE_SR_P8_RX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P8_RX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_SR_P8_RX_BYTE_CNT_MSB        31
#define SAND_HAL_FE_SR_P8_RX_BYTE_CNT_LSB        0
#define SAND_HAL_FE_SR_P9_RX_BYTE_CNT_OFFSET     0x20c4U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_FE_SR_P9_RX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_FE_SR_P9_RX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P9_RX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_SR_P9_RX_BYTE_CNT_MSB        31
#define SAND_HAL_FE_SR_P9_RX_BYTE_CNT_LSB        0
#define SAND_HAL_FE_SR_P10_RX_BYTE_CNT_OFFSET    0x20c8U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_FE_SR_P10_RX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_FE_SR_P10_RX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P10_RX_BYTE_CNT_MASK      0xffffffffU
#define SAND_HAL_FE_SR_P10_RX_BYTE_CNT_MSB       31
#define SAND_HAL_FE_SR_P10_RX_BYTE_CNT_LSB       0
#define SAND_HAL_FE_SR_P11_RX_BYTE_CNT_OFFSET    0x20ccU  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_FE_SR_P11_RX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_FE_SR_P11_RX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P11_RX_BYTE_CNT_MASK      0xffffffffU
#define SAND_HAL_FE_SR_P11_RX_BYTE_CNT_MSB       31
#define SAND_HAL_FE_SR_P11_RX_BYTE_CNT_LSB       0
#define SAND_HAL_FE_SR_P12_RX_BYTE_CNT_OFFSET    0x20d0U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_FE_SR_P12_RX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_FE_SR_P12_RX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P12_RX_BYTE_CNT_MASK      0xffffffffU
#define SAND_HAL_FE_SR_P12_RX_BYTE_CNT_MSB       31
#define SAND_HAL_FE_SR_P12_RX_BYTE_CNT_LSB       0
#define SAND_HAL_FE_SR_P13_RX_BYTE_CNT_OFFSET    0x20d4U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_FE_SR_P13_RX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_FE_SR_P13_RX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P13_RX_BYTE_CNT_MASK      0xffffffffU
#define SAND_HAL_FE_SR_P13_RX_BYTE_CNT_MSB       31
#define SAND_HAL_FE_SR_P13_RX_BYTE_CNT_LSB       0
#define SAND_HAL_FE_SR_P14_RX_BYTE_CNT_OFFSET    0x20d8U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_FE_SR_P14_RX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_FE_SR_P14_RX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P14_RX_BYTE_CNT_MASK      0xffffffffU
#define SAND_HAL_FE_SR_P14_RX_BYTE_CNT_MSB       31
#define SAND_HAL_FE_SR_P14_RX_BYTE_CNT_LSB       0
#define SAND_HAL_FE_SR_P15_RX_BYTE_CNT_OFFSET    0x20dcU  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_FE_SR_P15_RX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_FE_SR_P15_RX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_P15_RX_BYTE_CNT_MASK      0xffffffffU
#define SAND_HAL_FE_SR_P15_RX_BYTE_CNT_MSB       31
#define SAND_HAL_FE_SR_P15_RX_BYTE_CNT_LSB       0
#define SAND_HAL_FE_SR_RX_TEST_PKT_CNT_OFFSET    0x20e0U  /* SPI4 Receive Test Count Register
                                                         * 
                                                         * Enabled via sr_config1 register, rx_enb_test bit. */
#ifndef SAND_HAL_FE_SR_RX_TEST_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_FE_SR_RX_TEST_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_RX_TEST_PKT_CNT_MASK      0xffffffffU
#define SAND_HAL_FE_SR_RX_TEST_PKT_CNT_MSB       31
#define SAND_HAL_FE_SR_RX_TEST_PKT_CNT_LSB       0
#define SAND_HAL_FE_SR_RX_TEST_BYTE_CNT_OFFSET   0x20e4U  /* SPI4 Receive Test Count Register
                                                         * 
                                                         * Enabled via sr_config1 register, rx_enb_test bit. */
#ifndef SAND_HAL_FE_SR_RX_TEST_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_FE_SR_RX_TEST_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_RX_TEST_BYTE_CNT_MASK     0xffffffffU
#define SAND_HAL_FE_SR_RX_TEST_BYTE_CNT_MSB      31
#define SAND_HAL_FE_SR_RX_TEST_BYTE_CNT_LSB      0
#define SAND_HAL_FE_SR_RX_TEST_HDR1_OFFSET       0x20e8U  /* Route Header of Test Packet
                                                         * 
                                                         * Enabled via spir_config1 register, rx_enb_test bit. If enabled and the 'T' bit is set in the Route header, the header is captured. */
#ifndef SAND_HAL_FE_SR_RX_TEST_HDR1_NO_TEST_MASK
#define SAND_HAL_FE_SR_RX_TEST_HDR1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_RX_TEST_HDR1_MASK         0xffffffffU
#define SAND_HAL_FE_SR_RX_TEST_HDR1_MSB          31
#define SAND_HAL_FE_SR_RX_TEST_HDR1_LSB          0
#define SAND_HAL_FE_SR_RX_TEST_HDR2_OFFSET       0x20ecU  /* Route Header of Test Packet
                                                         * 
                                                         * Enabled via sr_config1 register, rx_enb_test bit. If enabled and the 'T' bit is set in the Route header, the header is captured. */
#ifndef SAND_HAL_FE_SR_RX_TEST_HDR2_NO_TEST_MASK
#define SAND_HAL_FE_SR_RX_TEST_HDR2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_RX_TEST_HDR2_MASK         0xffffffffU
#define SAND_HAL_FE_SR_RX_TEST_HDR2_MSB          31
#define SAND_HAL_FE_SR_RX_TEST_HDR2_LSB          0
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_OFFSET       0x20f0U  /* FIFO Read Control register used to initiate read requests from FIFO. Used to examine unaligned data from Parallel Controller if bit alignment being done manually.
                                                         * 
                                                         * -No address register. Logic increments read pointer after each read request.  
                                                         * 
                                                         * - Data read from SR_FIFO_RD_DATA[4:0] registers.
                                                         * 
                                                         * 
                                                         * 
                                                         * Read example:
                                                         * 
                                                         * --------------   --------------------------     ---------
                                                         * 
                                                         * Operation    Address                      Data
                                                         * 
                                                         * --------------   --------------------------      ---------
                                                         * 
                                                         * Write            FIFO_RD_CTRL        0x2
                                                         * 
                                                         * Read            FIFO_RD_CTRL       (Expect 0x6)
                                                         * 
                                                         * Write            FIFO_RD_CTRL        0x4 */
#ifndef SAND_HAL_FE_SR_FIFO_RD_CTRL_NO_TEST_MASK
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_MASK         0xffffffffU
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_MSB          31
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_LSB          0
#define SAND_HAL_FE_SR_FIFO_RD_DATA0_OFFSET      0x20f4U  /* Data register for reading from the FIFO for debug purposes. */
#ifndef SAND_HAL_FE_SR_FIFO_RD_DATA0_NO_TEST_MASK
#define SAND_HAL_FE_SR_FIFO_RD_DATA0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_FIFO_RD_DATA0_MASK        0xffffffffU
#define SAND_HAL_FE_SR_FIFO_RD_DATA0_MSB         31
#define SAND_HAL_FE_SR_FIFO_RD_DATA0_LSB         0
#define SAND_HAL_FE_SR_FIFO_RD_DATA1_OFFSET      0x20f8U  /* Data register for reading from the FIFO for debug purposes. */
#ifndef SAND_HAL_FE_SR_FIFO_RD_DATA1_NO_TEST_MASK
#define SAND_HAL_FE_SR_FIFO_RD_DATA1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_FIFO_RD_DATA1_MASK        0xffffffffU
#define SAND_HAL_FE_SR_FIFO_RD_DATA1_MSB         31
#define SAND_HAL_FE_SR_FIFO_RD_DATA1_LSB         0
#define SAND_HAL_FE_SR_FIFO_RD_DATA2_OFFSET      0x20fcU  /* Data register for reading from the FIFO for debug purposes. */
#ifndef SAND_HAL_FE_SR_FIFO_RD_DATA2_NO_TEST_MASK
#define SAND_HAL_FE_SR_FIFO_RD_DATA2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_FIFO_RD_DATA2_MASK        0xffffffffU
#define SAND_HAL_FE_SR_FIFO_RD_DATA2_MSB         31
#define SAND_HAL_FE_SR_FIFO_RD_DATA2_LSB         0
#define SAND_HAL_FE_SR_FIFO_RD_DATA3_OFFSET      0x2100U  /* Data register for reading from the FIFO for debug purposes. */
#ifndef SAND_HAL_FE_SR_FIFO_RD_DATA3_NO_TEST_MASK
#define SAND_HAL_FE_SR_FIFO_RD_DATA3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_FIFO_RD_DATA3_MASK        0xffffffffU
#define SAND_HAL_FE_SR_FIFO_RD_DATA3_MSB         31
#define SAND_HAL_FE_SR_FIFO_RD_DATA3_LSB         0
#define SAND_HAL_FE_SR_FIFO_RD_DATA4_OFFSET      0x2104U  /* Data register for reading from the FIFO for debug purposes. */
#ifndef SAND_HAL_FE_SR_FIFO_RD_DATA4_NO_TEST_MASK
#define SAND_HAL_FE_SR_FIFO_RD_DATA4_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_FIFO_RD_DATA4_MASK        0xffffffffU
#define SAND_HAL_FE_SR_FIFO_RD_DATA4_MSB         31
#define SAND_HAL_FE_SR_FIFO_RD_DATA4_LSB         0
#define SAND_HAL_FE_SR_PC_DEBUG_OFFSET           0x2108U  /* Debug register for Parallel Controller */
#ifndef SAND_HAL_FE_SR_PC_DEBUG_NO_TEST_MASK
#define SAND_HAL_FE_SR_PC_DEBUG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_PC_DEBUG_MASK             0xffffffffU
#define SAND_HAL_FE_SR_PC_DEBUG_MSB              31
#define SAND_HAL_FE_SR_PC_DEBUG_LSB              0
#define SAND_HAL_FE_SR_PC_ALIGN1_OFFSET          0x210cU  /* Debug register for Parallel Controller. Used to read the setting on all of bit aligners after alignment. */
#ifndef SAND_HAL_FE_SR_PC_ALIGN1_NO_TEST_MASK
#define SAND_HAL_FE_SR_PC_ALIGN1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_PC_ALIGN1_MASK            0xffffffffU
#define SAND_HAL_FE_SR_PC_ALIGN1_MSB             31
#define SAND_HAL_FE_SR_PC_ALIGN1_LSB             0
#define SAND_HAL_FE_SR_PC_ALIGN2_OFFSET          0x2110U  /* Debug register for Parallel Controller. Used to read the setting on all of bit aligners after alignment. */
#ifndef SAND_HAL_FE_SR_PC_ALIGN2_NO_TEST_MASK
#define SAND_HAL_FE_SR_PC_ALIGN2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_PC_ALIGN2_MASK            0xffffffffU
#define SAND_HAL_FE_SR_PC_ALIGN2_MSB             31
#define SAND_HAL_FE_SR_PC_ALIGN2_LSB             0
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_OFFSET      0x2114U  /* Debug register for Parallel Controller. Used to set the mux select value for all of the bit aligners if doing manual alignment. */
#ifndef SAND_HAL_FE_SR_PC_MAN_ALIGN1_NO_TEST_MASK
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MASK        0xffffffffU
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MSB         31
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_LSB         0
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_OFFSET      0x2118U  /* Debug register for Parallel Controller. Used to read the setting on all of bit aligners after alignment. */
#ifndef SAND_HAL_FE_SR_PC_MAN_ALIGN2_NO_TEST_MASK
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MASK        0xffffffffU
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MSB         31
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_LSB         0
#define SAND_HAL_FE_SR_RX_HPHY_TST_PAT_OFFSET    0x211cU  /* HyperPHY Test Pattern control for MFG Test. */
#ifndef SAND_HAL_FE_SR_RX_HPHY_TST_PAT_NO_TEST_MASK
#define SAND_HAL_FE_SR_RX_HPHY_TST_PAT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_RX_HPHY_TST_PAT_MASK      0xffffffffU
#define SAND_HAL_FE_SR_RX_HPHY_TST_PAT_MSB       31
#define SAND_HAL_FE_SR_RX_HPHY_TST_PAT_LSB       0
#define SAND_HAL_FE_SR_TX_HPHY_TST_PAT_OFFSET    0x2120U  /* HyperPHY Test Pattern control for MFG Test. */
#ifndef SAND_HAL_FE_SR_TX_HPHY_TST_PAT_NO_TEST_MASK
#define SAND_HAL_FE_SR_TX_HPHY_TST_PAT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_TX_HPHY_TST_PAT_MASK      0xffffffffU
#define SAND_HAL_FE_SR_TX_HPHY_TST_PAT_MSB       31
#define SAND_HAL_FE_SR_TX_HPHY_TST_PAT_LSB       0
#define SAND_HAL_FE_SR_HPHY_CTL1_OFFSET          0x2124U  /* HyperPHY Control for MFG Test. */
#ifndef SAND_HAL_FE_SR_HPHY_CTL1_NO_TEST_MASK
#define SAND_HAL_FE_SR_HPHY_CTL1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_HPHY_CTL1_MASK            0xffffffffU
#define SAND_HAL_FE_SR_HPHY_CTL1_MSB             31
#define SAND_HAL_FE_SR_HPHY_CTL1_LSB             0
#define SAND_HAL_FE_SR_HPHY_CTL2_OFFSET          0x2128U  /* HyperPHY Control for MFG Test. */
#ifndef SAND_HAL_FE_SR_HPHY_CTL2_NO_TEST_MASK
#define SAND_HAL_FE_SR_HPHY_CTL2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_HPHY_CTL2_MASK            0xffffffffU
#define SAND_HAL_FE_SR_HPHY_CTL2_MSB             31
#define SAND_HAL_FE_SR_HPHY_CTL2_LSB             0
#define SAND_HAL_FE_SR_HPHY_CTL3_OFFSET          0x212cU  /* HyperPHY Control for MFG Test. */
#ifndef SAND_HAL_FE_SR_HPHY_CTL3_NO_TEST_MASK
#define SAND_HAL_FE_SR_HPHY_CTL3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_HPHY_CTL3_MASK            0xffffffffU
#define SAND_HAL_FE_SR_HPHY_CTL3_MSB             31
#define SAND_HAL_FE_SR_HPHY_CTL3_LSB             0
#define SAND_HAL_FE_SR_HPHY_CTL4_OFFSET          0x2130U  /* HyperPHY Control for MFG Test. */
#ifndef SAND_HAL_FE_SR_HPHY_CTL4_NO_TEST_MASK
#define SAND_HAL_FE_SR_HPHY_CTL4_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_HPHY_CTL4_MASK            0xffffffffU
#define SAND_HAL_FE_SR_HPHY_CTL4_MSB             31
#define SAND_HAL_FE_SR_HPHY_CTL4_LSB             0
#define SAND_HAL_FE_SR_HPHY_CTL5_OFFSET          0x2134U  /* HyperPHY Control for MFG Test. */
#ifndef SAND_HAL_FE_SR_HPHY_CTL5_NO_TEST_MASK
#define SAND_HAL_FE_SR_HPHY_CTL5_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_HPHY_CTL5_MASK            0xffffffffU
#define SAND_HAL_FE_SR_HPHY_CTL5_MSB             31
#define SAND_HAL_FE_SR_HPHY_CTL5_LSB             0
#define SAND_HAL_FE_SR_HPHY_CTL6_OFFSET          0x2138U  /* HyperPHY Control for MFG Test. */
#ifndef SAND_HAL_FE_SR_HPHY_CTL6_NO_TEST_MASK
#define SAND_HAL_FE_SR_HPHY_CTL6_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_HPHY_CTL6_MASK            0xffffffffU
#define SAND_HAL_FE_SR_HPHY_CTL6_MSB             31
#define SAND_HAL_FE_SR_HPHY_CTL6_LSB             0
#define SAND_HAL_FE_SR_HPHY_CTL7_OFFSET          0x213cU  /* HyperPHY Control for MFG Test. */
#ifndef SAND_HAL_FE_SR_HPHY_CTL7_NO_TEST_MASK
#define SAND_HAL_FE_SR_HPHY_CTL7_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_HPHY_CTL7_MASK            0xffffffffU
#define SAND_HAL_FE_SR_HPHY_CTL7_MSB             31
#define SAND_HAL_FE_SR_HPHY_CTL7_LSB             0
#define SAND_HAL_FE_SR_HPHY_STATUS1_OFFSET       0x2140U  /* HyperPHY Control for MFG Test. */
#ifndef SAND_HAL_FE_SR_HPHY_STATUS1_NO_TEST_MASK
#define SAND_HAL_FE_SR_HPHY_STATUS1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_HPHY_STATUS1_MASK         0xffffffffU
#define SAND_HAL_FE_SR_HPHY_STATUS1_MSB          31
#define SAND_HAL_FE_SR_HPHY_STATUS1_LSB          0
#define SAND_HAL_FE_SR_HPHY_STATUS2_OFFSET       0x2144U  /* HyperPHY Control for MFG Test. */
#ifndef SAND_HAL_FE_SR_HPHY_STATUS2_NO_TEST_MASK
#define SAND_HAL_FE_SR_HPHY_STATUS2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_HPHY_STATUS2_MASK         0xffffffffU
#define SAND_HAL_FE_SR_HPHY_STATUS2_MSB          31
#define SAND_HAL_FE_SR_HPHY_STATUS2_LSB          0
#define SAND_HAL_FE_SR_HPHY_STATUS3_OFFSET       0x2148U  /* HyperPHY Control for MFG Test. */
#ifndef SAND_HAL_FE_SR_HPHY_STATUS3_NO_TEST_MASK
#define SAND_HAL_FE_SR_HPHY_STATUS3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_HPHY_STATUS3_MASK         0xffffffffU
#define SAND_HAL_FE_SR_HPHY_STATUS3_MSB          31
#define SAND_HAL_FE_SR_HPHY_STATUS3_LSB          0
#define SAND_HAL_FE_SR_HPHY_STATUS4_OFFSET       0x214cU  /* For debugging purposes only. 0b0 CRR of channel is using path A. 0b1 CRR is using path B */
#ifndef SAND_HAL_FE_SR_HPHY_STATUS4_NO_TEST_MASK
#define SAND_HAL_FE_SR_HPHY_STATUS4_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_SR_HPHY_STATUS4_MASK         0xffffffffU
#define SAND_HAL_FE_SR_HPHY_STATUS4_MSB          31
#define SAND_HAL_FE_SR_HPHY_STATUS4_LSB          0
#define SAND_HAL_FE_ST_CONFIG1_OFFSET            0x2200U  /* Configuration register for SPI4 - Details Provided Later */
#ifndef SAND_HAL_FE_ST_CONFIG1_NO_TEST_MASK
#define SAND_HAL_FE_ST_CONFIG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_CONFIG1_MASK              0xffffffffU
#define SAND_HAL_FE_ST_CONFIG1_MSB               31
#define SAND_HAL_FE_ST_CONFIG1_LSB               0
#define SAND_HAL_FE_ST_CONFIG2_OFFSET            0x2204U  /* Configuration register for SPI4 */
#ifndef SAND_HAL_FE_ST_CONFIG2_NO_TEST_MASK
#define SAND_HAL_FE_ST_CONFIG2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_CONFIG2_MASK              0xffffffffU
#define SAND_HAL_FE_ST_CONFIG2_MSB               31
#define SAND_HAL_FE_ST_CONFIG2_LSB               0
#define SAND_HAL_FE_ST_CONFIG3_OFFSET            0x2208U  /* Configuration register for SPI4 */
#ifndef SAND_HAL_FE_ST_CONFIG3_NO_TEST_MASK
#define SAND_HAL_FE_ST_CONFIG3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_CONFIG3_MASK              0xffffffffU
#define SAND_HAL_FE_ST_CONFIG3_MSB               31
#define SAND_HAL_FE_ST_CONFIG3_LSB               0
#define SAND_HAL_FE_ST_CONFIG4_OFFSET            0x220cU  /* Configuration register for SPI4 */
#ifndef SAND_HAL_FE_ST_CONFIG4_NO_TEST_MASK
#define SAND_HAL_FE_ST_CONFIG4_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_CONFIG4_MASK              0xffffffffU
#define SAND_HAL_FE_ST_CONFIG4_MSB               31
#define SAND_HAL_FE_ST_CONFIG4_LSB               0
#define SAND_HAL_FE_ST_CONFIG5_OFFSET            0x2210U  /* Configuration register for SPI4 */
#ifndef SAND_HAL_FE_ST_CONFIG5_NO_TEST_MASK
#define SAND_HAL_FE_ST_CONFIG5_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_CONFIG5_MASK              0xffffffffU
#define SAND_HAL_FE_ST_CONFIG5_MSB               31
#define SAND_HAL_FE_ST_CONFIG5_LSB               0
#define SAND_HAL_FE_ST_CONFIG6_OFFSET            0x2214U  /* Configuration register for SPI4 */
#ifndef SAND_HAL_FE_ST_CONFIG6_NO_TEST_MASK
#define SAND_HAL_FE_ST_CONFIG6_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_CONFIG6_MASK              0xffffffffU
#define SAND_HAL_FE_ST_CONFIG6_MSB               31
#define SAND_HAL_FE_ST_CONFIG6_LSB               0
#define SAND_HAL_FE_ST_ERROR_OFFSET              0x2218U  /* SPI4 Transmit Error */
#ifndef SAND_HAL_FE_ST_ERROR_NO_TEST_MASK
#define SAND_HAL_FE_ST_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_ERROR_MASK                0xffffffffU
#define SAND_HAL_FE_ST_ERROR_MSB                 31
#define SAND_HAL_FE_ST_ERROR_LSB                 0
#define SAND_HAL_FE_ST_ERROR_MASK_OFFSET         0x221cU  /* SPI4 Transmit Error Mask. */
#ifndef SAND_HAL_FE_ST_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_FE_ST_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_ERROR_MASK_MASK           0xffffffffU
#define SAND_HAL_FE_ST_ERROR_MASK_MSB            31
#define SAND_HAL_FE_ST_ERROR_MASK_LSB            0
#define SAND_HAL_FE_ST_STATUS_OFFSET             0x2220U  /* SPI4 Transmit Status register */
#ifndef SAND_HAL_FE_ST_STATUS_NO_TEST_MASK
#define SAND_HAL_FE_ST_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_STATUS_MASK               0xffffffffU
#define SAND_HAL_FE_ST_STATUS_MSB                31
#define SAND_HAL_FE_ST_STATUS_LSB                0
#define SAND_HAL_FE_ST_P0_TX_PKT_CNT_OFFSET      0x2224U  /* SPI4 Transmit Packet Counter (per port) */
#ifndef SAND_HAL_FE_ST_P0_TX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_FE_ST_P0_TX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_P0_TX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_FE_ST_P0_TX_PKT_CNT_MSB         31
#define SAND_HAL_FE_ST_P0_TX_PKT_CNT_LSB         0
#define SAND_HAL_FE_ST_P1_TX_PKT_CNT_OFFSET      0x2228U  /* SPI4 Transmit Packet Counter (per port) */
#ifndef SAND_HAL_FE_ST_P1_TX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_FE_ST_P1_TX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_P1_TX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_FE_ST_P1_TX_PKT_CNT_MSB         31
#define SAND_HAL_FE_ST_P1_TX_PKT_CNT_LSB         0
#define SAND_HAL_FE_ST_P2_TX_PKT_CNT_OFFSET      0x222cU  /* SPI4 Transmit Packet Counter (per port) */
#ifndef SAND_HAL_FE_ST_P2_TX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_FE_ST_P2_TX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_P2_TX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_FE_ST_P2_TX_PKT_CNT_MSB         31
#define SAND_HAL_FE_ST_P2_TX_PKT_CNT_LSB         0
#define SAND_HAL_FE_ST_P3_TX_PKT_CNT_OFFSET      0x2230U  /* SPI4 Transmit Packet Counter (per port) */
#ifndef SAND_HAL_FE_ST_P3_TX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_FE_ST_P3_TX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_P3_TX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_FE_ST_P3_TX_PKT_CNT_MSB         31
#define SAND_HAL_FE_ST_P3_TX_PKT_CNT_LSB         0
#define SAND_HAL_FE_ST_P4_TX_PKT_CNT_OFFSET      0x2234U  /* SPI4 Transmit Packet Counter (per port) */
#ifndef SAND_HAL_FE_ST_P4_TX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_FE_ST_P4_TX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_P4_TX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_FE_ST_P4_TX_PKT_CNT_MSB         31
#define SAND_HAL_FE_ST_P4_TX_PKT_CNT_LSB         0
#define SAND_HAL_FE_ST_P5_TX_PKT_CNT_OFFSET      0x2238U  /* SPI4 Transmit Packet Counter (per port) */
#ifndef SAND_HAL_FE_ST_P5_TX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_FE_ST_P5_TX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_P5_TX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_FE_ST_P5_TX_PKT_CNT_MSB         31
#define SAND_HAL_FE_ST_P5_TX_PKT_CNT_LSB         0
#define SAND_HAL_FE_ST_P6_TX_PKT_CNT_OFFSET      0x223cU  /* SPI4 Transmit Packet Counter (per port) */
#ifndef SAND_HAL_FE_ST_P6_TX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_FE_ST_P6_TX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_P6_TX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_FE_ST_P6_TX_PKT_CNT_MSB         31
#define SAND_HAL_FE_ST_P6_TX_PKT_CNT_LSB         0
#define SAND_HAL_FE_ST_P7_TX_PKT_CNT_OFFSET      0x2240U  /* SPI4 Transmit Packet Counter (per port) */
#ifndef SAND_HAL_FE_ST_P7_TX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_FE_ST_P7_TX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_P7_TX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_FE_ST_P7_TX_PKT_CNT_MSB         31
#define SAND_HAL_FE_ST_P7_TX_PKT_CNT_LSB         0
#define SAND_HAL_FE_ST_P8_TX_PKT_CNT_OFFSET      0x2244U  /* SPI4 Transmit Packet Counter (per port) */
#ifndef SAND_HAL_FE_ST_P8_TX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_FE_ST_P8_TX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_P8_TX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_FE_ST_P8_TX_PKT_CNT_MSB         31
#define SAND_HAL_FE_ST_P8_TX_PKT_CNT_LSB         0
#define SAND_HAL_FE_ST_P9_TX_PKT_CNT_OFFSET      0x2248U  /* SPI4 Transmit Packet Counter (per port) */
#ifndef SAND_HAL_FE_ST_P9_TX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_FE_ST_P9_TX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_P9_TX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_FE_ST_P9_TX_PKT_CNT_MSB         31
#define SAND_HAL_FE_ST_P9_TX_PKT_CNT_LSB         0
#define SAND_HAL_FE_ST_P10_TX_PKT_CNT_OFFSET     0x224cU  /* SPI4 Transmit Packet Counter (per port) */
#ifndef SAND_HAL_FE_ST_P10_TX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_FE_ST_P10_TX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_P10_TX_PKT_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_ST_P10_TX_PKT_CNT_MSB        31
#define SAND_HAL_FE_ST_P10_TX_PKT_CNT_LSB        0
#define SAND_HAL_FE_ST_P11_TX_PKT_CNT_OFFSET     0x2250U  /* SPI4 Transmit Packet Counter (per port) */
#ifndef SAND_HAL_FE_ST_P11_TX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_FE_ST_P11_TX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_P11_TX_PKT_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_ST_P11_TX_PKT_CNT_MSB        31
#define SAND_HAL_FE_ST_P11_TX_PKT_CNT_LSB        0
#define SAND_HAL_FE_ST_P12_TX_PKT_CNT_OFFSET     0x2254U  /* SPI4 Transmit Packet Counter (per port) */
#ifndef SAND_HAL_FE_ST_P12_TX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_FE_ST_P12_TX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_P12_TX_PKT_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_ST_P12_TX_PKT_CNT_MSB        31
#define SAND_HAL_FE_ST_P12_TX_PKT_CNT_LSB        0
#define SAND_HAL_FE_ST_P13_TX_PKT_CNT_OFFSET     0x2258U  /* SPI4 Transmit Packet Counter (per port) */
#ifndef SAND_HAL_FE_ST_P13_TX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_FE_ST_P13_TX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_P13_TX_PKT_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_ST_P13_TX_PKT_CNT_MSB        31
#define SAND_HAL_FE_ST_P13_TX_PKT_CNT_LSB        0
#define SAND_HAL_FE_ST_P14_TX_PKT_CNT_OFFSET     0x225cU  /* SPI4 Transmit Packet Counter (per port) */
#ifndef SAND_HAL_FE_ST_P14_TX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_FE_ST_P14_TX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_P14_TX_PKT_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_ST_P14_TX_PKT_CNT_MSB        31
#define SAND_HAL_FE_ST_P14_TX_PKT_CNT_LSB        0
#define SAND_HAL_FE_ST_P15_TX_PKT_CNT_OFFSET     0x2260U  /* SPI4 Transmit Packet Counter (per port) */
#ifndef SAND_HAL_FE_ST_P15_TX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_FE_ST_P15_TX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_P15_TX_PKT_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_ST_P15_TX_PKT_CNT_MSB        31
#define SAND_HAL_FE_ST_P15_TX_PKT_CNT_LSB        0
#define SAND_HAL_FE_ST_P0_TX_BYTE_CNT_OFFSET     0x2264U  /* SPI4 Transmit Byte Counter (per port) */
#ifndef SAND_HAL_FE_ST_P0_TX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_FE_ST_P0_TX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_P0_TX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_ST_P0_TX_BYTE_CNT_MSB        31
#define SAND_HAL_FE_ST_P0_TX_BYTE_CNT_LSB        0
#define SAND_HAL_FE_ST_P1_TX_BYTE_CNT_OFFSET     0x2268U  /* SPI4 Transmit Byte Counter (per port) */
#ifndef SAND_HAL_FE_ST_P1_TX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_FE_ST_P1_TX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_P1_TX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_ST_P1_TX_BYTE_CNT_MSB        31
#define SAND_HAL_FE_ST_P1_TX_BYTE_CNT_LSB        0
#define SAND_HAL_FE_ST_P2_TX_BYTE_CNT_OFFSET     0x226cU  /* SPI4 Transmit Byte Counter (per port) */
#ifndef SAND_HAL_FE_ST_P2_TX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_FE_ST_P2_TX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_P2_TX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_ST_P2_TX_BYTE_CNT_MSB        31
#define SAND_HAL_FE_ST_P2_TX_BYTE_CNT_LSB        0
#define SAND_HAL_FE_ST_P3_TX_BYTE_CNT_OFFSET     0x2270U  /* SPI4 Transmit Byte Counter (per port) */
#ifndef SAND_HAL_FE_ST_P3_TX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_FE_ST_P3_TX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_P3_TX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_ST_P3_TX_BYTE_CNT_MSB        31
#define SAND_HAL_FE_ST_P3_TX_BYTE_CNT_LSB        0
#define SAND_HAL_FE_ST_P4_TX_BYTE_CNT_OFFSET     0x2274U  /* SPI4 Transmit Byte Counter (per port) */
#ifndef SAND_HAL_FE_ST_P4_TX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_FE_ST_P4_TX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_P4_TX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_ST_P4_TX_BYTE_CNT_MSB        31
#define SAND_HAL_FE_ST_P4_TX_BYTE_CNT_LSB        0
#define SAND_HAL_FE_ST_P5_TX_BYTE_CNT_OFFSET     0x2278U  /* SPI4 Transmit Byte Counter (per port) */
#ifndef SAND_HAL_FE_ST_P5_TX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_FE_ST_P5_TX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_P5_TX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_ST_P5_TX_BYTE_CNT_MSB        31
#define SAND_HAL_FE_ST_P5_TX_BYTE_CNT_LSB        0
#define SAND_HAL_FE_ST_P6_TX_BYTE_CNT_OFFSET     0x227cU  /* SPI4 Transmit Byte Counter (per port) */
#ifndef SAND_HAL_FE_ST_P6_TX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_FE_ST_P6_TX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_P6_TX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_ST_P6_TX_BYTE_CNT_MSB        31
#define SAND_HAL_FE_ST_P6_TX_BYTE_CNT_LSB        0
#define SAND_HAL_FE_ST_P7_TX_BYTE_CNT_OFFSET     0x2280U  /* SPI4 Transmit Byte Counter (per port) */
#ifndef SAND_HAL_FE_ST_P7_TX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_FE_ST_P7_TX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_P7_TX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_ST_P7_TX_BYTE_CNT_MSB        31
#define SAND_HAL_FE_ST_P7_TX_BYTE_CNT_LSB        0
#define SAND_HAL_FE_ST_P8_TX_BYTE_CNT_OFFSET     0x2284U  /* SPI4 Transmit Byte Counter (per port) */
#ifndef SAND_HAL_FE_ST_P8_TX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_FE_ST_P8_TX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_P8_TX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_ST_P8_TX_BYTE_CNT_MSB        31
#define SAND_HAL_FE_ST_P8_TX_BYTE_CNT_LSB        0
#define SAND_HAL_FE_ST_P9_TX_BYTE_CNT_OFFSET     0x2288U  /* SPI4 Transmit Byte Counter (per port) */
#ifndef SAND_HAL_FE_ST_P9_TX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_FE_ST_P9_TX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_P9_TX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_FE_ST_P9_TX_BYTE_CNT_MSB        31
#define SAND_HAL_FE_ST_P9_TX_BYTE_CNT_LSB        0
#define SAND_HAL_FE_ST_P10_TX_BYTE_CNT_OFFSET    0x228cU  /* SPI4 Transmit Byte Counter (per port) */
#ifndef SAND_HAL_FE_ST_P10_TX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_FE_ST_P10_TX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_P10_TX_BYTE_CNT_MASK      0xffffffffU
#define SAND_HAL_FE_ST_P10_TX_BYTE_CNT_MSB       31
#define SAND_HAL_FE_ST_P10_TX_BYTE_CNT_LSB       0
#define SAND_HAL_FE_ST_P11_TX_BYTE_CNT_OFFSET    0x2290U  /* SPI4 Transmit Byte Counter (per port) */
#ifndef SAND_HAL_FE_ST_P11_TX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_FE_ST_P11_TX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_P11_TX_BYTE_CNT_MASK      0xffffffffU
#define SAND_HAL_FE_ST_P11_TX_BYTE_CNT_MSB       31
#define SAND_HAL_FE_ST_P11_TX_BYTE_CNT_LSB       0
#define SAND_HAL_FE_ST_P12_TX_BYTE_CNT_OFFSET    0x2294U  /* SPI4 Transmit Byte Counter (per port) */
#ifndef SAND_HAL_FE_ST_P12_TX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_FE_ST_P12_TX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_P12_TX_BYTE_CNT_MASK      0xffffffffU
#define SAND_HAL_FE_ST_P12_TX_BYTE_CNT_MSB       31
#define SAND_HAL_FE_ST_P12_TX_BYTE_CNT_LSB       0
#define SAND_HAL_FE_ST_P13_TX_BYTE_CNT_OFFSET    0x2298U  /* SPI4 Transmit Byte Counter (per port) */
#ifndef SAND_HAL_FE_ST_P13_TX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_FE_ST_P13_TX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_P13_TX_BYTE_CNT_MASK      0xffffffffU
#define SAND_HAL_FE_ST_P13_TX_BYTE_CNT_MSB       31
#define SAND_HAL_FE_ST_P13_TX_BYTE_CNT_LSB       0
#define SAND_HAL_FE_ST_P14_TX_BYTE_CNT_OFFSET    0x229cU  /* SPI4 Transmit Byte Counter (per port) */
#ifndef SAND_HAL_FE_ST_P14_TX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_FE_ST_P14_TX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_P14_TX_BYTE_CNT_MASK      0xffffffffU
#define SAND_HAL_FE_ST_P14_TX_BYTE_CNT_MSB       31
#define SAND_HAL_FE_ST_P14_TX_BYTE_CNT_LSB       0
#define SAND_HAL_FE_ST_P15_TX_BYTE_CNT_OFFSET    0x22a0U  /* SPI4 Transmit Byte Counter (per port) */
#ifndef SAND_HAL_FE_ST_P15_TX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_FE_ST_P15_TX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_P15_TX_BYTE_CNT_MASK      0xffffffffU
#define SAND_HAL_FE_ST_P15_TX_BYTE_CNT_MSB       31
#define SAND_HAL_FE_ST_P15_TX_BYTE_CNT_LSB       0
#define SAND_HAL_FE_ST_TX_TEST_PKT_CNT_OFFSET    0x22a4U  /* Test Count Register
                                                         * 
                                                         * Enabled via st_config1 register, tx_enb_test bit. */
#ifndef SAND_HAL_FE_ST_TX_TEST_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_FE_ST_TX_TEST_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_TX_TEST_PKT_CNT_MASK      0xffffffffU
#define SAND_HAL_FE_ST_TX_TEST_PKT_CNT_MSB       31
#define SAND_HAL_FE_ST_TX_TEST_PKT_CNT_LSB       0
#define SAND_HAL_FE_ST_TX_TEST_BYTE_CNT_OFFSET   0x22a8U  /* Test Count Register
                                                         * 
                                                         * Enabled via st_config1 register, tx_enb_test bit. */
#ifndef SAND_HAL_FE_ST_TX_TEST_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_FE_ST_TX_TEST_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_TX_TEST_BYTE_CNT_MASK     0xffffffffU
#define SAND_HAL_FE_ST_TX_TEST_BYTE_CNT_MSB      31
#define SAND_HAL_FE_ST_TX_TEST_BYTE_CNT_LSB      0
#define SAND_HAL_FE_ST_TX_TEST_HDR1_OFFSET       0x22acU  /* Route Header of Test Packet */
#ifndef SAND_HAL_FE_ST_TX_TEST_HDR1_NO_TEST_MASK
#define SAND_HAL_FE_ST_TX_TEST_HDR1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_TX_TEST_HDR1_MASK         0xffffffffU
#define SAND_HAL_FE_ST_TX_TEST_HDR1_MSB          31
#define SAND_HAL_FE_ST_TX_TEST_HDR1_LSB          0
#define SAND_HAL_FE_ST_TX_TEST_HDR2_OFFSET       0x22b0U  /* Route Header of Test Packet */
#ifndef SAND_HAL_FE_ST_TX_TEST_HDR2_NO_TEST_MASK
#define SAND_HAL_FE_ST_TX_TEST_HDR2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_TX_TEST_HDR2_MASK         0xffffffffU
#define SAND_HAL_FE_ST_TX_TEST_HDR2_MSB          31
#define SAND_HAL_FE_ST_TX_TEST_HDR2_LSB          0
#define SAND_HAL_FE_ST_TX_WRITE_CTL_OFFSET       0x22b4U  /* Control register for writing data out. */
#ifndef SAND_HAL_FE_ST_TX_WRITE_CTL_NO_TEST_MASK
#define SAND_HAL_FE_ST_TX_WRITE_CTL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_TX_WRITE_CTL_MASK         0xffffffffU
#define SAND_HAL_FE_ST_TX_WRITE_CTL_MSB          31
#define SAND_HAL_FE_ST_TX_WRITE_CTL_LSB          0
#define SAND_HAL_FE_ST_TX_W0_WRITE_DATA_OFFSET   0x22b8U  /* Data registers, to write data out. */
#ifndef SAND_HAL_FE_ST_TX_W0_WRITE_DATA_NO_TEST_MASK
#define SAND_HAL_FE_ST_TX_W0_WRITE_DATA_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_TX_W0_WRITE_DATA_MASK     0xffffffffU
#define SAND_HAL_FE_ST_TX_W0_WRITE_DATA_MSB      31
#define SAND_HAL_FE_ST_TX_W0_WRITE_DATA_LSB      0
#define SAND_HAL_FE_ST_TX_W1_WRITE_DATA_OFFSET   0x22bcU  /* Data registers, to write data out. */
#ifndef SAND_HAL_FE_ST_TX_W1_WRITE_DATA_NO_TEST_MASK
#define SAND_HAL_FE_ST_TX_W1_WRITE_DATA_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_TX_W1_WRITE_DATA_MASK     0xffffffffU
#define SAND_HAL_FE_ST_TX_W1_WRITE_DATA_MSB      31
#define SAND_HAL_FE_ST_TX_W1_WRITE_DATA_LSB      0
#define SAND_HAL_FE_ST_TX_W2_WRITE_DATA_OFFSET   0x22c0U  /* Data registers, to write data out. */
#ifndef SAND_HAL_FE_ST_TX_W2_WRITE_DATA_NO_TEST_MASK
#define SAND_HAL_FE_ST_TX_W2_WRITE_DATA_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_TX_W2_WRITE_DATA_MASK     0xffffffffU
#define SAND_HAL_FE_ST_TX_W2_WRITE_DATA_MSB      31
#define SAND_HAL_FE_ST_TX_W2_WRITE_DATA_LSB      0
#define SAND_HAL_FE_ST_TX_W3_WRITE_DATA_OFFSET   0x22c4U  /* Data registers, to write data out. */
#ifndef SAND_HAL_FE_ST_TX_W3_WRITE_DATA_NO_TEST_MASK
#define SAND_HAL_FE_ST_TX_W3_WRITE_DATA_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_FE_ST_TX_W3_WRITE_DATA_MASK     0xffffffffU
#define SAND_HAL_FE_ST_TX_W3_WRITE_DATA_MSB      31
#define SAND_HAL_FE_ST_TX_W3_WRITE_DATA_LSB      0




/* field level defines for Device: FE  Register: pci_revision */
#define SAND_HAL_FE_PCI_REVISION_IDENTIFIER_MASK                     0xffff0000U
#define SAND_HAL_FE_PCI_REVISION_IDENTIFIER_SHIFT                    16
#define SAND_HAL_FE_PCI_REVISION_IDENTIFIER_MSB                      31
#define SAND_HAL_FE_PCI_REVISION_IDENTIFIER_LSB                      16
#define SAND_HAL_FE_PCI_REVISION_IDENTIFIER_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PCI_REVISION_IDENTIFIER_DEFAULT                  0x00000200U
#define SAND_HAL_FE_PCI_REVISION_REVISION_MASK                       0x0000ffffU
#define SAND_HAL_FE_PCI_REVISION_REVISION_SHIFT                      0
#define SAND_HAL_FE_PCI_REVISION_REVISION_MSB                        15
#define SAND_HAL_FE_PCI_REVISION_REVISION_LSB                        0
#define SAND_HAL_FE_PCI_REVISION_REVISION_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PCI_REVISION_REVISION_DEFAULT                    0x00000000U

/* field level defines for Device: FE  Register: pci_config */
#define SAND_HAL_FE_PCI_CONFIG_CII_DISABLED_ACK_MASK                 0x00000020U
#define SAND_HAL_FE_PCI_CONFIG_CII_DISABLED_ACK_SHIFT                5
#define SAND_HAL_FE_PCI_CONFIG_CII_DISABLED_ACK_MSB                  5
#define SAND_HAL_FE_PCI_CONFIG_CII_DISABLED_ACK_LSB                  5
#define SAND_HAL_FE_PCI_CONFIG_CII_DISABLED_ACK_TYPE                 (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PCI_CONFIG_CII_DISABLED_ACK_DEFAULT              0x00000000U
#define SAND_HAL_FE_PCI_CONFIG_CII_ENABLE_MASK                       0x00000010U
#define SAND_HAL_FE_PCI_CONFIG_CII_ENABLE_SHIFT                      4
#define SAND_HAL_FE_PCI_CONFIG_CII_ENABLE_MSB                        4
#define SAND_HAL_FE_PCI_CONFIG_CII_ENABLE_LSB                        4
#define SAND_HAL_FE_PCI_CONFIG_CII_ENABLE_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_CONFIG_CII_ENABLE_DEFAULT                    0x00000001U
#define SAND_HAL_FE_PCI_CONFIG_CNT_ENB_MASK                          0x00000008U
#define SAND_HAL_FE_PCI_CONFIG_CNT_ENB_SHIFT                         3
#define SAND_HAL_FE_PCI_CONFIG_CNT_ENB_MSB                           3
#define SAND_HAL_FE_PCI_CONFIG_CNT_ENB_LSB                           3
#define SAND_HAL_FE_PCI_CONFIG_CNT_ENB_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_CONFIG_CNT_ENB_DEFAULT                       0x00000000U
#define SAND_HAL_FE_PCI_CONFIG_CNT_SEL_MASK                          0x00000006U
#define SAND_HAL_FE_PCI_CONFIG_CNT_SEL_SHIFT                         1
#define SAND_HAL_FE_PCI_CONFIG_CNT_SEL_MSB                           2
#define SAND_HAL_FE_PCI_CONFIG_CNT_SEL_LSB                           1
#define SAND_HAL_FE_PCI_CONFIG_CNT_SEL_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_CONFIG_CNT_SEL_DEFAULT                       0x00000000U

/* field level defines for Device: FE  Register: pci_interrupt */
#define SAND_HAL_FE_PCI_INTERRUPT_CAUSE_INTERRUPT_MASK               0x80000000U
#define SAND_HAL_FE_PCI_INTERRUPT_CAUSE_INTERRUPT_SHIFT              31
#define SAND_HAL_FE_PCI_INTERRUPT_CAUSE_INTERRUPT_MSB                31
#define SAND_HAL_FE_PCI_INTERRUPT_CAUSE_INTERRUPT_LSB                31
#define SAND_HAL_FE_PCI_INTERRUPT_CAUSE_INTERRUPT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_INTERRUPT_CAUSE_INTERRUPT_DEFAULT            0x00000000U
#define SAND_HAL_FE_PCI_INTERRUPT_PCI_DMAA_INT_MASK                  0x40000000U
#define SAND_HAL_FE_PCI_INTERRUPT_PCI_DMAA_INT_SHIFT                 30
#define SAND_HAL_FE_PCI_INTERRUPT_PCI_DMAA_INT_MSB                   30
#define SAND_HAL_FE_PCI_INTERRUPT_PCI_DMAA_INT_LSB                   30
#define SAND_HAL_FE_PCI_INTERRUPT_PCI_DMAA_INT_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PCI_INTERRUPT_PCI_DMAA_INT_DEFAULT               0x00000000U
#define SAND_HAL_FE_PCI_INTERRUPT_PCI_DMAB_INT_MASK                  0x20000000U
#define SAND_HAL_FE_PCI_INTERRUPT_PCI_DMAB_INT_SHIFT                 29
#define SAND_HAL_FE_PCI_INTERRUPT_PCI_DMAB_INT_MSB                   29
#define SAND_HAL_FE_PCI_INTERRUPT_PCI_DMAB_INT_LSB                   29
#define SAND_HAL_FE_PCI_INTERRUPT_PCI_DMAB_INT_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PCI_INTERRUPT_PCI_DMAB_INT_DEFAULT               0x00000000U
#define SAND_HAL_FE_PCI_INTERRUPT_COUNTER_AVAIL_MASK                 0x00000100U
#define SAND_HAL_FE_PCI_INTERRUPT_COUNTER_AVAIL_SHIFT                8
#define SAND_HAL_FE_PCI_INTERRUPT_COUNTER_AVAIL_MSB                  8
#define SAND_HAL_FE_PCI_INTERRUPT_COUNTER_AVAIL_LSB                  8
#define SAND_HAL_FE_PCI_INTERRUPT_COUNTER_AVAIL_TYPE                 (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PCI_INTERRUPT_COUNTER_AVAIL_DEFAULT              0x00000000U
#define SAND_HAL_FE_PCI_INTERRUPT_ST_INT_MASK                        0x00000080U
#define SAND_HAL_FE_PCI_INTERRUPT_ST_INT_SHIFT                       7
#define SAND_HAL_FE_PCI_INTERRUPT_ST_INT_MSB                         7
#define SAND_HAL_FE_PCI_INTERRUPT_ST_INT_LSB                         7
#define SAND_HAL_FE_PCI_INTERRUPT_ST_INT_TYPE                        (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PCI_INTERRUPT_ST_INT_DEFAULT                     0x00000000U
#define SAND_HAL_FE_PCI_INTERRUPT_UN_INT_MASK                        0x00000040U
#define SAND_HAL_FE_PCI_INTERRUPT_UN_INT_SHIFT                       6
#define SAND_HAL_FE_PCI_INTERRUPT_UN_INT_MSB                         6
#define SAND_HAL_FE_PCI_INTERRUPT_UN_INT_LSB                         6
#define SAND_HAL_FE_PCI_INTERRUPT_UN_INT_TYPE                        (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PCI_INTERRUPT_UN_INT_DEFAULT                     0x00000000U
#define SAND_HAL_FE_PCI_INTERRUPT_PE_INT_MASK                        0x00000020U
#define SAND_HAL_FE_PCI_INTERRUPT_PE_INT_SHIFT                       5
#define SAND_HAL_FE_PCI_INTERRUPT_PE_INT_MSB                         5
#define SAND_HAL_FE_PCI_INTERRUPT_PE_INT_LSB                         5
#define SAND_HAL_FE_PCI_INTERRUPT_PE_INT_TYPE                        (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PCI_INTERRUPT_PE_INT_DEFAULT                     0x00000000U
#define SAND_HAL_FE_PCI_INTERRUPT_PF_INT_MASK                        0x00000010U
#define SAND_HAL_FE_PCI_INTERRUPT_PF_INT_SHIFT                       4
#define SAND_HAL_FE_PCI_INTERRUPT_PF_INT_MSB                         4
#define SAND_HAL_FE_PCI_INTERRUPT_PF_INT_LSB                         4
#define SAND_HAL_FE_PCI_INTERRUPT_PF_INT_TYPE                        (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PCI_INTERRUPT_PF_INT_DEFAULT                     0x00000000U
#define SAND_HAL_FE_PCI_INTERRUPT_MI_INT_MASK                        0x00000008U
#define SAND_HAL_FE_PCI_INTERRUPT_MI_INT_SHIFT                       3
#define SAND_HAL_FE_PCI_INTERRUPT_MI_INT_MSB                         3
#define SAND_HAL_FE_PCI_INTERRUPT_MI_INT_LSB                         3
#define SAND_HAL_FE_PCI_INTERRUPT_MI_INT_TYPE                        (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PCI_INTERRUPT_MI_INT_DEFAULT                     0x00000000U
#define SAND_HAL_FE_PCI_INTERRUPT_VF_INT_MASK                        0x00000004U
#define SAND_HAL_FE_PCI_INTERRUPT_VF_INT_SHIFT                       2
#define SAND_HAL_FE_PCI_INTERRUPT_VF_INT_MSB                         2
#define SAND_HAL_FE_PCI_INTERRUPT_VF_INT_LSB                         2
#define SAND_HAL_FE_PCI_INTERRUPT_VF_INT_TYPE                        (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PCI_INTERRUPT_VF_INT_DEFAULT                     0x00000000U
#define SAND_HAL_FE_PCI_INTERRUPT_SR_INT_MASK                        0x00000002U
#define SAND_HAL_FE_PCI_INTERRUPT_SR_INT_SHIFT                       1
#define SAND_HAL_FE_PCI_INTERRUPT_SR_INT_MSB                         1
#define SAND_HAL_FE_PCI_INTERRUPT_SR_INT_LSB                         1
#define SAND_HAL_FE_PCI_INTERRUPT_SR_INT_TYPE                        (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PCI_INTERRUPT_SR_INT_DEFAULT                     0x00000000U
#define SAND_HAL_FE_PCI_INTERRUPT_PCI_INT_MASK                       0x00000001U
#define SAND_HAL_FE_PCI_INTERRUPT_PCI_INT_SHIFT                      0
#define SAND_HAL_FE_PCI_INTERRUPT_PCI_INT_MSB                        0
#define SAND_HAL_FE_PCI_INTERRUPT_PCI_INT_LSB                        0
#define SAND_HAL_FE_PCI_INTERRUPT_PCI_INT_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PCI_INTERRUPT_PCI_INT_DEFAULT                    0x00000000U

/* field level defines for Device: FE  Register: pci_interrupt_mask */
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_CAUSE_INTERRUPT_DISINT_MASK   0x80000000U
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_CAUSE_INTERRUPT_DISINT_SHIFT  31
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_CAUSE_INTERRUPT_DISINT_MSB    31
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_CAUSE_INTERRUPT_DISINT_LSB    31
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_CAUSE_INTERRUPT_DISINT_TYPE   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_CAUSE_INTERRUPT_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_PCI_DMAA_DISINT_MASK          0x40000000U
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_PCI_DMAA_DISINT_SHIFT         30
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_PCI_DMAA_DISINT_MSB           30
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_PCI_DMAA_DISINT_LSB           30
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_PCI_DMAA_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_PCI_DMAA_DISINT_DEFAULT       0x00000001U
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_PCI_DMAB_DISINT_MASK          0x20000000U
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_PCI_DMAB_DISINT_SHIFT         29
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_PCI_DMAB_DISINT_MSB           29
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_PCI_DMAB_DISINT_LSB           29
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_PCI_DMAB_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_PCI_DMAB_DISINT_DEFAULT       0x00000001U
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_COUNTER_AVAIL_DISINT_MASK     0x00000100U
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_COUNTER_AVAIL_DISINT_SHIFT    8
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_COUNTER_AVAIL_DISINT_MSB      8
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_COUNTER_AVAIL_DISINT_LSB      8
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_COUNTER_AVAIL_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_COUNTER_AVAIL_DISINT_DEFAULT  0x00000001U
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_ST_INT_DISINT_MASK            0x00000080U
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_ST_INT_DISINT_SHIFT           7
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_ST_INT_DISINT_MSB             7
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_ST_INT_DISINT_LSB             7
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_ST_INT_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_ST_INT_DISINT_DEFAULT         0x00000001U
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_UN_INT_DISINT_MASK            0x00000040U
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_UN_INT_DISINT_SHIFT           6
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_UN_INT_DISINT_MSB             6
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_UN_INT_DISINT_LSB             6
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_UN_INT_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_UN_INT_DISINT_DEFAULT         0x00000001U
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_PE_INT_DISINT_MASK            0x00000020U
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_PE_INT_DISINT_SHIFT           5
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_PE_INT_DISINT_MSB             5
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_PE_INT_DISINT_LSB             5
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_PE_INT_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_PE_INT_DISINT_DEFAULT         0x00000001U
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_PF_INT_DISINT_MASK            0x00000010U
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_PF_INT_DISINT_SHIFT           4
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_PF_INT_DISINT_MSB             4
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_PF_INT_DISINT_LSB             4
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_PF_INT_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_PF_INT_DISINT_DEFAULT         0x00000001U
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_MI_INT_DISINT_MASK            0x00000008U
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_MI_INT_DISINT_SHIFT           3
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_MI_INT_DISINT_MSB             3
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_MI_INT_DISINT_LSB             3
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_MI_INT_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_MI_INT_DISINT_DEFAULT         0x00000001U
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_VF_INT_DISINT_MASK            0x00000004U
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_VF_INT_DISINT_SHIFT           2
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_VF_INT_DISINT_MSB             2
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_VF_INT_DISINT_LSB             2
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_VF_INT_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_VF_INT_DISINT_DEFAULT         0x00000001U
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_SR_INT_DISINT_MASK            0x00000002U
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_SR_INT_DISINT_SHIFT           1
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_SR_INT_DISINT_MSB             1
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_SR_INT_DISINT_LSB             1
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_SR_INT_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_SR_INT_DISINT_DEFAULT         0x00000001U
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_PCI_INT_DISINT_MASK           0x00000001U
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_PCI_INT_DISINT_SHIFT          0
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_PCI_INT_DISINT_MSB            0
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_PCI_INT_DISINT_LSB            0
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_PCI_INT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_INTERRUPT_MASK_PCI_INT_DISINT_DEFAULT        0x00000001U

/* field level defines for Device: FE  Register: pci_dmaa_req */
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_ACK_MASK                       0x80000000U
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_ACK_SHIFT                      31
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_ACK_MSB                        31
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_ACK_LSB                        31
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_ACK_TYPE                       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_ACK_DEFAULT                    0x00000000U
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_REQ_MASK                       0x40000000U
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_REQ_SHIFT                      30
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_REQ_MSB                        30
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_REQ_LSB                        30
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_REQ_TYPE                       (SAND_HAL_TYPE_PUNCH)
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_REQ_DEFAULT                    0x00000000U
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_R_W_N_MASK                     0x20000000U
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_R_W_N_SHIFT                    29
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_R_W_N_MSB                      29
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_R_W_N_LSB                      29
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_R_W_N_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_R_W_N_DEFAULT                  0x00000000U
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_COR_MASK                       0x10000000U
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_COR_SHIFT                      28
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_COR_MSB                        28
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_COR_LSB                        28
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_COR_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_COR_DEFAULT                    0x00000000U
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_DROP_MASK                      0x08000000U
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_DROP_SHIFT                     27
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_DROP_MSB                       27
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_DROP_LSB                       27
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_DROP_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_DROP_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_ACTIVE_MASK                    0x04000000U
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_ACTIVE_SHIFT                   26
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_ACTIVE_MSB                     26
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_ACTIVE_LSB                     26
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_ACTIVE_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_ACTIVE_DEFAULT                 0x00000000U
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_SEL_MASK                       0x03e00000U
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_SEL_SHIFT                      21
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_SEL_MSB                        25
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_SEL_LSB                        21
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_SEL_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_SEL_DEFAULT                    0x00000000U
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_ADDR_MASK                      0x001fffffU
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_ADDR_SHIFT                     0
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_ADDR_MSB                       20
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_ADDR_LSB                       0
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_ADDR_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_DMAA_REQ_DMAA_ADDR_DEFAULT                   0x00000000U

/* field level defines for Device: FE  Register: pci_dmaa_base_addr */
#define SAND_HAL_FE_PCI_DMAA_BASE_ADDR_DMAA_BASE_ADDR_MASK           0xffffffffU
#define SAND_HAL_FE_PCI_DMAA_BASE_ADDR_DMAA_BASE_ADDR_SHIFT          0
#define SAND_HAL_FE_PCI_DMAA_BASE_ADDR_DMAA_BASE_ADDR_MSB            31
#define SAND_HAL_FE_PCI_DMAA_BASE_ADDR_DMAA_BASE_ADDR_LSB            0
#define SAND_HAL_FE_PCI_DMAA_BASE_ADDR_DMAA_BASE_ADDR_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_DMAA_BASE_ADDR_DMAA_BASE_ADDR_DEFAULT        0x00000000U

/* field level defines for Device: FE  Register: pci_dmaa_cnt */
#define SAND_HAL_FE_PCI_DMAA_CNT_DMAA_WRD_CNT_MASK                   0x001fffffU
#define SAND_HAL_FE_PCI_DMAA_CNT_DMAA_WRD_CNT_SHIFT                  0
#define SAND_HAL_FE_PCI_DMAA_CNT_DMAA_WRD_CNT_MSB                    20
#define SAND_HAL_FE_PCI_DMAA_CNT_DMAA_WRD_CNT_LSB                    0
#define SAND_HAL_FE_PCI_DMAA_CNT_DMAA_WRD_CNT_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_DMAA_CNT_DMAA_WRD_CNT_DEFAULT                0x00000000U

/* field level defines for Device: FE  Register: pci_dmab_req */
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_ACK_MASK                       0x80000000U
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_ACK_SHIFT                      31
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_ACK_MSB                        31
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_ACK_LSB                        31
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_ACK_TYPE                       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_ACK_DEFAULT                    0x00000000U
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_REQ_MASK                       0x40000000U
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_REQ_SHIFT                      30
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_REQ_MSB                        30
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_REQ_LSB                        30
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_REQ_TYPE                       (SAND_HAL_TYPE_PUNCH)
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_REQ_DEFAULT                    0x00000000U
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_R_W_N_MASK                     0x20000000U
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_R_W_N_SHIFT                    29
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_R_W_N_MSB                      29
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_R_W_N_LSB                      29
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_R_W_N_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_R_W_N_DEFAULT                  0x00000000U
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_COR_MASK                       0x10000000U
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_COR_SHIFT                      28
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_COR_MSB                        28
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_COR_LSB                        28
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_COR_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_COR_DEFAULT                    0x00000000U
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_DRP_MASK                       0x08000000U
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_DRP_SHIFT                      27
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_DRP_MSB                        27
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_DRP_LSB                        27
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_DRP_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_DRP_DEFAULT                    0x00000000U
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_ACTIVE_MASK                    0x04000000U
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_ACTIVE_SHIFT                   26
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_ACTIVE_MSB                     26
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_ACTIVE_LSB                     26
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_ACTIVE_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_ACTIVE_DEFAULT                 0x00000000U
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_SEL_MASK                       0x03e00000U
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_SEL_SHIFT                      21
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_SEL_MSB                        25
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_SEL_LSB                        21
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_SEL_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_SEL_DEFAULT                    0x00000000U
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_ADDR_MASK                      0x001fffffU
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_ADDR_SHIFT                     0
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_ADDR_MSB                       20
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_ADDR_LSB                       0
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_ADDR_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_DMAB_REQ_DMAB_ADDR_DEFAULT                   0x00000000U

/* field level defines for Device: FE  Register: pci_dmab_base_addr */
#define SAND_HAL_FE_PCI_DMAB_BASE_ADDR_DMAB_BASE_ADDR_MASK           0xffffffffU
#define SAND_HAL_FE_PCI_DMAB_BASE_ADDR_DMAB_BASE_ADDR_SHIFT          0
#define SAND_HAL_FE_PCI_DMAB_BASE_ADDR_DMAB_BASE_ADDR_MSB            31
#define SAND_HAL_FE_PCI_DMAB_BASE_ADDR_DMAB_BASE_ADDR_LSB            0
#define SAND_HAL_FE_PCI_DMAB_BASE_ADDR_DMAB_BASE_ADDR_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_DMAB_BASE_ADDR_DMAB_BASE_ADDR_DEFAULT        0x00000000U

/* field level defines for Device: FE  Register: pci_dmab_cnt */
#define SAND_HAL_FE_PCI_DMAB_CNT_DMAB_WRD_CNT_MASK                   0x001fffffU
#define SAND_HAL_FE_PCI_DMAB_CNT_DMAB_WRD_CNT_SHIFT                  0
#define SAND_HAL_FE_PCI_DMAB_CNT_DMAB_WRD_CNT_MSB                    20
#define SAND_HAL_FE_PCI_DMAB_CNT_DMAB_WRD_CNT_LSB                    0
#define SAND_HAL_FE_PCI_DMAB_CNT_DMAB_WRD_CNT_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_DMAB_CNT_DMAB_WRD_CNT_DEFAULT                0x00000000U

/* field level defines for Device: FE  Register: pci_cnt_data */
#define SAND_HAL_FE_PCI_CNT_DATA_CNT_DATA_MASK                       0xffffffffU
#define SAND_HAL_FE_PCI_CNT_DATA_CNT_DATA_SHIFT                      0
#define SAND_HAL_FE_PCI_CNT_DATA_CNT_DATA_MSB                        31
#define SAND_HAL_FE_PCI_CNT_DATA_CNT_DATA_LSB                        0
#define SAND_HAL_FE_PCI_CNT_DATA_CNT_DATA_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PCI_CNT_DATA_CNT_DATA_DEFAULT                    0x00000000U

/* field level defines for Device: FE  Register: ci_status_err_mask */
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_RETRY256_ABORT_DISINT_MASK    0x00010000U
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_RETRY256_ABORT_DISINT_SHIFT   16
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_RETRY256_ABORT_DISINT_MSB     16
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_RETRY256_ABORT_DISINT_LSB     16
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_RETRY256_ABORT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_RETRY256_ABORT_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_DETECTED_PARITY_ERROR_DISINT_MASK 0x00008000U
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_DETECTED_PARITY_ERROR_DISINT_SHIFT 15
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_DETECTED_PARITY_ERROR_DISINT_MSB 15
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_DETECTED_PARITY_ERROR_DISINT_LSB 15
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_DETECTED_PARITY_ERROR_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_DETECTED_PARITY_ERROR_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_SIGNALED_SYSTEM_ERROR_DISINT_MASK 0x00004000U
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_SIGNALED_SYSTEM_ERROR_DISINT_SHIFT 14
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_SIGNALED_SYSTEM_ERROR_DISINT_MSB 14
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_SIGNALED_SYSTEM_ERROR_DISINT_LSB 14
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_SIGNALED_SYSTEM_ERROR_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_SIGNALED_SYSTEM_ERROR_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_RECEIVED_MASTER_ABORT_DISINT_MASK 0x00002000U
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_RECEIVED_MASTER_ABORT_DISINT_SHIFT 13
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_RECEIVED_MASTER_ABORT_DISINT_MSB 13
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_RECEIVED_MASTER_ABORT_DISINT_LSB 13
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_RECEIVED_MASTER_ABORT_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_RECEIVED_MASTER_ABORT_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_RECEIVED_TARGET_ABORT_DISINT_MASK 0x00001000U
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_RECEIVED_TARGET_ABORT_DISINT_SHIFT 12
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_RECEIVED_TARGET_ABORT_DISINT_MSB 12
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_RECEIVED_TARGET_ABORT_DISINT_LSB 12
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_RECEIVED_TARGET_ABORT_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_RECEIVED_TARGET_ABORT_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_SIGNALED_TARGET_ABORT_DISINT_MASK 0x00000800U
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_SIGNALED_TARGET_ABORT_DISINT_SHIFT 11
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_SIGNALED_TARGET_ABORT_DISINT_MSB 11
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_SIGNALED_TARGET_ABORT_DISINT_LSB 11
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_SIGNALED_TARGET_ABORT_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_SIGNALED_TARGET_ABORT_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_MASTER_DATA_PARITY_ERROR_DISINT_MASK 0x00000100U
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_MASTER_DATA_PARITY_ERROR_DISINT_SHIFT 8
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_MASTER_DATA_PARITY_ERROR_DISINT_MSB 8
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_MASTER_DATA_PARITY_ERROR_DISINT_LSB 8
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_MASTER_DATA_PARITY_ERROR_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_CI_STATUS_ERR_MASK_MASTER_DATA_PARITY_ERROR_DISINT_DEFAULT 0x00000001U

/* field level defines for Device: FE  Register: ci_status_err */
#define SAND_HAL_FE_CI_STATUS_ERR_RETRY256_ABORT_MASK                0x00010000U
#define SAND_HAL_FE_CI_STATUS_ERR_RETRY256_ABORT_SHIFT               16
#define SAND_HAL_FE_CI_STATUS_ERR_RETRY256_ABORT_MSB                 16
#define SAND_HAL_FE_CI_STATUS_ERR_RETRY256_ABORT_LSB                 16
#define SAND_HAL_FE_CI_STATUS_ERR_RETRY256_ABORT_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_CI_STATUS_ERR_RETRY256_ABORT_DEFAULT             0x00000000U
#define SAND_HAL_FE_CI_STATUS_ERR_DETECTED_PARITY_ERROR_MASK         0x00008000U
#define SAND_HAL_FE_CI_STATUS_ERR_DETECTED_PARITY_ERROR_SHIFT        15
#define SAND_HAL_FE_CI_STATUS_ERR_DETECTED_PARITY_ERROR_MSB          15
#define SAND_HAL_FE_CI_STATUS_ERR_DETECTED_PARITY_ERROR_LSB          15
#define SAND_HAL_FE_CI_STATUS_ERR_DETECTED_PARITY_ERROR_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_CI_STATUS_ERR_DETECTED_PARITY_ERROR_DEFAULT      0x00000000U
#define SAND_HAL_FE_CI_STATUS_ERR_SIGNALED_SYSTEM_ERROR_MASK         0x00004000U
#define SAND_HAL_FE_CI_STATUS_ERR_SIGNALED_SYSTEM_ERROR_SHIFT        14
#define SAND_HAL_FE_CI_STATUS_ERR_SIGNALED_SYSTEM_ERROR_MSB          14
#define SAND_HAL_FE_CI_STATUS_ERR_SIGNALED_SYSTEM_ERROR_LSB          14
#define SAND_HAL_FE_CI_STATUS_ERR_SIGNALED_SYSTEM_ERROR_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_CI_STATUS_ERR_SIGNALED_SYSTEM_ERROR_DEFAULT      0x00000000U
#define SAND_HAL_FE_CI_STATUS_ERR_RECEIVED_MASTER_ABORT_MASK         0x00002000U
#define SAND_HAL_FE_CI_STATUS_ERR_RECEIVED_MASTER_ABORT_SHIFT        13
#define SAND_HAL_FE_CI_STATUS_ERR_RECEIVED_MASTER_ABORT_MSB          13
#define SAND_HAL_FE_CI_STATUS_ERR_RECEIVED_MASTER_ABORT_LSB          13
#define SAND_HAL_FE_CI_STATUS_ERR_RECEIVED_MASTER_ABORT_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_CI_STATUS_ERR_RECEIVED_MASTER_ABORT_DEFAULT      0x00000000U
#define SAND_HAL_FE_CI_STATUS_ERR_RECEIVED_TARGET_ABORT_MASK         0x00001000U
#define SAND_HAL_FE_CI_STATUS_ERR_RECEIVED_TARGET_ABORT_SHIFT        12
#define SAND_HAL_FE_CI_STATUS_ERR_RECEIVED_TARGET_ABORT_MSB          12
#define SAND_HAL_FE_CI_STATUS_ERR_RECEIVED_TARGET_ABORT_LSB          12
#define SAND_HAL_FE_CI_STATUS_ERR_RECEIVED_TARGET_ABORT_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_CI_STATUS_ERR_RECEIVED_TARGET_ABORT_DEFAULT      0x00000000U
#define SAND_HAL_FE_CI_STATUS_ERR_SIGNALED_TARGET_ABORT_MASK         0x00000800U
#define SAND_HAL_FE_CI_STATUS_ERR_SIGNALED_TARGET_ABORT_SHIFT        11
#define SAND_HAL_FE_CI_STATUS_ERR_SIGNALED_TARGET_ABORT_MSB          11
#define SAND_HAL_FE_CI_STATUS_ERR_SIGNALED_TARGET_ABORT_LSB          11
#define SAND_HAL_FE_CI_STATUS_ERR_SIGNALED_TARGET_ABORT_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_CI_STATUS_ERR_SIGNALED_TARGET_ABORT_DEFAULT      0x00000000U
#define SAND_HAL_FE_CI_STATUS_ERR_MASTER_DATA_PARITY_ERROR_MASK      0x00000100U
#define SAND_HAL_FE_CI_STATUS_ERR_MASTER_DATA_PARITY_ERROR_SHIFT     8
#define SAND_HAL_FE_CI_STATUS_ERR_MASTER_DATA_PARITY_ERROR_MSB       8
#define SAND_HAL_FE_CI_STATUS_ERR_MASTER_DATA_PARITY_ERROR_LSB       8
#define SAND_HAL_FE_CI_STATUS_ERR_MASTER_DATA_PARITY_ERROR_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_CI_STATUS_ERR_MASTER_DATA_PARITY_ERROR_DEFAULT   0x00000000U

/* field level defines for Device: FE  Register: pci_debug_enb */
#define SAND_HAL_FE_PCI_DEBUG_ENB_SR_DEBUG_MASK                      0x00000800U
#define SAND_HAL_FE_PCI_DEBUG_ENB_SR_DEBUG_SHIFT                     11
#define SAND_HAL_FE_PCI_DEBUG_ENB_SR_DEBUG_MSB                       11
#define SAND_HAL_FE_PCI_DEBUG_ENB_SR_DEBUG_LSB                       11
#define SAND_HAL_FE_PCI_DEBUG_ENB_SR_DEBUG_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_DEBUG_ENB_SR_DEBUG_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PCI_DEBUG_ENB_VF_DEBUG_MASK                      0x00000400U
#define SAND_HAL_FE_PCI_DEBUG_ENB_VF_DEBUG_SHIFT                     10
#define SAND_HAL_FE_PCI_DEBUG_ENB_VF_DEBUG_MSB                       10
#define SAND_HAL_FE_PCI_DEBUG_ENB_VF_DEBUG_LSB                       10
#define SAND_HAL_FE_PCI_DEBUG_ENB_VF_DEBUG_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_DEBUG_ENB_VF_DEBUG_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PCI_DEBUG_ENB_MI_DEBUG_MASK                      0x00000200U
#define SAND_HAL_FE_PCI_DEBUG_ENB_MI_DEBUG_SHIFT                     9
#define SAND_HAL_FE_PCI_DEBUG_ENB_MI_DEBUG_MSB                       9
#define SAND_HAL_FE_PCI_DEBUG_ENB_MI_DEBUG_LSB                       9
#define SAND_HAL_FE_PCI_DEBUG_ENB_MI_DEBUG_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_DEBUG_ENB_MI_DEBUG_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PCI_DEBUG_ENB_PF_DEBUG_MASK                      0x00000100U
#define SAND_HAL_FE_PCI_DEBUG_ENB_PF_DEBUG_SHIFT                     8
#define SAND_HAL_FE_PCI_DEBUG_ENB_PF_DEBUG_MSB                       8
#define SAND_HAL_FE_PCI_DEBUG_ENB_PF_DEBUG_LSB                       8
#define SAND_HAL_FE_PCI_DEBUG_ENB_PF_DEBUG_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_DEBUG_ENB_PF_DEBUG_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PCI_DEBUG_ENB_PC_DEBUG_MASK                      0x00000080U
#define SAND_HAL_FE_PCI_DEBUG_ENB_PC_DEBUG_SHIFT                     7
#define SAND_HAL_FE_PCI_DEBUG_ENB_PC_DEBUG_MSB                       7
#define SAND_HAL_FE_PCI_DEBUG_ENB_PC_DEBUG_LSB                       7
#define SAND_HAL_FE_PCI_DEBUG_ENB_PC_DEBUG_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_DEBUG_ENB_PC_DEBUG_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PCI_DEBUG_ENB_PE_DEBUG_MASK                      0x00000040U
#define SAND_HAL_FE_PCI_DEBUG_ENB_PE_DEBUG_SHIFT                     6
#define SAND_HAL_FE_PCI_DEBUG_ENB_PE_DEBUG_MSB                       6
#define SAND_HAL_FE_PCI_DEBUG_ENB_PE_DEBUG_LSB                       6
#define SAND_HAL_FE_PCI_DEBUG_ENB_PE_DEBUG_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_DEBUG_ENB_PE_DEBUG_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PCI_DEBUG_ENB_PP_DEBUG_MASK                      0x00000020U
#define SAND_HAL_FE_PCI_DEBUG_ENB_PP_DEBUG_SHIFT                     5
#define SAND_HAL_FE_PCI_DEBUG_ENB_PP_DEBUG_MSB                       5
#define SAND_HAL_FE_PCI_DEBUG_ENB_PP_DEBUG_LSB                       5
#define SAND_HAL_FE_PCI_DEBUG_ENB_PP_DEBUG_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_DEBUG_ENB_PP_DEBUG_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PCI_DEBUG_ENB_UN_DEBUG_MASK                      0x00000010U
#define SAND_HAL_FE_PCI_DEBUG_ENB_UN_DEBUG_SHIFT                     4
#define SAND_HAL_FE_PCI_DEBUG_ENB_UN_DEBUG_MSB                       4
#define SAND_HAL_FE_PCI_DEBUG_ENB_UN_DEBUG_LSB                       4
#define SAND_HAL_FE_PCI_DEBUG_ENB_UN_DEBUG_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_DEBUG_ENB_UN_DEBUG_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PCI_DEBUG_ENB_DM_DEBUG_MASK                      0x00000008U
#define SAND_HAL_FE_PCI_DEBUG_ENB_DM_DEBUG_SHIFT                     3
#define SAND_HAL_FE_PCI_DEBUG_ENB_DM_DEBUG_MSB                       3
#define SAND_HAL_FE_PCI_DEBUG_ENB_DM_DEBUG_LSB                       3
#define SAND_HAL_FE_PCI_DEBUG_ENB_DM_DEBUG_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_DEBUG_ENB_DM_DEBUG_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PCI_DEBUG_ENB_ST_DEBUG_MASK                      0x00000004U
#define SAND_HAL_FE_PCI_DEBUG_ENB_ST_DEBUG_SHIFT                     2
#define SAND_HAL_FE_PCI_DEBUG_ENB_ST_DEBUG_MSB                       2
#define SAND_HAL_FE_PCI_DEBUG_ENB_ST_DEBUG_LSB                       2
#define SAND_HAL_FE_PCI_DEBUG_ENB_ST_DEBUG_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_DEBUG_ENB_ST_DEBUG_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PCI_DEBUG_ENB_SY_DEBUG_MASK                      0x00000002U
#define SAND_HAL_FE_PCI_DEBUG_ENB_SY_DEBUG_SHIFT                     1
#define SAND_HAL_FE_PCI_DEBUG_ENB_SY_DEBUG_MSB                       1
#define SAND_HAL_FE_PCI_DEBUG_ENB_SY_DEBUG_LSB                       1
#define SAND_HAL_FE_PCI_DEBUG_ENB_SY_DEBUG_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_DEBUG_ENB_SY_DEBUG_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PCI_DEBUG_ENB_PCI_DEBUG_MASK                     0x00000001U
#define SAND_HAL_FE_PCI_DEBUG_ENB_PCI_DEBUG_SHIFT                    0
#define SAND_HAL_FE_PCI_DEBUG_ENB_PCI_DEBUG_MSB                      0
#define SAND_HAL_FE_PCI_DEBUG_ENB_PCI_DEBUG_LSB                      0
#define SAND_HAL_FE_PCI_DEBUG_ENB_PCI_DEBUG_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_DEBUG_ENB_PCI_DEBUG_DEFAULT                  0x00000000U

/* field level defines for Device: FE  Register: pci_soft_reset */
#define SAND_HAL_FE_PCI_SOFT_RESET_DM_SRST_MASK                      0x00010000U
#define SAND_HAL_FE_PCI_SOFT_RESET_DM_SRST_SHIFT                     16
#define SAND_HAL_FE_PCI_SOFT_RESET_DM_SRST_MSB                       16
#define SAND_HAL_FE_PCI_SOFT_RESET_DM_SRST_LSB                       16
#define SAND_HAL_FE_PCI_SOFT_RESET_DM_SRST_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_SOFT_RESET_DM_SRST_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PCI_SOFT_RESET_HA_SRST_MASK                      0x00008000U
#define SAND_HAL_FE_PCI_SOFT_RESET_HA_SRST_SHIFT                     15
#define SAND_HAL_FE_PCI_SOFT_RESET_HA_SRST_MSB                       15
#define SAND_HAL_FE_PCI_SOFT_RESET_HA_SRST_LSB                       15
#define SAND_HAL_FE_PCI_SOFT_RESET_HA_SRST_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_SOFT_RESET_HA_SRST_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PCI_SOFT_RESET_MI_SRST_MASK                      0x00004000U
#define SAND_HAL_FE_PCI_SOFT_RESET_MI_SRST_SHIFT                     14
#define SAND_HAL_FE_PCI_SOFT_RESET_MI_SRST_MSB                       14
#define SAND_HAL_FE_PCI_SOFT_RESET_MI_SRST_LSB                       14
#define SAND_HAL_FE_PCI_SOFT_RESET_MI_SRST_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_SOFT_RESET_MI_SRST_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PCI_SOFT_RESET_PC_SRST_MASK                      0x00002000U
#define SAND_HAL_FE_PCI_SOFT_RESET_PC_SRST_SHIFT                     13
#define SAND_HAL_FE_PCI_SOFT_RESET_PC_SRST_MSB                       13
#define SAND_HAL_FE_PCI_SOFT_RESET_PC_SRST_LSB                       13
#define SAND_HAL_FE_PCI_SOFT_RESET_PC_SRST_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_SOFT_RESET_PC_SRST_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PCI_SOFT_RESET_PE_SRST_MASK                      0x00001000U
#define SAND_HAL_FE_PCI_SOFT_RESET_PE_SRST_SHIFT                     12
#define SAND_HAL_FE_PCI_SOFT_RESET_PE_SRST_MSB                       12
#define SAND_HAL_FE_PCI_SOFT_RESET_PE_SRST_LSB                       12
#define SAND_HAL_FE_PCI_SOFT_RESET_PE_SRST_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_SOFT_RESET_PE_SRST_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PCI_SOFT_RESET_PF_SRST_MASK                      0x00000800U
#define SAND_HAL_FE_PCI_SOFT_RESET_PF_SRST_SHIFT                     11
#define SAND_HAL_FE_PCI_SOFT_RESET_PF_SRST_MSB                       11
#define SAND_HAL_FE_PCI_SOFT_RESET_PF_SRST_LSB                       11
#define SAND_HAL_FE_PCI_SOFT_RESET_PF_SRST_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_SOFT_RESET_PF_SRST_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PCI_SOFT_RESET_PP_SRST_MASK                      0x00000400U
#define SAND_HAL_FE_PCI_SOFT_RESET_PP_SRST_SHIFT                     10
#define SAND_HAL_FE_PCI_SOFT_RESET_PP_SRST_MSB                       10
#define SAND_HAL_FE_PCI_SOFT_RESET_PP_SRST_LSB                       10
#define SAND_HAL_FE_PCI_SOFT_RESET_PP_SRST_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_SOFT_RESET_PP_SRST_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PCI_SOFT_RESET_SPI_100X_SRST_MASK                0x00000200U
#define SAND_HAL_FE_PCI_SOFT_RESET_SPI_100X_SRST_SHIFT               9
#define SAND_HAL_FE_PCI_SOFT_RESET_SPI_100X_SRST_MSB                 9
#define SAND_HAL_FE_PCI_SOFT_RESET_SPI_100X_SRST_LSB                 9
#define SAND_HAL_FE_PCI_SOFT_RESET_SPI_100X_SRST_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_SOFT_RESET_SPI_100X_SRST_DEFAULT             0x00000000U
#define SAND_HAL_FE_PCI_SOFT_RESET_SPI_100R_SRST_MASK                0x00000100U
#define SAND_HAL_FE_PCI_SOFT_RESET_SPI_100R_SRST_SHIFT               8
#define SAND_HAL_FE_PCI_SOFT_RESET_SPI_100R_SRST_MSB                 8
#define SAND_HAL_FE_PCI_SOFT_RESET_SPI_100R_SRST_LSB                 8
#define SAND_HAL_FE_PCI_SOFT_RESET_SPI_100R_SRST_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_SOFT_RESET_SPI_100R_SRST_DEFAULT             0x00000000U
#define SAND_HAL_FE_PCI_SOFT_RESET_SR_SRST_MASK                      0x00000080U
#define SAND_HAL_FE_PCI_SOFT_RESET_SR_SRST_SHIFT                     7
#define SAND_HAL_FE_PCI_SOFT_RESET_SR_SRST_MSB                       7
#define SAND_HAL_FE_PCI_SOFT_RESET_SR_SRST_LSB                       7
#define SAND_HAL_FE_PCI_SOFT_RESET_SR_SRST_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_SOFT_RESET_SR_SRST_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PCI_SOFT_RESET_ST_SRST_MASK                      0x00000040U
#define SAND_HAL_FE_PCI_SOFT_RESET_ST_SRST_SHIFT                     6
#define SAND_HAL_FE_PCI_SOFT_RESET_ST_SRST_MSB                       6
#define SAND_HAL_FE_PCI_SOFT_RESET_ST_SRST_LSB                       6
#define SAND_HAL_FE_PCI_SOFT_RESET_ST_SRST_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_SOFT_RESET_ST_SRST_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PCI_SOFT_RESET_SY_SRST_MASK                      0x00000020U
#define SAND_HAL_FE_PCI_SOFT_RESET_SY_SRST_SHIFT                     5
#define SAND_HAL_FE_PCI_SOFT_RESET_SY_SRST_MSB                       5
#define SAND_HAL_FE_PCI_SOFT_RESET_SY_SRST_LSB                       5
#define SAND_HAL_FE_PCI_SOFT_RESET_SY_SRST_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_SOFT_RESET_SY_SRST_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PCI_SOFT_RESET_TC_SRST_MASK                      0x00000010U
#define SAND_HAL_FE_PCI_SOFT_RESET_TC_SRST_SHIFT                     4
#define SAND_HAL_FE_PCI_SOFT_RESET_TC_SRST_MSB                       4
#define SAND_HAL_FE_PCI_SOFT_RESET_TC_SRST_LSB                       4
#define SAND_HAL_FE_PCI_SOFT_RESET_TC_SRST_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_SOFT_RESET_TC_SRST_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PCI_SOFT_RESET_TSCLK_SRST_MASK                   0x00000008U
#define SAND_HAL_FE_PCI_SOFT_RESET_TSCLK_SRST_SHIFT                  3
#define SAND_HAL_FE_PCI_SOFT_RESET_TSCLK_SRST_MSB                    3
#define SAND_HAL_FE_PCI_SOFT_RESET_TSCLK_SRST_LSB                    3
#define SAND_HAL_FE_PCI_SOFT_RESET_TSCLK_SRST_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_SOFT_RESET_TSCLK_SRST_DEFAULT                0x00000000U
#define SAND_HAL_FE_PCI_SOFT_RESET_UN_SRST_MASK                      0x00000004U
#define SAND_HAL_FE_PCI_SOFT_RESET_UN_SRST_SHIFT                     2
#define SAND_HAL_FE_PCI_SOFT_RESET_UN_SRST_MSB                       2
#define SAND_HAL_FE_PCI_SOFT_RESET_UN_SRST_LSB                       2
#define SAND_HAL_FE_PCI_SOFT_RESET_UN_SRST_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_SOFT_RESET_UN_SRST_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PCI_SOFT_RESET_VF_SRST_MASK                      0x00000002U
#define SAND_HAL_FE_PCI_SOFT_RESET_VF_SRST_SHIFT                     1
#define SAND_HAL_FE_PCI_SOFT_RESET_VF_SRST_MSB                       1
#define SAND_HAL_FE_PCI_SOFT_RESET_VF_SRST_LSB                       1
#define SAND_HAL_FE_PCI_SOFT_RESET_VF_SRST_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_SOFT_RESET_VF_SRST_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PCI_SOFT_RESET_PCI_SRST_MASK                     0x00000001U
#define SAND_HAL_FE_PCI_SOFT_RESET_PCI_SRST_SHIFT                    0
#define SAND_HAL_FE_PCI_SOFT_RESET_PCI_SRST_MSB                      0
#define SAND_HAL_FE_PCI_SOFT_RESET_PCI_SRST_LSB                      0
#define SAND_HAL_FE_PCI_SOFT_RESET_PCI_SRST_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_SOFT_RESET_PCI_SRST_DEFAULT                  0x00000000U

/* field level defines for Device: FE  Register: pci_scan_in */
#define SAND_HAL_FE_PCI_SCAN_IN_SCAN_IN_MASK                         0x0000ffffU
#define SAND_HAL_FE_PCI_SCAN_IN_SCAN_IN_SHIFT                        0
#define SAND_HAL_FE_PCI_SCAN_IN_SCAN_IN_MSB                          15
#define SAND_HAL_FE_PCI_SCAN_IN_SCAN_IN_LSB                          0
#define SAND_HAL_FE_PCI_SCAN_IN_SCAN_IN_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PCI_SCAN_IN_SCAN_IN_DEFAULT                      0x00000000U

/* field level defines for Device: FE  Register: pci_bist_ctl */
#define SAND_HAL_FE_PCI_BIST_CTL_BIST_ENB_MASK                       0x00000200U
#define SAND_HAL_FE_PCI_BIST_CTL_BIST_ENB_SHIFT                      9
#define SAND_HAL_FE_PCI_BIST_CTL_BIST_ENB_MSB                        9
#define SAND_HAL_FE_PCI_BIST_CTL_BIST_ENB_LSB                        9
#define SAND_HAL_FE_PCI_BIST_CTL_BIST_ENB_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_BIST_CTL_BIST_ENB_DEFAULT                    0x00000000U
#define SAND_HAL_FE_PCI_BIST_CTL_BIST_SETUP_1_MASK                   0x00000100U
#define SAND_HAL_FE_PCI_BIST_CTL_BIST_SETUP_1_SHIFT                  8
#define SAND_HAL_FE_PCI_BIST_CTL_BIST_SETUP_1_MSB                    8
#define SAND_HAL_FE_PCI_BIST_CTL_BIST_SETUP_1_LSB                    8
#define SAND_HAL_FE_PCI_BIST_CTL_BIST_SETUP_1_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_BIST_CTL_BIST_SETUP_1_DEFAULT                0x00000000U
#define SAND_HAL_FE_PCI_BIST_CTL_BIST_EN_ENCODE_MASK                 0x000000fcU
#define SAND_HAL_FE_PCI_BIST_CTL_BIST_EN_ENCODE_SHIFT                2
#define SAND_HAL_FE_PCI_BIST_CTL_BIST_EN_ENCODE_MSB                  7
#define SAND_HAL_FE_PCI_BIST_CTL_BIST_EN_ENCODE_LSB                  2
#define SAND_HAL_FE_PCI_BIST_CTL_BIST_EN_ENCODE_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PCI_BIST_CTL_BIST_EN_ENCODE_DEFAULT              0x00000000U
#define SAND_HAL_FE_PCI_BIST_CTL_BIST_GO_MASK                        0x00000002U
#define SAND_HAL_FE_PCI_BIST_CTL_BIST_GO_SHIFT                       1
#define SAND_HAL_FE_PCI_BIST_CTL_BIST_GO_MSB                         1
#define SAND_HAL_FE_PCI_BIST_CTL_BIST_GO_LSB                         1
#define SAND_HAL_FE_PCI_BIST_CTL_BIST_GO_TYPE                        (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PCI_BIST_CTL_BIST_GO_DEFAULT                     0x00000000U
#define SAND_HAL_FE_PCI_BIST_CTL_BIST_DONE_MASK                      0x00000001U
#define SAND_HAL_FE_PCI_BIST_CTL_BIST_DONE_SHIFT                     0
#define SAND_HAL_FE_PCI_BIST_CTL_BIST_DONE_MSB                       0
#define SAND_HAL_FE_PCI_BIST_CTL_BIST_DONE_LSB                       0
#define SAND_HAL_FE_PCI_BIST_CTL_BIST_DONE_TYPE                      (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PCI_BIST_CTL_BIST_DONE_DEFAULT                   0x00000000U

/* field level defines for Device: FE  Register: pci_state_debug */
#define SAND_HAL_FE_PCI_STATE_DEBUG_QSTAT_STATE_MASK                 0x07000000U
#define SAND_HAL_FE_PCI_STATE_DEBUG_QSTAT_STATE_SHIFT                24
#define SAND_HAL_FE_PCI_STATE_DEBUG_QSTAT_STATE_MSB                  26
#define SAND_HAL_FE_PCI_STATE_DEBUG_QSTAT_STATE_LSB                  24
#define SAND_HAL_FE_PCI_STATE_DEBUG_QSTAT_STATE_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PCI_STATE_DEBUG_QSTAT_STATE_DEFAULT              0x00000000U
#define SAND_HAL_FE_PCI_STATE_DEBUG_UN_STATE_MASK                    0x00700000U
#define SAND_HAL_FE_PCI_STATE_DEBUG_UN_STATE_SHIFT                   20
#define SAND_HAL_FE_PCI_STATE_DEBUG_UN_STATE_MSB                     22
#define SAND_HAL_FE_PCI_STATE_DEBUG_UN_STATE_LSB                     20
#define SAND_HAL_FE_PCI_STATE_DEBUG_UN_STATE_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PCI_STATE_DEBUG_UN_STATE_DEFAULT                 0x00000000U
#define SAND_HAL_FE_PCI_STATE_DEBUG_PE_STATE_MASK                    0x00070000U
#define SAND_HAL_FE_PCI_STATE_DEBUG_PE_STATE_SHIFT                   16
#define SAND_HAL_FE_PCI_STATE_DEBUG_PE_STATE_MSB                     18
#define SAND_HAL_FE_PCI_STATE_DEBUG_PE_STATE_LSB                     16
#define SAND_HAL_FE_PCI_STATE_DEBUG_PE_STATE_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PCI_STATE_DEBUG_PE_STATE_DEFAULT                 0x00000000U
#define SAND_HAL_FE_PCI_STATE_DEBUG_PF_STATE_MASK                    0x00007000U
#define SAND_HAL_FE_PCI_STATE_DEBUG_PF_STATE_SHIFT                   12
#define SAND_HAL_FE_PCI_STATE_DEBUG_PF_STATE_MSB                     14
#define SAND_HAL_FE_PCI_STATE_DEBUG_PF_STATE_LSB                     12
#define SAND_HAL_FE_PCI_STATE_DEBUG_PF_STATE_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PCI_STATE_DEBUG_PF_STATE_DEFAULT                 0x00000000U
#define SAND_HAL_FE_PCI_STATE_DEBUG_PC_STATE_MASK                    0x00000700U
#define SAND_HAL_FE_PCI_STATE_DEBUG_PC_STATE_SHIFT                   8
#define SAND_HAL_FE_PCI_STATE_DEBUG_PC_STATE_MSB                     10
#define SAND_HAL_FE_PCI_STATE_DEBUG_PC_STATE_LSB                     8
#define SAND_HAL_FE_PCI_STATE_DEBUG_PC_STATE_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PCI_STATE_DEBUG_PC_STATE_DEFAULT                 0x00000000U
#define SAND_HAL_FE_PCI_STATE_DEBUG_CII_STATE_MASK                   0x00000030U
#define SAND_HAL_FE_PCI_STATE_DEBUG_CII_STATE_SHIFT                  4
#define SAND_HAL_FE_PCI_STATE_DEBUG_CII_STATE_MSB                    5
#define SAND_HAL_FE_PCI_STATE_DEBUG_CII_STATE_LSB                    4
#define SAND_HAL_FE_PCI_STATE_DEBUG_CII_STATE_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PCI_STATE_DEBUG_CII_STATE_DEFAULT                0x00000000U
#define SAND_HAL_FE_PCI_STATE_DEBUG_ARBITER_STATE_MASK               0x0000000fU
#define SAND_HAL_FE_PCI_STATE_DEBUG_ARBITER_STATE_SHIFT              0
#define SAND_HAL_FE_PCI_STATE_DEBUG_ARBITER_STATE_MSB                3
#define SAND_HAL_FE_PCI_STATE_DEBUG_ARBITER_STATE_LSB                0
#define SAND_HAL_FE_PCI_STATE_DEBUG_ARBITER_STATE_TYPE               (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PCI_STATE_DEBUG_ARBITER_STATE_DEFAULT            0x00000000U

/* field level defines for Device: FE  Register: sy_config */
#define SAND_HAL_FE_SY_CONFIG_SYNC_ENB_DM_MASK                       0x00200000U
#define SAND_HAL_FE_SY_CONFIG_SYNC_ENB_DM_SHIFT                      21
#define SAND_HAL_FE_SY_CONFIG_SYNC_ENB_DM_MSB                        21
#define SAND_HAL_FE_SY_CONFIG_SYNC_ENB_DM_LSB                        21
#define SAND_HAL_FE_SY_CONFIG_SYNC_ENB_DM_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SY_CONFIG_SYNC_ENB_DM_DEFAULT                    0x00000000U
#define SAND_HAL_FE_SY_CONFIG_SYNC_ENB_PKTE_MASK                     0x00100000U
#define SAND_HAL_FE_SY_CONFIG_SYNC_ENB_PKTE_SHIFT                    20
#define SAND_HAL_FE_SY_CONFIG_SYNC_ENB_PKTE_MSB                      20
#define SAND_HAL_FE_SY_CONFIG_SYNC_ENB_PKTE_LSB                      20
#define SAND_HAL_FE_SY_CONFIG_SYNC_ENB_PKTE_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SY_CONFIG_SYNC_ENB_PKTE_DEFAULT                  0x00000000U
#define SAND_HAL_FE_SY_CONFIG_SYNC_ENB_PKTC_MASK                     0x00080000U
#define SAND_HAL_FE_SY_CONFIG_SYNC_ENB_PKTC_SHIFT                    19
#define SAND_HAL_FE_SY_CONFIG_SYNC_ENB_PKTC_MSB                      19
#define SAND_HAL_FE_SY_CONFIG_SYNC_ENB_PKTC_LSB                      19
#define SAND_HAL_FE_SY_CONFIG_SYNC_ENB_PKTC_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SY_CONFIG_SYNC_ENB_PKTC_DEFAULT                  0x00000000U
#define SAND_HAL_FE_SY_CONFIG_SYNC_ENB_PKTF_MASK                     0x00040000U
#define SAND_HAL_FE_SY_CONFIG_SYNC_ENB_PKTF_SHIFT                    18
#define SAND_HAL_FE_SY_CONFIG_SYNC_ENB_PKTF_MSB                      18
#define SAND_HAL_FE_SY_CONFIG_SYNC_ENB_PKTF_LSB                      18
#define SAND_HAL_FE_SY_CONFIG_SYNC_ENB_PKTF_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SY_CONFIG_SYNC_ENB_PKTF_DEFAULT                  0x00000000U
#define SAND_HAL_FE_SY_CONFIG_SYNC_ENB_MIF_MASK                      0x00020000U
#define SAND_HAL_FE_SY_CONFIG_SYNC_ENB_MIF_SHIFT                     17
#define SAND_HAL_FE_SY_CONFIG_SYNC_ENB_MIF_MSB                       17
#define SAND_HAL_FE_SY_CONFIG_SYNC_ENB_MIF_LSB                       17
#define SAND_HAL_FE_SY_CONFIG_SYNC_ENB_MIF_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SY_CONFIG_SYNC_ENB_MIF_DEFAULT                   0x00000000U
#define SAND_HAL_FE_SY_CONFIG_SYNC_ENB_VFF_MASK                      0x00010000U
#define SAND_HAL_FE_SY_CONFIG_SYNC_ENB_VFF_SHIFT                     16
#define SAND_HAL_FE_SY_CONFIG_SYNC_ENB_VFF_MSB                       16
#define SAND_HAL_FE_SY_CONFIG_SYNC_ENB_VFF_LSB                       16
#define SAND_HAL_FE_SY_CONFIG_SYNC_ENB_VFF_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SY_CONFIG_SYNC_ENB_VFF_DEFAULT                   0x00000000U
#define SAND_HAL_FE_SY_CONFIG_SYNC_STB_DM_MASK                       0x00002000U
#define SAND_HAL_FE_SY_CONFIG_SYNC_STB_DM_SHIFT                      13
#define SAND_HAL_FE_SY_CONFIG_SYNC_STB_DM_MSB                        13
#define SAND_HAL_FE_SY_CONFIG_SYNC_STB_DM_LSB                        13
#define SAND_HAL_FE_SY_CONFIG_SYNC_STB_DM_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SY_CONFIG_SYNC_STB_DM_DEFAULT                    0x00000000U
#define SAND_HAL_FE_SY_CONFIG_SYNC_STB_PKTE_MASK                     0x00001000U
#define SAND_HAL_FE_SY_CONFIG_SYNC_STB_PKTE_SHIFT                    12
#define SAND_HAL_FE_SY_CONFIG_SYNC_STB_PKTE_MSB                      12
#define SAND_HAL_FE_SY_CONFIG_SYNC_STB_PKTE_LSB                      12
#define SAND_HAL_FE_SY_CONFIG_SYNC_STB_PKTE_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SY_CONFIG_SYNC_STB_PKTE_DEFAULT                  0x00000000U
#define SAND_HAL_FE_SY_CONFIG_SYNC_STB_PKTC_MASK                     0x00000800U
#define SAND_HAL_FE_SY_CONFIG_SYNC_STB_PKTC_SHIFT                    11
#define SAND_HAL_FE_SY_CONFIG_SYNC_STB_PKTC_MSB                      11
#define SAND_HAL_FE_SY_CONFIG_SYNC_STB_PKTC_LSB                      11
#define SAND_HAL_FE_SY_CONFIG_SYNC_STB_PKTC_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SY_CONFIG_SYNC_STB_PKTC_DEFAULT                  0x00000000U
#define SAND_HAL_FE_SY_CONFIG_SYNC_STB_PKTF_MASK                     0x00000400U
#define SAND_HAL_FE_SY_CONFIG_SYNC_STB_PKTF_SHIFT                    10
#define SAND_HAL_FE_SY_CONFIG_SYNC_STB_PKTF_MSB                      10
#define SAND_HAL_FE_SY_CONFIG_SYNC_STB_PKTF_LSB                      10
#define SAND_HAL_FE_SY_CONFIG_SYNC_STB_PKTF_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SY_CONFIG_SYNC_STB_PKTF_DEFAULT                  0x00000000U
#define SAND_HAL_FE_SY_CONFIG_SYNC_STB_MIF_MASK                      0x00000200U
#define SAND_HAL_FE_SY_CONFIG_SYNC_STB_MIF_SHIFT                     9
#define SAND_HAL_FE_SY_CONFIG_SYNC_STB_MIF_MSB                       9
#define SAND_HAL_FE_SY_CONFIG_SYNC_STB_MIF_LSB                       9
#define SAND_HAL_FE_SY_CONFIG_SYNC_STB_MIF_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SY_CONFIG_SYNC_STB_MIF_DEFAULT                   0x00000000U
#define SAND_HAL_FE_SY_CONFIG_SYNC_STB_VFF_MASK                      0x00000100U
#define SAND_HAL_FE_SY_CONFIG_SYNC_STB_VFF_SHIFT                     8
#define SAND_HAL_FE_SY_CONFIG_SYNC_STB_VFF_MSB                       8
#define SAND_HAL_FE_SY_CONFIG_SYNC_STB_VFF_LSB                       8
#define SAND_HAL_FE_SY_CONFIG_SYNC_STB_VFF_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SY_CONFIG_SYNC_STB_VFF_DEFAULT                   0x00000000U
#define SAND_HAL_FE_SY_CONFIG_EPOCH_MASK                             0x000000ffU
#define SAND_HAL_FE_SY_CONFIG_EPOCH_SHIFT                            0
#define SAND_HAL_FE_SY_CONFIG_EPOCH_MSB                              7
#define SAND_HAL_FE_SY_CONFIG_EPOCH_LSB                              0
#define SAND_HAL_FE_SY_CONFIG_EPOCH_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SY_CONFIG_EPOCH_DEFAULT                          0x00000000U

/* field level defines for Device: FE  Register: sy_offset0 */
#define SAND_HAL_FE_SY_OFFSET0_SYNC_PKTC_OFFSET_MASK                 0xff000000U
#define SAND_HAL_FE_SY_OFFSET0_SYNC_PKTC_OFFSET_SHIFT                24
#define SAND_HAL_FE_SY_OFFSET0_SYNC_PKTC_OFFSET_MSB                  31
#define SAND_HAL_FE_SY_OFFSET0_SYNC_PKTC_OFFSET_LSB                  24
#define SAND_HAL_FE_SY_OFFSET0_SYNC_PKTC_OFFSET_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SY_OFFSET0_SYNC_PKTC_OFFSET_DEFAULT              0x00000000U
#define SAND_HAL_FE_SY_OFFSET0_SYNC_PKTF_OFFSET_MASK                 0x00ff0000U
#define SAND_HAL_FE_SY_OFFSET0_SYNC_PKTF_OFFSET_SHIFT                16
#define SAND_HAL_FE_SY_OFFSET0_SYNC_PKTF_OFFSET_MSB                  23
#define SAND_HAL_FE_SY_OFFSET0_SYNC_PKTF_OFFSET_LSB                  16
#define SAND_HAL_FE_SY_OFFSET0_SYNC_PKTF_OFFSET_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SY_OFFSET0_SYNC_PKTF_OFFSET_DEFAULT              0x00000000U
#define SAND_HAL_FE_SY_OFFSET0_SYNC_MIF_OFFSET_MASK                  0x0000ff00U
#define SAND_HAL_FE_SY_OFFSET0_SYNC_MIF_OFFSET_SHIFT                 8
#define SAND_HAL_FE_SY_OFFSET0_SYNC_MIF_OFFSET_MSB                   15
#define SAND_HAL_FE_SY_OFFSET0_SYNC_MIF_OFFSET_LSB                   8
#define SAND_HAL_FE_SY_OFFSET0_SYNC_MIF_OFFSET_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SY_OFFSET0_SYNC_MIF_OFFSET_DEFAULT               0x00000000U
#define SAND_HAL_FE_SY_OFFSET0_SYNC_VFF_OFFSET_MASK                  0x000000ffU
#define SAND_HAL_FE_SY_OFFSET0_SYNC_VFF_OFFSET_SHIFT                 0
#define SAND_HAL_FE_SY_OFFSET0_SYNC_VFF_OFFSET_MSB                   7
#define SAND_HAL_FE_SY_OFFSET0_SYNC_VFF_OFFSET_LSB                   0
#define SAND_HAL_FE_SY_OFFSET0_SYNC_VFF_OFFSET_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SY_OFFSET0_SYNC_VFF_OFFSET_DEFAULT               0x00000000U

/* field level defines for Device: FE  Register: sy_offset1 */
#define SAND_HAL_FE_SY_OFFSET1_SYNC_UN_OFFSET_MASK                   0x0000ff00U
#define SAND_HAL_FE_SY_OFFSET1_SYNC_UN_OFFSET_SHIFT                  8
#define SAND_HAL_FE_SY_OFFSET1_SYNC_UN_OFFSET_MSB                    15
#define SAND_HAL_FE_SY_OFFSET1_SYNC_UN_OFFSET_LSB                    8
#define SAND_HAL_FE_SY_OFFSET1_SYNC_UN_OFFSET_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SY_OFFSET1_SYNC_UN_OFFSET_DEFAULT                0x00000000U
#define SAND_HAL_FE_SY_OFFSET1_SYNC_PKTE_OFFSET_MASK                 0x000000ffU
#define SAND_HAL_FE_SY_OFFSET1_SYNC_PKTE_OFFSET_SHIFT                0
#define SAND_HAL_FE_SY_OFFSET1_SYNC_PKTE_OFFSET_MSB                  7
#define SAND_HAL_FE_SY_OFFSET1_SYNC_PKTE_OFFSET_LSB                  0
#define SAND_HAL_FE_SY_OFFSET1_SYNC_PKTE_OFFSET_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SY_OFFSET1_SYNC_PKTE_OFFSET_DEFAULT              0x00000000U

/* field level defines for Device: FE  Register: un_config */
#define SAND_HAL_FE_UN_CONFIG_COPY_PORT_MASK                         0xffff0000U
#define SAND_HAL_FE_UN_CONFIG_COPY_PORT_SHIFT                        16
#define SAND_HAL_FE_UN_CONFIG_COPY_PORT_MSB                          31
#define SAND_HAL_FE_UN_CONFIG_COPY_PORT_LSB                          16
#define SAND_HAL_FE_UN_CONFIG_COPY_PORT_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_CONFIG_COPY_PORT_DEFAULT                      0x00000000U
#define SAND_HAL_FE_UN_CONFIG_ADD_ROUTE_HDR_MASK                     0x00000002U
#define SAND_HAL_FE_UN_CONFIG_ADD_ROUTE_HDR_SHIFT                    1
#define SAND_HAL_FE_UN_CONFIG_ADD_ROUTE_HDR_MSB                      1
#define SAND_HAL_FE_UN_CONFIG_ADD_ROUTE_HDR_LSB                      1
#define SAND_HAL_FE_UN_CONFIG_ADD_ROUTE_HDR_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_CONFIG_ADD_ROUTE_HDR_DEFAULT                  0x00000000U
#define SAND_HAL_FE_UN_CONFIG_UN_ENB_MASK                            0x00000001U
#define SAND_HAL_FE_UN_CONFIG_UN_ENB_SHIFT                           0
#define SAND_HAL_FE_UN_CONFIG_UN_ENB_MSB                             0
#define SAND_HAL_FE_UN_CONFIG_UN_ENB_LSB                             0
#define SAND_HAL_FE_UN_CONFIG_UN_ENB_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_CONFIG_UN_ENB_DEFAULT                         0x00000000U

/* field level defines for Device: FE  Register: un_port_config */
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P15_MASK                  0x00008000U
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P15_SHIFT                 15
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P15_MSB                   15
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P15_LSB                   15
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P15_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P15_DEFAULT               0x00000000U
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P14_MASK                  0x00004000U
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P14_SHIFT                 14
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P14_MSB                   14
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P14_LSB                   14
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P14_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P14_DEFAULT               0x00000000U
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P13_MASK                  0x00002000U
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P13_SHIFT                 13
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P13_MSB                   13
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P13_LSB                   13
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P13_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P13_DEFAULT               0x00000000U
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P12_MASK                  0x00001000U
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P12_SHIFT                 12
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P12_MSB                   12
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P12_LSB                   12
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P12_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P12_DEFAULT               0x00000000U
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P11_MASK                  0x00000800U
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P11_SHIFT                 11
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P11_MSB                   11
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P11_LSB                   11
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P11_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P11_DEFAULT               0x00000000U
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P10_MASK                  0x00000400U
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P10_SHIFT                 10
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P10_MSB                   10
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P10_LSB                   10
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P10_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P10_DEFAULT               0x00000000U
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P9_MASK                   0x00000200U
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P9_SHIFT                  9
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P9_MSB                    9
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P9_LSB                    9
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P9_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P9_DEFAULT                0x00000000U
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P8_MASK                   0x00000100U
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P8_SHIFT                  8
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P8_MSB                    8
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P8_LSB                    8
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P8_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P8_DEFAULT                0x00000000U
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P7_MASK                   0x00000080U
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P7_SHIFT                  7
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P7_MSB                    7
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P7_LSB                    7
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P7_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P7_DEFAULT                0x00000000U
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P6_MASK                   0x00000040U
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P6_SHIFT                  6
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P6_MSB                    6
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P6_LSB                    6
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P6_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P6_DEFAULT                0x00000000U
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P5_MASK                   0x00000020U
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P5_SHIFT                  5
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P5_MSB                    5
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P5_LSB                    5
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P5_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P5_DEFAULT                0x00000000U
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P4_MASK                   0x00000010U
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P4_SHIFT                  4
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P4_MSB                    4
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P4_LSB                    4
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P4_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P4_DEFAULT                0x00000000U
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P3_MASK                   0x00000008U
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P3_SHIFT                  3
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P3_MSB                    3
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P3_LSB                    3
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P3_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P3_DEFAULT                0x00000000U
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P2_MASK                   0x00000004U
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P2_SHIFT                  2
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P2_MSB                    2
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P2_LSB                    2
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P2_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P2_DEFAULT                0x00000000U
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P1_MASK                   0x00000002U
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P1_SHIFT                  1
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P1_MSB                    1
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P1_LSB                    1
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P1_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P1_DEFAULT                0x00000000U
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P0_MASK                   0x00000001U
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P0_SHIFT                  0
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P0_MSB                    0
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P0_LSB                    0
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P0_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_PORT_CONFIG_UN_PORT_P0_DEFAULT                0x00000000U

/* field level defines for Device: FE  Register: un_rec_access_ctl */
#define SAND_HAL_FE_UN_REC_ACCESS_CTL_UN_REC_ACK_MASK                0x80000000U
#define SAND_HAL_FE_UN_REC_ACCESS_CTL_UN_REC_ACK_SHIFT               31
#define SAND_HAL_FE_UN_REC_ACCESS_CTL_UN_REC_ACK_MSB                 31
#define SAND_HAL_FE_UN_REC_ACCESS_CTL_UN_REC_ACK_LSB                 31
#define SAND_HAL_FE_UN_REC_ACCESS_CTL_UN_REC_ACK_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_UN_REC_ACCESS_CTL_UN_REC_ACK_DEFAULT             0x00000000U
#define SAND_HAL_FE_UN_REC_ACCESS_CTL_UN_REC_REQ_MASK                0x40000000U
#define SAND_HAL_FE_UN_REC_ACCESS_CTL_UN_REC_REQ_SHIFT               30
#define SAND_HAL_FE_UN_REC_ACCESS_CTL_UN_REC_REQ_MSB                 30
#define SAND_HAL_FE_UN_REC_ACCESS_CTL_UN_REC_REQ_LSB                 30
#define SAND_HAL_FE_UN_REC_ACCESS_CTL_UN_REC_REQ_TYPE                (SAND_HAL_TYPE_PUNCH)
#define SAND_HAL_FE_UN_REC_ACCESS_CTL_UN_REC_REQ_DEFAULT             0x00000000U
#define SAND_HAL_FE_UN_REC_ACCESS_CTL_UN_REC_R_WN_MASK               0x20000000U
#define SAND_HAL_FE_UN_REC_ACCESS_CTL_UN_REC_R_WN_SHIFT              29
#define SAND_HAL_FE_UN_REC_ACCESS_CTL_UN_REC_R_WN_MSB                29
#define SAND_HAL_FE_UN_REC_ACCESS_CTL_UN_REC_R_WN_LSB                29
#define SAND_HAL_FE_UN_REC_ACCESS_CTL_UN_REC_R_WN_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_REC_ACCESS_CTL_UN_REC_R_WN_DEFAULT            0x00000000U
#define SAND_HAL_FE_UN_REC_ACCESS_CTL_UN_REC_ADR_MASK                0x00000007U
#define SAND_HAL_FE_UN_REC_ACCESS_CTL_UN_REC_ADR_SHIFT               0
#define SAND_HAL_FE_UN_REC_ACCESS_CTL_UN_REC_ADR_MSB                 2
#define SAND_HAL_FE_UN_REC_ACCESS_CTL_UN_REC_ADR_LSB                 0
#define SAND_HAL_FE_UN_REC_ACCESS_CTL_UN_REC_ADR_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_REC_ACCESS_CTL_UN_REC_ADR_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: un_rec_access_interrupt */
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_UN_REC_ENQ_MASK          0x00000200U
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_UN_REC_ENQ_SHIFT         9
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_UN_REC_ENQ_MSB           9
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_UN_REC_ENQ_LSB           9
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_UN_REC_ENQ_TYPE          (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_UN_REC_ENQ_DEFAULT       0x00000000U
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_UN_REC_OVFL_MASK         0x00000100U
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_UN_REC_OVFL_SHIFT        8
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_UN_REC_OVFL_MSB          8
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_UN_REC_OVFL_LSB          8
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_UN_REC_OVFL_TYPE         (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_UN_REC_OVFL_DEFAULT      0x00000000U
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_UN_REC_NUM_ENTRIES_MASK  0x000000f0U
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_UN_REC_NUM_ENTRIES_SHIFT 4
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_UN_REC_NUM_ENTRIES_MSB   7
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_UN_REC_NUM_ENTRIES_LSB   4
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_UN_REC_NUM_ENTRIES_TYPE  (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_UN_REC_NUM_ENTRIES_DEFAULT 0x00000000U
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_UN_REC_POP_MASK          0x00000001U
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_UN_REC_POP_SHIFT         0
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_UN_REC_POP_MSB           0
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_UN_REC_POP_LSB           0
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_UN_REC_POP_TYPE          (SAND_HAL_TYPE_PUNCH)
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_UN_REC_POP_DEFAULT       0x00000000U

/* field level defines for Device: FE  Register: un_rec_access_interrupt_mask */
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_MASK_UN_REC_ENQ_DISINT_MASK 0x00000200U
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_MASK_UN_REC_ENQ_DISINT_SHIFT 9
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_MASK_UN_REC_ENQ_DISINT_MSB 9
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_MASK_UN_REC_ENQ_DISINT_LSB 9
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_MASK_UN_REC_ENQ_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_MASK_UN_REC_ENQ_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_MASK_UN_REC_OVFL_DISINT_MASK 0x00000100U
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_MASK_UN_REC_OVFL_DISINT_SHIFT 8
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_MASK_UN_REC_OVFL_DISINT_MSB 8
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_MASK_UN_REC_OVFL_DISINT_LSB 8
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_MASK_UN_REC_OVFL_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_MASK_UN_REC_OVFL_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_MASK_UN_REC_NUM_ENTRIES_DISINT_MASK 0x000000f0U
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_MASK_UN_REC_NUM_ENTRIES_DISINT_SHIFT 4
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_MASK_UN_REC_NUM_ENTRIES_DISINT_MSB 7
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_MASK_UN_REC_NUM_ENTRIES_DISINT_LSB 4
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_MASK_UN_REC_NUM_ENTRIES_DISINT_TYPE (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_MASK_UN_REC_NUM_ENTRIES_DISINT_DEFAULT 0x0000000fU
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_MASK_UN_REC_POP_DISINT_MASK 0x00000001U
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_MASK_UN_REC_POP_DISINT_SHIFT 0
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_MASK_UN_REC_POP_DISINT_MSB 0
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_MASK_UN_REC_POP_DISINT_LSB 0
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_MASK_UN_REC_POP_DISINT_TYPE (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_UN_REC_ACCESS_INTERRUPT_MASK_UN_REC_POP_DISINT_DEFAULT 0x00000001U

/* field level defines for Device: FE  Register: un_rec_access_data0 */
#define SAND_HAL_FE_UN_REC_ACCESS_DATA0_UN_REC_DATA0_MASK            0xffffffffU
#define SAND_HAL_FE_UN_REC_ACCESS_DATA0_UN_REC_DATA0_SHIFT           0
#define SAND_HAL_FE_UN_REC_ACCESS_DATA0_UN_REC_DATA0_MSB             31
#define SAND_HAL_FE_UN_REC_ACCESS_DATA0_UN_REC_DATA0_LSB             0
#define SAND_HAL_FE_UN_REC_ACCESS_DATA0_UN_REC_DATA0_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_UN_REC_ACCESS_DATA0_UN_REC_DATA0_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: un_rec_access_data1 */
#define SAND_HAL_FE_UN_REC_ACCESS_DATA1_UN_REC_DATA1_MASK            0xffffffffU
#define SAND_HAL_FE_UN_REC_ACCESS_DATA1_UN_REC_DATA1_SHIFT           0
#define SAND_HAL_FE_UN_REC_ACCESS_DATA1_UN_REC_DATA1_MSB             31
#define SAND_HAL_FE_UN_REC_ACCESS_DATA1_UN_REC_DATA1_LSB             0
#define SAND_HAL_FE_UN_REC_ACCESS_DATA1_UN_REC_DATA1_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_UN_REC_ACCESS_DATA1_UN_REC_DATA1_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: un_rec_access_data2 */
#define SAND_HAL_FE_UN_REC_ACCESS_DATA2_UN_REC_DATA2_MASK            0xffffffffU
#define SAND_HAL_FE_UN_REC_ACCESS_DATA2_UN_REC_DATA2_SHIFT           0
#define SAND_HAL_FE_UN_REC_ACCESS_DATA2_UN_REC_DATA2_MSB             31
#define SAND_HAL_FE_UN_REC_ACCESS_DATA2_UN_REC_DATA2_LSB             0
#define SAND_HAL_FE_UN_REC_ACCESS_DATA2_UN_REC_DATA2_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_UN_REC_ACCESS_DATA2_UN_REC_DATA2_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: un_rec_access_data3 */
#define SAND_HAL_FE_UN_REC_ACCESS_DATA3_UN_REC_DATA3_MASK            0xffffffffU
#define SAND_HAL_FE_UN_REC_ACCESS_DATA3_UN_REC_DATA3_SHIFT           0
#define SAND_HAL_FE_UN_REC_ACCESS_DATA3_UN_REC_DATA3_MSB             31
#define SAND_HAL_FE_UN_REC_ACCESS_DATA3_UN_REC_DATA3_LSB             0
#define SAND_HAL_FE_UN_REC_ACCESS_DATA3_UN_REC_DATA3_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_UN_REC_ACCESS_DATA3_UN_REC_DATA3_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: un_p0hdr_fifo_config */
#define SAND_HAL_FE_UN_P0HDR_FIFO_CONFIG_P00_TOP_MASK                0x0000ff00U
#define SAND_HAL_FE_UN_P0HDR_FIFO_CONFIG_P00_TOP_SHIFT               8
#define SAND_HAL_FE_UN_P0HDR_FIFO_CONFIG_P00_TOP_MSB                 15
#define SAND_HAL_FE_UN_P0HDR_FIFO_CONFIG_P00_TOP_LSB                 8
#define SAND_HAL_FE_UN_P0HDR_FIFO_CONFIG_P00_TOP_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_P0HDR_FIFO_CONFIG_P00_TOP_DEFAULT             0x00000000U
#define SAND_HAL_FE_UN_P0HDR_FIFO_CONFIG_P00_BOTTOM_MASK             0x000000ffU
#define SAND_HAL_FE_UN_P0HDR_FIFO_CONFIG_P00_BOTTOM_SHIFT            0
#define SAND_HAL_FE_UN_P0HDR_FIFO_CONFIG_P00_BOTTOM_MSB              7
#define SAND_HAL_FE_UN_P0HDR_FIFO_CONFIG_P00_BOTTOM_LSB              0
#define SAND_HAL_FE_UN_P0HDR_FIFO_CONFIG_P00_BOTTOM_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_P0HDR_FIFO_CONFIG_P00_BOTTOM_DEFAULT          0x00000000U

/* field level defines for Device: FE  Register: un_p1hdr_fifo_config */
#define SAND_HAL_FE_UN_P1HDR_FIFO_CONFIG_P01_TOP_MASK                0x0000ff00U
#define SAND_HAL_FE_UN_P1HDR_FIFO_CONFIG_P01_TOP_SHIFT               8
#define SAND_HAL_FE_UN_P1HDR_FIFO_CONFIG_P01_TOP_MSB                 15
#define SAND_HAL_FE_UN_P1HDR_FIFO_CONFIG_P01_TOP_LSB                 8
#define SAND_HAL_FE_UN_P1HDR_FIFO_CONFIG_P01_TOP_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_P1HDR_FIFO_CONFIG_P01_TOP_DEFAULT             0x00000000U
#define SAND_HAL_FE_UN_P1HDR_FIFO_CONFIG_P01_BOTTOM_MASK             0x000000ffU
#define SAND_HAL_FE_UN_P1HDR_FIFO_CONFIG_P01_BOTTOM_SHIFT            0
#define SAND_HAL_FE_UN_P1HDR_FIFO_CONFIG_P01_BOTTOM_MSB              7
#define SAND_HAL_FE_UN_P1HDR_FIFO_CONFIG_P01_BOTTOM_LSB              0
#define SAND_HAL_FE_UN_P1HDR_FIFO_CONFIG_P01_BOTTOM_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_P1HDR_FIFO_CONFIG_P01_BOTTOM_DEFAULT          0x00000000U

/* field level defines for Device: FE  Register: un_p2hdr_fifo_config */
#define SAND_HAL_FE_UN_P2HDR_FIFO_CONFIG_P02_TOP_MASK                0x0000ff00U
#define SAND_HAL_FE_UN_P2HDR_FIFO_CONFIG_P02_TOP_SHIFT               8
#define SAND_HAL_FE_UN_P2HDR_FIFO_CONFIG_P02_TOP_MSB                 15
#define SAND_HAL_FE_UN_P2HDR_FIFO_CONFIG_P02_TOP_LSB                 8
#define SAND_HAL_FE_UN_P2HDR_FIFO_CONFIG_P02_TOP_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_P2HDR_FIFO_CONFIG_P02_TOP_DEFAULT             0x00000000U
#define SAND_HAL_FE_UN_P2HDR_FIFO_CONFIG_P02_BOTTOM_MASK             0x000000ffU
#define SAND_HAL_FE_UN_P2HDR_FIFO_CONFIG_P02_BOTTOM_SHIFT            0
#define SAND_HAL_FE_UN_P2HDR_FIFO_CONFIG_P02_BOTTOM_MSB              7
#define SAND_HAL_FE_UN_P2HDR_FIFO_CONFIG_P02_BOTTOM_LSB              0
#define SAND_HAL_FE_UN_P2HDR_FIFO_CONFIG_P02_BOTTOM_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_P2HDR_FIFO_CONFIG_P02_BOTTOM_DEFAULT          0x00000000U

/* field level defines for Device: FE  Register: un_p3hdr_fifo_config */
#define SAND_HAL_FE_UN_P3HDR_FIFO_CONFIG_P03_TOP_MASK                0x0000ff00U
#define SAND_HAL_FE_UN_P3HDR_FIFO_CONFIG_P03_TOP_SHIFT               8
#define SAND_HAL_FE_UN_P3HDR_FIFO_CONFIG_P03_TOP_MSB                 15
#define SAND_HAL_FE_UN_P3HDR_FIFO_CONFIG_P03_TOP_LSB                 8
#define SAND_HAL_FE_UN_P3HDR_FIFO_CONFIG_P03_TOP_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_P3HDR_FIFO_CONFIG_P03_TOP_DEFAULT             0x00000000U
#define SAND_HAL_FE_UN_P3HDR_FIFO_CONFIG_P03_BOTTOM_MASK             0x000000ffU
#define SAND_HAL_FE_UN_P3HDR_FIFO_CONFIG_P03_BOTTOM_SHIFT            0
#define SAND_HAL_FE_UN_P3HDR_FIFO_CONFIG_P03_BOTTOM_MSB              7
#define SAND_HAL_FE_UN_P3HDR_FIFO_CONFIG_P03_BOTTOM_LSB              0
#define SAND_HAL_FE_UN_P3HDR_FIFO_CONFIG_P03_BOTTOM_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_P3HDR_FIFO_CONFIG_P03_BOTTOM_DEFAULT          0x00000000U

/* field level defines for Device: FE  Register: un_p4hdr_fifo_config */
#define SAND_HAL_FE_UN_P4HDR_FIFO_CONFIG_P04_TOP_MASK                0x0000ff00U
#define SAND_HAL_FE_UN_P4HDR_FIFO_CONFIG_P04_TOP_SHIFT               8
#define SAND_HAL_FE_UN_P4HDR_FIFO_CONFIG_P04_TOP_MSB                 15
#define SAND_HAL_FE_UN_P4HDR_FIFO_CONFIG_P04_TOP_LSB                 8
#define SAND_HAL_FE_UN_P4HDR_FIFO_CONFIG_P04_TOP_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_P4HDR_FIFO_CONFIG_P04_TOP_DEFAULT             0x00000000U
#define SAND_HAL_FE_UN_P4HDR_FIFO_CONFIG_P04_BOTTOM_MASK             0x000000ffU
#define SAND_HAL_FE_UN_P4HDR_FIFO_CONFIG_P04_BOTTOM_SHIFT            0
#define SAND_HAL_FE_UN_P4HDR_FIFO_CONFIG_P04_BOTTOM_MSB              7
#define SAND_HAL_FE_UN_P4HDR_FIFO_CONFIG_P04_BOTTOM_LSB              0
#define SAND_HAL_FE_UN_P4HDR_FIFO_CONFIG_P04_BOTTOM_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_P4HDR_FIFO_CONFIG_P04_BOTTOM_DEFAULT          0x00000000U

/* field level defines for Device: FE  Register: un_p5hdr_fifo_config */
#define SAND_HAL_FE_UN_P5HDR_FIFO_CONFIG_P05_TOP_MASK                0x0000ff00U
#define SAND_HAL_FE_UN_P5HDR_FIFO_CONFIG_P05_TOP_SHIFT               8
#define SAND_HAL_FE_UN_P5HDR_FIFO_CONFIG_P05_TOP_MSB                 15
#define SAND_HAL_FE_UN_P5HDR_FIFO_CONFIG_P05_TOP_LSB                 8
#define SAND_HAL_FE_UN_P5HDR_FIFO_CONFIG_P05_TOP_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_P5HDR_FIFO_CONFIG_P05_TOP_DEFAULT             0x00000000U
#define SAND_HAL_FE_UN_P5HDR_FIFO_CONFIG_P05_BOTTOM_MASK             0x000000ffU
#define SAND_HAL_FE_UN_P5HDR_FIFO_CONFIG_P05_BOTTOM_SHIFT            0
#define SAND_HAL_FE_UN_P5HDR_FIFO_CONFIG_P05_BOTTOM_MSB              7
#define SAND_HAL_FE_UN_P5HDR_FIFO_CONFIG_P05_BOTTOM_LSB              0
#define SAND_HAL_FE_UN_P5HDR_FIFO_CONFIG_P05_BOTTOM_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_P5HDR_FIFO_CONFIG_P05_BOTTOM_DEFAULT          0x00000000U

/* field level defines for Device: FE  Register: un_p6hdr_fifo_config */
#define SAND_HAL_FE_UN_P6HDR_FIFO_CONFIG_P06_TOP_MASK                0x0000ff00U
#define SAND_HAL_FE_UN_P6HDR_FIFO_CONFIG_P06_TOP_SHIFT               8
#define SAND_HAL_FE_UN_P6HDR_FIFO_CONFIG_P06_TOP_MSB                 15
#define SAND_HAL_FE_UN_P6HDR_FIFO_CONFIG_P06_TOP_LSB                 8
#define SAND_HAL_FE_UN_P6HDR_FIFO_CONFIG_P06_TOP_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_P6HDR_FIFO_CONFIG_P06_TOP_DEFAULT             0x00000000U
#define SAND_HAL_FE_UN_P6HDR_FIFO_CONFIG_P06_BOTTOM_MASK             0x000000ffU
#define SAND_HAL_FE_UN_P6HDR_FIFO_CONFIG_P06_BOTTOM_SHIFT            0
#define SAND_HAL_FE_UN_P6HDR_FIFO_CONFIG_P06_BOTTOM_MSB              7
#define SAND_HAL_FE_UN_P6HDR_FIFO_CONFIG_P06_BOTTOM_LSB              0
#define SAND_HAL_FE_UN_P6HDR_FIFO_CONFIG_P06_BOTTOM_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_P6HDR_FIFO_CONFIG_P06_BOTTOM_DEFAULT          0x00000000U

/* field level defines for Device: FE  Register: un_p7hdr_fifo_config */
#define SAND_HAL_FE_UN_P7HDR_FIFO_CONFIG_P07_TOP_MASK                0x0000ff00U
#define SAND_HAL_FE_UN_P7HDR_FIFO_CONFIG_P07_TOP_SHIFT               8
#define SAND_HAL_FE_UN_P7HDR_FIFO_CONFIG_P07_TOP_MSB                 15
#define SAND_HAL_FE_UN_P7HDR_FIFO_CONFIG_P07_TOP_LSB                 8
#define SAND_HAL_FE_UN_P7HDR_FIFO_CONFIG_P07_TOP_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_P7HDR_FIFO_CONFIG_P07_TOP_DEFAULT             0x00000000U
#define SAND_HAL_FE_UN_P7HDR_FIFO_CONFIG_P07_BOTTOM_MASK             0x000000ffU
#define SAND_HAL_FE_UN_P7HDR_FIFO_CONFIG_P07_BOTTOM_SHIFT            0
#define SAND_HAL_FE_UN_P7HDR_FIFO_CONFIG_P07_BOTTOM_MSB              7
#define SAND_HAL_FE_UN_P7HDR_FIFO_CONFIG_P07_BOTTOM_LSB              0
#define SAND_HAL_FE_UN_P7HDR_FIFO_CONFIG_P07_BOTTOM_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_P7HDR_FIFO_CONFIG_P07_BOTTOM_DEFAULT          0x00000000U

/* field level defines for Device: FE  Register: un_p8hdr_fifo_config */
#define SAND_HAL_FE_UN_P8HDR_FIFO_CONFIG_P08_TOP_MASK                0x0000ff00U
#define SAND_HAL_FE_UN_P8HDR_FIFO_CONFIG_P08_TOP_SHIFT               8
#define SAND_HAL_FE_UN_P8HDR_FIFO_CONFIG_P08_TOP_MSB                 15
#define SAND_HAL_FE_UN_P8HDR_FIFO_CONFIG_P08_TOP_LSB                 8
#define SAND_HAL_FE_UN_P8HDR_FIFO_CONFIG_P08_TOP_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_P8HDR_FIFO_CONFIG_P08_TOP_DEFAULT             0x00000000U
#define SAND_HAL_FE_UN_P8HDR_FIFO_CONFIG_P08_BOTTOM_MASK             0x000000ffU
#define SAND_HAL_FE_UN_P8HDR_FIFO_CONFIG_P08_BOTTOM_SHIFT            0
#define SAND_HAL_FE_UN_P8HDR_FIFO_CONFIG_P08_BOTTOM_MSB              7
#define SAND_HAL_FE_UN_P8HDR_FIFO_CONFIG_P08_BOTTOM_LSB              0
#define SAND_HAL_FE_UN_P8HDR_FIFO_CONFIG_P08_BOTTOM_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_P8HDR_FIFO_CONFIG_P08_BOTTOM_DEFAULT          0x00000000U

/* field level defines for Device: FE  Register: un_p9hdr_fifo_config */
#define SAND_HAL_FE_UN_P9HDR_FIFO_CONFIG_P09_TOP_MASK                0x0000ff00U
#define SAND_HAL_FE_UN_P9HDR_FIFO_CONFIG_P09_TOP_SHIFT               8
#define SAND_HAL_FE_UN_P9HDR_FIFO_CONFIG_P09_TOP_MSB                 15
#define SAND_HAL_FE_UN_P9HDR_FIFO_CONFIG_P09_TOP_LSB                 8
#define SAND_HAL_FE_UN_P9HDR_FIFO_CONFIG_P09_TOP_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_P9HDR_FIFO_CONFIG_P09_TOP_DEFAULT             0x00000000U
#define SAND_HAL_FE_UN_P9HDR_FIFO_CONFIG_P09_BOTTOM_MASK             0x000000ffU
#define SAND_HAL_FE_UN_P9HDR_FIFO_CONFIG_P09_BOTTOM_SHIFT            0
#define SAND_HAL_FE_UN_P9HDR_FIFO_CONFIG_P09_BOTTOM_MSB              7
#define SAND_HAL_FE_UN_P9HDR_FIFO_CONFIG_P09_BOTTOM_LSB              0
#define SAND_HAL_FE_UN_P9HDR_FIFO_CONFIG_P09_BOTTOM_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_P9HDR_FIFO_CONFIG_P09_BOTTOM_DEFAULT          0x00000000U

/* field level defines for Device: FE  Register: un_p10hdr_fifo_config */
#define SAND_HAL_FE_UN_P10HDR_FIFO_CONFIG_P10_TOP_MASK               0x0000ff00U
#define SAND_HAL_FE_UN_P10HDR_FIFO_CONFIG_P10_TOP_SHIFT              8
#define SAND_HAL_FE_UN_P10HDR_FIFO_CONFIG_P10_TOP_MSB                15
#define SAND_HAL_FE_UN_P10HDR_FIFO_CONFIG_P10_TOP_LSB                8
#define SAND_HAL_FE_UN_P10HDR_FIFO_CONFIG_P10_TOP_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_P10HDR_FIFO_CONFIG_P10_TOP_DEFAULT            0x00000000U
#define SAND_HAL_FE_UN_P10HDR_FIFO_CONFIG_P10_BOTTOM_MASK            0x000000ffU
#define SAND_HAL_FE_UN_P10HDR_FIFO_CONFIG_P10_BOTTOM_SHIFT           0
#define SAND_HAL_FE_UN_P10HDR_FIFO_CONFIG_P10_BOTTOM_MSB             7
#define SAND_HAL_FE_UN_P10HDR_FIFO_CONFIG_P10_BOTTOM_LSB             0
#define SAND_HAL_FE_UN_P10HDR_FIFO_CONFIG_P10_BOTTOM_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_P10HDR_FIFO_CONFIG_P10_BOTTOM_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: un_p11hdr_fifo_config */
#define SAND_HAL_FE_UN_P11HDR_FIFO_CONFIG_P11_TOP_MASK               0x0000ff00U
#define SAND_HAL_FE_UN_P11HDR_FIFO_CONFIG_P11_TOP_SHIFT              8
#define SAND_HAL_FE_UN_P11HDR_FIFO_CONFIG_P11_TOP_MSB                15
#define SAND_HAL_FE_UN_P11HDR_FIFO_CONFIG_P11_TOP_LSB                8
#define SAND_HAL_FE_UN_P11HDR_FIFO_CONFIG_P11_TOP_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_P11HDR_FIFO_CONFIG_P11_TOP_DEFAULT            0x00000000U
#define SAND_HAL_FE_UN_P11HDR_FIFO_CONFIG_P11_BOTTOM_MASK            0x000000ffU
#define SAND_HAL_FE_UN_P11HDR_FIFO_CONFIG_P11_BOTTOM_SHIFT           0
#define SAND_HAL_FE_UN_P11HDR_FIFO_CONFIG_P11_BOTTOM_MSB             7
#define SAND_HAL_FE_UN_P11HDR_FIFO_CONFIG_P11_BOTTOM_LSB             0
#define SAND_HAL_FE_UN_P11HDR_FIFO_CONFIG_P11_BOTTOM_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_P11HDR_FIFO_CONFIG_P11_BOTTOM_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: un_p12hdr_fifo_config */
#define SAND_HAL_FE_UN_P12HDR_FIFO_CONFIG_P12_TOP_MASK               0x0000ff00U
#define SAND_HAL_FE_UN_P12HDR_FIFO_CONFIG_P12_TOP_SHIFT              8
#define SAND_HAL_FE_UN_P12HDR_FIFO_CONFIG_P12_TOP_MSB                15
#define SAND_HAL_FE_UN_P12HDR_FIFO_CONFIG_P12_TOP_LSB                8
#define SAND_HAL_FE_UN_P12HDR_FIFO_CONFIG_P12_TOP_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_P12HDR_FIFO_CONFIG_P12_TOP_DEFAULT            0x00000000U
#define SAND_HAL_FE_UN_P12HDR_FIFO_CONFIG_P12_BOTTOM_MASK            0x000000ffU
#define SAND_HAL_FE_UN_P12HDR_FIFO_CONFIG_P12_BOTTOM_SHIFT           0
#define SAND_HAL_FE_UN_P12HDR_FIFO_CONFIG_P12_BOTTOM_MSB             7
#define SAND_HAL_FE_UN_P12HDR_FIFO_CONFIG_P12_BOTTOM_LSB             0
#define SAND_HAL_FE_UN_P12HDR_FIFO_CONFIG_P12_BOTTOM_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_P12HDR_FIFO_CONFIG_P12_BOTTOM_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: un_p13hdr_fifo_config */
#define SAND_HAL_FE_UN_P13HDR_FIFO_CONFIG_P13_TOP_MASK               0x0000ff00U
#define SAND_HAL_FE_UN_P13HDR_FIFO_CONFIG_P13_TOP_SHIFT              8
#define SAND_HAL_FE_UN_P13HDR_FIFO_CONFIG_P13_TOP_MSB                15
#define SAND_HAL_FE_UN_P13HDR_FIFO_CONFIG_P13_TOP_LSB                8
#define SAND_HAL_FE_UN_P13HDR_FIFO_CONFIG_P13_TOP_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_P13HDR_FIFO_CONFIG_P13_TOP_DEFAULT            0x00000000U
#define SAND_HAL_FE_UN_P13HDR_FIFO_CONFIG_P13_BOTTOM_MASK            0x000000ffU
#define SAND_HAL_FE_UN_P13HDR_FIFO_CONFIG_P13_BOTTOM_SHIFT           0
#define SAND_HAL_FE_UN_P13HDR_FIFO_CONFIG_P13_BOTTOM_MSB             7
#define SAND_HAL_FE_UN_P13HDR_FIFO_CONFIG_P13_BOTTOM_LSB             0
#define SAND_HAL_FE_UN_P13HDR_FIFO_CONFIG_P13_BOTTOM_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_P13HDR_FIFO_CONFIG_P13_BOTTOM_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: un_p14hdr_fifo_config */
#define SAND_HAL_FE_UN_P14HDR_FIFO_CONFIG_P14_TOP_MASK               0x0000ff00U
#define SAND_HAL_FE_UN_P14HDR_FIFO_CONFIG_P14_TOP_SHIFT              8
#define SAND_HAL_FE_UN_P14HDR_FIFO_CONFIG_P14_TOP_MSB                15
#define SAND_HAL_FE_UN_P14HDR_FIFO_CONFIG_P14_TOP_LSB                8
#define SAND_HAL_FE_UN_P14HDR_FIFO_CONFIG_P14_TOP_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_P14HDR_FIFO_CONFIG_P14_TOP_DEFAULT            0x00000000U
#define SAND_HAL_FE_UN_P14HDR_FIFO_CONFIG_P14_BOTTOM_MASK            0x000000ffU
#define SAND_HAL_FE_UN_P14HDR_FIFO_CONFIG_P14_BOTTOM_SHIFT           0
#define SAND_HAL_FE_UN_P14HDR_FIFO_CONFIG_P14_BOTTOM_MSB             7
#define SAND_HAL_FE_UN_P14HDR_FIFO_CONFIG_P14_BOTTOM_LSB             0
#define SAND_HAL_FE_UN_P14HDR_FIFO_CONFIG_P14_BOTTOM_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_P14HDR_FIFO_CONFIG_P14_BOTTOM_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: un_p15hdr_fifo_config */
#define SAND_HAL_FE_UN_P15HDR_FIFO_CONFIG_P15_TOP_MASK               0x0000ff00U
#define SAND_HAL_FE_UN_P15HDR_FIFO_CONFIG_P15_TOP_SHIFT              8
#define SAND_HAL_FE_UN_P15HDR_FIFO_CONFIG_P15_TOP_MSB                15
#define SAND_HAL_FE_UN_P15HDR_FIFO_CONFIG_P15_TOP_LSB                8
#define SAND_HAL_FE_UN_P15HDR_FIFO_CONFIG_P15_TOP_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_P15HDR_FIFO_CONFIG_P15_TOP_DEFAULT            0x00000000U
#define SAND_HAL_FE_UN_P15HDR_FIFO_CONFIG_P15_BOTTOM_MASK            0x000000ffU
#define SAND_HAL_FE_UN_P15HDR_FIFO_CONFIG_P15_BOTTOM_SHIFT           0
#define SAND_HAL_FE_UN_P15HDR_FIFO_CONFIG_P15_BOTTOM_MSB             7
#define SAND_HAL_FE_UN_P15HDR_FIFO_CONFIG_P15_BOTTOM_LSB             0
#define SAND_HAL_FE_UN_P15HDR_FIFO_CONFIG_P15_BOTTOM_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_UN_P15HDR_FIFO_CONFIG_P15_BOTTOM_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: mi_config */
#define SAND_HAL_FE_MI_CONFIG_MC_TEST_ENB_MASK                       0x00001000U
#define SAND_HAL_FE_MI_CONFIG_MC_TEST_ENB_SHIFT                      12
#define SAND_HAL_FE_MI_CONFIG_MC_TEST_ENB_MSB                        12
#define SAND_HAL_FE_MI_CONFIG_MC_TEST_ENB_LSB                        12
#define SAND_HAL_FE_MI_CONFIG_MC_TEST_ENB_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_CONFIG_MC_TEST_ENB_DEFAULT                    0x00000000U
#define SAND_HAL_FE_MI_CONFIG_TEST_CONFIG_MASK                       0x00000700U
#define SAND_HAL_FE_MI_CONFIG_TEST_CONFIG_SHIFT                      8
#define SAND_HAL_FE_MI_CONFIG_TEST_CONFIG_MSB                        10
#define SAND_HAL_FE_MI_CONFIG_TEST_CONFIG_LSB                        8
#define SAND_HAL_FE_MI_CONFIG_TEST_CONFIG_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_CONFIG_TEST_CONFIG_DEFAULT                    0x00000000U
#define SAND_HAL_FE_MI_CONFIG_L2_MODE_MASK                           0x00000030U
#define SAND_HAL_FE_MI_CONFIG_L2_MODE_SHIFT                          4
#define SAND_HAL_FE_MI_CONFIG_L2_MODE_MSB                            5
#define SAND_HAL_FE_MI_CONFIG_L2_MODE_LSB                            4
#define SAND_HAL_FE_MI_CONFIG_L2_MODE_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_CONFIG_L2_MODE_DEFAULT                        0x00000000U
#define SAND_HAL_FE_MI_CONFIG_RAB_MASK                               0x00000004U
#define SAND_HAL_FE_MI_CONFIG_RAB_SHIFT                              2
#define SAND_HAL_FE_MI_CONFIG_RAB_MSB                                2
#define SAND_HAL_FE_MI_CONFIG_RAB_LSB                                2
#define SAND_HAL_FE_MI_CONFIG_RAB_TYPE                               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_CONFIG_RAB_DEFAULT                            0x00000000U
#define SAND_HAL_FE_MI_CONFIG_VLANSTUFF_MASK                         0x00000002U
#define SAND_HAL_FE_MI_CONFIG_VLANSTUFF_SHIFT                        1
#define SAND_HAL_FE_MI_CONFIG_VLANSTUFF_MSB                          1
#define SAND_HAL_FE_MI_CONFIG_VLANSTUFF_LSB                          1
#define SAND_HAL_FE_MI_CONFIG_VLANSTUFF_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_CONFIG_VLANSTUFF_DEFAULT                      0x00000000U
#define SAND_HAL_FE_MI_CONFIG_MI_ENB_MASK                            0x00000001U
#define SAND_HAL_FE_MI_CONFIG_MI_ENB_SHIFT                           0
#define SAND_HAL_FE_MI_CONFIG_MI_ENB_MSB                             0
#define SAND_HAL_FE_MI_CONFIG_MI_ENB_LSB                             0
#define SAND_HAL_FE_MI_CONFIG_MI_ENB_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_CONFIG_MI_ENB_DEFAULT                         0x00000000U

/* field level defines for Device: FE  Register: mi_port0_config */
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_VLANSTUFF_MASK               0x80000000U
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_VLANSTUFF_SHIFT              31
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_VLANSTUFF_MSB                31
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_VLANSTUFF_LSB                31
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_VLANSTUFF_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_VLANSTUFF_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_ENB_ECN_MASK                 0x40000000U
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_ENB_ECN_SHIFT                30
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_ENB_ECN_MSB                  30
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_ENB_ECN_LSB                  30
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_ENB_ECN_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_ENB_ECN_DEFAULT              0x00000000U
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_TRUST_MASK                   0x20000000U
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_TRUST_SHIFT                  29
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_TRUST_MSB                    29
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_TRUST_LSB                    29
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_TRUST_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_TRUST_DEFAULT                0x00000000U
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_DIS_MPLS_MASK                0x10000000U
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_DIS_MPLS_SHIFT               28
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_DIS_MPLS_MSB                 28
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_DIS_MPLS_LSB                 28
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_DIS_MPLS_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_DIS_MPLS_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_DIS_IPV4_MASK                0x08000000U
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_DIS_IPV4_SHIFT               27
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_DIS_IPV4_MSB                 27
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_DIS_IPV4_LSB                 27
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_DIS_IPV4_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_DIS_IPV4_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_DIS_BRIDGE_MASK              0x04000000U
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_DIS_BRIDGE_SHIFT             26
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_DIS_BRIDGE_MSB               26
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_DIS_BRIDGE_LSB               26
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_DIS_BRIDGE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_DIS_BRIDGE_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_VLAN_MODE_MASK               0x03000000U
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_VLAN_MODE_SHIFT              24
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_VLAN_MODE_MSB                25
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_VLAN_MODE_LSB                24
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_VLAN_MODE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_VLAN_MODE_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_VID_MASK                     0x00fff000U
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_VID_SHIFT                    12
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_VID_MSB                      23
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_VID_LSB                      12
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_VID_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_VID_DEFAULT                  0x00000000U
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_AGGR_HASH_MASK               0x00000f00U
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_AGGR_HASH_SHIFT              8
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_AGGR_HASH_MSB                11
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_AGGR_HASH_LSB                8
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_AGGR_HASH_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_AGGR_HASH_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_AGGR_MODE_MASK               0x000000c0U
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_AGGR_MODE_SHIFT              6
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_AGGR_MODE_MSB                7
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_AGGR_MODE_LSB                6
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_AGGR_MODE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_AGGR_MODE_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_DFLT_COS_MASK                0x00000038U
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_DFLT_COS_SHIFT               3
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_DFLT_COS_MSB                 5
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_DFLT_COS_LSB                 3
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_DFLT_COS_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_DFLT_COS_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_DFLT_DP_MASK                 0x00000006U
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_DFLT_DP_SHIFT                1
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_DFLT_DP_MSB                  2
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_DFLT_DP_LSB                  1
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_DFLT_DP_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_DFLT_DP_DEFAULT              0x00000000U
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_DFLT_ECN_MASK                0x00000001U
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_DFLT_ECN_SHIFT               0
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_DFLT_ECN_MSB                 0
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_DFLT_ECN_LSB                 0
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_DFLT_ECN_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT0_CONFIG_P00_DFLT_ECN_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: mi_port1_config */
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_VLANSTUFF_MASK               0x80000000U
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_VLANSTUFF_SHIFT              31
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_VLANSTUFF_MSB                31
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_VLANSTUFF_LSB                31
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_VLANSTUFF_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_VLANSTUFF_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_ENB_ECN_MASK                 0x40000000U
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_ENB_ECN_SHIFT                30
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_ENB_ECN_MSB                  30
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_ENB_ECN_LSB                  30
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_ENB_ECN_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_ENB_ECN_DEFAULT              0x00000000U
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_TRUST_MASK                   0x20000000U
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_TRUST_SHIFT                  29
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_TRUST_MSB                    29
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_TRUST_LSB                    29
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_TRUST_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_TRUST_DEFAULT                0x00000000U
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_DIS_MPLS_MASK                0x10000000U
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_DIS_MPLS_SHIFT               28
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_DIS_MPLS_MSB                 28
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_DIS_MPLS_LSB                 28
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_DIS_MPLS_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_DIS_MPLS_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_DIS_IPV4_MASK                0x08000000U
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_DIS_IPV4_SHIFT               27
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_DIS_IPV4_MSB                 27
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_DIS_IPV4_LSB                 27
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_DIS_IPV4_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_DIS_IPV4_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_DIS_BRIDGE_MASK              0x04000000U
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_DIS_BRIDGE_SHIFT             26
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_DIS_BRIDGE_MSB               26
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_DIS_BRIDGE_LSB               26
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_DIS_BRIDGE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_DIS_BRIDGE_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_VLAN_MODE_MASK               0x03000000U
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_VLAN_MODE_SHIFT              24
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_VLAN_MODE_MSB                25
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_VLAN_MODE_LSB                24
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_VLAN_MODE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_VLAN_MODE_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_VID_MASK                     0x00fff000U
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_VID_SHIFT                    12
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_VID_MSB                      23
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_VID_LSB                      12
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_VID_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_VID_DEFAULT                  0x00000000U
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_AGGR_HASH_MASK               0x00000f00U
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_AGGR_HASH_SHIFT              8
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_AGGR_HASH_MSB                11
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_AGGR_HASH_LSB                8
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_AGGR_HASH_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_AGGR_HASH_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_AGGR_MODE_MASK               0x000000c0U
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_AGGR_MODE_SHIFT              6
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_AGGR_MODE_MSB                7
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_AGGR_MODE_LSB                6
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_AGGR_MODE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_AGGR_MODE_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_DFLT_COS_MASK                0x00000038U
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_DFLT_COS_SHIFT               3
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_DFLT_COS_MSB                 5
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_DFLT_COS_LSB                 3
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_DFLT_COS_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_DFLT_COS_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_DFLT_DP_MASK                 0x00000006U
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_DFLT_DP_SHIFT                1
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_DFLT_DP_MSB                  2
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_DFLT_DP_LSB                  1
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_DFLT_DP_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_DFLT_DP_DEFAULT              0x00000000U
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_DFLT_ECN_MASK                0x00000001U
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_DFLT_ECN_SHIFT               0
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_DFLT_ECN_MSB                 0
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_DFLT_ECN_LSB                 0
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_DFLT_ECN_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT1_CONFIG_P01_DFLT_ECN_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: mi_port2_config */
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_VLANSTUFF_MASK               0x80000000U
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_VLANSTUFF_SHIFT              31
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_VLANSTUFF_MSB                31
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_VLANSTUFF_LSB                31
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_VLANSTUFF_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_VLANSTUFF_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_ENB_ECN_MASK                 0x40000000U
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_ENB_ECN_SHIFT                30
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_ENB_ECN_MSB                  30
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_ENB_ECN_LSB                  30
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_ENB_ECN_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_ENB_ECN_DEFAULT              0x00000000U
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_TRUST_MASK                   0x20000000U
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_TRUST_SHIFT                  29
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_TRUST_MSB                    29
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_TRUST_LSB                    29
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_TRUST_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_TRUST_DEFAULT                0x00000000U
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_DIS_MPLS_MASK                0x10000000U
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_DIS_MPLS_SHIFT               28
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_DIS_MPLS_MSB                 28
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_DIS_MPLS_LSB                 28
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_DIS_MPLS_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_DIS_MPLS_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_DIS_IPV4_MASK                0x08000000U
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_DIS_IPV4_SHIFT               27
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_DIS_IPV4_MSB                 27
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_DIS_IPV4_LSB                 27
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_DIS_IPV4_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_DIS_IPV4_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_DIS_BRIDGE_MASK              0x04000000U
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_DIS_BRIDGE_SHIFT             26
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_DIS_BRIDGE_MSB               26
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_DIS_BRIDGE_LSB               26
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_DIS_BRIDGE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_DIS_BRIDGE_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_VLAN_MODE_MASK               0x03000000U
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_VLAN_MODE_SHIFT              24
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_VLAN_MODE_MSB                25
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_VLAN_MODE_LSB                24
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_VLAN_MODE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_VLAN_MODE_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_VID_MASK                     0x00fff000U
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_VID_SHIFT                    12
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_VID_MSB                      23
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_VID_LSB                      12
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_VID_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_VID_DEFAULT                  0x00000000U
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_AGGR_HASH_MASK               0x00000f00U
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_AGGR_HASH_SHIFT              8
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_AGGR_HASH_MSB                11
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_AGGR_HASH_LSB                8
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_AGGR_HASH_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_AGGR_HASH_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_AGGR_MODE_MASK               0x000000c0U
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_AGGR_MODE_SHIFT              6
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_AGGR_MODE_MSB                7
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_AGGR_MODE_LSB                6
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_AGGR_MODE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_AGGR_MODE_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_DFLT_COS_MASK                0x00000038U
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_DFLT_COS_SHIFT               3
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_DFLT_COS_MSB                 5
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_DFLT_COS_LSB                 3
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_DFLT_COS_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_DFLT_COS_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_DFLT_DP_MASK                 0x00000006U
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_DFLT_DP_SHIFT                1
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_DFLT_DP_MSB                  2
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_DFLT_DP_LSB                  1
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_DFLT_DP_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_DFLT_DP_DEFAULT              0x00000000U
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_DFLT_ECN_MASK                0x00000001U
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_DFLT_ECN_SHIFT               0
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_DFLT_ECN_MSB                 0
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_DFLT_ECN_LSB                 0
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_DFLT_ECN_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT2_CONFIG_P02_DFLT_ECN_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: mi_port3_config */
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_VLANSTUFF_MASK               0x80000000U
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_VLANSTUFF_SHIFT              31
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_VLANSTUFF_MSB                31
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_VLANSTUFF_LSB                31
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_VLANSTUFF_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_VLANSTUFF_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_ENB_ECN_MASK                 0x40000000U
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_ENB_ECN_SHIFT                30
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_ENB_ECN_MSB                  30
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_ENB_ECN_LSB                  30
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_ENB_ECN_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_ENB_ECN_DEFAULT              0x00000000U
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_TRUST_MASK                   0x20000000U
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_TRUST_SHIFT                  29
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_TRUST_MSB                    29
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_TRUST_LSB                    29
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_TRUST_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_TRUST_DEFAULT                0x00000000U
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_DIS_MPLS_MASK                0x10000000U
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_DIS_MPLS_SHIFT               28
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_DIS_MPLS_MSB                 28
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_DIS_MPLS_LSB                 28
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_DIS_MPLS_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_DIS_MPLS_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_DIS_IPV4_MASK                0x08000000U
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_DIS_IPV4_SHIFT               27
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_DIS_IPV4_MSB                 27
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_DIS_IPV4_LSB                 27
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_DIS_IPV4_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_DIS_IPV4_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_DIS_BRIDGE_MASK              0x04000000U
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_DIS_BRIDGE_SHIFT             26
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_DIS_BRIDGE_MSB               26
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_DIS_BRIDGE_LSB               26
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_DIS_BRIDGE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_DIS_BRIDGE_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_VLAN_MODE_MASK               0x03000000U
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_VLAN_MODE_SHIFT              24
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_VLAN_MODE_MSB                25
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_VLAN_MODE_LSB                24
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_VLAN_MODE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_VLAN_MODE_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_VID_MASK                     0x00fff000U
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_VID_SHIFT                    12
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_VID_MSB                      23
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_VID_LSB                      12
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_VID_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_VID_DEFAULT                  0x00000000U
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_AGGR_HASH_MASK               0x00000f00U
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_AGGR_HASH_SHIFT              8
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_AGGR_HASH_MSB                11
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_AGGR_HASH_LSB                8
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_AGGR_HASH_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_AGGR_HASH_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_AGGR_MODE_MASK               0x000000c0U
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_AGGR_MODE_SHIFT              6
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_AGGR_MODE_MSB                7
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_AGGR_MODE_LSB                6
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_AGGR_MODE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_AGGR_MODE_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_DFLT_COS_MASK                0x00000038U
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_DFLT_COS_SHIFT               3
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_DFLT_COS_MSB                 5
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_DFLT_COS_LSB                 3
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_DFLT_COS_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_DFLT_COS_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_DFLT_DP_MASK                 0x00000006U
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_DFLT_DP_SHIFT                1
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_DFLT_DP_MSB                  2
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_DFLT_DP_LSB                  1
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_DFLT_DP_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_DFLT_DP_DEFAULT              0x00000000U
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_DFLT_ECN_MASK                0x00000001U
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_DFLT_ECN_SHIFT               0
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_DFLT_ECN_MSB                 0
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_DFLT_ECN_LSB                 0
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_DFLT_ECN_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT3_CONFIG_P03_DFLT_ECN_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: mi_port4_config */
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_VLANSTUFF_MASK               0x80000000U
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_VLANSTUFF_SHIFT              31
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_VLANSTUFF_MSB                31
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_VLANSTUFF_LSB                31
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_VLANSTUFF_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_VLANSTUFF_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_ENB_ECN_MASK                 0x40000000U
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_ENB_ECN_SHIFT                30
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_ENB_ECN_MSB                  30
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_ENB_ECN_LSB                  30
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_ENB_ECN_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_ENB_ECN_DEFAULT              0x00000000U
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_TRUST_MASK                   0x20000000U
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_TRUST_SHIFT                  29
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_TRUST_MSB                    29
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_TRUST_LSB                    29
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_TRUST_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_TRUST_DEFAULT                0x00000000U
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_DIS_MPLS_MASK                0x10000000U
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_DIS_MPLS_SHIFT               28
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_DIS_MPLS_MSB                 28
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_DIS_MPLS_LSB                 28
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_DIS_MPLS_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_DIS_MPLS_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_DIS_IPV4_MASK                0x08000000U
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_DIS_IPV4_SHIFT               27
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_DIS_IPV4_MSB                 27
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_DIS_IPV4_LSB                 27
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_DIS_IPV4_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_DIS_IPV4_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_DIS_BRIDGE_MASK              0x04000000U
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_DIS_BRIDGE_SHIFT             26
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_DIS_BRIDGE_MSB               26
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_DIS_BRIDGE_LSB               26
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_DIS_BRIDGE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_DIS_BRIDGE_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_VLAN_MODE_MASK               0x03000000U
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_VLAN_MODE_SHIFT              24
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_VLAN_MODE_MSB                25
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_VLAN_MODE_LSB                24
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_VLAN_MODE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_VLAN_MODE_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_VID_MASK                     0x00fff000U
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_VID_SHIFT                    12
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_VID_MSB                      23
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_VID_LSB                      12
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_VID_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_VID_DEFAULT                  0x00000000U
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_AGGR_HASH_MASK               0x00000f00U
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_AGGR_HASH_SHIFT              8
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_AGGR_HASH_MSB                11
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_AGGR_HASH_LSB                8
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_AGGR_HASH_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_AGGR_HASH_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_AGGR_MODE_MASK               0x000000c0U
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_AGGR_MODE_SHIFT              6
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_AGGR_MODE_MSB                7
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_AGGR_MODE_LSB                6
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_AGGR_MODE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_AGGR_MODE_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_DFLT_COS_MASK                0x00000038U
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_DFLT_COS_SHIFT               3
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_DFLT_COS_MSB                 5
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_DFLT_COS_LSB                 3
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_DFLT_COS_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_DFLT_COS_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_DFLT_DP_MASK                 0x00000006U
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_DFLT_DP_SHIFT                1
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_DFLT_DP_MSB                  2
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_DFLT_DP_LSB                  1
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_DFLT_DP_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_DFLT_DP_DEFAULT              0x00000000U
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_DFLT_ECN_MASK                0x00000001U
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_DFLT_ECN_SHIFT               0
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_DFLT_ECN_MSB                 0
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_DFLT_ECN_LSB                 0
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_DFLT_ECN_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT4_CONFIG_P04_DFLT_ECN_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: mi_port5_config */
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_VLANSTUFF_MASK               0x80000000U
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_VLANSTUFF_SHIFT              31
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_VLANSTUFF_MSB                31
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_VLANSTUFF_LSB                31
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_VLANSTUFF_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_VLANSTUFF_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_ENB_ECN_MASK                 0x40000000U
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_ENB_ECN_SHIFT                30
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_ENB_ECN_MSB                  30
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_ENB_ECN_LSB                  30
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_ENB_ECN_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_ENB_ECN_DEFAULT              0x00000000U
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_TRUST_MASK                   0x20000000U
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_TRUST_SHIFT                  29
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_TRUST_MSB                    29
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_TRUST_LSB                    29
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_TRUST_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_TRUST_DEFAULT                0x00000000U
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_DIS_MPLS_MASK                0x10000000U
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_DIS_MPLS_SHIFT               28
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_DIS_MPLS_MSB                 28
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_DIS_MPLS_LSB                 28
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_DIS_MPLS_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_DIS_MPLS_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_DIS_IPV4_MASK                0x08000000U
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_DIS_IPV4_SHIFT               27
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_DIS_IPV4_MSB                 27
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_DIS_IPV4_LSB                 27
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_DIS_IPV4_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_DIS_IPV4_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_DIS_BRIDGE_MASK              0x04000000U
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_DIS_BRIDGE_SHIFT             26
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_DIS_BRIDGE_MSB               26
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_DIS_BRIDGE_LSB               26
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_DIS_BRIDGE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_DIS_BRIDGE_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_VLAN_MODE_MASK               0x03000000U
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_VLAN_MODE_SHIFT              24
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_VLAN_MODE_MSB                25
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_VLAN_MODE_LSB                24
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_VLAN_MODE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_VLAN_MODE_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_VID_MASK                     0x00fff000U
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_VID_SHIFT                    12
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_VID_MSB                      23
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_VID_LSB                      12
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_VID_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_VID_DEFAULT                  0x00000000U
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_AGGR_HASH_MASK               0x00000f00U
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_AGGR_HASH_SHIFT              8
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_AGGR_HASH_MSB                11
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_AGGR_HASH_LSB                8
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_AGGR_HASH_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_AGGR_HASH_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_AGGR_MODE_MASK               0x000000c0U
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_AGGR_MODE_SHIFT              6
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_AGGR_MODE_MSB                7
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_AGGR_MODE_LSB                6
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_AGGR_MODE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_AGGR_MODE_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_DFLT_COS_MASK                0x00000038U
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_DFLT_COS_SHIFT               3
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_DFLT_COS_MSB                 5
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_DFLT_COS_LSB                 3
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_DFLT_COS_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_DFLT_COS_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_DFLT_DP_MASK                 0x00000006U
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_DFLT_DP_SHIFT                1
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_DFLT_DP_MSB                  2
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_DFLT_DP_LSB                  1
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_DFLT_DP_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_DFLT_DP_DEFAULT              0x00000000U
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_DFLT_ECN_MASK                0x00000001U
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_DFLT_ECN_SHIFT               0
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_DFLT_ECN_MSB                 0
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_DFLT_ECN_LSB                 0
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_DFLT_ECN_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT5_CONFIG_P05_DFLT_ECN_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: mi_port6_config */
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_VLANSTUFF_MASK               0x80000000U
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_VLANSTUFF_SHIFT              31
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_VLANSTUFF_MSB                31
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_VLANSTUFF_LSB                31
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_VLANSTUFF_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_VLANSTUFF_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_ENB_ECN_MASK                 0x40000000U
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_ENB_ECN_SHIFT                30
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_ENB_ECN_MSB                  30
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_ENB_ECN_LSB                  30
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_ENB_ECN_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_ENB_ECN_DEFAULT              0x00000000U
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_TRUST_MASK                   0x20000000U
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_TRUST_SHIFT                  29
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_TRUST_MSB                    29
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_TRUST_LSB                    29
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_TRUST_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_TRUST_DEFAULT                0x00000000U
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_DIS_MPLS_MASK                0x10000000U
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_DIS_MPLS_SHIFT               28
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_DIS_MPLS_MSB                 28
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_DIS_MPLS_LSB                 28
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_DIS_MPLS_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_DIS_MPLS_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_DIS_IPV4_MASK                0x08000000U
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_DIS_IPV4_SHIFT               27
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_DIS_IPV4_MSB                 27
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_DIS_IPV4_LSB                 27
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_DIS_IPV4_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_DIS_IPV4_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_DIS_BRIDGE_MASK              0x04000000U
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_DIS_BRIDGE_SHIFT             26
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_DIS_BRIDGE_MSB               26
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_DIS_BRIDGE_LSB               26
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_DIS_BRIDGE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_DIS_BRIDGE_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_VLAN_MODE_MASK               0x03000000U
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_VLAN_MODE_SHIFT              24
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_VLAN_MODE_MSB                25
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_VLAN_MODE_LSB                24
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_VLAN_MODE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_VLAN_MODE_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_VID_MASK                     0x00fff000U
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_VID_SHIFT                    12
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_VID_MSB                      23
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_VID_LSB                      12
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_VID_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_VID_DEFAULT                  0x00000000U
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_AGGR_HASH_MASK               0x00000f00U
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_AGGR_HASH_SHIFT              8
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_AGGR_HASH_MSB                11
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_AGGR_HASH_LSB                8
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_AGGR_HASH_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_AGGR_HASH_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_AGGR_MODE_MASK               0x000000c0U
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_AGGR_MODE_SHIFT              6
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_AGGR_MODE_MSB                7
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_AGGR_MODE_LSB                6
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_AGGR_MODE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_AGGR_MODE_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_DFLT_COS_MASK                0x00000038U
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_DFLT_COS_SHIFT               3
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_DFLT_COS_MSB                 5
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_DFLT_COS_LSB                 3
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_DFLT_COS_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_DFLT_COS_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_DFLT_DP_MASK                 0x00000006U
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_DFLT_DP_SHIFT                1
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_DFLT_DP_MSB                  2
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_DFLT_DP_LSB                  1
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_DFLT_DP_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_DFLT_DP_DEFAULT              0x00000000U
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_DFLT_ECN_MASK                0x00000001U
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_DFLT_ECN_SHIFT               0
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_DFLT_ECN_MSB                 0
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_DFLT_ECN_LSB                 0
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_DFLT_ECN_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT6_CONFIG_P06_DFLT_ECN_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: mi_port7_config */
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_VLANSTUFF_MASK               0x80000000U
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_VLANSTUFF_SHIFT              31
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_VLANSTUFF_MSB                31
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_VLANSTUFF_LSB                31
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_VLANSTUFF_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_VLANSTUFF_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_ENB_ECN_MASK                 0x40000000U
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_ENB_ECN_SHIFT                30
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_ENB_ECN_MSB                  30
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_ENB_ECN_LSB                  30
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_ENB_ECN_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_ENB_ECN_DEFAULT              0x00000000U
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_TRUST_MASK                   0x20000000U
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_TRUST_SHIFT                  29
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_TRUST_MSB                    29
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_TRUST_LSB                    29
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_TRUST_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_TRUST_DEFAULT                0x00000000U
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_DIS_MPLS_MASK                0x10000000U
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_DIS_MPLS_SHIFT               28
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_DIS_MPLS_MSB                 28
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_DIS_MPLS_LSB                 28
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_DIS_MPLS_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_DIS_MPLS_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_DIS_IPV4_MASK                0x08000000U
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_DIS_IPV4_SHIFT               27
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_DIS_IPV4_MSB                 27
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_DIS_IPV4_LSB                 27
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_DIS_IPV4_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_DIS_IPV4_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_DIS_BRIDGE_MASK              0x04000000U
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_DIS_BRIDGE_SHIFT             26
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_DIS_BRIDGE_MSB               26
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_DIS_BRIDGE_LSB               26
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_DIS_BRIDGE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_DIS_BRIDGE_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_VLAN_MODE_MASK               0x03000000U
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_VLAN_MODE_SHIFT              24
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_VLAN_MODE_MSB                25
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_VLAN_MODE_LSB                24
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_VLAN_MODE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_VLAN_MODE_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_VID_MASK                     0x00fff000U
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_VID_SHIFT                    12
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_VID_MSB                      23
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_VID_LSB                      12
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_VID_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_VID_DEFAULT                  0x00000000U
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_AGGR_HASH_MASK               0x00000f00U
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_AGGR_HASH_SHIFT              8
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_AGGR_HASH_MSB                11
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_AGGR_HASH_LSB                8
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_AGGR_HASH_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_AGGR_HASH_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_AGGR_MODE_MASK               0x000000c0U
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_AGGR_MODE_SHIFT              6
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_AGGR_MODE_MSB                7
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_AGGR_MODE_LSB                6
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_AGGR_MODE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_AGGR_MODE_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_DFLT_COS_MASK                0x00000038U
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_DFLT_COS_SHIFT               3
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_DFLT_COS_MSB                 5
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_DFLT_COS_LSB                 3
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_DFLT_COS_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_DFLT_COS_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_DFLT_DP_MASK                 0x00000006U
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_DFLT_DP_SHIFT                1
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_DFLT_DP_MSB                  2
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_DFLT_DP_LSB                  1
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_DFLT_DP_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_DFLT_DP_DEFAULT              0x00000000U
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_DFLT_ECN_MASK                0x00000001U
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_DFLT_ECN_SHIFT               0
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_DFLT_ECN_MSB                 0
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_DFLT_ECN_LSB                 0
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_DFLT_ECN_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT7_CONFIG_P07_DFLT_ECN_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: mi_port8_config */
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_VLANSTUFF_MASK               0x80000000U
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_VLANSTUFF_SHIFT              31
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_VLANSTUFF_MSB                31
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_VLANSTUFF_LSB                31
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_VLANSTUFF_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_VLANSTUFF_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_ENB_ECN_MASK                 0x40000000U
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_ENB_ECN_SHIFT                30
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_ENB_ECN_MSB                  30
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_ENB_ECN_LSB                  30
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_ENB_ECN_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_ENB_ECN_DEFAULT              0x00000000U
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_TRUST_MASK                   0x20000000U
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_TRUST_SHIFT                  29
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_TRUST_MSB                    29
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_TRUST_LSB                    29
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_TRUST_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_TRUST_DEFAULT                0x00000000U
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_DIS_MPLS_MASK                0x10000000U
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_DIS_MPLS_SHIFT               28
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_DIS_MPLS_MSB                 28
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_DIS_MPLS_LSB                 28
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_DIS_MPLS_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_DIS_MPLS_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_DIS_IPV4_MASK                0x08000000U
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_DIS_IPV4_SHIFT               27
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_DIS_IPV4_MSB                 27
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_DIS_IPV4_LSB                 27
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_DIS_IPV4_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_DIS_IPV4_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_DIS_BRIDGE_MASK              0x04000000U
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_DIS_BRIDGE_SHIFT             26
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_DIS_BRIDGE_MSB               26
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_DIS_BRIDGE_LSB               26
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_DIS_BRIDGE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_DIS_BRIDGE_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_VLAN_MODE_MASK               0x03000000U
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_VLAN_MODE_SHIFT              24
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_VLAN_MODE_MSB                25
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_VLAN_MODE_LSB                24
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_VLAN_MODE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_VLAN_MODE_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_VID_MASK                     0x00fff000U
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_VID_SHIFT                    12
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_VID_MSB                      23
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_VID_LSB                      12
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_VID_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_VID_DEFAULT                  0x00000000U
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_AGGR_HASH_MASK               0x00000f00U
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_AGGR_HASH_SHIFT              8
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_AGGR_HASH_MSB                11
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_AGGR_HASH_LSB                8
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_AGGR_HASH_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_AGGR_HASH_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_AGGR_MODE_MASK               0x000000c0U
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_AGGR_MODE_SHIFT              6
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_AGGR_MODE_MSB                7
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_AGGR_MODE_LSB                6
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_AGGR_MODE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_AGGR_MODE_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_DFLT_COS_MASK                0x00000038U
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_DFLT_COS_SHIFT               3
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_DFLT_COS_MSB                 5
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_DFLT_COS_LSB                 3
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_DFLT_COS_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_DFLT_COS_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_DFLT_DP_MASK                 0x00000006U
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_DFLT_DP_SHIFT                1
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_DFLT_DP_MSB                  2
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_DFLT_DP_LSB                  1
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_DFLT_DP_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_DFLT_DP_DEFAULT              0x00000000U
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_DFLT_ECN_MASK                0x00000001U
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_DFLT_ECN_SHIFT               0
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_DFLT_ECN_MSB                 0
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_DFLT_ECN_LSB                 0
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_DFLT_ECN_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT8_CONFIG_P08_DFLT_ECN_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: mi_port9_config */
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_VLANSTUFF_MASK               0x80000000U
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_VLANSTUFF_SHIFT              31
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_VLANSTUFF_MSB                31
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_VLANSTUFF_LSB                31
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_VLANSTUFF_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_VLANSTUFF_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_ENB_ECN_MASK                 0x40000000U
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_ENB_ECN_SHIFT                30
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_ENB_ECN_MSB                  30
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_ENB_ECN_LSB                  30
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_ENB_ECN_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_ENB_ECN_DEFAULT              0x00000000U
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_TRUST_MASK                   0x20000000U
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_TRUST_SHIFT                  29
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_TRUST_MSB                    29
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_TRUST_LSB                    29
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_TRUST_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_TRUST_DEFAULT                0x00000000U
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_DIS_MPLS_MASK                0x10000000U
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_DIS_MPLS_SHIFT               28
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_DIS_MPLS_MSB                 28
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_DIS_MPLS_LSB                 28
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_DIS_MPLS_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_DIS_MPLS_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_DIS_IPV4_MASK                0x08000000U
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_DIS_IPV4_SHIFT               27
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_DIS_IPV4_MSB                 27
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_DIS_IPV4_LSB                 27
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_DIS_IPV4_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_DIS_IPV4_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_DIS_BRIDGE_MASK              0x04000000U
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_DIS_BRIDGE_SHIFT             26
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_DIS_BRIDGE_MSB               26
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_DIS_BRIDGE_LSB               26
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_DIS_BRIDGE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_DIS_BRIDGE_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_VLAN_MODE_MASK               0x03000000U
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_VLAN_MODE_SHIFT              24
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_VLAN_MODE_MSB                25
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_VLAN_MODE_LSB                24
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_VLAN_MODE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_VLAN_MODE_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_VID_MASK                     0x00fff000U
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_VID_SHIFT                    12
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_VID_MSB                      23
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_VID_LSB                      12
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_VID_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_VID_DEFAULT                  0x00000000U
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_AGGR_HASH_MASK               0x00000f00U
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_AGGR_HASH_SHIFT              8
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_AGGR_HASH_MSB                11
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_AGGR_HASH_LSB                8
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_AGGR_HASH_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_AGGR_HASH_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_AGGR_MODE_MASK               0x000000c0U
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_AGGR_MODE_SHIFT              6
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_AGGR_MODE_MSB                7
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_AGGR_MODE_LSB                6
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_AGGR_MODE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_AGGR_MODE_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_DFLT_COS_MASK                0x00000038U
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_DFLT_COS_SHIFT               3
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_DFLT_COS_MSB                 5
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_DFLT_COS_LSB                 3
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_DFLT_COS_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_DFLT_COS_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_DFLT_DP_MASK                 0x00000006U
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_DFLT_DP_SHIFT                1
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_DFLT_DP_MSB                  2
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_DFLT_DP_LSB                  1
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_DFLT_DP_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_DFLT_DP_DEFAULT              0x00000000U
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_DFLT_ECN_MASK                0x00000001U
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_DFLT_ECN_SHIFT               0
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_DFLT_ECN_MSB                 0
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_DFLT_ECN_LSB                 0
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_DFLT_ECN_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT9_CONFIG_P09_DFLT_ECN_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: mi_port10_config */
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_VLANSTUFF_MASK              0x80000000U
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_VLANSTUFF_SHIFT             31
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_VLANSTUFF_MSB               31
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_VLANSTUFF_LSB               31
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_VLANSTUFF_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_VLANSTUFF_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_ENB_ECN_MASK                0x40000000U
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_ENB_ECN_SHIFT               30
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_ENB_ECN_MSB                 30
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_ENB_ECN_LSB                 30
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_ENB_ECN_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_ENB_ECN_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_TRUST_MASK                  0x20000000U
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_TRUST_SHIFT                 29
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_TRUST_MSB                   29
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_TRUST_LSB                   29
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_TRUST_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_TRUST_DEFAULT               0x00000000U
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_DIS_MPLS_MASK               0x10000000U
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_DIS_MPLS_SHIFT              28
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_DIS_MPLS_MSB                28
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_DIS_MPLS_LSB                28
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_DIS_MPLS_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_DIS_MPLS_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_DIS_IPV4_MASK               0x08000000U
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_DIS_IPV4_SHIFT              27
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_DIS_IPV4_MSB                27
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_DIS_IPV4_LSB                27
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_DIS_IPV4_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_DIS_IPV4_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_DIS_BRIDGE_MASK             0x04000000U
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_DIS_BRIDGE_SHIFT            26
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_DIS_BRIDGE_MSB              26
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_DIS_BRIDGE_LSB              26
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_DIS_BRIDGE_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_DIS_BRIDGE_DEFAULT          0x00000000U
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_VLAN_MODE_MASK              0x03000000U
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_VLAN_MODE_SHIFT             24
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_VLAN_MODE_MSB               25
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_VLAN_MODE_LSB               24
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_VLAN_MODE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_VLAN_MODE_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_VID_MASK                    0x00fff000U
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_VID_SHIFT                   12
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_VID_MSB                     23
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_VID_LSB                     12
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_VID_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_VID_DEFAULT                 0x00000000U
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_AGGR_HASH_MASK              0x00000f00U
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_AGGR_HASH_SHIFT             8
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_AGGR_HASH_MSB               11
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_AGGR_HASH_LSB               8
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_AGGR_HASH_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_AGGR_HASH_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_AGGR_MODE_MASK              0x000000c0U
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_AGGR_MODE_SHIFT             6
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_AGGR_MODE_MSB               7
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_AGGR_MODE_LSB               6
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_AGGR_MODE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_AGGR_MODE_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_DFLT_COS_MASK               0x00000038U
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_DFLT_COS_SHIFT              3
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_DFLT_COS_MSB                5
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_DFLT_COS_LSB                3
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_DFLT_COS_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_DFLT_COS_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_DFLT_DP_MASK                0x00000006U
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_DFLT_DP_SHIFT               1
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_DFLT_DP_MSB                 2
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_DFLT_DP_LSB                 1
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_DFLT_DP_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_DFLT_DP_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_DFLT_ECN_MASK               0x00000001U
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_DFLT_ECN_SHIFT              0
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_DFLT_ECN_MSB                0
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_DFLT_ECN_LSB                0
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_DFLT_ECN_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT10_CONFIG_P10_DFLT_ECN_DEFAULT            0x00000000U

/* field level defines for Device: FE  Register: mi_port11_config */
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_VLANSTUFF_MASK              0x80000000U
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_VLANSTUFF_SHIFT             31
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_VLANSTUFF_MSB               31
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_VLANSTUFF_LSB               31
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_VLANSTUFF_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_VLANSTUFF_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_ENB_ECN_MASK                0x40000000U
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_ENB_ECN_SHIFT               30
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_ENB_ECN_MSB                 30
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_ENB_ECN_LSB                 30
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_ENB_ECN_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_ENB_ECN_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_TRUST_MASK                  0x20000000U
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_TRUST_SHIFT                 29
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_TRUST_MSB                   29
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_TRUST_LSB                   29
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_TRUST_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_TRUST_DEFAULT               0x00000000U
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_DIS_MPLS_MASK               0x10000000U
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_DIS_MPLS_SHIFT              28
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_DIS_MPLS_MSB                28
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_DIS_MPLS_LSB                28
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_DIS_MPLS_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_DIS_MPLS_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_DIS_IPV4_MASK               0x08000000U
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_DIS_IPV4_SHIFT              27
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_DIS_IPV4_MSB                27
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_DIS_IPV4_LSB                27
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_DIS_IPV4_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_DIS_IPV4_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_DIS_BRIDGE_MASK             0x04000000U
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_DIS_BRIDGE_SHIFT            26
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_DIS_BRIDGE_MSB              26
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_DIS_BRIDGE_LSB              26
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_DIS_BRIDGE_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_DIS_BRIDGE_DEFAULT          0x00000000U
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_VLAN_MODE_MASK              0x03000000U
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_VLAN_MODE_SHIFT             24
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_VLAN_MODE_MSB               25
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_VLAN_MODE_LSB               24
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_VLAN_MODE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_VLAN_MODE_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_VID_MASK                    0x00fff000U
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_VID_SHIFT                   12
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_VID_MSB                     23
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_VID_LSB                     12
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_VID_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_VID_DEFAULT                 0x00000000U
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_AGGR_HASH_MASK              0x00000f00U
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_AGGR_HASH_SHIFT             8
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_AGGR_HASH_MSB               11
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_AGGR_HASH_LSB               8
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_AGGR_HASH_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_AGGR_HASH_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_AGGR_MODE_MASK              0x000000c0U
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_AGGR_MODE_SHIFT             6
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_AGGR_MODE_MSB               7
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_AGGR_MODE_LSB               6
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_AGGR_MODE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_AGGR_MODE_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_DFLT_COS_MASK               0x00000038U
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_DFLT_COS_SHIFT              3
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_DFLT_COS_MSB                5
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_DFLT_COS_LSB                3
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_DFLT_COS_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_DFLT_COS_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_DFLT_DP_MASK                0x00000006U
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_DFLT_DP_SHIFT               1
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_DFLT_DP_MSB                 2
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_DFLT_DP_LSB                 1
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_DFLT_DP_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_DFLT_DP_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_DFLT_ECN_MASK               0x00000001U
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_DFLT_ECN_SHIFT              0
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_DFLT_ECN_MSB                0
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_DFLT_ECN_LSB                0
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_DFLT_ECN_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT11_CONFIG_P11_DFLT_ECN_DEFAULT            0x00000000U

/* field level defines for Device: FE  Register: mi_port12_config */
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_VLANSTUFF_MASK              0x80000000U
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_VLANSTUFF_SHIFT             31
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_VLANSTUFF_MSB               31
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_VLANSTUFF_LSB               31
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_VLANSTUFF_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_VLANSTUFF_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_ENB_ECN_MASK                0x40000000U
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_ENB_ECN_SHIFT               30
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_ENB_ECN_MSB                 30
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_ENB_ECN_LSB                 30
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_ENB_ECN_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_ENB_ECN_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_TRUST_MASK                  0x20000000U
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_TRUST_SHIFT                 29
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_TRUST_MSB                   29
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_TRUST_LSB                   29
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_TRUST_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_TRUST_DEFAULT               0x00000000U
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_DIS_MPLS_MASK               0x10000000U
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_DIS_MPLS_SHIFT              28
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_DIS_MPLS_MSB                28
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_DIS_MPLS_LSB                28
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_DIS_MPLS_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_DIS_MPLS_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_DIS_IPV4_MASK               0x08000000U
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_DIS_IPV4_SHIFT              27
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_DIS_IPV4_MSB                27
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_DIS_IPV4_LSB                27
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_DIS_IPV4_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_DIS_IPV4_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_DIS_BRIDGE_MASK             0x04000000U
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_DIS_BRIDGE_SHIFT            26
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_DIS_BRIDGE_MSB              26
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_DIS_BRIDGE_LSB              26
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_DIS_BRIDGE_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_DIS_BRIDGE_DEFAULT          0x00000000U
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_VLAN_MODE_MASK              0x03000000U
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_VLAN_MODE_SHIFT             24
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_VLAN_MODE_MSB               25
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_VLAN_MODE_LSB               24
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_VLAN_MODE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_VLAN_MODE_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_VID_MASK                    0x00fff000U
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_VID_SHIFT                   12
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_VID_MSB                     23
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_VID_LSB                     12
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_VID_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_VID_DEFAULT                 0x00000000U
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_AGGR_HASH_MASK              0x00000f00U
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_AGGR_HASH_SHIFT             8
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_AGGR_HASH_MSB               11
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_AGGR_HASH_LSB               8
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_AGGR_HASH_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_AGGR_HASH_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_AGGR_MODE_MASK              0x000000c0U
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_AGGR_MODE_SHIFT             6
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_AGGR_MODE_MSB               7
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_AGGR_MODE_LSB               6
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_AGGR_MODE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_AGGR_MODE_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_DFLT_COS_MASK               0x00000038U
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_DFLT_COS_SHIFT              3
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_DFLT_COS_MSB                5
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_DFLT_COS_LSB                3
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_DFLT_COS_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_DFLT_COS_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_DFLT_DP_MASK                0x00000006U
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_DFLT_DP_SHIFT               1
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_DFLT_DP_MSB                 2
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_DFLT_DP_LSB                 1
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_DFLT_DP_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_DFLT_DP_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_DFLT_ECN_MASK               0x00000001U
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_DFLT_ECN_SHIFT              0
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_DFLT_ECN_MSB                0
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_DFLT_ECN_LSB                0
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_DFLT_ECN_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT12_CONFIG_P12_DFLT_ECN_DEFAULT            0x00000000U

/* field level defines for Device: FE  Register: mi_port13_config */
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_VLANSTUFF_MASK              0x80000000U
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_VLANSTUFF_SHIFT             31
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_VLANSTUFF_MSB               31
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_VLANSTUFF_LSB               31
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_VLANSTUFF_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_VLANSTUFF_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_ENB_ECN_MASK                0x40000000U
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_ENB_ECN_SHIFT               30
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_ENB_ECN_MSB                 30
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_ENB_ECN_LSB                 30
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_ENB_ECN_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_ENB_ECN_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_TRUST_MASK                  0x20000000U
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_TRUST_SHIFT                 29
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_TRUST_MSB                   29
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_TRUST_LSB                   29
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_TRUST_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_TRUST_DEFAULT               0x00000000U
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_DIS_MPLS_MASK               0x10000000U
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_DIS_MPLS_SHIFT              28
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_DIS_MPLS_MSB                28
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_DIS_MPLS_LSB                28
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_DIS_MPLS_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_DIS_MPLS_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_DIS_IPV4_MASK               0x08000000U
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_DIS_IPV4_SHIFT              27
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_DIS_IPV4_MSB                27
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_DIS_IPV4_LSB                27
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_DIS_IPV4_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_DIS_IPV4_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_DIS_BRIDGE_MASK             0x04000000U
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_DIS_BRIDGE_SHIFT            26
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_DIS_BRIDGE_MSB              26
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_DIS_BRIDGE_LSB              26
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_DIS_BRIDGE_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_DIS_BRIDGE_DEFAULT          0x00000000U
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_VLAN_MODE_MASK              0x03000000U
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_VLAN_MODE_SHIFT             24
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_VLAN_MODE_MSB               25
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_VLAN_MODE_LSB               24
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_VLAN_MODE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_VLAN_MODE_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_VID_MASK                    0x00fff000U
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_VID_SHIFT                   12
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_VID_MSB                     23
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_VID_LSB                     12
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_VID_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_VID_DEFAULT                 0x00000000U
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_AGGR_HASH_MASK              0x00000f00U
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_AGGR_HASH_SHIFT             8
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_AGGR_HASH_MSB               11
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_AGGR_HASH_LSB               8
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_AGGR_HASH_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_AGGR_HASH_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_AGGR_MODE_MASK              0x000000c0U
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_AGGR_MODE_SHIFT             6
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_AGGR_MODE_MSB               7
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_AGGR_MODE_LSB               6
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_AGGR_MODE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_AGGR_MODE_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_DFLT_COS_MASK               0x00000038U
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_DFLT_COS_SHIFT              3
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_DFLT_COS_MSB                5
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_DFLT_COS_LSB                3
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_DFLT_COS_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_DFLT_COS_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_DFLT_DP_MASK                0x00000006U
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_DFLT_DP_SHIFT               1
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_DFLT_DP_MSB                 2
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_DFLT_DP_LSB                 1
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_DFLT_DP_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_DFLT_DP_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_DFLT_ECN_MASK               0x00000001U
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_DFLT_ECN_SHIFT              0
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_DFLT_ECN_MSB                0
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_DFLT_ECN_LSB                0
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_DFLT_ECN_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT13_CONFIG_P13_DFLT_ECN_DEFAULT            0x00000000U

/* field level defines for Device: FE  Register: mi_port14_config */
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_VLANSTUFF_MASK              0x80000000U
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_VLANSTUFF_SHIFT             31
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_VLANSTUFF_MSB               31
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_VLANSTUFF_LSB               31
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_VLANSTUFF_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_VLANSTUFF_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_ENB_ECN_MASK                0x40000000U
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_ENB_ECN_SHIFT               30
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_ENB_ECN_MSB                 30
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_ENB_ECN_LSB                 30
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_ENB_ECN_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_ENB_ECN_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_TRUST_MASK                  0x20000000U
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_TRUST_SHIFT                 29
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_TRUST_MSB                   29
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_TRUST_LSB                   29
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_TRUST_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_TRUST_DEFAULT               0x00000000U
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_DIS_MPLS_MASK               0x10000000U
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_DIS_MPLS_SHIFT              28
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_DIS_MPLS_MSB                28
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_DIS_MPLS_LSB                28
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_DIS_MPLS_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_DIS_MPLS_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_DIS_IPV4_MASK               0x08000000U
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_DIS_IPV4_SHIFT              27
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_DIS_IPV4_MSB                27
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_DIS_IPV4_LSB                27
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_DIS_IPV4_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_DIS_IPV4_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_DIS_BRIDGE_MASK             0x04000000U
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_DIS_BRIDGE_SHIFT            26
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_DIS_BRIDGE_MSB              26
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_DIS_BRIDGE_LSB              26
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_DIS_BRIDGE_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_DIS_BRIDGE_DEFAULT          0x00000000U
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_VLAN_MODE_MASK              0x03000000U
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_VLAN_MODE_SHIFT             24
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_VLAN_MODE_MSB               25
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_VLAN_MODE_LSB               24
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_VLAN_MODE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_VLAN_MODE_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_VID_MASK                    0x00fff000U
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_VID_SHIFT                   12
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_VID_MSB                     23
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_VID_LSB                     12
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_VID_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_VID_DEFAULT                 0x00000000U
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_AGGR_HASH_MASK              0x00000f00U
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_AGGR_HASH_SHIFT             8
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_AGGR_HASH_MSB               11
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_AGGR_HASH_LSB               8
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_AGGR_HASH_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_AGGR_HASH_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_AGGR_MODE_MASK              0x000000c0U
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_AGGR_MODE_SHIFT             6
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_AGGR_MODE_MSB               7
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_AGGR_MODE_LSB               6
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_AGGR_MODE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_AGGR_MODE_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_DFLT_COS_MASK               0x00000038U
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_DFLT_COS_SHIFT              3
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_DFLT_COS_MSB                5
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_DFLT_COS_LSB                3
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_DFLT_COS_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_DFLT_COS_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_DFLT_DP_MASK                0x00000006U
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_DFLT_DP_SHIFT               1
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_DFLT_DP_MSB                 2
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_DFLT_DP_LSB                 1
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_DFLT_DP_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_DFLT_DP_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_DFLT_ECN_MASK               0x00000001U
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_DFLT_ECN_SHIFT              0
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_DFLT_ECN_MSB                0
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_DFLT_ECN_LSB                0
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_DFLT_ECN_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT14_CONFIG_P14_DFLT_ECN_DEFAULT            0x00000000U

/* field level defines for Device: FE  Register: mi_port15_config */
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_VLANSTUFF_MASK              0x80000000U
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_VLANSTUFF_SHIFT             31
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_VLANSTUFF_MSB               31
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_VLANSTUFF_LSB               31
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_VLANSTUFF_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_VLANSTUFF_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_ENB_ECN_MASK                0x40000000U
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_ENB_ECN_SHIFT               30
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_ENB_ECN_MSB                 30
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_ENB_ECN_LSB                 30
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_ENB_ECN_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_ENB_ECN_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_TRUST_MASK                  0x20000000U
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_TRUST_SHIFT                 29
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_TRUST_MSB                   29
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_TRUST_LSB                   29
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_TRUST_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_TRUST_DEFAULT               0x00000000U
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_DIS_MPLS_MASK               0x10000000U
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_DIS_MPLS_SHIFT              28
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_DIS_MPLS_MSB                28
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_DIS_MPLS_LSB                28
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_DIS_MPLS_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_DIS_MPLS_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_DIS_IPV4_MASK               0x08000000U
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_DIS_IPV4_SHIFT              27
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_DIS_IPV4_MSB                27
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_DIS_IPV4_LSB                27
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_DIS_IPV4_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_DIS_IPV4_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_DIS_BRIDGE_MASK             0x04000000U
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_DIS_BRIDGE_SHIFT            26
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_DIS_BRIDGE_MSB              26
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_DIS_BRIDGE_LSB              26
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_DIS_BRIDGE_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_DIS_BRIDGE_DEFAULT          0x00000000U
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_VLAN_MODE_MASK              0x03000000U
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_VLAN_MODE_SHIFT             24
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_VLAN_MODE_MSB               25
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_VLAN_MODE_LSB               24
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_VLAN_MODE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_VLAN_MODE_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_VID_MASK                    0x00fff000U
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_VID_SHIFT                   12
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_VID_MSB                     23
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_VID_LSB                     12
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_VID_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_VID_DEFAULT                 0x00000000U
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_AGGR_HASH_MASK              0x00000f00U
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_AGGR_HASH_SHIFT             8
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_AGGR_HASH_MSB               11
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_AGGR_HASH_LSB               8
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_AGGR_HASH_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_AGGR_HASH_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_AGGR_MODE_MASK              0x000000c0U
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_AGGR_MODE_SHIFT             6
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_AGGR_MODE_MSB               7
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_AGGR_MODE_LSB               6
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_AGGR_MODE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_AGGR_MODE_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_DFLT_COS_MASK               0x00000038U
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_DFLT_COS_SHIFT              3
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_DFLT_COS_MSB                5
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_DFLT_COS_LSB                3
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_DFLT_COS_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_DFLT_COS_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_DFLT_DP_MASK                0x00000006U
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_DFLT_DP_SHIFT               1
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_DFLT_DP_MSB                 2
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_DFLT_DP_LSB                 1
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_DFLT_DP_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_DFLT_DP_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_DFLT_ECN_MASK               0x00000001U
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_DFLT_ECN_SHIFT              0
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_DFLT_ECN_MSB                0
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_DFLT_ECN_LSB                0
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_DFLT_ECN_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT15_CONFIG_P15_DFLT_ECN_DEFAULT            0x00000000U

/* field level defines for Device: FE  Register: mi_ppp_addr_ctl */
#define SAND_HAL_FE_MI_PPP_ADDR_CTL_ENB_MASK                         0x00010000U
#define SAND_HAL_FE_MI_PPP_ADDR_CTL_ENB_SHIFT                        16
#define SAND_HAL_FE_MI_PPP_ADDR_CTL_ENB_MSB                          16
#define SAND_HAL_FE_MI_PPP_ADDR_CTL_ENB_LSB                          16
#define SAND_HAL_FE_MI_PPP_ADDR_CTL_ENB_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PPP_ADDR_CTL_ENB_DEFAULT                      0x00000000U
#define SAND_HAL_FE_MI_PPP_ADDR_CTL_PPP_ADDRESS_MASK                 0x0000ff00U
#define SAND_HAL_FE_MI_PPP_ADDR_CTL_PPP_ADDRESS_SHIFT                8
#define SAND_HAL_FE_MI_PPP_ADDR_CTL_PPP_ADDRESS_MSB                  15
#define SAND_HAL_FE_MI_PPP_ADDR_CTL_PPP_ADDRESS_LSB                  8
#define SAND_HAL_FE_MI_PPP_ADDR_CTL_PPP_ADDRESS_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PPP_ADDR_CTL_PPP_ADDRESS_DEFAULT              0x000000ffU
#define SAND_HAL_FE_MI_PPP_ADDR_CTL_PPP_CONTROL_MASK                 0x000000ffU
#define SAND_HAL_FE_MI_PPP_ADDR_CTL_PPP_CONTROL_SHIFT                0
#define SAND_HAL_FE_MI_PPP_ADDR_CTL_PPP_CONTROL_MSB                  7
#define SAND_HAL_FE_MI_PPP_ADDR_CTL_PPP_CONTROL_LSB                  0
#define SAND_HAL_FE_MI_PPP_ADDR_CTL_PPP_CONTROL_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PPP_ADDR_CTL_PPP_CONTROL_DEFAULT              0x00000003U

/* field level defines for Device: FE  Register: mi_usr0_l3type */
#define SAND_HAL_FE_MI_USR0_L3TYPE_USR00_BITENB_MASK                 0xffff0000U
#define SAND_HAL_FE_MI_USR0_L3TYPE_USR00_BITENB_SHIFT                16
#define SAND_HAL_FE_MI_USR0_L3TYPE_USR00_BITENB_MSB                  31
#define SAND_HAL_FE_MI_USR0_L3TYPE_USR00_BITENB_LSB                  16
#define SAND_HAL_FE_MI_USR0_L3TYPE_USR00_BITENB_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR0_L3TYPE_USR00_BITENB_DEFAULT              0x00000000U
#define SAND_HAL_FE_MI_USR0_L3TYPE_USR00_TYPE_MASK                   0x0000ffffU
#define SAND_HAL_FE_MI_USR0_L3TYPE_USR00_TYPE_SHIFT                  0
#define SAND_HAL_FE_MI_USR0_L3TYPE_USR00_TYPE_MSB                    15
#define SAND_HAL_FE_MI_USR0_L3TYPE_USR00_TYPE_LSB                    0
#define SAND_HAL_FE_MI_USR0_L3TYPE_USR00_TYPE_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR0_L3TYPE_USR00_TYPE_DEFAULT                0x00000000U

/* field level defines for Device: FE  Register: mi_usr1_l3type */
#define SAND_HAL_FE_MI_USR1_L3TYPE_USR01_BITENB_MASK                 0xffff0000U
#define SAND_HAL_FE_MI_USR1_L3TYPE_USR01_BITENB_SHIFT                16
#define SAND_HAL_FE_MI_USR1_L3TYPE_USR01_BITENB_MSB                  31
#define SAND_HAL_FE_MI_USR1_L3TYPE_USR01_BITENB_LSB                  16
#define SAND_HAL_FE_MI_USR1_L3TYPE_USR01_BITENB_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR1_L3TYPE_USR01_BITENB_DEFAULT              0x00000000U
#define SAND_HAL_FE_MI_USR1_L3TYPE_USR01_TYPE_MASK                   0x0000ffffU
#define SAND_HAL_FE_MI_USR1_L3TYPE_USR01_TYPE_SHIFT                  0
#define SAND_HAL_FE_MI_USR1_L3TYPE_USR01_TYPE_MSB                    15
#define SAND_HAL_FE_MI_USR1_L3TYPE_USR01_TYPE_LSB                    0
#define SAND_HAL_FE_MI_USR1_L3TYPE_USR01_TYPE_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR1_L3TYPE_USR01_TYPE_DEFAULT                0x00000000U

/* field level defines for Device: FE  Register: mi_usr2_l3type */
#define SAND_HAL_FE_MI_USR2_L3TYPE_USR02_BITENB_MASK                 0xffff0000U
#define SAND_HAL_FE_MI_USR2_L3TYPE_USR02_BITENB_SHIFT                16
#define SAND_HAL_FE_MI_USR2_L3TYPE_USR02_BITENB_MSB                  31
#define SAND_HAL_FE_MI_USR2_L3TYPE_USR02_BITENB_LSB                  16
#define SAND_HAL_FE_MI_USR2_L3TYPE_USR02_BITENB_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR2_L3TYPE_USR02_BITENB_DEFAULT              0x00000000U
#define SAND_HAL_FE_MI_USR2_L3TYPE_USR02_TYPE_MASK                   0x0000ffffU
#define SAND_HAL_FE_MI_USR2_L3TYPE_USR02_TYPE_SHIFT                  0
#define SAND_HAL_FE_MI_USR2_L3TYPE_USR02_TYPE_MSB                    15
#define SAND_HAL_FE_MI_USR2_L3TYPE_USR02_TYPE_LSB                    0
#define SAND_HAL_FE_MI_USR2_L3TYPE_USR02_TYPE_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR2_L3TYPE_USR02_TYPE_DEFAULT                0x00000000U

/* field level defines for Device: FE  Register: mi_usr3_l3type */
#define SAND_HAL_FE_MI_USR3_L3TYPE_USR03_BITENB_MASK                 0xffff0000U
#define SAND_HAL_FE_MI_USR3_L3TYPE_USR03_BITENB_SHIFT                16
#define SAND_HAL_FE_MI_USR3_L3TYPE_USR03_BITENB_MSB                  31
#define SAND_HAL_FE_MI_USR3_L3TYPE_USR03_BITENB_LSB                  16
#define SAND_HAL_FE_MI_USR3_L3TYPE_USR03_BITENB_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR3_L3TYPE_USR03_BITENB_DEFAULT              0x00000000U
#define SAND_HAL_FE_MI_USR3_L3TYPE_USR03_TYPE_MASK                   0x0000ffffU
#define SAND_HAL_FE_MI_USR3_L3TYPE_USR03_TYPE_SHIFT                  0
#define SAND_HAL_FE_MI_USR3_L3TYPE_USR03_TYPE_MSB                    15
#define SAND_HAL_FE_MI_USR3_L3TYPE_USR03_TYPE_LSB                    0
#define SAND_HAL_FE_MI_USR3_L3TYPE_USR03_TYPE_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR3_L3TYPE_USR03_TYPE_DEFAULT                0x00000000U

/* field level defines for Device: FE  Register: mi_usr4_l3type */
#define SAND_HAL_FE_MI_USR4_L3TYPE_USR04_BITENB_MASK                 0xffff0000U
#define SAND_HAL_FE_MI_USR4_L3TYPE_USR04_BITENB_SHIFT                16
#define SAND_HAL_FE_MI_USR4_L3TYPE_USR04_BITENB_MSB                  31
#define SAND_HAL_FE_MI_USR4_L3TYPE_USR04_BITENB_LSB                  16
#define SAND_HAL_FE_MI_USR4_L3TYPE_USR04_BITENB_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR4_L3TYPE_USR04_BITENB_DEFAULT              0x00000000U
#define SAND_HAL_FE_MI_USR4_L3TYPE_USR04_TYPE_MASK                   0x0000ffffU
#define SAND_HAL_FE_MI_USR4_L3TYPE_USR04_TYPE_SHIFT                  0
#define SAND_HAL_FE_MI_USR4_L3TYPE_USR04_TYPE_MSB                    15
#define SAND_HAL_FE_MI_USR4_L3TYPE_USR04_TYPE_LSB                    0
#define SAND_HAL_FE_MI_USR4_L3TYPE_USR04_TYPE_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR4_L3TYPE_USR04_TYPE_DEFAULT                0x00000000U

/* field level defines for Device: FE  Register: mi_usr5_l3type */
#define SAND_HAL_FE_MI_USR5_L3TYPE_USR05_BITENB_MASK                 0xffff0000U
#define SAND_HAL_FE_MI_USR5_L3TYPE_USR05_BITENB_SHIFT                16
#define SAND_HAL_FE_MI_USR5_L3TYPE_USR05_BITENB_MSB                  31
#define SAND_HAL_FE_MI_USR5_L3TYPE_USR05_BITENB_LSB                  16
#define SAND_HAL_FE_MI_USR5_L3TYPE_USR05_BITENB_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR5_L3TYPE_USR05_BITENB_DEFAULT              0x00000000U
#define SAND_HAL_FE_MI_USR5_L3TYPE_USR05_TYPE_MASK                   0x0000ffffU
#define SAND_HAL_FE_MI_USR5_L3TYPE_USR05_TYPE_SHIFT                  0
#define SAND_HAL_FE_MI_USR5_L3TYPE_USR05_TYPE_MSB                    15
#define SAND_HAL_FE_MI_USR5_L3TYPE_USR05_TYPE_LSB                    0
#define SAND_HAL_FE_MI_USR5_L3TYPE_USR05_TYPE_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR5_L3TYPE_USR05_TYPE_DEFAULT                0x00000000U

/* field level defines for Device: FE  Register: mi_usr6_l3type */
#define SAND_HAL_FE_MI_USR6_L3TYPE_USR06_BITENB_MASK                 0xffff0000U
#define SAND_HAL_FE_MI_USR6_L3TYPE_USR06_BITENB_SHIFT                16
#define SAND_HAL_FE_MI_USR6_L3TYPE_USR06_BITENB_MSB                  31
#define SAND_HAL_FE_MI_USR6_L3TYPE_USR06_BITENB_LSB                  16
#define SAND_HAL_FE_MI_USR6_L3TYPE_USR06_BITENB_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR6_L3TYPE_USR06_BITENB_DEFAULT              0x00000000U
#define SAND_HAL_FE_MI_USR6_L3TYPE_USR06_TYPE_MASK                   0x0000ffffU
#define SAND_HAL_FE_MI_USR6_L3TYPE_USR06_TYPE_SHIFT                  0
#define SAND_HAL_FE_MI_USR6_L3TYPE_USR06_TYPE_MSB                    15
#define SAND_HAL_FE_MI_USR6_L3TYPE_USR06_TYPE_LSB                    0
#define SAND_HAL_FE_MI_USR6_L3TYPE_USR06_TYPE_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR6_L3TYPE_USR06_TYPE_DEFAULT                0x00000000U

/* field level defines for Device: FE  Register: mi_usr7_l3type */
#define SAND_HAL_FE_MI_USR7_L3TYPE_USR07_BITENB_MASK                 0xffff0000U
#define SAND_HAL_FE_MI_USR7_L3TYPE_USR07_BITENB_SHIFT                16
#define SAND_HAL_FE_MI_USR7_L3TYPE_USR07_BITENB_MSB                  31
#define SAND_HAL_FE_MI_USR7_L3TYPE_USR07_BITENB_LSB                  16
#define SAND_HAL_FE_MI_USR7_L3TYPE_USR07_BITENB_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR7_L3TYPE_USR07_BITENB_DEFAULT              0x00000000U
#define SAND_HAL_FE_MI_USR7_L3TYPE_USR07_TYPE_MASK                   0x0000ffffU
#define SAND_HAL_FE_MI_USR7_L3TYPE_USR07_TYPE_SHIFT                  0
#define SAND_HAL_FE_MI_USR7_L3TYPE_USR07_TYPE_MSB                    15
#define SAND_HAL_FE_MI_USR7_L3TYPE_USR07_TYPE_LSB                    0
#define SAND_HAL_FE_MI_USR7_L3TYPE_USR07_TYPE_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR7_L3TYPE_USR07_TYPE_DEFAULT                0x00000000U

/* field level defines for Device: FE  Register: mi_usr8_l3type */
#define SAND_HAL_FE_MI_USR8_L3TYPE_USR08_BITENB_MASK                 0xffff0000U
#define SAND_HAL_FE_MI_USR8_L3TYPE_USR08_BITENB_SHIFT                16
#define SAND_HAL_FE_MI_USR8_L3TYPE_USR08_BITENB_MSB                  31
#define SAND_HAL_FE_MI_USR8_L3TYPE_USR08_BITENB_LSB                  16
#define SAND_HAL_FE_MI_USR8_L3TYPE_USR08_BITENB_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR8_L3TYPE_USR08_BITENB_DEFAULT              0x00000000U
#define SAND_HAL_FE_MI_USR8_L3TYPE_USR08_TYPE_MASK                   0x0000ffffU
#define SAND_HAL_FE_MI_USR8_L3TYPE_USR08_TYPE_SHIFT                  0
#define SAND_HAL_FE_MI_USR8_L3TYPE_USR08_TYPE_MSB                    15
#define SAND_HAL_FE_MI_USR8_L3TYPE_USR08_TYPE_LSB                    0
#define SAND_HAL_FE_MI_USR8_L3TYPE_USR08_TYPE_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR8_L3TYPE_USR08_TYPE_DEFAULT                0x00000000U

/* field level defines for Device: FE  Register: mi_usr9_l3type */
#define SAND_HAL_FE_MI_USR9_L3TYPE_USR09_BITENB_MASK                 0xffff0000U
#define SAND_HAL_FE_MI_USR9_L3TYPE_USR09_BITENB_SHIFT                16
#define SAND_HAL_FE_MI_USR9_L3TYPE_USR09_BITENB_MSB                  31
#define SAND_HAL_FE_MI_USR9_L3TYPE_USR09_BITENB_LSB                  16
#define SAND_HAL_FE_MI_USR9_L3TYPE_USR09_BITENB_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR9_L3TYPE_USR09_BITENB_DEFAULT              0x00000000U
#define SAND_HAL_FE_MI_USR9_L3TYPE_USR09_TYPE_MASK                   0x0000ffffU
#define SAND_HAL_FE_MI_USR9_L3TYPE_USR09_TYPE_SHIFT                  0
#define SAND_HAL_FE_MI_USR9_L3TYPE_USR09_TYPE_MSB                    15
#define SAND_HAL_FE_MI_USR9_L3TYPE_USR09_TYPE_LSB                    0
#define SAND_HAL_FE_MI_USR9_L3TYPE_USR09_TYPE_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR9_L3TYPE_USR09_TYPE_DEFAULT                0x00000000U

/* field level defines for Device: FE  Register: mi_usr10_l3type */
#define SAND_HAL_FE_MI_USR10_L3TYPE_USR10_BITENB_MASK                0xffff0000U
#define SAND_HAL_FE_MI_USR10_L3TYPE_USR10_BITENB_SHIFT               16
#define SAND_HAL_FE_MI_USR10_L3TYPE_USR10_BITENB_MSB                 31
#define SAND_HAL_FE_MI_USR10_L3TYPE_USR10_BITENB_LSB                 16
#define SAND_HAL_FE_MI_USR10_L3TYPE_USR10_BITENB_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR10_L3TYPE_USR10_BITENB_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_USR10_L3TYPE_USR10_TYPE_MASK                  0x0000ffffU
#define SAND_HAL_FE_MI_USR10_L3TYPE_USR10_TYPE_SHIFT                 0
#define SAND_HAL_FE_MI_USR10_L3TYPE_USR10_TYPE_MSB                   15
#define SAND_HAL_FE_MI_USR10_L3TYPE_USR10_TYPE_LSB                   0
#define SAND_HAL_FE_MI_USR10_L3TYPE_USR10_TYPE_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR10_L3TYPE_USR10_TYPE_DEFAULT               0x00000000U

/* field level defines for Device: FE  Register: mi_usr11_l3type */
#define SAND_HAL_FE_MI_USR11_L3TYPE_USR11_BITENB_MASK                0xffff0000U
#define SAND_HAL_FE_MI_USR11_L3TYPE_USR11_BITENB_SHIFT               16
#define SAND_HAL_FE_MI_USR11_L3TYPE_USR11_BITENB_MSB                 31
#define SAND_HAL_FE_MI_USR11_L3TYPE_USR11_BITENB_LSB                 16
#define SAND_HAL_FE_MI_USR11_L3TYPE_USR11_BITENB_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR11_L3TYPE_USR11_BITENB_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_USR11_L3TYPE_USR11_TYPE_MASK                  0x0000ffffU
#define SAND_HAL_FE_MI_USR11_L3TYPE_USR11_TYPE_SHIFT                 0
#define SAND_HAL_FE_MI_USR11_L3TYPE_USR11_TYPE_MSB                   15
#define SAND_HAL_FE_MI_USR11_L3TYPE_USR11_TYPE_LSB                   0
#define SAND_HAL_FE_MI_USR11_L3TYPE_USR11_TYPE_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR11_L3TYPE_USR11_TYPE_DEFAULT               0x00000000U

/* field level defines for Device: FE  Register: mi_usr_l3type_act */
#define SAND_HAL_FE_MI_USR_L3TYPE_ACT_USR_FORCE_MAP_MASK             0x0fff0000U
#define SAND_HAL_FE_MI_USR_L3TYPE_ACT_USR_FORCE_MAP_SHIFT            16
#define SAND_HAL_FE_MI_USR_L3TYPE_ACT_USR_FORCE_MAP_MSB              27
#define SAND_HAL_FE_MI_USR_L3TYPE_ACT_USR_FORCE_MAP_LSB              16
#define SAND_HAL_FE_MI_USR_L3TYPE_ACT_USR_FORCE_MAP_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR_L3TYPE_ACT_USR_FORCE_MAP_DEFAULT          0x00000000U
#define SAND_HAL_FE_MI_USR_L3TYPE_ACT_USR_ENB_MASK                   0x00000fffU
#define SAND_HAL_FE_MI_USR_L3TYPE_ACT_USR_ENB_SHIFT                  0
#define SAND_HAL_FE_MI_USR_L3TYPE_ACT_USR_ENB_MSB                    11
#define SAND_HAL_FE_MI_USR_L3TYPE_ACT_USR_ENB_LSB                    0
#define SAND_HAL_FE_MI_USR_L3TYPE_ACT_USR_ENB_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR_L3TYPE_ACT_USR_ENB_DEFAULT                0x00000000U

/* field level defines for Device: FE  Register: mi_usr_l3type_fwdop */
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE11_FWDOP_MASK         0x00c00000U
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE11_FWDOP_SHIFT        22
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE11_FWDOP_MSB          23
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE11_FWDOP_LSB          22
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE11_FWDOP_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE11_FWDOP_DEFAULT      0x00000000U
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE10_FWDOP_MASK         0x00300000U
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE10_FWDOP_SHIFT        20
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE10_FWDOP_MSB          21
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE10_FWDOP_LSB          20
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE10_FWDOP_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE10_FWDOP_DEFAULT      0x00000000U
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE09_FWDOP_MASK         0x000c0000U
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE09_FWDOP_SHIFT        18
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE09_FWDOP_MSB          19
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE09_FWDOP_LSB          18
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE09_FWDOP_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE09_FWDOP_DEFAULT      0x00000000U
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE08_FWDOP_MASK         0x00030000U
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE08_FWDOP_SHIFT        16
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE08_FWDOP_MSB          17
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE08_FWDOP_LSB          16
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE08_FWDOP_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE08_FWDOP_DEFAULT      0x00000000U
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE07_FWDOP_MASK         0x0000c000U
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE07_FWDOP_SHIFT        14
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE07_FWDOP_MSB          15
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE07_FWDOP_LSB          14
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE07_FWDOP_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE07_FWDOP_DEFAULT      0x00000000U
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE06_FWDOP_MASK         0x00003000U
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE06_FWDOP_SHIFT        12
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE06_FWDOP_MSB          13
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE06_FWDOP_LSB          12
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE06_FWDOP_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE06_FWDOP_DEFAULT      0x00000000U
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE05_FWDOP_MASK         0x00000c00U
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE05_FWDOP_SHIFT        10
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE05_FWDOP_MSB          11
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE05_FWDOP_LSB          10
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE05_FWDOP_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE05_FWDOP_DEFAULT      0x00000000U
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE04_FWDOP_MASK         0x00000300U
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE04_FWDOP_SHIFT        8
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE04_FWDOP_MSB          9
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE04_FWDOP_LSB          8
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE04_FWDOP_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE04_FWDOP_DEFAULT      0x00000000U
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE03_FWDOP_MASK         0x000000c0U
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE03_FWDOP_SHIFT        6
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE03_FWDOP_MSB          7
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE03_FWDOP_LSB          6
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE03_FWDOP_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE03_FWDOP_DEFAULT      0x00000000U
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE02_FWDOP_MASK         0x00000030U
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE02_FWDOP_SHIFT        4
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE02_FWDOP_MSB          5
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE02_FWDOP_LSB          4
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE02_FWDOP_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE02_FWDOP_DEFAULT      0x00000000U
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE01_FWDOP_MASK         0x0000000cU
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE01_FWDOP_SHIFT        2
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE01_FWDOP_MSB          3
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE01_FWDOP_LSB          2
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE01_FWDOP_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE01_FWDOP_DEFAULT      0x00000000U
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE00_FWDOP_MASK         0x00000003U
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE00_FWDOP_SHIFT        0
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE00_FWDOP_MSB          1
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE00_FWDOP_LSB          0
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE00_FWDOP_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_USR_L3TYPE_FWDOP_L3_RULE00_FWDOP_DEFAULT      0x00000000U

/* field level defines for Device: FE  Register: mi_enet_type */
#define SAND_HAL_FE_MI_ENET_TYPE_VLAN_TYPE_MASK                      0xffff0000U
#define SAND_HAL_FE_MI_ENET_TYPE_VLAN_TYPE_SHIFT                     16
#define SAND_HAL_FE_MI_ENET_TYPE_VLAN_TYPE_MSB                       31
#define SAND_HAL_FE_MI_ENET_TYPE_VLAN_TYPE_LSB                       16
#define SAND_HAL_FE_MI_ENET_TYPE_VLAN_TYPE_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_ENET_TYPE_VLAN_TYPE_DEFAULT                   0x00008100U
#define SAND_HAL_FE_MI_ENET_TYPE_LLC_MAX_LEN_MASK                    0x0000ffffU
#define SAND_HAL_FE_MI_ENET_TYPE_LLC_MAX_LEN_SHIFT                   0
#define SAND_HAL_FE_MI_ENET_TYPE_LLC_MAX_LEN_MSB                     15
#define SAND_HAL_FE_MI_ENET_TYPE_LLC_MAX_LEN_LSB                     0
#define SAND_HAL_FE_MI_ENET_TYPE_LLC_MAX_LEN_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_ENET_TYPE_LLC_MAX_LEN_DEFAULT                 0x00000600U

/* field level defines for Device: FE  Register: mi_llc_snap_encap */
#define SAND_HAL_FE_MI_LLC_SNAP_ENCAP_LLC_SNAP_DSAP_MASK             0x00ff0000U
#define SAND_HAL_FE_MI_LLC_SNAP_ENCAP_LLC_SNAP_DSAP_SHIFT            16
#define SAND_HAL_FE_MI_LLC_SNAP_ENCAP_LLC_SNAP_DSAP_MSB              23
#define SAND_HAL_FE_MI_LLC_SNAP_ENCAP_LLC_SNAP_DSAP_LSB              16
#define SAND_HAL_FE_MI_LLC_SNAP_ENCAP_LLC_SNAP_DSAP_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_LLC_SNAP_ENCAP_LLC_SNAP_DSAP_DEFAULT          0x000000aaU
#define SAND_HAL_FE_MI_LLC_SNAP_ENCAP_LLC_SNAP_SSAP_MASK             0x0000ff00U
#define SAND_HAL_FE_MI_LLC_SNAP_ENCAP_LLC_SNAP_SSAP_SHIFT            8
#define SAND_HAL_FE_MI_LLC_SNAP_ENCAP_LLC_SNAP_SSAP_MSB              15
#define SAND_HAL_FE_MI_LLC_SNAP_ENCAP_LLC_SNAP_SSAP_LSB              8
#define SAND_HAL_FE_MI_LLC_SNAP_ENCAP_LLC_SNAP_SSAP_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_LLC_SNAP_ENCAP_LLC_SNAP_SSAP_DEFAULT          0x000000aaU
#define SAND_HAL_FE_MI_LLC_SNAP_ENCAP_LLC_SNAP_CTL_MASK              0x000000ffU
#define SAND_HAL_FE_MI_LLC_SNAP_ENCAP_LLC_SNAP_CTL_SHIFT             0
#define SAND_HAL_FE_MI_LLC_SNAP_ENCAP_LLC_SNAP_CTL_MSB               7
#define SAND_HAL_FE_MI_LLC_SNAP_ENCAP_LLC_SNAP_CTL_LSB               0
#define SAND_HAL_FE_MI_LLC_SNAP_ENCAP_LLC_SNAP_CTL_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_LLC_SNAP_ENCAP_LLC_SNAP_CTL_DEFAULT           0x00000003U

/* field level defines for Device: FE  Register: mi_llc_ieee_ctl */
#define SAND_HAL_FE_MI_LLC_IEEE_CTL_IEEE_CTL_DSAP_MASK               0x00ff0000U
#define SAND_HAL_FE_MI_LLC_IEEE_CTL_IEEE_CTL_DSAP_SHIFT              16
#define SAND_HAL_FE_MI_LLC_IEEE_CTL_IEEE_CTL_DSAP_MSB                23
#define SAND_HAL_FE_MI_LLC_IEEE_CTL_IEEE_CTL_DSAP_LSB                16
#define SAND_HAL_FE_MI_LLC_IEEE_CTL_IEEE_CTL_DSAP_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_LLC_IEEE_CTL_IEEE_CTL_DSAP_DEFAULT            0x00000042U
#define SAND_HAL_FE_MI_LLC_IEEE_CTL_IEEE_CTL_SSAP_MASK               0x0000ff00U
#define SAND_HAL_FE_MI_LLC_IEEE_CTL_IEEE_CTL_SSAP_SHIFT              8
#define SAND_HAL_FE_MI_LLC_IEEE_CTL_IEEE_CTL_SSAP_MSB                15
#define SAND_HAL_FE_MI_LLC_IEEE_CTL_IEEE_CTL_SSAP_LSB                8
#define SAND_HAL_FE_MI_LLC_IEEE_CTL_IEEE_CTL_SSAP_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_LLC_IEEE_CTL_IEEE_CTL_SSAP_DEFAULT            0x00000042U
#define SAND_HAL_FE_MI_LLC_IEEE_CTL_IEEE_CTL_CTL_MASK                0x000000ffU
#define SAND_HAL_FE_MI_LLC_IEEE_CTL_IEEE_CTL_CTL_SHIFT               0
#define SAND_HAL_FE_MI_LLC_IEEE_CTL_IEEE_CTL_CTL_MSB                 7
#define SAND_HAL_FE_MI_LLC_IEEE_CTL_IEEE_CTL_CTL_LSB                 0
#define SAND_HAL_FE_MI_LLC_IEEE_CTL_IEEE_CTL_CTL_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_LLC_IEEE_CTL_IEEE_CTL_CTL_DEFAULT             0x00000003U

/* field level defines for Device: FE  Register: mi_mem_acc_ctl */
#define SAND_HAL_FE_MI_MEM_ACC_CTL_MI_MEM_ACC_ACK_MASK               0x80000000U
#define SAND_HAL_FE_MI_MEM_ACC_CTL_MI_MEM_ACC_ACK_SHIFT              31
#define SAND_HAL_FE_MI_MEM_ACC_CTL_MI_MEM_ACC_ACK_MSB                31
#define SAND_HAL_FE_MI_MEM_ACC_CTL_MI_MEM_ACC_ACK_LSB                31
#define SAND_HAL_FE_MI_MEM_ACC_CTL_MI_MEM_ACC_ACK_TYPE               (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_MEM_ACC_CTL_MI_MEM_ACC_ACK_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_MEM_ACC_CTL_MI_MEM_ACC_REQ_MASK               0x40000000U
#define SAND_HAL_FE_MI_MEM_ACC_CTL_MI_MEM_ACC_REQ_SHIFT              30
#define SAND_HAL_FE_MI_MEM_ACC_CTL_MI_MEM_ACC_REQ_MSB                30
#define SAND_HAL_FE_MI_MEM_ACC_CTL_MI_MEM_ACC_REQ_LSB                30
#define SAND_HAL_FE_MI_MEM_ACC_CTL_MI_MEM_ACC_REQ_TYPE               (SAND_HAL_TYPE_PUNCH)
#define SAND_HAL_FE_MI_MEM_ACC_CTL_MI_MEM_ACC_REQ_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_MEM_ACC_CTL_MI_MEM_ACC_R_W_N_MASK             0x20000000U
#define SAND_HAL_FE_MI_MEM_ACC_CTL_MI_MEM_ACC_R_W_N_SHIFT            29
#define SAND_HAL_FE_MI_MEM_ACC_CTL_MI_MEM_ACC_R_W_N_MSB              29
#define SAND_HAL_FE_MI_MEM_ACC_CTL_MI_MEM_ACC_R_W_N_LSB              29
#define SAND_HAL_FE_MI_MEM_ACC_CTL_MI_MEM_ACC_R_W_N_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_MEM_ACC_CTL_MI_MEM_ACC_R_W_N_DEFAULT          0x00000000U
#define SAND_HAL_FE_MI_MEM_ACC_CTL_ACC_MEM_ADDR_MASK                 0x00003fffU
#define SAND_HAL_FE_MI_MEM_ACC_CTL_ACC_MEM_ADDR_SHIFT                0
#define SAND_HAL_FE_MI_MEM_ACC_CTL_ACC_MEM_ADDR_MSB                  13
#define SAND_HAL_FE_MI_MEM_ACC_CTL_ACC_MEM_ADDR_LSB                  0
#define SAND_HAL_FE_MI_MEM_ACC_CTL_ACC_MEM_ADDR_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_MEM_ACC_CTL_ACC_MEM_ADDR_DEFAULT              0x00000000U

/* field level defines for Device: FE  Register: mi_mem_acc_data */
#define SAND_HAL_FE_MI_MEM_ACC_DATA_MEM_ACC_DATA_MASK                0x0000007fU
#define SAND_HAL_FE_MI_MEM_ACC_DATA_MEM_ACC_DATA_SHIFT               0
#define SAND_HAL_FE_MI_MEM_ACC_DATA_MEM_ACC_DATA_MSB                 6
#define SAND_HAL_FE_MI_MEM_ACC_DATA_MEM_ACC_DATA_LSB                 0
#define SAND_HAL_FE_MI_MEM_ACC_DATA_MEM_ACC_DATA_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_MEM_ACC_DATA_MEM_ACC_DATA_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: mi_dmac_acc_ctl */
#define SAND_HAL_FE_MI_DMAC_ACC_CTL_MI_DMAC_ACC_ACK_MASK             0x80000000U
#define SAND_HAL_FE_MI_DMAC_ACC_CTL_MI_DMAC_ACC_ACK_SHIFT            31
#define SAND_HAL_FE_MI_DMAC_ACC_CTL_MI_DMAC_ACC_ACK_MSB              31
#define SAND_HAL_FE_MI_DMAC_ACC_CTL_MI_DMAC_ACC_ACK_LSB              31
#define SAND_HAL_FE_MI_DMAC_ACC_CTL_MI_DMAC_ACC_ACK_TYPE             (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_DMAC_ACC_CTL_MI_DMAC_ACC_ACK_DEFAULT          0x00000000U
#define SAND_HAL_FE_MI_DMAC_ACC_CTL_MI_DMAC_ACC_REQ_MASK             0x40000000U
#define SAND_HAL_FE_MI_DMAC_ACC_CTL_MI_DMAC_ACC_REQ_SHIFT            30
#define SAND_HAL_FE_MI_DMAC_ACC_CTL_MI_DMAC_ACC_REQ_MSB              30
#define SAND_HAL_FE_MI_DMAC_ACC_CTL_MI_DMAC_ACC_REQ_LSB              30
#define SAND_HAL_FE_MI_DMAC_ACC_CTL_MI_DMAC_ACC_REQ_TYPE             (SAND_HAL_TYPE_PUNCH)
#define SAND_HAL_FE_MI_DMAC_ACC_CTL_MI_DMAC_ACC_REQ_DEFAULT          0x00000000U
#define SAND_HAL_FE_MI_DMAC_ACC_CTL_MI_DMAC_ACC_R_W_N_MASK           0x20000000U
#define SAND_HAL_FE_MI_DMAC_ACC_CTL_MI_DMAC_ACC_R_W_N_SHIFT          29
#define SAND_HAL_FE_MI_DMAC_ACC_CTL_MI_DMAC_ACC_R_W_N_MSB            29
#define SAND_HAL_FE_MI_DMAC_ACC_CTL_MI_DMAC_ACC_R_W_N_LSB            29
#define SAND_HAL_FE_MI_DMAC_ACC_CTL_MI_DMAC_ACC_R_W_N_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_DMAC_ACC_CTL_MI_DMAC_ACC_R_W_N_DEFAULT        0x00000000U
#define SAND_HAL_FE_MI_DMAC_ACC_CTL_DMAC_ADDR_MASK                   0x0000003fU
#define SAND_HAL_FE_MI_DMAC_ACC_CTL_DMAC_ADDR_SHIFT                  0
#define SAND_HAL_FE_MI_DMAC_ACC_CTL_DMAC_ADDR_MSB                    5
#define SAND_HAL_FE_MI_DMAC_ACC_CTL_DMAC_ADDR_LSB                    0
#define SAND_HAL_FE_MI_DMAC_ACC_CTL_DMAC_ADDR_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_DMAC_ACC_CTL_DMAC_ADDR_DEFAULT                0x00000000U

/* field level defines for Device: FE  Register: mi_dmac_hi */
#define SAND_HAL_FE_MI_DMAC_HI_DMAC_ENB_MASK                         0x80000000U
#define SAND_HAL_FE_MI_DMAC_HI_DMAC_ENB_SHIFT                        31
#define SAND_HAL_FE_MI_DMAC_HI_DMAC_ENB_MSB                          31
#define SAND_HAL_FE_MI_DMAC_HI_DMAC_ENB_LSB                          31
#define SAND_HAL_FE_MI_DMAC_HI_DMAC_ENB_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_DMAC_HI_DMAC_ENB_DEFAULT                      0x00000000U
#define SAND_HAL_FE_MI_DMAC_HI_DMAC_BCONTEXT_MASK                    0x7f000000U
#define SAND_HAL_FE_MI_DMAC_HI_DMAC_BCONTEXT_SHIFT                   24
#define SAND_HAL_FE_MI_DMAC_HI_DMAC_BCONTEXT_MSB                     30
#define SAND_HAL_FE_MI_DMAC_HI_DMAC_BCONTEXT_LSB                     24
#define SAND_HAL_FE_MI_DMAC_HI_DMAC_BCONTEXT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_DMAC_HI_DMAC_BCONTEXT_DEFAULT                 0x00000000U
#define SAND_HAL_FE_MI_DMAC_HI_DMAC_MODE_MASK                        0x00800000U
#define SAND_HAL_FE_MI_DMAC_HI_DMAC_MODE_SHIFT                       23
#define SAND_HAL_FE_MI_DMAC_HI_DMAC_MODE_MSB                         23
#define SAND_HAL_FE_MI_DMAC_HI_DMAC_MODE_LSB                         23
#define SAND_HAL_FE_MI_DMAC_HI_DMAC_MODE_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_DMAC_HI_DMAC_MODE_DEFAULT                     0x00000000U
#define SAND_HAL_FE_MI_DMAC_HI_DMAC_BITENB_MASK                      0x007f0000U
#define SAND_HAL_FE_MI_DMAC_HI_DMAC_BITENB_SHIFT                     16
#define SAND_HAL_FE_MI_DMAC_HI_DMAC_BITENB_MSB                       22
#define SAND_HAL_FE_MI_DMAC_HI_DMAC_BITENB_LSB                       16
#define SAND_HAL_FE_MI_DMAC_HI_DMAC_BITENB_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_DMAC_HI_DMAC_BITENB_DEFAULT                   0x00000000U
#define SAND_HAL_FE_MI_DMAC_HI_DMAC_HI_MASK                          0x0000ffffU
#define SAND_HAL_FE_MI_DMAC_HI_DMAC_HI_SHIFT                         0
#define SAND_HAL_FE_MI_DMAC_HI_DMAC_HI_MSB                           15
#define SAND_HAL_FE_MI_DMAC_HI_DMAC_HI_LSB                           0
#define SAND_HAL_FE_MI_DMAC_HI_DMAC_HI_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_DMAC_HI_DMAC_HI_DEFAULT                       0x00000000U

/* field level defines for Device: FE  Register: mi_dmac_lo */
#define SAND_HAL_FE_MI_DMAC_LO_DMAC_LO_MASK                          0xffffffffU
#define SAND_HAL_FE_MI_DMAC_LO_DMAC_LO_SHIFT                         0
#define SAND_HAL_FE_MI_DMAC_LO_DMAC_LO_MSB                           31
#define SAND_HAL_FE_MI_DMAC_LO_DMAC_LO_LSB                           0
#define SAND_HAL_FE_MI_DMAC_LO_DMAC_LO_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_DMAC_LO_DMAC_LO_DEFAULT                       0x00000000U

/* field level defines for Device: FE  Register: mi_dmac_lkup_cfg0 */
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB07_MASK                0xf0000000U
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB07_SHIFT               28
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB07_MSB                 31
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB07_LSB                 28
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB07_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB07_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB06_MASK                0x0f000000U
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB06_SHIFT               24
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB06_MSB                 27
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB06_LSB                 24
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB06_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB06_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB05_MASK                0x00f00000U
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB05_SHIFT               20
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB05_MSB                 23
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB05_LSB                 20
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB05_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB05_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB04_MASK                0x000f0000U
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB04_SHIFT               16
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB04_MSB                 19
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB04_LSB                 16
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB04_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB04_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB03_MASK                0x0000f000U
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB03_SHIFT               12
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB03_MSB                 15
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB03_LSB                 12
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB03_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB03_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB02_MASK                0x00000f00U
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB02_SHIFT               8
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB02_MSB                 11
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB02_LSB                 8
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB02_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB02_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB01_MASK                0x000000f0U
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB01_SHIFT               4
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB01_MSB                 7
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB01_LSB                 4
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB01_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB01_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB00_MASK                0x0000000fU
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB00_SHIFT               0
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB00_MSB                 3
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB00_LSB                 0
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB00_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG0_DMAC_NIB00_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: mi_dmac_lkup_cfg1 */
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG1_DMAC_NIB_ENB_MASK              0x0fff0000U
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG1_DMAC_NIB_ENB_SHIFT             16
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG1_DMAC_NIB_ENB_MSB               27
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG1_DMAC_NIB_ENB_LSB               16
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG1_DMAC_NIB_ENB_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG1_DMAC_NIB_ENB_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG1_DMAC_NIB11_MASK                0x0000f000U
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG1_DMAC_NIB11_SHIFT               12
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG1_DMAC_NIB11_MSB                 15
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG1_DMAC_NIB11_LSB                 12
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG1_DMAC_NIB11_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG1_DMAC_NIB11_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG1_DMAC_NIB10_MASK                0x00000f00U
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG1_DMAC_NIB10_SHIFT               8
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG1_DMAC_NIB10_MSB                 11
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG1_DMAC_NIB10_LSB                 8
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG1_DMAC_NIB10_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG1_DMAC_NIB10_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG1_DMAC_NIB09_MASK                0x000000f0U
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG1_DMAC_NIB09_SHIFT               4
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG1_DMAC_NIB09_MSB                 7
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG1_DMAC_NIB09_LSB                 4
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG1_DMAC_NIB09_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG1_DMAC_NIB09_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG1_DMAC_NIB08_MASK                0x0000000fU
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG1_DMAC_NIB08_SHIFT               0
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG1_DMAC_NIB08_MSB                 3
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG1_DMAC_NIB08_LSB                 0
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG1_DMAC_NIB08_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_DMAC_LKUP_CFG1_DMAC_NIB08_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: mi_smac_lkup_cfg0 */
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB07_MASK                0xf0000000U
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB07_SHIFT               28
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB07_MSB                 31
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB07_LSB                 28
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB07_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB07_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB06_MASK                0x0f000000U
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB06_SHIFT               24
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB06_MSB                 27
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB06_LSB                 24
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB06_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB06_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB05_MASK                0x00f00000U
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB05_SHIFT               20
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB05_MSB                 23
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB05_LSB                 20
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB05_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB05_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB04_MASK                0x000f0000U
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB04_SHIFT               16
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB04_MSB                 19
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB04_LSB                 16
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB04_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB04_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB03_MASK                0x0000f000U
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB03_SHIFT               12
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB03_MSB                 15
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB03_LSB                 12
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB03_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB03_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB02_MASK                0x00000f00U
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB02_SHIFT               8
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB02_MSB                 11
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB02_LSB                 8
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB02_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB02_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB01_MASK                0x000000f0U
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB01_SHIFT               4
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB01_MSB                 7
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB01_LSB                 4
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB01_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB01_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB00_MASK                0x0000000fU
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB00_SHIFT               0
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB00_MSB                 3
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB00_LSB                 0
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB00_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG0_SMAC_NIB00_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: mi_smac_lkup_cfg1 */
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG1_SMAC_NIB_ENB_MASK              0x0fff0000U
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG1_SMAC_NIB_ENB_SHIFT             16
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG1_SMAC_NIB_ENB_MSB               27
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG1_SMAC_NIB_ENB_LSB               16
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG1_SMAC_NIB_ENB_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG1_SMAC_NIB_ENB_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG1_SMAC_NIB11_MASK                0x0000f000U
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG1_SMAC_NIB11_SHIFT               12
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG1_SMAC_NIB11_MSB                 15
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG1_SMAC_NIB11_LSB                 12
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG1_SMAC_NIB11_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG1_SMAC_NIB11_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG1_SMAC_NIB10_MASK                0x00000f00U
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG1_SMAC_NIB10_SHIFT               8
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG1_SMAC_NIB10_MSB                 11
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG1_SMAC_NIB10_LSB                 8
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG1_SMAC_NIB10_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG1_SMAC_NIB10_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG1_SMAC_NIB09_MASK                0x000000f0U
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG1_SMAC_NIB09_SHIFT               4
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG1_SMAC_NIB09_MSB                 7
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG1_SMAC_NIB09_LSB                 4
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG1_SMAC_NIB09_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG1_SMAC_NIB09_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG1_SMAC_NIB08_MASK                0x0000000fU
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG1_SMAC_NIB08_SHIFT               0
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG1_SMAC_NIB08_MSB                 3
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG1_SMAC_NIB08_LSB                 0
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG1_SMAC_NIB08_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_SMAC_LKUP_CFG1_SMAC_NIB08_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_hi0 */
#define SAND_HAL_FE_MI_L2PRO_HI0_R0_L2PRO_HI_MASK                    0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_HI0_R0_L2PRO_HI_SHIFT                   0
#define SAND_HAL_FE_MI_L2PRO_HI0_R0_L2PRO_HI_MSB                     31
#define SAND_HAL_FE_MI_L2PRO_HI0_R0_L2PRO_HI_LSB                     0
#define SAND_HAL_FE_MI_L2PRO_HI0_R0_L2PRO_HI_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_HI0_R0_L2PRO_HI_DEFAULT                 0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_hi1 */
#define SAND_HAL_FE_MI_L2PRO_HI1_R1_L2PRO_HI_MASK                    0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_HI1_R1_L2PRO_HI_SHIFT                   0
#define SAND_HAL_FE_MI_L2PRO_HI1_R1_L2PRO_HI_MSB                     31
#define SAND_HAL_FE_MI_L2PRO_HI1_R1_L2PRO_HI_LSB                     0
#define SAND_HAL_FE_MI_L2PRO_HI1_R1_L2PRO_HI_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_HI1_R1_L2PRO_HI_DEFAULT                 0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_hi2 */
#define SAND_HAL_FE_MI_L2PRO_HI2_R2_L2PRO_HI_MASK                    0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_HI2_R2_L2PRO_HI_SHIFT                   0
#define SAND_HAL_FE_MI_L2PRO_HI2_R2_L2PRO_HI_MSB                     31
#define SAND_HAL_FE_MI_L2PRO_HI2_R2_L2PRO_HI_LSB                     0
#define SAND_HAL_FE_MI_L2PRO_HI2_R2_L2PRO_HI_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_HI2_R2_L2PRO_HI_DEFAULT                 0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_hi3 */
#define SAND_HAL_FE_MI_L2PRO_HI3_R3_L2PRO_HI_MASK                    0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_HI3_R3_L2PRO_HI_SHIFT                   0
#define SAND_HAL_FE_MI_L2PRO_HI3_R3_L2PRO_HI_MSB                     31
#define SAND_HAL_FE_MI_L2PRO_HI3_R3_L2PRO_HI_LSB                     0
#define SAND_HAL_FE_MI_L2PRO_HI3_R3_L2PRO_HI_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_HI3_R3_L2PRO_HI_DEFAULT                 0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_hi4 */
#define SAND_HAL_FE_MI_L2PRO_HI4_R4_L2PRO_HI_MASK                    0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_HI4_R4_L2PRO_HI_SHIFT                   0
#define SAND_HAL_FE_MI_L2PRO_HI4_R4_L2PRO_HI_MSB                     31
#define SAND_HAL_FE_MI_L2PRO_HI4_R4_L2PRO_HI_LSB                     0
#define SAND_HAL_FE_MI_L2PRO_HI4_R4_L2PRO_HI_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_HI4_R4_L2PRO_HI_DEFAULT                 0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_hi5 */
#define SAND_HAL_FE_MI_L2PRO_HI5_R5_L2PRO_HI_MASK                    0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_HI5_R5_L2PRO_HI_SHIFT                   0
#define SAND_HAL_FE_MI_L2PRO_HI5_R5_L2PRO_HI_MSB                     31
#define SAND_HAL_FE_MI_L2PRO_HI5_R5_L2PRO_HI_LSB                     0
#define SAND_HAL_FE_MI_L2PRO_HI5_R5_L2PRO_HI_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_HI5_R5_L2PRO_HI_DEFAULT                 0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_hi6 */
#define SAND_HAL_FE_MI_L2PRO_HI6_R6_L2PRO_HI_MASK                    0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_HI6_R6_L2PRO_HI_SHIFT                   0
#define SAND_HAL_FE_MI_L2PRO_HI6_R6_L2PRO_HI_MSB                     31
#define SAND_HAL_FE_MI_L2PRO_HI6_R6_L2PRO_HI_LSB                     0
#define SAND_HAL_FE_MI_L2PRO_HI6_R6_L2PRO_HI_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_HI6_R6_L2PRO_HI_DEFAULT                 0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_hi7 */
#define SAND_HAL_FE_MI_L2PRO_HI7_R7_L2PRO_HI_MASK                    0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_HI7_R7_L2PRO_HI_SHIFT                   0
#define SAND_HAL_FE_MI_L2PRO_HI7_R7_L2PRO_HI_MSB                     31
#define SAND_HAL_FE_MI_L2PRO_HI7_R7_L2PRO_HI_LSB                     0
#define SAND_HAL_FE_MI_L2PRO_HI7_R7_L2PRO_HI_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_HI7_R7_L2PRO_HI_DEFAULT                 0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_lo0 */
#define SAND_HAL_FE_MI_L2PRO_LO0_R0_L2PRO_LO_MASK                    0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_LO0_R0_L2PRO_LO_SHIFT                   0
#define SAND_HAL_FE_MI_L2PRO_LO0_R0_L2PRO_LO_MSB                     31
#define SAND_HAL_FE_MI_L2PRO_LO0_R0_L2PRO_LO_LSB                     0
#define SAND_HAL_FE_MI_L2PRO_LO0_R0_L2PRO_LO_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_LO0_R0_L2PRO_LO_DEFAULT                 0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_lo1 */
#define SAND_HAL_FE_MI_L2PRO_LO1_R1_L2PRO_LO_MASK                    0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_LO1_R1_L2PRO_LO_SHIFT                   0
#define SAND_HAL_FE_MI_L2PRO_LO1_R1_L2PRO_LO_MSB                     31
#define SAND_HAL_FE_MI_L2PRO_LO1_R1_L2PRO_LO_LSB                     0
#define SAND_HAL_FE_MI_L2PRO_LO1_R1_L2PRO_LO_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_LO1_R1_L2PRO_LO_DEFAULT                 0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_lo2 */
#define SAND_HAL_FE_MI_L2PRO_LO2_R2_L2PRO_LO_MASK                    0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_LO2_R2_L2PRO_LO_SHIFT                   0
#define SAND_HAL_FE_MI_L2PRO_LO2_R2_L2PRO_LO_MSB                     31
#define SAND_HAL_FE_MI_L2PRO_LO2_R2_L2PRO_LO_LSB                     0
#define SAND_HAL_FE_MI_L2PRO_LO2_R2_L2PRO_LO_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_LO2_R2_L2PRO_LO_DEFAULT                 0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_lo3 */
#define SAND_HAL_FE_MI_L2PRO_LO3_R3_L2PRO_LO_MASK                    0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_LO3_R3_L2PRO_LO_SHIFT                   0
#define SAND_HAL_FE_MI_L2PRO_LO3_R3_L2PRO_LO_MSB                     31
#define SAND_HAL_FE_MI_L2PRO_LO3_R3_L2PRO_LO_LSB                     0
#define SAND_HAL_FE_MI_L2PRO_LO3_R3_L2PRO_LO_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_LO3_R3_L2PRO_LO_DEFAULT                 0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_lo4 */
#define SAND_HAL_FE_MI_L2PRO_LO4_R4_L2PRO_LO_MASK                    0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_LO4_R4_L2PRO_LO_SHIFT                   0
#define SAND_HAL_FE_MI_L2PRO_LO4_R4_L2PRO_LO_MSB                     31
#define SAND_HAL_FE_MI_L2PRO_LO4_R4_L2PRO_LO_LSB                     0
#define SAND_HAL_FE_MI_L2PRO_LO4_R4_L2PRO_LO_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_LO4_R4_L2PRO_LO_DEFAULT                 0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_lo5 */
#define SAND_HAL_FE_MI_L2PRO_LO5_R5_L2PRO_LO_MASK                    0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_LO5_R5_L2PRO_LO_SHIFT                   0
#define SAND_HAL_FE_MI_L2PRO_LO5_R5_L2PRO_LO_MSB                     31
#define SAND_HAL_FE_MI_L2PRO_LO5_R5_L2PRO_LO_LSB                     0
#define SAND_HAL_FE_MI_L2PRO_LO5_R5_L2PRO_LO_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_LO5_R5_L2PRO_LO_DEFAULT                 0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_lo6 */
#define SAND_HAL_FE_MI_L2PRO_LO6_R6_L2PRO_LO_MASK                    0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_LO6_R6_L2PRO_LO_SHIFT                   0
#define SAND_HAL_FE_MI_L2PRO_LO6_R6_L2PRO_LO_MSB                     31
#define SAND_HAL_FE_MI_L2PRO_LO6_R6_L2PRO_LO_LSB                     0
#define SAND_HAL_FE_MI_L2PRO_LO6_R6_L2PRO_LO_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_LO6_R6_L2PRO_LO_DEFAULT                 0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_lo7 */
#define SAND_HAL_FE_MI_L2PRO_LO7_R7_L2PRO_LO_MASK                    0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_LO7_R7_L2PRO_LO_SHIFT                   0
#define SAND_HAL_FE_MI_L2PRO_LO7_R7_L2PRO_LO_MSB                     31
#define SAND_HAL_FE_MI_L2PRO_LO7_R7_L2PRO_LO_LSB                     0
#define SAND_HAL_FE_MI_L2PRO_LO7_R7_L2PRO_LO_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_LO7_R7_L2PRO_LO_DEFAULT                 0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_bitenb_hi0 */
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI0_R0_L2PRO_BITENB_HI_MASK      0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI0_R0_L2PRO_BITENB_HI_SHIFT     0
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI0_R0_L2PRO_BITENB_HI_MSB       31
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI0_R0_L2PRO_BITENB_HI_LSB       0
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI0_R0_L2PRO_BITENB_HI_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI0_R0_L2PRO_BITENB_HI_DEFAULT   0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_bitenb_hi1 */
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI1_R1_L2PRO_BITENB_HI_MASK      0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI1_R1_L2PRO_BITENB_HI_SHIFT     0
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI1_R1_L2PRO_BITENB_HI_MSB       31
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI1_R1_L2PRO_BITENB_HI_LSB       0
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI1_R1_L2PRO_BITENB_HI_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI1_R1_L2PRO_BITENB_HI_DEFAULT   0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_bitenb_hi2 */
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI2_R2_L2PRO_BITENB_HI_MASK      0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI2_R2_L2PRO_BITENB_HI_SHIFT     0
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI2_R2_L2PRO_BITENB_HI_MSB       31
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI2_R2_L2PRO_BITENB_HI_LSB       0
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI2_R2_L2PRO_BITENB_HI_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI2_R2_L2PRO_BITENB_HI_DEFAULT   0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_bitenb_hi3 */
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI3_R3_L2PRO_BITENB_HI_MASK      0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI3_R3_L2PRO_BITENB_HI_SHIFT     0
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI3_R3_L2PRO_BITENB_HI_MSB       31
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI3_R3_L2PRO_BITENB_HI_LSB       0
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI3_R3_L2PRO_BITENB_HI_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI3_R3_L2PRO_BITENB_HI_DEFAULT   0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_bitenb_hi4 */
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI4_R4_L2PRO_BITENB_HI_MASK      0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI4_R4_L2PRO_BITENB_HI_SHIFT     0
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI4_R4_L2PRO_BITENB_HI_MSB       31
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI4_R4_L2PRO_BITENB_HI_LSB       0
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI4_R4_L2PRO_BITENB_HI_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI4_R4_L2PRO_BITENB_HI_DEFAULT   0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_bitenb_hi5 */
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI5_R5_L2PRO_BITENB_HI_MASK      0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI5_R5_L2PRO_BITENB_HI_SHIFT     0
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI5_R5_L2PRO_BITENB_HI_MSB       31
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI5_R5_L2PRO_BITENB_HI_LSB       0
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI5_R5_L2PRO_BITENB_HI_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI5_R5_L2PRO_BITENB_HI_DEFAULT   0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_bitenb_hi6 */
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI6_R6_L2PRO_BITENB_HI_MASK      0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI6_R6_L2PRO_BITENB_HI_SHIFT     0
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI6_R6_L2PRO_BITENB_HI_MSB       31
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI6_R6_L2PRO_BITENB_HI_LSB       0
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI6_R6_L2PRO_BITENB_HI_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI6_R6_L2PRO_BITENB_HI_DEFAULT   0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_bitenb_hi7 */
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI7_R7_L2PRO_BITENB_HI_MASK      0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI7_R7_L2PRO_BITENB_HI_SHIFT     0
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI7_R7_L2PRO_BITENB_HI_MSB       31
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI7_R7_L2PRO_BITENB_HI_LSB       0
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI7_R7_L2PRO_BITENB_HI_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_BITENB_HI7_R7_L2PRO_BITENB_HI_DEFAULT   0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_bitenb_lo0 */
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO0_R0_L2PRO_BITENB_LO_MASK      0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO0_R0_L2PRO_BITENB_LO_SHIFT     0
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO0_R0_L2PRO_BITENB_LO_MSB       31
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO0_R0_L2PRO_BITENB_LO_LSB       0
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO0_R0_L2PRO_BITENB_LO_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO0_R0_L2PRO_BITENB_LO_DEFAULT   0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_bitenb_lo1 */
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO1_R1_L2PRO_BITENB_LO_MASK      0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO1_R1_L2PRO_BITENB_LO_SHIFT     0
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO1_R1_L2PRO_BITENB_LO_MSB       31
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO1_R1_L2PRO_BITENB_LO_LSB       0
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO1_R1_L2PRO_BITENB_LO_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO1_R1_L2PRO_BITENB_LO_DEFAULT   0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_bitenb_lo2 */
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO2_R2_L2PRO_BITENB_LO_MASK      0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO2_R2_L2PRO_BITENB_LO_SHIFT     0
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO2_R2_L2PRO_BITENB_LO_MSB       31
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO2_R2_L2PRO_BITENB_LO_LSB       0
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO2_R2_L2PRO_BITENB_LO_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO2_R2_L2PRO_BITENB_LO_DEFAULT   0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_bitenb_lo3 */
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO3_R3_L2PRO_BITENB_LO_MASK      0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO3_R3_L2PRO_BITENB_LO_SHIFT     0
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO3_R3_L2PRO_BITENB_LO_MSB       31
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO3_R3_L2PRO_BITENB_LO_LSB       0
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO3_R3_L2PRO_BITENB_LO_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO3_R3_L2PRO_BITENB_LO_DEFAULT   0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_bitenb_lo4 */
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO4_R4_L2PRO_BITENB_LO_MASK      0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO4_R4_L2PRO_BITENB_LO_SHIFT     0
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO4_R4_L2PRO_BITENB_LO_MSB       31
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO4_R4_L2PRO_BITENB_LO_LSB       0
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO4_R4_L2PRO_BITENB_LO_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO4_R4_L2PRO_BITENB_LO_DEFAULT   0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_bitenb_lo5 */
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO5_R5_L2PRO_BITENB_LO_MASK      0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO5_R5_L2PRO_BITENB_LO_SHIFT     0
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO5_R5_L2PRO_BITENB_LO_MSB       31
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO5_R5_L2PRO_BITENB_LO_LSB       0
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO5_R5_L2PRO_BITENB_LO_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO5_R5_L2PRO_BITENB_LO_DEFAULT   0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_bitenb_lo6 */
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO6_R6_L2PRO_BITENB_LO_MASK      0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO6_R6_L2PRO_BITENB_LO_SHIFT     0
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO6_R6_L2PRO_BITENB_LO_MSB       31
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO6_R6_L2PRO_BITENB_LO_LSB       0
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO6_R6_L2PRO_BITENB_LO_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO6_R6_L2PRO_BITENB_LO_DEFAULT   0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_bitenb_lo7 */
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO7_R7_L2PRO_BITENB_LO_MASK      0xffffffffU
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO7_R7_L2PRO_BITENB_LO_SHIFT     0
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO7_R7_L2PRO_BITENB_LO_MSB       31
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO7_R7_L2PRO_BITENB_LO_LSB       0
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO7_R7_L2PRO_BITENB_LO_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_BITENB_LO7_R7_L2PRO_BITENB_LO_DEFAULT   0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_vid0 */
#define SAND_HAL_FE_MI_L2PRO_VID0_R0_VID_ENB_MASK                    0x00001000U
#define SAND_HAL_FE_MI_L2PRO_VID0_R0_VID_ENB_SHIFT                   12
#define SAND_HAL_FE_MI_L2PRO_VID0_R0_VID_ENB_MSB                     12
#define SAND_HAL_FE_MI_L2PRO_VID0_R0_VID_ENB_LSB                     12
#define SAND_HAL_FE_MI_L2PRO_VID0_R0_VID_ENB_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_VID0_R0_VID_ENB_DEFAULT                 0x00000000U
#define SAND_HAL_FE_MI_L2PRO_VID0_R0_VID_MASK                        0x00000fffU
#define SAND_HAL_FE_MI_L2PRO_VID0_R0_VID_SHIFT                       0
#define SAND_HAL_FE_MI_L2PRO_VID0_R0_VID_MSB                         11
#define SAND_HAL_FE_MI_L2PRO_VID0_R0_VID_LSB                         0
#define SAND_HAL_FE_MI_L2PRO_VID0_R0_VID_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_VID0_R0_VID_DEFAULT                     0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_vid1 */
#define SAND_HAL_FE_MI_L2PRO_VID1_R1_VID_ENB_MASK                    0x00001000U
#define SAND_HAL_FE_MI_L2PRO_VID1_R1_VID_ENB_SHIFT                   12
#define SAND_HAL_FE_MI_L2PRO_VID1_R1_VID_ENB_MSB                     12
#define SAND_HAL_FE_MI_L2PRO_VID1_R1_VID_ENB_LSB                     12
#define SAND_HAL_FE_MI_L2PRO_VID1_R1_VID_ENB_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_VID1_R1_VID_ENB_DEFAULT                 0x00000000U
#define SAND_HAL_FE_MI_L2PRO_VID1_R1_VID_MASK                        0x00000fffU
#define SAND_HAL_FE_MI_L2PRO_VID1_R1_VID_SHIFT                       0
#define SAND_HAL_FE_MI_L2PRO_VID1_R1_VID_MSB                         11
#define SAND_HAL_FE_MI_L2PRO_VID1_R1_VID_LSB                         0
#define SAND_HAL_FE_MI_L2PRO_VID1_R1_VID_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_VID1_R1_VID_DEFAULT                     0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_vid2 */
#define SAND_HAL_FE_MI_L2PRO_VID2_R2_VID_ENB_MASK                    0x00001000U
#define SAND_HAL_FE_MI_L2PRO_VID2_R2_VID_ENB_SHIFT                   12
#define SAND_HAL_FE_MI_L2PRO_VID2_R2_VID_ENB_MSB                     12
#define SAND_HAL_FE_MI_L2PRO_VID2_R2_VID_ENB_LSB                     12
#define SAND_HAL_FE_MI_L2PRO_VID2_R2_VID_ENB_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_VID2_R2_VID_ENB_DEFAULT                 0x00000000U
#define SAND_HAL_FE_MI_L2PRO_VID2_R2_VID_MASK                        0x00000fffU
#define SAND_HAL_FE_MI_L2PRO_VID2_R2_VID_SHIFT                       0
#define SAND_HAL_FE_MI_L2PRO_VID2_R2_VID_MSB                         11
#define SAND_HAL_FE_MI_L2PRO_VID2_R2_VID_LSB                         0
#define SAND_HAL_FE_MI_L2PRO_VID2_R2_VID_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_VID2_R2_VID_DEFAULT                     0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_vid3 */
#define SAND_HAL_FE_MI_L2PRO_VID3_R3_VID_ENB_MASK                    0x00001000U
#define SAND_HAL_FE_MI_L2PRO_VID3_R3_VID_ENB_SHIFT                   12
#define SAND_HAL_FE_MI_L2PRO_VID3_R3_VID_ENB_MSB                     12
#define SAND_HAL_FE_MI_L2PRO_VID3_R3_VID_ENB_LSB                     12
#define SAND_HAL_FE_MI_L2PRO_VID3_R3_VID_ENB_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_VID3_R3_VID_ENB_DEFAULT                 0x00000000U
#define SAND_HAL_FE_MI_L2PRO_VID3_R3_VID_MASK                        0x00000fffU
#define SAND_HAL_FE_MI_L2PRO_VID3_R3_VID_SHIFT                       0
#define SAND_HAL_FE_MI_L2PRO_VID3_R3_VID_MSB                         11
#define SAND_HAL_FE_MI_L2PRO_VID3_R3_VID_LSB                         0
#define SAND_HAL_FE_MI_L2PRO_VID3_R3_VID_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_VID3_R3_VID_DEFAULT                     0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_vid4 */
#define SAND_HAL_FE_MI_L2PRO_VID4_R4_VID_ENB_MASK                    0x00001000U
#define SAND_HAL_FE_MI_L2PRO_VID4_R4_VID_ENB_SHIFT                   12
#define SAND_HAL_FE_MI_L2PRO_VID4_R4_VID_ENB_MSB                     12
#define SAND_HAL_FE_MI_L2PRO_VID4_R4_VID_ENB_LSB                     12
#define SAND_HAL_FE_MI_L2PRO_VID4_R4_VID_ENB_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_VID4_R4_VID_ENB_DEFAULT                 0x00000000U
#define SAND_HAL_FE_MI_L2PRO_VID4_R4_VID_MASK                        0x00000fffU
#define SAND_HAL_FE_MI_L2PRO_VID4_R4_VID_SHIFT                       0
#define SAND_HAL_FE_MI_L2PRO_VID4_R4_VID_MSB                         11
#define SAND_HAL_FE_MI_L2PRO_VID4_R4_VID_LSB                         0
#define SAND_HAL_FE_MI_L2PRO_VID4_R4_VID_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_VID4_R4_VID_DEFAULT                     0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_vid5 */
#define SAND_HAL_FE_MI_L2PRO_VID5_R5_VID_ENB_MASK                    0x00001000U
#define SAND_HAL_FE_MI_L2PRO_VID5_R5_VID_ENB_SHIFT                   12
#define SAND_HAL_FE_MI_L2PRO_VID5_R5_VID_ENB_MSB                     12
#define SAND_HAL_FE_MI_L2PRO_VID5_R5_VID_ENB_LSB                     12
#define SAND_HAL_FE_MI_L2PRO_VID5_R5_VID_ENB_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_VID5_R5_VID_ENB_DEFAULT                 0x00000000U
#define SAND_HAL_FE_MI_L2PRO_VID5_R5_VID_MASK                        0x00000fffU
#define SAND_HAL_FE_MI_L2PRO_VID5_R5_VID_SHIFT                       0
#define SAND_HAL_FE_MI_L2PRO_VID5_R5_VID_MSB                         11
#define SAND_HAL_FE_MI_L2PRO_VID5_R5_VID_LSB                         0
#define SAND_HAL_FE_MI_L2PRO_VID5_R5_VID_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_VID5_R5_VID_DEFAULT                     0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_vid6 */
#define SAND_HAL_FE_MI_L2PRO_VID6_R6_VID_ENB_MASK                    0x00001000U
#define SAND_HAL_FE_MI_L2PRO_VID6_R6_VID_ENB_SHIFT                   12
#define SAND_HAL_FE_MI_L2PRO_VID6_R6_VID_ENB_MSB                     12
#define SAND_HAL_FE_MI_L2PRO_VID6_R6_VID_ENB_LSB                     12
#define SAND_HAL_FE_MI_L2PRO_VID6_R6_VID_ENB_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_VID6_R6_VID_ENB_DEFAULT                 0x00000000U
#define SAND_HAL_FE_MI_L2PRO_VID6_R6_VID_MASK                        0x00000fffU
#define SAND_HAL_FE_MI_L2PRO_VID6_R6_VID_SHIFT                       0
#define SAND_HAL_FE_MI_L2PRO_VID6_R6_VID_MSB                         11
#define SAND_HAL_FE_MI_L2PRO_VID6_R6_VID_LSB                         0
#define SAND_HAL_FE_MI_L2PRO_VID6_R6_VID_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_VID6_R6_VID_DEFAULT                     0x00000000U

/* field level defines for Device: FE  Register: mi_l2pro_vid7 */
#define SAND_HAL_FE_MI_L2PRO_VID7_R7_VID_ENB_MASK                    0x00001000U
#define SAND_HAL_FE_MI_L2PRO_VID7_R7_VID_ENB_SHIFT                   12
#define SAND_HAL_FE_MI_L2PRO_VID7_R7_VID_ENB_MSB                     12
#define SAND_HAL_FE_MI_L2PRO_VID7_R7_VID_ENB_LSB                     12
#define SAND_HAL_FE_MI_L2PRO_VID7_R7_VID_ENB_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_VID7_R7_VID_ENB_DEFAULT                 0x00000000U
#define SAND_HAL_FE_MI_L2PRO_VID7_R7_VID_MASK                        0x00000fffU
#define SAND_HAL_FE_MI_L2PRO_VID7_R7_VID_SHIFT                       0
#define SAND_HAL_FE_MI_L2PRO_VID7_R7_VID_MSB                         11
#define SAND_HAL_FE_MI_L2PRO_VID7_R7_VID_LSB                         0
#define SAND_HAL_FE_MI_L2PRO_VID7_R7_VID_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_L2PRO_VID7_R7_VID_DEFAULT                     0x00000000U

/* field level defines for Device: FE  Register: mi_link_aggr_seed */
#define SAND_HAL_FE_MI_LINK_AGGR_SEED_LINK_AGGR_SEED_MASK            0xffffffffU
#define SAND_HAL_FE_MI_LINK_AGGR_SEED_LINK_AGGR_SEED_SHIFT           0
#define SAND_HAL_FE_MI_LINK_AGGR_SEED_LINK_AGGR_SEED_MSB             31
#define SAND_HAL_FE_MI_LINK_AGGR_SEED_LINK_AGGR_SEED_LSB             0
#define SAND_HAL_FE_MI_LINK_AGGR_SEED_LINK_AGGR_SEED_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_LINK_AGGR_SEED_LINK_AGGR_SEED_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: mi_ipv4_protocol */
#define SAND_HAL_FE_MI_IPV4_PROTOCOL_PROTOCOL3_MASK                  0xff000000U
#define SAND_HAL_FE_MI_IPV4_PROTOCOL_PROTOCOL3_SHIFT                 24
#define SAND_HAL_FE_MI_IPV4_PROTOCOL_PROTOCOL3_MSB                   31
#define SAND_HAL_FE_MI_IPV4_PROTOCOL_PROTOCOL3_LSB                   24
#define SAND_HAL_FE_MI_IPV4_PROTOCOL_PROTOCOL3_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_IPV4_PROTOCOL_PROTOCOL3_DEFAULT               0x00000000U
#define SAND_HAL_FE_MI_IPV4_PROTOCOL_PROTOCOL2_MASK                  0x00ff0000U
#define SAND_HAL_FE_MI_IPV4_PROTOCOL_PROTOCOL2_SHIFT                 16
#define SAND_HAL_FE_MI_IPV4_PROTOCOL_PROTOCOL2_MSB                   23
#define SAND_HAL_FE_MI_IPV4_PROTOCOL_PROTOCOL2_LSB                   16
#define SAND_HAL_FE_MI_IPV4_PROTOCOL_PROTOCOL2_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_IPV4_PROTOCOL_PROTOCOL2_DEFAULT               0x00000000U
#define SAND_HAL_FE_MI_IPV4_PROTOCOL_PROTOCOL1_MASK                  0x0000ff00U
#define SAND_HAL_FE_MI_IPV4_PROTOCOL_PROTOCOL1_SHIFT                 8
#define SAND_HAL_FE_MI_IPV4_PROTOCOL_PROTOCOL1_MSB                   15
#define SAND_HAL_FE_MI_IPV4_PROTOCOL_PROTOCOL1_LSB                   8
#define SAND_HAL_FE_MI_IPV4_PROTOCOL_PROTOCOL1_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_IPV4_PROTOCOL_PROTOCOL1_DEFAULT               0x00000011U
#define SAND_HAL_FE_MI_IPV4_PROTOCOL_PROTOCOL0_MASK                  0x000000ffU
#define SAND_HAL_FE_MI_IPV4_PROTOCOL_PROTOCOL0_SHIFT                 0
#define SAND_HAL_FE_MI_IPV4_PROTOCOL_PROTOCOL0_MSB                   7
#define SAND_HAL_FE_MI_IPV4_PROTOCOL_PROTOCOL0_LSB                   0
#define SAND_HAL_FE_MI_IPV4_PROTOCOL_PROTOCOL0_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_IPV4_PROTOCOL_PROTOCOL0_DEFAULT               0x00000006U

/* field level defines for Device: FE  Register: mi_raw_config */
#define SAND_HAL_FE_MI_RAW_CONFIG_TYPE_PTR_MASK                      0x000000f0U
#define SAND_HAL_FE_MI_RAW_CONFIG_TYPE_PTR_SHIFT                     4
#define SAND_HAL_FE_MI_RAW_CONFIG_TYPE_PTR_MSB                       7
#define SAND_HAL_FE_MI_RAW_CONFIG_TYPE_PTR_LSB                       4
#define SAND_HAL_FE_MI_RAW_CONFIG_TYPE_PTR_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_RAW_CONFIG_TYPE_PTR_DEFAULT                   0x00000000U
#define SAND_HAL_FE_MI_RAW_CONFIG_HDR_PTR_MASK                       0x0000000fU
#define SAND_HAL_FE_MI_RAW_CONFIG_HDR_PTR_SHIFT                      0
#define SAND_HAL_FE_MI_RAW_CONFIG_HDR_PTR_MSB                        3
#define SAND_HAL_FE_MI_RAW_CONFIG_HDR_PTR_LSB                        0
#define SAND_HAL_FE_MI_RAW_CONFIG_HDR_PTR_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_RAW_CONFIG_HDR_PTR_DEFAULT                    0x00000000U

/* field level defines for Device: FE  Register: mi_max_rtlbl */
#define SAND_HAL_FE_MI_MAX_RTLBL_MAX_RTLBL_MASK                      0x0007ffffU
#define SAND_HAL_FE_MI_MAX_RTLBL_MAX_RTLBL_SHIFT                     0
#define SAND_HAL_FE_MI_MAX_RTLBL_MAX_RTLBL_MSB                       18
#define SAND_HAL_FE_MI_MAX_RTLBL_MAX_RTLBL_LSB                       0
#define SAND_HAL_FE_MI_MAX_RTLBL_MAX_RTLBL_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_MAX_RTLBL_MAX_RTLBL_DEFAULT                   0x00000000U

/* field level defines for Device: FE  Register: mi_max_stlbl */
#define SAND_HAL_FE_MI_MAX_STLBL_MAX_STLBL_MASK                      0x0007ffffU
#define SAND_HAL_FE_MI_MAX_STLBL_MAX_STLBL_SHIFT                     0
#define SAND_HAL_FE_MI_MAX_STLBL_MAX_STLBL_MSB                       18
#define SAND_HAL_FE_MI_MAX_STLBL_MAX_STLBL_LSB                       0
#define SAND_HAL_FE_MI_MAX_STLBL_MAX_STLBL_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_MAX_STLBL_MAX_STLBL_DEFAULT                   0x00000000U

/* field level defines for Device: FE  Register: mi_ip_filter0 */
#define SAND_HAL_FE_MI_IP_FILTER0_F0_IPNET_ADDR_MASK                 0xffffffffU
#define SAND_HAL_FE_MI_IP_FILTER0_F0_IPNET_ADDR_SHIFT                0
#define SAND_HAL_FE_MI_IP_FILTER0_F0_IPNET_ADDR_MSB                  31
#define SAND_HAL_FE_MI_IP_FILTER0_F0_IPNET_ADDR_LSB                  0
#define SAND_HAL_FE_MI_IP_FILTER0_F0_IPNET_ADDR_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_IP_FILTER0_F0_IPNET_ADDR_DEFAULT              0x00000000U

/* field level defines for Device: FE  Register: mi_ip_filter1 */
#define SAND_HAL_FE_MI_IP_FILTER1_F1_IPNET_ADDR_MASK                 0xffffffffU
#define SAND_HAL_FE_MI_IP_FILTER1_F1_IPNET_ADDR_SHIFT                0
#define SAND_HAL_FE_MI_IP_FILTER1_F1_IPNET_ADDR_MSB                  31
#define SAND_HAL_FE_MI_IP_FILTER1_F1_IPNET_ADDR_LSB                  0
#define SAND_HAL_FE_MI_IP_FILTER1_F1_IPNET_ADDR_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_IP_FILTER1_F1_IPNET_ADDR_DEFAULT              0x00000000U

/* field level defines for Device: FE  Register: mi_ip_filter2 */
#define SAND_HAL_FE_MI_IP_FILTER2_F2_IPNET_ADDR_MASK                 0xffffffffU
#define SAND_HAL_FE_MI_IP_FILTER2_F2_IPNET_ADDR_SHIFT                0
#define SAND_HAL_FE_MI_IP_FILTER2_F2_IPNET_ADDR_MSB                  31
#define SAND_HAL_FE_MI_IP_FILTER2_F2_IPNET_ADDR_LSB                  0
#define SAND_HAL_FE_MI_IP_FILTER2_F2_IPNET_ADDR_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_IP_FILTER2_F2_IPNET_ADDR_DEFAULT              0x00000000U

/* field level defines for Device: FE  Register: mi_ip_filter3 */
#define SAND_HAL_FE_MI_IP_FILTER3_F3_IPNET_ADDR_MASK                 0xffffffffU
#define SAND_HAL_FE_MI_IP_FILTER3_F3_IPNET_ADDR_SHIFT                0
#define SAND_HAL_FE_MI_IP_FILTER3_F3_IPNET_ADDR_MSB                  31
#define SAND_HAL_FE_MI_IP_FILTER3_F3_IPNET_ADDR_LSB                  0
#define SAND_HAL_FE_MI_IP_FILTER3_F3_IPNET_ADDR_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_IP_FILTER3_F3_IPNET_ADDR_DEFAULT              0x00000000U

/* field level defines for Device: FE  Register: mi_ip_filter_mask0 */
#define SAND_HAL_FE_MI_IP_FILTER_MASK0_F0_IPNET_BITENB_MASK          0xffffffffU
#define SAND_HAL_FE_MI_IP_FILTER_MASK0_F0_IPNET_BITENB_SHIFT         0
#define SAND_HAL_FE_MI_IP_FILTER_MASK0_F0_IPNET_BITENB_MSB           31
#define SAND_HAL_FE_MI_IP_FILTER_MASK0_F0_IPNET_BITENB_LSB           0
#define SAND_HAL_FE_MI_IP_FILTER_MASK0_F0_IPNET_BITENB_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_IP_FILTER_MASK0_F0_IPNET_BITENB_DEFAULT       0x00000000U

/* field level defines for Device: FE  Register: mi_ip_filter_mask1 */
#define SAND_HAL_FE_MI_IP_FILTER_MASK1_F1_IPNET_BITENB_MASK          0xffffffffU
#define SAND_HAL_FE_MI_IP_FILTER_MASK1_F1_IPNET_BITENB_SHIFT         0
#define SAND_HAL_FE_MI_IP_FILTER_MASK1_F1_IPNET_BITENB_MSB           31
#define SAND_HAL_FE_MI_IP_FILTER_MASK1_F1_IPNET_BITENB_LSB           0
#define SAND_HAL_FE_MI_IP_FILTER_MASK1_F1_IPNET_BITENB_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_IP_FILTER_MASK1_F1_IPNET_BITENB_DEFAULT       0x00000000U

/* field level defines for Device: FE  Register: mi_ip_filter_mask2 */
#define SAND_HAL_FE_MI_IP_FILTER_MASK2_F2_IPNET_BITENB_MASK          0xffffffffU
#define SAND_HAL_FE_MI_IP_FILTER_MASK2_F2_IPNET_BITENB_SHIFT         0
#define SAND_HAL_FE_MI_IP_FILTER_MASK2_F2_IPNET_BITENB_MSB           31
#define SAND_HAL_FE_MI_IP_FILTER_MASK2_F2_IPNET_BITENB_LSB           0
#define SAND_HAL_FE_MI_IP_FILTER_MASK2_F2_IPNET_BITENB_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_IP_FILTER_MASK2_F2_IPNET_BITENB_DEFAULT       0x00000000U

/* field level defines for Device: FE  Register: mi_ip_filter_mask3 */
#define SAND_HAL_FE_MI_IP_FILTER_MASK3_F3_IPNET_BITENB_MASK          0xffffffffU
#define SAND_HAL_FE_MI_IP_FILTER_MASK3_F3_IPNET_BITENB_SHIFT         0
#define SAND_HAL_FE_MI_IP_FILTER_MASK3_F3_IPNET_BITENB_MSB           31
#define SAND_HAL_FE_MI_IP_FILTER_MASK3_F3_IPNET_BITENB_LSB           0
#define SAND_HAL_FE_MI_IP_FILTER_MASK3_F3_IPNET_BITENB_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_IP_FILTER_MASK3_F3_IPNET_BITENB_DEFAULT       0x00000000U

/* field level defines for Device: FE  Register: mi_ip_filter_enb */
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER7_EN_MASK              0x0000c000U
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER7_EN_SHIFT             14
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER7_EN_MSB               15
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER7_EN_LSB               14
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER7_EN_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER7_EN_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER6_EN_MASK              0x00003000U
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER6_EN_SHIFT             12
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER6_EN_MSB               13
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER6_EN_LSB               12
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER6_EN_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER6_EN_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER5_EN_MASK              0x00000c00U
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER5_EN_SHIFT             10
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER5_EN_MSB               11
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER5_EN_LSB               10
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER5_EN_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER5_EN_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER4_EN_MASK              0x00000300U
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER4_EN_SHIFT             8
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER4_EN_MSB               9
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER4_EN_LSB               8
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER4_EN_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER4_EN_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER3_EN_MASK              0x000000c0U
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER3_EN_SHIFT             6
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER3_EN_MSB               7
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER3_EN_LSB               6
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER3_EN_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER3_EN_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER2_EN_MASK              0x00000030U
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER2_EN_SHIFT             4
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER2_EN_MSB               5
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER2_EN_LSB               4
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER2_EN_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER2_EN_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER1_EN_MASK              0x0000000cU
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER1_EN_SHIFT             2
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER1_EN_MSB               3
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER1_EN_LSB               2
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER1_EN_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER1_EN_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER0_EN_MASK              0x00000003U
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER0_EN_SHIFT             0
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER0_EN_MSB               1
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER0_EN_LSB               0
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER0_EN_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_IP_FILTER_ENB_IP_FILTER0_EN_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: mi_test_pkt_cnt */
#define SAND_HAL_FE_MI_TEST_PKT_CNT_MI_TEST_PKT_CNT_MASK             0xffffffffU
#define SAND_HAL_FE_MI_TEST_PKT_CNT_MI_TEST_PKT_CNT_SHIFT            0
#define SAND_HAL_FE_MI_TEST_PKT_CNT_MI_TEST_PKT_CNT_MSB              31
#define SAND_HAL_FE_MI_TEST_PKT_CNT_MI_TEST_PKT_CNT_LSB              0
#define SAND_HAL_FE_MI_TEST_PKT_CNT_MI_TEST_PKT_CNT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_MI_TEST_PKT_CNT_MI_TEST_PKT_CNT_DEFAULT          0x00000000U

/* field level defines for Device: FE  Register: mi_test_byt_cnt */
#define SAND_HAL_FE_MI_TEST_BYT_CNT_MI_TEST_BYT_CNT_MASK             0xffffffffU
#define SAND_HAL_FE_MI_TEST_BYT_CNT_MI_TEST_BYT_CNT_SHIFT            0
#define SAND_HAL_FE_MI_TEST_BYT_CNT_MI_TEST_BYT_CNT_MSB              31
#define SAND_HAL_FE_MI_TEST_BYT_CNT_MI_TEST_BYT_CNT_LSB              0
#define SAND_HAL_FE_MI_TEST_BYT_CNT_MI_TEST_BYT_CNT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_MI_TEST_BYT_CNT_MI_TEST_BYT_CNT_DEFAULT          0x00000000U

/* field level defines for Device: FE  Register: mi_hba_default */
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_MIR_MASK                  0x40000000U
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_MIR_SHIFT                 30
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_MIR_MSB                   30
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_MIR_LSB                   30
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_MIR_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_MIR_DEFAULT               0x00000000U
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_RXNODE_MASK               0x3f000000U
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_RXNODE_SHIFT              24
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_RXNODE_MSB                29
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_RXNODE_LSB                24
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_RXNODE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_RXNODE_DEFAULT            0x00000000U
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_MC_MASK                   0x00800000U
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_MC_SHIFT                  23
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_MC_MSB                    23
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_MC_LSB                    23
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_MC_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_MC_DEFAULT                0x00000000U
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_SH_MASK                   0x00400000U
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_SH_SHIFT                  22
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_SH_MSB                    22
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_SH_LSB                    22
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_SH_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_SH_DEFAULT                0x00000000U
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_ECPY_MASK                 0x00200000U
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_ECPY_SHIFT                21
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_ECPY_MSB                  21
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_ECPY_LSB                  21
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_ECPY_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_ECPY_DEFAULT              0x00000000U
#define SAND_HAL_FE_MI_HBA_DEFAULT_SS_STUFFIT_MASK                   0x00100000U
#define SAND_HAL_FE_MI_HBA_DEFAULT_SS_STUFFIT_SHIFT                  20
#define SAND_HAL_FE_MI_HBA_DEFAULT_SS_STUFFIT_MSB                    20
#define SAND_HAL_FE_MI_HBA_DEFAULT_SS_STUFFIT_LSB                    20
#define SAND_HAL_FE_MI_HBA_DEFAULT_SS_STUFFIT_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_HBA_DEFAULT_SS_STUFFIT_DEFAULT                0x00000000U
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_DMOP_MASK                 0x000c0000U
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_DMOP_SHIFT                18
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_DMOP_MSB                  19
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_DMOP_LSB                  18
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_DMOP_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_DMOP_DEFAULT              0x00000000U
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_RTHDR_MASK                0x0003ffffU
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_RTHDR_SHIFT               0
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_RTHDR_MSB                 17
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_RTHDR_LSB                 0
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_RTHDR_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_HBA_DEFAULT_DEFAULT_RTHDR_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: mi_port0_cos_config */
#define SAND_HAL_FE_MI_PORT0_COS_CONFIG_P00_COS_CONFIG_MASK          0x0000ffffU
#define SAND_HAL_FE_MI_PORT0_COS_CONFIG_P00_COS_CONFIG_SHIFT         0
#define SAND_HAL_FE_MI_PORT0_COS_CONFIG_P00_COS_CONFIG_MSB           15
#define SAND_HAL_FE_MI_PORT0_COS_CONFIG_P00_COS_CONFIG_LSB           0
#define SAND_HAL_FE_MI_PORT0_COS_CONFIG_P00_COS_CONFIG_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT0_COS_CONFIG_P00_COS_CONFIG_DEFAULT       0x00000000U

/* field level defines for Device: FE  Register: mi_port1_cos_config */
#define SAND_HAL_FE_MI_PORT1_COS_CONFIG_P01_COS_CONFIG_MASK          0x0000ffffU
#define SAND_HAL_FE_MI_PORT1_COS_CONFIG_P01_COS_CONFIG_SHIFT         0
#define SAND_HAL_FE_MI_PORT1_COS_CONFIG_P01_COS_CONFIG_MSB           15
#define SAND_HAL_FE_MI_PORT1_COS_CONFIG_P01_COS_CONFIG_LSB           0
#define SAND_HAL_FE_MI_PORT1_COS_CONFIG_P01_COS_CONFIG_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT1_COS_CONFIG_P01_COS_CONFIG_DEFAULT       0x00000000U

/* field level defines for Device: FE  Register: mi_port2_cos_config */
#define SAND_HAL_FE_MI_PORT2_COS_CONFIG_P02_COS_CONFIG_MASK          0x0000ffffU
#define SAND_HAL_FE_MI_PORT2_COS_CONFIG_P02_COS_CONFIG_SHIFT         0
#define SAND_HAL_FE_MI_PORT2_COS_CONFIG_P02_COS_CONFIG_MSB           15
#define SAND_HAL_FE_MI_PORT2_COS_CONFIG_P02_COS_CONFIG_LSB           0
#define SAND_HAL_FE_MI_PORT2_COS_CONFIG_P02_COS_CONFIG_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT2_COS_CONFIG_P02_COS_CONFIG_DEFAULT       0x00000000U

/* field level defines for Device: FE  Register: mi_port3_cos_config */
#define SAND_HAL_FE_MI_PORT3_COS_CONFIG_P03_COS_CONFIG_MASK          0x0000ffffU
#define SAND_HAL_FE_MI_PORT3_COS_CONFIG_P03_COS_CONFIG_SHIFT         0
#define SAND_HAL_FE_MI_PORT3_COS_CONFIG_P03_COS_CONFIG_MSB           15
#define SAND_HAL_FE_MI_PORT3_COS_CONFIG_P03_COS_CONFIG_LSB           0
#define SAND_HAL_FE_MI_PORT3_COS_CONFIG_P03_COS_CONFIG_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT3_COS_CONFIG_P03_COS_CONFIG_DEFAULT       0x00000000U

/* field level defines for Device: FE  Register: mi_port4_cos_config */
#define SAND_HAL_FE_MI_PORT4_COS_CONFIG_P04_COS_CONFIG_MASK          0x0000ffffU
#define SAND_HAL_FE_MI_PORT4_COS_CONFIG_P04_COS_CONFIG_SHIFT         0
#define SAND_HAL_FE_MI_PORT4_COS_CONFIG_P04_COS_CONFIG_MSB           15
#define SAND_HAL_FE_MI_PORT4_COS_CONFIG_P04_COS_CONFIG_LSB           0
#define SAND_HAL_FE_MI_PORT4_COS_CONFIG_P04_COS_CONFIG_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT4_COS_CONFIG_P04_COS_CONFIG_DEFAULT       0x00000000U

/* field level defines for Device: FE  Register: mi_port5_cos_config */
#define SAND_HAL_FE_MI_PORT5_COS_CONFIG_P05_COS_CONFIG_MASK          0x0000ffffU
#define SAND_HAL_FE_MI_PORT5_COS_CONFIG_P05_COS_CONFIG_SHIFT         0
#define SAND_HAL_FE_MI_PORT5_COS_CONFIG_P05_COS_CONFIG_MSB           15
#define SAND_HAL_FE_MI_PORT5_COS_CONFIG_P05_COS_CONFIG_LSB           0
#define SAND_HAL_FE_MI_PORT5_COS_CONFIG_P05_COS_CONFIG_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT5_COS_CONFIG_P05_COS_CONFIG_DEFAULT       0x00000000U

/* field level defines for Device: FE  Register: mi_port6_cos_config */
#define SAND_HAL_FE_MI_PORT6_COS_CONFIG_P06_COS_CONFIG_MASK          0x0000ffffU
#define SAND_HAL_FE_MI_PORT6_COS_CONFIG_P06_COS_CONFIG_SHIFT         0
#define SAND_HAL_FE_MI_PORT6_COS_CONFIG_P06_COS_CONFIG_MSB           15
#define SAND_HAL_FE_MI_PORT6_COS_CONFIG_P06_COS_CONFIG_LSB           0
#define SAND_HAL_FE_MI_PORT6_COS_CONFIG_P06_COS_CONFIG_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT6_COS_CONFIG_P06_COS_CONFIG_DEFAULT       0x00000000U

/* field level defines for Device: FE  Register: mi_port7_cos_config */
#define SAND_HAL_FE_MI_PORT7_COS_CONFIG_P07_COS_CONFIG_MASK          0x0000ffffU
#define SAND_HAL_FE_MI_PORT7_COS_CONFIG_P07_COS_CONFIG_SHIFT         0
#define SAND_HAL_FE_MI_PORT7_COS_CONFIG_P07_COS_CONFIG_MSB           15
#define SAND_HAL_FE_MI_PORT7_COS_CONFIG_P07_COS_CONFIG_LSB           0
#define SAND_HAL_FE_MI_PORT7_COS_CONFIG_P07_COS_CONFIG_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT7_COS_CONFIG_P07_COS_CONFIG_DEFAULT       0x00000000U

/* field level defines for Device: FE  Register: mi_port8_cos_config */
#define SAND_HAL_FE_MI_PORT8_COS_CONFIG_P08_COS_CONFIG_MASK          0x0000ffffU
#define SAND_HAL_FE_MI_PORT8_COS_CONFIG_P08_COS_CONFIG_SHIFT         0
#define SAND_HAL_FE_MI_PORT8_COS_CONFIG_P08_COS_CONFIG_MSB           15
#define SAND_HAL_FE_MI_PORT8_COS_CONFIG_P08_COS_CONFIG_LSB           0
#define SAND_HAL_FE_MI_PORT8_COS_CONFIG_P08_COS_CONFIG_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT8_COS_CONFIG_P08_COS_CONFIG_DEFAULT       0x00000000U

/* field level defines for Device: FE  Register: mi_port9_cos_config */
#define SAND_HAL_FE_MI_PORT9_COS_CONFIG_P09_COS_CONFIG_MASK          0x0000ffffU
#define SAND_HAL_FE_MI_PORT9_COS_CONFIG_P09_COS_CONFIG_SHIFT         0
#define SAND_HAL_FE_MI_PORT9_COS_CONFIG_P09_COS_CONFIG_MSB           15
#define SAND_HAL_FE_MI_PORT9_COS_CONFIG_P09_COS_CONFIG_LSB           0
#define SAND_HAL_FE_MI_PORT9_COS_CONFIG_P09_COS_CONFIG_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT9_COS_CONFIG_P09_COS_CONFIG_DEFAULT       0x00000000U

/* field level defines for Device: FE  Register: mi_port10_cos_config */
#define SAND_HAL_FE_MI_PORT10_COS_CONFIG_P10_COS_CONFIG_MASK         0x0000ffffU
#define SAND_HAL_FE_MI_PORT10_COS_CONFIG_P10_COS_CONFIG_SHIFT        0
#define SAND_HAL_FE_MI_PORT10_COS_CONFIG_P10_COS_CONFIG_MSB          15
#define SAND_HAL_FE_MI_PORT10_COS_CONFIG_P10_COS_CONFIG_LSB          0
#define SAND_HAL_FE_MI_PORT10_COS_CONFIG_P10_COS_CONFIG_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT10_COS_CONFIG_P10_COS_CONFIG_DEFAULT      0x00000000U

/* field level defines for Device: FE  Register: mi_port11_cos_config */
#define SAND_HAL_FE_MI_PORT11_COS_CONFIG_P11_COS_CONFIG_MASK         0x0000ffffU
#define SAND_HAL_FE_MI_PORT11_COS_CONFIG_P11_COS_CONFIG_SHIFT        0
#define SAND_HAL_FE_MI_PORT11_COS_CONFIG_P11_COS_CONFIG_MSB          15
#define SAND_HAL_FE_MI_PORT11_COS_CONFIG_P11_COS_CONFIG_LSB          0
#define SAND_HAL_FE_MI_PORT11_COS_CONFIG_P11_COS_CONFIG_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT11_COS_CONFIG_P11_COS_CONFIG_DEFAULT      0x00000000U

/* field level defines for Device: FE  Register: mi_port12_cos_config */
#define SAND_HAL_FE_MI_PORT12_COS_CONFIG_P12_COS_CONFIG_MASK         0x0000ffffU
#define SAND_HAL_FE_MI_PORT12_COS_CONFIG_P12_COS_CONFIG_SHIFT        0
#define SAND_HAL_FE_MI_PORT12_COS_CONFIG_P12_COS_CONFIG_MSB          15
#define SAND_HAL_FE_MI_PORT12_COS_CONFIG_P12_COS_CONFIG_LSB          0
#define SAND_HAL_FE_MI_PORT12_COS_CONFIG_P12_COS_CONFIG_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT12_COS_CONFIG_P12_COS_CONFIG_DEFAULT      0x00000000U

/* field level defines for Device: FE  Register: mi_port13_cos_config */
#define SAND_HAL_FE_MI_PORT13_COS_CONFIG_P13_COS_CONFIG_MASK         0x0000ffffU
#define SAND_HAL_FE_MI_PORT13_COS_CONFIG_P13_COS_CONFIG_SHIFT        0
#define SAND_HAL_FE_MI_PORT13_COS_CONFIG_P13_COS_CONFIG_MSB          15
#define SAND_HAL_FE_MI_PORT13_COS_CONFIG_P13_COS_CONFIG_LSB          0
#define SAND_HAL_FE_MI_PORT13_COS_CONFIG_P13_COS_CONFIG_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT13_COS_CONFIG_P13_COS_CONFIG_DEFAULT      0x00000000U

/* field level defines for Device: FE  Register: mi_port14_cos_config */
#define SAND_HAL_FE_MI_PORT14_COS_CONFIG_P14_COS_CONFIG_MASK         0x0000ffffU
#define SAND_HAL_FE_MI_PORT14_COS_CONFIG_P14_COS_CONFIG_SHIFT        0
#define SAND_HAL_FE_MI_PORT14_COS_CONFIG_P14_COS_CONFIG_MSB          15
#define SAND_HAL_FE_MI_PORT14_COS_CONFIG_P14_COS_CONFIG_LSB          0
#define SAND_HAL_FE_MI_PORT14_COS_CONFIG_P14_COS_CONFIG_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT14_COS_CONFIG_P14_COS_CONFIG_DEFAULT      0x00000000U

/* field level defines for Device: FE  Register: mi_port15_cos_config */
#define SAND_HAL_FE_MI_PORT15_COS_CONFIG_P15_COS_CONFIG_MASK         0x0000ffffU
#define SAND_HAL_FE_MI_PORT15_COS_CONFIG_P15_COS_CONFIG_SHIFT        0
#define SAND_HAL_FE_MI_PORT15_COS_CONFIG_P15_COS_CONFIG_MSB          15
#define SAND_HAL_FE_MI_PORT15_COS_CONFIG_P15_COS_CONFIG_LSB          0
#define SAND_HAL_FE_MI_PORT15_COS_CONFIG_P15_COS_CONFIG_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_PORT15_COS_CONFIG_P15_COS_CONFIG_DEFAULT      0x00000000U

/* field level defines for Device: FE  Register: mi_mpls_beom_label */
#define SAND_HAL_FE_MI_MPLS_BEOM_LABEL_BEOM_ENB_MASK                 0x00100000U
#define SAND_HAL_FE_MI_MPLS_BEOM_LABEL_BEOM_ENB_SHIFT                20
#define SAND_HAL_FE_MI_MPLS_BEOM_LABEL_BEOM_ENB_MSB                  20
#define SAND_HAL_FE_MI_MPLS_BEOM_LABEL_BEOM_ENB_LSB                  20
#define SAND_HAL_FE_MI_MPLS_BEOM_LABEL_BEOM_ENB_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_MPLS_BEOM_LABEL_BEOM_ENB_DEFAULT              0x00000000U
#define SAND_HAL_FE_MI_MPLS_BEOM_LABEL_MPLS_BEOM_LABEL_MASK          0x000fffffU
#define SAND_HAL_FE_MI_MPLS_BEOM_LABEL_MPLS_BEOM_LABEL_SHIFT         0
#define SAND_HAL_FE_MI_MPLS_BEOM_LABEL_MPLS_BEOM_LABEL_MSB           19
#define SAND_HAL_FE_MI_MPLS_BEOM_LABEL_MPLS_BEOM_LABEL_LSB           0
#define SAND_HAL_FE_MI_MPLS_BEOM_LABEL_MPLS_BEOM_LABEL_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_MPLS_BEOM_LABEL_MPLS_BEOM_LABEL_DEFAULT       0x00000000U

/* field level defines for Device: FE  Register: mi_mpls_beom_bitenb */
#define SAND_HAL_FE_MI_MPLS_BEOM_BITENB_MPLS_BEOM_BITENB_MASK        0x000fffffU
#define SAND_HAL_FE_MI_MPLS_BEOM_BITENB_MPLS_BEOM_BITENB_SHIFT       0
#define SAND_HAL_FE_MI_MPLS_BEOM_BITENB_MPLS_BEOM_BITENB_MSB         19
#define SAND_HAL_FE_MI_MPLS_BEOM_BITENB_MPLS_BEOM_BITENB_LSB         0
#define SAND_HAL_FE_MI_MPLS_BEOM_BITENB_MPLS_BEOM_BITENB_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_MPLS_BEOM_BITENB_MPLS_BEOM_BITENB_DEFAULT     0x00000000U

/* field level defines for Device: FE  Register: mi_eindex_disable */
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_DIS_PORT_ERR_DIS_MASK  0x80000000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_DIS_PORT_ERR_DIS_SHIFT 31
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_DIS_PORT_ERR_DIS_MSB   31
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_DIS_PORT_ERR_DIS_LSB   31
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_DIS_PORT_ERR_DIS_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_DIS_PORT_ERR_DIS_DEFAULT 0x00000000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_DPAR_ERR_DIS_MASK      0x40000000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_DPAR_ERR_DIS_SHIFT     30
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_DPAR_ERR_DIS_MSB       30
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_DPAR_ERR_DIS_LSB       30
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_DPAR_ERR_DIS_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_DPAR_ERR_DIS_DEFAULT   0x00000000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_FRM_ERR_DIS_MASK       0x20000000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_FRM_ERR_DIS_SHIFT      29
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_FRM_ERR_DIS_MSB        29
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_FRM_ERR_DIS_LSB        29
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_FRM_ERR_DIS_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_FRM_ERR_DIS_DEFAULT    0x00000000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_PHY_ERR_DIS_MASK       0x10000000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_PHY_ERR_DIS_SHIFT      28
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_PHY_ERR_DIS_MSB        28
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_PHY_ERR_DIS_LSB        28
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_PHY_ERR_DIS_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_PHY_ERR_DIS_DEFAULT    0x00000000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_MIN_PKT_DIS_MASK       0x08000000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_MIN_PKT_DIS_SHIFT      27
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_MIN_PKT_DIS_MSB        27
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_MIN_PKT_DIS_LSB        27
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_MIN_PKT_DIS_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_MIN_PKT_DIS_DEFAULT    0x00000000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_MTU_EXC_DIS_MASK       0x04000000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_MTU_EXC_DIS_SHIFT      26
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_MTU_EXC_DIS_MSB        26
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_MTU_EXC_DIS_LSB        26
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_MTU_EXC_DIS_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_MTU_EXC_DIS_DEFAULT    0x00000000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_OVFL_DIS_MASK          0x02000000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_OVFL_DIS_SHIFT         25
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_OVFL_DIS_MSB           25
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_OVFL_DIS_LSB           25
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_OVFL_DIS_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX_DISABLE_SPI4_RX_OVFL_DIS_DEFAULT       0x00000000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_L2_PARSE_ERR_DIS_MASK          0x01000000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_L2_PARSE_ERR_DIS_SHIFT         24
#define SAND_HAL_FE_MI_EINDEX_DISABLE_L2_PARSE_ERR_DIS_MSB           24
#define SAND_HAL_FE_MI_EINDEX_DISABLE_L2_PARSE_ERR_DIS_LSB           24
#define SAND_HAL_FE_MI_EINDEX_DISABLE_L2_PARSE_ERR_DIS_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX_DISABLE_L2_PARSE_ERR_DIS_DEFAULT       0x00000000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_INV_PPP_ADDR_CTL_DIS_MASK      0x00800000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_INV_PPP_ADDR_CTL_DIS_SHIFT     23
#define SAND_HAL_FE_MI_EINDEX_DISABLE_INV_PPP_ADDR_CTL_DIS_MSB       23
#define SAND_HAL_FE_MI_EINDEX_DISABLE_INV_PPP_ADDR_CTL_DIS_LSB       23
#define SAND_HAL_FE_MI_EINDEX_DISABLE_INV_PPP_ADDR_CTL_DIS_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX_DISABLE_INV_PPP_ADDR_CTL_DIS_DEFAULT   0x00000000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_INV_PPP_PID_DIS_MASK           0x00400000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_INV_PPP_PID_DIS_SHIFT          22
#define SAND_HAL_FE_MI_EINDEX_DISABLE_INV_PPP_PID_DIS_MSB            22
#define SAND_HAL_FE_MI_EINDEX_DISABLE_INV_PPP_PID_DIS_LSB            22
#define SAND_HAL_FE_MI_EINDEX_DISABLE_INV_PPP_PID_DIS_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX_DISABLE_INV_PPP_PID_DIS_DEFAULT        0x00000000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_IEEE8021D_DIS_MASK             0x00200000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_IEEE8021D_DIS_SHIFT            21
#define SAND_HAL_FE_MI_EINDEX_DISABLE_IEEE8021D_DIS_MSB              21
#define SAND_HAL_FE_MI_EINDEX_DISABLE_IEEE8021D_DIS_LSB              21
#define SAND_HAL_FE_MI_EINDEX_DISABLE_IEEE8021D_DIS_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX_DISABLE_IEEE8021D_DIS_DEFAULT          0x00000000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_NON_CFI_ENET_DIS_MASK          0x00100000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_NON_CFI_ENET_DIS_SHIFT         20
#define SAND_HAL_FE_MI_EINDEX_DISABLE_NON_CFI_ENET_DIS_MSB           20
#define SAND_HAL_FE_MI_EINDEX_DISABLE_NON_CFI_ENET_DIS_LSB           20
#define SAND_HAL_FE_MI_EINDEX_DISABLE_NON_CFI_ENET_DIS_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX_DISABLE_NON_CFI_ENET_DIS_DEFAULT       0x00000000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_UNK_MPLS_LBL_DIS_MASK          0x00080000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_UNK_MPLS_LBL_DIS_SHIFT         19
#define SAND_HAL_FE_MI_EINDEX_DISABLE_UNK_MPLS_LBL_DIS_MSB           19
#define SAND_HAL_FE_MI_EINDEX_DISABLE_UNK_MPLS_LBL_DIS_LSB           19
#define SAND_HAL_FE_MI_EINDEX_DISABLE_UNK_MPLS_LBL_DIS_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX_DISABLE_UNK_MPLS_LBL_DIS_DEFAULT       0x00000000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_THIRD_LBL_NOT_RT_DIS_MASK      0x00040000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_THIRD_LBL_NOT_RT_DIS_SHIFT     18
#define SAND_HAL_FE_MI_EINDEX_DISABLE_THIRD_LBL_NOT_RT_DIS_MSB       18
#define SAND_HAL_FE_MI_EINDEX_DISABLE_THIRD_LBL_NOT_RT_DIS_LSB       18
#define SAND_HAL_FE_MI_EINDEX_DISABLE_THIRD_LBL_NOT_RT_DIS_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX_DISABLE_THIRD_LBL_NOT_RT_DIS_DEFAULT   0x00000000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_INV_IPV4_RUNT_PKT_DIS_MASK     0x00020000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_INV_IPV4_RUNT_PKT_DIS_SHIFT    17
#define SAND_HAL_FE_MI_EINDEX_DISABLE_INV_IPV4_RUNT_PKT_DIS_MSB      17
#define SAND_HAL_FE_MI_EINDEX_DISABLE_INV_IPV4_RUNT_PKT_DIS_LSB      17
#define SAND_HAL_FE_MI_EINDEX_DISABLE_INV_IPV4_RUNT_PKT_DIS_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX_DISABLE_INV_IPV4_RUNT_PKT_DIS_DEFAULT  0x00000000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_INV_IPV4_OPTIONS_DIS_MASK      0x00010000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_INV_IPV4_OPTIONS_DIS_SHIFT     16
#define SAND_HAL_FE_MI_EINDEX_DISABLE_INV_IPV4_OPTIONS_DIS_MSB       16
#define SAND_HAL_FE_MI_EINDEX_DISABLE_INV_IPV4_OPTIONS_DIS_LSB       16
#define SAND_HAL_FE_MI_EINDEX_DISABLE_INV_IPV4_OPTIONS_DIS_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX_DISABLE_INV_IPV4_OPTIONS_DIS_DEFAULT   0x00000000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_INV_IPV4_CHECKSUM_DIS_MASK     0x00008000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_INV_IPV4_CHECKSUM_DIS_SHIFT    15
#define SAND_HAL_FE_MI_EINDEX_DISABLE_INV_IPV4_CHECKSUM_DIS_MSB      15
#define SAND_HAL_FE_MI_EINDEX_DISABLE_INV_IPV4_CHECKSUM_DIS_LSB      15
#define SAND_HAL_FE_MI_EINDEX_DISABLE_INV_IPV4_CHECKSUM_DIS_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX_DISABLE_INV_IPV4_CHECKSUM_DIS_DEFAULT  0x00000000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_INV_IPV4_VER_DIS_MASK          0x00004000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_INV_IPV4_VER_DIS_SHIFT         14
#define SAND_HAL_FE_MI_EINDEX_DISABLE_INV_IPV4_VER_DIS_MSB           14
#define SAND_HAL_FE_MI_EINDEX_DISABLE_INV_IPV4_VER_DIS_LSB           14
#define SAND_HAL_FE_MI_EINDEX_DISABLE_INV_IPV4_VER_DIS_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX_DISABLE_INV_IPV4_VER_DIS_DEFAULT       0x00000000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_IPV4_RUNT_HDR_DIS_MASK         0x00002000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_IPV4_RUNT_HDR_DIS_SHIFT        13
#define SAND_HAL_FE_MI_EINDEX_DISABLE_IPV4_RUNT_HDR_DIS_MSB          13
#define SAND_HAL_FE_MI_EINDEX_DISABLE_IPV4_RUNT_HDR_DIS_LSB          13
#define SAND_HAL_FE_MI_EINDEX_DISABLE_IPV4_RUNT_HDR_DIS_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX_DISABLE_IPV4_RUNT_HDR_DIS_DEFAULT      0x00000000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_IPV4_LEN_ERR_DIS_MASK          0x00001000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_IPV4_LEN_ERR_DIS_SHIFT         12
#define SAND_HAL_FE_MI_EINDEX_DISABLE_IPV4_LEN_ERR_DIS_MSB           12
#define SAND_HAL_FE_MI_EINDEX_DISABLE_IPV4_LEN_ERR_DIS_LSB           12
#define SAND_HAL_FE_MI_EINDEX_DISABLE_IPV4_LEN_ERR_DIS_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX_DISABLE_IPV4_LEN_ERR_DIS_DEFAULT       0x00000000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_IPV4_PKT_LEN_ERR_DIS_MASK      0x00000800U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_IPV4_PKT_LEN_ERR_DIS_SHIFT     11
#define SAND_HAL_FE_MI_EINDEX_DISABLE_IPV4_PKT_LEN_ERR_DIS_MSB       11
#define SAND_HAL_FE_MI_EINDEX_DISABLE_IPV4_PKT_LEN_ERR_DIS_LSB       11
#define SAND_HAL_FE_MI_EINDEX_DISABLE_IPV4_PKT_LEN_ERR_DIS_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX_DISABLE_IPV4_PKT_LEN_ERR_DIS_DEFAULT   0x00000000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_IPV4_INV_SA_DIS_MASK           0x00000400U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_IPV4_INV_SA_DIS_SHIFT          10
#define SAND_HAL_FE_MI_EINDEX_DISABLE_IPV4_INV_SA_DIS_MSB            10
#define SAND_HAL_FE_MI_EINDEX_DISABLE_IPV4_INV_SA_DIS_LSB            10
#define SAND_HAL_FE_MI_EINDEX_DISABLE_IPV4_INV_SA_DIS_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX_DISABLE_IPV4_INV_SA_DIS_DEFAULT        0x00000000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_IPV4_INV_DA_DIS_MASK           0x00000200U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_IPV4_INV_DA_DIS_SHIFT          9
#define SAND_HAL_FE_MI_EINDEX_DISABLE_IPV4_INV_DA_DIS_MSB            9
#define SAND_HAL_FE_MI_EINDEX_DISABLE_IPV4_INV_DA_DIS_LSB            9
#define SAND_HAL_FE_MI_EINDEX_DISABLE_IPV4_INV_DA_DIS_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX_DISABLE_IPV4_INV_DA_DIS_DEFAULT        0x00000000U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_BRG_IPV4CK_DIS_MASK            0x00000001U
#define SAND_HAL_FE_MI_EINDEX_DISABLE_BRG_IPV4CK_DIS_SHIFT           0
#define SAND_HAL_FE_MI_EINDEX_DISABLE_BRG_IPV4CK_DIS_MSB             0
#define SAND_HAL_FE_MI_EINDEX_DISABLE_BRG_IPV4CK_DIS_LSB             0
#define SAND_HAL_FE_MI_EINDEX_DISABLE_BRG_IPV4CK_DIS_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX_DISABLE_BRG_IPV4CK_DIS_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: mi_eindex1_err */
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_DIS_PORT_ERR_EVENT_MASK   0x80000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_DIS_PORT_ERR_EVENT_SHIFT  31
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_DIS_PORT_ERR_EVENT_MSB    31
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_DIS_PORT_ERR_EVENT_LSB    31
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_DIS_PORT_ERR_EVENT_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_DIS_PORT_ERR_EVENT_DEFAULT 0x00000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_DP_PAR_ERR_EVENT_MASK     0x40000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_DP_PAR_ERR_EVENT_SHIFT    30
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_DP_PAR_ERR_EVENT_MSB      30
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_DP_PAR_ERR_EVENT_LSB      30
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_DP_PAR_ERR_EVENT_TYPE     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_DP_PAR_ERR_EVENT_DEFAULT  0x00000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_FRM_ERR_EVENT_MASK        0x20000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_FRM_ERR_EVENT_SHIFT       29
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_FRM_ERR_EVENT_MSB         29
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_FRM_ERR_EVENT_LSB         29
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_FRM_ERR_EVENT_TYPE        (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_FRM_ERR_EVENT_DEFAULT     0x00000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_PHY_ERR_EVENT_MASK        0x10000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_PHY_ERR_EVENT_SHIFT       28
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_PHY_ERR_EVENT_MSB         28
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_PHY_ERR_EVENT_LSB         28
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_PHY_ERR_EVENT_TYPE        (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_PHY_ERR_EVENT_DEFAULT     0x00000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_MIN_PKT_EVENT_MASK        0x08000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_MIN_PKT_EVENT_SHIFT       27
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_MIN_PKT_EVENT_MSB         27
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_MIN_PKT_EVENT_LSB         27
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_MIN_PKT_EVENT_TYPE        (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_MIN_PKT_EVENT_DEFAULT     0x00000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_MTU_EXC_EVENT_MASK        0x04000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_MTU_EXC_EVENT_SHIFT       26
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_MTU_EXC_EVENT_MSB         26
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_MTU_EXC_EVENT_LSB         26
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_MTU_EXC_EVENT_TYPE        (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_MTU_EXC_EVENT_DEFAULT     0x00000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_OVFL_EVENT_MASK           0x02000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_OVFL_EVENT_SHIFT          25
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_OVFL_EVENT_MSB            25
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_OVFL_EVENT_LSB            25
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_OVFL_EVENT_TYPE           (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_SPI4_RX_OVFL_EVENT_DEFAULT        0x00000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_L2_PARSE_ERR_EVENT_MASK           0x01000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_L2_PARSE_ERR_EVENT_SHIFT          24
#define SAND_HAL_FE_MI_EINDEX1_ERR_L2_PARSE_ERR_EVENT_MSB            24
#define SAND_HAL_FE_MI_EINDEX1_ERR_L2_PARSE_ERR_EVENT_LSB            24
#define SAND_HAL_FE_MI_EINDEX1_ERR_L2_PARSE_ERR_EVENT_TYPE           (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_L2_PARSE_ERR_EVENT_DEFAULT        0x00000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_INV_PPP_ADDR_CTL_EVENT_MASK       0x00800000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_INV_PPP_ADDR_CTL_EVENT_SHIFT      23
#define SAND_HAL_FE_MI_EINDEX1_ERR_INV_PPP_ADDR_CTL_EVENT_MSB        23
#define SAND_HAL_FE_MI_EINDEX1_ERR_INV_PPP_ADDR_CTL_EVENT_LSB        23
#define SAND_HAL_FE_MI_EINDEX1_ERR_INV_PPP_ADDR_CTL_EVENT_TYPE       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_INV_PPP_ADDR_CTL_EVENT_DEFAULT    0x00000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_INV_PPP_PID_EVENT_MASK            0x00400000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_INV_PPP_PID_EVENT_SHIFT           22
#define SAND_HAL_FE_MI_EINDEX1_ERR_INV_PPP_PID_EVENT_MSB             22
#define SAND_HAL_FE_MI_EINDEX1_ERR_INV_PPP_PID_EVENT_LSB             22
#define SAND_HAL_FE_MI_EINDEX1_ERR_INV_PPP_PID_EVENT_TYPE            (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_INV_PPP_PID_EVENT_DEFAULT         0x00000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_IEEE8021D_EVENT_MASK              0x00200000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_IEEE8021D_EVENT_SHIFT             21
#define SAND_HAL_FE_MI_EINDEX1_ERR_IEEE8021D_EVENT_MSB               21
#define SAND_HAL_FE_MI_EINDEX1_ERR_IEEE8021D_EVENT_LSB               21
#define SAND_HAL_FE_MI_EINDEX1_ERR_IEEE8021D_EVENT_TYPE              (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_IEEE8021D_EVENT_DEFAULT           0x00000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_NON_CFI_ENET_EVENT_MASK           0x00100000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_NON_CFI_ENET_EVENT_SHIFT          20
#define SAND_HAL_FE_MI_EINDEX1_ERR_NON_CFI_ENET_EVENT_MSB            20
#define SAND_HAL_FE_MI_EINDEX1_ERR_NON_CFI_ENET_EVENT_LSB            20
#define SAND_HAL_FE_MI_EINDEX1_ERR_NON_CFI_ENET_EVENT_TYPE           (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_NON_CFI_ENET_EVENT_DEFAULT        0x00000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_UNK_USR_TYPE_EVENT_MASK           0x00080000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_UNK_USR_TYPE_EVENT_SHIFT          19
#define SAND_HAL_FE_MI_EINDEX1_ERR_UNK_USR_TYPE_EVENT_MSB            19
#define SAND_HAL_FE_MI_EINDEX1_ERR_UNK_USR_TYPE_EVENT_LSB            19
#define SAND_HAL_FE_MI_EINDEX1_ERR_UNK_USR_TYPE_EVENT_TYPE           (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_UNK_USR_TYPE_EVENT_DEFAULT        0x00000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_DIS_BRIDGE_EVENT_MASK             0x00040000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_DIS_BRIDGE_EVENT_SHIFT            18
#define SAND_HAL_FE_MI_EINDEX1_ERR_DIS_BRIDGE_EVENT_MSB              18
#define SAND_HAL_FE_MI_EINDEX1_ERR_DIS_BRIDGE_EVENT_LSB              18
#define SAND_HAL_FE_MI_EINDEX1_ERR_DIS_BRIDGE_EVENT_TYPE             (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_DIS_BRIDGE_EVENT_DEFAULT          0x00000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_DIS_MPLS_FORWARD_EVENT_MASK       0x00020000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_DIS_MPLS_FORWARD_EVENT_SHIFT      17
#define SAND_HAL_FE_MI_EINDEX1_ERR_DIS_MPLS_FORWARD_EVENT_MSB        17
#define SAND_HAL_FE_MI_EINDEX1_ERR_DIS_MPLS_FORWARD_EVENT_LSB        17
#define SAND_HAL_FE_MI_EINDEX1_ERR_DIS_MPLS_FORWARD_EVENT_TYPE       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_DIS_MPLS_FORWARD_EVENT_DEFAULT    0x00000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_DIS_IPV4_ROUTING_EVENT_MASK       0x00010000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_DIS_IPV4_ROUTING_EVENT_SHIFT      16
#define SAND_HAL_FE_MI_EINDEX1_ERR_DIS_IPV4_ROUTING_EVENT_MSB        16
#define SAND_HAL_FE_MI_EINDEX1_ERR_DIS_IPV4_ROUTING_EVENT_LSB        16
#define SAND_HAL_FE_MI_EINDEX1_ERR_DIS_IPV4_ROUTING_EVENT_TYPE       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_DIS_IPV4_ROUTING_EVENT_DEFAULT    0x00000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_BEOM_LEN_ERR_EVENT_MASK           0x00008000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_BEOM_LEN_ERR_EVENT_SHIFT          15
#define SAND_HAL_FE_MI_EINDEX1_ERR_BEOM_LEN_ERR_EVENT_MSB            15
#define SAND_HAL_FE_MI_EINDEX1_ERR_BEOM_LEN_ERR_EVENT_LSB            15
#define SAND_HAL_FE_MI_EINDEX1_ERR_BEOM_LEN_ERR_EVENT_TYPE           (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_BEOM_LEN_ERR_EVENT_DEFAULT        0x00000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_UNK_MPLS_LBL_EVENT_MASK           0x00004000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_UNK_MPLS_LBL_EVENT_SHIFT          14
#define SAND_HAL_FE_MI_EINDEX1_ERR_UNK_MPLS_LBL_EVENT_MSB            14
#define SAND_HAL_FE_MI_EINDEX1_ERR_UNK_MPLS_LBL_EVENT_LSB            14
#define SAND_HAL_FE_MI_EINDEX1_ERR_UNK_MPLS_LBL_EVENT_TYPE           (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_UNK_MPLS_LBL_EVENT_DEFAULT        0x00000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_THIRD_LBL_NOT_RT_EVENT_MASK       0x00002000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_THIRD_LBL_NOT_RT_EVENT_SHIFT      13
#define SAND_HAL_FE_MI_EINDEX1_ERR_THIRD_LBL_NOT_RT_EVENT_MSB        13
#define SAND_HAL_FE_MI_EINDEX1_ERR_THIRD_LBL_NOT_RT_EVENT_LSB        13
#define SAND_HAL_FE_MI_EINDEX1_ERR_THIRD_LBL_NOT_RT_EVENT_TYPE       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_THIRD_LBL_NOT_RT_EVENT_DEFAULT    0x00000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_RUNT_PKT_EVENT_MASK          0x00001000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_RUNT_PKT_EVENT_SHIFT         12
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_RUNT_PKT_EVENT_MSB           12
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_RUNT_PKT_EVENT_LSB           12
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_RUNT_PKT_EVENT_TYPE          (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_RUNT_PKT_EVENT_DEFAULT       0x00000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_OPTIONS_EVENT_MASK           0x00000800U
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_OPTIONS_EVENT_SHIFT          11
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_OPTIONS_EVENT_MSB            11
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_OPTIONS_EVENT_LSB            11
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_OPTIONS_EVENT_TYPE           (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_OPTIONS_EVENT_DEFAULT        0x00000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_INV_IPV4_CHECKSUM_EVENT_MASK      0x00000400U
#define SAND_HAL_FE_MI_EINDEX1_ERR_INV_IPV4_CHECKSUM_EVENT_SHIFT     10
#define SAND_HAL_FE_MI_EINDEX1_ERR_INV_IPV4_CHECKSUM_EVENT_MSB       10
#define SAND_HAL_FE_MI_EINDEX1_ERR_INV_IPV4_CHECKSUM_EVENT_LSB       10
#define SAND_HAL_FE_MI_EINDEX1_ERR_INV_IPV4_CHECKSUM_EVENT_TYPE      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_INV_IPV4_CHECKSUM_EVENT_DEFAULT   0x00000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_INV_IPV4_VER_EVENT_MASK           0x00000200U
#define SAND_HAL_FE_MI_EINDEX1_ERR_INV_IPV4_VER_EVENT_SHIFT          9
#define SAND_HAL_FE_MI_EINDEX1_ERR_INV_IPV4_VER_EVENT_MSB            9
#define SAND_HAL_FE_MI_EINDEX1_ERR_INV_IPV4_VER_EVENT_LSB            9
#define SAND_HAL_FE_MI_EINDEX1_ERR_INV_IPV4_VER_EVENT_TYPE           (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_INV_IPV4_VER_EVENT_DEFAULT        0x00000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_RUNT_HDR_EVENT_MASK          0x00000100U
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_RUNT_HDR_EVENT_SHIFT         8
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_RUNT_HDR_EVENT_MSB           8
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_RUNT_HDR_EVENT_LSB           8
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_RUNT_HDR_EVENT_TYPE          (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_RUNT_HDR_EVENT_DEFAULT       0x00000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_LEN_ERR_EVENT_MASK           0x00000080U
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_LEN_ERR_EVENT_SHIFT          7
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_LEN_ERR_EVENT_MSB            7
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_LEN_ERR_EVENT_LSB            7
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_LEN_ERR_EVENT_TYPE           (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_LEN_ERR_EVENT_DEFAULT        0x00000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_PKT_LEN_ERR_EVENT_MASK       0x00000040U
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_PKT_LEN_ERR_EVENT_SHIFT      6
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_PKT_LEN_ERR_EVENT_MSB        6
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_PKT_LEN_ERR_EVENT_LSB        6
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_PKT_LEN_ERR_EVENT_TYPE       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_PKT_LEN_ERR_EVENT_DEFAULT    0x00000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_INV_SA_EVENT_MASK            0x00000020U
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_INV_SA_EVENT_SHIFT           5
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_INV_SA_EVENT_MSB             5
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_INV_SA_EVENT_LSB             5
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_INV_SA_EVENT_TYPE            (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_INV_SA_EVENT_DEFAULT         0x00000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_INV_DA_EVENT_MASK            0x00000010U
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_INV_DA_EVENT_SHIFT           4
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_INV_DA_EVENT_MSB             4
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_INV_DA_EVENT_LSB             4
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_INV_DA_EVENT_TYPE            (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPV4_INV_DA_EVENT_DEFAULT         0x00000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_STACKED_SNAP_EVENT_MASK           0x00000008U
#define SAND_HAL_FE_MI_EINDEX1_ERR_STACKED_SNAP_EVENT_SHIFT          3
#define SAND_HAL_FE_MI_EINDEX1_ERR_STACKED_SNAP_EVENT_MSB            3
#define SAND_HAL_FE_MI_EINDEX1_ERR_STACKED_SNAP_EVENT_LSB            3
#define SAND_HAL_FE_MI_EINDEX1_ERR_STACKED_SNAP_EVENT_TYPE           (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_STACKED_SNAP_EVENT_DEFAULT        0x00000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPMC_MAC_EVENT_MASK               0x00000004U
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPMC_MAC_EVENT_SHIFT              2
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPMC_MAC_EVENT_MSB                2
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPMC_MAC_EVENT_LSB                2
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPMC_MAC_EVENT_TYPE               (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_IPMC_MAC_EVENT_DEFAULT            0x00000000U

/* field level defines for Device: FE  Register: mi_eindex2_err */
#define SAND_HAL_FE_MI_EINDEX2_ERR_IPV4_USR_ADDR_3_EVENT_MASK        0x08000000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_IPV4_USR_ADDR_3_EVENT_SHIFT       27
#define SAND_HAL_FE_MI_EINDEX2_ERR_IPV4_USR_ADDR_3_EVENT_MSB         27
#define SAND_HAL_FE_MI_EINDEX2_ERR_IPV4_USR_ADDR_3_EVENT_LSB         27
#define SAND_HAL_FE_MI_EINDEX2_ERR_IPV4_USR_ADDR_3_EVENT_TYPE        (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX2_ERR_IPV4_USR_ADDR_3_EVENT_DEFAULT     0x00000000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_IPV4_USR_ADDR_2_EVENT_MASK        0x04000000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_IPV4_USR_ADDR_2_EVENT_SHIFT       26
#define SAND_HAL_FE_MI_EINDEX2_ERR_IPV4_USR_ADDR_2_EVENT_MSB         26
#define SAND_HAL_FE_MI_EINDEX2_ERR_IPV4_USR_ADDR_2_EVENT_LSB         26
#define SAND_HAL_FE_MI_EINDEX2_ERR_IPV4_USR_ADDR_2_EVENT_TYPE        (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX2_ERR_IPV4_USR_ADDR_2_EVENT_DEFAULT     0x00000000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_IPV4_USR_ADDR_1_EVENT_MASK        0x02000000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_IPV4_USR_ADDR_1_EVENT_SHIFT       25
#define SAND_HAL_FE_MI_EINDEX2_ERR_IPV4_USR_ADDR_1_EVENT_MSB         25
#define SAND_HAL_FE_MI_EINDEX2_ERR_IPV4_USR_ADDR_1_EVENT_LSB         25
#define SAND_HAL_FE_MI_EINDEX2_ERR_IPV4_USR_ADDR_1_EVENT_TYPE        (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX2_ERR_IPV4_USR_ADDR_1_EVENT_DEFAULT     0x00000000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_IPV4_USR_ADDR_0_EVENT_MASK        0x01000000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_IPV4_USR_ADDR_0_EVENT_SHIFT       24
#define SAND_HAL_FE_MI_EINDEX2_ERR_IPV4_USR_ADDR_0_EVENT_MSB         24
#define SAND_HAL_FE_MI_EINDEX2_ERR_IPV4_USR_ADDR_0_EVENT_LSB         24
#define SAND_HAL_FE_MI_EINDEX2_ERR_IPV4_USR_ADDR_0_EVENT_TYPE        (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX2_ERR_IPV4_USR_ADDR_0_EVENT_DEFAULT     0x00000000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_11_EVENT_MASK            0x00800000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_11_EVENT_SHIFT           23
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_11_EVENT_MSB             23
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_11_EVENT_LSB             23
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_11_EVENT_TYPE            (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_11_EVENT_DEFAULT         0x00000000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_10_EVENT_MASK            0x00400000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_10_EVENT_SHIFT           22
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_10_EVENT_MSB             22
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_10_EVENT_LSB             22
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_10_EVENT_TYPE            (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_10_EVENT_DEFAULT         0x00000000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_09_EVENT_MASK            0x00200000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_09_EVENT_SHIFT           21
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_09_EVENT_MSB             21
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_09_EVENT_LSB             21
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_09_EVENT_TYPE            (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_09_EVENT_DEFAULT         0x00000000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_08_EVENT_MASK            0x00100000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_08_EVENT_SHIFT           20
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_08_EVENT_MSB             20
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_08_EVENT_LSB             20
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_08_EVENT_TYPE            (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_08_EVENT_DEFAULT         0x00000000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_07_EVENT_MASK            0x00080000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_07_EVENT_SHIFT           19
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_07_EVENT_MSB             19
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_07_EVENT_LSB             19
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_07_EVENT_TYPE            (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_07_EVENT_DEFAULT         0x00000000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_06_EVENT_MASK            0x00040000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_06_EVENT_SHIFT           18
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_06_EVENT_MSB             18
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_06_EVENT_LSB             18
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_06_EVENT_TYPE            (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_06_EVENT_DEFAULT         0x00000000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_05_EVENT_MASK            0x00020000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_05_EVENT_SHIFT           17
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_05_EVENT_MSB             17
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_05_EVENT_LSB             17
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_05_EVENT_TYPE            (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_05_EVENT_DEFAULT         0x00000000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_04_EVENT_MASK            0x00010000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_04_EVENT_SHIFT           16
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_04_EVENT_MSB             16
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_04_EVENT_LSB             16
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_04_EVENT_TYPE            (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_04_EVENT_DEFAULT         0x00000000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_03_EVENT_MASK            0x00008000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_03_EVENT_SHIFT           15
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_03_EVENT_MSB             15
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_03_EVENT_LSB             15
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_03_EVENT_TYPE            (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_03_EVENT_DEFAULT         0x00000000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_02_EVENT_MASK            0x00004000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_02_EVENT_SHIFT           14
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_02_EVENT_MSB             14
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_02_EVENT_LSB             14
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_02_EVENT_TYPE            (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_02_EVENT_DEFAULT         0x00000000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_01_EVENT_MASK            0x00002000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_01_EVENT_SHIFT           13
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_01_EVENT_MSB             13
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_01_EVENT_LSB             13
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_01_EVENT_TYPE            (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_01_EVENT_DEFAULT         0x00000000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_00_EVENT_MASK            0x00001000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_00_EVENT_SHIFT           12
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_00_EVENT_MSB             12
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_00_EVENT_LSB             12
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_00_EVENT_TYPE            (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX2_ERR_USR_TYPE_00_EVENT_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: mi_eindex1_err_mask */
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_DIS_PORT_ERR_DISINT_MASK 0x80000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_DIS_PORT_ERR_DISINT_SHIFT 31
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_DIS_PORT_ERR_DISINT_MSB 31
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_DIS_PORT_ERR_DISINT_LSB 31
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_DIS_PORT_ERR_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_DIS_PORT_ERR_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_DP_PAR_ERR_DISINT_MASK 0x40000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_DP_PAR_ERR_DISINT_SHIFT 30
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_DP_PAR_ERR_DISINT_MSB 30
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_DP_PAR_ERR_DISINT_LSB 30
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_DP_PAR_ERR_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_DP_PAR_ERR_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_FRM_ERR_DISINT_MASK  0x20000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_FRM_ERR_DISINT_SHIFT 29
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_FRM_ERR_DISINT_MSB   29
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_FRM_ERR_DISINT_LSB   29
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_FRM_ERR_DISINT_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_FRM_ERR_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_PHY_ERR_DISINT_MASK  0x10000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_PHY_ERR_DISINT_SHIFT 28
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_PHY_ERR_DISINT_MSB   28
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_PHY_ERR_DISINT_LSB   28
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_PHY_ERR_DISINT_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_PHY_ERR_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_MIN_PKT_DISINT_MASK  0x08000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_MIN_PKT_DISINT_SHIFT 27
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_MIN_PKT_DISINT_MSB   27
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_MIN_PKT_DISINT_LSB   27
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_MIN_PKT_DISINT_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_MIN_PKT_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_MTU_EXC_DISINT_MASK  0x04000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_MTU_EXC_DISINT_SHIFT 26
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_MTU_EXC_DISINT_MSB   26
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_MTU_EXC_DISINT_LSB   26
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_MTU_EXC_DISINT_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_MTU_EXC_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_OVFL_DISINT_MASK     0x02000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_OVFL_DISINT_SHIFT    25
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_OVFL_DISINT_MSB      25
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_OVFL_DISINT_LSB      25
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_OVFL_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_SPI4_RX_OVFL_DISINT_DEFAULT  0x00000001U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_L2_PARSE_ERR_DISINT_MASK     0x01000000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_L2_PARSE_ERR_DISINT_SHIFT    24
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_L2_PARSE_ERR_DISINT_MSB      24
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_L2_PARSE_ERR_DISINT_LSB      24
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_L2_PARSE_ERR_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_L2_PARSE_ERR_DISINT_DEFAULT  0x00000001U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_INV_PPP_ADDR_CTL_DISINT_MASK 0x00800000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_INV_PPP_ADDR_CTL_DISINT_SHIFT 23
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_INV_PPP_ADDR_CTL_DISINT_MSB  23
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_INV_PPP_ADDR_CTL_DISINT_LSB  23
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_INV_PPP_ADDR_CTL_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_INV_PPP_ADDR_CTL_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_INV_PPP_PID_DISINT_MASK      0x00400000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_INV_PPP_PID_DISINT_SHIFT     22
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_INV_PPP_PID_DISINT_MSB       22
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_INV_PPP_PID_DISINT_LSB       22
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_INV_PPP_PID_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_INV_PPP_PID_DISINT_DEFAULT   0x00000001U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IEEE8021D_DISINT_MASK        0x00200000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IEEE8021D_DISINT_SHIFT       21
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IEEE8021D_DISINT_MSB         21
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IEEE8021D_DISINT_LSB         21
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IEEE8021D_DISINT_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IEEE8021D_DISINT_DEFAULT     0x00000001U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_NON_CFI_ENET_DISINT_MASK     0x00100000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_NON_CFI_ENET_DISINT_SHIFT    20
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_NON_CFI_ENET_DISINT_MSB      20
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_NON_CFI_ENET_DISINT_LSB      20
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_NON_CFI_ENET_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_NON_CFI_ENET_DISINT_DEFAULT  0x00000001U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_UNK_USR_TYPE_DISINT_MASK     0x00080000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_UNK_USR_TYPE_DISINT_SHIFT    19
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_UNK_USR_TYPE_DISINT_MSB      19
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_UNK_USR_TYPE_DISINT_LSB      19
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_UNK_USR_TYPE_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_UNK_USR_TYPE_DISINT_DEFAULT  0x00000001U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_DIS_BRIDGE_DISINT_MASK       0x00040000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_DIS_BRIDGE_DISINT_SHIFT      18
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_DIS_BRIDGE_DISINT_MSB        18
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_DIS_BRIDGE_DISINT_LSB        18
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_DIS_BRIDGE_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_DIS_BRIDGE_DISINT_DEFAULT    0x00000001U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_DIS_MPLS_FORWARD_DISINT_MASK 0x00020000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_DIS_MPLS_FORWARD_DISINT_SHIFT 17
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_DIS_MPLS_FORWARD_DISINT_MSB  17
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_DIS_MPLS_FORWARD_DISINT_LSB  17
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_DIS_MPLS_FORWARD_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_DIS_MPLS_FORWARD_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_DIS_IPV4_ROUTING_DISINT_MASK 0x00010000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_DIS_IPV4_ROUTING_DISINT_SHIFT 16
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_DIS_IPV4_ROUTING_DISINT_MSB  16
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_DIS_IPV4_ROUTING_DISINT_LSB  16
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_DIS_IPV4_ROUTING_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_DIS_IPV4_ROUTING_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_BEOM_LEN_ERR_DISINT_MASK     0x00008000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_BEOM_LEN_ERR_DISINT_SHIFT    15
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_BEOM_LEN_ERR_DISINT_MSB      15
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_BEOM_LEN_ERR_DISINT_LSB      15
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_BEOM_LEN_ERR_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_BEOM_LEN_ERR_DISINT_DEFAULT  0x00000001U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_UNK_MPLS_LBL_DISINT_MASK     0x00004000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_UNK_MPLS_LBL_DISINT_SHIFT    14
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_UNK_MPLS_LBL_DISINT_MSB      14
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_UNK_MPLS_LBL_DISINT_LSB      14
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_UNK_MPLS_LBL_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_UNK_MPLS_LBL_DISINT_DEFAULT  0x00000001U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_THIRD_LBL_NOT_RT_DISINT_MASK 0x00002000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_THIRD_LBL_NOT_RT_DISINT_SHIFT 13
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_THIRD_LBL_NOT_RT_DISINT_MSB  13
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_THIRD_LBL_NOT_RT_DISINT_LSB  13
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_THIRD_LBL_NOT_RT_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_THIRD_LBL_NOT_RT_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_RUNT_PKT_DISINT_MASK    0x00001000U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_RUNT_PKT_DISINT_SHIFT   12
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_RUNT_PKT_DISINT_MSB     12
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_RUNT_PKT_DISINT_LSB     12
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_RUNT_PKT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_RUNT_PKT_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_OPTIONS_DISINT_MASK     0x00000800U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_OPTIONS_DISINT_SHIFT    11
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_OPTIONS_DISINT_MSB      11
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_OPTIONS_DISINT_LSB      11
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_OPTIONS_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_OPTIONS_DISINT_DEFAULT  0x00000001U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_INV_IPV4_CHECKSUM_DISINT_MASK 0x00000400U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_INV_IPV4_CHECKSUM_DISINT_SHIFT 10
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_INV_IPV4_CHECKSUM_DISINT_MSB 10
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_INV_IPV4_CHECKSUM_DISINT_LSB 10
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_INV_IPV4_CHECKSUM_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_INV_IPV4_CHECKSUM_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_INV_IPV4_VER_DISINT_MASK     0x00000200U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_INV_IPV4_VER_DISINT_SHIFT    9
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_INV_IPV4_VER_DISINT_MSB      9
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_INV_IPV4_VER_DISINT_LSB      9
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_INV_IPV4_VER_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_INV_IPV4_VER_DISINT_DEFAULT  0x00000001U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_RUNT_HDR_DISINT_MASK    0x00000100U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_RUNT_HDR_DISINT_SHIFT   8
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_RUNT_HDR_DISINT_MSB     8
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_RUNT_HDR_DISINT_LSB     8
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_RUNT_HDR_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_RUNT_HDR_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_LEN_ERR_DISINT_MASK     0x00000080U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_LEN_ERR_DISINT_SHIFT    7
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_LEN_ERR_DISINT_MSB      7
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_LEN_ERR_DISINT_LSB      7
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_LEN_ERR_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_LEN_ERR_DISINT_DEFAULT  0x00000001U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_PKT_LEN_ERR_DISINT_MASK 0x00000040U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_PKT_LEN_ERR_DISINT_SHIFT 6
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_PKT_LEN_ERR_DISINT_MSB  6
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_PKT_LEN_ERR_DISINT_LSB  6
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_PKT_LEN_ERR_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_PKT_LEN_ERR_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_INV_SA_DISINT_MASK      0x00000020U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_INV_SA_DISINT_SHIFT     5
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_INV_SA_DISINT_MSB       5
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_INV_SA_DISINT_LSB       5
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_INV_SA_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_INV_SA_DISINT_DEFAULT   0x00000001U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_INV_DA_DISINT_MASK      0x00000010U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_INV_DA_DISINT_SHIFT     4
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_INV_DA_DISINT_MSB       4
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_INV_DA_DISINT_LSB       4
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_INV_DA_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPV4_INV_DA_DISINT_DEFAULT   0x00000001U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_STACKED_SNAP_DISINT_MASK     0x00000008U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_STACKED_SNAP_DISINT_SHIFT    3
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_STACKED_SNAP_DISINT_MSB      3
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_STACKED_SNAP_DISINT_LSB      3
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_STACKED_SNAP_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_STACKED_SNAP_DISINT_DEFAULT  0x00000001U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPMC_MAC_DISINT_MASK         0x00000004U
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPMC_MAC_DISINT_SHIFT        2
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPMC_MAC_DISINT_MSB          2
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPMC_MAC_DISINT_LSB          2
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPMC_MAC_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX1_ERR_MASK_IPMC_MAC_DISINT_DEFAULT      0x00000001U

/* field level defines for Device: FE  Register: mi_eindex2_err_mask */
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_IPV4_USR_ADDR_3_DISINT_MASK  0x08000000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_IPV4_USR_ADDR_3_DISINT_SHIFT 27
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_IPV4_USR_ADDR_3_DISINT_MSB   27
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_IPV4_USR_ADDR_3_DISINT_LSB   27
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_IPV4_USR_ADDR_3_DISINT_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_IPV4_USR_ADDR_3_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_IPV4_USR_ADDR_2_DISINT_MASK  0x04000000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_IPV4_USR_ADDR_2_DISINT_SHIFT 26
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_IPV4_USR_ADDR_2_DISINT_MSB   26
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_IPV4_USR_ADDR_2_DISINT_LSB   26
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_IPV4_USR_ADDR_2_DISINT_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_IPV4_USR_ADDR_2_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_IPV4_USR_ADDR_1_DISINT_MASK  0x02000000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_IPV4_USR_ADDR_1_DISINT_SHIFT 25
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_IPV4_USR_ADDR_1_DISINT_MSB   25
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_IPV4_USR_ADDR_1_DISINT_LSB   25
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_IPV4_USR_ADDR_1_DISINT_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_IPV4_USR_ADDR_1_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_IPV4_USR_ADDR_0_DISINT_MASK  0x01000000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_IPV4_USR_ADDR_0_DISINT_SHIFT 24
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_IPV4_USR_ADDR_0_DISINT_MSB   24
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_IPV4_USR_ADDR_0_DISINT_LSB   24
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_IPV4_USR_ADDR_0_DISINT_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_IPV4_USR_ADDR_0_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_11_DISINT_MASK      0x00800000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_11_DISINT_SHIFT     23
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_11_DISINT_MSB       23
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_11_DISINT_LSB       23
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_11_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_11_DISINT_DEFAULT   0x00000001U
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_10_DISINT_MASK      0x00400000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_10_DISINT_SHIFT     22
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_10_DISINT_MSB       22
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_10_DISINT_LSB       22
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_10_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_10_DISINT_DEFAULT   0x00000001U
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_09_DISINT_MASK      0x00200000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_09_DISINT_SHIFT     21
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_09_DISINT_MSB       21
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_09_DISINT_LSB       21
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_09_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_09_DISINT_DEFAULT   0x00000001U
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_08_DISINT_MASK      0x00100000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_08_DISINT_SHIFT     20
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_08_DISINT_MSB       20
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_08_DISINT_LSB       20
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_08_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_08_DISINT_DEFAULT   0x00000001U
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_07_DISINT_MASK      0x00080000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_07_DISINT_SHIFT     19
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_07_DISINT_MSB       19
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_07_DISINT_LSB       19
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_07_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_07_DISINT_DEFAULT   0x00000001U
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_06_DISINT_MASK      0x00040000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_06_DISINT_SHIFT     18
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_06_DISINT_MSB       18
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_06_DISINT_LSB       18
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_06_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_06_DISINT_DEFAULT   0x00000001U
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_05_DISINT_MASK      0x00020000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_05_DISINT_SHIFT     17
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_05_DISINT_MSB       17
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_05_DISINT_LSB       17
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_05_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_05_DISINT_DEFAULT   0x00000001U
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_04_DISINT_MASK      0x00010000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_04_DISINT_SHIFT     16
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_04_DISINT_MSB       16
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_04_DISINT_LSB       16
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_04_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_04_DISINT_DEFAULT   0x00000001U
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_03_DISINT_MASK      0x00008000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_03_DISINT_SHIFT     15
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_03_DISINT_MSB       15
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_03_DISINT_LSB       15
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_03_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_03_DISINT_DEFAULT   0x00000001U
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_02_DISINT_MASK      0x00004000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_02_DISINT_SHIFT     14
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_02_DISINT_MSB       14
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_02_DISINT_LSB       14
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_02_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_02_DISINT_DEFAULT   0x00000001U
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_01_DISINT_MASK      0x00002000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_01_DISINT_SHIFT     13
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_01_DISINT_MSB       13
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_01_DISINT_LSB       13
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_01_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_01_DISINT_DEFAULT   0x00000001U
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_00_DISINT_MASK      0x00001000U
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_00_DISINT_SHIFT     12
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_00_DISINT_MSB       12
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_00_DISINT_LSB       12
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_00_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_EINDEX2_ERR_MASK_USR_TYPE_00_DISINT_DEFAULT   0x00000001U

/* field level defines for Device: FE  Register: mi_random_select */
#define SAND_HAL_FE_MI_RANDOM_SELECT_MI_RANDOM_MASK                  0xffffffffU
#define SAND_HAL_FE_MI_RANDOM_SELECT_MI_RANDOM_SHIFT                 0
#define SAND_HAL_FE_MI_RANDOM_SELECT_MI_RANDOM_MSB                   31
#define SAND_HAL_FE_MI_RANDOM_SELECT_MI_RANDOM_LSB                   0
#define SAND_HAL_FE_MI_RANDOM_SELECT_MI_RANDOM_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_RANDOM_SELECT_MI_RANDOM_DEFAULT               0x00000000U

/* field level defines for Device: FE  Register: mi_enet_vtype */
#define SAND_HAL_FE_MI_ENET_VTYPE_VLANB_PORT_ENB_MASK                0xffff0000U
#define SAND_HAL_FE_MI_ENET_VTYPE_VLANB_PORT_ENB_SHIFT               16
#define SAND_HAL_FE_MI_ENET_VTYPE_VLANB_PORT_ENB_MSB                 31
#define SAND_HAL_FE_MI_ENET_VTYPE_VLANB_PORT_ENB_LSB                 16
#define SAND_HAL_FE_MI_ENET_VTYPE_VLANB_PORT_ENB_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_ENET_VTYPE_VLANB_PORT_ENB_DEFAULT             0x00000000U
#define SAND_HAL_FE_MI_ENET_VTYPE_VLAN_TYPEB_MASK                    0x0000ffffU
#define SAND_HAL_FE_MI_ENET_VTYPE_VLAN_TYPEB_SHIFT                   0
#define SAND_HAL_FE_MI_ENET_VTYPE_VLAN_TYPEB_MSB                     15
#define SAND_HAL_FE_MI_ENET_VTYPE_VLAN_TYPEB_LSB                     0
#define SAND_HAL_FE_MI_ENET_VTYPE_VLAN_TYPEB_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_ENET_VTYPE_VLAN_TYPEB_DEFAULT                 0x00009100U

/* field level defines for Device: FE  Register: mi_ipmc */
#define SAND_HAL_FE_MI_IPMC_IPMC_EXCEPT_MASK                         0x80000000U
#define SAND_HAL_FE_MI_IPMC_IPMC_EXCEPT_SHIFT                        31
#define SAND_HAL_FE_MI_IPMC_IPMC_EXCEPT_MSB                          31
#define SAND_HAL_FE_MI_IPMC_IPMC_EXCEPT_LSB                          31
#define SAND_HAL_FE_MI_IPMC_IPMC_EXCEPT_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_IPMC_IPMC_EXCEPT_DEFAULT                      0x00000000U
#define SAND_HAL_FE_MI_IPMC_IPMC_FWDOP_MASK                          0x03000000U
#define SAND_HAL_FE_MI_IPMC_IPMC_FWDOP_SHIFT                         24
#define SAND_HAL_FE_MI_IPMC_IPMC_FWDOP_MSB                           25
#define SAND_HAL_FE_MI_IPMC_IPMC_FWDOP_LSB                           24
#define SAND_HAL_FE_MI_IPMC_IPMC_FWDOP_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_IPMC_IPMC_FWDOP_DEFAULT                       0x00000000U
#define SAND_HAL_FE_MI_IPMC_IPMC_OUI_MASK                            0x00ffffffU
#define SAND_HAL_FE_MI_IPMC_IPMC_OUI_SHIFT                           0
#define SAND_HAL_FE_MI_IPMC_IPMC_OUI_MSB                             23
#define SAND_HAL_FE_MI_IPMC_IPMC_OUI_LSB                             0
#define SAND_HAL_FE_MI_IPMC_IPMC_OUI_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_MI_IPMC_IPMC_OUI_DEFAULT                         0x0001005eU

/* field level defines for Device: FE  Register: vf_config */
#define SAND_HAL_FE_VF_CONFIG_VF_PKT_PER_EPOCH_MASK                  0x0000001fU
#define SAND_HAL_FE_VF_CONFIG_VF_PKT_PER_EPOCH_SHIFT                 0
#define SAND_HAL_FE_VF_CONFIG_VF_PKT_PER_EPOCH_MSB                   4
#define SAND_HAL_FE_VF_CONFIG_VF_PKT_PER_EPOCH_LSB                   0
#define SAND_HAL_FE_VF_CONFIG_VF_PKT_PER_EPOCH_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_CONFIG_VF_PKT_PER_EPOCH_DEFAULT               0x00000010U

/* field level defines for Device: FE  Register: vf_port0_config */
#define SAND_HAL_FE_VF_PORT0_CONFIG_P0_DROP_ON_FULL_MASK             0x80000000U
#define SAND_HAL_FE_VF_PORT0_CONFIG_P0_DROP_ON_FULL_SHIFT            31
#define SAND_HAL_FE_VF_PORT0_CONFIG_P0_DROP_ON_FULL_MSB              31
#define SAND_HAL_FE_VF_PORT0_CONFIG_P0_DROP_ON_FULL_LSB              31
#define SAND_HAL_FE_VF_PORT0_CONFIG_P0_DROP_ON_FULL_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT0_CONFIG_P0_DROP_ON_FULL_DEFAULT          0x00000000U
#define SAND_HAL_FE_VF_PORT0_CONFIG_P0_MAX_BUFF_MASK                 0x7f000000U
#define SAND_HAL_FE_VF_PORT0_CONFIG_P0_MAX_BUFF_SHIFT                24
#define SAND_HAL_FE_VF_PORT0_CONFIG_P0_MAX_BUFF_MSB                  30
#define SAND_HAL_FE_VF_PORT0_CONFIG_P0_MAX_BUFF_LSB                  24
#define SAND_HAL_FE_VF_PORT0_CONFIG_P0_MAX_BUFF_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT0_CONFIG_P0_MAX_BUFF_DEFAULT              0x00000000U
#define SAND_HAL_FE_VF_PORT0_CONFIG_P0_MIN_BUFF_MASK                 0x007f0000U
#define SAND_HAL_FE_VF_PORT0_CONFIG_P0_MIN_BUFF_SHIFT                16
#define SAND_HAL_FE_VF_PORT0_CONFIG_P0_MIN_BUFF_MSB                  22
#define SAND_HAL_FE_VF_PORT0_CONFIG_P0_MIN_BUFF_LSB                  16
#define SAND_HAL_FE_VF_PORT0_CONFIG_P0_MIN_BUFF_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT0_CONFIG_P0_MIN_BUFF_DEFAULT              0x00000000U
#define SAND_HAL_FE_VF_PORT0_CONFIG_P0_VFF_ENB_MASK                  0x00000001U
#define SAND_HAL_FE_VF_PORT0_CONFIG_P0_VFF_ENB_SHIFT                 0
#define SAND_HAL_FE_VF_PORT0_CONFIG_P0_VFF_ENB_MSB                   0
#define SAND_HAL_FE_VF_PORT0_CONFIG_P0_VFF_ENB_LSB                   0
#define SAND_HAL_FE_VF_PORT0_CONFIG_P0_VFF_ENB_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT0_CONFIG_P0_VFF_ENB_DEFAULT               0x00000000U

/* field level defines for Device: FE  Register: vf_port1_config */
#define SAND_HAL_FE_VF_PORT1_CONFIG_P1_DROP_ON_FULL_MASK             0x80000000U
#define SAND_HAL_FE_VF_PORT1_CONFIG_P1_DROP_ON_FULL_SHIFT            31
#define SAND_HAL_FE_VF_PORT1_CONFIG_P1_DROP_ON_FULL_MSB              31
#define SAND_HAL_FE_VF_PORT1_CONFIG_P1_DROP_ON_FULL_LSB              31
#define SAND_HAL_FE_VF_PORT1_CONFIG_P1_DROP_ON_FULL_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT1_CONFIG_P1_DROP_ON_FULL_DEFAULT          0x00000000U
#define SAND_HAL_FE_VF_PORT1_CONFIG_P1_MAX_BUFF_MASK                 0x7f000000U
#define SAND_HAL_FE_VF_PORT1_CONFIG_P1_MAX_BUFF_SHIFT                24
#define SAND_HAL_FE_VF_PORT1_CONFIG_P1_MAX_BUFF_MSB                  30
#define SAND_HAL_FE_VF_PORT1_CONFIG_P1_MAX_BUFF_LSB                  24
#define SAND_HAL_FE_VF_PORT1_CONFIG_P1_MAX_BUFF_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT1_CONFIG_P1_MAX_BUFF_DEFAULT              0x00000000U
#define SAND_HAL_FE_VF_PORT1_CONFIG_P1_MIN_BUFF_MASK                 0x007f0000U
#define SAND_HAL_FE_VF_PORT1_CONFIG_P1_MIN_BUFF_SHIFT                16
#define SAND_HAL_FE_VF_PORT1_CONFIG_P1_MIN_BUFF_MSB                  22
#define SAND_HAL_FE_VF_PORT1_CONFIG_P1_MIN_BUFF_LSB                  16
#define SAND_HAL_FE_VF_PORT1_CONFIG_P1_MIN_BUFF_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT1_CONFIG_P1_MIN_BUFF_DEFAULT              0x00000000U
#define SAND_HAL_FE_VF_PORT1_CONFIG_P1_VFF_ENB_MASK                  0x00000001U
#define SAND_HAL_FE_VF_PORT1_CONFIG_P1_VFF_ENB_SHIFT                 0
#define SAND_HAL_FE_VF_PORT1_CONFIG_P1_VFF_ENB_MSB                   0
#define SAND_HAL_FE_VF_PORT1_CONFIG_P1_VFF_ENB_LSB                   0
#define SAND_HAL_FE_VF_PORT1_CONFIG_P1_VFF_ENB_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT1_CONFIG_P1_VFF_ENB_DEFAULT               0x00000000U

/* field level defines for Device: FE  Register: vf_port2_config */
#define SAND_HAL_FE_VF_PORT2_CONFIG_P2_DROP_ON_FULL_MASK             0x80000000U
#define SAND_HAL_FE_VF_PORT2_CONFIG_P2_DROP_ON_FULL_SHIFT            31
#define SAND_HAL_FE_VF_PORT2_CONFIG_P2_DROP_ON_FULL_MSB              31
#define SAND_HAL_FE_VF_PORT2_CONFIG_P2_DROP_ON_FULL_LSB              31
#define SAND_HAL_FE_VF_PORT2_CONFIG_P2_DROP_ON_FULL_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT2_CONFIG_P2_DROP_ON_FULL_DEFAULT          0x00000000U
#define SAND_HAL_FE_VF_PORT2_CONFIG_P2_MAX_BUFF_MASK                 0x7f000000U
#define SAND_HAL_FE_VF_PORT2_CONFIG_P2_MAX_BUFF_SHIFT                24
#define SAND_HAL_FE_VF_PORT2_CONFIG_P2_MAX_BUFF_MSB                  30
#define SAND_HAL_FE_VF_PORT2_CONFIG_P2_MAX_BUFF_LSB                  24
#define SAND_HAL_FE_VF_PORT2_CONFIG_P2_MAX_BUFF_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT2_CONFIG_P2_MAX_BUFF_DEFAULT              0x00000000U
#define SAND_HAL_FE_VF_PORT2_CONFIG_P2_MIN_BUFF_MASK                 0x007f0000U
#define SAND_HAL_FE_VF_PORT2_CONFIG_P2_MIN_BUFF_SHIFT                16
#define SAND_HAL_FE_VF_PORT2_CONFIG_P2_MIN_BUFF_MSB                  22
#define SAND_HAL_FE_VF_PORT2_CONFIG_P2_MIN_BUFF_LSB                  16
#define SAND_HAL_FE_VF_PORT2_CONFIG_P2_MIN_BUFF_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT2_CONFIG_P2_MIN_BUFF_DEFAULT              0x00000000U
#define SAND_HAL_FE_VF_PORT2_CONFIG_P2_VFF_ENB_MASK                  0x00000001U
#define SAND_HAL_FE_VF_PORT2_CONFIG_P2_VFF_ENB_SHIFT                 0
#define SAND_HAL_FE_VF_PORT2_CONFIG_P2_VFF_ENB_MSB                   0
#define SAND_HAL_FE_VF_PORT2_CONFIG_P2_VFF_ENB_LSB                   0
#define SAND_HAL_FE_VF_PORT2_CONFIG_P2_VFF_ENB_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT2_CONFIG_P2_VFF_ENB_DEFAULT               0x00000000U

/* field level defines for Device: FE  Register: vf_port3_config */
#define SAND_HAL_FE_VF_PORT3_CONFIG_P3_DROP_ON_FULL_MASK             0x80000000U
#define SAND_HAL_FE_VF_PORT3_CONFIG_P3_DROP_ON_FULL_SHIFT            31
#define SAND_HAL_FE_VF_PORT3_CONFIG_P3_DROP_ON_FULL_MSB              31
#define SAND_HAL_FE_VF_PORT3_CONFIG_P3_DROP_ON_FULL_LSB              31
#define SAND_HAL_FE_VF_PORT3_CONFIG_P3_DROP_ON_FULL_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT3_CONFIG_P3_DROP_ON_FULL_DEFAULT          0x00000000U
#define SAND_HAL_FE_VF_PORT3_CONFIG_P3_MAX_BUFF_MASK                 0x7f000000U
#define SAND_HAL_FE_VF_PORT3_CONFIG_P3_MAX_BUFF_SHIFT                24
#define SAND_HAL_FE_VF_PORT3_CONFIG_P3_MAX_BUFF_MSB                  30
#define SAND_HAL_FE_VF_PORT3_CONFIG_P3_MAX_BUFF_LSB                  24
#define SAND_HAL_FE_VF_PORT3_CONFIG_P3_MAX_BUFF_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT3_CONFIG_P3_MAX_BUFF_DEFAULT              0x00000000U
#define SAND_HAL_FE_VF_PORT3_CONFIG_P3_MIN_BUFF_MASK                 0x007f0000U
#define SAND_HAL_FE_VF_PORT3_CONFIG_P3_MIN_BUFF_SHIFT                16
#define SAND_HAL_FE_VF_PORT3_CONFIG_P3_MIN_BUFF_MSB                  22
#define SAND_HAL_FE_VF_PORT3_CONFIG_P3_MIN_BUFF_LSB                  16
#define SAND_HAL_FE_VF_PORT3_CONFIG_P3_MIN_BUFF_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT3_CONFIG_P3_MIN_BUFF_DEFAULT              0x00000000U
#define SAND_HAL_FE_VF_PORT3_CONFIG_P3_VFF_ENB_MASK                  0x00000001U
#define SAND_HAL_FE_VF_PORT3_CONFIG_P3_VFF_ENB_SHIFT                 0
#define SAND_HAL_FE_VF_PORT3_CONFIG_P3_VFF_ENB_MSB                   0
#define SAND_HAL_FE_VF_PORT3_CONFIG_P3_VFF_ENB_LSB                   0
#define SAND_HAL_FE_VF_PORT3_CONFIG_P3_VFF_ENB_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT3_CONFIG_P3_VFF_ENB_DEFAULT               0x00000000U

/* field level defines for Device: FE  Register: vf_port4_config */
#define SAND_HAL_FE_VF_PORT4_CONFIG_P4_DROP_ON_FULL_MASK             0x80000000U
#define SAND_HAL_FE_VF_PORT4_CONFIG_P4_DROP_ON_FULL_SHIFT            31
#define SAND_HAL_FE_VF_PORT4_CONFIG_P4_DROP_ON_FULL_MSB              31
#define SAND_HAL_FE_VF_PORT4_CONFIG_P4_DROP_ON_FULL_LSB              31
#define SAND_HAL_FE_VF_PORT4_CONFIG_P4_DROP_ON_FULL_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT4_CONFIG_P4_DROP_ON_FULL_DEFAULT          0x00000000U
#define SAND_HAL_FE_VF_PORT4_CONFIG_P4_MAX_BUFF_MASK                 0x7f000000U
#define SAND_HAL_FE_VF_PORT4_CONFIG_P4_MAX_BUFF_SHIFT                24
#define SAND_HAL_FE_VF_PORT4_CONFIG_P4_MAX_BUFF_MSB                  30
#define SAND_HAL_FE_VF_PORT4_CONFIG_P4_MAX_BUFF_LSB                  24
#define SAND_HAL_FE_VF_PORT4_CONFIG_P4_MAX_BUFF_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT4_CONFIG_P4_MAX_BUFF_DEFAULT              0x00000000U
#define SAND_HAL_FE_VF_PORT4_CONFIG_P4_MIN_BUFF_MASK                 0x007f0000U
#define SAND_HAL_FE_VF_PORT4_CONFIG_P4_MIN_BUFF_SHIFT                16
#define SAND_HAL_FE_VF_PORT4_CONFIG_P4_MIN_BUFF_MSB                  22
#define SAND_HAL_FE_VF_PORT4_CONFIG_P4_MIN_BUFF_LSB                  16
#define SAND_HAL_FE_VF_PORT4_CONFIG_P4_MIN_BUFF_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT4_CONFIG_P4_MIN_BUFF_DEFAULT              0x00000000U
#define SAND_HAL_FE_VF_PORT4_CONFIG_P4_VFF_ENB_MASK                  0x00000001U
#define SAND_HAL_FE_VF_PORT4_CONFIG_P4_VFF_ENB_SHIFT                 0
#define SAND_HAL_FE_VF_PORT4_CONFIG_P4_VFF_ENB_MSB                   0
#define SAND_HAL_FE_VF_PORT4_CONFIG_P4_VFF_ENB_LSB                   0
#define SAND_HAL_FE_VF_PORT4_CONFIG_P4_VFF_ENB_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT4_CONFIG_P4_VFF_ENB_DEFAULT               0x00000000U

/* field level defines for Device: FE  Register: vf_port5_config */
#define SAND_HAL_FE_VF_PORT5_CONFIG_P5_DROP_ON_FULL_MASK             0x80000000U
#define SAND_HAL_FE_VF_PORT5_CONFIG_P5_DROP_ON_FULL_SHIFT            31
#define SAND_HAL_FE_VF_PORT5_CONFIG_P5_DROP_ON_FULL_MSB              31
#define SAND_HAL_FE_VF_PORT5_CONFIG_P5_DROP_ON_FULL_LSB              31
#define SAND_HAL_FE_VF_PORT5_CONFIG_P5_DROP_ON_FULL_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT5_CONFIG_P5_DROP_ON_FULL_DEFAULT          0x00000000U
#define SAND_HAL_FE_VF_PORT5_CONFIG_P5_MAX_BUFF_MASK                 0x7f000000U
#define SAND_HAL_FE_VF_PORT5_CONFIG_P5_MAX_BUFF_SHIFT                24
#define SAND_HAL_FE_VF_PORT5_CONFIG_P5_MAX_BUFF_MSB                  30
#define SAND_HAL_FE_VF_PORT5_CONFIG_P5_MAX_BUFF_LSB                  24
#define SAND_HAL_FE_VF_PORT5_CONFIG_P5_MAX_BUFF_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT5_CONFIG_P5_MAX_BUFF_DEFAULT              0x00000000U
#define SAND_HAL_FE_VF_PORT5_CONFIG_P5_MIN_BUFF_MASK                 0x007f0000U
#define SAND_HAL_FE_VF_PORT5_CONFIG_P5_MIN_BUFF_SHIFT                16
#define SAND_HAL_FE_VF_PORT5_CONFIG_P5_MIN_BUFF_MSB                  22
#define SAND_HAL_FE_VF_PORT5_CONFIG_P5_MIN_BUFF_LSB                  16
#define SAND_HAL_FE_VF_PORT5_CONFIG_P5_MIN_BUFF_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT5_CONFIG_P5_MIN_BUFF_DEFAULT              0x00000000U
#define SAND_HAL_FE_VF_PORT5_CONFIG_P5_VFF_ENB_MASK                  0x00000001U
#define SAND_HAL_FE_VF_PORT5_CONFIG_P5_VFF_ENB_SHIFT                 0
#define SAND_HAL_FE_VF_PORT5_CONFIG_P5_VFF_ENB_MSB                   0
#define SAND_HAL_FE_VF_PORT5_CONFIG_P5_VFF_ENB_LSB                   0
#define SAND_HAL_FE_VF_PORT5_CONFIG_P5_VFF_ENB_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT5_CONFIG_P5_VFF_ENB_DEFAULT               0x00000000U

/* field level defines for Device: FE  Register: vf_port6_config */
#define SAND_HAL_FE_VF_PORT6_CONFIG_P6_DROP_ON_FULL_MASK             0x80000000U
#define SAND_HAL_FE_VF_PORT6_CONFIG_P6_DROP_ON_FULL_SHIFT            31
#define SAND_HAL_FE_VF_PORT6_CONFIG_P6_DROP_ON_FULL_MSB              31
#define SAND_HAL_FE_VF_PORT6_CONFIG_P6_DROP_ON_FULL_LSB              31
#define SAND_HAL_FE_VF_PORT6_CONFIG_P6_DROP_ON_FULL_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT6_CONFIG_P6_DROP_ON_FULL_DEFAULT          0x00000000U
#define SAND_HAL_FE_VF_PORT6_CONFIG_P6_MAX_BUFF_MASK                 0x7f000000U
#define SAND_HAL_FE_VF_PORT6_CONFIG_P6_MAX_BUFF_SHIFT                24
#define SAND_HAL_FE_VF_PORT6_CONFIG_P6_MAX_BUFF_MSB                  30
#define SAND_HAL_FE_VF_PORT6_CONFIG_P6_MAX_BUFF_LSB                  24
#define SAND_HAL_FE_VF_PORT6_CONFIG_P6_MAX_BUFF_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT6_CONFIG_P6_MAX_BUFF_DEFAULT              0x00000000U
#define SAND_HAL_FE_VF_PORT6_CONFIG_P6_MIN_BUFF_MASK                 0x007f0000U
#define SAND_HAL_FE_VF_PORT6_CONFIG_P6_MIN_BUFF_SHIFT                16
#define SAND_HAL_FE_VF_PORT6_CONFIG_P6_MIN_BUFF_MSB                  22
#define SAND_HAL_FE_VF_PORT6_CONFIG_P6_MIN_BUFF_LSB                  16
#define SAND_HAL_FE_VF_PORT6_CONFIG_P6_MIN_BUFF_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT6_CONFIG_P6_MIN_BUFF_DEFAULT              0x00000000U
#define SAND_HAL_FE_VF_PORT6_CONFIG_P6_VFF_ENB_MASK                  0x00000001U
#define SAND_HAL_FE_VF_PORT6_CONFIG_P6_VFF_ENB_SHIFT                 0
#define SAND_HAL_FE_VF_PORT6_CONFIG_P6_VFF_ENB_MSB                   0
#define SAND_HAL_FE_VF_PORT6_CONFIG_P6_VFF_ENB_LSB                   0
#define SAND_HAL_FE_VF_PORT6_CONFIG_P6_VFF_ENB_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT6_CONFIG_P6_VFF_ENB_DEFAULT               0x00000000U

/* field level defines for Device: FE  Register: vf_port7_config */
#define SAND_HAL_FE_VF_PORT7_CONFIG_P7_DROP_ON_FULL_MASK             0x80000000U
#define SAND_HAL_FE_VF_PORT7_CONFIG_P7_DROP_ON_FULL_SHIFT            31
#define SAND_HAL_FE_VF_PORT7_CONFIG_P7_DROP_ON_FULL_MSB              31
#define SAND_HAL_FE_VF_PORT7_CONFIG_P7_DROP_ON_FULL_LSB              31
#define SAND_HAL_FE_VF_PORT7_CONFIG_P7_DROP_ON_FULL_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT7_CONFIG_P7_DROP_ON_FULL_DEFAULT          0x00000000U
#define SAND_HAL_FE_VF_PORT7_CONFIG_P7_MAX_BUFF_MASK                 0x7f000000U
#define SAND_HAL_FE_VF_PORT7_CONFIG_P7_MAX_BUFF_SHIFT                24
#define SAND_HAL_FE_VF_PORT7_CONFIG_P7_MAX_BUFF_MSB                  30
#define SAND_HAL_FE_VF_PORT7_CONFIG_P7_MAX_BUFF_LSB                  24
#define SAND_HAL_FE_VF_PORT7_CONFIG_P7_MAX_BUFF_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT7_CONFIG_P7_MAX_BUFF_DEFAULT              0x00000000U
#define SAND_HAL_FE_VF_PORT7_CONFIG_P7_MIN_BUFF_MASK                 0x007f0000U
#define SAND_HAL_FE_VF_PORT7_CONFIG_P7_MIN_BUFF_SHIFT                16
#define SAND_HAL_FE_VF_PORT7_CONFIG_P7_MIN_BUFF_MSB                  22
#define SAND_HAL_FE_VF_PORT7_CONFIG_P7_MIN_BUFF_LSB                  16
#define SAND_HAL_FE_VF_PORT7_CONFIG_P7_MIN_BUFF_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT7_CONFIG_P7_MIN_BUFF_DEFAULT              0x00000000U
#define SAND_HAL_FE_VF_PORT7_CONFIG_P7_VFF_ENB_MASK                  0x00000001U
#define SAND_HAL_FE_VF_PORT7_CONFIG_P7_VFF_ENB_SHIFT                 0
#define SAND_HAL_FE_VF_PORT7_CONFIG_P7_VFF_ENB_MSB                   0
#define SAND_HAL_FE_VF_PORT7_CONFIG_P7_VFF_ENB_LSB                   0
#define SAND_HAL_FE_VF_PORT7_CONFIG_P7_VFF_ENB_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT7_CONFIG_P7_VFF_ENB_DEFAULT               0x00000000U

/* field level defines for Device: FE  Register: vf_port8_config */
#define SAND_HAL_FE_VF_PORT8_CONFIG_P8_DROP_ON_FULL_MASK             0x80000000U
#define SAND_HAL_FE_VF_PORT8_CONFIG_P8_DROP_ON_FULL_SHIFT            31
#define SAND_HAL_FE_VF_PORT8_CONFIG_P8_DROP_ON_FULL_MSB              31
#define SAND_HAL_FE_VF_PORT8_CONFIG_P8_DROP_ON_FULL_LSB              31
#define SAND_HAL_FE_VF_PORT8_CONFIG_P8_DROP_ON_FULL_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT8_CONFIG_P8_DROP_ON_FULL_DEFAULT          0x00000000U
#define SAND_HAL_FE_VF_PORT8_CONFIG_P8_MAX_BUFF_MASK                 0x7f000000U
#define SAND_HAL_FE_VF_PORT8_CONFIG_P8_MAX_BUFF_SHIFT                24
#define SAND_HAL_FE_VF_PORT8_CONFIG_P8_MAX_BUFF_MSB                  30
#define SAND_HAL_FE_VF_PORT8_CONFIG_P8_MAX_BUFF_LSB                  24
#define SAND_HAL_FE_VF_PORT8_CONFIG_P8_MAX_BUFF_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT8_CONFIG_P8_MAX_BUFF_DEFAULT              0x00000000U
#define SAND_HAL_FE_VF_PORT8_CONFIG_P8_MIN_BUFF_MASK                 0x007f0000U
#define SAND_HAL_FE_VF_PORT8_CONFIG_P8_MIN_BUFF_SHIFT                16
#define SAND_HAL_FE_VF_PORT8_CONFIG_P8_MIN_BUFF_MSB                  22
#define SAND_HAL_FE_VF_PORT8_CONFIG_P8_MIN_BUFF_LSB                  16
#define SAND_HAL_FE_VF_PORT8_CONFIG_P8_MIN_BUFF_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT8_CONFIG_P8_MIN_BUFF_DEFAULT              0x00000000U
#define SAND_HAL_FE_VF_PORT8_CONFIG_P8_VFF_ENB_MASK                  0x00000001U
#define SAND_HAL_FE_VF_PORT8_CONFIG_P8_VFF_ENB_SHIFT                 0
#define SAND_HAL_FE_VF_PORT8_CONFIG_P8_VFF_ENB_MSB                   0
#define SAND_HAL_FE_VF_PORT8_CONFIG_P8_VFF_ENB_LSB                   0
#define SAND_HAL_FE_VF_PORT8_CONFIG_P8_VFF_ENB_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT8_CONFIG_P8_VFF_ENB_DEFAULT               0x00000000U

/* field level defines for Device: FE  Register: vf_port9_config */
#define SAND_HAL_FE_VF_PORT9_CONFIG_P9_DROP_ON_FULL_MASK             0x80000000U
#define SAND_HAL_FE_VF_PORT9_CONFIG_P9_DROP_ON_FULL_SHIFT            31
#define SAND_HAL_FE_VF_PORT9_CONFIG_P9_DROP_ON_FULL_MSB              31
#define SAND_HAL_FE_VF_PORT9_CONFIG_P9_DROP_ON_FULL_LSB              31
#define SAND_HAL_FE_VF_PORT9_CONFIG_P9_DROP_ON_FULL_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT9_CONFIG_P9_DROP_ON_FULL_DEFAULT          0x00000000U
#define SAND_HAL_FE_VF_PORT9_CONFIG_P9_MAX_BUFF_MASK                 0x7f000000U
#define SAND_HAL_FE_VF_PORT9_CONFIG_P9_MAX_BUFF_SHIFT                24
#define SAND_HAL_FE_VF_PORT9_CONFIG_P9_MAX_BUFF_MSB                  30
#define SAND_HAL_FE_VF_PORT9_CONFIG_P9_MAX_BUFF_LSB                  24
#define SAND_HAL_FE_VF_PORT9_CONFIG_P9_MAX_BUFF_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT9_CONFIG_P9_MAX_BUFF_DEFAULT              0x00000000U
#define SAND_HAL_FE_VF_PORT9_CONFIG_P9_MIN_BUFF_MASK                 0x007f0000U
#define SAND_HAL_FE_VF_PORT9_CONFIG_P9_MIN_BUFF_SHIFT                16
#define SAND_HAL_FE_VF_PORT9_CONFIG_P9_MIN_BUFF_MSB                  22
#define SAND_HAL_FE_VF_PORT9_CONFIG_P9_MIN_BUFF_LSB                  16
#define SAND_HAL_FE_VF_PORT9_CONFIG_P9_MIN_BUFF_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT9_CONFIG_P9_MIN_BUFF_DEFAULT              0x00000000U
#define SAND_HAL_FE_VF_PORT9_CONFIG_P9_VFF_ENB_MASK                  0x00000001U
#define SAND_HAL_FE_VF_PORT9_CONFIG_P9_VFF_ENB_SHIFT                 0
#define SAND_HAL_FE_VF_PORT9_CONFIG_P9_VFF_ENB_MSB                   0
#define SAND_HAL_FE_VF_PORT9_CONFIG_P9_VFF_ENB_LSB                   0
#define SAND_HAL_FE_VF_PORT9_CONFIG_P9_VFF_ENB_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT9_CONFIG_P9_VFF_ENB_DEFAULT               0x00000000U

/* field level defines for Device: FE  Register: vf_port10_config */
#define SAND_HAL_FE_VF_PORT10_CONFIG_P10_DROP_ON_FULL_MASK           0x80000000U
#define SAND_HAL_FE_VF_PORT10_CONFIG_P10_DROP_ON_FULL_SHIFT          31
#define SAND_HAL_FE_VF_PORT10_CONFIG_P10_DROP_ON_FULL_MSB            31
#define SAND_HAL_FE_VF_PORT10_CONFIG_P10_DROP_ON_FULL_LSB            31
#define SAND_HAL_FE_VF_PORT10_CONFIG_P10_DROP_ON_FULL_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT10_CONFIG_P10_DROP_ON_FULL_DEFAULT        0x00000000U
#define SAND_HAL_FE_VF_PORT10_CONFIG_P10_MAX_BUFF_MASK               0x7f000000U
#define SAND_HAL_FE_VF_PORT10_CONFIG_P10_MAX_BUFF_SHIFT              24
#define SAND_HAL_FE_VF_PORT10_CONFIG_P10_MAX_BUFF_MSB                30
#define SAND_HAL_FE_VF_PORT10_CONFIG_P10_MAX_BUFF_LSB                24
#define SAND_HAL_FE_VF_PORT10_CONFIG_P10_MAX_BUFF_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT10_CONFIG_P10_MAX_BUFF_DEFAULT            0x00000000U
#define SAND_HAL_FE_VF_PORT10_CONFIG_P10_MIN_BUFF_MASK               0x007f0000U
#define SAND_HAL_FE_VF_PORT10_CONFIG_P10_MIN_BUFF_SHIFT              16
#define SAND_HAL_FE_VF_PORT10_CONFIG_P10_MIN_BUFF_MSB                22
#define SAND_HAL_FE_VF_PORT10_CONFIG_P10_MIN_BUFF_LSB                16
#define SAND_HAL_FE_VF_PORT10_CONFIG_P10_MIN_BUFF_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT10_CONFIG_P10_MIN_BUFF_DEFAULT            0x00000000U
#define SAND_HAL_FE_VF_PORT10_CONFIG_P10_VFF_ENB_MASK                0x00000001U
#define SAND_HAL_FE_VF_PORT10_CONFIG_P10_VFF_ENB_SHIFT               0
#define SAND_HAL_FE_VF_PORT10_CONFIG_P10_VFF_ENB_MSB                 0
#define SAND_HAL_FE_VF_PORT10_CONFIG_P10_VFF_ENB_LSB                 0
#define SAND_HAL_FE_VF_PORT10_CONFIG_P10_VFF_ENB_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT10_CONFIG_P10_VFF_ENB_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: vf_port11_config */
#define SAND_HAL_FE_VF_PORT11_CONFIG_P11_DROP_ON_FULL_MASK           0x80000000U
#define SAND_HAL_FE_VF_PORT11_CONFIG_P11_DROP_ON_FULL_SHIFT          31
#define SAND_HAL_FE_VF_PORT11_CONFIG_P11_DROP_ON_FULL_MSB            31
#define SAND_HAL_FE_VF_PORT11_CONFIG_P11_DROP_ON_FULL_LSB            31
#define SAND_HAL_FE_VF_PORT11_CONFIG_P11_DROP_ON_FULL_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT11_CONFIG_P11_DROP_ON_FULL_DEFAULT        0x00000000U
#define SAND_HAL_FE_VF_PORT11_CONFIG_P11_MAX_BUFF_MASK               0x7f000000U
#define SAND_HAL_FE_VF_PORT11_CONFIG_P11_MAX_BUFF_SHIFT              24
#define SAND_HAL_FE_VF_PORT11_CONFIG_P11_MAX_BUFF_MSB                30
#define SAND_HAL_FE_VF_PORT11_CONFIG_P11_MAX_BUFF_LSB                24
#define SAND_HAL_FE_VF_PORT11_CONFIG_P11_MAX_BUFF_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT11_CONFIG_P11_MAX_BUFF_DEFAULT            0x00000000U
#define SAND_HAL_FE_VF_PORT11_CONFIG_P11_MIN_BUFF_MASK               0x007f0000U
#define SAND_HAL_FE_VF_PORT11_CONFIG_P11_MIN_BUFF_SHIFT              16
#define SAND_HAL_FE_VF_PORT11_CONFIG_P11_MIN_BUFF_MSB                22
#define SAND_HAL_FE_VF_PORT11_CONFIG_P11_MIN_BUFF_LSB                16
#define SAND_HAL_FE_VF_PORT11_CONFIG_P11_MIN_BUFF_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT11_CONFIG_P11_MIN_BUFF_DEFAULT            0x00000000U
#define SAND_HAL_FE_VF_PORT11_CONFIG_P11_VFF_ENB_MASK                0x00000001U
#define SAND_HAL_FE_VF_PORT11_CONFIG_P11_VFF_ENB_SHIFT               0
#define SAND_HAL_FE_VF_PORT11_CONFIG_P11_VFF_ENB_MSB                 0
#define SAND_HAL_FE_VF_PORT11_CONFIG_P11_VFF_ENB_LSB                 0
#define SAND_HAL_FE_VF_PORT11_CONFIG_P11_VFF_ENB_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT11_CONFIG_P11_VFF_ENB_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: vf_port12_config */
#define SAND_HAL_FE_VF_PORT12_CONFIG_P12_DROP_ON_FULL_MASK           0x80000000U
#define SAND_HAL_FE_VF_PORT12_CONFIG_P12_DROP_ON_FULL_SHIFT          31
#define SAND_HAL_FE_VF_PORT12_CONFIG_P12_DROP_ON_FULL_MSB            31
#define SAND_HAL_FE_VF_PORT12_CONFIG_P12_DROP_ON_FULL_LSB            31
#define SAND_HAL_FE_VF_PORT12_CONFIG_P12_DROP_ON_FULL_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT12_CONFIG_P12_DROP_ON_FULL_DEFAULT        0x00000000U
#define SAND_HAL_FE_VF_PORT12_CONFIG_P12_MAX_BUFF_MASK               0x7f000000U
#define SAND_HAL_FE_VF_PORT12_CONFIG_P12_MAX_BUFF_SHIFT              24
#define SAND_HAL_FE_VF_PORT12_CONFIG_P12_MAX_BUFF_MSB                30
#define SAND_HAL_FE_VF_PORT12_CONFIG_P12_MAX_BUFF_LSB                24
#define SAND_HAL_FE_VF_PORT12_CONFIG_P12_MAX_BUFF_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT12_CONFIG_P12_MAX_BUFF_DEFAULT            0x00000000U
#define SAND_HAL_FE_VF_PORT12_CONFIG_P12_MIN_BUFF_MASK               0x007f0000U
#define SAND_HAL_FE_VF_PORT12_CONFIG_P12_MIN_BUFF_SHIFT              16
#define SAND_HAL_FE_VF_PORT12_CONFIG_P12_MIN_BUFF_MSB                22
#define SAND_HAL_FE_VF_PORT12_CONFIG_P12_MIN_BUFF_LSB                16
#define SAND_HAL_FE_VF_PORT12_CONFIG_P12_MIN_BUFF_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT12_CONFIG_P12_MIN_BUFF_DEFAULT            0x00000000U
#define SAND_HAL_FE_VF_PORT12_CONFIG_P12_VFF_ENB_MASK                0x00000001U
#define SAND_HAL_FE_VF_PORT12_CONFIG_P12_VFF_ENB_SHIFT               0
#define SAND_HAL_FE_VF_PORT12_CONFIG_P12_VFF_ENB_MSB                 0
#define SAND_HAL_FE_VF_PORT12_CONFIG_P12_VFF_ENB_LSB                 0
#define SAND_HAL_FE_VF_PORT12_CONFIG_P12_VFF_ENB_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT12_CONFIG_P12_VFF_ENB_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: vf_port13_config */
#define SAND_HAL_FE_VF_PORT13_CONFIG_P13_DROP_ON_FULL_MASK           0x80000000U
#define SAND_HAL_FE_VF_PORT13_CONFIG_P13_DROP_ON_FULL_SHIFT          31
#define SAND_HAL_FE_VF_PORT13_CONFIG_P13_DROP_ON_FULL_MSB            31
#define SAND_HAL_FE_VF_PORT13_CONFIG_P13_DROP_ON_FULL_LSB            31
#define SAND_HAL_FE_VF_PORT13_CONFIG_P13_DROP_ON_FULL_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT13_CONFIG_P13_DROP_ON_FULL_DEFAULT        0x00000000U
#define SAND_HAL_FE_VF_PORT13_CONFIG_P13_MAX_BUFF_MASK               0x7f000000U
#define SAND_HAL_FE_VF_PORT13_CONFIG_P13_MAX_BUFF_SHIFT              24
#define SAND_HAL_FE_VF_PORT13_CONFIG_P13_MAX_BUFF_MSB                30
#define SAND_HAL_FE_VF_PORT13_CONFIG_P13_MAX_BUFF_LSB                24
#define SAND_HAL_FE_VF_PORT13_CONFIG_P13_MAX_BUFF_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT13_CONFIG_P13_MAX_BUFF_DEFAULT            0x00000000U
#define SAND_HAL_FE_VF_PORT13_CONFIG_P13_MIN_BUFF_MASK               0x007f0000U
#define SAND_HAL_FE_VF_PORT13_CONFIG_P13_MIN_BUFF_SHIFT              16
#define SAND_HAL_FE_VF_PORT13_CONFIG_P13_MIN_BUFF_MSB                22
#define SAND_HAL_FE_VF_PORT13_CONFIG_P13_MIN_BUFF_LSB                16
#define SAND_HAL_FE_VF_PORT13_CONFIG_P13_MIN_BUFF_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT13_CONFIG_P13_MIN_BUFF_DEFAULT            0x00000000U
#define SAND_HAL_FE_VF_PORT13_CONFIG_P13_VFF_ENB_MASK                0x00000001U
#define SAND_HAL_FE_VF_PORT13_CONFIG_P13_VFF_ENB_SHIFT               0
#define SAND_HAL_FE_VF_PORT13_CONFIG_P13_VFF_ENB_MSB                 0
#define SAND_HAL_FE_VF_PORT13_CONFIG_P13_VFF_ENB_LSB                 0
#define SAND_HAL_FE_VF_PORT13_CONFIG_P13_VFF_ENB_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT13_CONFIG_P13_VFF_ENB_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: vf_port14_config */
#define SAND_HAL_FE_VF_PORT14_CONFIG_P14_DROP_ON_FULL_MASK           0x80000000U
#define SAND_HAL_FE_VF_PORT14_CONFIG_P14_DROP_ON_FULL_SHIFT          31
#define SAND_HAL_FE_VF_PORT14_CONFIG_P14_DROP_ON_FULL_MSB            31
#define SAND_HAL_FE_VF_PORT14_CONFIG_P14_DROP_ON_FULL_LSB            31
#define SAND_HAL_FE_VF_PORT14_CONFIG_P14_DROP_ON_FULL_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT14_CONFIG_P14_DROP_ON_FULL_DEFAULT        0x00000000U
#define SAND_HAL_FE_VF_PORT14_CONFIG_P14_MAX_BUFF_MASK               0x7f000000U
#define SAND_HAL_FE_VF_PORT14_CONFIG_P14_MAX_BUFF_SHIFT              24
#define SAND_HAL_FE_VF_PORT14_CONFIG_P14_MAX_BUFF_MSB                30
#define SAND_HAL_FE_VF_PORT14_CONFIG_P14_MAX_BUFF_LSB                24
#define SAND_HAL_FE_VF_PORT14_CONFIG_P14_MAX_BUFF_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT14_CONFIG_P14_MAX_BUFF_DEFAULT            0x00000000U
#define SAND_HAL_FE_VF_PORT14_CONFIG_P14_MIN_BUFF_MASK               0x007f0000U
#define SAND_HAL_FE_VF_PORT14_CONFIG_P14_MIN_BUFF_SHIFT              16
#define SAND_HAL_FE_VF_PORT14_CONFIG_P14_MIN_BUFF_MSB                22
#define SAND_HAL_FE_VF_PORT14_CONFIG_P14_MIN_BUFF_LSB                16
#define SAND_HAL_FE_VF_PORT14_CONFIG_P14_MIN_BUFF_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT14_CONFIG_P14_MIN_BUFF_DEFAULT            0x00000000U
#define SAND_HAL_FE_VF_PORT14_CONFIG_P14_VFF_ENB_MASK                0x00000001U
#define SAND_HAL_FE_VF_PORT14_CONFIG_P14_VFF_ENB_SHIFT               0
#define SAND_HAL_FE_VF_PORT14_CONFIG_P14_VFF_ENB_MSB                 0
#define SAND_HAL_FE_VF_PORT14_CONFIG_P14_VFF_ENB_LSB                 0
#define SAND_HAL_FE_VF_PORT14_CONFIG_P14_VFF_ENB_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT14_CONFIG_P14_VFF_ENB_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: vf_port15_config */
#define SAND_HAL_FE_VF_PORT15_CONFIG_P15_DROP_ON_FULL_MASK           0x80000000U
#define SAND_HAL_FE_VF_PORT15_CONFIG_P15_DROP_ON_FULL_SHIFT          31
#define SAND_HAL_FE_VF_PORT15_CONFIG_P15_DROP_ON_FULL_MSB            31
#define SAND_HAL_FE_VF_PORT15_CONFIG_P15_DROP_ON_FULL_LSB            31
#define SAND_HAL_FE_VF_PORT15_CONFIG_P15_DROP_ON_FULL_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT15_CONFIG_P15_DROP_ON_FULL_DEFAULT        0x00000000U
#define SAND_HAL_FE_VF_PORT15_CONFIG_P15_MAX_BUFF_MASK               0x7f000000U
#define SAND_HAL_FE_VF_PORT15_CONFIG_P15_MAX_BUFF_SHIFT              24
#define SAND_HAL_FE_VF_PORT15_CONFIG_P15_MAX_BUFF_MSB                30
#define SAND_HAL_FE_VF_PORT15_CONFIG_P15_MAX_BUFF_LSB                24
#define SAND_HAL_FE_VF_PORT15_CONFIG_P15_MAX_BUFF_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT15_CONFIG_P15_MAX_BUFF_DEFAULT            0x00000000U
#define SAND_HAL_FE_VF_PORT15_CONFIG_P15_MIN_BUFF_MASK               0x007f0000U
#define SAND_HAL_FE_VF_PORT15_CONFIG_P15_MIN_BUFF_SHIFT              16
#define SAND_HAL_FE_VF_PORT15_CONFIG_P15_MIN_BUFF_MSB                22
#define SAND_HAL_FE_VF_PORT15_CONFIG_P15_MIN_BUFF_LSB                16
#define SAND_HAL_FE_VF_PORT15_CONFIG_P15_MIN_BUFF_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT15_CONFIG_P15_MIN_BUFF_DEFAULT            0x00000000U
#define SAND_HAL_FE_VF_PORT15_CONFIG_P15_VFF_ENB_MASK                0x00000001U
#define SAND_HAL_FE_VF_PORT15_CONFIG_P15_VFF_ENB_SHIFT               0
#define SAND_HAL_FE_VF_PORT15_CONFIG_P15_VFF_ENB_MSB                 0
#define SAND_HAL_FE_VF_PORT15_CONFIG_P15_VFF_ENB_LSB                 0
#define SAND_HAL_FE_VF_PORT15_CONFIG_P15_VFF_ENB_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT15_CONFIG_P15_VFF_ENB_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: vf_p0ovfl_frm_cnt */
#define SAND_HAL_FE_VF_P0OVFL_FRM_CNT_P0_OVFL_FRM_CNT_MASK           0x0fffffffU
#define SAND_HAL_FE_VF_P0OVFL_FRM_CNT_P0_OVFL_FRM_CNT_SHIFT          0
#define SAND_HAL_FE_VF_P0OVFL_FRM_CNT_P0_OVFL_FRM_CNT_MSB            27
#define SAND_HAL_FE_VF_P0OVFL_FRM_CNT_P0_OVFL_FRM_CNT_LSB            0
#define SAND_HAL_FE_VF_P0OVFL_FRM_CNT_P0_OVFL_FRM_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_VF_P0OVFL_FRM_CNT_P0_OVFL_FRM_CNT_DEFAULT        0x00000000U

/* field level defines for Device: FE  Register: vf_p1ovfl_frm_cnt */
#define SAND_HAL_FE_VF_P1OVFL_FRM_CNT_P1_OVFL_FRM_CNT_MASK           0x0fffffffU
#define SAND_HAL_FE_VF_P1OVFL_FRM_CNT_P1_OVFL_FRM_CNT_SHIFT          0
#define SAND_HAL_FE_VF_P1OVFL_FRM_CNT_P1_OVFL_FRM_CNT_MSB            27
#define SAND_HAL_FE_VF_P1OVFL_FRM_CNT_P1_OVFL_FRM_CNT_LSB            0
#define SAND_HAL_FE_VF_P1OVFL_FRM_CNT_P1_OVFL_FRM_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_VF_P1OVFL_FRM_CNT_P1_OVFL_FRM_CNT_DEFAULT        0x00000000U

/* field level defines for Device: FE  Register: vf_p2ovfl_frm_cnt */
#define SAND_HAL_FE_VF_P2OVFL_FRM_CNT_P2_OVFL_FRM_CNT_MASK           0x0fffffffU
#define SAND_HAL_FE_VF_P2OVFL_FRM_CNT_P2_OVFL_FRM_CNT_SHIFT          0
#define SAND_HAL_FE_VF_P2OVFL_FRM_CNT_P2_OVFL_FRM_CNT_MSB            27
#define SAND_HAL_FE_VF_P2OVFL_FRM_CNT_P2_OVFL_FRM_CNT_LSB            0
#define SAND_HAL_FE_VF_P2OVFL_FRM_CNT_P2_OVFL_FRM_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_VF_P2OVFL_FRM_CNT_P2_OVFL_FRM_CNT_DEFAULT        0x00000000U

/* field level defines for Device: FE  Register: vf_p3ovfl_frm_cnt */
#define SAND_HAL_FE_VF_P3OVFL_FRM_CNT_P3_OVFL_FRM_CNT_MASK           0x0fffffffU
#define SAND_HAL_FE_VF_P3OVFL_FRM_CNT_P3_OVFL_FRM_CNT_SHIFT          0
#define SAND_HAL_FE_VF_P3OVFL_FRM_CNT_P3_OVFL_FRM_CNT_MSB            27
#define SAND_HAL_FE_VF_P3OVFL_FRM_CNT_P3_OVFL_FRM_CNT_LSB            0
#define SAND_HAL_FE_VF_P3OVFL_FRM_CNT_P3_OVFL_FRM_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_VF_P3OVFL_FRM_CNT_P3_OVFL_FRM_CNT_DEFAULT        0x00000000U

/* field level defines for Device: FE  Register: vf_p4ovfl_frm_cnt */
#define SAND_HAL_FE_VF_P4OVFL_FRM_CNT_P4_OVFL_FRM_CNT_MASK           0x0fffffffU
#define SAND_HAL_FE_VF_P4OVFL_FRM_CNT_P4_OVFL_FRM_CNT_SHIFT          0
#define SAND_HAL_FE_VF_P4OVFL_FRM_CNT_P4_OVFL_FRM_CNT_MSB            27
#define SAND_HAL_FE_VF_P4OVFL_FRM_CNT_P4_OVFL_FRM_CNT_LSB            0
#define SAND_HAL_FE_VF_P4OVFL_FRM_CNT_P4_OVFL_FRM_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_VF_P4OVFL_FRM_CNT_P4_OVFL_FRM_CNT_DEFAULT        0x00000000U

/* field level defines for Device: FE  Register: vf_p5ovfl_frm_cnt */
#define SAND_HAL_FE_VF_P5OVFL_FRM_CNT_P5_OVFL_FRM_CNT_MASK           0x0fffffffU
#define SAND_HAL_FE_VF_P5OVFL_FRM_CNT_P5_OVFL_FRM_CNT_SHIFT          0
#define SAND_HAL_FE_VF_P5OVFL_FRM_CNT_P5_OVFL_FRM_CNT_MSB            27
#define SAND_HAL_FE_VF_P5OVFL_FRM_CNT_P5_OVFL_FRM_CNT_LSB            0
#define SAND_HAL_FE_VF_P5OVFL_FRM_CNT_P5_OVFL_FRM_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_VF_P5OVFL_FRM_CNT_P5_OVFL_FRM_CNT_DEFAULT        0x00000000U

/* field level defines for Device: FE  Register: vf_p6ovfl_frm_cnt */
#define SAND_HAL_FE_VF_P6OVFL_FRM_CNT_P6_OVFL_FRM_CNT_MASK           0x0fffffffU
#define SAND_HAL_FE_VF_P6OVFL_FRM_CNT_P6_OVFL_FRM_CNT_SHIFT          0
#define SAND_HAL_FE_VF_P6OVFL_FRM_CNT_P6_OVFL_FRM_CNT_MSB            27
#define SAND_HAL_FE_VF_P6OVFL_FRM_CNT_P6_OVFL_FRM_CNT_LSB            0
#define SAND_HAL_FE_VF_P6OVFL_FRM_CNT_P6_OVFL_FRM_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_VF_P6OVFL_FRM_CNT_P6_OVFL_FRM_CNT_DEFAULT        0x00000000U

/* field level defines for Device: FE  Register: vf_p7ovfl_frm_cnt */
#define SAND_HAL_FE_VF_P7OVFL_FRM_CNT_P7_OVFL_FRM_CNT_MASK           0x0fffffffU
#define SAND_HAL_FE_VF_P7OVFL_FRM_CNT_P7_OVFL_FRM_CNT_SHIFT          0
#define SAND_HAL_FE_VF_P7OVFL_FRM_CNT_P7_OVFL_FRM_CNT_MSB            27
#define SAND_HAL_FE_VF_P7OVFL_FRM_CNT_P7_OVFL_FRM_CNT_LSB            0
#define SAND_HAL_FE_VF_P7OVFL_FRM_CNT_P7_OVFL_FRM_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_VF_P7OVFL_FRM_CNT_P7_OVFL_FRM_CNT_DEFAULT        0x00000000U

/* field level defines for Device: FE  Register: vf_p8ovfl_frm_cnt */
#define SAND_HAL_FE_VF_P8OVFL_FRM_CNT_P8_OVFL_FRM_CNT_MASK           0x0fffffffU
#define SAND_HAL_FE_VF_P8OVFL_FRM_CNT_P8_OVFL_FRM_CNT_SHIFT          0
#define SAND_HAL_FE_VF_P8OVFL_FRM_CNT_P8_OVFL_FRM_CNT_MSB            27
#define SAND_HAL_FE_VF_P8OVFL_FRM_CNT_P8_OVFL_FRM_CNT_LSB            0
#define SAND_HAL_FE_VF_P8OVFL_FRM_CNT_P8_OVFL_FRM_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_VF_P8OVFL_FRM_CNT_P8_OVFL_FRM_CNT_DEFAULT        0x00000000U

/* field level defines for Device: FE  Register: vf_p9ovfl_frm_cnt */
#define SAND_HAL_FE_VF_P9OVFL_FRM_CNT_P9_OVFL_FRM_CNT_MASK           0x0fffffffU
#define SAND_HAL_FE_VF_P9OVFL_FRM_CNT_P9_OVFL_FRM_CNT_SHIFT          0
#define SAND_HAL_FE_VF_P9OVFL_FRM_CNT_P9_OVFL_FRM_CNT_MSB            27
#define SAND_HAL_FE_VF_P9OVFL_FRM_CNT_P9_OVFL_FRM_CNT_LSB            0
#define SAND_HAL_FE_VF_P9OVFL_FRM_CNT_P9_OVFL_FRM_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_VF_P9OVFL_FRM_CNT_P9_OVFL_FRM_CNT_DEFAULT        0x00000000U

/* field level defines for Device: FE  Register: vf_p10ovfl_frm_cnt */
#define SAND_HAL_FE_VF_P10OVFL_FRM_CNT_P10_OVFL_FRM_CNT_MASK         0x0fffffffU
#define SAND_HAL_FE_VF_P10OVFL_FRM_CNT_P10_OVFL_FRM_CNT_SHIFT        0
#define SAND_HAL_FE_VF_P10OVFL_FRM_CNT_P10_OVFL_FRM_CNT_MSB          27
#define SAND_HAL_FE_VF_P10OVFL_FRM_CNT_P10_OVFL_FRM_CNT_LSB          0
#define SAND_HAL_FE_VF_P10OVFL_FRM_CNT_P10_OVFL_FRM_CNT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_VF_P10OVFL_FRM_CNT_P10_OVFL_FRM_CNT_DEFAULT      0x00000000U

/* field level defines for Device: FE  Register: vf_p11ovfl_frm_cnt */
#define SAND_HAL_FE_VF_P11OVFL_FRM_CNT_P11_OVFL_FRM_CNT_MASK         0x0fffffffU
#define SAND_HAL_FE_VF_P11OVFL_FRM_CNT_P11_OVFL_FRM_CNT_SHIFT        0
#define SAND_HAL_FE_VF_P11OVFL_FRM_CNT_P11_OVFL_FRM_CNT_MSB          27
#define SAND_HAL_FE_VF_P11OVFL_FRM_CNT_P11_OVFL_FRM_CNT_LSB          0
#define SAND_HAL_FE_VF_P11OVFL_FRM_CNT_P11_OVFL_FRM_CNT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_VF_P11OVFL_FRM_CNT_P11_OVFL_FRM_CNT_DEFAULT      0x00000000U

/* field level defines for Device: FE  Register: vf_p12ovfl_frm_cnt */
#define SAND_HAL_FE_VF_P12OVFL_FRM_CNT_P12_OVFL_FRM_CNT_MASK         0x0fffffffU
#define SAND_HAL_FE_VF_P12OVFL_FRM_CNT_P12_OVFL_FRM_CNT_SHIFT        0
#define SAND_HAL_FE_VF_P12OVFL_FRM_CNT_P12_OVFL_FRM_CNT_MSB          27
#define SAND_HAL_FE_VF_P12OVFL_FRM_CNT_P12_OVFL_FRM_CNT_LSB          0
#define SAND_HAL_FE_VF_P12OVFL_FRM_CNT_P12_OVFL_FRM_CNT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_VF_P12OVFL_FRM_CNT_P12_OVFL_FRM_CNT_DEFAULT      0x00000000U

/* field level defines for Device: FE  Register: vf_p13ovfl_frm_cnt */
#define SAND_HAL_FE_VF_P13OVFL_FRM_CNT_P13_OVFL_FRM_CNT_MASK         0x0fffffffU
#define SAND_HAL_FE_VF_P13OVFL_FRM_CNT_P13_OVFL_FRM_CNT_SHIFT        0
#define SAND_HAL_FE_VF_P13OVFL_FRM_CNT_P13_OVFL_FRM_CNT_MSB          27
#define SAND_HAL_FE_VF_P13OVFL_FRM_CNT_P13_OVFL_FRM_CNT_LSB          0
#define SAND_HAL_FE_VF_P13OVFL_FRM_CNT_P13_OVFL_FRM_CNT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_VF_P13OVFL_FRM_CNT_P13_OVFL_FRM_CNT_DEFAULT      0x00000000U

/* field level defines for Device: FE  Register: vf_p14ovfl_frm_cnt */
#define SAND_HAL_FE_VF_P14OVFL_FRM_CNT_P14_OVFL_FRM_CNT_MASK         0x0fffffffU
#define SAND_HAL_FE_VF_P14OVFL_FRM_CNT_P14_OVFL_FRM_CNT_SHIFT        0
#define SAND_HAL_FE_VF_P14OVFL_FRM_CNT_P14_OVFL_FRM_CNT_MSB          27
#define SAND_HAL_FE_VF_P14OVFL_FRM_CNT_P14_OVFL_FRM_CNT_LSB          0
#define SAND_HAL_FE_VF_P14OVFL_FRM_CNT_P14_OVFL_FRM_CNT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_VF_P14OVFL_FRM_CNT_P14_OVFL_FRM_CNT_DEFAULT      0x00000000U

/* field level defines for Device: FE  Register: vf_p15ovfl_frm_cnt */
#define SAND_HAL_FE_VF_P15OVFL_FRM_CNT_P15_OVFL_FRM_CNT_MASK         0x0fffffffU
#define SAND_HAL_FE_VF_P15OVFL_FRM_CNT_P15_OVFL_FRM_CNT_SHIFT        0
#define SAND_HAL_FE_VF_P15OVFL_FRM_CNT_P15_OVFL_FRM_CNT_MSB          27
#define SAND_HAL_FE_VF_P15OVFL_FRM_CNT_P15_OVFL_FRM_CNT_LSB          0
#define SAND_HAL_FE_VF_P15OVFL_FRM_CNT_P15_OVFL_FRM_CNT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_VF_P15OVFL_FRM_CNT_P15_OVFL_FRM_CNT_DEFAULT      0x00000000U

/* field level defines for Device: FE  Register: vf_error */
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P15_MASK                         0x00008000U
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P15_SHIFT                        15
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P15_MSB                          15
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P15_LSB                          15
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P15_TYPE                         (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P15_DEFAULT                      0x00000000U
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P14_MASK                         0x00004000U
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P14_SHIFT                        14
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P14_MSB                          14
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P14_LSB                          14
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P14_TYPE                         (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P14_DEFAULT                      0x00000000U
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P13_MASK                         0x00002000U
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P13_SHIFT                        13
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P13_MSB                          13
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P13_LSB                          13
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P13_TYPE                         (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P13_DEFAULT                      0x00000000U
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P12_MASK                         0x00001000U
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P12_SHIFT                        12
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P12_MSB                          12
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P12_LSB                          12
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P12_TYPE                         (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P12_DEFAULT                      0x00000000U
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P11_MASK                         0x00000800U
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P11_SHIFT                        11
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P11_MSB                          11
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P11_LSB                          11
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P11_TYPE                         (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P11_DEFAULT                      0x00000000U
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P10_MASK                         0x00000400U
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P10_SHIFT                        10
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P10_MSB                          10
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P10_LSB                          10
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P10_TYPE                         (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P10_DEFAULT                      0x00000000U
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P9_MASK                          0x00000200U
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P9_SHIFT                         9
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P9_MSB                           9
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P9_LSB                           9
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P9_TYPE                          (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P9_DEFAULT                       0x00000000U
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P8_MASK                          0x00000100U
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P8_SHIFT                         8
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P8_MSB                           8
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P8_LSB                           8
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P8_TYPE                          (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P8_DEFAULT                       0x00000000U
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P7_MASK                          0x00000080U
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P7_SHIFT                         7
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P7_MSB                           7
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P7_LSB                           7
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P7_TYPE                          (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P7_DEFAULT                       0x00000000U
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P6_MASK                          0x00000040U
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P6_SHIFT                         6
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P6_MSB                           6
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P6_LSB                           6
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P6_TYPE                          (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P6_DEFAULT                       0x00000000U
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P5_MASK                          0x00000020U
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P5_SHIFT                         5
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P5_MSB                           5
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P5_LSB                           5
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P5_TYPE                          (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P5_DEFAULT                       0x00000000U
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P4_MASK                          0x00000010U
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P4_SHIFT                         4
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P4_MSB                           4
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P4_LSB                           4
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P4_TYPE                          (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P4_DEFAULT                       0x00000000U
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P3_MASK                          0x00000008U
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P3_SHIFT                         3
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P3_MSB                           3
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P3_LSB                           3
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P3_TYPE                          (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P3_DEFAULT                       0x00000000U
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P2_MASK                          0x00000004U
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P2_SHIFT                         2
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P2_MSB                           2
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P2_LSB                           2
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P2_TYPE                          (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P2_DEFAULT                       0x00000000U
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P1_MASK                          0x00000002U
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P1_SHIFT                         1
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P1_MSB                           1
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P1_LSB                           1
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P1_TYPE                          (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P1_DEFAULT                       0x00000000U
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P0_MASK                          0x00000001U
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P0_SHIFT                         0
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P0_MSB                           0
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P0_LSB                           0
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P0_TYPE                          (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_VF_ERROR_RX_OVF_P0_DEFAULT                       0x00000000U

/* field level defines for Device: FE  Register: vf_error_mask */
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P15_DISINT_MASK             0x00008000U
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P15_DISINT_SHIFT            15
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P15_DISINT_MSB              15
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P15_DISINT_LSB              15
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P15_DISINT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P15_DISINT_DEFAULT          0x00000001U
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P14_DISINT_MASK             0x00004000U
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P14_DISINT_SHIFT            14
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P14_DISINT_MSB              14
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P14_DISINT_LSB              14
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P14_DISINT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P14_DISINT_DEFAULT          0x00000001U
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P13_DISINT_MASK             0x00002000U
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P13_DISINT_SHIFT            13
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P13_DISINT_MSB              13
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P13_DISINT_LSB              13
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P13_DISINT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P13_DISINT_DEFAULT          0x00000001U
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P12_DISINT_MASK             0x00001000U
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P12_DISINT_SHIFT            12
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P12_DISINT_MSB              12
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P12_DISINT_LSB              12
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P12_DISINT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P12_DISINT_DEFAULT          0x00000001U
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P11_DISINT_MASK             0x00000800U
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P11_DISINT_SHIFT            11
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P11_DISINT_MSB              11
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P11_DISINT_LSB              11
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P11_DISINT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P11_DISINT_DEFAULT          0x00000001U
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P10_DISINT_MASK             0x00000400U
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P10_DISINT_SHIFT            10
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P10_DISINT_MSB              10
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P10_DISINT_LSB              10
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P10_DISINT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P10_DISINT_DEFAULT          0x00000001U
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P9_DISINT_MASK              0x00000200U
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P9_DISINT_SHIFT             9
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P9_DISINT_MSB               9
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P9_DISINT_LSB               9
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P9_DISINT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P9_DISINT_DEFAULT           0x00000001U
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P8_DISINT_MASK              0x00000100U
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P8_DISINT_SHIFT             8
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P8_DISINT_MSB               8
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P8_DISINT_LSB               8
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P8_DISINT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P8_DISINT_DEFAULT           0x00000001U
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P7_DISINT_MASK              0x00000080U
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P7_DISINT_SHIFT             7
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P7_DISINT_MSB               7
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P7_DISINT_LSB               7
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P7_DISINT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P7_DISINT_DEFAULT           0x00000001U
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P6_DISINT_MASK              0x00000040U
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P6_DISINT_SHIFT             6
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P6_DISINT_MSB               6
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P6_DISINT_LSB               6
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P6_DISINT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P6_DISINT_DEFAULT           0x00000001U
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P5_DISINT_MASK              0x00000020U
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P5_DISINT_SHIFT             5
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P5_DISINT_MSB               5
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P5_DISINT_LSB               5
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P5_DISINT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P5_DISINT_DEFAULT           0x00000001U
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P4_DISINT_MASK              0x00000010U
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P4_DISINT_SHIFT             4
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P4_DISINT_MSB               4
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P4_DISINT_LSB               4
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P4_DISINT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P4_DISINT_DEFAULT           0x00000001U
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P3_DISINT_MASK              0x00000008U
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P3_DISINT_SHIFT             3
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P3_DISINT_MSB               3
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P3_DISINT_LSB               3
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P3_DISINT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P3_DISINT_DEFAULT           0x00000001U
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P2_DISINT_MASK              0x00000004U
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P2_DISINT_SHIFT             2
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P2_DISINT_MSB               2
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P2_DISINT_LSB               2
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P2_DISINT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P2_DISINT_DEFAULT           0x00000001U
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P1_DISINT_MASK              0x00000002U
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P1_DISINT_SHIFT             1
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P1_DISINT_MSB               1
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P1_DISINT_LSB               1
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P1_DISINT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P1_DISINT_DEFAULT           0x00000001U
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P0_DISINT_MASK              0x00000001U
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P0_DISINT_SHIFT             0
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P0_DISINT_MSB               0
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P0_DISINT_LSB               0
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P0_DISINT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_ERROR_MASK_RX_OVF_P0_DISINT_DEFAULT           0x00000001U

/* field level defines for Device: FE  Register: vf_pkt_buf_ctl */
#define SAND_HAL_FE_VF_PKT_BUF_CTL_PKT_ACK_MASK                      0x80000000U
#define SAND_HAL_FE_VF_PKT_BUF_CTL_PKT_ACK_SHIFT                     31
#define SAND_HAL_FE_VF_PKT_BUF_CTL_PKT_ACK_MSB                       31
#define SAND_HAL_FE_VF_PKT_BUF_CTL_PKT_ACK_LSB                       31
#define SAND_HAL_FE_VF_PKT_BUF_CTL_PKT_ACK_TYPE                      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_VF_PKT_BUF_CTL_PKT_ACK_DEFAULT                   0x00000000U
#define SAND_HAL_FE_VF_PKT_BUF_CTL_PKT_REQ_MASK                      0x40000000U
#define SAND_HAL_FE_VF_PKT_BUF_CTL_PKT_REQ_SHIFT                     30
#define SAND_HAL_FE_VF_PKT_BUF_CTL_PKT_REQ_MSB                       30
#define SAND_HAL_FE_VF_PKT_BUF_CTL_PKT_REQ_LSB                       30
#define SAND_HAL_FE_VF_PKT_BUF_CTL_PKT_REQ_TYPE                      (SAND_HAL_TYPE_PUNCH)
#define SAND_HAL_FE_VF_PKT_BUF_CTL_PKT_REQ_DEFAULT                   0x00000000U
#define SAND_HAL_FE_VF_PKT_BUF_CTL_PKT_R_W_N_MASK                    0x20000000U
#define SAND_HAL_FE_VF_PKT_BUF_CTL_PKT_R_W_N_SHIFT                   29
#define SAND_HAL_FE_VF_PKT_BUF_CTL_PKT_R_W_N_MSB                     29
#define SAND_HAL_FE_VF_PKT_BUF_CTL_PKT_R_W_N_LSB                     29
#define SAND_HAL_FE_VF_PKT_BUF_CTL_PKT_R_W_N_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PKT_BUF_CTL_PKT_R_W_N_DEFAULT                 0x00000000U
#define SAND_HAL_FE_VF_PKT_BUF_CTL_PKT_ADDR_MASK                     0x0000007fU
#define SAND_HAL_FE_VF_PKT_BUF_CTL_PKT_ADDR_SHIFT                    0
#define SAND_HAL_FE_VF_PKT_BUF_CTL_PKT_ADDR_MSB                      6
#define SAND_HAL_FE_VF_PKT_BUF_CTL_PKT_ADDR_LSB                      0
#define SAND_HAL_FE_VF_PKT_BUF_CTL_PKT_ADDR_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PKT_BUF_CTL_PKT_ADDR_DEFAULT                  0x00000000U

/* field level defines for Device: FE  Register: vf_pkt_data_status */
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_PLAY_ACK_MASK             0x20000000U
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_PLAY_ACK_SHIFT            29
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_PLAY_ACK_MSB              29
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_PLAY_ACK_LSB              29
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_PLAY_ACK_TYPE             (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_PLAY_ACK_DEFAULT          0x00000000U
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_PLAY_MASK                 0x10000000U
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_PLAY_SHIFT                28
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_PLAY_MSB                  28
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_PLAY_LSB                  28
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_PLAY_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_PLAY_DEFAULT              0x00000000U
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_REPEAT_MASK               0x08000000U
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_REPEAT_SHIFT              27
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_REPEAT_MSB                27
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_REPEAT_LSB                27
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_REPEAT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_REPEAT_DEFAULT            0x00000000U
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_VLD_MASK                  0x04000000U
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_VLD_SHIFT                 26
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_VLD_MSB                   26
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_VLD_LSB                   26
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_VLD_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_VLD_DEFAULT               0x00000000U
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_EOP_MASK                  0x02000000U
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_EOP_SHIFT                 25
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_EOP_MSB                   25
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_EOP_LSB                   25
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_EOP_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_EOP_DEFAULT               0x00000000U
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_SOP_MASK                  0x01000000U
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_SOP_SHIFT                 24
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_SOP_MSB                   24
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_SOP_LSB                   24
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_SOP_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_SOP_DEFAULT               0x00000000U
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_SIZ_MASK                  0x00f00000U
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_SIZ_SHIFT                 20
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_SIZ_MSB                   23
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_SIZ_LSB                   20
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_SIZ_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_SIZ_DEFAULT               0x00000000U
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_PORT_MASK                 0x000f0000U
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_PORT_SHIFT                16
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_PORT_MSB                  19
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_PORT_LSB                  16
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_PORT_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_PORT_DEFAULT              0x00000000U
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_STATUS_MASK               0x0000001fU
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_STATUS_SHIFT              0
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_STATUS_MSB                4
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_STATUS_LSB                0
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_STATUS_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PKT_DATA_STATUS_PKT_STATUS_DEFAULT            0x00000000U

/* field level defines for Device: FE  Register: vf_pkt_data0 */
#define SAND_HAL_FE_VF_PKT_DATA0_PKT_DATA0_MASK                      0xffffffffU
#define SAND_HAL_FE_VF_PKT_DATA0_PKT_DATA0_SHIFT                     0
#define SAND_HAL_FE_VF_PKT_DATA0_PKT_DATA0_MSB                       31
#define SAND_HAL_FE_VF_PKT_DATA0_PKT_DATA0_LSB                       0
#define SAND_HAL_FE_VF_PKT_DATA0_PKT_DATA0_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PKT_DATA0_PKT_DATA0_DEFAULT                   0x00000000U

/* field level defines for Device: FE  Register: vf_pkt_data1 */
#define SAND_HAL_FE_VF_PKT_DATA1_PKT_DATA1_MASK                      0xffffffffU
#define SAND_HAL_FE_VF_PKT_DATA1_PKT_DATA1_SHIFT                     0
#define SAND_HAL_FE_VF_PKT_DATA1_PKT_DATA1_MSB                       31
#define SAND_HAL_FE_VF_PKT_DATA1_PKT_DATA1_LSB                       0
#define SAND_HAL_FE_VF_PKT_DATA1_PKT_DATA1_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PKT_DATA1_PKT_DATA1_DEFAULT                   0x00000000U

/* field level defines for Device: FE  Register: vf_pkt_data2 */
#define SAND_HAL_FE_VF_PKT_DATA2_PKT_DATA2_MASK                      0xffffffffU
#define SAND_HAL_FE_VF_PKT_DATA2_PKT_DATA2_SHIFT                     0
#define SAND_HAL_FE_VF_PKT_DATA2_PKT_DATA2_MSB                       31
#define SAND_HAL_FE_VF_PKT_DATA2_PKT_DATA2_LSB                       0
#define SAND_HAL_FE_VF_PKT_DATA2_PKT_DATA2_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PKT_DATA2_PKT_DATA2_DEFAULT                   0x00000000U

/* field level defines for Device: FE  Register: vf_pkt_data3 */
#define SAND_HAL_FE_VF_PKT_DATA3_PKT_DATA3_MASK                      0xffffffffU
#define SAND_HAL_FE_VF_PKT_DATA3_PKT_DATA3_SHIFT                     0
#define SAND_HAL_FE_VF_PKT_DATA3_PKT_DATA3_MSB                       31
#define SAND_HAL_FE_VF_PKT_DATA3_PKT_DATA3_LSB                       0
#define SAND_HAL_FE_VF_PKT_DATA3_PKT_DATA3_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PKT_DATA3_PKT_DATA3_DEFAULT                   0x00000000U

/* field level defines for Device: FE  Register: vf_p0_rx_max_burst */
#define SAND_HAL_FE_VF_P0_RX_MAX_BURST_P0_RX_CREDIT_MASK             0x00ff0000U
#define SAND_HAL_FE_VF_P0_RX_MAX_BURST_P0_RX_CREDIT_SHIFT            16
#define SAND_HAL_FE_VF_P0_RX_MAX_BURST_P0_RX_CREDIT_MSB              23
#define SAND_HAL_FE_VF_P0_RX_MAX_BURST_P0_RX_CREDIT_LSB              16
#define SAND_HAL_FE_VF_P0_RX_MAX_BURST_P0_RX_CREDIT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P0_RX_MAX_BURST_P0_RX_CREDIT_DEFAULT          0x00000000U
#define SAND_HAL_FE_VF_P0_RX_MAX_BURST_P0_RX_MAXBURST_2_MASK         0x0000ff00U
#define SAND_HAL_FE_VF_P0_RX_MAX_BURST_P0_RX_MAXBURST_2_SHIFT        8
#define SAND_HAL_FE_VF_P0_RX_MAX_BURST_P0_RX_MAXBURST_2_MSB          15
#define SAND_HAL_FE_VF_P0_RX_MAX_BURST_P0_RX_MAXBURST_2_LSB          8
#define SAND_HAL_FE_VF_P0_RX_MAX_BURST_P0_RX_MAXBURST_2_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P0_RX_MAX_BURST_P0_RX_MAXBURST_2_DEFAULT      0x00000000U
#define SAND_HAL_FE_VF_P0_RX_MAX_BURST_P0_RX_MAXBURST_1_MASK         0x000000ffU
#define SAND_HAL_FE_VF_P0_RX_MAX_BURST_P0_RX_MAXBURST_1_SHIFT        0
#define SAND_HAL_FE_VF_P0_RX_MAX_BURST_P0_RX_MAXBURST_1_MSB          7
#define SAND_HAL_FE_VF_P0_RX_MAX_BURST_P0_RX_MAXBURST_1_LSB          0
#define SAND_HAL_FE_VF_P0_RX_MAX_BURST_P0_RX_MAXBURST_1_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P0_RX_MAX_BURST_P0_RX_MAXBURST_1_DEFAULT      0x00000000U

/* field level defines for Device: FE  Register: vf_p1_rx_max_burst */
#define SAND_HAL_FE_VF_P1_RX_MAX_BURST_P1_RX_CREDIT_MASK             0x00ff0000U
#define SAND_HAL_FE_VF_P1_RX_MAX_BURST_P1_RX_CREDIT_SHIFT            16
#define SAND_HAL_FE_VF_P1_RX_MAX_BURST_P1_RX_CREDIT_MSB              23
#define SAND_HAL_FE_VF_P1_RX_MAX_BURST_P1_RX_CREDIT_LSB              16
#define SAND_HAL_FE_VF_P1_RX_MAX_BURST_P1_RX_CREDIT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P1_RX_MAX_BURST_P1_RX_CREDIT_DEFAULT          0x00000000U
#define SAND_HAL_FE_VF_P1_RX_MAX_BURST_P1_RX_MAXBURST_2_MASK         0x0000ff00U
#define SAND_HAL_FE_VF_P1_RX_MAX_BURST_P1_RX_MAXBURST_2_SHIFT        8
#define SAND_HAL_FE_VF_P1_RX_MAX_BURST_P1_RX_MAXBURST_2_MSB          15
#define SAND_HAL_FE_VF_P1_RX_MAX_BURST_P1_RX_MAXBURST_2_LSB          8
#define SAND_HAL_FE_VF_P1_RX_MAX_BURST_P1_RX_MAXBURST_2_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P1_RX_MAX_BURST_P1_RX_MAXBURST_2_DEFAULT      0x00000000U
#define SAND_HAL_FE_VF_P1_RX_MAX_BURST_P1_RX_MAXBURST_1_MASK         0x000000ffU
#define SAND_HAL_FE_VF_P1_RX_MAX_BURST_P1_RX_MAXBURST_1_SHIFT        0
#define SAND_HAL_FE_VF_P1_RX_MAX_BURST_P1_RX_MAXBURST_1_MSB          7
#define SAND_HAL_FE_VF_P1_RX_MAX_BURST_P1_RX_MAXBURST_1_LSB          0
#define SAND_HAL_FE_VF_P1_RX_MAX_BURST_P1_RX_MAXBURST_1_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P1_RX_MAX_BURST_P1_RX_MAXBURST_1_DEFAULT      0x00000000U

/* field level defines for Device: FE  Register: vf_p2_rx_max_burst */
#define SAND_HAL_FE_VF_P2_RX_MAX_BURST_P2_RX_CREDIT_MASK             0x00ff0000U
#define SAND_HAL_FE_VF_P2_RX_MAX_BURST_P2_RX_CREDIT_SHIFT            16
#define SAND_HAL_FE_VF_P2_RX_MAX_BURST_P2_RX_CREDIT_MSB              23
#define SAND_HAL_FE_VF_P2_RX_MAX_BURST_P2_RX_CREDIT_LSB              16
#define SAND_HAL_FE_VF_P2_RX_MAX_BURST_P2_RX_CREDIT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P2_RX_MAX_BURST_P2_RX_CREDIT_DEFAULT          0x00000000U
#define SAND_HAL_FE_VF_P2_RX_MAX_BURST_P2_RX_MAXBURST_2_MASK         0x0000ff00U
#define SAND_HAL_FE_VF_P2_RX_MAX_BURST_P2_RX_MAXBURST_2_SHIFT        8
#define SAND_HAL_FE_VF_P2_RX_MAX_BURST_P2_RX_MAXBURST_2_MSB          15
#define SAND_HAL_FE_VF_P2_RX_MAX_BURST_P2_RX_MAXBURST_2_LSB          8
#define SAND_HAL_FE_VF_P2_RX_MAX_BURST_P2_RX_MAXBURST_2_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P2_RX_MAX_BURST_P2_RX_MAXBURST_2_DEFAULT      0x00000000U
#define SAND_HAL_FE_VF_P2_RX_MAX_BURST_P2_RX_MAXBURST_1_MASK         0x000000ffU
#define SAND_HAL_FE_VF_P2_RX_MAX_BURST_P2_RX_MAXBURST_1_SHIFT        0
#define SAND_HAL_FE_VF_P2_RX_MAX_BURST_P2_RX_MAXBURST_1_MSB          7
#define SAND_HAL_FE_VF_P2_RX_MAX_BURST_P2_RX_MAXBURST_1_LSB          0
#define SAND_HAL_FE_VF_P2_RX_MAX_BURST_P2_RX_MAXBURST_1_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P2_RX_MAX_BURST_P2_RX_MAXBURST_1_DEFAULT      0x00000000U

/* field level defines for Device: FE  Register: vf_p3_rx_max_burst */
#define SAND_HAL_FE_VF_P3_RX_MAX_BURST_P3_RX_CREDIT_MASK             0x00ff0000U
#define SAND_HAL_FE_VF_P3_RX_MAX_BURST_P3_RX_CREDIT_SHIFT            16
#define SAND_HAL_FE_VF_P3_RX_MAX_BURST_P3_RX_CREDIT_MSB              23
#define SAND_HAL_FE_VF_P3_RX_MAX_BURST_P3_RX_CREDIT_LSB              16
#define SAND_HAL_FE_VF_P3_RX_MAX_BURST_P3_RX_CREDIT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P3_RX_MAX_BURST_P3_RX_CREDIT_DEFAULT          0x00000000U
#define SAND_HAL_FE_VF_P3_RX_MAX_BURST_P3_RX_MAXBURST_2_MASK         0x0000ff00U
#define SAND_HAL_FE_VF_P3_RX_MAX_BURST_P3_RX_MAXBURST_2_SHIFT        8
#define SAND_HAL_FE_VF_P3_RX_MAX_BURST_P3_RX_MAXBURST_2_MSB          15
#define SAND_HAL_FE_VF_P3_RX_MAX_BURST_P3_RX_MAXBURST_2_LSB          8
#define SAND_HAL_FE_VF_P3_RX_MAX_BURST_P3_RX_MAXBURST_2_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P3_RX_MAX_BURST_P3_RX_MAXBURST_2_DEFAULT      0x00000000U
#define SAND_HAL_FE_VF_P3_RX_MAX_BURST_P3_RX_MAXBURST_1_MASK         0x000000ffU
#define SAND_HAL_FE_VF_P3_RX_MAX_BURST_P3_RX_MAXBURST_1_SHIFT        0
#define SAND_HAL_FE_VF_P3_RX_MAX_BURST_P3_RX_MAXBURST_1_MSB          7
#define SAND_HAL_FE_VF_P3_RX_MAX_BURST_P3_RX_MAXBURST_1_LSB          0
#define SAND_HAL_FE_VF_P3_RX_MAX_BURST_P3_RX_MAXBURST_1_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P3_RX_MAX_BURST_P3_RX_MAXBURST_1_DEFAULT      0x00000000U

/* field level defines for Device: FE  Register: vf_p4_rx_max_burst */
#define SAND_HAL_FE_VF_P4_RX_MAX_BURST_P4_RX_CREDIT_MASK             0x00ff0000U
#define SAND_HAL_FE_VF_P4_RX_MAX_BURST_P4_RX_CREDIT_SHIFT            16
#define SAND_HAL_FE_VF_P4_RX_MAX_BURST_P4_RX_CREDIT_MSB              23
#define SAND_HAL_FE_VF_P4_RX_MAX_BURST_P4_RX_CREDIT_LSB              16
#define SAND_HAL_FE_VF_P4_RX_MAX_BURST_P4_RX_CREDIT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P4_RX_MAX_BURST_P4_RX_CREDIT_DEFAULT          0x00000000U
#define SAND_HAL_FE_VF_P4_RX_MAX_BURST_P4_RX_MAXBURST_2_MASK         0x0000ff00U
#define SAND_HAL_FE_VF_P4_RX_MAX_BURST_P4_RX_MAXBURST_2_SHIFT        8
#define SAND_HAL_FE_VF_P4_RX_MAX_BURST_P4_RX_MAXBURST_2_MSB          15
#define SAND_HAL_FE_VF_P4_RX_MAX_BURST_P4_RX_MAXBURST_2_LSB          8
#define SAND_HAL_FE_VF_P4_RX_MAX_BURST_P4_RX_MAXBURST_2_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P4_RX_MAX_BURST_P4_RX_MAXBURST_2_DEFAULT      0x00000000U
#define SAND_HAL_FE_VF_P4_RX_MAX_BURST_P4_RX_MAXBURST_1_MASK         0x000000ffU
#define SAND_HAL_FE_VF_P4_RX_MAX_BURST_P4_RX_MAXBURST_1_SHIFT        0
#define SAND_HAL_FE_VF_P4_RX_MAX_BURST_P4_RX_MAXBURST_1_MSB          7
#define SAND_HAL_FE_VF_P4_RX_MAX_BURST_P4_RX_MAXBURST_1_LSB          0
#define SAND_HAL_FE_VF_P4_RX_MAX_BURST_P4_RX_MAXBURST_1_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P4_RX_MAX_BURST_P4_RX_MAXBURST_1_DEFAULT      0x00000000U

/* field level defines for Device: FE  Register: vf_p5_rx_max_burst */
#define SAND_HAL_FE_VF_P5_RX_MAX_BURST_P5_RX_CREDIT_MASK             0x00ff0000U
#define SAND_HAL_FE_VF_P5_RX_MAX_BURST_P5_RX_CREDIT_SHIFT            16
#define SAND_HAL_FE_VF_P5_RX_MAX_BURST_P5_RX_CREDIT_MSB              23
#define SAND_HAL_FE_VF_P5_RX_MAX_BURST_P5_RX_CREDIT_LSB              16
#define SAND_HAL_FE_VF_P5_RX_MAX_BURST_P5_RX_CREDIT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P5_RX_MAX_BURST_P5_RX_CREDIT_DEFAULT          0x00000000U
#define SAND_HAL_FE_VF_P5_RX_MAX_BURST_P5_RX_MAXBURST_2_MASK         0x0000ff00U
#define SAND_HAL_FE_VF_P5_RX_MAX_BURST_P5_RX_MAXBURST_2_SHIFT        8
#define SAND_HAL_FE_VF_P5_RX_MAX_BURST_P5_RX_MAXBURST_2_MSB          15
#define SAND_HAL_FE_VF_P5_RX_MAX_BURST_P5_RX_MAXBURST_2_LSB          8
#define SAND_HAL_FE_VF_P5_RX_MAX_BURST_P5_RX_MAXBURST_2_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P5_RX_MAX_BURST_P5_RX_MAXBURST_2_DEFAULT      0x00000000U
#define SAND_HAL_FE_VF_P5_RX_MAX_BURST_P5_RX_MAXBURST_1_MASK         0x000000ffU
#define SAND_HAL_FE_VF_P5_RX_MAX_BURST_P5_RX_MAXBURST_1_SHIFT        0
#define SAND_HAL_FE_VF_P5_RX_MAX_BURST_P5_RX_MAXBURST_1_MSB          7
#define SAND_HAL_FE_VF_P5_RX_MAX_BURST_P5_RX_MAXBURST_1_LSB          0
#define SAND_HAL_FE_VF_P5_RX_MAX_BURST_P5_RX_MAXBURST_1_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P5_RX_MAX_BURST_P5_RX_MAXBURST_1_DEFAULT      0x00000000U

/* field level defines for Device: FE  Register: vf_p6_rx_max_burst */
#define SAND_HAL_FE_VF_P6_RX_MAX_BURST_P6_RX_CREDIT_MASK             0x00ff0000U
#define SAND_HAL_FE_VF_P6_RX_MAX_BURST_P6_RX_CREDIT_SHIFT            16
#define SAND_HAL_FE_VF_P6_RX_MAX_BURST_P6_RX_CREDIT_MSB              23
#define SAND_HAL_FE_VF_P6_RX_MAX_BURST_P6_RX_CREDIT_LSB              16
#define SAND_HAL_FE_VF_P6_RX_MAX_BURST_P6_RX_CREDIT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P6_RX_MAX_BURST_P6_RX_CREDIT_DEFAULT          0x00000000U
#define SAND_HAL_FE_VF_P6_RX_MAX_BURST_P6_RX_MAXBURST_2_MASK         0x0000ff00U
#define SAND_HAL_FE_VF_P6_RX_MAX_BURST_P6_RX_MAXBURST_2_SHIFT        8
#define SAND_HAL_FE_VF_P6_RX_MAX_BURST_P6_RX_MAXBURST_2_MSB          15
#define SAND_HAL_FE_VF_P6_RX_MAX_BURST_P6_RX_MAXBURST_2_LSB          8
#define SAND_HAL_FE_VF_P6_RX_MAX_BURST_P6_RX_MAXBURST_2_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P6_RX_MAX_BURST_P6_RX_MAXBURST_2_DEFAULT      0x00000000U
#define SAND_HAL_FE_VF_P6_RX_MAX_BURST_P6_RX_MAXBURST_1_MASK         0x000000ffU
#define SAND_HAL_FE_VF_P6_RX_MAX_BURST_P6_RX_MAXBURST_1_SHIFT        0
#define SAND_HAL_FE_VF_P6_RX_MAX_BURST_P6_RX_MAXBURST_1_MSB          7
#define SAND_HAL_FE_VF_P6_RX_MAX_BURST_P6_RX_MAXBURST_1_LSB          0
#define SAND_HAL_FE_VF_P6_RX_MAX_BURST_P6_RX_MAXBURST_1_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P6_RX_MAX_BURST_P6_RX_MAXBURST_1_DEFAULT      0x00000000U

/* field level defines for Device: FE  Register: vf_p7_rx_max_burst */
#define SAND_HAL_FE_VF_P7_RX_MAX_BURST_P7_RX_CREDIT_MASK             0x00ff0000U
#define SAND_HAL_FE_VF_P7_RX_MAX_BURST_P7_RX_CREDIT_SHIFT            16
#define SAND_HAL_FE_VF_P7_RX_MAX_BURST_P7_RX_CREDIT_MSB              23
#define SAND_HAL_FE_VF_P7_RX_MAX_BURST_P7_RX_CREDIT_LSB              16
#define SAND_HAL_FE_VF_P7_RX_MAX_BURST_P7_RX_CREDIT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P7_RX_MAX_BURST_P7_RX_CREDIT_DEFAULT          0x00000000U
#define SAND_HAL_FE_VF_P7_RX_MAX_BURST_P7_RX_MAXBURST_2_MASK         0x0000ff00U
#define SAND_HAL_FE_VF_P7_RX_MAX_BURST_P7_RX_MAXBURST_2_SHIFT        8
#define SAND_HAL_FE_VF_P7_RX_MAX_BURST_P7_RX_MAXBURST_2_MSB          15
#define SAND_HAL_FE_VF_P7_RX_MAX_BURST_P7_RX_MAXBURST_2_LSB          8
#define SAND_HAL_FE_VF_P7_RX_MAX_BURST_P7_RX_MAXBURST_2_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P7_RX_MAX_BURST_P7_RX_MAXBURST_2_DEFAULT      0x00000000U
#define SAND_HAL_FE_VF_P7_RX_MAX_BURST_P7_RX_MAXBURST_1_MASK         0x000000ffU
#define SAND_HAL_FE_VF_P7_RX_MAX_BURST_P7_RX_MAXBURST_1_SHIFT        0
#define SAND_HAL_FE_VF_P7_RX_MAX_BURST_P7_RX_MAXBURST_1_MSB          7
#define SAND_HAL_FE_VF_P7_RX_MAX_BURST_P7_RX_MAXBURST_1_LSB          0
#define SAND_HAL_FE_VF_P7_RX_MAX_BURST_P7_RX_MAXBURST_1_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P7_RX_MAX_BURST_P7_RX_MAXBURST_1_DEFAULT      0x00000000U

/* field level defines for Device: FE  Register: vf_p8_rx_max_burst */
#define SAND_HAL_FE_VF_P8_RX_MAX_BURST_P8_RX_CREDIT_MASK             0x00ff0000U
#define SAND_HAL_FE_VF_P8_RX_MAX_BURST_P8_RX_CREDIT_SHIFT            16
#define SAND_HAL_FE_VF_P8_RX_MAX_BURST_P8_RX_CREDIT_MSB              23
#define SAND_HAL_FE_VF_P8_RX_MAX_BURST_P8_RX_CREDIT_LSB              16
#define SAND_HAL_FE_VF_P8_RX_MAX_BURST_P8_RX_CREDIT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P8_RX_MAX_BURST_P8_RX_CREDIT_DEFAULT          0x00000000U
#define SAND_HAL_FE_VF_P8_RX_MAX_BURST_P8_RX_MAXBURST_2_MASK         0x0000ff00U
#define SAND_HAL_FE_VF_P8_RX_MAX_BURST_P8_RX_MAXBURST_2_SHIFT        8
#define SAND_HAL_FE_VF_P8_RX_MAX_BURST_P8_RX_MAXBURST_2_MSB          15
#define SAND_HAL_FE_VF_P8_RX_MAX_BURST_P8_RX_MAXBURST_2_LSB          8
#define SAND_HAL_FE_VF_P8_RX_MAX_BURST_P8_RX_MAXBURST_2_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P8_RX_MAX_BURST_P8_RX_MAXBURST_2_DEFAULT      0x00000000U
#define SAND_HAL_FE_VF_P8_RX_MAX_BURST_P8_RX_MAXBURST_1_MASK         0x000000ffU
#define SAND_HAL_FE_VF_P8_RX_MAX_BURST_P8_RX_MAXBURST_1_SHIFT        0
#define SAND_HAL_FE_VF_P8_RX_MAX_BURST_P8_RX_MAXBURST_1_MSB          7
#define SAND_HAL_FE_VF_P8_RX_MAX_BURST_P8_RX_MAXBURST_1_LSB          0
#define SAND_HAL_FE_VF_P8_RX_MAX_BURST_P8_RX_MAXBURST_1_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P8_RX_MAX_BURST_P8_RX_MAXBURST_1_DEFAULT      0x00000000U

/* field level defines for Device: FE  Register: vf_p9_rx_max_burst */
#define SAND_HAL_FE_VF_P9_RX_MAX_BURST_P9_RX_CREDIT_MASK             0x00ff0000U
#define SAND_HAL_FE_VF_P9_RX_MAX_BURST_P9_RX_CREDIT_SHIFT            16
#define SAND_HAL_FE_VF_P9_RX_MAX_BURST_P9_RX_CREDIT_MSB              23
#define SAND_HAL_FE_VF_P9_RX_MAX_BURST_P9_RX_CREDIT_LSB              16
#define SAND_HAL_FE_VF_P9_RX_MAX_BURST_P9_RX_CREDIT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P9_RX_MAX_BURST_P9_RX_CREDIT_DEFAULT          0x00000000U
#define SAND_HAL_FE_VF_P9_RX_MAX_BURST_P9_RX_MAXBURST_2_MASK         0x0000ff00U
#define SAND_HAL_FE_VF_P9_RX_MAX_BURST_P9_RX_MAXBURST_2_SHIFT        8
#define SAND_HAL_FE_VF_P9_RX_MAX_BURST_P9_RX_MAXBURST_2_MSB          15
#define SAND_HAL_FE_VF_P9_RX_MAX_BURST_P9_RX_MAXBURST_2_LSB          8
#define SAND_HAL_FE_VF_P9_RX_MAX_BURST_P9_RX_MAXBURST_2_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P9_RX_MAX_BURST_P9_RX_MAXBURST_2_DEFAULT      0x00000000U
#define SAND_HAL_FE_VF_P9_RX_MAX_BURST_P9_RX_MAXBURST_1_MASK         0x000000ffU
#define SAND_HAL_FE_VF_P9_RX_MAX_BURST_P9_RX_MAXBURST_1_SHIFT        0
#define SAND_HAL_FE_VF_P9_RX_MAX_BURST_P9_RX_MAXBURST_1_MSB          7
#define SAND_HAL_FE_VF_P9_RX_MAX_BURST_P9_RX_MAXBURST_1_LSB          0
#define SAND_HAL_FE_VF_P9_RX_MAX_BURST_P9_RX_MAXBURST_1_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P9_RX_MAX_BURST_P9_RX_MAXBURST_1_DEFAULT      0x00000000U

/* field level defines for Device: FE  Register: vf_p10_rx_max_burst */
#define SAND_HAL_FE_VF_P10_RX_MAX_BURST_P10_RX_CREDIT_MASK           0x00ff0000U
#define SAND_HAL_FE_VF_P10_RX_MAX_BURST_P10_RX_CREDIT_SHIFT          16
#define SAND_HAL_FE_VF_P10_RX_MAX_BURST_P10_RX_CREDIT_MSB            23
#define SAND_HAL_FE_VF_P10_RX_MAX_BURST_P10_RX_CREDIT_LSB            16
#define SAND_HAL_FE_VF_P10_RX_MAX_BURST_P10_RX_CREDIT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P10_RX_MAX_BURST_P10_RX_CREDIT_DEFAULT        0x00000000U
#define SAND_HAL_FE_VF_P10_RX_MAX_BURST_P10_RX_MAXBURST_2_MASK       0x0000ff00U
#define SAND_HAL_FE_VF_P10_RX_MAX_BURST_P10_RX_MAXBURST_2_SHIFT      8
#define SAND_HAL_FE_VF_P10_RX_MAX_BURST_P10_RX_MAXBURST_2_MSB        15
#define SAND_HAL_FE_VF_P10_RX_MAX_BURST_P10_RX_MAXBURST_2_LSB        8
#define SAND_HAL_FE_VF_P10_RX_MAX_BURST_P10_RX_MAXBURST_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P10_RX_MAX_BURST_P10_RX_MAXBURST_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_VF_P10_RX_MAX_BURST_P10_RX_MAXBURST_1_MASK       0x000000ffU
#define SAND_HAL_FE_VF_P10_RX_MAX_BURST_P10_RX_MAXBURST_1_SHIFT      0
#define SAND_HAL_FE_VF_P10_RX_MAX_BURST_P10_RX_MAXBURST_1_MSB        7
#define SAND_HAL_FE_VF_P10_RX_MAX_BURST_P10_RX_MAXBURST_1_LSB        0
#define SAND_HAL_FE_VF_P10_RX_MAX_BURST_P10_RX_MAXBURST_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P10_RX_MAX_BURST_P10_RX_MAXBURST_1_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: vf_p11_rx_max_burst */
#define SAND_HAL_FE_VF_P11_RX_MAX_BURST_P11_RX_CREDIT_MASK           0x00ff0000U
#define SAND_HAL_FE_VF_P11_RX_MAX_BURST_P11_RX_CREDIT_SHIFT          16
#define SAND_HAL_FE_VF_P11_RX_MAX_BURST_P11_RX_CREDIT_MSB            23
#define SAND_HAL_FE_VF_P11_RX_MAX_BURST_P11_RX_CREDIT_LSB            16
#define SAND_HAL_FE_VF_P11_RX_MAX_BURST_P11_RX_CREDIT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P11_RX_MAX_BURST_P11_RX_CREDIT_DEFAULT        0x00000000U
#define SAND_HAL_FE_VF_P11_RX_MAX_BURST_P11_RX_MAXBURST_2_MASK       0x0000ff00U
#define SAND_HAL_FE_VF_P11_RX_MAX_BURST_P11_RX_MAXBURST_2_SHIFT      8
#define SAND_HAL_FE_VF_P11_RX_MAX_BURST_P11_RX_MAXBURST_2_MSB        15
#define SAND_HAL_FE_VF_P11_RX_MAX_BURST_P11_RX_MAXBURST_2_LSB        8
#define SAND_HAL_FE_VF_P11_RX_MAX_BURST_P11_RX_MAXBURST_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P11_RX_MAX_BURST_P11_RX_MAXBURST_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_VF_P11_RX_MAX_BURST_P11_RX_MAXBURST_1_MASK       0x000000ffU
#define SAND_HAL_FE_VF_P11_RX_MAX_BURST_P11_RX_MAXBURST_1_SHIFT      0
#define SAND_HAL_FE_VF_P11_RX_MAX_BURST_P11_RX_MAXBURST_1_MSB        7
#define SAND_HAL_FE_VF_P11_RX_MAX_BURST_P11_RX_MAXBURST_1_LSB        0
#define SAND_HAL_FE_VF_P11_RX_MAX_BURST_P11_RX_MAXBURST_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P11_RX_MAX_BURST_P11_RX_MAXBURST_1_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: vf_p12_rx_max_burst */
#define SAND_HAL_FE_VF_P12_RX_MAX_BURST_P12_RX_CREDIT_MASK           0x00ff0000U
#define SAND_HAL_FE_VF_P12_RX_MAX_BURST_P12_RX_CREDIT_SHIFT          16
#define SAND_HAL_FE_VF_P12_RX_MAX_BURST_P12_RX_CREDIT_MSB            23
#define SAND_HAL_FE_VF_P12_RX_MAX_BURST_P12_RX_CREDIT_LSB            16
#define SAND_HAL_FE_VF_P12_RX_MAX_BURST_P12_RX_CREDIT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P12_RX_MAX_BURST_P12_RX_CREDIT_DEFAULT        0x00000000U
#define SAND_HAL_FE_VF_P12_RX_MAX_BURST_P12_RX_MAXBURST_2_MASK       0x0000ff00U
#define SAND_HAL_FE_VF_P12_RX_MAX_BURST_P12_RX_MAXBURST_2_SHIFT      8
#define SAND_HAL_FE_VF_P12_RX_MAX_BURST_P12_RX_MAXBURST_2_MSB        15
#define SAND_HAL_FE_VF_P12_RX_MAX_BURST_P12_RX_MAXBURST_2_LSB        8
#define SAND_HAL_FE_VF_P12_RX_MAX_BURST_P12_RX_MAXBURST_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P12_RX_MAX_BURST_P12_RX_MAXBURST_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_VF_P12_RX_MAX_BURST_P12_RX_MAXBURST_1_MASK       0x000000ffU
#define SAND_HAL_FE_VF_P12_RX_MAX_BURST_P12_RX_MAXBURST_1_SHIFT      0
#define SAND_HAL_FE_VF_P12_RX_MAX_BURST_P12_RX_MAXBURST_1_MSB        7
#define SAND_HAL_FE_VF_P12_RX_MAX_BURST_P12_RX_MAXBURST_1_LSB        0
#define SAND_HAL_FE_VF_P12_RX_MAX_BURST_P12_RX_MAXBURST_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P12_RX_MAX_BURST_P12_RX_MAXBURST_1_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: vf_p13_rx_max_burst */
#define SAND_HAL_FE_VF_P13_RX_MAX_BURST_P13_RX_CREDIT_MASK           0x00ff0000U
#define SAND_HAL_FE_VF_P13_RX_MAX_BURST_P13_RX_CREDIT_SHIFT          16
#define SAND_HAL_FE_VF_P13_RX_MAX_BURST_P13_RX_CREDIT_MSB            23
#define SAND_HAL_FE_VF_P13_RX_MAX_BURST_P13_RX_CREDIT_LSB            16
#define SAND_HAL_FE_VF_P13_RX_MAX_BURST_P13_RX_CREDIT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P13_RX_MAX_BURST_P13_RX_CREDIT_DEFAULT        0x00000000U
#define SAND_HAL_FE_VF_P13_RX_MAX_BURST_P13_RX_MAXBURST_2_MASK       0x0000ff00U
#define SAND_HAL_FE_VF_P13_RX_MAX_BURST_P13_RX_MAXBURST_2_SHIFT      8
#define SAND_HAL_FE_VF_P13_RX_MAX_BURST_P13_RX_MAXBURST_2_MSB        15
#define SAND_HAL_FE_VF_P13_RX_MAX_BURST_P13_RX_MAXBURST_2_LSB        8
#define SAND_HAL_FE_VF_P13_RX_MAX_BURST_P13_RX_MAXBURST_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P13_RX_MAX_BURST_P13_RX_MAXBURST_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_VF_P13_RX_MAX_BURST_P13_RX_MAXBURST_1_MASK       0x000000ffU
#define SAND_HAL_FE_VF_P13_RX_MAX_BURST_P13_RX_MAXBURST_1_SHIFT      0
#define SAND_HAL_FE_VF_P13_RX_MAX_BURST_P13_RX_MAXBURST_1_MSB        7
#define SAND_HAL_FE_VF_P13_RX_MAX_BURST_P13_RX_MAXBURST_1_LSB        0
#define SAND_HAL_FE_VF_P13_RX_MAX_BURST_P13_RX_MAXBURST_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P13_RX_MAX_BURST_P13_RX_MAXBURST_1_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: vf_p14_rx_max_burst */
#define SAND_HAL_FE_VF_P14_RX_MAX_BURST_P14_RX_CREDIT_MASK           0x00ff0000U
#define SAND_HAL_FE_VF_P14_RX_MAX_BURST_P14_RX_CREDIT_SHIFT          16
#define SAND_HAL_FE_VF_P14_RX_MAX_BURST_P14_RX_CREDIT_MSB            23
#define SAND_HAL_FE_VF_P14_RX_MAX_BURST_P14_RX_CREDIT_LSB            16
#define SAND_HAL_FE_VF_P14_RX_MAX_BURST_P14_RX_CREDIT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P14_RX_MAX_BURST_P14_RX_CREDIT_DEFAULT        0x00000000U
#define SAND_HAL_FE_VF_P14_RX_MAX_BURST_P14_RX_MAXBURST_2_MASK       0x0000ff00U
#define SAND_HAL_FE_VF_P14_RX_MAX_BURST_P14_RX_MAXBURST_2_SHIFT      8
#define SAND_HAL_FE_VF_P14_RX_MAX_BURST_P14_RX_MAXBURST_2_MSB        15
#define SAND_HAL_FE_VF_P14_RX_MAX_BURST_P14_RX_MAXBURST_2_LSB        8
#define SAND_HAL_FE_VF_P14_RX_MAX_BURST_P14_RX_MAXBURST_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P14_RX_MAX_BURST_P14_RX_MAXBURST_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_VF_P14_RX_MAX_BURST_P14_RX_MAXBURST_1_MASK       0x000000ffU
#define SAND_HAL_FE_VF_P14_RX_MAX_BURST_P14_RX_MAXBURST_1_SHIFT      0
#define SAND_HAL_FE_VF_P14_RX_MAX_BURST_P14_RX_MAXBURST_1_MSB        7
#define SAND_HAL_FE_VF_P14_RX_MAX_BURST_P14_RX_MAXBURST_1_LSB        0
#define SAND_HAL_FE_VF_P14_RX_MAX_BURST_P14_RX_MAXBURST_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P14_RX_MAX_BURST_P14_RX_MAXBURST_1_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: vf_p15_rx_max_burst */
#define SAND_HAL_FE_VF_P15_RX_MAX_BURST_P15_RX_CREDIT_MASK           0x00ff0000U
#define SAND_HAL_FE_VF_P15_RX_MAX_BURST_P15_RX_CREDIT_SHIFT          16
#define SAND_HAL_FE_VF_P15_RX_MAX_BURST_P15_RX_CREDIT_MSB            23
#define SAND_HAL_FE_VF_P15_RX_MAX_BURST_P15_RX_CREDIT_LSB            16
#define SAND_HAL_FE_VF_P15_RX_MAX_BURST_P15_RX_CREDIT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P15_RX_MAX_BURST_P15_RX_CREDIT_DEFAULT        0x00000000U
#define SAND_HAL_FE_VF_P15_RX_MAX_BURST_P15_RX_MAXBURST_2_MASK       0x0000ff00U
#define SAND_HAL_FE_VF_P15_RX_MAX_BURST_P15_RX_MAXBURST_2_SHIFT      8
#define SAND_HAL_FE_VF_P15_RX_MAX_BURST_P15_RX_MAXBURST_2_MSB        15
#define SAND_HAL_FE_VF_P15_RX_MAX_BURST_P15_RX_MAXBURST_2_LSB        8
#define SAND_HAL_FE_VF_P15_RX_MAX_BURST_P15_RX_MAXBURST_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P15_RX_MAX_BURST_P15_RX_MAXBURST_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_VF_P15_RX_MAX_BURST_P15_RX_MAXBURST_1_MASK       0x000000ffU
#define SAND_HAL_FE_VF_P15_RX_MAX_BURST_P15_RX_MAXBURST_1_SHIFT      0
#define SAND_HAL_FE_VF_P15_RX_MAX_BURST_P15_RX_MAXBURST_1_MSB        7
#define SAND_HAL_FE_VF_P15_RX_MAX_BURST_P15_RX_MAXBURST_1_LSB        0
#define SAND_HAL_FE_VF_P15_RX_MAX_BURST_P15_RX_MAXBURST_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_P15_RX_MAX_BURST_P15_RX_MAXBURST_1_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: vf_gbl_max_burst */
#define SAND_HAL_FE_VF_GBL_MAX_BURST_GBL_RX_MAXBURST_2_MASK          0x0000ff00U
#define SAND_HAL_FE_VF_GBL_MAX_BURST_GBL_RX_MAXBURST_2_SHIFT         8
#define SAND_HAL_FE_VF_GBL_MAX_BURST_GBL_RX_MAXBURST_2_MSB           15
#define SAND_HAL_FE_VF_GBL_MAX_BURST_GBL_RX_MAXBURST_2_LSB           8
#define SAND_HAL_FE_VF_GBL_MAX_BURST_GBL_RX_MAXBURST_2_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_GBL_MAX_BURST_GBL_RX_MAXBURST_2_DEFAULT       0x00000000U
#define SAND_HAL_FE_VF_GBL_MAX_BURST_GBL_RX_MAXBURST_1_MASK          0x000000ffU
#define SAND_HAL_FE_VF_GBL_MAX_BURST_GBL_RX_MAXBURST_1_SHIFT         0
#define SAND_HAL_FE_VF_GBL_MAX_BURST_GBL_RX_MAXBURST_1_MSB           7
#define SAND_HAL_FE_VF_GBL_MAX_BURST_GBL_RX_MAXBURST_1_LSB           0
#define SAND_HAL_FE_VF_GBL_MAX_BURST_GBL_RX_MAXBURST_1_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_GBL_MAX_BURST_GBL_RX_MAXBURST_1_DEFAULT       0x00000000U

/* field level defines for Device: FE  Register: vf_gbl_pages */
#define SAND_HAL_FE_VF_GBL_PAGES_PAGES_AVAIL_MASK                    0x000000ffU
#define SAND_HAL_FE_VF_GBL_PAGES_PAGES_AVAIL_SHIFT                   0
#define SAND_HAL_FE_VF_GBL_PAGES_PAGES_AVAIL_MSB                     7
#define SAND_HAL_FE_VF_GBL_PAGES_PAGES_AVAIL_LSB                     0
#define SAND_HAL_FE_VF_GBL_PAGES_PAGES_AVAIL_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_GBL_PAGES_PAGES_AVAIL_DEFAULT                 0x00000000U

/* field level defines for Device: FE  Register: vf_port_alloc0 */
#define SAND_HAL_FE_VF_PORT_ALLOC0_P0_PAGE_ALLOC_MASK                0x7f000000U
#define SAND_HAL_FE_VF_PORT_ALLOC0_P0_PAGE_ALLOC_SHIFT               24
#define SAND_HAL_FE_VF_PORT_ALLOC0_P0_PAGE_ALLOC_MSB                 30
#define SAND_HAL_FE_VF_PORT_ALLOC0_P0_PAGE_ALLOC_LSB                 24
#define SAND_HAL_FE_VF_PORT_ALLOC0_P0_PAGE_ALLOC_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC0_P0_PAGE_ALLOC_DEFAULT             0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC0_P0_VRP_MASK                       0x007f0000U
#define SAND_HAL_FE_VF_PORT_ALLOC0_P0_VRP_SHIFT                      16
#define SAND_HAL_FE_VF_PORT_ALLOC0_P0_VRP_MSB                        22
#define SAND_HAL_FE_VF_PORT_ALLOC0_P0_VRP_LSB                        16
#define SAND_HAL_FE_VF_PORT_ALLOC0_P0_VRP_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC0_P0_VRP_DEFAULT                    0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC0_P0_SHIM_FULL_MASK                 0x00008000U
#define SAND_HAL_FE_VF_PORT_ALLOC0_P0_SHIM_FULL_SHIFT                15
#define SAND_HAL_FE_VF_PORT_ALLOC0_P0_SHIM_FULL_MSB                  15
#define SAND_HAL_FE_VF_PORT_ALLOC0_P0_SHIM_FULL_LSB                  15
#define SAND_HAL_FE_VF_PORT_ALLOC0_P0_SHIM_FULL_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC0_P0_SHIM_FULL_DEFAULT              0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC0_P0_SHIM_EMPTY_MASK                0x00004000U
#define SAND_HAL_FE_VF_PORT_ALLOC0_P0_SHIM_EMPTY_SHIFT               14
#define SAND_HAL_FE_VF_PORT_ALLOC0_P0_SHIM_EMPTY_MSB                 14
#define SAND_HAL_FE_VF_PORT_ALLOC0_P0_SHIM_EMPTY_LSB                 14
#define SAND_HAL_FE_VF_PORT_ALLOC0_P0_SHIM_EMPTY_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC0_P0_SHIM_EMPTY_DEFAULT             0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC0_P0_SPI_FLOW_CTL_MASK              0x00003000U
#define SAND_HAL_FE_VF_PORT_ALLOC0_P0_SPI_FLOW_CTL_SHIFT             12
#define SAND_HAL_FE_VF_PORT_ALLOC0_P0_SPI_FLOW_CTL_MSB               13
#define SAND_HAL_FE_VF_PORT_ALLOC0_P0_SPI_FLOW_CTL_LSB               12
#define SAND_HAL_FE_VF_PORT_ALLOC0_P0_SPI_FLOW_CTL_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC0_P0_SPI_FLOW_CTL_DEFAULT           0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC0_P0_VWP_MASK                       0x00000fffU
#define SAND_HAL_FE_VF_PORT_ALLOC0_P0_VWP_SHIFT                      0
#define SAND_HAL_FE_VF_PORT_ALLOC0_P0_VWP_MSB                        11
#define SAND_HAL_FE_VF_PORT_ALLOC0_P0_VWP_LSB                        0
#define SAND_HAL_FE_VF_PORT_ALLOC0_P0_VWP_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC0_P0_VWP_DEFAULT                    0x00000000U

/* field level defines for Device: FE  Register: vf_port_alloc1 */
#define SAND_HAL_FE_VF_PORT_ALLOC1_P1_PAGE_ALLOC_MASK                0x7f000000U
#define SAND_HAL_FE_VF_PORT_ALLOC1_P1_PAGE_ALLOC_SHIFT               24
#define SAND_HAL_FE_VF_PORT_ALLOC1_P1_PAGE_ALLOC_MSB                 30
#define SAND_HAL_FE_VF_PORT_ALLOC1_P1_PAGE_ALLOC_LSB                 24
#define SAND_HAL_FE_VF_PORT_ALLOC1_P1_PAGE_ALLOC_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC1_P1_PAGE_ALLOC_DEFAULT             0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC1_P1_VRP_MASK                       0x007f0000U
#define SAND_HAL_FE_VF_PORT_ALLOC1_P1_VRP_SHIFT                      16
#define SAND_HAL_FE_VF_PORT_ALLOC1_P1_VRP_MSB                        22
#define SAND_HAL_FE_VF_PORT_ALLOC1_P1_VRP_LSB                        16
#define SAND_HAL_FE_VF_PORT_ALLOC1_P1_VRP_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC1_P1_VRP_DEFAULT                    0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC1_P1_SHIM_FULL_MASK                 0x00008000U
#define SAND_HAL_FE_VF_PORT_ALLOC1_P1_SHIM_FULL_SHIFT                15
#define SAND_HAL_FE_VF_PORT_ALLOC1_P1_SHIM_FULL_MSB                  15
#define SAND_HAL_FE_VF_PORT_ALLOC1_P1_SHIM_FULL_LSB                  15
#define SAND_HAL_FE_VF_PORT_ALLOC1_P1_SHIM_FULL_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC1_P1_SHIM_FULL_DEFAULT              0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC1_P1_SHIM_EMPTY_MASK                0x00004000U
#define SAND_HAL_FE_VF_PORT_ALLOC1_P1_SHIM_EMPTY_SHIFT               14
#define SAND_HAL_FE_VF_PORT_ALLOC1_P1_SHIM_EMPTY_MSB                 14
#define SAND_HAL_FE_VF_PORT_ALLOC1_P1_SHIM_EMPTY_LSB                 14
#define SAND_HAL_FE_VF_PORT_ALLOC1_P1_SHIM_EMPTY_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC1_P1_SHIM_EMPTY_DEFAULT             0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC1_P1_SPI_FLOW_CTL_MASK              0x00003000U
#define SAND_HAL_FE_VF_PORT_ALLOC1_P1_SPI_FLOW_CTL_SHIFT             12
#define SAND_HAL_FE_VF_PORT_ALLOC1_P1_SPI_FLOW_CTL_MSB               13
#define SAND_HAL_FE_VF_PORT_ALLOC1_P1_SPI_FLOW_CTL_LSB               12
#define SAND_HAL_FE_VF_PORT_ALLOC1_P1_SPI_FLOW_CTL_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC1_P1_SPI_FLOW_CTL_DEFAULT           0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC1_P1_VWP_MASK                       0x00000fffU
#define SAND_HAL_FE_VF_PORT_ALLOC1_P1_VWP_SHIFT                      0
#define SAND_HAL_FE_VF_PORT_ALLOC1_P1_VWP_MSB                        11
#define SAND_HAL_FE_VF_PORT_ALLOC1_P1_VWP_LSB                        0
#define SAND_HAL_FE_VF_PORT_ALLOC1_P1_VWP_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC1_P1_VWP_DEFAULT                    0x00000000U

/* field level defines for Device: FE  Register: vf_port_alloc2 */
#define SAND_HAL_FE_VF_PORT_ALLOC2_P2_PAGE_ALLOC_MASK                0x7f000000U
#define SAND_HAL_FE_VF_PORT_ALLOC2_P2_PAGE_ALLOC_SHIFT               24
#define SAND_HAL_FE_VF_PORT_ALLOC2_P2_PAGE_ALLOC_MSB                 30
#define SAND_HAL_FE_VF_PORT_ALLOC2_P2_PAGE_ALLOC_LSB                 24
#define SAND_HAL_FE_VF_PORT_ALLOC2_P2_PAGE_ALLOC_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC2_P2_PAGE_ALLOC_DEFAULT             0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC2_P2_VRP_MASK                       0x007f0000U
#define SAND_HAL_FE_VF_PORT_ALLOC2_P2_VRP_SHIFT                      16
#define SAND_HAL_FE_VF_PORT_ALLOC2_P2_VRP_MSB                        22
#define SAND_HAL_FE_VF_PORT_ALLOC2_P2_VRP_LSB                        16
#define SAND_HAL_FE_VF_PORT_ALLOC2_P2_VRP_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC2_P2_VRP_DEFAULT                    0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC2_P2_SHIM_FULL_MASK                 0x00008000U
#define SAND_HAL_FE_VF_PORT_ALLOC2_P2_SHIM_FULL_SHIFT                15
#define SAND_HAL_FE_VF_PORT_ALLOC2_P2_SHIM_FULL_MSB                  15
#define SAND_HAL_FE_VF_PORT_ALLOC2_P2_SHIM_FULL_LSB                  15
#define SAND_HAL_FE_VF_PORT_ALLOC2_P2_SHIM_FULL_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC2_P2_SHIM_FULL_DEFAULT              0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC2_P2_SHIM_EMPTY_MASK                0x00004000U
#define SAND_HAL_FE_VF_PORT_ALLOC2_P2_SHIM_EMPTY_SHIFT               14
#define SAND_HAL_FE_VF_PORT_ALLOC2_P2_SHIM_EMPTY_MSB                 14
#define SAND_HAL_FE_VF_PORT_ALLOC2_P2_SHIM_EMPTY_LSB                 14
#define SAND_HAL_FE_VF_PORT_ALLOC2_P2_SHIM_EMPTY_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC2_P2_SHIM_EMPTY_DEFAULT             0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC2_P2_SPI_FLOW_CTL_MASK              0x00003000U
#define SAND_HAL_FE_VF_PORT_ALLOC2_P2_SPI_FLOW_CTL_SHIFT             12
#define SAND_HAL_FE_VF_PORT_ALLOC2_P2_SPI_FLOW_CTL_MSB               13
#define SAND_HAL_FE_VF_PORT_ALLOC2_P2_SPI_FLOW_CTL_LSB               12
#define SAND_HAL_FE_VF_PORT_ALLOC2_P2_SPI_FLOW_CTL_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC2_P2_SPI_FLOW_CTL_DEFAULT           0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC2_P2_VWP_MASK                       0x00000fffU
#define SAND_HAL_FE_VF_PORT_ALLOC2_P2_VWP_SHIFT                      0
#define SAND_HAL_FE_VF_PORT_ALLOC2_P2_VWP_MSB                        11
#define SAND_HAL_FE_VF_PORT_ALLOC2_P2_VWP_LSB                        0
#define SAND_HAL_FE_VF_PORT_ALLOC2_P2_VWP_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC2_P2_VWP_DEFAULT                    0x00000000U

/* field level defines for Device: FE  Register: vf_port_alloc3 */
#define SAND_HAL_FE_VF_PORT_ALLOC3_P3_PAGE_ALLOC_MASK                0x7f000000U
#define SAND_HAL_FE_VF_PORT_ALLOC3_P3_PAGE_ALLOC_SHIFT               24
#define SAND_HAL_FE_VF_PORT_ALLOC3_P3_PAGE_ALLOC_MSB                 30
#define SAND_HAL_FE_VF_PORT_ALLOC3_P3_PAGE_ALLOC_LSB                 24
#define SAND_HAL_FE_VF_PORT_ALLOC3_P3_PAGE_ALLOC_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC3_P3_PAGE_ALLOC_DEFAULT             0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC3_P3_VRP_MASK                       0x007f0000U
#define SAND_HAL_FE_VF_PORT_ALLOC3_P3_VRP_SHIFT                      16
#define SAND_HAL_FE_VF_PORT_ALLOC3_P3_VRP_MSB                        22
#define SAND_HAL_FE_VF_PORT_ALLOC3_P3_VRP_LSB                        16
#define SAND_HAL_FE_VF_PORT_ALLOC3_P3_VRP_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC3_P3_VRP_DEFAULT                    0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC3_P3_SHIM_FULL_MASK                 0x00008000U
#define SAND_HAL_FE_VF_PORT_ALLOC3_P3_SHIM_FULL_SHIFT                15
#define SAND_HAL_FE_VF_PORT_ALLOC3_P3_SHIM_FULL_MSB                  15
#define SAND_HAL_FE_VF_PORT_ALLOC3_P3_SHIM_FULL_LSB                  15
#define SAND_HAL_FE_VF_PORT_ALLOC3_P3_SHIM_FULL_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC3_P3_SHIM_FULL_DEFAULT              0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC3_P3_SHIM_EMPTY_MASK                0x00004000U
#define SAND_HAL_FE_VF_PORT_ALLOC3_P3_SHIM_EMPTY_SHIFT               14
#define SAND_HAL_FE_VF_PORT_ALLOC3_P3_SHIM_EMPTY_MSB                 14
#define SAND_HAL_FE_VF_PORT_ALLOC3_P3_SHIM_EMPTY_LSB                 14
#define SAND_HAL_FE_VF_PORT_ALLOC3_P3_SHIM_EMPTY_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC3_P3_SHIM_EMPTY_DEFAULT             0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC3_P3_SPI_FLOW_CTL_MASK              0x00003000U
#define SAND_HAL_FE_VF_PORT_ALLOC3_P3_SPI_FLOW_CTL_SHIFT             12
#define SAND_HAL_FE_VF_PORT_ALLOC3_P3_SPI_FLOW_CTL_MSB               13
#define SAND_HAL_FE_VF_PORT_ALLOC3_P3_SPI_FLOW_CTL_LSB               12
#define SAND_HAL_FE_VF_PORT_ALLOC3_P3_SPI_FLOW_CTL_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC3_P3_SPI_FLOW_CTL_DEFAULT           0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC3_P3_VWP_MASK                       0x00000fffU
#define SAND_HAL_FE_VF_PORT_ALLOC3_P3_VWP_SHIFT                      0
#define SAND_HAL_FE_VF_PORT_ALLOC3_P3_VWP_MSB                        11
#define SAND_HAL_FE_VF_PORT_ALLOC3_P3_VWP_LSB                        0
#define SAND_HAL_FE_VF_PORT_ALLOC3_P3_VWP_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC3_P3_VWP_DEFAULT                    0x00000000U

/* field level defines for Device: FE  Register: vf_port_alloc4 */
#define SAND_HAL_FE_VF_PORT_ALLOC4_P4_PAGE_ALLOC_MASK                0x7f000000U
#define SAND_HAL_FE_VF_PORT_ALLOC4_P4_PAGE_ALLOC_SHIFT               24
#define SAND_HAL_FE_VF_PORT_ALLOC4_P4_PAGE_ALLOC_MSB                 30
#define SAND_HAL_FE_VF_PORT_ALLOC4_P4_PAGE_ALLOC_LSB                 24
#define SAND_HAL_FE_VF_PORT_ALLOC4_P4_PAGE_ALLOC_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC4_P4_PAGE_ALLOC_DEFAULT             0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC4_P4_VRP_MASK                       0x007f0000U
#define SAND_HAL_FE_VF_PORT_ALLOC4_P4_VRP_SHIFT                      16
#define SAND_HAL_FE_VF_PORT_ALLOC4_P4_VRP_MSB                        22
#define SAND_HAL_FE_VF_PORT_ALLOC4_P4_VRP_LSB                        16
#define SAND_HAL_FE_VF_PORT_ALLOC4_P4_VRP_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC4_P4_VRP_DEFAULT                    0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC4_P4_SHIM_FULL_MASK                 0x00008000U
#define SAND_HAL_FE_VF_PORT_ALLOC4_P4_SHIM_FULL_SHIFT                15
#define SAND_HAL_FE_VF_PORT_ALLOC4_P4_SHIM_FULL_MSB                  15
#define SAND_HAL_FE_VF_PORT_ALLOC4_P4_SHIM_FULL_LSB                  15
#define SAND_HAL_FE_VF_PORT_ALLOC4_P4_SHIM_FULL_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC4_P4_SHIM_FULL_DEFAULT              0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC4_P4_SHIM_EMPTY_MASK                0x00004000U
#define SAND_HAL_FE_VF_PORT_ALLOC4_P4_SHIM_EMPTY_SHIFT               14
#define SAND_HAL_FE_VF_PORT_ALLOC4_P4_SHIM_EMPTY_MSB                 14
#define SAND_HAL_FE_VF_PORT_ALLOC4_P4_SHIM_EMPTY_LSB                 14
#define SAND_HAL_FE_VF_PORT_ALLOC4_P4_SHIM_EMPTY_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC4_P4_SHIM_EMPTY_DEFAULT             0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC4_P4_SPI_FLOW_CTL_MASK              0x00003000U
#define SAND_HAL_FE_VF_PORT_ALLOC4_P4_SPI_FLOW_CTL_SHIFT             12
#define SAND_HAL_FE_VF_PORT_ALLOC4_P4_SPI_FLOW_CTL_MSB               13
#define SAND_HAL_FE_VF_PORT_ALLOC4_P4_SPI_FLOW_CTL_LSB               12
#define SAND_HAL_FE_VF_PORT_ALLOC4_P4_SPI_FLOW_CTL_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC4_P4_SPI_FLOW_CTL_DEFAULT           0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC4_P4_VWP_MASK                       0x00000fffU
#define SAND_HAL_FE_VF_PORT_ALLOC4_P4_VWP_SHIFT                      0
#define SAND_HAL_FE_VF_PORT_ALLOC4_P4_VWP_MSB                        11
#define SAND_HAL_FE_VF_PORT_ALLOC4_P4_VWP_LSB                        0
#define SAND_HAL_FE_VF_PORT_ALLOC4_P4_VWP_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC4_P4_VWP_DEFAULT                    0x00000000U

/* field level defines for Device: FE  Register: vf_port_alloc5 */
#define SAND_HAL_FE_VF_PORT_ALLOC5_P5_PAGE_ALLOC_MASK                0x7f000000U
#define SAND_HAL_FE_VF_PORT_ALLOC5_P5_PAGE_ALLOC_SHIFT               24
#define SAND_HAL_FE_VF_PORT_ALLOC5_P5_PAGE_ALLOC_MSB                 30
#define SAND_HAL_FE_VF_PORT_ALLOC5_P5_PAGE_ALLOC_LSB                 24
#define SAND_HAL_FE_VF_PORT_ALLOC5_P5_PAGE_ALLOC_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC5_P5_PAGE_ALLOC_DEFAULT             0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC5_P5_VRP_MASK                       0x007f0000U
#define SAND_HAL_FE_VF_PORT_ALLOC5_P5_VRP_SHIFT                      16
#define SAND_HAL_FE_VF_PORT_ALLOC5_P5_VRP_MSB                        22
#define SAND_HAL_FE_VF_PORT_ALLOC5_P5_VRP_LSB                        16
#define SAND_HAL_FE_VF_PORT_ALLOC5_P5_VRP_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC5_P5_VRP_DEFAULT                    0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC5_P5_SHIM_FULL_MASK                 0x00008000U
#define SAND_HAL_FE_VF_PORT_ALLOC5_P5_SHIM_FULL_SHIFT                15
#define SAND_HAL_FE_VF_PORT_ALLOC5_P5_SHIM_FULL_MSB                  15
#define SAND_HAL_FE_VF_PORT_ALLOC5_P5_SHIM_FULL_LSB                  15
#define SAND_HAL_FE_VF_PORT_ALLOC5_P5_SHIM_FULL_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC5_P5_SHIM_FULL_DEFAULT              0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC5_P5_SHIM_EMPTY_MASK                0x00004000U
#define SAND_HAL_FE_VF_PORT_ALLOC5_P5_SHIM_EMPTY_SHIFT               14
#define SAND_HAL_FE_VF_PORT_ALLOC5_P5_SHIM_EMPTY_MSB                 14
#define SAND_HAL_FE_VF_PORT_ALLOC5_P5_SHIM_EMPTY_LSB                 14
#define SAND_HAL_FE_VF_PORT_ALLOC5_P5_SHIM_EMPTY_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC5_P5_SHIM_EMPTY_DEFAULT             0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC5_P5_SPI_FLOW_CTL_MASK              0x00003000U
#define SAND_HAL_FE_VF_PORT_ALLOC5_P5_SPI_FLOW_CTL_SHIFT             12
#define SAND_HAL_FE_VF_PORT_ALLOC5_P5_SPI_FLOW_CTL_MSB               13
#define SAND_HAL_FE_VF_PORT_ALLOC5_P5_SPI_FLOW_CTL_LSB               12
#define SAND_HAL_FE_VF_PORT_ALLOC5_P5_SPI_FLOW_CTL_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC5_P5_SPI_FLOW_CTL_DEFAULT           0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC5_P5_VWP_MASK                       0x00000fffU
#define SAND_HAL_FE_VF_PORT_ALLOC5_P5_VWP_SHIFT                      0
#define SAND_HAL_FE_VF_PORT_ALLOC5_P5_VWP_MSB                        11
#define SAND_HAL_FE_VF_PORT_ALLOC5_P5_VWP_LSB                        0
#define SAND_HAL_FE_VF_PORT_ALLOC5_P5_VWP_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC5_P5_VWP_DEFAULT                    0x00000000U

/* field level defines for Device: FE  Register: vf_port_alloc6 */
#define SAND_HAL_FE_VF_PORT_ALLOC6_P6_PAGE_ALLOC_MASK                0x7f000000U
#define SAND_HAL_FE_VF_PORT_ALLOC6_P6_PAGE_ALLOC_SHIFT               24
#define SAND_HAL_FE_VF_PORT_ALLOC6_P6_PAGE_ALLOC_MSB                 30
#define SAND_HAL_FE_VF_PORT_ALLOC6_P6_PAGE_ALLOC_LSB                 24
#define SAND_HAL_FE_VF_PORT_ALLOC6_P6_PAGE_ALLOC_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC6_P6_PAGE_ALLOC_DEFAULT             0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC6_P6_VRP_MASK                       0x007f0000U
#define SAND_HAL_FE_VF_PORT_ALLOC6_P6_VRP_SHIFT                      16
#define SAND_HAL_FE_VF_PORT_ALLOC6_P6_VRP_MSB                        22
#define SAND_HAL_FE_VF_PORT_ALLOC6_P6_VRP_LSB                        16
#define SAND_HAL_FE_VF_PORT_ALLOC6_P6_VRP_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC6_P6_VRP_DEFAULT                    0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC6_P6_SHIM_FULL_MASK                 0x00008000U
#define SAND_HAL_FE_VF_PORT_ALLOC6_P6_SHIM_FULL_SHIFT                15
#define SAND_HAL_FE_VF_PORT_ALLOC6_P6_SHIM_FULL_MSB                  15
#define SAND_HAL_FE_VF_PORT_ALLOC6_P6_SHIM_FULL_LSB                  15
#define SAND_HAL_FE_VF_PORT_ALLOC6_P6_SHIM_FULL_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC6_P6_SHIM_FULL_DEFAULT              0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC6_P6_SHIM_EMPTY_MASK                0x00004000U
#define SAND_HAL_FE_VF_PORT_ALLOC6_P6_SHIM_EMPTY_SHIFT               14
#define SAND_HAL_FE_VF_PORT_ALLOC6_P6_SHIM_EMPTY_MSB                 14
#define SAND_HAL_FE_VF_PORT_ALLOC6_P6_SHIM_EMPTY_LSB                 14
#define SAND_HAL_FE_VF_PORT_ALLOC6_P6_SHIM_EMPTY_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC6_P6_SHIM_EMPTY_DEFAULT             0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC6_P6_SPI_FLOW_CTL_MASK              0x00003000U
#define SAND_HAL_FE_VF_PORT_ALLOC6_P6_SPI_FLOW_CTL_SHIFT             12
#define SAND_HAL_FE_VF_PORT_ALLOC6_P6_SPI_FLOW_CTL_MSB               13
#define SAND_HAL_FE_VF_PORT_ALLOC6_P6_SPI_FLOW_CTL_LSB               12
#define SAND_HAL_FE_VF_PORT_ALLOC6_P6_SPI_FLOW_CTL_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC6_P6_SPI_FLOW_CTL_DEFAULT           0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC6_P6_VWP_MASK                       0x00000fffU
#define SAND_HAL_FE_VF_PORT_ALLOC6_P6_VWP_SHIFT                      0
#define SAND_HAL_FE_VF_PORT_ALLOC6_P6_VWP_MSB                        11
#define SAND_HAL_FE_VF_PORT_ALLOC6_P6_VWP_LSB                        0
#define SAND_HAL_FE_VF_PORT_ALLOC6_P6_VWP_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC6_P6_VWP_DEFAULT                    0x00000000U

/* field level defines for Device: FE  Register: vf_port_alloc7 */
#define SAND_HAL_FE_VF_PORT_ALLOC7_P7_PAGE_ALLOC_MASK                0x7f000000U
#define SAND_HAL_FE_VF_PORT_ALLOC7_P7_PAGE_ALLOC_SHIFT               24
#define SAND_HAL_FE_VF_PORT_ALLOC7_P7_PAGE_ALLOC_MSB                 30
#define SAND_HAL_FE_VF_PORT_ALLOC7_P7_PAGE_ALLOC_LSB                 24
#define SAND_HAL_FE_VF_PORT_ALLOC7_P7_PAGE_ALLOC_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC7_P7_PAGE_ALLOC_DEFAULT             0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC7_P7_VRP_MASK                       0x007f0000U
#define SAND_HAL_FE_VF_PORT_ALLOC7_P7_VRP_SHIFT                      16
#define SAND_HAL_FE_VF_PORT_ALLOC7_P7_VRP_MSB                        22
#define SAND_HAL_FE_VF_PORT_ALLOC7_P7_VRP_LSB                        16
#define SAND_HAL_FE_VF_PORT_ALLOC7_P7_VRP_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC7_P7_VRP_DEFAULT                    0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC7_P7_SHIM_FULL_MASK                 0x00008000U
#define SAND_HAL_FE_VF_PORT_ALLOC7_P7_SHIM_FULL_SHIFT                15
#define SAND_HAL_FE_VF_PORT_ALLOC7_P7_SHIM_FULL_MSB                  15
#define SAND_HAL_FE_VF_PORT_ALLOC7_P7_SHIM_FULL_LSB                  15
#define SAND_HAL_FE_VF_PORT_ALLOC7_P7_SHIM_FULL_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC7_P7_SHIM_FULL_DEFAULT              0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC7_P7_SHIM_EMPTY_MASK                0x00004000U
#define SAND_HAL_FE_VF_PORT_ALLOC7_P7_SHIM_EMPTY_SHIFT               14
#define SAND_HAL_FE_VF_PORT_ALLOC7_P7_SHIM_EMPTY_MSB                 14
#define SAND_HAL_FE_VF_PORT_ALLOC7_P7_SHIM_EMPTY_LSB                 14
#define SAND_HAL_FE_VF_PORT_ALLOC7_P7_SHIM_EMPTY_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC7_P7_SHIM_EMPTY_DEFAULT             0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC7_P7_SPI_FLOW_CTL_MASK              0x00003000U
#define SAND_HAL_FE_VF_PORT_ALLOC7_P7_SPI_FLOW_CTL_SHIFT             12
#define SAND_HAL_FE_VF_PORT_ALLOC7_P7_SPI_FLOW_CTL_MSB               13
#define SAND_HAL_FE_VF_PORT_ALLOC7_P7_SPI_FLOW_CTL_LSB               12
#define SAND_HAL_FE_VF_PORT_ALLOC7_P7_SPI_FLOW_CTL_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC7_P7_SPI_FLOW_CTL_DEFAULT           0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC7_P7_VWP_MASK                       0x00000fffU
#define SAND_HAL_FE_VF_PORT_ALLOC7_P7_VWP_SHIFT                      0
#define SAND_HAL_FE_VF_PORT_ALLOC7_P7_VWP_MSB                        11
#define SAND_HAL_FE_VF_PORT_ALLOC7_P7_VWP_LSB                        0
#define SAND_HAL_FE_VF_PORT_ALLOC7_P7_VWP_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC7_P7_VWP_DEFAULT                    0x00000000U

/* field level defines for Device: FE  Register: vf_port_alloc8 */
#define SAND_HAL_FE_VF_PORT_ALLOC8_P8_PAGE_ALLOC_MASK                0x7f000000U
#define SAND_HAL_FE_VF_PORT_ALLOC8_P8_PAGE_ALLOC_SHIFT               24
#define SAND_HAL_FE_VF_PORT_ALLOC8_P8_PAGE_ALLOC_MSB                 30
#define SAND_HAL_FE_VF_PORT_ALLOC8_P8_PAGE_ALLOC_LSB                 24
#define SAND_HAL_FE_VF_PORT_ALLOC8_P8_PAGE_ALLOC_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC8_P8_PAGE_ALLOC_DEFAULT             0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC8_P8_VRP_MASK                       0x007f0000U
#define SAND_HAL_FE_VF_PORT_ALLOC8_P8_VRP_SHIFT                      16
#define SAND_HAL_FE_VF_PORT_ALLOC8_P8_VRP_MSB                        22
#define SAND_HAL_FE_VF_PORT_ALLOC8_P8_VRP_LSB                        16
#define SAND_HAL_FE_VF_PORT_ALLOC8_P8_VRP_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC8_P8_VRP_DEFAULT                    0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC8_P8_SHIM_FULL_MASK                 0x00008000U
#define SAND_HAL_FE_VF_PORT_ALLOC8_P8_SHIM_FULL_SHIFT                15
#define SAND_HAL_FE_VF_PORT_ALLOC8_P8_SHIM_FULL_MSB                  15
#define SAND_HAL_FE_VF_PORT_ALLOC8_P8_SHIM_FULL_LSB                  15
#define SAND_HAL_FE_VF_PORT_ALLOC8_P8_SHIM_FULL_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC8_P8_SHIM_FULL_DEFAULT              0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC8_P8_SHIM_EMPTY_MASK                0x00004000U
#define SAND_HAL_FE_VF_PORT_ALLOC8_P8_SHIM_EMPTY_SHIFT               14
#define SAND_HAL_FE_VF_PORT_ALLOC8_P8_SHIM_EMPTY_MSB                 14
#define SAND_HAL_FE_VF_PORT_ALLOC8_P8_SHIM_EMPTY_LSB                 14
#define SAND_HAL_FE_VF_PORT_ALLOC8_P8_SHIM_EMPTY_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC8_P8_SHIM_EMPTY_DEFAULT             0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC8_P8_SPI_FLOW_CTL_MASK              0x00003000U
#define SAND_HAL_FE_VF_PORT_ALLOC8_P8_SPI_FLOW_CTL_SHIFT             12
#define SAND_HAL_FE_VF_PORT_ALLOC8_P8_SPI_FLOW_CTL_MSB               13
#define SAND_HAL_FE_VF_PORT_ALLOC8_P8_SPI_FLOW_CTL_LSB               12
#define SAND_HAL_FE_VF_PORT_ALLOC8_P8_SPI_FLOW_CTL_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC8_P8_SPI_FLOW_CTL_DEFAULT           0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC8_P8_VWP_MASK                       0x00000fffU
#define SAND_HAL_FE_VF_PORT_ALLOC8_P8_VWP_SHIFT                      0
#define SAND_HAL_FE_VF_PORT_ALLOC8_P8_VWP_MSB                        11
#define SAND_HAL_FE_VF_PORT_ALLOC8_P8_VWP_LSB                        0
#define SAND_HAL_FE_VF_PORT_ALLOC8_P8_VWP_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC8_P8_VWP_DEFAULT                    0x00000000U

/* field level defines for Device: FE  Register: vf_port_alloc9 */
#define SAND_HAL_FE_VF_PORT_ALLOC9_P9_PAGE_ALLOC_MASK                0x7f000000U
#define SAND_HAL_FE_VF_PORT_ALLOC9_P9_PAGE_ALLOC_SHIFT               24
#define SAND_HAL_FE_VF_PORT_ALLOC9_P9_PAGE_ALLOC_MSB                 30
#define SAND_HAL_FE_VF_PORT_ALLOC9_P9_PAGE_ALLOC_LSB                 24
#define SAND_HAL_FE_VF_PORT_ALLOC9_P9_PAGE_ALLOC_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC9_P9_PAGE_ALLOC_DEFAULT             0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC9_P9_VRP_MASK                       0x007f0000U
#define SAND_HAL_FE_VF_PORT_ALLOC9_P9_VRP_SHIFT                      16
#define SAND_HAL_FE_VF_PORT_ALLOC9_P9_VRP_MSB                        22
#define SAND_HAL_FE_VF_PORT_ALLOC9_P9_VRP_LSB                        16
#define SAND_HAL_FE_VF_PORT_ALLOC9_P9_VRP_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC9_P9_VRP_DEFAULT                    0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC9_P9_SHIM_FULL_MASK                 0x00008000U
#define SAND_HAL_FE_VF_PORT_ALLOC9_P9_SHIM_FULL_SHIFT                15
#define SAND_HAL_FE_VF_PORT_ALLOC9_P9_SHIM_FULL_MSB                  15
#define SAND_HAL_FE_VF_PORT_ALLOC9_P9_SHIM_FULL_LSB                  15
#define SAND_HAL_FE_VF_PORT_ALLOC9_P9_SHIM_FULL_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC9_P9_SHIM_FULL_DEFAULT              0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC9_P9_SHIM_EMPTY_MASK                0x00004000U
#define SAND_HAL_FE_VF_PORT_ALLOC9_P9_SHIM_EMPTY_SHIFT               14
#define SAND_HAL_FE_VF_PORT_ALLOC9_P9_SHIM_EMPTY_MSB                 14
#define SAND_HAL_FE_VF_PORT_ALLOC9_P9_SHIM_EMPTY_LSB                 14
#define SAND_HAL_FE_VF_PORT_ALLOC9_P9_SHIM_EMPTY_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC9_P9_SHIM_EMPTY_DEFAULT             0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC9_P9_SPI_FLOW_CTL_MASK              0x00003000U
#define SAND_HAL_FE_VF_PORT_ALLOC9_P9_SPI_FLOW_CTL_SHIFT             12
#define SAND_HAL_FE_VF_PORT_ALLOC9_P9_SPI_FLOW_CTL_MSB               13
#define SAND_HAL_FE_VF_PORT_ALLOC9_P9_SPI_FLOW_CTL_LSB               12
#define SAND_HAL_FE_VF_PORT_ALLOC9_P9_SPI_FLOW_CTL_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC9_P9_SPI_FLOW_CTL_DEFAULT           0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC9_P9_VWP_MASK                       0x00000fffU
#define SAND_HAL_FE_VF_PORT_ALLOC9_P9_VWP_SHIFT                      0
#define SAND_HAL_FE_VF_PORT_ALLOC9_P9_VWP_MSB                        11
#define SAND_HAL_FE_VF_PORT_ALLOC9_P9_VWP_LSB                        0
#define SAND_HAL_FE_VF_PORT_ALLOC9_P9_VWP_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC9_P9_VWP_DEFAULT                    0x00000000U

/* field level defines for Device: FE  Register: vf_port_alloc10 */
#define SAND_HAL_FE_VF_PORT_ALLOC10_P10_PAGE_ALLOC_MASK              0x7f000000U
#define SAND_HAL_FE_VF_PORT_ALLOC10_P10_PAGE_ALLOC_SHIFT             24
#define SAND_HAL_FE_VF_PORT_ALLOC10_P10_PAGE_ALLOC_MSB               30
#define SAND_HAL_FE_VF_PORT_ALLOC10_P10_PAGE_ALLOC_LSB               24
#define SAND_HAL_FE_VF_PORT_ALLOC10_P10_PAGE_ALLOC_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC10_P10_PAGE_ALLOC_DEFAULT           0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC10_P10_VRP_MASK                     0x007f0000U
#define SAND_HAL_FE_VF_PORT_ALLOC10_P10_VRP_SHIFT                    16
#define SAND_HAL_FE_VF_PORT_ALLOC10_P10_VRP_MSB                      22
#define SAND_HAL_FE_VF_PORT_ALLOC10_P10_VRP_LSB                      16
#define SAND_HAL_FE_VF_PORT_ALLOC10_P10_VRP_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC10_P10_VRP_DEFAULT                  0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC10_P10_SHIM_FULL_MASK               0x00008000U
#define SAND_HAL_FE_VF_PORT_ALLOC10_P10_SHIM_FULL_SHIFT              15
#define SAND_HAL_FE_VF_PORT_ALLOC10_P10_SHIM_FULL_MSB                15
#define SAND_HAL_FE_VF_PORT_ALLOC10_P10_SHIM_FULL_LSB                15
#define SAND_HAL_FE_VF_PORT_ALLOC10_P10_SHIM_FULL_TYPE               (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC10_P10_SHIM_FULL_DEFAULT            0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC10_P10_SHIM_EMPTY_MASK              0x00004000U
#define SAND_HAL_FE_VF_PORT_ALLOC10_P10_SHIM_EMPTY_SHIFT             14
#define SAND_HAL_FE_VF_PORT_ALLOC10_P10_SHIM_EMPTY_MSB               14
#define SAND_HAL_FE_VF_PORT_ALLOC10_P10_SHIM_EMPTY_LSB               14
#define SAND_HAL_FE_VF_PORT_ALLOC10_P10_SHIM_EMPTY_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC10_P10_SHIM_EMPTY_DEFAULT           0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC10_P10_SPI_FLOW_CTL_MASK            0x00003000U
#define SAND_HAL_FE_VF_PORT_ALLOC10_P10_SPI_FLOW_CTL_SHIFT           12
#define SAND_HAL_FE_VF_PORT_ALLOC10_P10_SPI_FLOW_CTL_MSB             13
#define SAND_HAL_FE_VF_PORT_ALLOC10_P10_SPI_FLOW_CTL_LSB             12
#define SAND_HAL_FE_VF_PORT_ALLOC10_P10_SPI_FLOW_CTL_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC10_P10_SPI_FLOW_CTL_DEFAULT         0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC10_P10_VWP_MASK                     0x00000fffU
#define SAND_HAL_FE_VF_PORT_ALLOC10_P10_VWP_SHIFT                    0
#define SAND_HAL_FE_VF_PORT_ALLOC10_P10_VWP_MSB                      11
#define SAND_HAL_FE_VF_PORT_ALLOC10_P10_VWP_LSB                      0
#define SAND_HAL_FE_VF_PORT_ALLOC10_P10_VWP_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC10_P10_VWP_DEFAULT                  0x00000000U

/* field level defines for Device: FE  Register: vf_port_alloc11 */
#define SAND_HAL_FE_VF_PORT_ALLOC11_P11_PAGE_ALLOC_MASK              0x7f000000U
#define SAND_HAL_FE_VF_PORT_ALLOC11_P11_PAGE_ALLOC_SHIFT             24
#define SAND_HAL_FE_VF_PORT_ALLOC11_P11_PAGE_ALLOC_MSB               30
#define SAND_HAL_FE_VF_PORT_ALLOC11_P11_PAGE_ALLOC_LSB               24
#define SAND_HAL_FE_VF_PORT_ALLOC11_P11_PAGE_ALLOC_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC11_P11_PAGE_ALLOC_DEFAULT           0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC11_P11_VRP_MASK                     0x007f0000U
#define SAND_HAL_FE_VF_PORT_ALLOC11_P11_VRP_SHIFT                    16
#define SAND_HAL_FE_VF_PORT_ALLOC11_P11_VRP_MSB                      22
#define SAND_HAL_FE_VF_PORT_ALLOC11_P11_VRP_LSB                      16
#define SAND_HAL_FE_VF_PORT_ALLOC11_P11_VRP_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC11_P11_VRP_DEFAULT                  0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC11_P11_SHIM_FULL_MASK               0x00008000U
#define SAND_HAL_FE_VF_PORT_ALLOC11_P11_SHIM_FULL_SHIFT              15
#define SAND_HAL_FE_VF_PORT_ALLOC11_P11_SHIM_FULL_MSB                15
#define SAND_HAL_FE_VF_PORT_ALLOC11_P11_SHIM_FULL_LSB                15
#define SAND_HAL_FE_VF_PORT_ALLOC11_P11_SHIM_FULL_TYPE               (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC11_P11_SHIM_FULL_DEFAULT            0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC11_P11_SHIM_EMPTY_MASK              0x00004000U
#define SAND_HAL_FE_VF_PORT_ALLOC11_P11_SHIM_EMPTY_SHIFT             14
#define SAND_HAL_FE_VF_PORT_ALLOC11_P11_SHIM_EMPTY_MSB               14
#define SAND_HAL_FE_VF_PORT_ALLOC11_P11_SHIM_EMPTY_LSB               14
#define SAND_HAL_FE_VF_PORT_ALLOC11_P11_SHIM_EMPTY_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC11_P11_SHIM_EMPTY_DEFAULT           0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC11_P11_SPI_FLOW_CTL_MASK            0x00003000U
#define SAND_HAL_FE_VF_PORT_ALLOC11_P11_SPI_FLOW_CTL_SHIFT           12
#define SAND_HAL_FE_VF_PORT_ALLOC11_P11_SPI_FLOW_CTL_MSB             13
#define SAND_HAL_FE_VF_PORT_ALLOC11_P11_SPI_FLOW_CTL_LSB             12
#define SAND_HAL_FE_VF_PORT_ALLOC11_P11_SPI_FLOW_CTL_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC11_P11_SPI_FLOW_CTL_DEFAULT         0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC11_P11_VWP_MASK                     0x00000fffU
#define SAND_HAL_FE_VF_PORT_ALLOC11_P11_VWP_SHIFT                    0
#define SAND_HAL_FE_VF_PORT_ALLOC11_P11_VWP_MSB                      11
#define SAND_HAL_FE_VF_PORT_ALLOC11_P11_VWP_LSB                      0
#define SAND_HAL_FE_VF_PORT_ALLOC11_P11_VWP_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC11_P11_VWP_DEFAULT                  0x00000000U

/* field level defines for Device: FE  Register: vf_port_alloc12 */
#define SAND_HAL_FE_VF_PORT_ALLOC12_P12_PAGE_ALLOC_MASK              0x7f000000U
#define SAND_HAL_FE_VF_PORT_ALLOC12_P12_PAGE_ALLOC_SHIFT             24
#define SAND_HAL_FE_VF_PORT_ALLOC12_P12_PAGE_ALLOC_MSB               30
#define SAND_HAL_FE_VF_PORT_ALLOC12_P12_PAGE_ALLOC_LSB               24
#define SAND_HAL_FE_VF_PORT_ALLOC12_P12_PAGE_ALLOC_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC12_P12_PAGE_ALLOC_DEFAULT           0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC12_P12_VRP_MASK                     0x007f0000U
#define SAND_HAL_FE_VF_PORT_ALLOC12_P12_VRP_SHIFT                    16
#define SAND_HAL_FE_VF_PORT_ALLOC12_P12_VRP_MSB                      22
#define SAND_HAL_FE_VF_PORT_ALLOC12_P12_VRP_LSB                      16
#define SAND_HAL_FE_VF_PORT_ALLOC12_P12_VRP_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC12_P12_VRP_DEFAULT                  0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC12_P12_SHIM_FULL_MASK               0x00008000U
#define SAND_HAL_FE_VF_PORT_ALLOC12_P12_SHIM_FULL_SHIFT              15
#define SAND_HAL_FE_VF_PORT_ALLOC12_P12_SHIM_FULL_MSB                15
#define SAND_HAL_FE_VF_PORT_ALLOC12_P12_SHIM_FULL_LSB                15
#define SAND_HAL_FE_VF_PORT_ALLOC12_P12_SHIM_FULL_TYPE               (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC12_P12_SHIM_FULL_DEFAULT            0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC12_P12_SHIM_EMPTY_MASK              0x00004000U
#define SAND_HAL_FE_VF_PORT_ALLOC12_P12_SHIM_EMPTY_SHIFT             14
#define SAND_HAL_FE_VF_PORT_ALLOC12_P12_SHIM_EMPTY_MSB               14
#define SAND_HAL_FE_VF_PORT_ALLOC12_P12_SHIM_EMPTY_LSB               14
#define SAND_HAL_FE_VF_PORT_ALLOC12_P12_SHIM_EMPTY_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC12_P12_SHIM_EMPTY_DEFAULT           0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC12_P12_SPI_FLOW_CTL_MASK            0x00003000U
#define SAND_HAL_FE_VF_PORT_ALLOC12_P12_SPI_FLOW_CTL_SHIFT           12
#define SAND_HAL_FE_VF_PORT_ALLOC12_P12_SPI_FLOW_CTL_MSB             13
#define SAND_HAL_FE_VF_PORT_ALLOC12_P12_SPI_FLOW_CTL_LSB             12
#define SAND_HAL_FE_VF_PORT_ALLOC12_P12_SPI_FLOW_CTL_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC12_P12_SPI_FLOW_CTL_DEFAULT         0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC12_P12_VWP_MASK                     0x00000fffU
#define SAND_HAL_FE_VF_PORT_ALLOC12_P12_VWP_SHIFT                    0
#define SAND_HAL_FE_VF_PORT_ALLOC12_P12_VWP_MSB                      11
#define SAND_HAL_FE_VF_PORT_ALLOC12_P12_VWP_LSB                      0
#define SAND_HAL_FE_VF_PORT_ALLOC12_P12_VWP_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC12_P12_VWP_DEFAULT                  0x00000000U

/* field level defines for Device: FE  Register: vf_port_alloc13 */
#define SAND_HAL_FE_VF_PORT_ALLOC13_P13_PAGE_ALLOC_MASK              0x7f000000U
#define SAND_HAL_FE_VF_PORT_ALLOC13_P13_PAGE_ALLOC_SHIFT             24
#define SAND_HAL_FE_VF_PORT_ALLOC13_P13_PAGE_ALLOC_MSB               30
#define SAND_HAL_FE_VF_PORT_ALLOC13_P13_PAGE_ALLOC_LSB               24
#define SAND_HAL_FE_VF_PORT_ALLOC13_P13_PAGE_ALLOC_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC13_P13_PAGE_ALLOC_DEFAULT           0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC13_P13_VRP_MASK                     0x007f0000U
#define SAND_HAL_FE_VF_PORT_ALLOC13_P13_VRP_SHIFT                    16
#define SAND_HAL_FE_VF_PORT_ALLOC13_P13_VRP_MSB                      22
#define SAND_HAL_FE_VF_PORT_ALLOC13_P13_VRP_LSB                      16
#define SAND_HAL_FE_VF_PORT_ALLOC13_P13_VRP_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC13_P13_VRP_DEFAULT                  0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC13_P13_SHIM_FULL_MASK               0x00008000U
#define SAND_HAL_FE_VF_PORT_ALLOC13_P13_SHIM_FULL_SHIFT              15
#define SAND_HAL_FE_VF_PORT_ALLOC13_P13_SHIM_FULL_MSB                15
#define SAND_HAL_FE_VF_PORT_ALLOC13_P13_SHIM_FULL_LSB                15
#define SAND_HAL_FE_VF_PORT_ALLOC13_P13_SHIM_FULL_TYPE               (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC13_P13_SHIM_FULL_DEFAULT            0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC13_P13_SHIM_EMPTY_MASK              0x00004000U
#define SAND_HAL_FE_VF_PORT_ALLOC13_P13_SHIM_EMPTY_SHIFT             14
#define SAND_HAL_FE_VF_PORT_ALLOC13_P13_SHIM_EMPTY_MSB               14
#define SAND_HAL_FE_VF_PORT_ALLOC13_P13_SHIM_EMPTY_LSB               14
#define SAND_HAL_FE_VF_PORT_ALLOC13_P13_SHIM_EMPTY_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC13_P13_SHIM_EMPTY_DEFAULT           0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC13_P13_SPI_FLOW_CTL_MASK            0x00003000U
#define SAND_HAL_FE_VF_PORT_ALLOC13_P13_SPI_FLOW_CTL_SHIFT           12
#define SAND_HAL_FE_VF_PORT_ALLOC13_P13_SPI_FLOW_CTL_MSB             13
#define SAND_HAL_FE_VF_PORT_ALLOC13_P13_SPI_FLOW_CTL_LSB             12
#define SAND_HAL_FE_VF_PORT_ALLOC13_P13_SPI_FLOW_CTL_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC13_P13_SPI_FLOW_CTL_DEFAULT         0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC13_P13_VWP_MASK                     0x00000fffU
#define SAND_HAL_FE_VF_PORT_ALLOC13_P13_VWP_SHIFT                    0
#define SAND_HAL_FE_VF_PORT_ALLOC13_P13_VWP_MSB                      11
#define SAND_HAL_FE_VF_PORT_ALLOC13_P13_VWP_LSB                      0
#define SAND_HAL_FE_VF_PORT_ALLOC13_P13_VWP_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC13_P13_VWP_DEFAULT                  0x00000000U

/* field level defines for Device: FE  Register: vf_port_alloc14 */
#define SAND_HAL_FE_VF_PORT_ALLOC14_P14_PAGE_ALLOC_MASK              0x7f000000U
#define SAND_HAL_FE_VF_PORT_ALLOC14_P14_PAGE_ALLOC_SHIFT             24
#define SAND_HAL_FE_VF_PORT_ALLOC14_P14_PAGE_ALLOC_MSB               30
#define SAND_HAL_FE_VF_PORT_ALLOC14_P14_PAGE_ALLOC_LSB               24
#define SAND_HAL_FE_VF_PORT_ALLOC14_P14_PAGE_ALLOC_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC14_P14_PAGE_ALLOC_DEFAULT           0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC14_P14_VRP_MASK                     0x007f0000U
#define SAND_HAL_FE_VF_PORT_ALLOC14_P14_VRP_SHIFT                    16
#define SAND_HAL_FE_VF_PORT_ALLOC14_P14_VRP_MSB                      22
#define SAND_HAL_FE_VF_PORT_ALLOC14_P14_VRP_LSB                      16
#define SAND_HAL_FE_VF_PORT_ALLOC14_P14_VRP_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC14_P14_VRP_DEFAULT                  0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC14_P14_SHIM_FULL_MASK               0x00008000U
#define SAND_HAL_FE_VF_PORT_ALLOC14_P14_SHIM_FULL_SHIFT              15
#define SAND_HAL_FE_VF_PORT_ALLOC14_P14_SHIM_FULL_MSB                15
#define SAND_HAL_FE_VF_PORT_ALLOC14_P14_SHIM_FULL_LSB                15
#define SAND_HAL_FE_VF_PORT_ALLOC14_P14_SHIM_FULL_TYPE               (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC14_P14_SHIM_FULL_DEFAULT            0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC14_P14_SHIM_EMPTY_MASK              0x00004000U
#define SAND_HAL_FE_VF_PORT_ALLOC14_P14_SHIM_EMPTY_SHIFT             14
#define SAND_HAL_FE_VF_PORT_ALLOC14_P14_SHIM_EMPTY_MSB               14
#define SAND_HAL_FE_VF_PORT_ALLOC14_P14_SHIM_EMPTY_LSB               14
#define SAND_HAL_FE_VF_PORT_ALLOC14_P14_SHIM_EMPTY_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC14_P14_SHIM_EMPTY_DEFAULT           0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC14_P14_SPI_FLOW_CTL_MASK            0x00003000U
#define SAND_HAL_FE_VF_PORT_ALLOC14_P14_SPI_FLOW_CTL_SHIFT           12
#define SAND_HAL_FE_VF_PORT_ALLOC14_P14_SPI_FLOW_CTL_MSB             13
#define SAND_HAL_FE_VF_PORT_ALLOC14_P14_SPI_FLOW_CTL_LSB             12
#define SAND_HAL_FE_VF_PORT_ALLOC14_P14_SPI_FLOW_CTL_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC14_P14_SPI_FLOW_CTL_DEFAULT         0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC14_P14_VWP_MASK                     0x00000fffU
#define SAND_HAL_FE_VF_PORT_ALLOC14_P14_VWP_SHIFT                    0
#define SAND_HAL_FE_VF_PORT_ALLOC14_P14_VWP_MSB                      11
#define SAND_HAL_FE_VF_PORT_ALLOC14_P14_VWP_LSB                      0
#define SAND_HAL_FE_VF_PORT_ALLOC14_P14_VWP_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC14_P14_VWP_DEFAULT                  0x00000000U

/* field level defines for Device: FE  Register: vf_port_alloc15 */
#define SAND_HAL_FE_VF_PORT_ALLOC15_P15_PAGE_ALLOC_MASK              0x7f000000U
#define SAND_HAL_FE_VF_PORT_ALLOC15_P15_PAGE_ALLOC_SHIFT             24
#define SAND_HAL_FE_VF_PORT_ALLOC15_P15_PAGE_ALLOC_MSB               30
#define SAND_HAL_FE_VF_PORT_ALLOC15_P15_PAGE_ALLOC_LSB               24
#define SAND_HAL_FE_VF_PORT_ALLOC15_P15_PAGE_ALLOC_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC15_P15_PAGE_ALLOC_DEFAULT           0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC15_P15_VRP_MASK                     0x007f0000U
#define SAND_HAL_FE_VF_PORT_ALLOC15_P15_VRP_SHIFT                    16
#define SAND_HAL_FE_VF_PORT_ALLOC15_P15_VRP_MSB                      22
#define SAND_HAL_FE_VF_PORT_ALLOC15_P15_VRP_LSB                      16
#define SAND_HAL_FE_VF_PORT_ALLOC15_P15_VRP_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC15_P15_VRP_DEFAULT                  0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC15_P15_SHIM_FULL_MASK               0x00008000U
#define SAND_HAL_FE_VF_PORT_ALLOC15_P15_SHIM_FULL_SHIFT              15
#define SAND_HAL_FE_VF_PORT_ALLOC15_P15_SHIM_FULL_MSB                15
#define SAND_HAL_FE_VF_PORT_ALLOC15_P15_SHIM_FULL_LSB                15
#define SAND_HAL_FE_VF_PORT_ALLOC15_P15_SHIM_FULL_TYPE               (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC15_P15_SHIM_FULL_DEFAULT            0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC15_P15_SHIM_EMPTY_MASK              0x00004000U
#define SAND_HAL_FE_VF_PORT_ALLOC15_P15_SHIM_EMPTY_SHIFT             14
#define SAND_HAL_FE_VF_PORT_ALLOC15_P15_SHIM_EMPTY_MSB               14
#define SAND_HAL_FE_VF_PORT_ALLOC15_P15_SHIM_EMPTY_LSB               14
#define SAND_HAL_FE_VF_PORT_ALLOC15_P15_SHIM_EMPTY_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC15_P15_SHIM_EMPTY_DEFAULT           0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC15_P15_SPI_FLOW_CTL_MASK            0x00003000U
#define SAND_HAL_FE_VF_PORT_ALLOC15_P15_SPI_FLOW_CTL_SHIFT           12
#define SAND_HAL_FE_VF_PORT_ALLOC15_P15_SPI_FLOW_CTL_MSB             13
#define SAND_HAL_FE_VF_PORT_ALLOC15_P15_SPI_FLOW_CTL_LSB             12
#define SAND_HAL_FE_VF_PORT_ALLOC15_P15_SPI_FLOW_CTL_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC15_P15_SPI_FLOW_CTL_DEFAULT         0x00000000U
#define SAND_HAL_FE_VF_PORT_ALLOC15_P15_VWP_MASK                     0x00000fffU
#define SAND_HAL_FE_VF_PORT_ALLOC15_P15_VWP_SHIFT                    0
#define SAND_HAL_FE_VF_PORT_ALLOC15_P15_VWP_MSB                      11
#define SAND_HAL_FE_VF_PORT_ALLOC15_P15_VWP_LSB                      0
#define SAND_HAL_FE_VF_PORT_ALLOC15_P15_VWP_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_ALLOC15_P15_VWP_DEFAULT                  0x00000000U

/* field level defines for Device: FE  Register: vf_port_credit0 */
#define SAND_HAL_FE_VF_PORT_CREDIT0_P0_CREDIT_MASK                   0x000000ffU
#define SAND_HAL_FE_VF_PORT_CREDIT0_P0_CREDIT_SHIFT                  0
#define SAND_HAL_FE_VF_PORT_CREDIT0_P0_CREDIT_MSB                    7
#define SAND_HAL_FE_VF_PORT_CREDIT0_P0_CREDIT_LSB                    0
#define SAND_HAL_FE_VF_PORT_CREDIT0_P0_CREDIT_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_CREDIT0_P0_CREDIT_DEFAULT                0x00000000U

/* field level defines for Device: FE  Register: vf_port_credit1 */
#define SAND_HAL_FE_VF_PORT_CREDIT1_P1_CREDIT_MASK                   0x000000ffU
#define SAND_HAL_FE_VF_PORT_CREDIT1_P1_CREDIT_SHIFT                  0
#define SAND_HAL_FE_VF_PORT_CREDIT1_P1_CREDIT_MSB                    7
#define SAND_HAL_FE_VF_PORT_CREDIT1_P1_CREDIT_LSB                    0
#define SAND_HAL_FE_VF_PORT_CREDIT1_P1_CREDIT_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_CREDIT1_P1_CREDIT_DEFAULT                0x00000000U

/* field level defines for Device: FE  Register: vf_port_credit2 */
#define SAND_HAL_FE_VF_PORT_CREDIT2_P2_CREDIT_MASK                   0x000000ffU
#define SAND_HAL_FE_VF_PORT_CREDIT2_P2_CREDIT_SHIFT                  0
#define SAND_HAL_FE_VF_PORT_CREDIT2_P2_CREDIT_MSB                    7
#define SAND_HAL_FE_VF_PORT_CREDIT2_P2_CREDIT_LSB                    0
#define SAND_HAL_FE_VF_PORT_CREDIT2_P2_CREDIT_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_CREDIT2_P2_CREDIT_DEFAULT                0x00000000U

/* field level defines for Device: FE  Register: vf_port_credit3 */
#define SAND_HAL_FE_VF_PORT_CREDIT3_P3_CREDIT_MASK                   0x000000ffU
#define SAND_HAL_FE_VF_PORT_CREDIT3_P3_CREDIT_SHIFT                  0
#define SAND_HAL_FE_VF_PORT_CREDIT3_P3_CREDIT_MSB                    7
#define SAND_HAL_FE_VF_PORT_CREDIT3_P3_CREDIT_LSB                    0
#define SAND_HAL_FE_VF_PORT_CREDIT3_P3_CREDIT_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_CREDIT3_P3_CREDIT_DEFAULT                0x00000000U

/* field level defines for Device: FE  Register: vf_port_credit4 */
#define SAND_HAL_FE_VF_PORT_CREDIT4_P4_CREDIT_MASK                   0x000000ffU
#define SAND_HAL_FE_VF_PORT_CREDIT4_P4_CREDIT_SHIFT                  0
#define SAND_HAL_FE_VF_PORT_CREDIT4_P4_CREDIT_MSB                    7
#define SAND_HAL_FE_VF_PORT_CREDIT4_P4_CREDIT_LSB                    0
#define SAND_HAL_FE_VF_PORT_CREDIT4_P4_CREDIT_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_CREDIT4_P4_CREDIT_DEFAULT                0x00000000U

/* field level defines for Device: FE  Register: vf_port_credit5 */
#define SAND_HAL_FE_VF_PORT_CREDIT5_P5_CREDIT_MASK                   0x000000ffU
#define SAND_HAL_FE_VF_PORT_CREDIT5_P5_CREDIT_SHIFT                  0
#define SAND_HAL_FE_VF_PORT_CREDIT5_P5_CREDIT_MSB                    7
#define SAND_HAL_FE_VF_PORT_CREDIT5_P5_CREDIT_LSB                    0
#define SAND_HAL_FE_VF_PORT_CREDIT5_P5_CREDIT_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_CREDIT5_P5_CREDIT_DEFAULT                0x00000000U

/* field level defines for Device: FE  Register: vf_port_credit6 */
#define SAND_HAL_FE_VF_PORT_CREDIT6_P6_CREDIT_MASK                   0x000000ffU
#define SAND_HAL_FE_VF_PORT_CREDIT6_P6_CREDIT_SHIFT                  0
#define SAND_HAL_FE_VF_PORT_CREDIT6_P6_CREDIT_MSB                    7
#define SAND_HAL_FE_VF_PORT_CREDIT6_P6_CREDIT_LSB                    0
#define SAND_HAL_FE_VF_PORT_CREDIT6_P6_CREDIT_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_CREDIT6_P6_CREDIT_DEFAULT                0x00000000U

/* field level defines for Device: FE  Register: vf_port_credit7 */
#define SAND_HAL_FE_VF_PORT_CREDIT7_P7_CREDIT_MASK                   0x000000ffU
#define SAND_HAL_FE_VF_PORT_CREDIT7_P7_CREDIT_SHIFT                  0
#define SAND_HAL_FE_VF_PORT_CREDIT7_P7_CREDIT_MSB                    7
#define SAND_HAL_FE_VF_PORT_CREDIT7_P7_CREDIT_LSB                    0
#define SAND_HAL_FE_VF_PORT_CREDIT7_P7_CREDIT_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_CREDIT7_P7_CREDIT_DEFAULT                0x00000000U

/* field level defines for Device: FE  Register: vf_port_credit8 */
#define SAND_HAL_FE_VF_PORT_CREDIT8_P8_CREDIT_MASK                   0x000000ffU
#define SAND_HAL_FE_VF_PORT_CREDIT8_P8_CREDIT_SHIFT                  0
#define SAND_HAL_FE_VF_PORT_CREDIT8_P8_CREDIT_MSB                    7
#define SAND_HAL_FE_VF_PORT_CREDIT8_P8_CREDIT_LSB                    0
#define SAND_HAL_FE_VF_PORT_CREDIT8_P8_CREDIT_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_CREDIT8_P8_CREDIT_DEFAULT                0x00000000U

/* field level defines for Device: FE  Register: vf_port_credit9 */
#define SAND_HAL_FE_VF_PORT_CREDIT9_P9_CREDIT_MASK                   0x000000ffU
#define SAND_HAL_FE_VF_PORT_CREDIT9_P9_CREDIT_SHIFT                  0
#define SAND_HAL_FE_VF_PORT_CREDIT9_P9_CREDIT_MSB                    7
#define SAND_HAL_FE_VF_PORT_CREDIT9_P9_CREDIT_LSB                    0
#define SAND_HAL_FE_VF_PORT_CREDIT9_P9_CREDIT_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_CREDIT9_P9_CREDIT_DEFAULT                0x00000000U

/* field level defines for Device: FE  Register: vf_port_credit10 */
#define SAND_HAL_FE_VF_PORT_CREDIT10_P10_CREDIT_MASK                 0x000000ffU
#define SAND_HAL_FE_VF_PORT_CREDIT10_P10_CREDIT_SHIFT                0
#define SAND_HAL_FE_VF_PORT_CREDIT10_P10_CREDIT_MSB                  7
#define SAND_HAL_FE_VF_PORT_CREDIT10_P10_CREDIT_LSB                  0
#define SAND_HAL_FE_VF_PORT_CREDIT10_P10_CREDIT_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_CREDIT10_P10_CREDIT_DEFAULT              0x00000000U

/* field level defines for Device: FE  Register: vf_port_credit11 */
#define SAND_HAL_FE_VF_PORT_CREDIT11_P11_CREDIT_MASK                 0x000000ffU
#define SAND_HAL_FE_VF_PORT_CREDIT11_P11_CREDIT_SHIFT                0
#define SAND_HAL_FE_VF_PORT_CREDIT11_P11_CREDIT_MSB                  7
#define SAND_HAL_FE_VF_PORT_CREDIT11_P11_CREDIT_LSB                  0
#define SAND_HAL_FE_VF_PORT_CREDIT11_P11_CREDIT_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_CREDIT11_P11_CREDIT_DEFAULT              0x00000000U

/* field level defines for Device: FE  Register: vf_port_credit12 */
#define SAND_HAL_FE_VF_PORT_CREDIT12_P12_CREDIT_MASK                 0x000000ffU
#define SAND_HAL_FE_VF_PORT_CREDIT12_P12_CREDIT_SHIFT                0
#define SAND_HAL_FE_VF_PORT_CREDIT12_P12_CREDIT_MSB                  7
#define SAND_HAL_FE_VF_PORT_CREDIT12_P12_CREDIT_LSB                  0
#define SAND_HAL_FE_VF_PORT_CREDIT12_P12_CREDIT_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_CREDIT12_P12_CREDIT_DEFAULT              0x00000000U

/* field level defines for Device: FE  Register: vf_port_credit13 */
#define SAND_HAL_FE_VF_PORT_CREDIT13_P13_CREDIT_MASK                 0x000000ffU
#define SAND_HAL_FE_VF_PORT_CREDIT13_P13_CREDIT_SHIFT                0
#define SAND_HAL_FE_VF_PORT_CREDIT13_P13_CREDIT_MSB                  7
#define SAND_HAL_FE_VF_PORT_CREDIT13_P13_CREDIT_LSB                  0
#define SAND_HAL_FE_VF_PORT_CREDIT13_P13_CREDIT_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_CREDIT13_P13_CREDIT_DEFAULT              0x00000000U

/* field level defines for Device: FE  Register: vf_port_credit14 */
#define SAND_HAL_FE_VF_PORT_CREDIT14_P14_CREDIT_MASK                 0x000000ffU
#define SAND_HAL_FE_VF_PORT_CREDIT14_P14_CREDIT_SHIFT                0
#define SAND_HAL_FE_VF_PORT_CREDIT14_P14_CREDIT_MSB                  7
#define SAND_HAL_FE_VF_PORT_CREDIT14_P14_CREDIT_LSB                  0
#define SAND_HAL_FE_VF_PORT_CREDIT14_P14_CREDIT_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_CREDIT14_P14_CREDIT_DEFAULT              0x00000000U

/* field level defines for Device: FE  Register: vf_port_credit15 */
#define SAND_HAL_FE_VF_PORT_CREDIT15_P15_CREDIT_MASK                 0x000000ffU
#define SAND_HAL_FE_VF_PORT_CREDIT15_P15_CREDIT_SHIFT                0
#define SAND_HAL_FE_VF_PORT_CREDIT15_P15_CREDIT_MSB                  7
#define SAND_HAL_FE_VF_PORT_CREDIT15_P15_CREDIT_LSB                  0
#define SAND_HAL_FE_VF_PORT_CREDIT15_P15_CREDIT_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_CREDIT15_P15_CREDIT_DEFAULT              0x00000000U

/* field level defines for Device: FE  Register: vf_port_mc0 */
#define SAND_HAL_FE_VF_PORT_MC0_P0_PR_BASE_MASK                      0x00ff0000U
#define SAND_HAL_FE_VF_PORT_MC0_P0_PR_BASE_SHIFT                     16
#define SAND_HAL_FE_VF_PORT_MC0_P0_PR_BASE_MSB                       23
#define SAND_HAL_FE_VF_PORT_MC0_P0_PR_BASE_LSB                       16
#define SAND_HAL_FE_VF_PORT_MC0_P0_PR_BASE_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT_MC0_P0_PR_BASE_DEFAULT                   0x00000000U
#define SAND_HAL_FE_VF_PORT_MC0_P0_PR_BOUND_MASK                     0x0000ff00U
#define SAND_HAL_FE_VF_PORT_MC0_P0_PR_BOUND_SHIFT                    8
#define SAND_HAL_FE_VF_PORT_MC0_P0_PR_BOUND_MSB                      15
#define SAND_HAL_FE_VF_PORT_MC0_P0_PR_BOUND_LSB                      8
#define SAND_HAL_FE_VF_PORT_MC0_P0_PR_BOUND_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT_MC0_P0_PR_BOUND_DEFAULT                  0x00000000U
#define SAND_HAL_FE_VF_PORT_MC0_P0_PR_NUM_ACTIVE_MASK                0x000000ffU
#define SAND_HAL_FE_VF_PORT_MC0_P0_PR_NUM_ACTIVE_SHIFT               0
#define SAND_HAL_FE_VF_PORT_MC0_P0_PR_NUM_ACTIVE_MSB                 7
#define SAND_HAL_FE_VF_PORT_MC0_P0_PR_NUM_ACTIVE_LSB                 0
#define SAND_HAL_FE_VF_PORT_MC0_P0_PR_NUM_ACTIVE_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_MC0_P0_PR_NUM_ACTIVE_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: vf_port_mc1 */
#define SAND_HAL_FE_VF_PORT_MC1_P1_PR_BASE_MASK                      0x00ff0000U
#define SAND_HAL_FE_VF_PORT_MC1_P1_PR_BASE_SHIFT                     16
#define SAND_HAL_FE_VF_PORT_MC1_P1_PR_BASE_MSB                       23
#define SAND_HAL_FE_VF_PORT_MC1_P1_PR_BASE_LSB                       16
#define SAND_HAL_FE_VF_PORT_MC1_P1_PR_BASE_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT_MC1_P1_PR_BASE_DEFAULT                   0x00000000U
#define SAND_HAL_FE_VF_PORT_MC1_P1_PR_BOUND_MASK                     0x0000ff00U
#define SAND_HAL_FE_VF_PORT_MC1_P1_PR_BOUND_SHIFT                    8
#define SAND_HAL_FE_VF_PORT_MC1_P1_PR_BOUND_MSB                      15
#define SAND_HAL_FE_VF_PORT_MC1_P1_PR_BOUND_LSB                      8
#define SAND_HAL_FE_VF_PORT_MC1_P1_PR_BOUND_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT_MC1_P1_PR_BOUND_DEFAULT                  0x00000000U
#define SAND_HAL_FE_VF_PORT_MC1_P1_PR_NUM_ACTIVE_MASK                0x000000ffU
#define SAND_HAL_FE_VF_PORT_MC1_P1_PR_NUM_ACTIVE_SHIFT               0
#define SAND_HAL_FE_VF_PORT_MC1_P1_PR_NUM_ACTIVE_MSB                 7
#define SAND_HAL_FE_VF_PORT_MC1_P1_PR_NUM_ACTIVE_LSB                 0
#define SAND_HAL_FE_VF_PORT_MC1_P1_PR_NUM_ACTIVE_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_MC1_P1_PR_NUM_ACTIVE_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: vf_port_mc2 */
#define SAND_HAL_FE_VF_PORT_MC2_P2_PR_BASE_MASK                      0x00ff0000U
#define SAND_HAL_FE_VF_PORT_MC2_P2_PR_BASE_SHIFT                     16
#define SAND_HAL_FE_VF_PORT_MC2_P2_PR_BASE_MSB                       23
#define SAND_HAL_FE_VF_PORT_MC2_P2_PR_BASE_LSB                       16
#define SAND_HAL_FE_VF_PORT_MC2_P2_PR_BASE_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT_MC2_P2_PR_BASE_DEFAULT                   0x00000000U
#define SAND_HAL_FE_VF_PORT_MC2_P2_PR_BOUND_MASK                     0x0000ff00U
#define SAND_HAL_FE_VF_PORT_MC2_P2_PR_BOUND_SHIFT                    8
#define SAND_HAL_FE_VF_PORT_MC2_P2_PR_BOUND_MSB                      15
#define SAND_HAL_FE_VF_PORT_MC2_P2_PR_BOUND_LSB                      8
#define SAND_HAL_FE_VF_PORT_MC2_P2_PR_BOUND_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT_MC2_P2_PR_BOUND_DEFAULT                  0x00000000U
#define SAND_HAL_FE_VF_PORT_MC2_P2_PR_NUM_ACTIVE_MASK                0x000000ffU
#define SAND_HAL_FE_VF_PORT_MC2_P2_PR_NUM_ACTIVE_SHIFT               0
#define SAND_HAL_FE_VF_PORT_MC2_P2_PR_NUM_ACTIVE_MSB                 7
#define SAND_HAL_FE_VF_PORT_MC2_P2_PR_NUM_ACTIVE_LSB                 0
#define SAND_HAL_FE_VF_PORT_MC2_P2_PR_NUM_ACTIVE_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_MC2_P2_PR_NUM_ACTIVE_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: vf_port_mc3 */
#define SAND_HAL_FE_VF_PORT_MC3_P3_PR_BASE_MASK                      0x00ff0000U
#define SAND_HAL_FE_VF_PORT_MC3_P3_PR_BASE_SHIFT                     16
#define SAND_HAL_FE_VF_PORT_MC3_P3_PR_BASE_MSB                       23
#define SAND_HAL_FE_VF_PORT_MC3_P3_PR_BASE_LSB                       16
#define SAND_HAL_FE_VF_PORT_MC3_P3_PR_BASE_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT_MC3_P3_PR_BASE_DEFAULT                   0x00000000U
#define SAND_HAL_FE_VF_PORT_MC3_P3_PR_BOUND_MASK                     0x0000ff00U
#define SAND_HAL_FE_VF_PORT_MC3_P3_PR_BOUND_SHIFT                    8
#define SAND_HAL_FE_VF_PORT_MC3_P3_PR_BOUND_MSB                      15
#define SAND_HAL_FE_VF_PORT_MC3_P3_PR_BOUND_LSB                      8
#define SAND_HAL_FE_VF_PORT_MC3_P3_PR_BOUND_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT_MC3_P3_PR_BOUND_DEFAULT                  0x00000000U
#define SAND_HAL_FE_VF_PORT_MC3_P3_PR_NUM_ACTIVE_MASK                0x000000ffU
#define SAND_HAL_FE_VF_PORT_MC3_P3_PR_NUM_ACTIVE_SHIFT               0
#define SAND_HAL_FE_VF_PORT_MC3_P3_PR_NUM_ACTIVE_MSB                 7
#define SAND_HAL_FE_VF_PORT_MC3_P3_PR_NUM_ACTIVE_LSB                 0
#define SAND_HAL_FE_VF_PORT_MC3_P3_PR_NUM_ACTIVE_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_MC3_P3_PR_NUM_ACTIVE_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: vf_port_mc4 */
#define SAND_HAL_FE_VF_PORT_MC4_P4_PR_BASE_MASK                      0x00ff0000U
#define SAND_HAL_FE_VF_PORT_MC4_P4_PR_BASE_SHIFT                     16
#define SAND_HAL_FE_VF_PORT_MC4_P4_PR_BASE_MSB                       23
#define SAND_HAL_FE_VF_PORT_MC4_P4_PR_BASE_LSB                       16
#define SAND_HAL_FE_VF_PORT_MC4_P4_PR_BASE_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT_MC4_P4_PR_BASE_DEFAULT                   0x00000000U
#define SAND_HAL_FE_VF_PORT_MC4_P4_PR_BOUND_MASK                     0x0000ff00U
#define SAND_HAL_FE_VF_PORT_MC4_P4_PR_BOUND_SHIFT                    8
#define SAND_HAL_FE_VF_PORT_MC4_P4_PR_BOUND_MSB                      15
#define SAND_HAL_FE_VF_PORT_MC4_P4_PR_BOUND_LSB                      8
#define SAND_HAL_FE_VF_PORT_MC4_P4_PR_BOUND_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT_MC4_P4_PR_BOUND_DEFAULT                  0x00000000U
#define SAND_HAL_FE_VF_PORT_MC4_P4_PR_NUM_ACTIVE_MASK                0x000000ffU
#define SAND_HAL_FE_VF_PORT_MC4_P4_PR_NUM_ACTIVE_SHIFT               0
#define SAND_HAL_FE_VF_PORT_MC4_P4_PR_NUM_ACTIVE_MSB                 7
#define SAND_HAL_FE_VF_PORT_MC4_P4_PR_NUM_ACTIVE_LSB                 0
#define SAND_HAL_FE_VF_PORT_MC4_P4_PR_NUM_ACTIVE_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_MC4_P4_PR_NUM_ACTIVE_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: vf_port_mc5 */
#define SAND_HAL_FE_VF_PORT_MC5_P5_PR_BASE_MASK                      0x00ff0000U
#define SAND_HAL_FE_VF_PORT_MC5_P5_PR_BASE_SHIFT                     16
#define SAND_HAL_FE_VF_PORT_MC5_P5_PR_BASE_MSB                       23
#define SAND_HAL_FE_VF_PORT_MC5_P5_PR_BASE_LSB                       16
#define SAND_HAL_FE_VF_PORT_MC5_P5_PR_BASE_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT_MC5_P5_PR_BASE_DEFAULT                   0x00000000U
#define SAND_HAL_FE_VF_PORT_MC5_P5_PR_BOUND_MASK                     0x0000ff00U
#define SAND_HAL_FE_VF_PORT_MC5_P5_PR_BOUND_SHIFT                    8
#define SAND_HAL_FE_VF_PORT_MC5_P5_PR_BOUND_MSB                      15
#define SAND_HAL_FE_VF_PORT_MC5_P5_PR_BOUND_LSB                      8
#define SAND_HAL_FE_VF_PORT_MC5_P5_PR_BOUND_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT_MC5_P5_PR_BOUND_DEFAULT                  0x00000000U
#define SAND_HAL_FE_VF_PORT_MC5_P5_PR_NUM_ACTIVE_MASK                0x000000ffU
#define SAND_HAL_FE_VF_PORT_MC5_P5_PR_NUM_ACTIVE_SHIFT               0
#define SAND_HAL_FE_VF_PORT_MC5_P5_PR_NUM_ACTIVE_MSB                 7
#define SAND_HAL_FE_VF_PORT_MC5_P5_PR_NUM_ACTIVE_LSB                 0
#define SAND_HAL_FE_VF_PORT_MC5_P5_PR_NUM_ACTIVE_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_MC5_P5_PR_NUM_ACTIVE_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: vf_port_mc6 */
#define SAND_HAL_FE_VF_PORT_MC6_P6_PR_BASE_MASK                      0x00ff0000U
#define SAND_HAL_FE_VF_PORT_MC6_P6_PR_BASE_SHIFT                     16
#define SAND_HAL_FE_VF_PORT_MC6_P6_PR_BASE_MSB                       23
#define SAND_HAL_FE_VF_PORT_MC6_P6_PR_BASE_LSB                       16
#define SAND_HAL_FE_VF_PORT_MC6_P6_PR_BASE_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT_MC6_P6_PR_BASE_DEFAULT                   0x00000000U
#define SAND_HAL_FE_VF_PORT_MC6_P6_PR_BOUND_MASK                     0x0000ff00U
#define SAND_HAL_FE_VF_PORT_MC6_P6_PR_BOUND_SHIFT                    8
#define SAND_HAL_FE_VF_PORT_MC6_P6_PR_BOUND_MSB                      15
#define SAND_HAL_FE_VF_PORT_MC6_P6_PR_BOUND_LSB                      8
#define SAND_HAL_FE_VF_PORT_MC6_P6_PR_BOUND_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT_MC6_P6_PR_BOUND_DEFAULT                  0x00000000U
#define SAND_HAL_FE_VF_PORT_MC6_P6_PR_NUM_ACTIVE_MASK                0x000000ffU
#define SAND_HAL_FE_VF_PORT_MC6_P6_PR_NUM_ACTIVE_SHIFT               0
#define SAND_HAL_FE_VF_PORT_MC6_P6_PR_NUM_ACTIVE_MSB                 7
#define SAND_HAL_FE_VF_PORT_MC6_P6_PR_NUM_ACTIVE_LSB                 0
#define SAND_HAL_FE_VF_PORT_MC6_P6_PR_NUM_ACTIVE_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_MC6_P6_PR_NUM_ACTIVE_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: vf_port_mc7 */
#define SAND_HAL_FE_VF_PORT_MC7_P7_PR_BASE_MASK                      0x00ff0000U
#define SAND_HAL_FE_VF_PORT_MC7_P7_PR_BASE_SHIFT                     16
#define SAND_HAL_FE_VF_PORT_MC7_P7_PR_BASE_MSB                       23
#define SAND_HAL_FE_VF_PORT_MC7_P7_PR_BASE_LSB                       16
#define SAND_HAL_FE_VF_PORT_MC7_P7_PR_BASE_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT_MC7_P7_PR_BASE_DEFAULT                   0x00000000U
#define SAND_HAL_FE_VF_PORT_MC7_P7_PR_BOUND_MASK                     0x0000ff00U
#define SAND_HAL_FE_VF_PORT_MC7_P7_PR_BOUND_SHIFT                    8
#define SAND_HAL_FE_VF_PORT_MC7_P7_PR_BOUND_MSB                      15
#define SAND_HAL_FE_VF_PORT_MC7_P7_PR_BOUND_LSB                      8
#define SAND_HAL_FE_VF_PORT_MC7_P7_PR_BOUND_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT_MC7_P7_PR_BOUND_DEFAULT                  0x00000000U
#define SAND_HAL_FE_VF_PORT_MC7_P7_PR_NUM_ACTIVE_MASK                0x000000ffU
#define SAND_HAL_FE_VF_PORT_MC7_P7_PR_NUM_ACTIVE_SHIFT               0
#define SAND_HAL_FE_VF_PORT_MC7_P7_PR_NUM_ACTIVE_MSB                 7
#define SAND_HAL_FE_VF_PORT_MC7_P7_PR_NUM_ACTIVE_LSB                 0
#define SAND_HAL_FE_VF_PORT_MC7_P7_PR_NUM_ACTIVE_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_MC7_P7_PR_NUM_ACTIVE_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: vf_port_mc8 */
#define SAND_HAL_FE_VF_PORT_MC8_P8_PR_BASE_MASK                      0x00ff0000U
#define SAND_HAL_FE_VF_PORT_MC8_P8_PR_BASE_SHIFT                     16
#define SAND_HAL_FE_VF_PORT_MC8_P8_PR_BASE_MSB                       23
#define SAND_HAL_FE_VF_PORT_MC8_P8_PR_BASE_LSB                       16
#define SAND_HAL_FE_VF_PORT_MC8_P8_PR_BASE_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT_MC8_P8_PR_BASE_DEFAULT                   0x00000000U
#define SAND_HAL_FE_VF_PORT_MC8_P8_PR_BOUND_MASK                     0x0000ff00U
#define SAND_HAL_FE_VF_PORT_MC8_P8_PR_BOUND_SHIFT                    8
#define SAND_HAL_FE_VF_PORT_MC8_P8_PR_BOUND_MSB                      15
#define SAND_HAL_FE_VF_PORT_MC8_P8_PR_BOUND_LSB                      8
#define SAND_HAL_FE_VF_PORT_MC8_P8_PR_BOUND_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT_MC8_P8_PR_BOUND_DEFAULT                  0x00000000U
#define SAND_HAL_FE_VF_PORT_MC8_P8_PR_NUM_ACTIVE_MASK                0x000000ffU
#define SAND_HAL_FE_VF_PORT_MC8_P8_PR_NUM_ACTIVE_SHIFT               0
#define SAND_HAL_FE_VF_PORT_MC8_P8_PR_NUM_ACTIVE_MSB                 7
#define SAND_HAL_FE_VF_PORT_MC8_P8_PR_NUM_ACTIVE_LSB                 0
#define SAND_HAL_FE_VF_PORT_MC8_P8_PR_NUM_ACTIVE_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_MC8_P8_PR_NUM_ACTIVE_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: vf_port_mc9 */
#define SAND_HAL_FE_VF_PORT_MC9_P9_PR_BASE_MASK                      0x00ff0000U
#define SAND_HAL_FE_VF_PORT_MC9_P9_PR_BASE_SHIFT                     16
#define SAND_HAL_FE_VF_PORT_MC9_P9_PR_BASE_MSB                       23
#define SAND_HAL_FE_VF_PORT_MC9_P9_PR_BASE_LSB                       16
#define SAND_HAL_FE_VF_PORT_MC9_P9_PR_BASE_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT_MC9_P9_PR_BASE_DEFAULT                   0x00000000U
#define SAND_HAL_FE_VF_PORT_MC9_P9_PR_BOUND_MASK                     0x0000ff00U
#define SAND_HAL_FE_VF_PORT_MC9_P9_PR_BOUND_SHIFT                    8
#define SAND_HAL_FE_VF_PORT_MC9_P9_PR_BOUND_MSB                      15
#define SAND_HAL_FE_VF_PORT_MC9_P9_PR_BOUND_LSB                      8
#define SAND_HAL_FE_VF_PORT_MC9_P9_PR_BOUND_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT_MC9_P9_PR_BOUND_DEFAULT                  0x00000000U
#define SAND_HAL_FE_VF_PORT_MC9_P9_PR_NUM_ACTIVE_MASK                0x000000ffU
#define SAND_HAL_FE_VF_PORT_MC9_P9_PR_NUM_ACTIVE_SHIFT               0
#define SAND_HAL_FE_VF_PORT_MC9_P9_PR_NUM_ACTIVE_MSB                 7
#define SAND_HAL_FE_VF_PORT_MC9_P9_PR_NUM_ACTIVE_LSB                 0
#define SAND_HAL_FE_VF_PORT_MC9_P9_PR_NUM_ACTIVE_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_MC9_P9_PR_NUM_ACTIVE_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: vf_port_mc10 */
#define SAND_HAL_FE_VF_PORT_MC10_P10_PR_BASE_MASK                    0x00ff0000U
#define SAND_HAL_FE_VF_PORT_MC10_P10_PR_BASE_SHIFT                   16
#define SAND_HAL_FE_VF_PORT_MC10_P10_PR_BASE_MSB                     23
#define SAND_HAL_FE_VF_PORT_MC10_P10_PR_BASE_LSB                     16
#define SAND_HAL_FE_VF_PORT_MC10_P10_PR_BASE_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT_MC10_P10_PR_BASE_DEFAULT                 0x00000000U
#define SAND_HAL_FE_VF_PORT_MC10_P10_PR_BOUND_MASK                   0x0000ff00U
#define SAND_HAL_FE_VF_PORT_MC10_P10_PR_BOUND_SHIFT                  8
#define SAND_HAL_FE_VF_PORT_MC10_P10_PR_BOUND_MSB                    15
#define SAND_HAL_FE_VF_PORT_MC10_P10_PR_BOUND_LSB                    8
#define SAND_HAL_FE_VF_PORT_MC10_P10_PR_BOUND_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT_MC10_P10_PR_BOUND_DEFAULT                0x00000000U
#define SAND_HAL_FE_VF_PORT_MC10_P10_PR_NUM_ACTIVE_MASK              0x000000ffU
#define SAND_HAL_FE_VF_PORT_MC10_P10_PR_NUM_ACTIVE_SHIFT             0
#define SAND_HAL_FE_VF_PORT_MC10_P10_PR_NUM_ACTIVE_MSB               7
#define SAND_HAL_FE_VF_PORT_MC10_P10_PR_NUM_ACTIVE_LSB               0
#define SAND_HAL_FE_VF_PORT_MC10_P10_PR_NUM_ACTIVE_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_MC10_P10_PR_NUM_ACTIVE_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: vf_port_mc11 */
#define SAND_HAL_FE_VF_PORT_MC11_P11_PR_BASE_MASK                    0x00ff0000U
#define SAND_HAL_FE_VF_PORT_MC11_P11_PR_BASE_SHIFT                   16
#define SAND_HAL_FE_VF_PORT_MC11_P11_PR_BASE_MSB                     23
#define SAND_HAL_FE_VF_PORT_MC11_P11_PR_BASE_LSB                     16
#define SAND_HAL_FE_VF_PORT_MC11_P11_PR_BASE_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT_MC11_P11_PR_BASE_DEFAULT                 0x00000000U
#define SAND_HAL_FE_VF_PORT_MC11_P11_PR_BOUND_MASK                   0x0000ff00U
#define SAND_HAL_FE_VF_PORT_MC11_P11_PR_BOUND_SHIFT                  8
#define SAND_HAL_FE_VF_PORT_MC11_P11_PR_BOUND_MSB                    15
#define SAND_HAL_FE_VF_PORT_MC11_P11_PR_BOUND_LSB                    8
#define SAND_HAL_FE_VF_PORT_MC11_P11_PR_BOUND_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT_MC11_P11_PR_BOUND_DEFAULT                0x00000000U
#define SAND_HAL_FE_VF_PORT_MC11_P11_PR_NUM_ACTIVE_MASK              0x000000ffU
#define SAND_HAL_FE_VF_PORT_MC11_P11_PR_NUM_ACTIVE_SHIFT             0
#define SAND_HAL_FE_VF_PORT_MC11_P11_PR_NUM_ACTIVE_MSB               7
#define SAND_HAL_FE_VF_PORT_MC11_P11_PR_NUM_ACTIVE_LSB               0
#define SAND_HAL_FE_VF_PORT_MC11_P11_PR_NUM_ACTIVE_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_MC11_P11_PR_NUM_ACTIVE_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: vf_port_mc12 */
#define SAND_HAL_FE_VF_PORT_MC12_P12_PR_BASE_MASK                    0x00ff0000U
#define SAND_HAL_FE_VF_PORT_MC12_P12_PR_BASE_SHIFT                   16
#define SAND_HAL_FE_VF_PORT_MC12_P12_PR_BASE_MSB                     23
#define SAND_HAL_FE_VF_PORT_MC12_P12_PR_BASE_LSB                     16
#define SAND_HAL_FE_VF_PORT_MC12_P12_PR_BASE_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT_MC12_P12_PR_BASE_DEFAULT                 0x00000000U
#define SAND_HAL_FE_VF_PORT_MC12_P12_PR_BOUND_MASK                   0x0000ff00U
#define SAND_HAL_FE_VF_PORT_MC12_P12_PR_BOUND_SHIFT                  8
#define SAND_HAL_FE_VF_PORT_MC12_P12_PR_BOUND_MSB                    15
#define SAND_HAL_FE_VF_PORT_MC12_P12_PR_BOUND_LSB                    8
#define SAND_HAL_FE_VF_PORT_MC12_P12_PR_BOUND_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT_MC12_P12_PR_BOUND_DEFAULT                0x00000000U
#define SAND_HAL_FE_VF_PORT_MC12_P12_PR_NUM_ACTIVE_MASK              0x000000ffU
#define SAND_HAL_FE_VF_PORT_MC12_P12_PR_NUM_ACTIVE_SHIFT             0
#define SAND_HAL_FE_VF_PORT_MC12_P12_PR_NUM_ACTIVE_MSB               7
#define SAND_HAL_FE_VF_PORT_MC12_P12_PR_NUM_ACTIVE_LSB               0
#define SAND_HAL_FE_VF_PORT_MC12_P12_PR_NUM_ACTIVE_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_MC12_P12_PR_NUM_ACTIVE_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: vf_port_mc13 */
#define SAND_HAL_FE_VF_PORT_MC13_P13_PR_BASE_MASK                    0x00ff0000U
#define SAND_HAL_FE_VF_PORT_MC13_P13_PR_BASE_SHIFT                   16
#define SAND_HAL_FE_VF_PORT_MC13_P13_PR_BASE_MSB                     23
#define SAND_HAL_FE_VF_PORT_MC13_P13_PR_BASE_LSB                     16
#define SAND_HAL_FE_VF_PORT_MC13_P13_PR_BASE_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT_MC13_P13_PR_BASE_DEFAULT                 0x00000000U
#define SAND_HAL_FE_VF_PORT_MC13_P13_PR_BOUND_MASK                   0x0000ff00U
#define SAND_HAL_FE_VF_PORT_MC13_P13_PR_BOUND_SHIFT                  8
#define SAND_HAL_FE_VF_PORT_MC13_P13_PR_BOUND_MSB                    15
#define SAND_HAL_FE_VF_PORT_MC13_P13_PR_BOUND_LSB                    8
#define SAND_HAL_FE_VF_PORT_MC13_P13_PR_BOUND_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT_MC13_P13_PR_BOUND_DEFAULT                0x00000000U
#define SAND_HAL_FE_VF_PORT_MC13_P13_PR_NUM_ACTIVE_MASK              0x000000ffU
#define SAND_HAL_FE_VF_PORT_MC13_P13_PR_NUM_ACTIVE_SHIFT             0
#define SAND_HAL_FE_VF_PORT_MC13_P13_PR_NUM_ACTIVE_MSB               7
#define SAND_HAL_FE_VF_PORT_MC13_P13_PR_NUM_ACTIVE_LSB               0
#define SAND_HAL_FE_VF_PORT_MC13_P13_PR_NUM_ACTIVE_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_MC13_P13_PR_NUM_ACTIVE_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: vf_port_mc14 */
#define SAND_HAL_FE_VF_PORT_MC14_P14_PR_BASE_MASK                    0x00ff0000U
#define SAND_HAL_FE_VF_PORT_MC14_P14_PR_BASE_SHIFT                   16
#define SAND_HAL_FE_VF_PORT_MC14_P14_PR_BASE_MSB                     23
#define SAND_HAL_FE_VF_PORT_MC14_P14_PR_BASE_LSB                     16
#define SAND_HAL_FE_VF_PORT_MC14_P14_PR_BASE_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT_MC14_P14_PR_BASE_DEFAULT                 0x00000000U
#define SAND_HAL_FE_VF_PORT_MC14_P14_PR_BOUND_MASK                   0x0000ff00U
#define SAND_HAL_FE_VF_PORT_MC14_P14_PR_BOUND_SHIFT                  8
#define SAND_HAL_FE_VF_PORT_MC14_P14_PR_BOUND_MSB                    15
#define SAND_HAL_FE_VF_PORT_MC14_P14_PR_BOUND_LSB                    8
#define SAND_HAL_FE_VF_PORT_MC14_P14_PR_BOUND_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT_MC14_P14_PR_BOUND_DEFAULT                0x00000000U
#define SAND_HAL_FE_VF_PORT_MC14_P14_PR_NUM_ACTIVE_MASK              0x000000ffU
#define SAND_HAL_FE_VF_PORT_MC14_P14_PR_NUM_ACTIVE_SHIFT             0
#define SAND_HAL_FE_VF_PORT_MC14_P14_PR_NUM_ACTIVE_MSB               7
#define SAND_HAL_FE_VF_PORT_MC14_P14_PR_NUM_ACTIVE_LSB               0
#define SAND_HAL_FE_VF_PORT_MC14_P14_PR_NUM_ACTIVE_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_MC14_P14_PR_NUM_ACTIVE_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: vf_port_mc15 */
#define SAND_HAL_FE_VF_PORT_MC15_P15_PR_BASE_MASK                    0x00ff0000U
#define SAND_HAL_FE_VF_PORT_MC15_P15_PR_BASE_SHIFT                   16
#define SAND_HAL_FE_VF_PORT_MC15_P15_PR_BASE_MSB                     23
#define SAND_HAL_FE_VF_PORT_MC15_P15_PR_BASE_LSB                     16
#define SAND_HAL_FE_VF_PORT_MC15_P15_PR_BASE_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT_MC15_P15_PR_BASE_DEFAULT                 0x00000000U
#define SAND_HAL_FE_VF_PORT_MC15_P15_PR_BOUND_MASK                   0x0000ff00U
#define SAND_HAL_FE_VF_PORT_MC15_P15_PR_BOUND_SHIFT                  8
#define SAND_HAL_FE_VF_PORT_MC15_P15_PR_BOUND_MSB                    15
#define SAND_HAL_FE_VF_PORT_MC15_P15_PR_BOUND_LSB                    8
#define SAND_HAL_FE_VF_PORT_MC15_P15_PR_BOUND_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_VF_PORT_MC15_P15_PR_BOUND_DEFAULT                0x00000000U
#define SAND_HAL_FE_VF_PORT_MC15_P15_PR_NUM_ACTIVE_MASK              0x000000ffU
#define SAND_HAL_FE_VF_PORT_MC15_P15_PR_NUM_ACTIVE_SHIFT             0
#define SAND_HAL_FE_VF_PORT_MC15_P15_PR_NUM_ACTIVE_MSB               7
#define SAND_HAL_FE_VF_PORT_MC15_P15_PR_NUM_ACTIVE_LSB               0
#define SAND_HAL_FE_VF_PORT_MC15_P15_PR_NUM_ACTIVE_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_VF_PORT_MC15_P15_PR_NUM_ACTIVE_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: pc_config */
#define SAND_HAL_FE_PC_CONFIG_RAB_MASK                               0x00000100U
#define SAND_HAL_FE_PC_CONFIG_RAB_SHIFT                              8
#define SAND_HAL_FE_PC_CONFIG_RAB_MSB                                8
#define SAND_HAL_FE_PC_CONFIG_RAB_LSB                                8
#define SAND_HAL_FE_PC_CONFIG_RAB_TYPE                               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PC_CONFIG_RAB_DEFAULT                            0x00000000U
#define SAND_HAL_FE_PC_CONFIG_PC_ENB_MASK                            0x000000ffU
#define SAND_HAL_FE_PC_CONFIG_PC_ENB_SHIFT                           0
#define SAND_HAL_FE_PC_CONFIG_PC_ENB_MSB                             7
#define SAND_HAL_FE_PC_CONFIG_PC_ENB_LSB                             0
#define SAND_HAL_FE_PC_CONFIG_PC_ENB_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PC_CONFIG_PC_ENB_DEFAULT                         0x00000000U

/* field level defines for Device: FE  Register: pc_test */
#define SAND_HAL_FE_PC_TEST_CLS_CTL_STATE_MASK                       0xe0000000U
#define SAND_HAL_FE_PC_TEST_CLS_CTL_STATE_SHIFT                      29
#define SAND_HAL_FE_PC_TEST_CLS_CTL_STATE_MSB                        31
#define SAND_HAL_FE_PC_TEST_CLS_CTL_STATE_LSB                        29
#define SAND_HAL_FE_PC_TEST_CLS_CTL_STATE_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PC_TEST_CLS_CTL_STATE_DEFAULT                    0x00000000U
#define SAND_HAL_FE_PC_TEST_PC_TEST_SYNC_MASK                        0x00000001U
#define SAND_HAL_FE_PC_TEST_PC_TEST_SYNC_SHIFT                       0
#define SAND_HAL_FE_PC_TEST_PC_TEST_SYNC_MSB                         0
#define SAND_HAL_FE_PC_TEST_PC_TEST_SYNC_LSB                         0
#define SAND_HAL_FE_PC_TEST_PC_TEST_SYNC_TYPE                        (SAND_HAL_TYPE_PUNCH)
#define SAND_HAL_FE_PC_TEST_PC_TEST_SYNC_DEFAULT                     0x00000000U

/* field level defines for Device: FE  Register: pc_rmem_acc_ctl */
#define SAND_HAL_FE_PC_RMEM_ACC_CTL_PC_RMEM_ACK_MASK                 0x80000000U
#define SAND_HAL_FE_PC_RMEM_ACC_CTL_PC_RMEM_ACK_SHIFT                31
#define SAND_HAL_FE_PC_RMEM_ACC_CTL_PC_RMEM_ACK_MSB                  31
#define SAND_HAL_FE_PC_RMEM_ACC_CTL_PC_RMEM_ACK_LSB                  31
#define SAND_HAL_FE_PC_RMEM_ACC_CTL_PC_RMEM_ACK_TYPE                 (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PC_RMEM_ACC_CTL_PC_RMEM_ACK_DEFAULT              0x00000000U
#define SAND_HAL_FE_PC_RMEM_ACC_CTL_PC_RMEM_REQ_MASK                 0x40000000U
#define SAND_HAL_FE_PC_RMEM_ACC_CTL_PC_RMEM_REQ_SHIFT                30
#define SAND_HAL_FE_PC_RMEM_ACC_CTL_PC_RMEM_REQ_MSB                  30
#define SAND_HAL_FE_PC_RMEM_ACC_CTL_PC_RMEM_REQ_LSB                  30
#define SAND_HAL_FE_PC_RMEM_ACC_CTL_PC_RMEM_REQ_TYPE                 (SAND_HAL_TYPE_PUNCH)
#define SAND_HAL_FE_PC_RMEM_ACC_CTL_PC_RMEM_REQ_DEFAULT              0x00000000U
#define SAND_HAL_FE_PC_RMEM_ACC_CTL_PC_RMEM_R_W_N_MASK               0x20000000U
#define SAND_HAL_FE_PC_RMEM_ACC_CTL_PC_RMEM_R_W_N_SHIFT              29
#define SAND_HAL_FE_PC_RMEM_ACC_CTL_PC_RMEM_R_W_N_MSB                29
#define SAND_HAL_FE_PC_RMEM_ACC_CTL_PC_RMEM_R_W_N_LSB                29
#define SAND_HAL_FE_PC_RMEM_ACC_CTL_PC_RMEM_R_W_N_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PC_RMEM_ACC_CTL_PC_RMEM_R_W_N_DEFAULT            0x00000000U
#define SAND_HAL_FE_PC_RMEM_ACC_CTL_PC_RMEM_ADDR_MASK                0x000007ffU
#define SAND_HAL_FE_PC_RMEM_ACC_CTL_PC_RMEM_ADDR_SHIFT               0
#define SAND_HAL_FE_PC_RMEM_ACC_CTL_PC_RMEM_ADDR_MSB                 10
#define SAND_HAL_FE_PC_RMEM_ACC_CTL_PC_RMEM_ADDR_LSB                 0
#define SAND_HAL_FE_PC_RMEM_ACC_CTL_PC_RMEM_ADDR_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PC_RMEM_ACC_CTL_PC_RMEM_ADDR_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: pc_rmem_acc_data0 */
#define SAND_HAL_FE_PC_RMEM_ACC_DATA0_PC_RMEM_DATA0_MASK             0xffffffffU
#define SAND_HAL_FE_PC_RMEM_ACC_DATA0_PC_RMEM_DATA0_SHIFT            0
#define SAND_HAL_FE_PC_RMEM_ACC_DATA0_PC_RMEM_DATA0_MSB              31
#define SAND_HAL_FE_PC_RMEM_ACC_DATA0_PC_RMEM_DATA0_LSB              0
#define SAND_HAL_FE_PC_RMEM_ACC_DATA0_PC_RMEM_DATA0_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PC_RMEM_ACC_DATA0_PC_RMEM_DATA0_DEFAULT          0x00000000U

/* field level defines for Device: FE  Register: pc_rmem_acc_data1 */
#define SAND_HAL_FE_PC_RMEM_ACC_DATA1_PC_RMEM_DATA1_MASK             0xffffffffU
#define SAND_HAL_FE_PC_RMEM_ACC_DATA1_PC_RMEM_DATA1_SHIFT            0
#define SAND_HAL_FE_PC_RMEM_ACC_DATA1_PC_RMEM_DATA1_MSB              31
#define SAND_HAL_FE_PC_RMEM_ACC_DATA1_PC_RMEM_DATA1_LSB              0
#define SAND_HAL_FE_PC_RMEM_ACC_DATA1_PC_RMEM_DATA1_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PC_RMEM_ACC_DATA1_PC_RMEM_DATA1_DEFAULT          0x00000000U

/* field level defines for Device: FE  Register: pc_rmem_acc_data2 */
#define SAND_HAL_FE_PC_RMEM_ACC_DATA2_PC_RMEM_DATA2_MASK             0xffffffffU
#define SAND_HAL_FE_PC_RMEM_ACC_DATA2_PC_RMEM_DATA2_SHIFT            0
#define SAND_HAL_FE_PC_RMEM_ACC_DATA2_PC_RMEM_DATA2_MSB              31
#define SAND_HAL_FE_PC_RMEM_ACC_DATA2_PC_RMEM_DATA2_LSB              0
#define SAND_HAL_FE_PC_RMEM_ACC_DATA2_PC_RMEM_DATA2_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PC_RMEM_ACC_DATA2_PC_RMEM_DATA2_DEFAULT          0x00000000U

/* field level defines for Device: FE  Register: pc_rmem_acc_data3 */
#define SAND_HAL_FE_PC_RMEM_ACC_DATA3_PC_RMEM_DATA3_MASK             0xffffffffU
#define SAND_HAL_FE_PC_RMEM_ACC_DATA3_PC_RMEM_DATA3_SHIFT            0
#define SAND_HAL_FE_PC_RMEM_ACC_DATA3_PC_RMEM_DATA3_MSB              31
#define SAND_HAL_FE_PC_RMEM_ACC_DATA3_PC_RMEM_DATA3_LSB              0
#define SAND_HAL_FE_PC_RMEM_ACC_DATA3_PC_RMEM_DATA3_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PC_RMEM_ACC_DATA3_PC_RMEM_DATA3_DEFAULT          0x00000000U

/* field level defines for Device: FE  Register: pc_imem_acc_ctl */
#define SAND_HAL_FE_PC_IMEM_ACC_CTL_PC_IMEM_ACK_MASK                 0x80000000U
#define SAND_HAL_FE_PC_IMEM_ACC_CTL_PC_IMEM_ACK_SHIFT                31
#define SAND_HAL_FE_PC_IMEM_ACC_CTL_PC_IMEM_ACK_MSB                  31
#define SAND_HAL_FE_PC_IMEM_ACC_CTL_PC_IMEM_ACK_LSB                  31
#define SAND_HAL_FE_PC_IMEM_ACC_CTL_PC_IMEM_ACK_TYPE                 (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PC_IMEM_ACC_CTL_PC_IMEM_ACK_DEFAULT              0x00000000U
#define SAND_HAL_FE_PC_IMEM_ACC_CTL_PC_IMEM_REQ_MASK                 0x40000000U
#define SAND_HAL_FE_PC_IMEM_ACC_CTL_PC_IMEM_REQ_SHIFT                30
#define SAND_HAL_FE_PC_IMEM_ACC_CTL_PC_IMEM_REQ_MSB                  30
#define SAND_HAL_FE_PC_IMEM_ACC_CTL_PC_IMEM_REQ_LSB                  30
#define SAND_HAL_FE_PC_IMEM_ACC_CTL_PC_IMEM_REQ_TYPE                 (SAND_HAL_TYPE_PUNCH)
#define SAND_HAL_FE_PC_IMEM_ACC_CTL_PC_IMEM_REQ_DEFAULT              0x00000000U
#define SAND_HAL_FE_PC_IMEM_ACC_CTL_PC_IMEM_R_W_N_MASK               0x20000000U
#define SAND_HAL_FE_PC_IMEM_ACC_CTL_PC_IMEM_R_W_N_SHIFT              29
#define SAND_HAL_FE_PC_IMEM_ACC_CTL_PC_IMEM_R_W_N_MSB                29
#define SAND_HAL_FE_PC_IMEM_ACC_CTL_PC_IMEM_R_W_N_LSB                29
#define SAND_HAL_FE_PC_IMEM_ACC_CTL_PC_IMEM_R_W_N_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PC_IMEM_ACC_CTL_PC_IMEM_R_W_N_DEFAULT            0x00000000U
#define SAND_HAL_FE_PC_IMEM_ACC_CTL_PC_IMEM_ADDR_MASK                0x000000ffU
#define SAND_HAL_FE_PC_IMEM_ACC_CTL_PC_IMEM_ADDR_SHIFT               0
#define SAND_HAL_FE_PC_IMEM_ACC_CTL_PC_IMEM_ADDR_MSB                 7
#define SAND_HAL_FE_PC_IMEM_ACC_CTL_PC_IMEM_ADDR_LSB                 0
#define SAND_HAL_FE_PC_IMEM_ACC_CTL_PC_IMEM_ADDR_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PC_IMEM_ACC_CTL_PC_IMEM_ADDR_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: pc_imem_acc_data */
#define SAND_HAL_FE_PC_IMEM_ACC_DATA_PC_IMEM_DATA_MASK               0x000fffffU
#define SAND_HAL_FE_PC_IMEM_ACC_DATA_PC_IMEM_DATA_SHIFT              0
#define SAND_HAL_FE_PC_IMEM_ACC_DATA_PC_IMEM_DATA_MSB                19
#define SAND_HAL_FE_PC_IMEM_ACC_DATA_PC_IMEM_DATA_LSB                0
#define SAND_HAL_FE_PC_IMEM_ACC_DATA_PC_IMEM_DATA_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PC_IMEM_ACC_DATA_PC_IMEM_DATA_DEFAULT            0x00000000U

/* field level defines for Device: FE  Register: pe_config */
#define SAND_HAL_FE_PE_CONFIG_CONFIG_DISABLE_SRAMD_CLK_MASK          0x38000000U
#define SAND_HAL_FE_PE_CONFIG_CONFIG_DISABLE_SRAMD_CLK_SHIFT         27
#define SAND_HAL_FE_PE_CONFIG_CONFIG_DISABLE_SRAMD_CLK_MSB           29
#define SAND_HAL_FE_PE_CONFIG_CONFIG_DISABLE_SRAMD_CLK_LSB           27
#define SAND_HAL_FE_PE_CONFIG_CONFIG_DISABLE_SRAMD_CLK_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_CONFIG_CONFIG_DISABLE_SRAMD_CLK_DEFAULT       0x00000000U
#define SAND_HAL_FE_PE_CONFIG_CONFIG_DISABLE_SRAMC_CLK_MASK          0x07000000U
#define SAND_HAL_FE_PE_CONFIG_CONFIG_DISABLE_SRAMC_CLK_SHIFT         24
#define SAND_HAL_FE_PE_CONFIG_CONFIG_DISABLE_SRAMC_CLK_MSB           26
#define SAND_HAL_FE_PE_CONFIG_CONFIG_DISABLE_SRAMC_CLK_LSB           24
#define SAND_HAL_FE_PE_CONFIG_CONFIG_DISABLE_SRAMC_CLK_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_CONFIG_CONFIG_DISABLE_SRAMC_CLK_DEFAULT       0x00000000U
#define SAND_HAL_FE_PE_CONFIG_CONFIG_SRAMD_ZBT_MASK                  0x00800000U
#define SAND_HAL_FE_PE_CONFIG_CONFIG_SRAMD_ZBT_SHIFT                 23
#define SAND_HAL_FE_PE_CONFIG_CONFIG_SRAMD_ZBT_MSB                   23
#define SAND_HAL_FE_PE_CONFIG_CONFIG_SRAMD_ZBT_LSB                   23
#define SAND_HAL_FE_PE_CONFIG_CONFIG_SRAMD_ZBT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_CONFIG_CONFIG_SRAMD_ZBT_DEFAULT               0x00000000U
#define SAND_HAL_FE_PE_CONFIG_CONFIG_DISABLE_SRAMD_PAR_MASK          0x00400000U
#define SAND_HAL_FE_PE_CONFIG_CONFIG_DISABLE_SRAMD_PAR_SHIFT         22
#define SAND_HAL_FE_PE_CONFIG_CONFIG_DISABLE_SRAMD_PAR_MSB           22
#define SAND_HAL_FE_PE_CONFIG_CONFIG_DISABLE_SRAMD_PAR_LSB           22
#define SAND_HAL_FE_PE_CONFIG_CONFIG_DISABLE_SRAMD_PAR_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_CONFIG_CONFIG_DISABLE_SRAMD_PAR_DEFAULT       0x00000000U
#define SAND_HAL_FE_PE_CONFIG_CONFIG_FORCE_SRAMD_PAR_MASK            0x00300000U
#define SAND_HAL_FE_PE_CONFIG_CONFIG_FORCE_SRAMD_PAR_SHIFT           20
#define SAND_HAL_FE_PE_CONFIG_CONFIG_FORCE_SRAMD_PAR_MSB             21
#define SAND_HAL_FE_PE_CONFIG_CONFIG_FORCE_SRAMD_PAR_LSB             20
#define SAND_HAL_FE_PE_CONFIG_CONFIG_FORCE_SRAMD_PAR_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_CONFIG_CONFIG_FORCE_SRAMD_PAR_DEFAULT         0x00000000U
#define SAND_HAL_FE_PE_CONFIG_CONFIG_SRAMC_ZBT_MASK                  0x00080000U
#define SAND_HAL_FE_PE_CONFIG_CONFIG_SRAMC_ZBT_SHIFT                 19
#define SAND_HAL_FE_PE_CONFIG_CONFIG_SRAMC_ZBT_MSB                   19
#define SAND_HAL_FE_PE_CONFIG_CONFIG_SRAMC_ZBT_LSB                   19
#define SAND_HAL_FE_PE_CONFIG_CONFIG_SRAMC_ZBT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_CONFIG_CONFIG_SRAMC_ZBT_DEFAULT               0x00000000U
#define SAND_HAL_FE_PE_CONFIG_CONFIG_DISABLE_SRAMC_PAR_MASK          0x00040000U
#define SAND_HAL_FE_PE_CONFIG_CONFIG_DISABLE_SRAMC_PAR_SHIFT         18
#define SAND_HAL_FE_PE_CONFIG_CONFIG_DISABLE_SRAMC_PAR_MSB           18
#define SAND_HAL_FE_PE_CONFIG_CONFIG_DISABLE_SRAMC_PAR_LSB           18
#define SAND_HAL_FE_PE_CONFIG_CONFIG_DISABLE_SRAMC_PAR_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_CONFIG_CONFIG_DISABLE_SRAMC_PAR_DEFAULT       0x00000000U
#define SAND_HAL_FE_PE_CONFIG_CONFIG_FORCE_SRAMC_PAR_MASK            0x00030000U
#define SAND_HAL_FE_PE_CONFIG_CONFIG_FORCE_SRAMC_PAR_SHIFT           16
#define SAND_HAL_FE_PE_CONFIG_CONFIG_FORCE_SRAMC_PAR_MSB             17
#define SAND_HAL_FE_PE_CONFIG_CONFIG_FORCE_SRAMC_PAR_LSB             16
#define SAND_HAL_FE_PE_CONFIG_CONFIG_FORCE_SRAMC_PAR_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_CONFIG_CONFIG_FORCE_SRAMC_PAR_DEFAULT         0x00000000U
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM3_ENABLE_MASK             0x00008000U
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM3_ENABLE_SHIFT            15
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM3_ENABLE_MSB              15
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM3_ENABLE_LSB              15
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM3_ENABLE_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM3_ENABLE_DEFAULT          0x00000000U
#define SAND_HAL_FE_PE_CONFIG_STREAM3_ACTIVE_MASK                    0x00004000U
#define SAND_HAL_FE_PE_CONFIG_STREAM3_ACTIVE_SHIFT                   14
#define SAND_HAL_FE_PE_CONFIG_STREAM3_ACTIVE_MSB                     14
#define SAND_HAL_FE_PE_CONFIG_STREAM3_ACTIVE_LSB                     14
#define SAND_HAL_FE_PE_CONFIG_STREAM3_ACTIVE_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PE_CONFIG_STREAM3_ACTIVE_DEFAULT                 0x00000000U
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM3_IMEM_MASK               0x00003000U
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM3_IMEM_SHIFT              12
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM3_IMEM_MSB                13
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM3_IMEM_LSB                12
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM3_IMEM_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM3_IMEM_DEFAULT            0x00000000U
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM2_ENABLE_MASK             0x00000800U
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM2_ENABLE_SHIFT            11
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM2_ENABLE_MSB              11
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM2_ENABLE_LSB              11
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM2_ENABLE_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM2_ENABLE_DEFAULT          0x00000000U
#define SAND_HAL_FE_PE_CONFIG_STREAM2_ACTIVE_MASK                    0x00000400U
#define SAND_HAL_FE_PE_CONFIG_STREAM2_ACTIVE_SHIFT                   10
#define SAND_HAL_FE_PE_CONFIG_STREAM2_ACTIVE_MSB                     10
#define SAND_HAL_FE_PE_CONFIG_STREAM2_ACTIVE_LSB                     10
#define SAND_HAL_FE_PE_CONFIG_STREAM2_ACTIVE_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PE_CONFIG_STREAM2_ACTIVE_DEFAULT                 0x00000000U
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM2_IMEM_MASK               0x00000300U
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM2_IMEM_SHIFT              8
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM2_IMEM_MSB                9
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM2_IMEM_LSB                8
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM2_IMEM_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM2_IMEM_DEFAULT            0x00000000U
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM1_ENABLE_MASK             0x00000080U
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM1_ENABLE_SHIFT            7
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM1_ENABLE_MSB              7
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM1_ENABLE_LSB              7
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM1_ENABLE_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM1_ENABLE_DEFAULT          0x00000000U
#define SAND_HAL_FE_PE_CONFIG_STREAM1_ACTIVE_MASK                    0x00000040U
#define SAND_HAL_FE_PE_CONFIG_STREAM1_ACTIVE_SHIFT                   6
#define SAND_HAL_FE_PE_CONFIG_STREAM1_ACTIVE_MSB                     6
#define SAND_HAL_FE_PE_CONFIG_STREAM1_ACTIVE_LSB                     6
#define SAND_HAL_FE_PE_CONFIG_STREAM1_ACTIVE_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PE_CONFIG_STREAM1_ACTIVE_DEFAULT                 0x00000000U
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM1_IMEM_MASK               0x00000030U
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM1_IMEM_SHIFT              4
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM1_IMEM_MSB                5
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM1_IMEM_LSB                4
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM1_IMEM_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM1_IMEM_DEFAULT            0x00000000U
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM0_ENABLE_MASK             0x00000008U
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM0_ENABLE_SHIFT            3
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM0_ENABLE_MSB              3
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM0_ENABLE_LSB              3
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM0_ENABLE_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM0_ENABLE_DEFAULT          0x00000000U
#define SAND_HAL_FE_PE_CONFIG_STREAM0_ACTIVE_MASK                    0x00000004U
#define SAND_HAL_FE_PE_CONFIG_STREAM0_ACTIVE_SHIFT                   2
#define SAND_HAL_FE_PE_CONFIG_STREAM0_ACTIVE_MSB                     2
#define SAND_HAL_FE_PE_CONFIG_STREAM0_ACTIVE_LSB                     2
#define SAND_HAL_FE_PE_CONFIG_STREAM0_ACTIVE_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PE_CONFIG_STREAM0_ACTIVE_DEFAULT                 0x00000000U
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM0_IMEM_MASK               0x00000003U
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM0_IMEM_SHIFT              0
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM0_IMEM_MSB                1
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM0_IMEM_LSB                0
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM0_IMEM_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_CONFIG_CONFIG_STREAM0_IMEM_DEFAULT            0x00000000U

/* field level defines for Device: FE  Register: pe_status_err */
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX15_MASK                     0x80000000U
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX15_SHIFT                    31
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX15_MSB                      31
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX15_LSB                      31
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX15_TYPE                     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX15_DEFAULT                  0x00000000U
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX14_MASK                     0x40000000U
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX14_SHIFT                    30
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX14_MSB                      30
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX14_LSB                      30
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX14_TYPE                     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX14_DEFAULT                  0x00000000U
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX13_MASK                     0x20000000U
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX13_SHIFT                    29
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX13_MSB                      29
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX13_LSB                      29
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX13_TYPE                     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX13_DEFAULT                  0x00000000U
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX12_MASK                     0x10000000U
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX12_SHIFT                    28
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX12_MSB                      28
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX12_LSB                      28
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX12_TYPE                     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX12_DEFAULT                  0x00000000U
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX11_MASK                     0x08000000U
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX11_SHIFT                    27
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX11_MSB                      27
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX11_LSB                      27
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX11_TYPE                     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX11_DEFAULT                  0x00000000U
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX10_MASK                     0x04000000U
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX10_SHIFT                    26
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX10_MSB                      26
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX10_LSB                      26
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX10_TYPE                     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX10_DEFAULT                  0x00000000U
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX9_MASK                      0x02000000U
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX9_SHIFT                     25
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX9_MSB                       25
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX9_LSB                       25
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX9_TYPE                      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX9_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX8_MASK                      0x01000000U
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX8_SHIFT                     24
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX8_MSB                       24
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX8_LSB                       24
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX8_TYPE                      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX8_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX7_MASK                      0x00800000U
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX7_SHIFT                     23
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX7_MSB                       23
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX7_LSB                       23
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX7_TYPE                      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX7_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX6_MASK                      0x00400000U
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX6_SHIFT                     22
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX6_MSB                       22
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX6_LSB                       22
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX6_TYPE                      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX6_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX5_MASK                      0x00200000U
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX5_SHIFT                     21
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX5_MSB                       21
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX5_LSB                       21
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX5_TYPE                      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX5_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX4_MASK                      0x00100000U
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX4_SHIFT                     20
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX4_MSB                       20
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX4_LSB                       20
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX4_TYPE                      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX4_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX3_MASK                      0x00080000U
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX3_SHIFT                     19
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX3_MSB                       19
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX3_LSB                       19
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX3_TYPE                      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX3_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX2_MASK                      0x00040000U
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX2_SHIFT                     18
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX2_MSB                       18
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX2_LSB                       18
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX2_TYPE                      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX2_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX1_MASK                      0x00020000U
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX1_SHIFT                     17
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX1_MSB                       17
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX1_LSB                       17
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX1_TYPE                      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX1_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX0_MASK                      0x00010000U
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX0_SHIFT                     16
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX0_MSB                       16
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX0_LSB                       16
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX0_TYPE                      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MAILBOX0_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMD_NXM_ERR_MASK                 0x00000080U
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMD_NXM_ERR_SHIFT                7
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMD_NXM_ERR_MSB                  7
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMD_NXM_ERR_LSB                  7
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMD_NXM_ERR_TYPE                 (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMD_NXM_ERR_DEFAULT              0x00000000U
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMD_SAT_ERR_MASK                 0x00000040U
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMD_SAT_ERR_SHIFT                6
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMD_SAT_ERR_MSB                  6
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMD_SAT_ERR_LSB                  6
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMD_SAT_ERR_TYPE                 (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMD_SAT_ERR_DEFAULT              0x00000000U
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMD_HI_PAR_ERR_MASK              0x00000020U
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMD_HI_PAR_ERR_SHIFT             5
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMD_HI_PAR_ERR_MSB               5
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMD_HI_PAR_ERR_LSB               5
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMD_HI_PAR_ERR_TYPE              (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMD_HI_PAR_ERR_DEFAULT           0x00000000U
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMD_LO_PAR_ERR_MASK              0x00000010U
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMD_LO_PAR_ERR_SHIFT             4
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMD_LO_PAR_ERR_MSB               4
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMD_LO_PAR_ERR_LSB               4
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMD_LO_PAR_ERR_TYPE              (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMD_LO_PAR_ERR_DEFAULT           0x00000000U
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMC_NXM_ERR_MASK                 0x00000008U
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMC_NXM_ERR_SHIFT                3
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMC_NXM_ERR_MSB                  3
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMC_NXM_ERR_LSB                  3
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMC_NXM_ERR_TYPE                 (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMC_NXM_ERR_DEFAULT              0x00000000U
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMC_SAT_ERR_MASK                 0x00000004U
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMC_SAT_ERR_SHIFT                2
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMC_SAT_ERR_MSB                  2
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMC_SAT_ERR_LSB                  2
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMC_SAT_ERR_TYPE                 (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMC_SAT_ERR_DEFAULT              0x00000000U
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMC_HI_PAR_ERR_MASK              0x00000002U
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMC_HI_PAR_ERR_SHIFT             1
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMC_HI_PAR_ERR_MSB               1
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMC_HI_PAR_ERR_LSB               1
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMC_HI_PAR_ERR_TYPE              (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMC_HI_PAR_ERR_DEFAULT           0x00000000U
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMC_LO_PAR_ERR_MASK              0x00000001U
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMC_LO_PAR_ERR_SHIFT             0
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMC_LO_PAR_ERR_MSB               0
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMC_LO_PAR_ERR_LSB               0
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMC_LO_PAR_ERR_TYPE              (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_SRAMC_LO_PAR_ERR_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: pe_status_err_mask */
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX15_DISINT_MASK         0x80000000U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX15_DISINT_SHIFT        31
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX15_DISINT_MSB          31
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX15_DISINT_LSB          31
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX15_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX15_DISINT_DEFAULT      0x00000001U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX14_DISINT_MASK         0x40000000U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX14_DISINT_SHIFT        30
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX14_DISINT_MSB          30
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX14_DISINT_LSB          30
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX14_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX14_DISINT_DEFAULT      0x00000001U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX13_DISINT_MASK         0x20000000U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX13_DISINT_SHIFT        29
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX13_DISINT_MSB          29
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX13_DISINT_LSB          29
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX13_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX13_DISINT_DEFAULT      0x00000001U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX12_DISINT_MASK         0x10000000U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX12_DISINT_SHIFT        28
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX12_DISINT_MSB          28
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX12_DISINT_LSB          28
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX12_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX12_DISINT_DEFAULT      0x00000001U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX11_DISINT_MASK         0x08000000U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX11_DISINT_SHIFT        27
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX11_DISINT_MSB          27
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX11_DISINT_LSB          27
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX11_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX11_DISINT_DEFAULT      0x00000001U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX10_DISINT_MASK         0x04000000U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX10_DISINT_SHIFT        26
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX10_DISINT_MSB          26
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX10_DISINT_LSB          26
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX10_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX10_DISINT_DEFAULT      0x00000001U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX9_DISINT_MASK          0x02000000U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX9_DISINT_SHIFT         25
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX9_DISINT_MSB           25
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX9_DISINT_LSB           25
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX9_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX9_DISINT_DEFAULT       0x00000001U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX8_DISINT_MASK          0x01000000U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX8_DISINT_SHIFT         24
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX8_DISINT_MSB           24
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX8_DISINT_LSB           24
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX8_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX8_DISINT_DEFAULT       0x00000001U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX7_DISINT_MASK          0x00800000U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX7_DISINT_SHIFT         23
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX7_DISINT_MSB           23
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX7_DISINT_LSB           23
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX7_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX7_DISINT_DEFAULT       0x00000001U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX6_DISINT_MASK          0x00400000U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX6_DISINT_SHIFT         22
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX6_DISINT_MSB           22
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX6_DISINT_LSB           22
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX6_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX6_DISINT_DEFAULT       0x00000001U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX5_DISINT_MASK          0x00200000U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX5_DISINT_SHIFT         21
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX5_DISINT_MSB           21
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX5_DISINT_LSB           21
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX5_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX5_DISINT_DEFAULT       0x00000001U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX4_DISINT_MASK          0x00100000U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX4_DISINT_SHIFT         20
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX4_DISINT_MSB           20
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX4_DISINT_LSB           20
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX4_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX4_DISINT_DEFAULT       0x00000001U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX3_DISINT_MASK          0x00080000U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX3_DISINT_SHIFT         19
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX3_DISINT_MSB           19
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX3_DISINT_LSB           19
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX3_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX3_DISINT_DEFAULT       0x00000001U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX2_DISINT_MASK          0x00040000U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX2_DISINT_SHIFT         18
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX2_DISINT_MSB           18
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX2_DISINT_LSB           18
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX2_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX2_DISINT_DEFAULT       0x00000001U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX1_DISINT_MASK          0x00020000U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX1_DISINT_SHIFT         17
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX1_DISINT_MSB           17
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX1_DISINT_LSB           17
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX1_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX1_DISINT_DEFAULT       0x00000001U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX0_DISINT_MASK          0x00010000U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX0_DISINT_SHIFT         16
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX0_DISINT_MSB           16
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX0_DISINT_LSB           16
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX0_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_MAILBOX0_DISINT_DEFAULT       0x00000001U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_SRAMD_NXM_ERR_DISINT_MASK     0x00000080U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_SRAMD_NXM_ERR_DISINT_SHIFT    7
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_SRAMD_NXM_ERR_DISINT_MSB      7
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_SRAMD_NXM_ERR_DISINT_LSB      7
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_SRAMD_NXM_ERR_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_SRAMD_NXM_ERR_DISINT_DEFAULT  0x00000001U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_SRAMD_SAT_ERR_DISINT_MASK     0x00000040U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_SRAMD_SAT_ERR_DISINT_SHIFT    6
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_SRAMD_SAT_ERR_DISINT_MSB      6
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_SRAMD_SAT_ERR_DISINT_LSB      6
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_SRAMD_SAT_ERR_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_SRAMD_SAT_ERR_DISINT_DEFAULT  0x00000001U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_SRAMD_PAR_ERR_DISINT_MASK     0x00000030U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_SRAMD_PAR_ERR_DISINT_SHIFT    4
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_SRAMD_PAR_ERR_DISINT_MSB      5
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_SRAMD_PAR_ERR_DISINT_LSB      4
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_SRAMD_PAR_ERR_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_SRAMD_PAR_ERR_DISINT_DEFAULT  0x00000003U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_SRAMC_NXM_ERR_DISINT_MASK     0x00000008U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_SRAMC_NXM_ERR_DISINT_SHIFT    3
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_SRAMC_NXM_ERR_DISINT_MSB      3
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_SRAMC_NXM_ERR_DISINT_LSB      3
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_SRAMC_NXM_ERR_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_SRAMC_NXM_ERR_DISINT_DEFAULT  0x00000001U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_SRAMC_SAT_ERR_DISINT_MASK     0x00000004U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_SRAMC_SAT_ERR_DISINT_SHIFT    2
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_SRAMC_SAT_ERR_DISINT_MSB      2
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_SRAMC_SAT_ERR_DISINT_LSB      2
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_SRAMC_SAT_ERR_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_SRAMC_SAT_ERR_DISINT_DEFAULT  0x00000001U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_SRAMC_PAR_ERR_DISINT_MASK     0x00000003U
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_SRAMC_PAR_ERR_DISINT_SHIFT    0
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_SRAMC_PAR_ERR_DISINT_MSB      1
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_SRAMC_PAR_ERR_DISINT_LSB      0
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_SRAMC_PAR_ERR_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_STATUS_ERR_MASK_SRAMC_PAR_ERR_DISINT_DEFAULT  0x00000003U

/* field level defines for Device: FE  Register: pe_mem_cnt */
#define SAND_HAL_FE_PE_MEM_CNT_SRAMD_NXM_ERR_CNT_MASK                0xff000000U
#define SAND_HAL_FE_PE_MEM_CNT_SRAMD_NXM_ERR_CNT_SHIFT               24
#define SAND_HAL_FE_PE_MEM_CNT_SRAMD_NXM_ERR_CNT_MSB                 31
#define SAND_HAL_FE_PE_MEM_CNT_SRAMD_NXM_ERR_CNT_LSB                 24
#define SAND_HAL_FE_PE_MEM_CNT_SRAMD_NXM_ERR_CNT_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_PE_MEM_CNT_SRAMD_NXM_ERR_CNT_DEFAULT             0x00000000U
#define SAND_HAL_FE_PE_MEM_CNT_SRAMC_NXM_ERR_CNT_MASK                0x00ff0000U
#define SAND_HAL_FE_PE_MEM_CNT_SRAMC_NXM_ERR_CNT_SHIFT               16
#define SAND_HAL_FE_PE_MEM_CNT_SRAMC_NXM_ERR_CNT_MSB                 23
#define SAND_HAL_FE_PE_MEM_CNT_SRAMC_NXM_ERR_CNT_LSB                 16
#define SAND_HAL_FE_PE_MEM_CNT_SRAMC_NXM_ERR_CNT_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_PE_MEM_CNT_SRAMC_NXM_ERR_CNT_DEFAULT             0x00000000U
#define SAND_HAL_FE_PE_MEM_CNT_SRAMD_PAR_ERR_CNT_MASK                0x0000ff00U
#define SAND_HAL_FE_PE_MEM_CNT_SRAMD_PAR_ERR_CNT_SHIFT               8
#define SAND_HAL_FE_PE_MEM_CNT_SRAMD_PAR_ERR_CNT_MSB                 15
#define SAND_HAL_FE_PE_MEM_CNT_SRAMD_PAR_ERR_CNT_LSB                 8
#define SAND_HAL_FE_PE_MEM_CNT_SRAMD_PAR_ERR_CNT_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_PE_MEM_CNT_SRAMD_PAR_ERR_CNT_DEFAULT             0x00000000U
#define SAND_HAL_FE_PE_MEM_CNT_SRAMC_PAR_ERR_CNT_MASK                0x000000ffU
#define SAND_HAL_FE_PE_MEM_CNT_SRAMC_PAR_ERR_CNT_SHIFT               0
#define SAND_HAL_FE_PE_MEM_CNT_SRAMC_PAR_ERR_CNT_MSB                 7
#define SAND_HAL_FE_PE_MEM_CNT_SRAMC_PAR_ERR_CNT_LSB                 0
#define SAND_HAL_FE_PE_MEM_CNT_SRAMC_PAR_ERR_CNT_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_PE_MEM_CNT_SRAMC_PAR_ERR_CNT_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: pe_memc_acc_ctl0 */
#define SAND_HAL_FE_PE_MEMC_ACC_CTL0_PE_MEMC_ACK0_MASK               0x80000000U
#define SAND_HAL_FE_PE_MEMC_ACC_CTL0_PE_MEMC_ACK0_SHIFT              31
#define SAND_HAL_FE_PE_MEMC_ACC_CTL0_PE_MEMC_ACK0_MSB                31
#define SAND_HAL_FE_PE_MEMC_ACC_CTL0_PE_MEMC_ACK0_LSB                31
#define SAND_HAL_FE_PE_MEMC_ACC_CTL0_PE_MEMC_ACK0_TYPE               (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PE_MEMC_ACC_CTL0_PE_MEMC_ACK0_DEFAULT            0x00000000U
#define SAND_HAL_FE_PE_MEMC_ACC_CTL0_PE_MEMC_REQ0_MASK               0x40000000U
#define SAND_HAL_FE_PE_MEMC_ACC_CTL0_PE_MEMC_REQ0_SHIFT              30
#define SAND_HAL_FE_PE_MEMC_ACC_CTL0_PE_MEMC_REQ0_MSB                30
#define SAND_HAL_FE_PE_MEMC_ACC_CTL0_PE_MEMC_REQ0_LSB                30
#define SAND_HAL_FE_PE_MEMC_ACC_CTL0_PE_MEMC_REQ0_TYPE               (SAND_HAL_TYPE_PUNCH)
#define SAND_HAL_FE_PE_MEMC_ACC_CTL0_PE_MEMC_REQ0_DEFAULT            0x00000000U
#define SAND_HAL_FE_PE_MEMC_ACC_CTL0_PE_MEMC_R_W_N0_MASK             0x20000000U
#define SAND_HAL_FE_PE_MEMC_ACC_CTL0_PE_MEMC_R_W_N0_SHIFT            29
#define SAND_HAL_FE_PE_MEMC_ACC_CTL0_PE_MEMC_R_W_N0_MSB              29
#define SAND_HAL_FE_PE_MEMC_ACC_CTL0_PE_MEMC_R_W_N0_LSB              29
#define SAND_HAL_FE_PE_MEMC_ACC_CTL0_PE_MEMC_R_W_N0_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_MEMC_ACC_CTL0_PE_MEMC_R_W_N0_DEFAULT          0x00000000U
#define SAND_HAL_FE_PE_MEMC_ACC_CTL0_PE_MEMC_CLR_ON_RD0_MASK         0x10000000U
#define SAND_HAL_FE_PE_MEMC_ACC_CTL0_PE_MEMC_CLR_ON_RD0_SHIFT        28
#define SAND_HAL_FE_PE_MEMC_ACC_CTL0_PE_MEMC_CLR_ON_RD0_MSB          28
#define SAND_HAL_FE_PE_MEMC_ACC_CTL0_PE_MEMC_CLR_ON_RD0_LSB          28
#define SAND_HAL_FE_PE_MEMC_ACC_CTL0_PE_MEMC_CLR_ON_RD0_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_MEMC_ACC_CTL0_PE_MEMC_CLR_ON_RD0_DEFAULT      0x00000000U
#define SAND_HAL_FE_PE_MEMC_ACC_CTL0_PE_MEMC_ADDR0_MASK              0x001fffffU
#define SAND_HAL_FE_PE_MEMC_ACC_CTL0_PE_MEMC_ADDR0_SHIFT             0
#define SAND_HAL_FE_PE_MEMC_ACC_CTL0_PE_MEMC_ADDR0_MSB               20
#define SAND_HAL_FE_PE_MEMC_ACC_CTL0_PE_MEMC_ADDR0_LSB               0
#define SAND_HAL_FE_PE_MEMC_ACC_CTL0_PE_MEMC_ADDR0_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_MEMC_ACC_CTL0_PE_MEMC_ADDR0_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: pe_memc_acc_data0 */
#define SAND_HAL_FE_PE_MEMC_ACC_DATA0_PE_MEMC_DATA0_MASK             0xffffffffU
#define SAND_HAL_FE_PE_MEMC_ACC_DATA0_PE_MEMC_DATA0_SHIFT            0
#define SAND_HAL_FE_PE_MEMC_ACC_DATA0_PE_MEMC_DATA0_MSB              31
#define SAND_HAL_FE_PE_MEMC_ACC_DATA0_PE_MEMC_DATA0_LSB              0
#define SAND_HAL_FE_PE_MEMC_ACC_DATA0_PE_MEMC_DATA0_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_MEMC_ACC_DATA0_PE_MEMC_DATA0_DEFAULT          0x00000000U

/* field level defines for Device: FE  Register: pe_memd_acc_ctl0 */
#define SAND_HAL_FE_PE_MEMD_ACC_CTL0_PE_MEMD_ACK0_MASK               0x80000000U
#define SAND_HAL_FE_PE_MEMD_ACC_CTL0_PE_MEMD_ACK0_SHIFT              31
#define SAND_HAL_FE_PE_MEMD_ACC_CTL0_PE_MEMD_ACK0_MSB                31
#define SAND_HAL_FE_PE_MEMD_ACC_CTL0_PE_MEMD_ACK0_LSB                31
#define SAND_HAL_FE_PE_MEMD_ACC_CTL0_PE_MEMD_ACK0_TYPE               (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PE_MEMD_ACC_CTL0_PE_MEMD_ACK0_DEFAULT            0x00000000U
#define SAND_HAL_FE_PE_MEMD_ACC_CTL0_PE_MEMD_REQ0_MASK               0x40000000U
#define SAND_HAL_FE_PE_MEMD_ACC_CTL0_PE_MEMD_REQ0_SHIFT              30
#define SAND_HAL_FE_PE_MEMD_ACC_CTL0_PE_MEMD_REQ0_MSB                30
#define SAND_HAL_FE_PE_MEMD_ACC_CTL0_PE_MEMD_REQ0_LSB                30
#define SAND_HAL_FE_PE_MEMD_ACC_CTL0_PE_MEMD_REQ0_TYPE               (SAND_HAL_TYPE_PUNCH)
#define SAND_HAL_FE_PE_MEMD_ACC_CTL0_PE_MEMD_REQ0_DEFAULT            0x00000000U
#define SAND_HAL_FE_PE_MEMD_ACC_CTL0_PE_MEMD_R_W_N0_MASK             0x20000000U
#define SAND_HAL_FE_PE_MEMD_ACC_CTL0_PE_MEMD_R_W_N0_SHIFT            29
#define SAND_HAL_FE_PE_MEMD_ACC_CTL0_PE_MEMD_R_W_N0_MSB              29
#define SAND_HAL_FE_PE_MEMD_ACC_CTL0_PE_MEMD_R_W_N0_LSB              29
#define SAND_HAL_FE_PE_MEMD_ACC_CTL0_PE_MEMD_R_W_N0_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_MEMD_ACC_CTL0_PE_MEMD_R_W_N0_DEFAULT          0x00000000U
#define SAND_HAL_FE_PE_MEMD_ACC_CTL0_PE_MEMD_CLR_ON_RD0_MASK         0x10000000U
#define SAND_HAL_FE_PE_MEMD_ACC_CTL0_PE_MEMD_CLR_ON_RD0_SHIFT        28
#define SAND_HAL_FE_PE_MEMD_ACC_CTL0_PE_MEMD_CLR_ON_RD0_MSB          28
#define SAND_HAL_FE_PE_MEMD_ACC_CTL0_PE_MEMD_CLR_ON_RD0_LSB          28
#define SAND_HAL_FE_PE_MEMD_ACC_CTL0_PE_MEMD_CLR_ON_RD0_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_MEMD_ACC_CTL0_PE_MEMD_CLR_ON_RD0_DEFAULT      0x00000000U
#define SAND_HAL_FE_PE_MEMD_ACC_CTL0_PE_MEMD_ADDR0_MASK              0x001fffffU
#define SAND_HAL_FE_PE_MEMD_ACC_CTL0_PE_MEMD_ADDR0_SHIFT             0
#define SAND_HAL_FE_PE_MEMD_ACC_CTL0_PE_MEMD_ADDR0_MSB               20
#define SAND_HAL_FE_PE_MEMD_ACC_CTL0_PE_MEMD_ADDR0_LSB               0
#define SAND_HAL_FE_PE_MEMD_ACC_CTL0_PE_MEMD_ADDR0_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_MEMD_ACC_CTL0_PE_MEMD_ADDR0_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: pe_memd_acc_data0 */
#define SAND_HAL_FE_PE_MEMD_ACC_DATA0_PE_MEMD_DATA0_MASK             0xffffffffU
#define SAND_HAL_FE_PE_MEMD_ACC_DATA0_PE_MEMD_DATA0_SHIFT            0
#define SAND_HAL_FE_PE_MEMD_ACC_DATA0_PE_MEMD_DATA0_MSB              31
#define SAND_HAL_FE_PE_MEMD_ACC_DATA0_PE_MEMD_DATA0_LSB              0
#define SAND_HAL_FE_PE_MEMD_ACC_DATA0_PE_MEMD_DATA0_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_MEMD_ACC_DATA0_PE_MEMD_DATA0_DEFAULT          0x00000000U

/* field level defines for Device: FE  Register: pe_imem_acc_ctl */
#define SAND_HAL_FE_PE_IMEM_ACC_CTL_PE_IMEM_ACK_MASK                 0x80000000U
#define SAND_HAL_FE_PE_IMEM_ACC_CTL_PE_IMEM_ACK_SHIFT                31
#define SAND_HAL_FE_PE_IMEM_ACC_CTL_PE_IMEM_ACK_MSB                  31
#define SAND_HAL_FE_PE_IMEM_ACC_CTL_PE_IMEM_ACK_LSB                  31
#define SAND_HAL_FE_PE_IMEM_ACC_CTL_PE_IMEM_ACK_TYPE                 (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PE_IMEM_ACC_CTL_PE_IMEM_ACK_DEFAULT              0x00000000U
#define SAND_HAL_FE_PE_IMEM_ACC_CTL_PE_IMEM_REQ_MASK                 0x40000000U
#define SAND_HAL_FE_PE_IMEM_ACC_CTL_PE_IMEM_REQ_SHIFT                30
#define SAND_HAL_FE_PE_IMEM_ACC_CTL_PE_IMEM_REQ_MSB                  30
#define SAND_HAL_FE_PE_IMEM_ACC_CTL_PE_IMEM_REQ_LSB                  30
#define SAND_HAL_FE_PE_IMEM_ACC_CTL_PE_IMEM_REQ_TYPE                 (SAND_HAL_TYPE_PUNCH)
#define SAND_HAL_FE_PE_IMEM_ACC_CTL_PE_IMEM_REQ_DEFAULT              0x00000000U
#define SAND_HAL_FE_PE_IMEM_ACC_CTL_PE_IMEM_R_W_N_MASK               0x20000000U
#define SAND_HAL_FE_PE_IMEM_ACC_CTL_PE_IMEM_R_W_N_SHIFT              29
#define SAND_HAL_FE_PE_IMEM_ACC_CTL_PE_IMEM_R_W_N_MSB                29
#define SAND_HAL_FE_PE_IMEM_ACC_CTL_PE_IMEM_R_W_N_LSB                29
#define SAND_HAL_FE_PE_IMEM_ACC_CTL_PE_IMEM_R_W_N_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_IMEM_ACC_CTL_PE_IMEM_R_W_N_DEFAULT            0x00000000U
#define SAND_HAL_FE_PE_IMEM_ACC_CTL_PE_IMEM_ADDR_MASK                0x000003ffU
#define SAND_HAL_FE_PE_IMEM_ACC_CTL_PE_IMEM_ADDR_SHIFT               0
#define SAND_HAL_FE_PE_IMEM_ACC_CTL_PE_IMEM_ADDR_MSB                 9
#define SAND_HAL_FE_PE_IMEM_ACC_CTL_PE_IMEM_ADDR_LSB                 0
#define SAND_HAL_FE_PE_IMEM_ACC_CTL_PE_IMEM_ADDR_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_IMEM_ACC_CTL_PE_IMEM_ADDR_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: pe_imem_acc_data0 */
#define SAND_HAL_FE_PE_IMEM_ACC_DATA0_PE_IMEM_DATA0_MASK             0xffffffffU
#define SAND_HAL_FE_PE_IMEM_ACC_DATA0_PE_IMEM_DATA0_SHIFT            0
#define SAND_HAL_FE_PE_IMEM_ACC_DATA0_PE_IMEM_DATA0_MSB              31
#define SAND_HAL_FE_PE_IMEM_ACC_DATA0_PE_IMEM_DATA0_LSB              0
#define SAND_HAL_FE_PE_IMEM_ACC_DATA0_PE_IMEM_DATA0_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_IMEM_ACC_DATA0_PE_IMEM_DATA0_DEFAULT          0x00000000U

/* field level defines for Device: FE  Register: pe_imem_acc_data1 */
#define SAND_HAL_FE_PE_IMEM_ACC_DATA1_PE_IMEM_DATA1_MASK             0xffffffffU
#define SAND_HAL_FE_PE_IMEM_ACC_DATA1_PE_IMEM_DATA1_SHIFT            0
#define SAND_HAL_FE_PE_IMEM_ACC_DATA1_PE_IMEM_DATA1_MSB              31
#define SAND_HAL_FE_PE_IMEM_ACC_DATA1_PE_IMEM_DATA1_LSB              0
#define SAND_HAL_FE_PE_IMEM_ACC_DATA1_PE_IMEM_DATA1_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_IMEM_ACC_DATA1_PE_IMEM_DATA1_DEFAULT          0x00000000U

/* field level defines for Device: FE  Register: pe_par_addrc */
#define SAND_HAL_FE_PE_PAR_ADDRC_SRAMC_ERROR_ADDR_MASK               0x001fffffU
#define SAND_HAL_FE_PE_PAR_ADDRC_SRAMC_ERROR_ADDR_SHIFT              0
#define SAND_HAL_FE_PE_PAR_ADDRC_SRAMC_ERROR_ADDR_MSB                20
#define SAND_HAL_FE_PE_PAR_ADDRC_SRAMC_ERROR_ADDR_LSB                0
#define SAND_HAL_FE_PE_PAR_ADDRC_SRAMC_ERROR_ADDR_TYPE               (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PE_PAR_ADDRC_SRAMC_ERROR_ADDR_DEFAULT            0x00000000U

/* field level defines for Device: FE  Register: pe_par_datac */
#define SAND_HAL_FE_PE_PAR_DATAC_SRAMC_ERROR_DATA_MASK               0xffffffffU
#define SAND_HAL_FE_PE_PAR_DATAC_SRAMC_ERROR_DATA_SHIFT              0
#define SAND_HAL_FE_PE_PAR_DATAC_SRAMC_ERROR_DATA_MSB                31
#define SAND_HAL_FE_PE_PAR_DATAC_SRAMC_ERROR_DATA_LSB                0
#define SAND_HAL_FE_PE_PAR_DATAC_SRAMC_ERROR_DATA_TYPE               (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PE_PAR_DATAC_SRAMC_ERROR_DATA_DEFAULT            0x00000000U

/* field level defines for Device: FE  Register: pe_par_addrd */
#define SAND_HAL_FE_PE_PAR_ADDRD_SRAMD_ERROR_ADDR_MASK               0x001fffffU
#define SAND_HAL_FE_PE_PAR_ADDRD_SRAMD_ERROR_ADDR_SHIFT              0
#define SAND_HAL_FE_PE_PAR_ADDRD_SRAMD_ERROR_ADDR_MSB                20
#define SAND_HAL_FE_PE_PAR_ADDRD_SRAMD_ERROR_ADDR_LSB                0
#define SAND_HAL_FE_PE_PAR_ADDRD_SRAMD_ERROR_ADDR_TYPE               (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PE_PAR_ADDRD_SRAMD_ERROR_ADDR_DEFAULT            0x00000000U

/* field level defines for Device: FE  Register: pe_par_datad */
#define SAND_HAL_FE_PE_PAR_DATAD_SRAMD_ERROR_DATA_MASK               0xffffffffU
#define SAND_HAL_FE_PE_PAR_DATAD_SRAMD_ERROR_DATA_SHIFT              0
#define SAND_HAL_FE_PE_PAR_DATAD_SRAMD_ERROR_DATA_MSB                31
#define SAND_HAL_FE_PE_PAR_DATAD_SRAMD_ERROR_DATA_LSB                0
#define SAND_HAL_FE_PE_PAR_DATAD_SRAMD_ERROR_DATA_TYPE               (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PE_PAR_DATAD_SRAMD_ERROR_DATA_DEFAULT            0x00000000U

/* field level defines for Device: FE  Register: pe_max_phy_addrc */
#define SAND_HAL_FE_PE_MAX_PHY_ADDRC_MAX_PHY_ADDRC_MASK              0x001fffffU
#define SAND_HAL_FE_PE_MAX_PHY_ADDRC_MAX_PHY_ADDRC_SHIFT             0
#define SAND_HAL_FE_PE_MAX_PHY_ADDRC_MAX_PHY_ADDRC_MSB               20
#define SAND_HAL_FE_PE_MAX_PHY_ADDRC_MAX_PHY_ADDRC_LSB               0
#define SAND_HAL_FE_PE_MAX_PHY_ADDRC_MAX_PHY_ADDRC_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_MAX_PHY_ADDRC_MAX_PHY_ADDRC_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: pe_max_phy_addrd */
#define SAND_HAL_FE_PE_MAX_PHY_ADDRD_MAX_PHY_ADDRD_MASK              0x001fffffU
#define SAND_HAL_FE_PE_MAX_PHY_ADDRD_MAX_PHY_ADDRD_SHIFT             0
#define SAND_HAL_FE_PE_MAX_PHY_ADDRD_MAX_PHY_ADDRD_MSB               20
#define SAND_HAL_FE_PE_MAX_PHY_ADDRD_MAX_PHY_ADDRD_LSB               0
#define SAND_HAL_FE_PE_MAX_PHY_ADDRD_MAX_PHY_ADDRD_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_MAX_PHY_ADDRD_MAX_PHY_ADDRD_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: pe_intmem_acc_ctl */
#define SAND_HAL_FE_PE_INTMEM_ACC_CTL_PE_INTMEM_ACK_MASK             0x80000000U
#define SAND_HAL_FE_PE_INTMEM_ACC_CTL_PE_INTMEM_ACK_SHIFT            31
#define SAND_HAL_FE_PE_INTMEM_ACC_CTL_PE_INTMEM_ACK_MSB              31
#define SAND_HAL_FE_PE_INTMEM_ACC_CTL_PE_INTMEM_ACK_LSB              31
#define SAND_HAL_FE_PE_INTMEM_ACC_CTL_PE_INTMEM_ACK_TYPE             (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PE_INTMEM_ACC_CTL_PE_INTMEM_ACK_DEFAULT          0x00000000U
#define SAND_HAL_FE_PE_INTMEM_ACC_CTL_PE_INTMEM_REQ_MASK             0x40000000U
#define SAND_HAL_FE_PE_INTMEM_ACC_CTL_PE_INTMEM_REQ_SHIFT            30
#define SAND_HAL_FE_PE_INTMEM_ACC_CTL_PE_INTMEM_REQ_MSB              30
#define SAND_HAL_FE_PE_INTMEM_ACC_CTL_PE_INTMEM_REQ_LSB              30
#define SAND_HAL_FE_PE_INTMEM_ACC_CTL_PE_INTMEM_REQ_TYPE             (SAND_HAL_TYPE_PUNCH)
#define SAND_HAL_FE_PE_INTMEM_ACC_CTL_PE_INTMEM_REQ_DEFAULT          0x00000000U
#define SAND_HAL_FE_PE_INTMEM_ACC_CTL_PE_INTMEM_R_W_N_MASK           0x20000000U
#define SAND_HAL_FE_PE_INTMEM_ACC_CTL_PE_INTMEM_R_W_N_SHIFT          29
#define SAND_HAL_FE_PE_INTMEM_ACC_CTL_PE_INTMEM_R_W_N_MSB            29
#define SAND_HAL_FE_PE_INTMEM_ACC_CTL_PE_INTMEM_R_W_N_LSB            29
#define SAND_HAL_FE_PE_INTMEM_ACC_CTL_PE_INTMEM_R_W_N_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_INTMEM_ACC_CTL_PE_INTMEM_R_W_N_DEFAULT        0x00000000U
#define SAND_HAL_FE_PE_INTMEM_ACC_CTL_PE_INTMEM_ADDR_MASK            0x000007ffU
#define SAND_HAL_FE_PE_INTMEM_ACC_CTL_PE_INTMEM_ADDR_SHIFT           0
#define SAND_HAL_FE_PE_INTMEM_ACC_CTL_PE_INTMEM_ADDR_MSB             10
#define SAND_HAL_FE_PE_INTMEM_ACC_CTL_PE_INTMEM_ADDR_LSB             0
#define SAND_HAL_FE_PE_INTMEM_ACC_CTL_PE_INTMEM_ADDR_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_INTMEM_ACC_CTL_PE_INTMEM_ADDR_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: pe_intmem_acc_data */
#define SAND_HAL_FE_PE_INTMEM_ACC_DATA_PE_INTMEM_DATA_MASK           0xffffffffU
#define SAND_HAL_FE_PE_INTMEM_ACC_DATA_PE_INTMEM_DATA_SHIFT          0
#define SAND_HAL_FE_PE_INTMEM_ACC_DATA_PE_INTMEM_DATA_MSB            31
#define SAND_HAL_FE_PE_INTMEM_ACC_DATA_PE_INTMEM_DATA_LSB            0
#define SAND_HAL_FE_PE_INTMEM_ACC_DATA_PE_INTMEM_DATA_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_INTMEM_ACC_DATA_PE_INTMEM_DATA_DEFAULT        0x00000000U

/* field level defines for Device: FE  Register: pe_port0_sched0 */
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS3_0_MASK       0x3c000000U
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS3_0_SHIFT      26
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS3_0_MSB        29
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS3_0_LSB        26
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS3_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS3_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD3_0_MASK       0x03000000U
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD3_0_SHIFT      24
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD3_0_MSB        25
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD3_0_LSB        24
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD3_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD3_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS2_0_MASK       0x003c0000U
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS2_0_SHIFT      18
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS2_0_MSB        21
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS2_0_LSB        18
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS2_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS2_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD2_0_MASK       0x00030000U
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD2_0_SHIFT      16
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD2_0_MSB        17
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD2_0_LSB        16
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD2_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD2_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS1_0_MASK       0x00003c00U
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS1_0_SHIFT      10
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS1_0_MSB        13
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS1_0_LSB        10
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS1_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS1_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD1_0_MASK       0x00000300U
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD1_0_SHIFT      8
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD1_0_MSB        9
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD1_0_LSB        8
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD1_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD1_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS0_0_MASK       0x0000003cU
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS0_0_SHIFT      2
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS0_0_MSB        5
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS0_0_LSB        2
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS0_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_OFS0_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD0_0_MASK       0x00000003U
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD0_0_SHIFT      0
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD0_0_MSB        1
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD0_0_LSB        0
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD0_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED0_PE_PORT0_SCHED_CMD0_0_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pe_port0_sched1 */
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_OFS3_1_MASK       0x3c000000U
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_OFS3_1_SHIFT      26
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_OFS3_1_MSB        29
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_OFS3_1_LSB        26
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_OFS3_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_OFS3_1_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_CMD3_1_MASK       0x03000000U
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_CMD3_1_SHIFT      24
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_CMD3_1_MSB        25
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_CMD3_1_LSB        24
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_CMD3_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_CMD3_1_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_OFS2_1_MASK       0x003c0000U
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_OFS2_1_SHIFT      18
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_OFS2_1_MSB        21
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_OFS2_1_LSB        18
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_OFS2_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_OFS2_1_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_CMD2_1_MASK       0x00030000U
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_CMD2_1_SHIFT      16
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_CMD2_1_MSB        17
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_CMD2_1_LSB        16
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_CMD2_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_CMD2_1_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_OFS1_1_MASK       0x00003c00U
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_OFS1_1_SHIFT      10
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_OFS1_1_MSB        13
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_OFS1_1_LSB        10
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_OFS1_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_OFS1_1_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_CMD1_1_MASK       0x00000300U
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_CMD1_1_SHIFT      8
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_CMD1_1_MSB        9
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_CMD1_1_LSB        8
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_CMD1_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_CMD1_1_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_OFS0_1_MASK       0x0000003cU
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_OFS0_1_SHIFT      2
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_OFS0_1_MSB        5
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_OFS0_1_LSB        2
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_OFS0_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_OFS0_1_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_CMD0_1_MASK       0x00000003U
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_CMD0_1_SHIFT      0
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_CMD0_1_MSB        1
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_CMD0_1_LSB        0
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_CMD0_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED1_PE_PORT0_SCHED_CMD0_1_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pe_port0_sched2 */
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_OFS3_2_MASK       0x3c000000U
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_OFS3_2_SHIFT      26
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_OFS3_2_MSB        29
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_OFS3_2_LSB        26
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_OFS3_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_OFS3_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_CMD3_2_MASK       0x03000000U
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_CMD3_2_SHIFT      24
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_CMD3_2_MSB        25
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_CMD3_2_LSB        24
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_CMD3_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_CMD3_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_OFS2_2_MASK       0x003c0000U
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_OFS2_2_SHIFT      18
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_OFS2_2_MSB        21
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_OFS2_2_LSB        18
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_OFS2_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_OFS2_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_CMD2_2_MASK       0x00030000U
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_CMD2_2_SHIFT      16
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_CMD2_2_MSB        17
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_CMD2_2_LSB        16
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_CMD2_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_CMD2_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_OFS1_2_MASK       0x00003c00U
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_OFS1_2_SHIFT      10
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_OFS1_2_MSB        13
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_OFS1_2_LSB        10
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_OFS1_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_OFS1_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_CMD1_2_MASK       0x00000300U
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_CMD1_2_SHIFT      8
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_CMD1_2_MSB        9
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_CMD1_2_LSB        8
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_CMD1_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_CMD1_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_OFS0_2_MASK       0x0000003cU
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_OFS0_2_SHIFT      2
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_OFS0_2_MSB        5
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_OFS0_2_LSB        2
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_OFS0_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_OFS0_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_CMD0_2_MASK       0x00000003U
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_CMD0_2_SHIFT      0
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_CMD0_2_MSB        1
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_CMD0_2_LSB        0
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_CMD0_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED2_PE_PORT0_SCHED_CMD0_2_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pe_port0_sched3 */
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_OFS3_3_MASK       0x3c000000U
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_OFS3_3_SHIFT      26
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_OFS3_3_MSB        29
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_OFS3_3_LSB        26
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_OFS3_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_OFS3_3_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_CMD3_3_MASK       0x03000000U
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_CMD3_3_SHIFT      24
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_CMD3_3_MSB        25
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_CMD3_3_LSB        24
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_CMD3_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_CMD3_3_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_OFS2_3_MASK       0x003c0000U
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_OFS2_3_SHIFT      18
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_OFS2_3_MSB        21
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_OFS2_3_LSB        18
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_OFS2_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_OFS2_3_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_CMD2_3_MASK       0x00030000U
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_CMD2_3_SHIFT      16
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_CMD2_3_MSB        17
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_CMD2_3_LSB        16
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_CMD2_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_CMD2_3_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_OFS1_3_MASK       0x00003c00U
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_OFS1_3_SHIFT      10
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_OFS1_3_MSB        13
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_OFS1_3_LSB        10
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_OFS1_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_OFS1_3_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_CMD1_3_MASK       0x00000300U
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_CMD1_3_SHIFT      8
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_CMD1_3_MSB        9
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_CMD1_3_LSB        8
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_CMD1_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_CMD1_3_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_OFS0_3_MASK       0x0000003cU
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_OFS0_3_SHIFT      2
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_OFS0_3_MSB        5
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_OFS0_3_LSB        2
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_OFS0_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_OFS0_3_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_CMD0_3_MASK       0x00000003U
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_CMD0_3_SHIFT      0
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_CMD0_3_MSB        1
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_CMD0_3_LSB        0
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_CMD0_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED3_PE_PORT0_SCHED_CMD0_3_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pe_port0_sched4 */
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_OFS3_4_MASK       0x3c000000U
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_OFS3_4_SHIFT      26
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_OFS3_4_MSB        29
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_OFS3_4_LSB        26
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_OFS3_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_OFS3_4_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_CMD3_4_MASK       0x03000000U
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_CMD3_4_SHIFT      24
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_CMD3_4_MSB        25
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_CMD3_4_LSB        24
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_CMD3_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_CMD3_4_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_OFS2_4_MASK       0x003c0000U
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_OFS2_4_SHIFT      18
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_OFS2_4_MSB        21
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_OFS2_4_LSB        18
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_OFS2_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_OFS2_4_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_CMD2_4_MASK       0x00030000U
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_CMD2_4_SHIFT      16
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_CMD2_4_MSB        17
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_CMD2_4_LSB        16
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_CMD2_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_CMD2_4_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_OFS1_4_MASK       0x00003c00U
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_OFS1_4_SHIFT      10
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_OFS1_4_MSB        13
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_OFS1_4_LSB        10
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_OFS1_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_OFS1_4_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_CMD1_4_MASK       0x00000300U
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_CMD1_4_SHIFT      8
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_CMD1_4_MSB        9
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_CMD1_4_LSB        8
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_CMD1_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_CMD1_4_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_OFS0_4_MASK       0x0000003cU
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_OFS0_4_SHIFT      2
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_OFS0_4_MSB        5
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_OFS0_4_LSB        2
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_OFS0_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_OFS0_4_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_CMD0_4_MASK       0x00000003U
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_CMD0_4_SHIFT      0
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_CMD0_4_MSB        1
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_CMD0_4_LSB        0
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_CMD0_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED4_PE_PORT0_SCHED_CMD0_4_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pe_port0_sched5 */
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_OFS3_5_MASK       0x3c000000U
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_OFS3_5_SHIFT      26
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_OFS3_5_MSB        29
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_OFS3_5_LSB        26
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_OFS3_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_OFS3_5_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_CMD3_5_MASK       0x03000000U
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_CMD3_5_SHIFT      24
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_CMD3_5_MSB        25
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_CMD3_5_LSB        24
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_CMD3_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_CMD3_5_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_OFS2_5_MASK       0x003c0000U
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_OFS2_5_SHIFT      18
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_OFS2_5_MSB        21
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_OFS2_5_LSB        18
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_OFS2_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_OFS2_5_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_CMD2_5_MASK       0x00030000U
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_CMD2_5_SHIFT      16
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_CMD2_5_MSB        17
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_CMD2_5_LSB        16
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_CMD2_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_CMD2_5_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_OFS1_5_MASK       0x00003c00U
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_OFS1_5_SHIFT      10
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_OFS1_5_MSB        13
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_OFS1_5_LSB        10
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_OFS1_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_OFS1_5_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_CMD1_5_MASK       0x00000300U
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_CMD1_5_SHIFT      8
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_CMD1_5_MSB        9
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_CMD1_5_LSB        8
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_CMD1_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_CMD1_5_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_OFS0_5_MASK       0x0000003cU
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_OFS0_5_SHIFT      2
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_OFS0_5_MSB        5
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_OFS0_5_LSB        2
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_OFS0_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_OFS0_5_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_CMD0_5_MASK       0x00000003U
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_CMD0_5_SHIFT      0
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_CMD0_5_MSB        1
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_CMD0_5_LSB        0
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_CMD0_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED5_PE_PORT0_SCHED_CMD0_5_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pe_port0_sched6 */
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_OFS3_6_MASK       0x3c000000U
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_OFS3_6_SHIFT      26
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_OFS3_6_MSB        29
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_OFS3_6_LSB        26
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_OFS3_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_OFS3_6_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_CMD3_6_MASK       0x03000000U
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_CMD3_6_SHIFT      24
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_CMD3_6_MSB        25
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_CMD3_6_LSB        24
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_CMD3_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_CMD3_6_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_OFS2_6_MASK       0x003c0000U
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_OFS2_6_SHIFT      18
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_OFS2_6_MSB        21
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_OFS2_6_LSB        18
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_OFS2_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_OFS2_6_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_CMD2_6_MASK       0x00030000U
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_CMD2_6_SHIFT      16
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_CMD2_6_MSB        17
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_CMD2_6_LSB        16
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_CMD2_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_CMD2_6_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_OFS1_6_MASK       0x00003c00U
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_OFS1_6_SHIFT      10
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_OFS1_6_MSB        13
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_OFS1_6_LSB        10
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_OFS1_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_OFS1_6_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_CMD1_6_MASK       0x00000300U
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_CMD1_6_SHIFT      8
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_CMD1_6_MSB        9
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_CMD1_6_LSB        8
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_CMD1_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_CMD1_6_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_OFS0_6_MASK       0x0000003cU
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_OFS0_6_SHIFT      2
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_OFS0_6_MSB        5
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_OFS0_6_LSB        2
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_OFS0_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_OFS0_6_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_CMD0_6_MASK       0x00000003U
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_CMD0_6_SHIFT      0
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_CMD0_6_MSB        1
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_CMD0_6_LSB        0
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_CMD0_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED6_PE_PORT0_SCHED_CMD0_6_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pe_port0_sched7 */
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_OFS3_7_MASK       0x3c000000U
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_OFS3_7_SHIFT      26
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_OFS3_7_MSB        29
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_OFS3_7_LSB        26
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_OFS3_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_OFS3_7_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_CMD3_7_MASK       0x03000000U
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_CMD3_7_SHIFT      24
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_CMD3_7_MSB        25
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_CMD3_7_LSB        24
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_CMD3_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_CMD3_7_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_OFS2_7_MASK       0x003c0000U
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_OFS2_7_SHIFT      18
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_OFS2_7_MSB        21
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_OFS2_7_LSB        18
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_OFS2_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_OFS2_7_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_CMD2_7_MASK       0x00030000U
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_CMD2_7_SHIFT      16
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_CMD2_7_MSB        17
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_CMD2_7_LSB        16
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_CMD2_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_CMD2_7_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_OFS1_7_MASK       0x00003c00U
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_OFS1_7_SHIFT      10
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_OFS1_7_MSB        13
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_OFS1_7_LSB        10
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_OFS1_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_OFS1_7_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_CMD1_7_MASK       0x00000300U
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_CMD1_7_SHIFT      8
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_CMD1_7_MSB        9
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_CMD1_7_LSB        8
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_CMD1_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_CMD1_7_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_OFS0_7_MASK       0x0000003cU
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_OFS0_7_SHIFT      2
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_OFS0_7_MSB        5
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_OFS0_7_LSB        2
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_OFS0_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_OFS0_7_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_CMD0_7_MASK       0x00000003U
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_CMD0_7_SHIFT      0
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_CMD0_7_MSB        1
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_CMD0_7_LSB        0
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_CMD0_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT0_SCHED7_PE_PORT0_SCHED_CMD0_7_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pe_port1_sched0 */
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS3_0_MASK       0x3c000000U
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS3_0_SHIFT      26
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS3_0_MSB        29
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS3_0_LSB        26
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS3_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS3_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD3_0_MASK       0x03000000U
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD3_0_SHIFT      24
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD3_0_MSB        25
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD3_0_LSB        24
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD3_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD3_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS2_0_MASK       0x003c0000U
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS2_0_SHIFT      18
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS2_0_MSB        21
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS2_0_LSB        18
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS2_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS2_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD2_0_MASK       0x00030000U
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD2_0_SHIFT      16
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD2_0_MSB        17
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD2_0_LSB        16
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD2_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD2_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS1_0_MASK       0x00003c00U
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS1_0_SHIFT      10
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS1_0_MSB        13
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS1_0_LSB        10
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS1_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS1_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD1_0_MASK       0x00000300U
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD1_0_SHIFT      8
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD1_0_MSB        9
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD1_0_LSB        8
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD1_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD1_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS0_0_MASK       0x0000003cU
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS0_0_SHIFT      2
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS0_0_MSB        5
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS0_0_LSB        2
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS0_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_OFS0_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD0_0_MASK       0x00000003U
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD0_0_SHIFT      0
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD0_0_MSB        1
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD0_0_LSB        0
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD0_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED0_PE_PORT1_SCHED_CMD0_0_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pe_port1_sched1 */
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_OFS3_1_MASK       0x3c000000U
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_OFS3_1_SHIFT      26
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_OFS3_1_MSB        29
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_OFS3_1_LSB        26
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_OFS3_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_OFS3_1_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_CMD3_1_MASK       0x03000000U
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_CMD3_1_SHIFT      24
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_CMD3_1_MSB        25
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_CMD3_1_LSB        24
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_CMD3_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_CMD3_1_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_OFS2_1_MASK       0x003c0000U
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_OFS2_1_SHIFT      18
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_OFS2_1_MSB        21
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_OFS2_1_LSB        18
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_OFS2_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_OFS2_1_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_CMD2_1_MASK       0x00030000U
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_CMD2_1_SHIFT      16
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_CMD2_1_MSB        17
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_CMD2_1_LSB        16
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_CMD2_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_CMD2_1_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_OFS1_1_MASK       0x00003c00U
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_OFS1_1_SHIFT      10
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_OFS1_1_MSB        13
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_OFS1_1_LSB        10
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_OFS1_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_OFS1_1_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_CMD1_1_MASK       0x00000300U
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_CMD1_1_SHIFT      8
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_CMD1_1_MSB        9
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_CMD1_1_LSB        8
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_CMD1_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_CMD1_1_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_OFS0_1_MASK       0x0000003cU
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_OFS0_1_SHIFT      2
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_OFS0_1_MSB        5
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_OFS0_1_LSB        2
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_OFS0_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_OFS0_1_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_CMD0_1_MASK       0x00000003U
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_CMD0_1_SHIFT      0
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_CMD0_1_MSB        1
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_CMD0_1_LSB        0
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_CMD0_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED1_PE_PORT1_SCHED_CMD0_1_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pe_port1_sched2 */
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_OFS3_2_MASK       0x3c000000U
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_OFS3_2_SHIFT      26
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_OFS3_2_MSB        29
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_OFS3_2_LSB        26
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_OFS3_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_OFS3_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_CMD3_2_MASK       0x03000000U
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_CMD3_2_SHIFT      24
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_CMD3_2_MSB        25
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_CMD3_2_LSB        24
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_CMD3_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_CMD3_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_OFS2_2_MASK       0x003c0000U
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_OFS2_2_SHIFT      18
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_OFS2_2_MSB        21
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_OFS2_2_LSB        18
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_OFS2_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_OFS2_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_CMD2_2_MASK       0x00030000U
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_CMD2_2_SHIFT      16
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_CMD2_2_MSB        17
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_CMD2_2_LSB        16
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_CMD2_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_CMD2_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_OFS1_2_MASK       0x00003c00U
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_OFS1_2_SHIFT      10
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_OFS1_2_MSB        13
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_OFS1_2_LSB        10
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_OFS1_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_OFS1_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_CMD1_2_MASK       0x00000300U
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_CMD1_2_SHIFT      8
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_CMD1_2_MSB        9
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_CMD1_2_LSB        8
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_CMD1_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_CMD1_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_OFS0_2_MASK       0x0000003cU
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_OFS0_2_SHIFT      2
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_OFS0_2_MSB        5
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_OFS0_2_LSB        2
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_OFS0_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_OFS0_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_CMD0_2_MASK       0x00000003U
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_CMD0_2_SHIFT      0
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_CMD0_2_MSB        1
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_CMD0_2_LSB        0
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_CMD0_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED2_PE_PORT1_SCHED_CMD0_2_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pe_port1_sched3 */
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_OFS3_3_MASK       0x3c000000U
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_OFS3_3_SHIFT      26
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_OFS3_3_MSB        29
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_OFS3_3_LSB        26
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_OFS3_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_OFS3_3_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_CMD3_3_MASK       0x03000000U
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_CMD3_3_SHIFT      24
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_CMD3_3_MSB        25
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_CMD3_3_LSB        24
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_CMD3_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_CMD3_3_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_OFS2_3_MASK       0x003c0000U
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_OFS2_3_SHIFT      18
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_OFS2_3_MSB        21
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_OFS2_3_LSB        18
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_OFS2_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_OFS2_3_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_CMD2_3_MASK       0x00030000U
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_CMD2_3_SHIFT      16
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_CMD2_3_MSB        17
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_CMD2_3_LSB        16
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_CMD2_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_CMD2_3_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_OFS1_3_MASK       0x00003c00U
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_OFS1_3_SHIFT      10
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_OFS1_3_MSB        13
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_OFS1_3_LSB        10
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_OFS1_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_OFS1_3_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_CMD1_3_MASK       0x00000300U
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_CMD1_3_SHIFT      8
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_CMD1_3_MSB        9
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_CMD1_3_LSB        8
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_CMD1_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_CMD1_3_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_OFS0_3_MASK       0x0000003cU
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_OFS0_3_SHIFT      2
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_OFS0_3_MSB        5
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_OFS0_3_LSB        2
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_OFS0_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_OFS0_3_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_CMD0_3_MASK       0x00000003U
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_CMD0_3_SHIFT      0
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_CMD0_3_MSB        1
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_CMD0_3_LSB        0
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_CMD0_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED3_PE_PORT1_SCHED_CMD0_3_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pe_port1_sched4 */
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_OFS3_4_MASK       0x3c000000U
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_OFS3_4_SHIFT      26
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_OFS3_4_MSB        29
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_OFS3_4_LSB        26
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_OFS3_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_OFS3_4_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_CMD3_4_MASK       0x03000000U
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_CMD3_4_SHIFT      24
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_CMD3_4_MSB        25
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_CMD3_4_LSB        24
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_CMD3_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_CMD3_4_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_OFS2_4_MASK       0x003c0000U
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_OFS2_4_SHIFT      18
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_OFS2_4_MSB        21
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_OFS2_4_LSB        18
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_OFS2_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_OFS2_4_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_CMD2_4_MASK       0x00030000U
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_CMD2_4_SHIFT      16
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_CMD2_4_MSB        17
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_CMD2_4_LSB        16
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_CMD2_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_CMD2_4_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_OFS1_4_MASK       0x00003c00U
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_OFS1_4_SHIFT      10
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_OFS1_4_MSB        13
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_OFS1_4_LSB        10
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_OFS1_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_OFS1_4_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_CMD1_4_MASK       0x00000300U
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_CMD1_4_SHIFT      8
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_CMD1_4_MSB        9
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_CMD1_4_LSB        8
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_CMD1_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_CMD1_4_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_OFS0_4_MASK       0x0000003cU
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_OFS0_4_SHIFT      2
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_OFS0_4_MSB        5
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_OFS0_4_LSB        2
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_OFS0_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_OFS0_4_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_CMD0_4_MASK       0x00000003U
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_CMD0_4_SHIFT      0
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_CMD0_4_MSB        1
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_CMD0_4_LSB        0
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_CMD0_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED4_PE_PORT1_SCHED_CMD0_4_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pe_port1_sched5 */
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_OFS3_5_MASK       0x3c000000U
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_OFS3_5_SHIFT      26
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_OFS3_5_MSB        29
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_OFS3_5_LSB        26
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_OFS3_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_OFS3_5_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_CMD3_5_MASK       0x03000000U
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_CMD3_5_SHIFT      24
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_CMD3_5_MSB        25
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_CMD3_5_LSB        24
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_CMD3_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_CMD3_5_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_OFS2_5_MASK       0x003c0000U
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_OFS2_5_SHIFT      18
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_OFS2_5_MSB        21
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_OFS2_5_LSB        18
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_OFS2_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_OFS2_5_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_CMD2_5_MASK       0x00030000U
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_CMD2_5_SHIFT      16
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_CMD2_5_MSB        17
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_CMD2_5_LSB        16
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_CMD2_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_CMD2_5_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_OFS1_5_MASK       0x00003c00U
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_OFS1_5_SHIFT      10
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_OFS1_5_MSB        13
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_OFS1_5_LSB        10
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_OFS1_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_OFS1_5_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_CMD1_5_MASK       0x00000300U
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_CMD1_5_SHIFT      8
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_CMD1_5_MSB        9
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_CMD1_5_LSB        8
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_CMD1_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_CMD1_5_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_OFS0_5_MASK       0x0000003cU
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_OFS0_5_SHIFT      2
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_OFS0_5_MSB        5
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_OFS0_5_LSB        2
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_OFS0_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_OFS0_5_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_CMD0_5_MASK       0x00000003U
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_CMD0_5_SHIFT      0
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_CMD0_5_MSB        1
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_CMD0_5_LSB        0
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_CMD0_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED5_PE_PORT1_SCHED_CMD0_5_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pe_port1_sched6 */
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_OFS3_6_MASK       0x3c000000U
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_OFS3_6_SHIFT      26
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_OFS3_6_MSB        29
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_OFS3_6_LSB        26
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_OFS3_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_OFS3_6_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_CMD3_6_MASK       0x03000000U
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_CMD3_6_SHIFT      24
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_CMD3_6_MSB        25
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_CMD3_6_LSB        24
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_CMD3_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_CMD3_6_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_OFS2_6_MASK       0x003c0000U
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_OFS2_6_SHIFT      18
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_OFS2_6_MSB        21
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_OFS2_6_LSB        18
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_OFS2_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_OFS2_6_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_CMD2_6_MASK       0x00030000U
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_CMD2_6_SHIFT      16
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_CMD2_6_MSB        17
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_CMD2_6_LSB        16
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_CMD2_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_CMD2_6_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_OFS1_6_MASK       0x00003c00U
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_OFS1_6_SHIFT      10
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_OFS1_6_MSB        13
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_OFS1_6_LSB        10
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_OFS1_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_OFS1_6_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_CMD1_6_MASK       0x00000300U
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_CMD1_6_SHIFT      8
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_CMD1_6_MSB        9
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_CMD1_6_LSB        8
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_CMD1_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_CMD1_6_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_OFS0_6_MASK       0x0000003cU
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_OFS0_6_SHIFT      2
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_OFS0_6_MSB        5
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_OFS0_6_LSB        2
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_OFS0_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_OFS0_6_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_CMD0_6_MASK       0x00000003U
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_CMD0_6_SHIFT      0
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_CMD0_6_MSB        1
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_CMD0_6_LSB        0
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_CMD0_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED6_PE_PORT1_SCHED_CMD0_6_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pe_port1_sched7 */
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_OFS3_7_MASK       0x3c000000U
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_OFS3_7_SHIFT      26
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_OFS3_7_MSB        29
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_OFS3_7_LSB        26
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_OFS3_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_OFS3_7_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_CMD3_7_MASK       0x03000000U
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_CMD3_7_SHIFT      24
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_CMD3_7_MSB        25
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_CMD3_7_LSB        24
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_CMD3_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_CMD3_7_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_OFS2_7_MASK       0x003c0000U
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_OFS2_7_SHIFT      18
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_OFS2_7_MSB        21
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_OFS2_7_LSB        18
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_OFS2_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_OFS2_7_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_CMD2_7_MASK       0x00030000U
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_CMD2_7_SHIFT      16
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_CMD2_7_MSB        17
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_CMD2_7_LSB        16
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_CMD2_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_CMD2_7_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_OFS1_7_MASK       0x00003c00U
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_OFS1_7_SHIFT      10
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_OFS1_7_MSB        13
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_OFS1_7_LSB        10
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_OFS1_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_OFS1_7_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_CMD1_7_MASK       0x00000300U
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_CMD1_7_SHIFT      8
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_CMD1_7_MSB        9
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_CMD1_7_LSB        8
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_CMD1_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_CMD1_7_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_OFS0_7_MASK       0x0000003cU
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_OFS0_7_SHIFT      2
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_OFS0_7_MSB        5
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_OFS0_7_LSB        2
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_OFS0_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_OFS0_7_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_CMD0_7_MASK       0x00000003U
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_CMD0_7_SHIFT      0
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_CMD0_7_MSB        1
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_CMD0_7_LSB        0
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_CMD0_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT1_SCHED7_PE_PORT1_SCHED_CMD0_7_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pe_port2_sched0 */
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS3_0_MASK       0x3c000000U
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS3_0_SHIFT      26
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS3_0_MSB        29
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS3_0_LSB        26
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS3_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS3_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD3_0_MASK       0x03000000U
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD3_0_SHIFT      24
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD3_0_MSB        25
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD3_0_LSB        24
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD3_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD3_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS2_0_MASK       0x003c0000U
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS2_0_SHIFT      18
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS2_0_MSB        21
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS2_0_LSB        18
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS2_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS2_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD2_0_MASK       0x00030000U
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD2_0_SHIFT      16
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD2_0_MSB        17
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD2_0_LSB        16
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD2_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD2_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS1_0_MASK       0x00003c00U
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS1_0_SHIFT      10
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS1_0_MSB        13
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS1_0_LSB        10
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS1_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS1_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD1_0_MASK       0x00000300U
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD1_0_SHIFT      8
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD1_0_MSB        9
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD1_0_LSB        8
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD1_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD1_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS0_0_MASK       0x0000003cU
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS0_0_SHIFT      2
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS0_0_MSB        5
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS0_0_LSB        2
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS0_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_OFS0_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD0_0_MASK       0x00000003U
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD0_0_SHIFT      0
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD0_0_MSB        1
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD0_0_LSB        0
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD0_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED0_PE_PORT2_SCHED_CMD0_0_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pe_port2_sched1 */
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_OFS3_1_MASK       0x3c000000U
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_OFS3_1_SHIFT      26
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_OFS3_1_MSB        29
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_OFS3_1_LSB        26
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_OFS3_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_OFS3_1_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_CMD3_1_MASK       0x03000000U
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_CMD3_1_SHIFT      24
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_CMD3_1_MSB        25
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_CMD3_1_LSB        24
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_CMD3_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_CMD3_1_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_OFS2_1_MASK       0x003c0000U
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_OFS2_1_SHIFT      18
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_OFS2_1_MSB        21
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_OFS2_1_LSB        18
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_OFS2_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_OFS2_1_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_CMD2_1_MASK       0x00030000U
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_CMD2_1_SHIFT      16
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_CMD2_1_MSB        17
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_CMD2_1_LSB        16
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_CMD2_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_CMD2_1_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_OFS1_1_MASK       0x00003c00U
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_OFS1_1_SHIFT      10
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_OFS1_1_MSB        13
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_OFS1_1_LSB        10
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_OFS1_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_OFS1_1_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_CMD1_1_MASK       0x00000300U
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_CMD1_1_SHIFT      8
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_CMD1_1_MSB        9
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_CMD1_1_LSB        8
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_CMD1_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_CMD1_1_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_OFS0_1_MASK       0x0000003cU
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_OFS0_1_SHIFT      2
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_OFS0_1_MSB        5
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_OFS0_1_LSB        2
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_OFS0_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_OFS0_1_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_CMD0_1_MASK       0x00000003U
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_CMD0_1_SHIFT      0
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_CMD0_1_MSB        1
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_CMD0_1_LSB        0
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_CMD0_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED1_PE_PORT2_SCHED_CMD0_1_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pe_port2_sched2 */
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_OFS3_2_MASK       0x3c000000U
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_OFS3_2_SHIFT      26
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_OFS3_2_MSB        29
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_OFS3_2_LSB        26
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_OFS3_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_OFS3_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_CMD3_2_MASK       0x03000000U
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_CMD3_2_SHIFT      24
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_CMD3_2_MSB        25
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_CMD3_2_LSB        24
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_CMD3_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_CMD3_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_OFS2_2_MASK       0x003c0000U
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_OFS2_2_SHIFT      18
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_OFS2_2_MSB        21
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_OFS2_2_LSB        18
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_OFS2_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_OFS2_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_CMD2_2_MASK       0x00030000U
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_CMD2_2_SHIFT      16
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_CMD2_2_MSB        17
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_CMD2_2_LSB        16
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_CMD2_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_CMD2_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_OFS1_2_MASK       0x00003c00U
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_OFS1_2_SHIFT      10
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_OFS1_2_MSB        13
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_OFS1_2_LSB        10
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_OFS1_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_OFS1_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_CMD1_2_MASK       0x00000300U
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_CMD1_2_SHIFT      8
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_CMD1_2_MSB        9
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_CMD1_2_LSB        8
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_CMD1_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_CMD1_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_OFS0_2_MASK       0x0000003cU
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_OFS0_2_SHIFT      2
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_OFS0_2_MSB        5
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_OFS0_2_LSB        2
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_OFS0_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_OFS0_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_CMD0_2_MASK       0x00000003U
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_CMD0_2_SHIFT      0
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_CMD0_2_MSB        1
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_CMD0_2_LSB        0
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_CMD0_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED2_PE_PORT2_SCHED_CMD0_2_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pe_port2_sched3 */
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_OFS3_3_MASK       0x3c000000U
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_OFS3_3_SHIFT      26
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_OFS3_3_MSB        29
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_OFS3_3_LSB        26
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_OFS3_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_OFS3_3_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_CMD3_3_MASK       0x03000000U
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_CMD3_3_SHIFT      24
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_CMD3_3_MSB        25
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_CMD3_3_LSB        24
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_CMD3_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_CMD3_3_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_OFS2_3_MASK       0x003c0000U
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_OFS2_3_SHIFT      18
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_OFS2_3_MSB        21
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_OFS2_3_LSB        18
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_OFS2_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_OFS2_3_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_CMD2_3_MASK       0x00030000U
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_CMD2_3_SHIFT      16
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_CMD2_3_MSB        17
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_CMD2_3_LSB        16
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_CMD2_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_CMD2_3_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_OFS1_3_MASK       0x00003c00U
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_OFS1_3_SHIFT      10
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_OFS1_3_MSB        13
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_OFS1_3_LSB        10
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_OFS1_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_OFS1_3_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_CMD1_3_MASK       0x00000300U
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_CMD1_3_SHIFT      8
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_CMD1_3_MSB        9
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_CMD1_3_LSB        8
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_CMD1_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_CMD1_3_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_OFS0_3_MASK       0x0000003cU
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_OFS0_3_SHIFT      2
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_OFS0_3_MSB        5
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_OFS0_3_LSB        2
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_OFS0_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_OFS0_3_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_CMD0_3_MASK       0x00000003U
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_CMD0_3_SHIFT      0
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_CMD0_3_MSB        1
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_CMD0_3_LSB        0
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_CMD0_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED3_PE_PORT2_SCHED_CMD0_3_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pe_port2_sched4 */
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_OFS3_4_MASK       0x3c000000U
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_OFS3_4_SHIFT      26
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_OFS3_4_MSB        29
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_OFS3_4_LSB        26
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_OFS3_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_OFS3_4_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_CMD3_4_MASK       0x03000000U
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_CMD3_4_SHIFT      24
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_CMD3_4_MSB        25
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_CMD3_4_LSB        24
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_CMD3_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_CMD3_4_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_OFS2_4_MASK       0x003c0000U
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_OFS2_4_SHIFT      18
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_OFS2_4_MSB        21
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_OFS2_4_LSB        18
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_OFS2_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_OFS2_4_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_CMD2_4_MASK       0x00030000U
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_CMD2_4_SHIFT      16
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_CMD2_4_MSB        17
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_CMD2_4_LSB        16
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_CMD2_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_CMD2_4_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_OFS1_4_MASK       0x00003c00U
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_OFS1_4_SHIFT      10
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_OFS1_4_MSB        13
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_OFS1_4_LSB        10
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_OFS1_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_OFS1_4_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_CMD1_4_MASK       0x00000300U
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_CMD1_4_SHIFT      8
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_CMD1_4_MSB        9
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_CMD1_4_LSB        8
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_CMD1_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_CMD1_4_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_OFS0_4_MASK       0x0000003cU
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_OFS0_4_SHIFT      2
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_OFS0_4_MSB        5
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_OFS0_4_LSB        2
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_OFS0_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_OFS0_4_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_CMD0_4_MASK       0x00000003U
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_CMD0_4_SHIFT      0
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_CMD0_4_MSB        1
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_CMD0_4_LSB        0
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_CMD0_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED4_PE_PORT2_SCHED_CMD0_4_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pe_port2_sched5 */
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_OFS3_5_MASK       0x3c000000U
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_OFS3_5_SHIFT      26
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_OFS3_5_MSB        29
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_OFS3_5_LSB        26
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_OFS3_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_OFS3_5_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_CMD3_5_MASK       0x03000000U
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_CMD3_5_SHIFT      24
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_CMD3_5_MSB        25
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_CMD3_5_LSB        24
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_CMD3_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_CMD3_5_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_OFS2_5_MASK       0x003c0000U
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_OFS2_5_SHIFT      18
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_OFS2_5_MSB        21
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_OFS2_5_LSB        18
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_OFS2_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_OFS2_5_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_CMD2_5_MASK       0x00030000U
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_CMD2_5_SHIFT      16
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_CMD2_5_MSB        17
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_CMD2_5_LSB        16
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_CMD2_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_CMD2_5_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_OFS1_5_MASK       0x00003c00U
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_OFS1_5_SHIFT      10
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_OFS1_5_MSB        13
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_OFS1_5_LSB        10
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_OFS1_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_OFS1_5_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_CMD1_5_MASK       0x00000300U
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_CMD1_5_SHIFT      8
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_CMD1_5_MSB        9
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_CMD1_5_LSB        8
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_CMD1_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_CMD1_5_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_OFS0_5_MASK       0x0000003cU
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_OFS0_5_SHIFT      2
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_OFS0_5_MSB        5
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_OFS0_5_LSB        2
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_OFS0_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_OFS0_5_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_CMD0_5_MASK       0x00000003U
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_CMD0_5_SHIFT      0
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_CMD0_5_MSB        1
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_CMD0_5_LSB        0
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_CMD0_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED5_PE_PORT2_SCHED_CMD0_5_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pe_port2_sched6 */
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_OFS3_6_MASK       0x3c000000U
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_OFS3_6_SHIFT      26
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_OFS3_6_MSB        29
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_OFS3_6_LSB        26
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_OFS3_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_OFS3_6_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_CMD3_6_MASK       0x03000000U
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_CMD3_6_SHIFT      24
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_CMD3_6_MSB        25
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_CMD3_6_LSB        24
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_CMD3_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_CMD3_6_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_OFS2_6_MASK       0x003c0000U
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_OFS2_6_SHIFT      18
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_OFS2_6_MSB        21
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_OFS2_6_LSB        18
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_OFS2_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_OFS2_6_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_CMD2_6_MASK       0x00030000U
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_CMD2_6_SHIFT      16
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_CMD2_6_MSB        17
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_CMD2_6_LSB        16
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_CMD2_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_CMD2_6_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_OFS1_6_MASK       0x00003c00U
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_OFS1_6_SHIFT      10
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_OFS1_6_MSB        13
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_OFS1_6_LSB        10
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_OFS1_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_OFS1_6_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_CMD1_6_MASK       0x00000300U
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_CMD1_6_SHIFT      8
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_CMD1_6_MSB        9
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_CMD1_6_LSB        8
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_CMD1_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_CMD1_6_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_OFS0_6_MASK       0x0000003cU
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_OFS0_6_SHIFT      2
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_OFS0_6_MSB        5
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_OFS0_6_LSB        2
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_OFS0_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_OFS0_6_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_CMD0_6_MASK       0x00000003U
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_CMD0_6_SHIFT      0
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_CMD0_6_MSB        1
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_CMD0_6_LSB        0
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_CMD0_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED6_PE_PORT2_SCHED_CMD0_6_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pe_port2_sched7 */
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_OFS3_7_MASK       0x3c000000U
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_OFS3_7_SHIFT      26
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_OFS3_7_MSB        29
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_OFS3_7_LSB        26
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_OFS3_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_OFS3_7_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_CMD3_7_MASK       0x03000000U
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_CMD3_7_SHIFT      24
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_CMD3_7_MSB        25
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_CMD3_7_LSB        24
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_CMD3_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_CMD3_7_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_OFS2_7_MASK       0x003c0000U
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_OFS2_7_SHIFT      18
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_OFS2_7_MSB        21
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_OFS2_7_LSB        18
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_OFS2_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_OFS2_7_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_CMD2_7_MASK       0x00030000U
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_CMD2_7_SHIFT      16
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_CMD2_7_MSB        17
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_CMD2_7_LSB        16
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_CMD2_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_CMD2_7_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_OFS1_7_MASK       0x00003c00U
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_OFS1_7_SHIFT      10
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_OFS1_7_MSB        13
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_OFS1_7_LSB        10
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_OFS1_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_OFS1_7_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_CMD1_7_MASK       0x00000300U
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_CMD1_7_SHIFT      8
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_CMD1_7_MSB        9
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_CMD1_7_LSB        8
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_CMD1_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_CMD1_7_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_OFS0_7_MASK       0x0000003cU
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_OFS0_7_SHIFT      2
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_OFS0_7_MSB        5
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_OFS0_7_LSB        2
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_OFS0_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_OFS0_7_DEFAULT    0x00000000U
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_CMD0_7_MASK       0x00000003U
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_CMD0_7_SHIFT      0
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_CMD0_7_MSB        1
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_CMD0_7_LSB        0
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_CMD0_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_PORT2_SCHED7_PE_PORT2_SCHED_CMD0_7_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pe_memc_acc_ctl1 */
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_PE_MEMC_ACK1_MASK               0x80000000U
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_PE_MEMC_ACK1_SHIFT              31
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_PE_MEMC_ACK1_MSB                31
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_PE_MEMC_ACK1_LSB                31
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_PE_MEMC_ACK1_TYPE               (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_PE_MEMC_ACK1_DEFAULT            0x00000000U
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_PE_MEMC_REQ1_MASK               0x40000000U
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_PE_MEMC_REQ1_SHIFT              30
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_PE_MEMC_REQ1_MSB                30
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_PE_MEMC_REQ1_LSB                30
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_PE_MEMC_REQ1_TYPE               (SAND_HAL_TYPE_PUNCH)
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_PE_MEMC_REQ1_DEFAULT            0x00000000U
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_PE_MEMC_R_W_N1_MASK             0x20000000U
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_PE_MEMC_R_W_N1_SHIFT            29
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_PE_MEMC_R_W_N1_MSB              29
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_PE_MEMC_R_W_N1_LSB              29
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_PE_MEMC_R_W_N1_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_PE_MEMC_R_W_N1_DEFAULT          0x00000000U
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_PE_MEMC_CLR_ON_RD1_MASK         0x10000000U
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_PE_MEMC_CLR_ON_RD1_SHIFT        28
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_PE_MEMC_CLR_ON_RD1_MSB          28
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_PE_MEMC_CLR_ON_RD1_LSB          28
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_PE_MEMC_CLR_ON_RD1_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_PE_MEMC_CLR_ON_RD1_DEFAULT      0x00000000U
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_PE_MEMC_SIZE1_MASK              0x0c000000U
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_PE_MEMC_SIZE1_SHIFT             26
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_PE_MEMC_SIZE1_MSB               27
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_PE_MEMC_SIZE1_LSB               26
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_PE_MEMC_SIZE1_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_PE_MEMC_SIZE1_DEFAULT           0x00000000U
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_PE_MEMC_ADDR1_MASK              0x001fffffU
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_PE_MEMC_ADDR1_SHIFT             0
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_PE_MEMC_ADDR1_MSB               20
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_PE_MEMC_ADDR1_LSB               0
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_PE_MEMC_ADDR1_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_MEMC_ACC_CTL1_PE_MEMC_ADDR1_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: pe_memc_acc_data1 */
#define SAND_HAL_FE_PE_MEMC_ACC_DATA1_PE_MEMC_DATA1_MASK             0xffffffffU
#define SAND_HAL_FE_PE_MEMC_ACC_DATA1_PE_MEMC_DATA1_SHIFT            0
#define SAND_HAL_FE_PE_MEMC_ACC_DATA1_PE_MEMC_DATA1_MSB              31
#define SAND_HAL_FE_PE_MEMC_ACC_DATA1_PE_MEMC_DATA1_LSB              0
#define SAND_HAL_FE_PE_MEMC_ACC_DATA1_PE_MEMC_DATA1_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_MEMC_ACC_DATA1_PE_MEMC_DATA1_DEFAULT          0x00000000U

/* field level defines for Device: FE  Register: pe_memd_acc_ctl1 */
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_PE_MEMD_ACK1_MASK               0x80000000U
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_PE_MEMD_ACK1_SHIFT              31
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_PE_MEMD_ACK1_MSB                31
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_PE_MEMD_ACK1_LSB                31
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_PE_MEMD_ACK1_TYPE               (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_PE_MEMD_ACK1_DEFAULT            0x00000000U
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_PE_MEMD_REQ1_MASK               0x40000000U
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_PE_MEMD_REQ1_SHIFT              30
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_PE_MEMD_REQ1_MSB                30
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_PE_MEMD_REQ1_LSB                30
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_PE_MEMD_REQ1_TYPE               (SAND_HAL_TYPE_PUNCH)
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_PE_MEMD_REQ1_DEFAULT            0x00000000U
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_PE_MEMD_R_W_N1_MASK             0x20000000U
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_PE_MEMD_R_W_N1_SHIFT            29
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_PE_MEMD_R_W_N1_MSB              29
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_PE_MEMD_R_W_N1_LSB              29
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_PE_MEMD_R_W_N1_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_PE_MEMD_R_W_N1_DEFAULT          0x00000000U
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_PE_MEMD_CLR_ON_RD1_MASK         0x10000000U
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_PE_MEMD_CLR_ON_RD1_SHIFT        28
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_PE_MEMD_CLR_ON_RD1_MSB          28
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_PE_MEMD_CLR_ON_RD1_LSB          28
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_PE_MEMD_CLR_ON_RD1_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_PE_MEMD_CLR_ON_RD1_DEFAULT      0x00000000U
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_PE_MEMD_SIZE1_MASK              0x0c000000U
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_PE_MEMD_SIZE1_SHIFT             26
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_PE_MEMD_SIZE1_MSB               27
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_PE_MEMD_SIZE1_LSB               26
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_PE_MEMD_SIZE1_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_PE_MEMD_SIZE1_DEFAULT           0x00000000U
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_PE_MEMD_ADDR1_MASK              0x001fffffU
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_PE_MEMD_ADDR1_SHIFT             0
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_PE_MEMD_ADDR1_MSB               20
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_PE_MEMD_ADDR1_LSB               0
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_PE_MEMD_ADDR1_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_MEMD_ACC_CTL1_PE_MEMD_ADDR1_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: pe_memd_acc_data1 */
#define SAND_HAL_FE_PE_MEMD_ACC_DATA1_PE_MEMD_DATA1_MASK             0xffffffffU
#define SAND_HAL_FE_PE_MEMD_ACC_DATA1_PE_MEMD_DATA1_SHIFT            0
#define SAND_HAL_FE_PE_MEMD_ACC_DATA1_PE_MEMD_DATA1_MSB              31
#define SAND_HAL_FE_PE_MEMD_ACC_DATA1_PE_MEMD_DATA1_LSB              0
#define SAND_HAL_FE_PE_MEMD_ACC_DATA1_PE_MEMD_DATA1_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PE_MEMD_ACC_DATA1_PE_MEMD_DATA1_DEFAULT          0x00000000U

/* field level defines for Device: FE  Register: pe_ipkt_cnt0 */
#define SAND_HAL_FE_PE_IPKT_CNT0_P0_IPKT_CNT_MASK                    0xffffffffU
#define SAND_HAL_FE_PE_IPKT_CNT0_P0_IPKT_CNT_SHIFT                   0
#define SAND_HAL_FE_PE_IPKT_CNT0_P0_IPKT_CNT_MSB                     31
#define SAND_HAL_FE_PE_IPKT_CNT0_P0_IPKT_CNT_LSB                     0
#define SAND_HAL_FE_PE_IPKT_CNT0_P0_IPKT_CNT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_PE_IPKT_CNT0_P0_IPKT_CNT_DEFAULT                 0x00000000U

/* field level defines for Device: FE  Register: pe_ipkt_cnt1 */
#define SAND_HAL_FE_PE_IPKT_CNT1_P1_IPKT_CNT_MASK                    0xffffffffU
#define SAND_HAL_FE_PE_IPKT_CNT1_P1_IPKT_CNT_SHIFT                   0
#define SAND_HAL_FE_PE_IPKT_CNT1_P1_IPKT_CNT_MSB                     31
#define SAND_HAL_FE_PE_IPKT_CNT1_P1_IPKT_CNT_LSB                     0
#define SAND_HAL_FE_PE_IPKT_CNT1_P1_IPKT_CNT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_PE_IPKT_CNT1_P1_IPKT_CNT_DEFAULT                 0x00000000U

/* field level defines for Device: FE  Register: pe_ipkt_cnt2 */
#define SAND_HAL_FE_PE_IPKT_CNT2_P2_IPKT_CNT_MASK                    0xffffffffU
#define SAND_HAL_FE_PE_IPKT_CNT2_P2_IPKT_CNT_SHIFT                   0
#define SAND_HAL_FE_PE_IPKT_CNT2_P2_IPKT_CNT_MSB                     31
#define SAND_HAL_FE_PE_IPKT_CNT2_P2_IPKT_CNT_LSB                     0
#define SAND_HAL_FE_PE_IPKT_CNT2_P2_IPKT_CNT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_PE_IPKT_CNT2_P2_IPKT_CNT_DEFAULT                 0x00000000U

/* field level defines for Device: FE  Register: pe_ipkt_cnt3 */
#define SAND_HAL_FE_PE_IPKT_CNT3_P3_IPKT_CNT_MASK                    0xffffffffU
#define SAND_HAL_FE_PE_IPKT_CNT3_P3_IPKT_CNT_SHIFT                   0
#define SAND_HAL_FE_PE_IPKT_CNT3_P3_IPKT_CNT_MSB                     31
#define SAND_HAL_FE_PE_IPKT_CNT3_P3_IPKT_CNT_LSB                     0
#define SAND_HAL_FE_PE_IPKT_CNT3_P3_IPKT_CNT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_PE_IPKT_CNT3_P3_IPKT_CNT_DEFAULT                 0x00000000U

/* field level defines for Device: FE  Register: pe_ibyte_cnt0 */
#define SAND_HAL_FE_PE_IBYTE_CNT0_P0_IBYTE_CNT_MASK                  0xffffffffU
#define SAND_HAL_FE_PE_IBYTE_CNT0_P0_IBYTE_CNT_SHIFT                 0
#define SAND_HAL_FE_PE_IBYTE_CNT0_P0_IBYTE_CNT_MSB                   31
#define SAND_HAL_FE_PE_IBYTE_CNT0_P0_IBYTE_CNT_LSB                   0
#define SAND_HAL_FE_PE_IBYTE_CNT0_P0_IBYTE_CNT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_PE_IBYTE_CNT0_P0_IBYTE_CNT_DEFAULT               0x00000000U

/* field level defines for Device: FE  Register: pe_ibyte_cnt1 */
#define SAND_HAL_FE_PE_IBYTE_CNT1_P1_IBYTE_CNT_MASK                  0xffffffffU
#define SAND_HAL_FE_PE_IBYTE_CNT1_P1_IBYTE_CNT_SHIFT                 0
#define SAND_HAL_FE_PE_IBYTE_CNT1_P1_IBYTE_CNT_MSB                   31
#define SAND_HAL_FE_PE_IBYTE_CNT1_P1_IBYTE_CNT_LSB                   0
#define SAND_HAL_FE_PE_IBYTE_CNT1_P1_IBYTE_CNT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_PE_IBYTE_CNT1_P1_IBYTE_CNT_DEFAULT               0x00000000U

/* field level defines for Device: FE  Register: pe_ibyte_cnt2 */
#define SAND_HAL_FE_PE_IBYTE_CNT2_P2_IBYTE_CNT_MASK                  0xffffffffU
#define SAND_HAL_FE_PE_IBYTE_CNT2_P2_IBYTE_CNT_SHIFT                 0
#define SAND_HAL_FE_PE_IBYTE_CNT2_P2_IBYTE_CNT_MSB                   31
#define SAND_HAL_FE_PE_IBYTE_CNT2_P2_IBYTE_CNT_LSB                   0
#define SAND_HAL_FE_PE_IBYTE_CNT2_P2_IBYTE_CNT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_PE_IBYTE_CNT2_P2_IBYTE_CNT_DEFAULT               0x00000000U

/* field level defines for Device: FE  Register: pe_ibyte_cnt3 */
#define SAND_HAL_FE_PE_IBYTE_CNT3_P3_IBYTE_CNT_MASK                  0xffffffffU
#define SAND_HAL_FE_PE_IBYTE_CNT3_P3_IBYTE_CNT_SHIFT                 0
#define SAND_HAL_FE_PE_IBYTE_CNT3_P3_IBYTE_CNT_MSB                   31
#define SAND_HAL_FE_PE_IBYTE_CNT3_P3_IBYTE_CNT_LSB                   0
#define SAND_HAL_FE_PE_IBYTE_CNT3_P3_IBYTE_CNT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_PE_IBYTE_CNT3_P3_IBYTE_CNT_DEFAULT               0x00000000U

/* field level defines for Device: FE  Register: pp_config */
#define SAND_HAL_FE_PP_CONFIG_PP_ENB_MASK                            0x00000001U
#define SAND_HAL_FE_PP_CONFIG_PP_ENB_SHIFT                           0
#define SAND_HAL_FE_PP_CONFIG_PP_ENB_MSB                             0
#define SAND_HAL_FE_PP_CONFIG_PP_ENB_LSB                             0
#define SAND_HAL_FE_PP_CONFIG_PP_ENB_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PP_CONFIG_PP_ENB_DEFAULT                         0x00000000U

/* field level defines for Device: FE  Register: pp_config_acc_ctl */
#define SAND_HAL_FE_PP_CONFIG_ACC_CTL_PP_CONFIG_ACK_MASK             0x80000000U
#define SAND_HAL_FE_PP_CONFIG_ACC_CTL_PP_CONFIG_ACK_SHIFT            31
#define SAND_HAL_FE_PP_CONFIG_ACC_CTL_PP_CONFIG_ACK_MSB              31
#define SAND_HAL_FE_PP_CONFIG_ACC_CTL_PP_CONFIG_ACK_LSB              31
#define SAND_HAL_FE_PP_CONFIG_ACC_CTL_PP_CONFIG_ACK_TYPE             (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PP_CONFIG_ACC_CTL_PP_CONFIG_ACK_DEFAULT          0x00000000U
#define SAND_HAL_FE_PP_CONFIG_ACC_CTL_PP_CONFIG_REQ_MASK             0x40000000U
#define SAND_HAL_FE_PP_CONFIG_ACC_CTL_PP_CONFIG_REQ_SHIFT            30
#define SAND_HAL_FE_PP_CONFIG_ACC_CTL_PP_CONFIG_REQ_MSB              30
#define SAND_HAL_FE_PP_CONFIG_ACC_CTL_PP_CONFIG_REQ_LSB              30
#define SAND_HAL_FE_PP_CONFIG_ACC_CTL_PP_CONFIG_REQ_TYPE             (SAND_HAL_TYPE_PUNCH)
#define SAND_HAL_FE_PP_CONFIG_ACC_CTL_PP_CONFIG_REQ_DEFAULT          0x00000000U
#define SAND_HAL_FE_PP_CONFIG_ACC_CTL_PP_CONFIG_R_W_N_MASK           0x20000000U
#define SAND_HAL_FE_PP_CONFIG_ACC_CTL_PP_CONFIG_R_W_N_SHIFT          29
#define SAND_HAL_FE_PP_CONFIG_ACC_CTL_PP_CONFIG_R_W_N_MSB            29
#define SAND_HAL_FE_PP_CONFIG_ACC_CTL_PP_CONFIG_R_W_N_LSB            29
#define SAND_HAL_FE_PP_CONFIG_ACC_CTL_PP_CONFIG_R_W_N_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PP_CONFIG_ACC_CTL_PP_CONFIG_R_W_N_DEFAULT        0x00000000U
#define SAND_HAL_FE_PP_CONFIG_ACC_CTL_PP_CONFIG_POL_ID_MASK          0x000007ffU
#define SAND_HAL_FE_PP_CONFIG_ACC_CTL_PP_CONFIG_POL_ID_SHIFT         0
#define SAND_HAL_FE_PP_CONFIG_ACC_CTL_PP_CONFIG_POL_ID_MSB           10
#define SAND_HAL_FE_PP_CONFIG_ACC_CTL_PP_CONFIG_POL_ID_LSB           0
#define SAND_HAL_FE_PP_CONFIG_ACC_CTL_PP_CONFIG_POL_ID_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PP_CONFIG_ACC_CTL_PP_CONFIG_POL_ID_DEFAULT       0x00000000U

/* field level defines for Device: FE  Register: pp_config_data0 */
#define SAND_HAL_FE_PP_CONFIG_DATA0_CBS_MASK                         0x00ffffffU
#define SAND_HAL_FE_PP_CONFIG_DATA0_CBS_SHIFT                        0
#define SAND_HAL_FE_PP_CONFIG_DATA0_CBS_MSB                          23
#define SAND_HAL_FE_PP_CONFIG_DATA0_CBS_LSB                          0
#define SAND_HAL_FE_PP_CONFIG_DATA0_CBS_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PP_CONFIG_DATA0_CBS_DEFAULT                      0x00000000U

/* field level defines for Device: FE  Register: pp_config_data1 */
#define SAND_HAL_FE_PP_CONFIG_DATA1_EBS_MASK                         0x00ffffffU
#define SAND_HAL_FE_PP_CONFIG_DATA1_EBS_SHIFT                        0
#define SAND_HAL_FE_PP_CONFIG_DATA1_EBS_MSB                          23
#define SAND_HAL_FE_PP_CONFIG_DATA1_EBS_LSB                          0
#define SAND_HAL_FE_PP_CONFIG_DATA1_EBS_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PP_CONFIG_DATA1_EBS_DEFAULT                      0x00000000U

/* field level defines for Device: FE  Register: pp_config_data2 */
#define SAND_HAL_FE_PP_CONFIG_DATA2_BLIND_MASK                       0x00800000U
#define SAND_HAL_FE_PP_CONFIG_DATA2_BLIND_SHIFT                      23
#define SAND_HAL_FE_PP_CONFIG_DATA2_BLIND_MSB                        23
#define SAND_HAL_FE_PP_CONFIG_DATA2_BLIND_LSB                        23
#define SAND_HAL_FE_PP_CONFIG_DATA2_BLIND_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PP_CONFIG_DATA2_BLIND_DEFAULT                    0x00000000U
#define SAND_HAL_FE_PP_CONFIG_DATA2_DROP_ON_RED_MASK                 0x00400000U
#define SAND_HAL_FE_PP_CONFIG_DATA2_DROP_ON_RED_SHIFT                22
#define SAND_HAL_FE_PP_CONFIG_DATA2_DROP_ON_RED_MSB                  22
#define SAND_HAL_FE_PP_CONFIG_DATA2_DROP_ON_RED_LSB                  22
#define SAND_HAL_FE_PP_CONFIG_DATA2_DROP_ON_RED_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PP_CONFIG_DATA2_DROP_ON_RED_DEFAULT              0x00000000U
#define SAND_HAL_FE_PP_CONFIG_DATA2_MON_CTR_ID_ENB_MASK              0x00200000U
#define SAND_HAL_FE_PP_CONFIG_DATA2_MON_CTR_ID_ENB_SHIFT             21
#define SAND_HAL_FE_PP_CONFIG_DATA2_MON_CTR_ID_ENB_MSB               21
#define SAND_HAL_FE_PP_CONFIG_DATA2_MON_CTR_ID_ENB_LSB               21
#define SAND_HAL_FE_PP_CONFIG_DATA2_MON_CTR_ID_ENB_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PP_CONFIG_DATA2_MON_CTR_ID_ENB_DEFAULT           0x00000000U
#define SAND_HAL_FE_PP_CONFIG_DATA2_MON_CTR_ID_MASK                  0x001c0000U
#define SAND_HAL_FE_PP_CONFIG_DATA2_MON_CTR_ID_SHIFT                 18
#define SAND_HAL_FE_PP_CONFIG_DATA2_MON_CTR_ID_MSB                   20
#define SAND_HAL_FE_PP_CONFIG_DATA2_MON_CTR_ID_LSB                   18
#define SAND_HAL_FE_PP_CONFIG_DATA2_MON_CTR_ID_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PP_CONFIG_DATA2_MON_CTR_ID_DEFAULT               0x00000000U
#define SAND_HAL_FE_PP_CONFIG_DATA2_INCR_RATE_MASK                   0x0003ffffU
#define SAND_HAL_FE_PP_CONFIG_DATA2_INCR_RATE_SHIFT                  0
#define SAND_HAL_FE_PP_CONFIG_DATA2_INCR_RATE_MSB                    17
#define SAND_HAL_FE_PP_CONFIG_DATA2_INCR_RATE_LSB                    0
#define SAND_HAL_FE_PP_CONFIG_DATA2_INCR_RATE_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PP_CONFIG_DATA2_INCR_RATE_DEFAULT                0x00000000U

/* field level defines for Device: FE  Register: pp_meter_acc_ctl */
#define SAND_HAL_FE_PP_METER_ACC_CTL_PP_METER_ACK_MASK               0x80000000U
#define SAND_HAL_FE_PP_METER_ACC_CTL_PP_METER_ACK_SHIFT              31
#define SAND_HAL_FE_PP_METER_ACC_CTL_PP_METER_ACK_MSB                31
#define SAND_HAL_FE_PP_METER_ACC_CTL_PP_METER_ACK_LSB                31
#define SAND_HAL_FE_PP_METER_ACC_CTL_PP_METER_ACK_TYPE               (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PP_METER_ACC_CTL_PP_METER_ACK_DEFAULT            0x00000000U
#define SAND_HAL_FE_PP_METER_ACC_CTL_PP_METER_REQ_MASK               0x40000000U
#define SAND_HAL_FE_PP_METER_ACC_CTL_PP_METER_REQ_SHIFT              30
#define SAND_HAL_FE_PP_METER_ACC_CTL_PP_METER_REQ_MSB                30
#define SAND_HAL_FE_PP_METER_ACC_CTL_PP_METER_REQ_LSB                30
#define SAND_HAL_FE_PP_METER_ACC_CTL_PP_METER_REQ_TYPE               (SAND_HAL_TYPE_PUNCH)
#define SAND_HAL_FE_PP_METER_ACC_CTL_PP_METER_REQ_DEFAULT            0x00000000U
#define SAND_HAL_FE_PP_METER_ACC_CTL_PP_METER_W_N_MASK               0x20000000U
#define SAND_HAL_FE_PP_METER_ACC_CTL_PP_METER_W_N_SHIFT              29
#define SAND_HAL_FE_PP_METER_ACC_CTL_PP_METER_W_N_MSB                29
#define SAND_HAL_FE_PP_METER_ACC_CTL_PP_METER_W_N_LSB                29
#define SAND_HAL_FE_PP_METER_ACC_CTL_PP_METER_W_N_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PP_METER_ACC_CTL_PP_METER_W_N_DEFAULT            0x00000000U
#define SAND_HAL_FE_PP_METER_ACC_CTL_PP_METER_POL_ID_MASK            0x000007ffU
#define SAND_HAL_FE_PP_METER_ACC_CTL_PP_METER_POL_ID_SHIFT           0
#define SAND_HAL_FE_PP_METER_ACC_CTL_PP_METER_POL_ID_MSB             10
#define SAND_HAL_FE_PP_METER_ACC_CTL_PP_METER_POL_ID_LSB             0
#define SAND_HAL_FE_PP_METER_ACC_CTL_PP_METER_POL_ID_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PP_METER_ACC_CTL_PP_METER_POL_ID_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: pp_meter_data0 */
#define SAND_HAL_FE_PP_METER_DATA0_BKTC_MASK                         0x00ffffffU
#define SAND_HAL_FE_PP_METER_DATA0_BKTC_SHIFT                        0
#define SAND_HAL_FE_PP_METER_DATA0_BKTC_MSB                          23
#define SAND_HAL_FE_PP_METER_DATA0_BKTC_LSB                          0
#define SAND_HAL_FE_PP_METER_DATA0_BKTC_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PP_METER_DATA0_BKTC_DEFAULT                      0x00000000U

/* field level defines for Device: FE  Register: pp_meter_data1 */
#define SAND_HAL_FE_PP_METER_DATA1_BKTE_MASK                         0x00ffffffU
#define SAND_HAL_FE_PP_METER_DATA1_BKTE_SHIFT                        0
#define SAND_HAL_FE_PP_METER_DATA1_BKTE_MSB                          23
#define SAND_HAL_FE_PP_METER_DATA1_BKTE_LSB                          0
#define SAND_HAL_FE_PP_METER_DATA1_BKTE_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PP_METER_DATA1_BKTE_DEFAULT                      0x00000000U

/* field level defines for Device: FE  Register: pp_cnt_acc_ctl */
#define SAND_HAL_FE_PP_CNT_ACC_CTL_PP_CNT_ACK_MASK                   0x80000000U
#define SAND_HAL_FE_PP_CNT_ACC_CTL_PP_CNT_ACK_SHIFT                  31
#define SAND_HAL_FE_PP_CNT_ACC_CTL_PP_CNT_ACK_MSB                    31
#define SAND_HAL_FE_PP_CNT_ACC_CTL_PP_CNT_ACK_LSB                    31
#define SAND_HAL_FE_PP_CNT_ACC_CTL_PP_CNT_ACK_TYPE                   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PP_CNT_ACC_CTL_PP_CNT_ACK_DEFAULT                0x00000000U
#define SAND_HAL_FE_PP_CNT_ACC_CTL_PP_CNT_REQ_MASK                   0x40000000U
#define SAND_HAL_FE_PP_CNT_ACC_CTL_PP_CNT_REQ_SHIFT                  30
#define SAND_HAL_FE_PP_CNT_ACC_CTL_PP_CNT_REQ_MSB                    30
#define SAND_HAL_FE_PP_CNT_ACC_CTL_PP_CNT_REQ_LSB                    30
#define SAND_HAL_FE_PP_CNT_ACC_CTL_PP_CNT_REQ_TYPE                   (SAND_HAL_TYPE_PUNCH)
#define SAND_HAL_FE_PP_CNT_ACC_CTL_PP_CNT_REQ_DEFAULT                0x00000000U
#define SAND_HAL_FE_PP_CNT_ACC_CTL_PP_CNT_N_MASK                     0x20000000U
#define SAND_HAL_FE_PP_CNT_ACC_CTL_PP_CNT_N_SHIFT                    29
#define SAND_HAL_FE_PP_CNT_ACC_CTL_PP_CNT_N_MSB                      29
#define SAND_HAL_FE_PP_CNT_ACC_CTL_PP_CNT_N_LSB                      29
#define SAND_HAL_FE_PP_CNT_ACC_CTL_PP_CNT_N_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PP_CNT_ACC_CTL_PP_CNT_N_DEFAULT                  0x00000000U
#define SAND_HAL_FE_PP_CNT_ACC_CTL_CTR_ADDR_MASK                     0x0000007fU
#define SAND_HAL_FE_PP_CNT_ACC_CTL_CTR_ADDR_SHIFT                    0
#define SAND_HAL_FE_PP_CNT_ACC_CTL_CTR_ADDR_MSB                      6
#define SAND_HAL_FE_PP_CNT_ACC_CTL_CTR_ADDR_LSB                      0
#define SAND_HAL_FE_PP_CNT_ACC_CTL_CTR_ADDR_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PP_CNT_ACC_CTL_CTR_ADDR_DEFAULT                  0x00000000U

/* field level defines for Device: FE  Register: pp_ctr_data0 */
#define SAND_HAL_FE_PP_CTR_DATA0_PP_CTR_DATA0_MASK                   0xffffffffU
#define SAND_HAL_FE_PP_CTR_DATA0_PP_CTR_DATA0_SHIFT                  0
#define SAND_HAL_FE_PP_CTR_DATA0_PP_CTR_DATA0_MSB                    31
#define SAND_HAL_FE_PP_CTR_DATA0_PP_CTR_DATA0_LSB                    0
#define SAND_HAL_FE_PP_CTR_DATA0_PP_CTR_DATA0_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PP_CTR_DATA0_PP_CTR_DATA0_DEFAULT                0x00000000U

/* field level defines for Device: FE  Register: pp_ctr_data1 */
#define SAND_HAL_FE_PP_CTR_DATA1_PP_CTR_DATA1_MASK                   0xffffffffU
#define SAND_HAL_FE_PP_CTR_DATA1_PP_CTR_DATA1_SHIFT                  0
#define SAND_HAL_FE_PP_CTR_DATA1_PP_CTR_DATA1_MSB                    31
#define SAND_HAL_FE_PP_CTR_DATA1_PP_CTR_DATA1_LSB                    0
#define SAND_HAL_FE_PP_CTR_DATA1_PP_CTR_DATA1_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PP_CTR_DATA1_PP_CTR_DATA1_DEFAULT                0x00000000U

/* field level defines for Device: FE  Register: pf_config */
#define SAND_HAL_FE_PF_CONFIG_CONFIG_DISABLE_SRAMB_CLK_MASK          0x38000000U
#define SAND_HAL_FE_PF_CONFIG_CONFIG_DISABLE_SRAMB_CLK_SHIFT         27
#define SAND_HAL_FE_PF_CONFIG_CONFIG_DISABLE_SRAMB_CLK_MSB           29
#define SAND_HAL_FE_PF_CONFIG_CONFIG_DISABLE_SRAMB_CLK_LSB           27
#define SAND_HAL_FE_PF_CONFIG_CONFIG_DISABLE_SRAMB_CLK_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_CONFIG_CONFIG_DISABLE_SRAMB_CLK_DEFAULT       0x00000000U
#define SAND_HAL_FE_PF_CONFIG_CONFIG_DISABLE_SRAMA_CLK_MASK          0x07000000U
#define SAND_HAL_FE_PF_CONFIG_CONFIG_DISABLE_SRAMA_CLK_SHIFT         24
#define SAND_HAL_FE_PF_CONFIG_CONFIG_DISABLE_SRAMA_CLK_MSB           26
#define SAND_HAL_FE_PF_CONFIG_CONFIG_DISABLE_SRAMA_CLK_LSB           24
#define SAND_HAL_FE_PF_CONFIG_CONFIG_DISABLE_SRAMA_CLK_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_CONFIG_CONFIG_DISABLE_SRAMA_CLK_DEFAULT       0x00000000U
#define SAND_HAL_FE_PF_CONFIG_CONFIG_SRAMB_ZBT_MASK                  0x00800000U
#define SAND_HAL_FE_PF_CONFIG_CONFIG_SRAMB_ZBT_SHIFT                 23
#define SAND_HAL_FE_PF_CONFIG_CONFIG_SRAMB_ZBT_MSB                   23
#define SAND_HAL_FE_PF_CONFIG_CONFIG_SRAMB_ZBT_LSB                   23
#define SAND_HAL_FE_PF_CONFIG_CONFIG_SRAMB_ZBT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_CONFIG_CONFIG_SRAMB_ZBT_DEFAULT               0x00000000U
#define SAND_HAL_FE_PF_CONFIG_CONFIG_DISABLE_SRAMB_PAR_MASK          0x00400000U
#define SAND_HAL_FE_PF_CONFIG_CONFIG_DISABLE_SRAMB_PAR_SHIFT         22
#define SAND_HAL_FE_PF_CONFIG_CONFIG_DISABLE_SRAMB_PAR_MSB           22
#define SAND_HAL_FE_PF_CONFIG_CONFIG_DISABLE_SRAMB_PAR_LSB           22
#define SAND_HAL_FE_PF_CONFIG_CONFIG_DISABLE_SRAMB_PAR_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_CONFIG_CONFIG_DISABLE_SRAMB_PAR_DEFAULT       0x00000000U
#define SAND_HAL_FE_PF_CONFIG_CONFIG_FORCE_SRAMB_PAR_MASK            0x00300000U
#define SAND_HAL_FE_PF_CONFIG_CONFIG_FORCE_SRAMB_PAR_SHIFT           20
#define SAND_HAL_FE_PF_CONFIG_CONFIG_FORCE_SRAMB_PAR_MSB             21
#define SAND_HAL_FE_PF_CONFIG_CONFIG_FORCE_SRAMB_PAR_LSB             20
#define SAND_HAL_FE_PF_CONFIG_CONFIG_FORCE_SRAMB_PAR_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_CONFIG_CONFIG_FORCE_SRAMB_PAR_DEFAULT         0x00000000U
#define SAND_HAL_FE_PF_CONFIG_CONFIG_SRAMA_ZBT_MASK                  0x00080000U
#define SAND_HAL_FE_PF_CONFIG_CONFIG_SRAMA_ZBT_SHIFT                 19
#define SAND_HAL_FE_PF_CONFIG_CONFIG_SRAMA_ZBT_MSB                   19
#define SAND_HAL_FE_PF_CONFIG_CONFIG_SRAMA_ZBT_LSB                   19
#define SAND_HAL_FE_PF_CONFIG_CONFIG_SRAMA_ZBT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_CONFIG_CONFIG_SRAMA_ZBT_DEFAULT               0x00000000U
#define SAND_HAL_FE_PF_CONFIG_CONFIG_DISABLE_SRAMA_PAR_MASK          0x00040000U
#define SAND_HAL_FE_PF_CONFIG_CONFIG_DISABLE_SRAMA_PAR_SHIFT         18
#define SAND_HAL_FE_PF_CONFIG_CONFIG_DISABLE_SRAMA_PAR_MSB           18
#define SAND_HAL_FE_PF_CONFIG_CONFIG_DISABLE_SRAMA_PAR_LSB           18
#define SAND_HAL_FE_PF_CONFIG_CONFIG_DISABLE_SRAMA_PAR_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_CONFIG_CONFIG_DISABLE_SRAMA_PAR_DEFAULT       0x00000000U
#define SAND_HAL_FE_PF_CONFIG_CONFIG_FORCE_SRAMA_PAR_MASK            0x00030000U
#define SAND_HAL_FE_PF_CONFIG_CONFIG_FORCE_SRAMA_PAR_SHIFT           16
#define SAND_HAL_FE_PF_CONFIG_CONFIG_FORCE_SRAMA_PAR_MSB             17
#define SAND_HAL_FE_PF_CONFIG_CONFIG_FORCE_SRAMA_PAR_LSB             16
#define SAND_HAL_FE_PF_CONFIG_CONFIG_FORCE_SRAMA_PAR_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_CONFIG_CONFIG_FORCE_SRAMA_PAR_DEFAULT         0x00000000U
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM3_ENABLE_MASK             0x00008000U
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM3_ENABLE_SHIFT            15
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM3_ENABLE_MSB              15
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM3_ENABLE_LSB              15
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM3_ENABLE_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM3_ENABLE_DEFAULT          0x00000000U
#define SAND_HAL_FE_PF_CONFIG_STREAM3_ACTIVE_MASK                    0x00004000U
#define SAND_HAL_FE_PF_CONFIG_STREAM3_ACTIVE_SHIFT                   14
#define SAND_HAL_FE_PF_CONFIG_STREAM3_ACTIVE_MSB                     14
#define SAND_HAL_FE_PF_CONFIG_STREAM3_ACTIVE_LSB                     14
#define SAND_HAL_FE_PF_CONFIG_STREAM3_ACTIVE_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PF_CONFIG_STREAM3_ACTIVE_DEFAULT                 0x00000000U
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM3_IMEM_MASK               0x00003000U
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM3_IMEM_SHIFT              12
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM3_IMEM_MSB                13
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM3_IMEM_LSB                12
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM3_IMEM_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM3_IMEM_DEFAULT            0x00000000U
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM2_ENABLE_MASK             0x00000800U
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM2_ENABLE_SHIFT            11
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM2_ENABLE_MSB              11
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM2_ENABLE_LSB              11
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM2_ENABLE_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM2_ENABLE_DEFAULT          0x00000000U
#define SAND_HAL_FE_PF_CONFIG_STREAM2_ACTIVE_MASK                    0x00000400U
#define SAND_HAL_FE_PF_CONFIG_STREAM2_ACTIVE_SHIFT                   10
#define SAND_HAL_FE_PF_CONFIG_STREAM2_ACTIVE_MSB                     10
#define SAND_HAL_FE_PF_CONFIG_STREAM2_ACTIVE_LSB                     10
#define SAND_HAL_FE_PF_CONFIG_STREAM2_ACTIVE_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PF_CONFIG_STREAM2_ACTIVE_DEFAULT                 0x00000000U
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM2_IMEM_MASK               0x00000300U
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM2_IMEM_SHIFT              8
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM2_IMEM_MSB                9
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM2_IMEM_LSB                8
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM2_IMEM_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM2_IMEM_DEFAULT            0x00000000U
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM1_ENABLE_MASK             0x00000080U
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM1_ENABLE_SHIFT            7
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM1_ENABLE_MSB              7
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM1_ENABLE_LSB              7
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM1_ENABLE_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM1_ENABLE_DEFAULT          0x00000000U
#define SAND_HAL_FE_PF_CONFIG_STREAM1_ACTIVE_MASK                    0x00000040U
#define SAND_HAL_FE_PF_CONFIG_STREAM1_ACTIVE_SHIFT                   6
#define SAND_HAL_FE_PF_CONFIG_STREAM1_ACTIVE_MSB                     6
#define SAND_HAL_FE_PF_CONFIG_STREAM1_ACTIVE_LSB                     6
#define SAND_HAL_FE_PF_CONFIG_STREAM1_ACTIVE_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PF_CONFIG_STREAM1_ACTIVE_DEFAULT                 0x00000000U
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM1_IMEM_MASK               0x00000030U
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM1_IMEM_SHIFT              4
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM1_IMEM_MSB                5
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM1_IMEM_LSB                4
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM1_IMEM_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM1_IMEM_DEFAULT            0x00000000U
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM0_ENABLE_MASK             0x00000008U
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM0_ENABLE_SHIFT            3
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM0_ENABLE_MSB              3
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM0_ENABLE_LSB              3
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM0_ENABLE_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM0_ENABLE_DEFAULT          0x00000000U
#define SAND_HAL_FE_PF_CONFIG_STREAM0_ACTIVE_MASK                    0x00000004U
#define SAND_HAL_FE_PF_CONFIG_STREAM0_ACTIVE_SHIFT                   2
#define SAND_HAL_FE_PF_CONFIG_STREAM0_ACTIVE_MSB                     2
#define SAND_HAL_FE_PF_CONFIG_STREAM0_ACTIVE_LSB                     2
#define SAND_HAL_FE_PF_CONFIG_STREAM0_ACTIVE_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PF_CONFIG_STREAM0_ACTIVE_DEFAULT                 0x00000000U
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM0_IMEM_MASK               0x00000003U
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM0_IMEM_SHIFT              0
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM0_IMEM_MSB                1
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM0_IMEM_LSB                0
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM0_IMEM_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_CONFIG_CONFIG_STREAM0_IMEM_DEFAULT            0x00000000U

/* field level defines for Device: FE  Register: pf_status_err */
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX15_MASK                     0x80000000U
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX15_SHIFT                    31
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX15_MSB                      31
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX15_LSB                      31
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX15_TYPE                     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX15_DEFAULT                  0x00000000U
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX14_MASK                     0x40000000U
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX14_SHIFT                    30
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX14_MSB                      30
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX14_LSB                      30
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX14_TYPE                     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX14_DEFAULT                  0x00000000U
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX13_MASK                     0x20000000U
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX13_SHIFT                    29
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX13_MSB                      29
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX13_LSB                      29
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX13_TYPE                     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX13_DEFAULT                  0x00000000U
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX12_MASK                     0x10000000U
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX12_SHIFT                    28
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX12_MSB                      28
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX12_LSB                      28
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX12_TYPE                     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX12_DEFAULT                  0x00000000U
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX11_MASK                     0x08000000U
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX11_SHIFT                    27
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX11_MSB                      27
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX11_LSB                      27
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX11_TYPE                     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX11_DEFAULT                  0x00000000U
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX10_MASK                     0x04000000U
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX10_SHIFT                    26
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX10_MSB                      26
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX10_LSB                      26
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX10_TYPE                     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX10_DEFAULT                  0x00000000U
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX9_MASK                      0x02000000U
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX9_SHIFT                     25
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX9_MSB                       25
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX9_LSB                       25
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX9_TYPE                      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX9_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX8_MASK                      0x01000000U
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX8_SHIFT                     24
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX8_MSB                       24
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX8_LSB                       24
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX8_TYPE                      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX8_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX7_MASK                      0x00800000U
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX7_SHIFT                     23
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX7_MSB                       23
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX7_LSB                       23
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX7_TYPE                      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX7_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX6_MASK                      0x00400000U
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX6_SHIFT                     22
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX6_MSB                       22
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX6_LSB                       22
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX6_TYPE                      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX6_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX5_MASK                      0x00200000U
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX5_SHIFT                     21
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX5_MSB                       21
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX5_LSB                       21
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX5_TYPE                      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX5_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX4_MASK                      0x00100000U
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX4_SHIFT                     20
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX4_MSB                       20
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX4_LSB                       20
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX4_TYPE                      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX4_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX3_MASK                      0x00080000U
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX3_SHIFT                     19
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX3_MSB                       19
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX3_LSB                       19
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX3_TYPE                      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX3_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX2_MASK                      0x00040000U
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX2_SHIFT                     18
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX2_MSB                       18
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX2_LSB                       18
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX2_TYPE                      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX2_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX1_MASK                      0x00020000U
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX1_SHIFT                     17
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX1_MSB                       17
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX1_LSB                       17
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX1_TYPE                      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX1_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX0_MASK                      0x00010000U
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX0_SHIFT                     16
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX0_MSB                       16
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX0_LSB                       16
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX0_TYPE                      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MAILBOX0_DEFAULT                   0x00000000U
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMB_NXM_ERR_MASK                 0x00000080U
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMB_NXM_ERR_SHIFT                7
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMB_NXM_ERR_MSB                  7
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMB_NXM_ERR_LSB                  7
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMB_NXM_ERR_TYPE                 (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMB_NXM_ERR_DEFAULT              0x00000000U
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMB_SAT_ERR_MASK                 0x00000040U
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMB_SAT_ERR_SHIFT                6
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMB_SAT_ERR_MSB                  6
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMB_SAT_ERR_LSB                  6
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMB_SAT_ERR_TYPE                 (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMB_SAT_ERR_DEFAULT              0x00000000U
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMB_HI_PAR_ERR_MASK              0x00000020U
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMB_HI_PAR_ERR_SHIFT             5
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMB_HI_PAR_ERR_MSB               5
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMB_HI_PAR_ERR_LSB               5
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMB_HI_PAR_ERR_TYPE              (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMB_HI_PAR_ERR_DEFAULT           0x00000000U
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMB_LO_PAR_ERR_MASK              0x00000010U
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMB_LO_PAR_ERR_SHIFT             4
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMB_LO_PAR_ERR_MSB               4
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMB_LO_PAR_ERR_LSB               4
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMB_LO_PAR_ERR_TYPE              (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMB_LO_PAR_ERR_DEFAULT           0x00000000U
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMA_NXM_ERR_MASK                 0x00000008U
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMA_NXM_ERR_SHIFT                3
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMA_NXM_ERR_MSB                  3
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMA_NXM_ERR_LSB                  3
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMA_NXM_ERR_TYPE                 (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMA_NXM_ERR_DEFAULT              0x00000000U
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMA_SAT_ERR_MASK                 0x00000004U
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMA_SAT_ERR_SHIFT                2
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMA_SAT_ERR_MSB                  2
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMA_SAT_ERR_LSB                  2
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMA_SAT_ERR_TYPE                 (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMA_SAT_ERR_DEFAULT              0x00000000U
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMA_HI_PAR_ERR_MASK              0x00000002U
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMA_HI_PAR_ERR_SHIFT             1
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMA_HI_PAR_ERR_MSB               1
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMA_HI_PAR_ERR_LSB               1
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMA_HI_PAR_ERR_TYPE              (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMA_HI_PAR_ERR_DEFAULT           0x00000000U
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMA_LO_PAR_ERR_MASK              0x00000001U
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMA_LO_PAR_ERR_SHIFT             0
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMA_LO_PAR_ERR_MSB               0
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMA_LO_PAR_ERR_LSB               0
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMA_LO_PAR_ERR_TYPE              (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_SRAMA_LO_PAR_ERR_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: pf_status_err_mask */
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX15_DISINT_MASK         0x80000000U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX15_DISINT_SHIFT        31
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX15_DISINT_MSB          31
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX15_DISINT_LSB          31
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX15_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX15_DISINT_DEFAULT      0x00000001U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX14_DISINT_MASK         0x40000000U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX14_DISINT_SHIFT        30
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX14_DISINT_MSB          30
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX14_DISINT_LSB          30
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX14_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX14_DISINT_DEFAULT      0x00000001U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX13_DISINT_MASK         0x20000000U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX13_DISINT_SHIFT        29
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX13_DISINT_MSB          29
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX13_DISINT_LSB          29
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX13_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX13_DISINT_DEFAULT      0x00000001U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX12_DISINT_MASK         0x10000000U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX12_DISINT_SHIFT        28
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX12_DISINT_MSB          28
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX12_DISINT_LSB          28
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX12_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX12_DISINT_DEFAULT      0x00000001U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX11_DISINT_MASK         0x08000000U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX11_DISINT_SHIFT        27
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX11_DISINT_MSB          27
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX11_DISINT_LSB          27
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX11_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX11_DISINT_DEFAULT      0x00000001U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX10_DISINT_MASK         0x04000000U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX10_DISINT_SHIFT        26
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX10_DISINT_MSB          26
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX10_DISINT_LSB          26
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX10_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX10_DISINT_DEFAULT      0x00000001U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX9_DISINT_MASK          0x02000000U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX9_DISINT_SHIFT         25
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX9_DISINT_MSB           25
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX9_DISINT_LSB           25
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX9_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX9_DISINT_DEFAULT       0x00000001U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX8_DISINT_MASK          0x01000000U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX8_DISINT_SHIFT         24
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX8_DISINT_MSB           24
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX8_DISINT_LSB           24
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX8_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX8_DISINT_DEFAULT       0x00000001U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX7_DISINT_MASK          0x00800000U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX7_DISINT_SHIFT         23
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX7_DISINT_MSB           23
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX7_DISINT_LSB           23
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX7_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX7_DISINT_DEFAULT       0x00000001U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX6_DISINT_MASK          0x00400000U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX6_DISINT_SHIFT         22
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX6_DISINT_MSB           22
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX6_DISINT_LSB           22
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX6_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX6_DISINT_DEFAULT       0x00000001U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX5_DISINT_MASK          0x00200000U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX5_DISINT_SHIFT         21
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX5_DISINT_MSB           21
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX5_DISINT_LSB           21
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX5_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX5_DISINT_DEFAULT       0x00000001U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX4_DISINT_MASK          0x00100000U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX4_DISINT_SHIFT         20
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX4_DISINT_MSB           20
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX4_DISINT_LSB           20
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX4_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX4_DISINT_DEFAULT       0x00000001U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX3_DISINT_MASK          0x00080000U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX3_DISINT_SHIFT         19
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX3_DISINT_MSB           19
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX3_DISINT_LSB           19
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX3_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX3_DISINT_DEFAULT       0x00000001U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX2_DISINT_MASK          0x00040000U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX2_DISINT_SHIFT         18
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX2_DISINT_MSB           18
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX2_DISINT_LSB           18
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX2_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX2_DISINT_DEFAULT       0x00000001U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX1_DISINT_MASK          0x00020000U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX1_DISINT_SHIFT         17
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX1_DISINT_MSB           17
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX1_DISINT_LSB           17
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX1_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX1_DISINT_DEFAULT       0x00000001U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX0_DISINT_MASK          0x00010000U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX0_DISINT_SHIFT         16
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX0_DISINT_MSB           16
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX0_DISINT_LSB           16
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX0_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_MAILBOX0_DISINT_DEFAULT       0x00000001U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_SRAMB_NXM_ERR_DISINT_MASK     0x00000080U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_SRAMB_NXM_ERR_DISINT_SHIFT    7
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_SRAMB_NXM_ERR_DISINT_MSB      7
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_SRAMB_NXM_ERR_DISINT_LSB      7
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_SRAMB_NXM_ERR_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_SRAMB_NXM_ERR_DISINT_DEFAULT  0x00000001U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_SRAMB_SAT_ERR_DISINT_MASK     0x00000040U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_SRAMB_SAT_ERR_DISINT_SHIFT    6
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_SRAMB_SAT_ERR_DISINT_MSB      6
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_SRAMB_SAT_ERR_DISINT_LSB      6
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_SRAMB_SAT_ERR_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_SRAMB_SAT_ERR_DISINT_DEFAULT  0x00000001U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_SRAMB_PAR_ERR_DISINT_MASK     0x00000030U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_SRAMB_PAR_ERR_DISINT_SHIFT    4
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_SRAMB_PAR_ERR_DISINT_MSB      5
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_SRAMB_PAR_ERR_DISINT_LSB      4
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_SRAMB_PAR_ERR_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_SRAMB_PAR_ERR_DISINT_DEFAULT  0x00000003U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_SRAMA_NXM_ERR_DISINT_MASK     0x00000008U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_SRAMA_NXM_ERR_DISINT_SHIFT    3
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_SRAMA_NXM_ERR_DISINT_MSB      3
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_SRAMA_NXM_ERR_DISINT_LSB      3
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_SRAMA_NXM_ERR_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_SRAMA_NXM_ERR_DISINT_DEFAULT  0x00000001U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_SRAMA_SAT_ERR_DISINT_MASK     0x00000004U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_SRAMA_SAT_ERR_DISINT_SHIFT    2
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_SRAMA_SAT_ERR_DISINT_MSB      2
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_SRAMA_SAT_ERR_DISINT_LSB      2
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_SRAMA_SAT_ERR_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_SRAMA_SAT_ERR_DISINT_DEFAULT  0x00000001U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_SRAMA_PAR_ERR_DISINT_MASK     0x00000003U
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_SRAMA_PAR_ERR_DISINT_SHIFT    0
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_SRAMA_PAR_ERR_DISINT_MSB      1
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_SRAMA_PAR_ERR_DISINT_LSB      0
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_SRAMA_PAR_ERR_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_STATUS_ERR_MASK_SRAMA_PAR_ERR_DISINT_DEFAULT  0x00000003U

/* field level defines for Device: FE  Register: pf_mem_cnt */
#define SAND_HAL_FE_PF_MEM_CNT_SRAMA_NXM_ERR_CNT_MASK                0xff000000U
#define SAND_HAL_FE_PF_MEM_CNT_SRAMA_NXM_ERR_CNT_SHIFT               24
#define SAND_HAL_FE_PF_MEM_CNT_SRAMA_NXM_ERR_CNT_MSB                 31
#define SAND_HAL_FE_PF_MEM_CNT_SRAMA_NXM_ERR_CNT_LSB                 24
#define SAND_HAL_FE_PF_MEM_CNT_SRAMA_NXM_ERR_CNT_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_PF_MEM_CNT_SRAMA_NXM_ERR_CNT_DEFAULT             0x00000000U
#define SAND_HAL_FE_PF_MEM_CNT_SRAMB_NXM_ERR_CNT_MASK                0x00ff0000U
#define SAND_HAL_FE_PF_MEM_CNT_SRAMB_NXM_ERR_CNT_SHIFT               16
#define SAND_HAL_FE_PF_MEM_CNT_SRAMB_NXM_ERR_CNT_MSB                 23
#define SAND_HAL_FE_PF_MEM_CNT_SRAMB_NXM_ERR_CNT_LSB                 16
#define SAND_HAL_FE_PF_MEM_CNT_SRAMB_NXM_ERR_CNT_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_PF_MEM_CNT_SRAMB_NXM_ERR_CNT_DEFAULT             0x00000000U
#define SAND_HAL_FE_PF_MEM_CNT_SRAMA_PAR_ERR_CNT_MASK                0x0000ff00U
#define SAND_HAL_FE_PF_MEM_CNT_SRAMA_PAR_ERR_CNT_SHIFT               8
#define SAND_HAL_FE_PF_MEM_CNT_SRAMA_PAR_ERR_CNT_MSB                 15
#define SAND_HAL_FE_PF_MEM_CNT_SRAMA_PAR_ERR_CNT_LSB                 8
#define SAND_HAL_FE_PF_MEM_CNT_SRAMA_PAR_ERR_CNT_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_PF_MEM_CNT_SRAMA_PAR_ERR_CNT_DEFAULT             0x00000000U
#define SAND_HAL_FE_PF_MEM_CNT_SRAMB_PAR_ERR_CNT_MASK                0x000000ffU
#define SAND_HAL_FE_PF_MEM_CNT_SRAMB_PAR_ERR_CNT_SHIFT               0
#define SAND_HAL_FE_PF_MEM_CNT_SRAMB_PAR_ERR_CNT_MSB                 7
#define SAND_HAL_FE_PF_MEM_CNT_SRAMB_PAR_ERR_CNT_LSB                 0
#define SAND_HAL_FE_PF_MEM_CNT_SRAMB_PAR_ERR_CNT_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_PF_MEM_CNT_SRAMB_PAR_ERR_CNT_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: pf_mema_acc_ctl0 */
#define SAND_HAL_FE_PF_MEMA_ACC_CTL0_PF_MEMA_ACK0_MASK               0x80000000U
#define SAND_HAL_FE_PF_MEMA_ACC_CTL0_PF_MEMA_ACK0_SHIFT              31
#define SAND_HAL_FE_PF_MEMA_ACC_CTL0_PF_MEMA_ACK0_MSB                31
#define SAND_HAL_FE_PF_MEMA_ACC_CTL0_PF_MEMA_ACK0_LSB                31
#define SAND_HAL_FE_PF_MEMA_ACC_CTL0_PF_MEMA_ACK0_TYPE               (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PF_MEMA_ACC_CTL0_PF_MEMA_ACK0_DEFAULT            0x00000000U
#define SAND_HAL_FE_PF_MEMA_ACC_CTL0_PF_MEMA_REQ0_MASK               0x40000000U
#define SAND_HAL_FE_PF_MEMA_ACC_CTL0_PF_MEMA_REQ0_SHIFT              30
#define SAND_HAL_FE_PF_MEMA_ACC_CTL0_PF_MEMA_REQ0_MSB                30
#define SAND_HAL_FE_PF_MEMA_ACC_CTL0_PF_MEMA_REQ0_LSB                30
#define SAND_HAL_FE_PF_MEMA_ACC_CTL0_PF_MEMA_REQ0_TYPE               (SAND_HAL_TYPE_PUNCH)
#define SAND_HAL_FE_PF_MEMA_ACC_CTL0_PF_MEMA_REQ0_DEFAULT            0x00000000U
#define SAND_HAL_FE_PF_MEMA_ACC_CTL0_PF_MEMA_R_W_N0_MASK             0x20000000U
#define SAND_HAL_FE_PF_MEMA_ACC_CTL0_PF_MEMA_R_W_N0_SHIFT            29
#define SAND_HAL_FE_PF_MEMA_ACC_CTL0_PF_MEMA_R_W_N0_MSB              29
#define SAND_HAL_FE_PF_MEMA_ACC_CTL0_PF_MEMA_R_W_N0_LSB              29
#define SAND_HAL_FE_PF_MEMA_ACC_CTL0_PF_MEMA_R_W_N0_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_MEMA_ACC_CTL0_PF_MEMA_R_W_N0_DEFAULT          0x00000000U
#define SAND_HAL_FE_PF_MEMA_ACC_CTL0_PF_MEMA_CLR_ON_RD0_MASK         0x10000000U
#define SAND_HAL_FE_PF_MEMA_ACC_CTL0_PF_MEMA_CLR_ON_RD0_SHIFT        28
#define SAND_HAL_FE_PF_MEMA_ACC_CTL0_PF_MEMA_CLR_ON_RD0_MSB          28
#define SAND_HAL_FE_PF_MEMA_ACC_CTL0_PF_MEMA_CLR_ON_RD0_LSB          28
#define SAND_HAL_FE_PF_MEMA_ACC_CTL0_PF_MEMA_CLR_ON_RD0_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_MEMA_ACC_CTL0_PF_MEMA_CLR_ON_RD0_DEFAULT      0x00000000U
#define SAND_HAL_FE_PF_MEMA_ACC_CTL0_PF_MEMA_ADDR0_MASK              0x001fffffU
#define SAND_HAL_FE_PF_MEMA_ACC_CTL0_PF_MEMA_ADDR0_SHIFT             0
#define SAND_HAL_FE_PF_MEMA_ACC_CTL0_PF_MEMA_ADDR0_MSB               20
#define SAND_HAL_FE_PF_MEMA_ACC_CTL0_PF_MEMA_ADDR0_LSB               0
#define SAND_HAL_FE_PF_MEMA_ACC_CTL0_PF_MEMA_ADDR0_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_MEMA_ACC_CTL0_PF_MEMA_ADDR0_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: pf_mema_acc_data0 */
#define SAND_HAL_FE_PF_MEMA_ACC_DATA0_PF_MEMA_DATA0_MASK             0xffffffffU
#define SAND_HAL_FE_PF_MEMA_ACC_DATA0_PF_MEMA_DATA0_SHIFT            0
#define SAND_HAL_FE_PF_MEMA_ACC_DATA0_PF_MEMA_DATA0_MSB              31
#define SAND_HAL_FE_PF_MEMA_ACC_DATA0_PF_MEMA_DATA0_LSB              0
#define SAND_HAL_FE_PF_MEMA_ACC_DATA0_PF_MEMA_DATA0_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_MEMA_ACC_DATA0_PF_MEMA_DATA0_DEFAULT          0x00000000U

/* field level defines for Device: FE  Register: pf_memb_acc_ctl0 */
#define SAND_HAL_FE_PF_MEMB_ACC_CTL0_PF_MEMB_ACK0_MASK               0x80000000U
#define SAND_HAL_FE_PF_MEMB_ACC_CTL0_PF_MEMB_ACK0_SHIFT              31
#define SAND_HAL_FE_PF_MEMB_ACC_CTL0_PF_MEMB_ACK0_MSB                31
#define SAND_HAL_FE_PF_MEMB_ACC_CTL0_PF_MEMB_ACK0_LSB                31
#define SAND_HAL_FE_PF_MEMB_ACC_CTL0_PF_MEMB_ACK0_TYPE               (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PF_MEMB_ACC_CTL0_PF_MEMB_ACK0_DEFAULT            0x00000000U
#define SAND_HAL_FE_PF_MEMB_ACC_CTL0_PF_MEMB_REQ0_MASK               0x40000000U
#define SAND_HAL_FE_PF_MEMB_ACC_CTL0_PF_MEMB_REQ0_SHIFT              30
#define SAND_HAL_FE_PF_MEMB_ACC_CTL0_PF_MEMB_REQ0_MSB                30
#define SAND_HAL_FE_PF_MEMB_ACC_CTL0_PF_MEMB_REQ0_LSB                30
#define SAND_HAL_FE_PF_MEMB_ACC_CTL0_PF_MEMB_REQ0_TYPE               (SAND_HAL_TYPE_PUNCH)
#define SAND_HAL_FE_PF_MEMB_ACC_CTL0_PF_MEMB_REQ0_DEFAULT            0x00000000U
#define SAND_HAL_FE_PF_MEMB_ACC_CTL0_PF_MEMB_R_W_N0_MASK             0x20000000U
#define SAND_HAL_FE_PF_MEMB_ACC_CTL0_PF_MEMB_R_W_N0_SHIFT            29
#define SAND_HAL_FE_PF_MEMB_ACC_CTL0_PF_MEMB_R_W_N0_MSB              29
#define SAND_HAL_FE_PF_MEMB_ACC_CTL0_PF_MEMB_R_W_N0_LSB              29
#define SAND_HAL_FE_PF_MEMB_ACC_CTL0_PF_MEMB_R_W_N0_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_MEMB_ACC_CTL0_PF_MEMB_R_W_N0_DEFAULT          0x00000000U
#define SAND_HAL_FE_PF_MEMB_ACC_CTL0_PF_MEMB_CLR_ON_RD0_MASK         0x10000000U
#define SAND_HAL_FE_PF_MEMB_ACC_CTL0_PF_MEMB_CLR_ON_RD0_SHIFT        28
#define SAND_HAL_FE_PF_MEMB_ACC_CTL0_PF_MEMB_CLR_ON_RD0_MSB          28
#define SAND_HAL_FE_PF_MEMB_ACC_CTL0_PF_MEMB_CLR_ON_RD0_LSB          28
#define SAND_HAL_FE_PF_MEMB_ACC_CTL0_PF_MEMB_CLR_ON_RD0_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_MEMB_ACC_CTL0_PF_MEMB_CLR_ON_RD0_DEFAULT      0x00000000U
#define SAND_HAL_FE_PF_MEMB_ACC_CTL0_PF_MEMB_ADDR0_MASK              0x001fffffU
#define SAND_HAL_FE_PF_MEMB_ACC_CTL0_PF_MEMB_ADDR0_SHIFT             0
#define SAND_HAL_FE_PF_MEMB_ACC_CTL0_PF_MEMB_ADDR0_MSB               20
#define SAND_HAL_FE_PF_MEMB_ACC_CTL0_PF_MEMB_ADDR0_LSB               0
#define SAND_HAL_FE_PF_MEMB_ACC_CTL0_PF_MEMB_ADDR0_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_MEMB_ACC_CTL0_PF_MEMB_ADDR0_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: pf_memb_acc_data0 */
#define SAND_HAL_FE_PF_MEMB_ACC_DATA0_PF_MEMB_DATA0_MASK             0xffffffffU
#define SAND_HAL_FE_PF_MEMB_ACC_DATA0_PF_MEMB_DATA0_SHIFT            0
#define SAND_HAL_FE_PF_MEMB_ACC_DATA0_PF_MEMB_DATA0_MSB              31
#define SAND_HAL_FE_PF_MEMB_ACC_DATA0_PF_MEMB_DATA0_LSB              0
#define SAND_HAL_FE_PF_MEMB_ACC_DATA0_PF_MEMB_DATA0_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_MEMB_ACC_DATA0_PF_MEMB_DATA0_DEFAULT          0x00000000U

/* field level defines for Device: FE  Register: pf_imem_acc_ctl */
#define SAND_HAL_FE_PF_IMEM_ACC_CTL_PF_IMEM_ACK_MASK                 0x80000000U
#define SAND_HAL_FE_PF_IMEM_ACC_CTL_PF_IMEM_ACK_SHIFT                31
#define SAND_HAL_FE_PF_IMEM_ACC_CTL_PF_IMEM_ACK_MSB                  31
#define SAND_HAL_FE_PF_IMEM_ACC_CTL_PF_IMEM_ACK_LSB                  31
#define SAND_HAL_FE_PF_IMEM_ACC_CTL_PF_IMEM_ACK_TYPE                 (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PF_IMEM_ACC_CTL_PF_IMEM_ACK_DEFAULT              0x00000000U
#define SAND_HAL_FE_PF_IMEM_ACC_CTL_PF_IMEM_REQ_MASK                 0x40000000U
#define SAND_HAL_FE_PF_IMEM_ACC_CTL_PF_IMEM_REQ_SHIFT                30
#define SAND_HAL_FE_PF_IMEM_ACC_CTL_PF_IMEM_REQ_MSB                  30
#define SAND_HAL_FE_PF_IMEM_ACC_CTL_PF_IMEM_REQ_LSB                  30
#define SAND_HAL_FE_PF_IMEM_ACC_CTL_PF_IMEM_REQ_TYPE                 (SAND_HAL_TYPE_PUNCH)
#define SAND_HAL_FE_PF_IMEM_ACC_CTL_PF_IMEM_REQ_DEFAULT              0x00000000U
#define SAND_HAL_FE_PF_IMEM_ACC_CTL_PF_IMEM_R_W_N_MASK               0x20000000U
#define SAND_HAL_FE_PF_IMEM_ACC_CTL_PF_IMEM_R_W_N_SHIFT              29
#define SAND_HAL_FE_PF_IMEM_ACC_CTL_PF_IMEM_R_W_N_MSB                29
#define SAND_HAL_FE_PF_IMEM_ACC_CTL_PF_IMEM_R_W_N_LSB                29
#define SAND_HAL_FE_PF_IMEM_ACC_CTL_PF_IMEM_R_W_N_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_IMEM_ACC_CTL_PF_IMEM_R_W_N_DEFAULT            0x00000000U
#define SAND_HAL_FE_PF_IMEM_ACC_CTL_PF_IMEM_ADDR_MASK                0x000003ffU
#define SAND_HAL_FE_PF_IMEM_ACC_CTL_PF_IMEM_ADDR_SHIFT               0
#define SAND_HAL_FE_PF_IMEM_ACC_CTL_PF_IMEM_ADDR_MSB                 9
#define SAND_HAL_FE_PF_IMEM_ACC_CTL_PF_IMEM_ADDR_LSB                 0
#define SAND_HAL_FE_PF_IMEM_ACC_CTL_PF_IMEM_ADDR_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_IMEM_ACC_CTL_PF_IMEM_ADDR_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: pf_imem_acc_data0 */
#define SAND_HAL_FE_PF_IMEM_ACC_DATA0_PF_IMEM_DATA0_MASK             0xffffffffU
#define SAND_HAL_FE_PF_IMEM_ACC_DATA0_PF_IMEM_DATA0_SHIFT            0
#define SAND_HAL_FE_PF_IMEM_ACC_DATA0_PF_IMEM_DATA0_MSB              31
#define SAND_HAL_FE_PF_IMEM_ACC_DATA0_PF_IMEM_DATA0_LSB              0
#define SAND_HAL_FE_PF_IMEM_ACC_DATA0_PF_IMEM_DATA0_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_IMEM_ACC_DATA0_PF_IMEM_DATA0_DEFAULT          0x00000000U

/* field level defines for Device: FE  Register: pf_imem_acc_data1 */
#define SAND_HAL_FE_PF_IMEM_ACC_DATA1_PF_IMEM_DATA1_MASK             0xffffffffU
#define SAND_HAL_FE_PF_IMEM_ACC_DATA1_PF_IMEM_DATA1_SHIFT            0
#define SAND_HAL_FE_PF_IMEM_ACC_DATA1_PF_IMEM_DATA1_MSB              31
#define SAND_HAL_FE_PF_IMEM_ACC_DATA1_PF_IMEM_DATA1_LSB              0
#define SAND_HAL_FE_PF_IMEM_ACC_DATA1_PF_IMEM_DATA1_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_IMEM_ACC_DATA1_PF_IMEM_DATA1_DEFAULT          0x00000000U

/* field level defines for Device: FE  Register: pf_par_addra */
#define SAND_HAL_FE_PF_PAR_ADDRA_SRAMA_ERROR_ADDR_MASK               0x001fffffU
#define SAND_HAL_FE_PF_PAR_ADDRA_SRAMA_ERROR_ADDR_SHIFT              0
#define SAND_HAL_FE_PF_PAR_ADDRA_SRAMA_ERROR_ADDR_MSB                20
#define SAND_HAL_FE_PF_PAR_ADDRA_SRAMA_ERROR_ADDR_LSB                0
#define SAND_HAL_FE_PF_PAR_ADDRA_SRAMA_ERROR_ADDR_TYPE               (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PF_PAR_ADDRA_SRAMA_ERROR_ADDR_DEFAULT            0x00000000U

/* field level defines for Device: FE  Register: pf_par_dataa */
#define SAND_HAL_FE_PF_PAR_DATAA_SRAMA_ERROR_DATA_MASK               0xffffffffU
#define SAND_HAL_FE_PF_PAR_DATAA_SRAMA_ERROR_DATA_SHIFT              0
#define SAND_HAL_FE_PF_PAR_DATAA_SRAMA_ERROR_DATA_MSB                31
#define SAND_HAL_FE_PF_PAR_DATAA_SRAMA_ERROR_DATA_LSB                0
#define SAND_HAL_FE_PF_PAR_DATAA_SRAMA_ERROR_DATA_TYPE               (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PF_PAR_DATAA_SRAMA_ERROR_DATA_DEFAULT            0x00000000U

/* field level defines for Device: FE  Register: pf_par_addrb */
#define SAND_HAL_FE_PF_PAR_ADDRB_SRAMB_ERROR_ADDR_MASK               0x001fffffU
#define SAND_HAL_FE_PF_PAR_ADDRB_SRAMB_ERROR_ADDR_SHIFT              0
#define SAND_HAL_FE_PF_PAR_ADDRB_SRAMB_ERROR_ADDR_MSB                20
#define SAND_HAL_FE_PF_PAR_ADDRB_SRAMB_ERROR_ADDR_LSB                0
#define SAND_HAL_FE_PF_PAR_ADDRB_SRAMB_ERROR_ADDR_TYPE               (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PF_PAR_ADDRB_SRAMB_ERROR_ADDR_DEFAULT            0x00000000U

/* field level defines for Device: FE  Register: pf_par_datab */
#define SAND_HAL_FE_PF_PAR_DATAB_SRAMB_ERROR_DATA_MASK               0xffffffffU
#define SAND_HAL_FE_PF_PAR_DATAB_SRAMB_ERROR_DATA_SHIFT              0
#define SAND_HAL_FE_PF_PAR_DATAB_SRAMB_ERROR_DATA_MSB                31
#define SAND_HAL_FE_PF_PAR_DATAB_SRAMB_ERROR_DATA_LSB                0
#define SAND_HAL_FE_PF_PAR_DATAB_SRAMB_ERROR_DATA_TYPE               (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_PF_PAR_DATAB_SRAMB_ERROR_DATA_DEFAULT            0x00000000U

/* field level defines for Device: FE  Register: pf_max_phy_addra */
#define SAND_HAL_FE_PF_MAX_PHY_ADDRA_MAX_PHY_ADDRA_MASK              0x001fffffU
#define SAND_HAL_FE_PF_MAX_PHY_ADDRA_MAX_PHY_ADDRA_SHIFT             0
#define SAND_HAL_FE_PF_MAX_PHY_ADDRA_MAX_PHY_ADDRA_MSB               20
#define SAND_HAL_FE_PF_MAX_PHY_ADDRA_MAX_PHY_ADDRA_LSB               0
#define SAND_HAL_FE_PF_MAX_PHY_ADDRA_MAX_PHY_ADDRA_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_MAX_PHY_ADDRA_MAX_PHY_ADDRA_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: pf_max_phy_addrb */
#define SAND_HAL_FE_PF_MAX_PHY_ADDRB_MAX_PHY_ADDRB_MASK              0x001fffffU
#define SAND_HAL_FE_PF_MAX_PHY_ADDRB_MAX_PHY_ADDRB_SHIFT             0
#define SAND_HAL_FE_PF_MAX_PHY_ADDRB_MAX_PHY_ADDRB_MSB               20
#define SAND_HAL_FE_PF_MAX_PHY_ADDRB_MAX_PHY_ADDRB_LSB               0
#define SAND_HAL_FE_PF_MAX_PHY_ADDRB_MAX_PHY_ADDRB_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_MAX_PHY_ADDRB_MAX_PHY_ADDRB_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: pf_intmem_acc_ctl */
#define SAND_HAL_FE_PF_INTMEM_ACC_CTL_PF_INTMEM_ACK_MASK             0x80000000U
#define SAND_HAL_FE_PF_INTMEM_ACC_CTL_PF_INTMEM_ACK_SHIFT            31
#define SAND_HAL_FE_PF_INTMEM_ACC_CTL_PF_INTMEM_ACK_MSB              31
#define SAND_HAL_FE_PF_INTMEM_ACC_CTL_PF_INTMEM_ACK_LSB              31
#define SAND_HAL_FE_PF_INTMEM_ACC_CTL_PF_INTMEM_ACK_TYPE             (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PF_INTMEM_ACC_CTL_PF_INTMEM_ACK_DEFAULT          0x00000000U
#define SAND_HAL_FE_PF_INTMEM_ACC_CTL_PF_INTMEM_REQ_MASK             0x40000000U
#define SAND_HAL_FE_PF_INTMEM_ACC_CTL_PF_INTMEM_REQ_SHIFT            30
#define SAND_HAL_FE_PF_INTMEM_ACC_CTL_PF_INTMEM_REQ_MSB              30
#define SAND_HAL_FE_PF_INTMEM_ACC_CTL_PF_INTMEM_REQ_LSB              30
#define SAND_HAL_FE_PF_INTMEM_ACC_CTL_PF_INTMEM_REQ_TYPE             (SAND_HAL_TYPE_PUNCH)
#define SAND_HAL_FE_PF_INTMEM_ACC_CTL_PF_INTMEM_REQ_DEFAULT          0x00000000U
#define SAND_HAL_FE_PF_INTMEM_ACC_CTL_PF_INTMEM_R_W_N_MASK           0x20000000U
#define SAND_HAL_FE_PF_INTMEM_ACC_CTL_PF_INTMEM_R_W_N_SHIFT          29
#define SAND_HAL_FE_PF_INTMEM_ACC_CTL_PF_INTMEM_R_W_N_MSB            29
#define SAND_HAL_FE_PF_INTMEM_ACC_CTL_PF_INTMEM_R_W_N_LSB            29
#define SAND_HAL_FE_PF_INTMEM_ACC_CTL_PF_INTMEM_R_W_N_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_INTMEM_ACC_CTL_PF_INTMEM_R_W_N_DEFAULT        0x00000000U
#define SAND_HAL_FE_PF_INTMEM_ACC_CTL_PF_INTMEM_ADDR_MASK            0x000007ffU
#define SAND_HAL_FE_PF_INTMEM_ACC_CTL_PF_INTMEM_ADDR_SHIFT           0
#define SAND_HAL_FE_PF_INTMEM_ACC_CTL_PF_INTMEM_ADDR_MSB             10
#define SAND_HAL_FE_PF_INTMEM_ACC_CTL_PF_INTMEM_ADDR_LSB             0
#define SAND_HAL_FE_PF_INTMEM_ACC_CTL_PF_INTMEM_ADDR_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_INTMEM_ACC_CTL_PF_INTMEM_ADDR_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: pf_intmem_acc_data */
#define SAND_HAL_FE_PF_INTMEM_ACC_DATA_PF_INTMEM_DATA_MASK           0xffffffffU
#define SAND_HAL_FE_PF_INTMEM_ACC_DATA_PF_INTMEM_DATA_SHIFT          0
#define SAND_HAL_FE_PF_INTMEM_ACC_DATA_PF_INTMEM_DATA_MSB            31
#define SAND_HAL_FE_PF_INTMEM_ACC_DATA_PF_INTMEM_DATA_LSB            0
#define SAND_HAL_FE_PF_INTMEM_ACC_DATA_PF_INTMEM_DATA_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_INTMEM_ACC_DATA_PF_INTMEM_DATA_DEFAULT        0x00000000U

/* field level defines for Device: FE  Register: pf_port0_sched0 */
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS3_0_MASK       0x3c000000U
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS3_0_SHIFT      26
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS3_0_MSB        29
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS3_0_LSB        26
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS3_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS3_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD3_0_MASK       0x03000000U
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD3_0_SHIFT      24
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD3_0_MSB        25
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD3_0_LSB        24
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD3_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD3_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS2_0_MASK       0x003c0000U
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS2_0_SHIFT      18
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS2_0_MSB        21
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS2_0_LSB        18
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS2_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS2_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD2_0_MASK       0x00030000U
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD2_0_SHIFT      16
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD2_0_MSB        17
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD2_0_LSB        16
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD2_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD2_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS1_0_MASK       0x00003c00U
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS1_0_SHIFT      10
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS1_0_MSB        13
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS1_0_LSB        10
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS1_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS1_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD1_0_MASK       0x00000300U
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD1_0_SHIFT      8
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD1_0_MSB        9
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD1_0_LSB        8
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD1_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD1_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS0_0_MASK       0x0000003cU
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS0_0_SHIFT      2
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS0_0_MSB        5
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS0_0_LSB        2
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS0_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_OFS0_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD0_0_MASK       0x00000003U
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD0_0_SHIFT      0
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD0_0_MSB        1
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD0_0_LSB        0
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD0_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED0_PF_PORT0_SCHED_CMD0_0_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pf_port0_sched1 */
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_OFS3_1_MASK       0x3c000000U
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_OFS3_1_SHIFT      26
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_OFS3_1_MSB        29
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_OFS3_1_LSB        26
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_OFS3_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_OFS3_1_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_CMD3_1_MASK       0x03000000U
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_CMD3_1_SHIFT      24
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_CMD3_1_MSB        25
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_CMD3_1_LSB        24
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_CMD3_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_CMD3_1_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_OFS2_1_MASK       0x003c0000U
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_OFS2_1_SHIFT      18
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_OFS2_1_MSB        21
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_OFS2_1_LSB        18
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_OFS2_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_OFS2_1_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_CMD2_1_MASK       0x00030000U
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_CMD2_1_SHIFT      16
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_CMD2_1_MSB        17
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_CMD2_1_LSB        16
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_CMD2_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_CMD2_1_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_OFS1_1_MASK       0x00003c00U
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_OFS1_1_SHIFT      10
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_OFS1_1_MSB        13
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_OFS1_1_LSB        10
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_OFS1_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_OFS1_1_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_CMD1_1_MASK       0x00000300U
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_CMD1_1_SHIFT      8
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_CMD1_1_MSB        9
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_CMD1_1_LSB        8
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_CMD1_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_CMD1_1_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_OFS0_1_MASK       0x0000003cU
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_OFS0_1_SHIFT      2
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_OFS0_1_MSB        5
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_OFS0_1_LSB        2
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_OFS0_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_OFS0_1_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_CMD0_1_MASK       0x00000003U
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_CMD0_1_SHIFT      0
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_CMD0_1_MSB        1
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_CMD0_1_LSB        0
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_CMD0_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED1_PF_PORT0_SCHED_CMD0_1_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pf_port0_sched2 */
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_OFS3_2_MASK       0x3c000000U
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_OFS3_2_SHIFT      26
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_OFS3_2_MSB        29
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_OFS3_2_LSB        26
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_OFS3_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_OFS3_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_CMD3_2_MASK       0x03000000U
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_CMD3_2_SHIFT      24
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_CMD3_2_MSB        25
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_CMD3_2_LSB        24
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_CMD3_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_CMD3_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_OFS2_2_MASK       0x003c0000U
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_OFS2_2_SHIFT      18
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_OFS2_2_MSB        21
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_OFS2_2_LSB        18
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_OFS2_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_OFS2_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_CMD2_2_MASK       0x00030000U
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_CMD2_2_SHIFT      16
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_CMD2_2_MSB        17
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_CMD2_2_LSB        16
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_CMD2_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_CMD2_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_OFS1_2_MASK       0x00003c00U
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_OFS1_2_SHIFT      10
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_OFS1_2_MSB        13
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_OFS1_2_LSB        10
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_OFS1_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_OFS1_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_CMD1_2_MASK       0x00000300U
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_CMD1_2_SHIFT      8
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_CMD1_2_MSB        9
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_CMD1_2_LSB        8
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_CMD1_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_CMD1_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_OFS0_2_MASK       0x0000003cU
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_OFS0_2_SHIFT      2
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_OFS0_2_MSB        5
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_OFS0_2_LSB        2
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_OFS0_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_OFS0_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_CMD0_2_MASK       0x00000003U
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_CMD0_2_SHIFT      0
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_CMD0_2_MSB        1
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_CMD0_2_LSB        0
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_CMD0_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED2_PF_PORT0_SCHED_CMD0_2_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pf_port0_sched3 */
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_OFS3_3_MASK       0x3c000000U
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_OFS3_3_SHIFT      26
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_OFS3_3_MSB        29
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_OFS3_3_LSB        26
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_OFS3_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_OFS3_3_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_CMD3_3_MASK       0x03000000U
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_CMD3_3_SHIFT      24
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_CMD3_3_MSB        25
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_CMD3_3_LSB        24
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_CMD3_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_CMD3_3_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_OFS2_3_MASK       0x003c0000U
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_OFS2_3_SHIFT      18
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_OFS2_3_MSB        21
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_OFS2_3_LSB        18
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_OFS2_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_OFS2_3_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_CMD2_3_MASK       0x00030000U
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_CMD2_3_SHIFT      16
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_CMD2_3_MSB        17
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_CMD2_3_LSB        16
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_CMD2_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_CMD2_3_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_OFS1_3_MASK       0x00003c00U
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_OFS1_3_SHIFT      10
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_OFS1_3_MSB        13
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_OFS1_3_LSB        10
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_OFS1_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_OFS1_3_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_CMD1_3_MASK       0x00000300U
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_CMD1_3_SHIFT      8
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_CMD1_3_MSB        9
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_CMD1_3_LSB        8
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_CMD1_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_CMD1_3_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_OFS0_3_MASK       0x0000003cU
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_OFS0_3_SHIFT      2
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_OFS0_3_MSB        5
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_OFS0_3_LSB        2
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_OFS0_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_OFS0_3_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_CMD0_3_MASK       0x00000003U
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_CMD0_3_SHIFT      0
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_CMD0_3_MSB        1
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_CMD0_3_LSB        0
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_CMD0_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED3_PF_PORT0_SCHED_CMD0_3_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pf_port0_sched4 */
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_OFS3_4_MASK       0x3c000000U
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_OFS3_4_SHIFT      26
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_OFS3_4_MSB        29
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_OFS3_4_LSB        26
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_OFS3_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_OFS3_4_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_CMD3_4_MASK       0x03000000U
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_CMD3_4_SHIFT      24
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_CMD3_4_MSB        25
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_CMD3_4_LSB        24
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_CMD3_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_CMD3_4_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_OFS2_4_MASK       0x003c0000U
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_OFS2_4_SHIFT      18
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_OFS2_4_MSB        21
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_OFS2_4_LSB        18
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_OFS2_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_OFS2_4_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_CMD2_4_MASK       0x00030000U
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_CMD2_4_SHIFT      16
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_CMD2_4_MSB        17
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_CMD2_4_LSB        16
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_CMD2_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_CMD2_4_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_OFS1_4_MASK       0x00003c00U
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_OFS1_4_SHIFT      10
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_OFS1_4_MSB        13
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_OFS1_4_LSB        10
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_OFS1_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_OFS1_4_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_CMD1_4_MASK       0x00000300U
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_CMD1_4_SHIFT      8
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_CMD1_4_MSB        9
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_CMD1_4_LSB        8
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_CMD1_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_CMD1_4_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_OFS0_4_MASK       0x0000003cU
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_OFS0_4_SHIFT      2
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_OFS0_4_MSB        5
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_OFS0_4_LSB        2
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_OFS0_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_OFS0_4_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_CMD0_4_MASK       0x00000003U
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_CMD0_4_SHIFT      0
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_CMD0_4_MSB        1
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_CMD0_4_LSB        0
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_CMD0_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED4_PF_PORT0_SCHED_CMD0_4_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pf_port0_sched5 */
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_OFS3_5_MASK       0x3c000000U
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_OFS3_5_SHIFT      26
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_OFS3_5_MSB        29
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_OFS3_5_LSB        26
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_OFS3_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_OFS3_5_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_CMD3_5_MASK       0x03000000U
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_CMD3_5_SHIFT      24
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_CMD3_5_MSB        25
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_CMD3_5_LSB        24
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_CMD3_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_CMD3_5_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_OFS2_5_MASK       0x003c0000U
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_OFS2_5_SHIFT      18
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_OFS2_5_MSB        21
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_OFS2_5_LSB        18
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_OFS2_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_OFS2_5_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_CMD2_5_MASK       0x00030000U
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_CMD2_5_SHIFT      16
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_CMD2_5_MSB        17
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_CMD2_5_LSB        16
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_CMD2_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_CMD2_5_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_OFS1_5_MASK       0x00003c00U
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_OFS1_5_SHIFT      10
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_OFS1_5_MSB        13
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_OFS1_5_LSB        10
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_OFS1_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_OFS1_5_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_CMD1_5_MASK       0x00000300U
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_CMD1_5_SHIFT      8
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_CMD1_5_MSB        9
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_CMD1_5_LSB        8
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_CMD1_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_CMD1_5_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_OFS0_5_MASK       0x0000003cU
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_OFS0_5_SHIFT      2
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_OFS0_5_MSB        5
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_OFS0_5_LSB        2
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_OFS0_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_OFS0_5_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_CMD0_5_MASK       0x00000003U
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_CMD0_5_SHIFT      0
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_CMD0_5_MSB        1
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_CMD0_5_LSB        0
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_CMD0_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED5_PF_PORT0_SCHED_CMD0_5_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pf_port0_sched6 */
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_OFS3_6_MASK       0x3c000000U
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_OFS3_6_SHIFT      26
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_OFS3_6_MSB        29
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_OFS3_6_LSB        26
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_OFS3_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_OFS3_6_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_CMD3_6_MASK       0x03000000U
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_CMD3_6_SHIFT      24
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_CMD3_6_MSB        25
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_CMD3_6_LSB        24
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_CMD3_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_CMD3_6_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_OFS2_6_MASK       0x003c0000U
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_OFS2_6_SHIFT      18
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_OFS2_6_MSB        21
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_OFS2_6_LSB        18
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_OFS2_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_OFS2_6_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_CMD2_6_MASK       0x00030000U
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_CMD2_6_SHIFT      16
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_CMD2_6_MSB        17
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_CMD2_6_LSB        16
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_CMD2_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_CMD2_6_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_OFS1_6_MASK       0x00003c00U
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_OFS1_6_SHIFT      10
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_OFS1_6_MSB        13
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_OFS1_6_LSB        10
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_OFS1_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_OFS1_6_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_CMD1_6_MASK       0x00000300U
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_CMD1_6_SHIFT      8
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_CMD1_6_MSB        9
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_CMD1_6_LSB        8
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_CMD1_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_CMD1_6_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_OFS0_6_MASK       0x0000003cU
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_OFS0_6_SHIFT      2
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_OFS0_6_MSB        5
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_OFS0_6_LSB        2
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_OFS0_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_OFS0_6_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_CMD0_6_MASK       0x00000003U
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_CMD0_6_SHIFT      0
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_CMD0_6_MSB        1
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_CMD0_6_LSB        0
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_CMD0_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED6_PF_PORT0_SCHED_CMD0_6_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pf_port0_sched7 */
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_OFS3_7_MASK       0x3c000000U
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_OFS3_7_SHIFT      26
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_OFS3_7_MSB        29
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_OFS3_7_LSB        26
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_OFS3_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_OFS3_7_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_CMD3_7_MASK       0x03000000U
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_CMD3_7_SHIFT      24
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_CMD3_7_MSB        25
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_CMD3_7_LSB        24
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_CMD3_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_CMD3_7_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_OFS2_7_MASK       0x003c0000U
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_OFS2_7_SHIFT      18
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_OFS2_7_MSB        21
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_OFS2_7_LSB        18
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_OFS2_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_OFS2_7_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_CMD2_7_MASK       0x00030000U
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_CMD2_7_SHIFT      16
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_CMD2_7_MSB        17
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_CMD2_7_LSB        16
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_CMD2_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_CMD2_7_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_OFS1_7_MASK       0x00003c00U
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_OFS1_7_SHIFT      10
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_OFS1_7_MSB        13
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_OFS1_7_LSB        10
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_OFS1_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_OFS1_7_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_CMD1_7_MASK       0x00000300U
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_CMD1_7_SHIFT      8
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_CMD1_7_MSB        9
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_CMD1_7_LSB        8
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_CMD1_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_CMD1_7_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_OFS0_7_MASK       0x0000003cU
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_OFS0_7_SHIFT      2
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_OFS0_7_MSB        5
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_OFS0_7_LSB        2
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_OFS0_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_OFS0_7_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_CMD0_7_MASK       0x00000003U
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_CMD0_7_SHIFT      0
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_CMD0_7_MSB        1
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_CMD0_7_LSB        0
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_CMD0_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT0_SCHED7_PF_PORT0_SCHED_CMD0_7_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pf_port1_sched0 */
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS3_0_MASK       0x3c000000U
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS3_0_SHIFT      26
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS3_0_MSB        29
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS3_0_LSB        26
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS3_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS3_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD3_0_MASK       0x03000000U
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD3_0_SHIFT      24
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD3_0_MSB        25
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD3_0_LSB        24
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD3_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD3_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS2_0_MASK       0x003c0000U
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS2_0_SHIFT      18
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS2_0_MSB        21
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS2_0_LSB        18
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS2_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS2_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD2_0_MASK       0x00030000U
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD2_0_SHIFT      16
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD2_0_MSB        17
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD2_0_LSB        16
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD2_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD2_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS1_0_MASK       0x00003c00U
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS1_0_SHIFT      10
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS1_0_MSB        13
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS1_0_LSB        10
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS1_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS1_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD1_0_MASK       0x00000300U
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD1_0_SHIFT      8
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD1_0_MSB        9
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD1_0_LSB        8
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD1_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD1_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS0_0_MASK       0x0000003cU
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS0_0_SHIFT      2
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS0_0_MSB        5
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS0_0_LSB        2
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS0_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_OFS0_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD0_0_MASK       0x00000003U
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD0_0_SHIFT      0
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD0_0_MSB        1
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD0_0_LSB        0
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD0_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED0_PF_PORT1_SCHED_CMD0_0_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pf_port1_sched1 */
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_OFS3_1_MASK       0x3c000000U
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_OFS3_1_SHIFT      26
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_OFS3_1_MSB        29
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_OFS3_1_LSB        26
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_OFS3_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_OFS3_1_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_CMD3_1_MASK       0x03000000U
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_CMD3_1_SHIFT      24
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_CMD3_1_MSB        25
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_CMD3_1_LSB        24
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_CMD3_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_CMD3_1_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_OFS2_1_MASK       0x003c0000U
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_OFS2_1_SHIFT      18
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_OFS2_1_MSB        21
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_OFS2_1_LSB        18
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_OFS2_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_OFS2_1_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_CMD2_1_MASK       0x00030000U
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_CMD2_1_SHIFT      16
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_CMD2_1_MSB        17
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_CMD2_1_LSB        16
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_CMD2_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_CMD2_1_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_OFS1_1_MASK       0x00003c00U
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_OFS1_1_SHIFT      10
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_OFS1_1_MSB        13
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_OFS1_1_LSB        10
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_OFS1_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_OFS1_1_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_CMD1_1_MASK       0x00000300U
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_CMD1_1_SHIFT      8
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_CMD1_1_MSB        9
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_CMD1_1_LSB        8
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_CMD1_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_CMD1_1_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_OFS0_1_MASK       0x0000003cU
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_OFS0_1_SHIFT      2
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_OFS0_1_MSB        5
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_OFS0_1_LSB        2
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_OFS0_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_OFS0_1_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_CMD0_1_MASK       0x00000003U
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_CMD0_1_SHIFT      0
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_CMD0_1_MSB        1
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_CMD0_1_LSB        0
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_CMD0_1_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED1_PF_PORT1_SCHED_CMD0_1_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pf_port1_sched2 */
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_OFS3_2_MASK       0x3c000000U
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_OFS3_2_SHIFT      26
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_OFS3_2_MSB        29
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_OFS3_2_LSB        26
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_OFS3_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_OFS3_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_CMD3_2_MASK       0x03000000U
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_CMD3_2_SHIFT      24
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_CMD3_2_MSB        25
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_CMD3_2_LSB        24
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_CMD3_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_CMD3_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_OFS2_2_MASK       0x003c0000U
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_OFS2_2_SHIFT      18
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_OFS2_2_MSB        21
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_OFS2_2_LSB        18
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_OFS2_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_OFS2_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_CMD2_2_MASK       0x00030000U
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_CMD2_2_SHIFT      16
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_CMD2_2_MSB        17
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_CMD2_2_LSB        16
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_CMD2_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_CMD2_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_OFS1_2_MASK       0x00003c00U
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_OFS1_2_SHIFT      10
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_OFS1_2_MSB        13
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_OFS1_2_LSB        10
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_OFS1_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_OFS1_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_CMD1_2_MASK       0x00000300U
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_CMD1_2_SHIFT      8
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_CMD1_2_MSB        9
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_CMD1_2_LSB        8
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_CMD1_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_CMD1_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_OFS0_2_MASK       0x0000003cU
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_OFS0_2_SHIFT      2
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_OFS0_2_MSB        5
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_OFS0_2_LSB        2
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_OFS0_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_OFS0_2_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_CMD0_2_MASK       0x00000003U
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_CMD0_2_SHIFT      0
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_CMD0_2_MSB        1
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_CMD0_2_LSB        0
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_CMD0_2_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED2_PF_PORT1_SCHED_CMD0_2_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pf_port1_sched3 */
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_OFS3_3_MASK       0x3c000000U
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_OFS3_3_SHIFT      26
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_OFS3_3_MSB        29
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_OFS3_3_LSB        26
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_OFS3_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_OFS3_3_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_CMD3_3_MASK       0x03000000U
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_CMD3_3_SHIFT      24
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_CMD3_3_MSB        25
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_CMD3_3_LSB        24
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_CMD3_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_CMD3_3_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_OFS2_3_MASK       0x003c0000U
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_OFS2_3_SHIFT      18
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_OFS2_3_MSB        21
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_OFS2_3_LSB        18
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_OFS2_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_OFS2_3_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_CMD2_3_MASK       0x00030000U
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_CMD2_3_SHIFT      16
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_CMD2_3_MSB        17
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_CMD2_3_LSB        16
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_CMD2_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_CMD2_3_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_OFS1_3_MASK       0x00003c00U
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_OFS1_3_SHIFT      10
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_OFS1_3_MSB        13
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_OFS1_3_LSB        10
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_OFS1_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_OFS1_3_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_CMD1_3_MASK       0x00000300U
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_CMD1_3_SHIFT      8
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_CMD1_3_MSB        9
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_CMD1_3_LSB        8
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_CMD1_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_CMD1_3_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_OFS0_3_MASK       0x0000003cU
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_OFS0_3_SHIFT      2
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_OFS0_3_MSB        5
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_OFS0_3_LSB        2
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_OFS0_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_OFS0_3_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_CMD0_3_MASK       0x00000003U
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_CMD0_3_SHIFT      0
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_CMD0_3_MSB        1
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_CMD0_3_LSB        0
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_CMD0_3_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED3_PF_PORT1_SCHED_CMD0_3_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pf_port1_sched4 */
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_OFS3_4_MASK       0x3c000000U
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_OFS3_4_SHIFT      26
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_OFS3_4_MSB        29
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_OFS3_4_LSB        26
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_OFS3_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_OFS3_4_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_CMD3_4_MASK       0x03000000U
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_CMD3_4_SHIFT      24
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_CMD3_4_MSB        25
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_CMD3_4_LSB        24
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_CMD3_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_CMD3_4_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_OFS2_4_MASK       0x003c0000U
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_OFS2_4_SHIFT      18
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_OFS2_4_MSB        21
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_OFS2_4_LSB        18
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_OFS2_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_OFS2_4_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_CMD2_4_MASK       0x00030000U
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_CMD2_4_SHIFT      16
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_CMD2_4_MSB        17
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_CMD2_4_LSB        16
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_CMD2_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_CMD2_4_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_OFS1_4_MASK       0x00003c00U
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_OFS1_4_SHIFT      10
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_OFS1_4_MSB        13
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_OFS1_4_LSB        10
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_OFS1_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_OFS1_4_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_CMD1_4_MASK       0x00000300U
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_CMD1_4_SHIFT      8
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_CMD1_4_MSB        9
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_CMD1_4_LSB        8
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_CMD1_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_CMD1_4_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_OFS0_4_MASK       0x0000003cU
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_OFS0_4_SHIFT      2
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_OFS0_4_MSB        5
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_OFS0_4_LSB        2
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_OFS0_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_OFS0_4_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_CMD0_4_MASK       0x00000003U
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_CMD0_4_SHIFT      0
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_CMD0_4_MSB        1
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_CMD0_4_LSB        0
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_CMD0_4_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED4_PF_PORT1_SCHED_CMD0_4_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pf_port1_sched5 */
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_OFS3_5_MASK       0x3c000000U
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_OFS3_5_SHIFT      26
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_OFS3_5_MSB        29
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_OFS3_5_LSB        26
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_OFS3_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_OFS3_5_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_CMD3_5_MASK       0x03000000U
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_CMD3_5_SHIFT      24
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_CMD3_5_MSB        25
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_CMD3_5_LSB        24
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_CMD3_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_CMD3_5_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_OFS2_5_MASK       0x003c0000U
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_OFS2_5_SHIFT      18
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_OFS2_5_MSB        21
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_OFS2_5_LSB        18
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_OFS2_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_OFS2_5_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_CMD2_5_MASK       0x00030000U
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_CMD2_5_SHIFT      16
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_CMD2_5_MSB        17
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_CMD2_5_LSB        16
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_CMD2_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_CMD2_5_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_OFS1_5_MASK       0x00003c00U
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_OFS1_5_SHIFT      10
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_OFS1_5_MSB        13
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_OFS1_5_LSB        10
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_OFS1_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_OFS1_5_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_CMD1_5_MASK       0x00000300U
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_CMD1_5_SHIFT      8
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_CMD1_5_MSB        9
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_CMD1_5_LSB        8
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_CMD1_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_CMD1_5_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_OFS0_5_MASK       0x0000003cU
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_OFS0_5_SHIFT      2
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_OFS0_5_MSB        5
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_OFS0_5_LSB        2
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_OFS0_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_OFS0_5_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_CMD0_5_MASK       0x00000003U
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_CMD0_5_SHIFT      0
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_CMD0_5_MSB        1
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_CMD0_5_LSB        0
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_CMD0_5_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED5_PF_PORT1_SCHED_CMD0_5_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pf_port1_sched6 */
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_OFS3_6_MASK       0x3c000000U
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_OFS3_6_SHIFT      26
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_OFS3_6_MSB        29
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_OFS3_6_LSB        26
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_OFS3_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_OFS3_6_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_CMD3_6_MASK       0x03000000U
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_CMD3_6_SHIFT      24
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_CMD3_6_MSB        25
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_CMD3_6_LSB        24
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_CMD3_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_CMD3_6_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_OFS2_6_MASK       0x003c0000U
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_OFS2_6_SHIFT      18
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_OFS2_6_MSB        21
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_OFS2_6_LSB        18
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_OFS2_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_OFS2_6_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_CMD2_6_MASK       0x00030000U
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_CMD2_6_SHIFT      16
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_CMD2_6_MSB        17
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_CMD2_6_LSB        16
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_CMD2_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_CMD2_6_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_OFS1_6_MASK       0x00003c00U
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_OFS1_6_SHIFT      10
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_OFS1_6_MSB        13
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_OFS1_6_LSB        10
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_OFS1_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_OFS1_6_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_CMD1_6_MASK       0x00000300U
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_CMD1_6_SHIFT      8
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_CMD1_6_MSB        9
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_CMD1_6_LSB        8
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_CMD1_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_CMD1_6_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_OFS0_6_MASK       0x0000003cU
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_OFS0_6_SHIFT      2
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_OFS0_6_MSB        5
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_OFS0_6_LSB        2
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_OFS0_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_OFS0_6_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_CMD0_6_MASK       0x00000003U
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_CMD0_6_SHIFT      0
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_CMD0_6_MSB        1
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_CMD0_6_LSB        0
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_CMD0_6_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED6_PF_PORT1_SCHED_CMD0_6_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pf_port1_sched7 */
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_OFS3_7_MASK       0x3c000000U
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_OFS3_7_SHIFT      26
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_OFS3_7_MSB        29
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_OFS3_7_LSB        26
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_OFS3_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_OFS3_7_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_CMD3_7_MASK       0x03000000U
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_CMD3_7_SHIFT      24
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_CMD3_7_MSB        25
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_CMD3_7_LSB        24
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_CMD3_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_CMD3_7_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_OFS2_7_MASK       0x003c0000U
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_OFS2_7_SHIFT      18
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_OFS2_7_MSB        21
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_OFS2_7_LSB        18
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_OFS2_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_OFS2_7_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_CMD2_7_MASK       0x00030000U
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_CMD2_7_SHIFT      16
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_CMD2_7_MSB        17
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_CMD2_7_LSB        16
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_CMD2_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_CMD2_7_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_OFS1_7_MASK       0x00003c00U
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_OFS1_7_SHIFT      10
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_OFS1_7_MSB        13
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_OFS1_7_LSB        10
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_OFS1_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_OFS1_7_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_CMD1_7_MASK       0x00000300U
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_CMD1_7_SHIFT      8
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_CMD1_7_MSB        9
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_CMD1_7_LSB        8
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_CMD1_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_CMD1_7_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_OFS0_7_MASK       0x0000003cU
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_OFS0_7_SHIFT      2
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_OFS0_7_MSB        5
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_OFS0_7_LSB        2
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_OFS0_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_OFS0_7_DEFAULT    0x00000000U
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_CMD0_7_MASK       0x00000003U
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_CMD0_7_SHIFT      0
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_CMD0_7_MSB        1
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_CMD0_7_LSB        0
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_CMD0_7_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_PORT1_SCHED7_PF_PORT1_SCHED_CMD0_7_DEFAULT    0x00000000U

/* field level defines for Device: FE  Register: pf_mema_acc_ctl1 */
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_PF_MEMA_ACK1_MASK               0x80000000U
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_PF_MEMA_ACK1_SHIFT              31
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_PF_MEMA_ACK1_MSB                31
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_PF_MEMA_ACK1_LSB                31
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_PF_MEMA_ACK1_TYPE               (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_PF_MEMA_ACK1_DEFAULT            0x00000000U
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_PF_MEMA_REQ1_MASK               0x40000000U
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_PF_MEMA_REQ1_SHIFT              30
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_PF_MEMA_REQ1_MSB                30
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_PF_MEMA_REQ1_LSB                30
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_PF_MEMA_REQ1_TYPE               (SAND_HAL_TYPE_PUNCH)
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_PF_MEMA_REQ1_DEFAULT            0x00000000U
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_PF_MEMA_R_W_N1_MASK             0x20000000U
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_PF_MEMA_R_W_N1_SHIFT            29
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_PF_MEMA_R_W_N1_MSB              29
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_PF_MEMA_R_W_N1_LSB              29
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_PF_MEMA_R_W_N1_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_PF_MEMA_R_W_N1_DEFAULT          0x00000000U
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_PF_MEMA_CLR_ON_RD1_MASK         0x10000000U
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_PF_MEMA_CLR_ON_RD1_SHIFT        28
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_PF_MEMA_CLR_ON_RD1_MSB          28
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_PF_MEMA_CLR_ON_RD1_LSB          28
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_PF_MEMA_CLR_ON_RD1_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_PF_MEMA_CLR_ON_RD1_DEFAULT      0x00000000U
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_PF_MEMA_SIZE1_MASK              0x0c000000U
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_PF_MEMA_SIZE1_SHIFT             26
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_PF_MEMA_SIZE1_MSB               27
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_PF_MEMA_SIZE1_LSB               26
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_PF_MEMA_SIZE1_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_PF_MEMA_SIZE1_DEFAULT           0x00000000U
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_PF_MEMA_ADDR1_MASK              0x001fffffU
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_PF_MEMA_ADDR1_SHIFT             0
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_PF_MEMA_ADDR1_MSB               20
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_PF_MEMA_ADDR1_LSB               0
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_PF_MEMA_ADDR1_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_MEMA_ACC_CTL1_PF_MEMA_ADDR1_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: pf_mema_acc_data1 */
#define SAND_HAL_FE_PF_MEMA_ACC_DATA1_PF_MEMA_DATA1_MASK             0xffffffffU
#define SAND_HAL_FE_PF_MEMA_ACC_DATA1_PF_MEMA_DATA1_SHIFT            0
#define SAND_HAL_FE_PF_MEMA_ACC_DATA1_PF_MEMA_DATA1_MSB              31
#define SAND_HAL_FE_PF_MEMA_ACC_DATA1_PF_MEMA_DATA1_LSB              0
#define SAND_HAL_FE_PF_MEMA_ACC_DATA1_PF_MEMA_DATA1_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_MEMA_ACC_DATA1_PF_MEMA_DATA1_DEFAULT          0x00000000U

/* field level defines for Device: FE  Register: pf_memb_acc_ct1l */
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_PF_MEMB_ACK1_MASK               0x80000000U
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_PF_MEMB_ACK1_SHIFT              31
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_PF_MEMB_ACK1_MSB                31
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_PF_MEMB_ACK1_LSB                31
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_PF_MEMB_ACK1_TYPE               (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_PF_MEMB_ACK1_DEFAULT            0x00000000U
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_PF_MEMB_REQ1_MASK               0x40000000U
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_PF_MEMB_REQ1_SHIFT              30
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_PF_MEMB_REQ1_MSB                30
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_PF_MEMB_REQ1_LSB                30
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_PF_MEMB_REQ1_TYPE               (SAND_HAL_TYPE_PUNCH)
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_PF_MEMB_REQ1_DEFAULT            0x00000000U
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_PF_MEMB_R_W_N1_MASK             0x20000000U
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_PF_MEMB_R_W_N1_SHIFT            29
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_PF_MEMB_R_W_N1_MSB              29
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_PF_MEMB_R_W_N1_LSB              29
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_PF_MEMB_R_W_N1_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_PF_MEMB_R_W_N1_DEFAULT          0x00000000U
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_PF_MEMB_CLR_ON_RD1_MASK         0x10000000U
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_PF_MEMB_CLR_ON_RD1_SHIFT        28
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_PF_MEMB_CLR_ON_RD1_MSB          28
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_PF_MEMB_CLR_ON_RD1_LSB          28
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_PF_MEMB_CLR_ON_RD1_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_PF_MEMB_CLR_ON_RD1_DEFAULT      0x00000000U
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_PF_MEMB_SIZE1_MASK              0x0c000000U
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_PF_MEMB_SIZE1_SHIFT             26
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_PF_MEMB_SIZE1_MSB               27
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_PF_MEMB_SIZE1_LSB               26
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_PF_MEMB_SIZE1_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_PF_MEMB_SIZE1_DEFAULT           0x00000000U
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_PF_MEMB_ADDR1_MASK              0x001fffffU
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_PF_MEMB_ADDR1_SHIFT             0
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_PF_MEMB_ADDR1_MSB               20
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_PF_MEMB_ADDR1_LSB               0
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_PF_MEMB_ADDR1_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_MEMB_ACC_CT1L_PF_MEMB_ADDR1_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: pf_memb_acc_data1 */
#define SAND_HAL_FE_PF_MEMB_ACC_DATA1_PF_MEMB_DATA1_MASK             0xffffffffU
#define SAND_HAL_FE_PF_MEMB_ACC_DATA1_PF_MEMB_DATA1_SHIFT            0
#define SAND_HAL_FE_PF_MEMB_ACC_DATA1_PF_MEMB_DATA1_MSB              31
#define SAND_HAL_FE_PF_MEMB_ACC_DATA1_PF_MEMB_DATA1_LSB              0
#define SAND_HAL_FE_PF_MEMB_ACC_DATA1_PF_MEMB_DATA1_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_PF_MEMB_ACC_DATA1_PF_MEMB_DATA1_DEFAULT          0x00000000U

/* field level defines for Device: FE  Register: pf_ipkt_cnt0 */
#define SAND_HAL_FE_PF_IPKT_CNT0_P0_IPKT_CNT_MASK                    0xffffffffU
#define SAND_HAL_FE_PF_IPKT_CNT0_P0_IPKT_CNT_SHIFT                   0
#define SAND_HAL_FE_PF_IPKT_CNT0_P0_IPKT_CNT_MSB                     31
#define SAND_HAL_FE_PF_IPKT_CNT0_P0_IPKT_CNT_LSB                     0
#define SAND_HAL_FE_PF_IPKT_CNT0_P0_IPKT_CNT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_PF_IPKT_CNT0_P0_IPKT_CNT_DEFAULT                 0x00000000U

/* field level defines for Device: FE  Register: pf_ipkt_cnt1 */
#define SAND_HAL_FE_PF_IPKT_CNT1_P1_IPKT_CNT_MASK                    0xffffffffU
#define SAND_HAL_FE_PF_IPKT_CNT1_P1_IPKT_CNT_SHIFT                   0
#define SAND_HAL_FE_PF_IPKT_CNT1_P1_IPKT_CNT_MSB                     31
#define SAND_HAL_FE_PF_IPKT_CNT1_P1_IPKT_CNT_LSB                     0
#define SAND_HAL_FE_PF_IPKT_CNT1_P1_IPKT_CNT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_PF_IPKT_CNT1_P1_IPKT_CNT_DEFAULT                 0x00000000U

/* field level defines for Device: FE  Register: pf_ipkt_cnt2 */
#define SAND_HAL_FE_PF_IPKT_CNT2_P2_IPKT_CNT_MASK                    0xffffffffU
#define SAND_HAL_FE_PF_IPKT_CNT2_P2_IPKT_CNT_SHIFT                   0
#define SAND_HAL_FE_PF_IPKT_CNT2_P2_IPKT_CNT_MSB                     31
#define SAND_HAL_FE_PF_IPKT_CNT2_P2_IPKT_CNT_LSB                     0
#define SAND_HAL_FE_PF_IPKT_CNT2_P2_IPKT_CNT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_PF_IPKT_CNT2_P2_IPKT_CNT_DEFAULT                 0x00000000U

/* field level defines for Device: FE  Register: pf_ipkt_cnt3 */
#define SAND_HAL_FE_PF_IPKT_CNT3_P3_IPKT_CNT_MASK                    0xffffffffU
#define SAND_HAL_FE_PF_IPKT_CNT3_P3_IPKT_CNT_SHIFT                   0
#define SAND_HAL_FE_PF_IPKT_CNT3_P3_IPKT_CNT_MSB                     31
#define SAND_HAL_FE_PF_IPKT_CNT3_P3_IPKT_CNT_LSB                     0
#define SAND_HAL_FE_PF_IPKT_CNT3_P3_IPKT_CNT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_PF_IPKT_CNT3_P3_IPKT_CNT_DEFAULT                 0x00000000U

/* field level defines for Device: FE  Register: pf_ibyte_cnt0 */
#define SAND_HAL_FE_PF_IBYTE_CNT0_P0_IBYTE_CNT_MASK                  0xffffffffU
#define SAND_HAL_FE_PF_IBYTE_CNT0_P0_IBYTE_CNT_SHIFT                 0
#define SAND_HAL_FE_PF_IBYTE_CNT0_P0_IBYTE_CNT_MSB                   31
#define SAND_HAL_FE_PF_IBYTE_CNT0_P0_IBYTE_CNT_LSB                   0
#define SAND_HAL_FE_PF_IBYTE_CNT0_P0_IBYTE_CNT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_PF_IBYTE_CNT0_P0_IBYTE_CNT_DEFAULT               0x00000000U

/* field level defines for Device: FE  Register: pf_ibyte_cnt1 */
#define SAND_HAL_FE_PF_IBYTE_CNT1_P1_IBYTE_CNT_MASK                  0xffffffffU
#define SAND_HAL_FE_PF_IBYTE_CNT1_P1_IBYTE_CNT_SHIFT                 0
#define SAND_HAL_FE_PF_IBYTE_CNT1_P1_IBYTE_CNT_MSB                   31
#define SAND_HAL_FE_PF_IBYTE_CNT1_P1_IBYTE_CNT_LSB                   0
#define SAND_HAL_FE_PF_IBYTE_CNT1_P1_IBYTE_CNT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_PF_IBYTE_CNT1_P1_IBYTE_CNT_DEFAULT               0x00000000U

/* field level defines for Device: FE  Register: pf_ibyte_cnt2 */
#define SAND_HAL_FE_PF_IBYTE_CNT2_P2_IBYTE_CNT_MASK                  0xffffffffU
#define SAND_HAL_FE_PF_IBYTE_CNT2_P2_IBYTE_CNT_SHIFT                 0
#define SAND_HAL_FE_PF_IBYTE_CNT2_P2_IBYTE_CNT_MSB                   31
#define SAND_HAL_FE_PF_IBYTE_CNT2_P2_IBYTE_CNT_LSB                   0
#define SAND_HAL_FE_PF_IBYTE_CNT2_P2_IBYTE_CNT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_PF_IBYTE_CNT2_P2_IBYTE_CNT_DEFAULT               0x00000000U

/* field level defines for Device: FE  Register: pf_ibyte_cnt3 */
#define SAND_HAL_FE_PF_IBYTE_CNT3_P3_IBYTE_CNT_MASK                  0xffffffffU
#define SAND_HAL_FE_PF_IBYTE_CNT3_P3_IBYTE_CNT_SHIFT                 0
#define SAND_HAL_FE_PF_IBYTE_CNT3_P3_IBYTE_CNT_MSB                   31
#define SAND_HAL_FE_PF_IBYTE_CNT3_P3_IBYTE_CNT_LSB                   0
#define SAND_HAL_FE_PF_IBYTE_CNT3_P3_IBYTE_CNT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_PF_IBYTE_CNT3_P3_IBYTE_CNT_DEFAULT               0x00000000U

/* field level defines for Device: FE  Register: dm_config */
#define SAND_HAL_FE_DM_CONFIG_MIRROR_PORT_MASK                       0xffff0000U
#define SAND_HAL_FE_DM_CONFIG_MIRROR_PORT_SHIFT                      16
#define SAND_HAL_FE_DM_CONFIG_MIRROR_PORT_MSB                        31
#define SAND_HAL_FE_DM_CONFIG_MIRROR_PORT_LSB                        16
#define SAND_HAL_FE_DM_CONFIG_MIRROR_PORT_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_DM_CONFIG_MIRROR_PORT_DEFAULT                    0x00000000U
#define SAND_HAL_FE_DM_CONFIG_ADD_MIRROR_HDR_MASK                    0x00000004U
#define SAND_HAL_FE_DM_CONFIG_ADD_MIRROR_HDR_SHIFT                   2
#define SAND_HAL_FE_DM_CONFIG_ADD_MIRROR_HDR_MSB                     2
#define SAND_HAL_FE_DM_CONFIG_ADD_MIRROR_HDR_LSB                     2
#define SAND_HAL_FE_DM_CONFIG_ADD_MIRROR_HDR_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_DM_CONFIG_ADD_MIRROR_HDR_DEFAULT                 0x00000000U
#define SAND_HAL_FE_DM_CONFIG_N2ONE_MASK                             0x00000002U
#define SAND_HAL_FE_DM_CONFIG_N2ONE_SHIFT                            1
#define SAND_HAL_FE_DM_CONFIG_N2ONE_MSB                              1
#define SAND_HAL_FE_DM_CONFIG_N2ONE_LSB                              1
#define SAND_HAL_FE_DM_CONFIG_N2ONE_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_DM_CONFIG_N2ONE_DEFAULT                          0x00000000U
#define SAND_HAL_FE_DM_CONFIG_DM_ENB_MASK                            0x00000001U
#define SAND_HAL_FE_DM_CONFIG_DM_ENB_SHIFT                           0
#define SAND_HAL_FE_DM_CONFIG_DM_ENB_MSB                             0
#define SAND_HAL_FE_DM_CONFIG_DM_ENB_LSB                             0
#define SAND_HAL_FE_DM_CONFIG_DM_ENB_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_DM_CONFIG_DM_ENB_DEFAULT                         0x00000000U

/* field level defines for Device: FE  Register: dm_drop_frm_cnt */
#define SAND_HAL_FE_DM_DROP_FRM_CNT_DM_FRM_DROP_CNT_MASK             0xffffffffU
#define SAND_HAL_FE_DM_DROP_FRM_CNT_DM_FRM_DROP_CNT_SHIFT            0
#define SAND_HAL_FE_DM_DROP_FRM_CNT_DM_FRM_DROP_CNT_MSB              31
#define SAND_HAL_FE_DM_DROP_FRM_CNT_DM_FRM_DROP_CNT_LSB              0
#define SAND_HAL_FE_DM_DROP_FRM_CNT_DM_FRM_DROP_CNT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_DM_DROP_FRM_CNT_DM_FRM_DROP_CNT_DEFAULT          0x00000000U

/* field level defines for Device: FE  Register: dm_mirror1 */
#define SAND_HAL_FE_DM_MIRROR1_MIRROR_RHQ_MASK                       0x0003ffffU
#define SAND_HAL_FE_DM_MIRROR1_MIRROR_RHQ_SHIFT                      0
#define SAND_HAL_FE_DM_MIRROR1_MIRROR_RHQ_MSB                        17
#define SAND_HAL_FE_DM_MIRROR1_MIRROR_RHQ_LSB                        0
#define SAND_HAL_FE_DM_MIRROR1_MIRROR_RHQ_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_DM_MIRROR1_MIRROR_RHQ_DEFAULT                    0x00000000U

/* field level defines for Device: FE  Register: dm_mirror2 */
#define SAND_HAL_FE_DM_MIRROR2_MIRROR_RHIDX_MASK                     0x000fffffU
#define SAND_HAL_FE_DM_MIRROR2_MIRROR_RHIDX_SHIFT                    0
#define SAND_HAL_FE_DM_MIRROR2_MIRROR_RHIDX_MSB                      19
#define SAND_HAL_FE_DM_MIRROR2_MIRROR_RHIDX_LSB                      0
#define SAND_HAL_FE_DM_MIRROR2_MIRROR_RHIDX_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_DM_MIRROR2_MIRROR_RHIDX_DEFAULT                  0x00000000U

/* field level defines for Device: FE  Register: sr_config1 */
#define SAND_HAL_FE_SR_CONFIG1_RX_FORCE_TRAINING_MASK                0x80000000U
#define SAND_HAL_FE_SR_CONFIG1_RX_FORCE_TRAINING_SHIFT               31
#define SAND_HAL_FE_SR_CONFIG1_RX_FORCE_TRAINING_MSB                 31
#define SAND_HAL_FE_SR_CONFIG1_RX_FORCE_TRAINING_LSB                 31
#define SAND_HAL_FE_SR_CONFIG1_RX_FORCE_TRAINING_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_CONFIG1_RX_FORCE_TRAINING_DEFAULT             0x00000000U
#define SAND_HAL_FE_SR_CONFIG1_RX_DIP4_LOS_THRESH_MASK               0x00f00000U
#define SAND_HAL_FE_SR_CONFIG1_RX_DIP4_LOS_THRESH_SHIFT              20
#define SAND_HAL_FE_SR_CONFIG1_RX_DIP4_LOS_THRESH_MSB                23
#define SAND_HAL_FE_SR_CONFIG1_RX_DIP4_LOS_THRESH_LSB                20
#define SAND_HAL_FE_SR_CONFIG1_RX_DIP4_LOS_THRESH_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_CONFIG1_RX_DIP4_LOS_THRESH_DEFAULT            0x00000000U
#define SAND_HAL_FE_SR_CONFIG1_RX_CAL_LEN_MAX_MASK                   0x000f0000U
#define SAND_HAL_FE_SR_CONFIG1_RX_CAL_LEN_MAX_SHIFT                  16
#define SAND_HAL_FE_SR_CONFIG1_RX_CAL_LEN_MAX_MSB                    19
#define SAND_HAL_FE_SR_CONFIG1_RX_CAL_LEN_MAX_LSB                    16
#define SAND_HAL_FE_SR_CONFIG1_RX_CAL_LEN_MAX_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_CONFIG1_RX_CAL_LEN_MAX_DEFAULT                0x0000000fU
#define SAND_HAL_FE_SR_CONFIG1_RX_CAL_LEN_MASK                       0x0000f000U
#define SAND_HAL_FE_SR_CONFIG1_RX_CAL_LEN_SHIFT                      12
#define SAND_HAL_FE_SR_CONFIG1_RX_CAL_LEN_MSB                        15
#define SAND_HAL_FE_SR_CONFIG1_RX_CAL_LEN_LSB                        12
#define SAND_HAL_FE_SR_CONFIG1_RX_CAL_LEN_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_CONFIG1_RX_CAL_LEN_DEFAULT                    0x00000000U
#define SAND_HAL_FE_SR_CONFIG1_RX_CAL_M_MASK                         0x00000ff0U
#define SAND_HAL_FE_SR_CONFIG1_RX_CAL_M_SHIFT                        4
#define SAND_HAL_FE_SR_CONFIG1_RX_CAL_M_MSB                          11
#define SAND_HAL_FE_SR_CONFIG1_RX_CAL_M_LSB                          4
#define SAND_HAL_FE_SR_CONFIG1_RX_CAL_M_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_CONFIG1_RX_CAL_M_DEFAULT                      0x00000000U
#define SAND_HAL_FE_SR_CONFIG1_RX_ENB_TEST_MASK                      0x00000008U
#define SAND_HAL_FE_SR_CONFIG1_RX_ENB_TEST_SHIFT                     3
#define SAND_HAL_FE_SR_CONFIG1_RX_ENB_TEST_MSB                       3
#define SAND_HAL_FE_SR_CONFIG1_RX_ENB_TEST_LSB                       3
#define SAND_HAL_FE_SR_CONFIG1_RX_ENB_TEST_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_CONFIG1_RX_ENB_TEST_DEFAULT                   0x00000000U
#define SAND_HAL_FE_SR_CONFIG1_RX_SET_TEST_MASK                      0x00000004U
#define SAND_HAL_FE_SR_CONFIG1_RX_SET_TEST_SHIFT                     2
#define SAND_HAL_FE_SR_CONFIG1_RX_SET_TEST_MSB                       2
#define SAND_HAL_FE_SR_CONFIG1_RX_SET_TEST_LSB                       2
#define SAND_HAL_FE_SR_CONFIG1_RX_SET_TEST_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_CONFIG1_RX_SET_TEST_DEFAULT                   0x00000000U
#define SAND_HAL_FE_SR_CONFIG1_RX_DROP_TEST_MASK                     0x00000002U
#define SAND_HAL_FE_SR_CONFIG1_RX_DROP_TEST_SHIFT                    1
#define SAND_HAL_FE_SR_CONFIG1_RX_DROP_TEST_MSB                      1
#define SAND_HAL_FE_SR_CONFIG1_RX_DROP_TEST_LSB                      1
#define SAND_HAL_FE_SR_CONFIG1_RX_DROP_TEST_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_CONFIG1_RX_DROP_TEST_DEFAULT                  0x00000000U
#define SAND_HAL_FE_SR_CONFIG1_RX_ENB_MASK                           0x00000001U
#define SAND_HAL_FE_SR_CONFIG1_RX_ENB_SHIFT                          0
#define SAND_HAL_FE_SR_CONFIG1_RX_ENB_MSB                            0
#define SAND_HAL_FE_SR_CONFIG1_RX_ENB_LSB                            0
#define SAND_HAL_FE_SR_CONFIG1_RX_ENB_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_CONFIG1_RX_ENB_DEFAULT                        0x00000000U

/* field level defines for Device: FE  Register: sr_config2 */
#define SAND_HAL_FE_SR_CONFIG2_PC_ENB_MASK                           0x00020000U
#define SAND_HAL_FE_SR_CONFIG2_PC_ENB_SHIFT                          17
#define SAND_HAL_FE_SR_CONFIG2_PC_ENB_MSB                            17
#define SAND_HAL_FE_SR_CONFIG2_PC_ENB_LSB                            17
#define SAND_HAL_FE_SR_CONFIG2_PC_ENB_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_CONFIG2_PC_ENB_DEFAULT                        0x00000000U
#define SAND_HAL_FE_SR_CONFIG2_DISABLE_MSB_ZERO_CHECK_MASK           0x00010000U
#define SAND_HAL_FE_SR_CONFIG2_DISABLE_MSB_ZERO_CHECK_SHIFT          16
#define SAND_HAL_FE_SR_CONFIG2_DISABLE_MSB_ZERO_CHECK_MSB            16
#define SAND_HAL_FE_SR_CONFIG2_DISABLE_MSB_ZERO_CHECK_LSB            16
#define SAND_HAL_FE_SR_CONFIG2_DISABLE_MSB_ZERO_CHECK_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_CONFIG2_DISABLE_MSB_ZERO_CHECK_DEFAULT        0x00000000U
#define SAND_HAL_FE_SR_CONFIG2_RX_ENB_PORT_MASK                      0x0000ffffU
#define SAND_HAL_FE_SR_CONFIG2_RX_ENB_PORT_SHIFT                     0
#define SAND_HAL_FE_SR_CONFIG2_RX_ENB_PORT_MSB                       15
#define SAND_HAL_FE_SR_CONFIG2_RX_ENB_PORT_LSB                       0
#define SAND_HAL_FE_SR_CONFIG2_RX_ENB_PORT_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_CONFIG2_RX_ENB_PORT_DEFAULT                   0x00000000U

/* field level defines for Device: FE  Register: sr_config3 */
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_7_MASK                         0xf0000000U
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_7_SHIFT                        28
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_7_MSB                          31
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_7_LSB                          28
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_7_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_7_DEFAULT                      0x00000000U
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_6_MASK                         0x0f000000U
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_6_SHIFT                        24
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_6_MSB                          27
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_6_LSB                          24
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_6_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_6_DEFAULT                      0x00000000U
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_5_MASK                         0x00f00000U
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_5_SHIFT                        20
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_5_MSB                          23
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_5_LSB                          20
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_5_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_5_DEFAULT                      0x00000000U
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_4_MASK                         0x000f0000U
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_4_SHIFT                        16
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_4_MSB                          19
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_4_LSB                          16
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_4_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_4_DEFAULT                      0x00000000U
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_3_MASK                         0x0000f000U
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_3_SHIFT                        12
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_3_MSB                          15
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_3_LSB                          12
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_3_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_3_DEFAULT                      0x00000000U
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_2_MASK                         0x00000f00U
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_2_SHIFT                        8
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_2_MSB                          11
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_2_LSB                          8
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_2_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_2_DEFAULT                      0x00000000U
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_1_MASK                         0x000000f0U
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_1_SHIFT                        4
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_1_MSB                          7
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_1_LSB                          4
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_1_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_1_DEFAULT                      0x00000000U
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_0_MASK                         0x0000000fU
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_0_SHIFT                        0
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_0_MSB                          3
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_0_LSB                          0
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_0_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_CONFIG3_RX_CAL_0_DEFAULT                      0x00000000U

/* field level defines for Device: FE  Register: sr_config4 */
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_15_MASK                        0xf0000000U
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_15_SHIFT                       28
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_15_MSB                         31
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_15_LSB                         28
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_15_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_15_DEFAULT                     0x00000000U
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_14_MASK                        0x0f000000U
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_14_SHIFT                       24
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_14_MSB                         27
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_14_LSB                         24
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_14_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_14_DEFAULT                     0x00000000U
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_13_MASK                        0x00f00000U
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_13_SHIFT                       20
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_13_MSB                         23
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_13_LSB                         20
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_13_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_13_DEFAULT                     0x00000000U
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_12_MASK                        0x000f0000U
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_12_SHIFT                       16
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_12_MSB                         19
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_12_LSB                         16
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_12_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_12_DEFAULT                     0x00000000U
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_11_MASK                        0x0000f000U
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_11_SHIFT                       12
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_11_MSB                         15
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_11_LSB                         12
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_11_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_11_DEFAULT                     0x00000000U
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_10_MASK                        0x00000f00U
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_10_SHIFT                       8
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_10_MSB                         11
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_10_LSB                         8
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_10_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_10_DEFAULT                     0x00000000U
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_9_MASK                         0x000000f0U
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_9_SHIFT                        4
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_9_MSB                          7
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_9_LSB                          4
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_9_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_9_DEFAULT                      0x00000000U
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_8_MASK                         0x0000000fU
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_8_SHIFT                        0
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_8_MSB                          3
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_8_LSB                          0
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_8_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_CONFIG4_RX_CAL_8_DEFAULT                      0x00000000U

/* field level defines for Device: FE  Register: sr_config5 */
#define SAND_HAL_FE_SR_CONFIG5_ALIGN_DLY_MASK                        0xffffffffU
#define SAND_HAL_FE_SR_CONFIG5_ALIGN_DLY_SHIFT                       0
#define SAND_HAL_FE_SR_CONFIG5_ALIGN_DLY_MSB                         31
#define SAND_HAL_FE_SR_CONFIG5_ALIGN_DLY_LSB                         0
#define SAND_HAL_FE_SR_CONFIG5_ALIGN_DLY_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_CONFIG5_ALIGN_DLY_DEFAULT                     0x00020000U

/* field level defines for Device: FE  Register: sr_p0_frm_size */
#define SAND_HAL_FE_SR_P0_FRM_SIZE_P0_MAX_FRM_SIZE_MASK              0x3fff0000U
#define SAND_HAL_FE_SR_P0_FRM_SIZE_P0_MAX_FRM_SIZE_SHIFT             16
#define SAND_HAL_FE_SR_P0_FRM_SIZE_P0_MAX_FRM_SIZE_MSB               29
#define SAND_HAL_FE_SR_P0_FRM_SIZE_P0_MAX_FRM_SIZE_LSB               16
#define SAND_HAL_FE_SR_P0_FRM_SIZE_P0_MAX_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_P0_FRM_SIZE_P0_MAX_FRM_SIZE_DEFAULT           0x00000000U
#define SAND_HAL_FE_SR_P0_FRM_SIZE_P0_MIN_FRM_SIZE_MASK              0x00003fffU
#define SAND_HAL_FE_SR_P0_FRM_SIZE_P0_MIN_FRM_SIZE_SHIFT             0
#define SAND_HAL_FE_SR_P0_FRM_SIZE_P0_MIN_FRM_SIZE_MSB               13
#define SAND_HAL_FE_SR_P0_FRM_SIZE_P0_MIN_FRM_SIZE_LSB               0
#define SAND_HAL_FE_SR_P0_FRM_SIZE_P0_MIN_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_P0_FRM_SIZE_P0_MIN_FRM_SIZE_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: sr_p1_frm_size */
#define SAND_HAL_FE_SR_P1_FRM_SIZE_P1_MAX_FRM_SIZE_MASK              0x3fff0000U
#define SAND_HAL_FE_SR_P1_FRM_SIZE_P1_MAX_FRM_SIZE_SHIFT             16
#define SAND_HAL_FE_SR_P1_FRM_SIZE_P1_MAX_FRM_SIZE_MSB               29
#define SAND_HAL_FE_SR_P1_FRM_SIZE_P1_MAX_FRM_SIZE_LSB               16
#define SAND_HAL_FE_SR_P1_FRM_SIZE_P1_MAX_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_P1_FRM_SIZE_P1_MAX_FRM_SIZE_DEFAULT           0x00000000U
#define SAND_HAL_FE_SR_P1_FRM_SIZE_P1_MIN_FRM_SIZE_MASK              0x00003fffU
#define SAND_HAL_FE_SR_P1_FRM_SIZE_P1_MIN_FRM_SIZE_SHIFT             0
#define SAND_HAL_FE_SR_P1_FRM_SIZE_P1_MIN_FRM_SIZE_MSB               13
#define SAND_HAL_FE_SR_P1_FRM_SIZE_P1_MIN_FRM_SIZE_LSB               0
#define SAND_HAL_FE_SR_P1_FRM_SIZE_P1_MIN_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_P1_FRM_SIZE_P1_MIN_FRM_SIZE_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: sr_p2_frm_size */
#define SAND_HAL_FE_SR_P2_FRM_SIZE_P2_MAX_FRM_SIZE_MASK              0x3fff0000U
#define SAND_HAL_FE_SR_P2_FRM_SIZE_P2_MAX_FRM_SIZE_SHIFT             16
#define SAND_HAL_FE_SR_P2_FRM_SIZE_P2_MAX_FRM_SIZE_MSB               29
#define SAND_HAL_FE_SR_P2_FRM_SIZE_P2_MAX_FRM_SIZE_LSB               16
#define SAND_HAL_FE_SR_P2_FRM_SIZE_P2_MAX_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_P2_FRM_SIZE_P2_MAX_FRM_SIZE_DEFAULT           0x00000000U
#define SAND_HAL_FE_SR_P2_FRM_SIZE_P2_MIN_FRM_SIZE_MASK              0x00003fffU
#define SAND_HAL_FE_SR_P2_FRM_SIZE_P2_MIN_FRM_SIZE_SHIFT             0
#define SAND_HAL_FE_SR_P2_FRM_SIZE_P2_MIN_FRM_SIZE_MSB               13
#define SAND_HAL_FE_SR_P2_FRM_SIZE_P2_MIN_FRM_SIZE_LSB               0
#define SAND_HAL_FE_SR_P2_FRM_SIZE_P2_MIN_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_P2_FRM_SIZE_P2_MIN_FRM_SIZE_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: sr_p3_frm_size */
#define SAND_HAL_FE_SR_P3_FRM_SIZE_P3_MAX_FRM_SIZE_MASK              0x3fff0000U
#define SAND_HAL_FE_SR_P3_FRM_SIZE_P3_MAX_FRM_SIZE_SHIFT             16
#define SAND_HAL_FE_SR_P3_FRM_SIZE_P3_MAX_FRM_SIZE_MSB               29
#define SAND_HAL_FE_SR_P3_FRM_SIZE_P3_MAX_FRM_SIZE_LSB               16
#define SAND_HAL_FE_SR_P3_FRM_SIZE_P3_MAX_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_P3_FRM_SIZE_P3_MAX_FRM_SIZE_DEFAULT           0x00000000U
#define SAND_HAL_FE_SR_P3_FRM_SIZE_P3_MIN_FRM_SIZE_MASK              0x00003fffU
#define SAND_HAL_FE_SR_P3_FRM_SIZE_P3_MIN_FRM_SIZE_SHIFT             0
#define SAND_HAL_FE_SR_P3_FRM_SIZE_P3_MIN_FRM_SIZE_MSB               13
#define SAND_HAL_FE_SR_P3_FRM_SIZE_P3_MIN_FRM_SIZE_LSB               0
#define SAND_HAL_FE_SR_P3_FRM_SIZE_P3_MIN_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_P3_FRM_SIZE_P3_MIN_FRM_SIZE_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: sr_p4_frm_size */
#define SAND_HAL_FE_SR_P4_FRM_SIZE_P4_MAX_FRM_SIZE_MASK              0x3fff0000U
#define SAND_HAL_FE_SR_P4_FRM_SIZE_P4_MAX_FRM_SIZE_SHIFT             16
#define SAND_HAL_FE_SR_P4_FRM_SIZE_P4_MAX_FRM_SIZE_MSB               29
#define SAND_HAL_FE_SR_P4_FRM_SIZE_P4_MAX_FRM_SIZE_LSB               16
#define SAND_HAL_FE_SR_P4_FRM_SIZE_P4_MAX_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_P4_FRM_SIZE_P4_MAX_FRM_SIZE_DEFAULT           0x00000000U
#define SAND_HAL_FE_SR_P4_FRM_SIZE_P4_MIN_FRM_SIZE_MASK              0x00003fffU
#define SAND_HAL_FE_SR_P4_FRM_SIZE_P4_MIN_FRM_SIZE_SHIFT             0
#define SAND_HAL_FE_SR_P4_FRM_SIZE_P4_MIN_FRM_SIZE_MSB               13
#define SAND_HAL_FE_SR_P4_FRM_SIZE_P4_MIN_FRM_SIZE_LSB               0
#define SAND_HAL_FE_SR_P4_FRM_SIZE_P4_MIN_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_P4_FRM_SIZE_P4_MIN_FRM_SIZE_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: sr_p5_frm_size */
#define SAND_HAL_FE_SR_P5_FRM_SIZE_P5_MAX_FRM_SIZE_MASK              0x3fff0000U
#define SAND_HAL_FE_SR_P5_FRM_SIZE_P5_MAX_FRM_SIZE_SHIFT             16
#define SAND_HAL_FE_SR_P5_FRM_SIZE_P5_MAX_FRM_SIZE_MSB               29
#define SAND_HAL_FE_SR_P5_FRM_SIZE_P5_MAX_FRM_SIZE_LSB               16
#define SAND_HAL_FE_SR_P5_FRM_SIZE_P5_MAX_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_P5_FRM_SIZE_P5_MAX_FRM_SIZE_DEFAULT           0x00000000U
#define SAND_HAL_FE_SR_P5_FRM_SIZE_P5_MIN_FRM_SIZE_MASK              0x00003fffU
#define SAND_HAL_FE_SR_P5_FRM_SIZE_P5_MIN_FRM_SIZE_SHIFT             0
#define SAND_HAL_FE_SR_P5_FRM_SIZE_P5_MIN_FRM_SIZE_MSB               13
#define SAND_HAL_FE_SR_P5_FRM_SIZE_P5_MIN_FRM_SIZE_LSB               0
#define SAND_HAL_FE_SR_P5_FRM_SIZE_P5_MIN_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_P5_FRM_SIZE_P5_MIN_FRM_SIZE_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: sr_p6_frm_size */
#define SAND_HAL_FE_SR_P6_FRM_SIZE_P6_MAX_FRM_SIZE_MASK              0x3fff0000U
#define SAND_HAL_FE_SR_P6_FRM_SIZE_P6_MAX_FRM_SIZE_SHIFT             16
#define SAND_HAL_FE_SR_P6_FRM_SIZE_P6_MAX_FRM_SIZE_MSB               29
#define SAND_HAL_FE_SR_P6_FRM_SIZE_P6_MAX_FRM_SIZE_LSB               16
#define SAND_HAL_FE_SR_P6_FRM_SIZE_P6_MAX_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_P6_FRM_SIZE_P6_MAX_FRM_SIZE_DEFAULT           0x00000000U
#define SAND_HAL_FE_SR_P6_FRM_SIZE_P6_MIN_FRM_SIZE_MASK              0x00003fffU
#define SAND_HAL_FE_SR_P6_FRM_SIZE_P6_MIN_FRM_SIZE_SHIFT             0
#define SAND_HAL_FE_SR_P6_FRM_SIZE_P6_MIN_FRM_SIZE_MSB               13
#define SAND_HAL_FE_SR_P6_FRM_SIZE_P6_MIN_FRM_SIZE_LSB               0
#define SAND_HAL_FE_SR_P6_FRM_SIZE_P6_MIN_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_P6_FRM_SIZE_P6_MIN_FRM_SIZE_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: sr_p7_frm_size */
#define SAND_HAL_FE_SR_P7_FRM_SIZE_P7_MAX_FRM_SIZE_MASK              0x3fff0000U
#define SAND_HAL_FE_SR_P7_FRM_SIZE_P7_MAX_FRM_SIZE_SHIFT             16
#define SAND_HAL_FE_SR_P7_FRM_SIZE_P7_MAX_FRM_SIZE_MSB               29
#define SAND_HAL_FE_SR_P7_FRM_SIZE_P7_MAX_FRM_SIZE_LSB               16
#define SAND_HAL_FE_SR_P7_FRM_SIZE_P7_MAX_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_P7_FRM_SIZE_P7_MAX_FRM_SIZE_DEFAULT           0x00000000U
#define SAND_HAL_FE_SR_P7_FRM_SIZE_P7_MIN_FRM_SIZE_MASK              0x00003fffU
#define SAND_HAL_FE_SR_P7_FRM_SIZE_P7_MIN_FRM_SIZE_SHIFT             0
#define SAND_HAL_FE_SR_P7_FRM_SIZE_P7_MIN_FRM_SIZE_MSB               13
#define SAND_HAL_FE_SR_P7_FRM_SIZE_P7_MIN_FRM_SIZE_LSB               0
#define SAND_HAL_FE_SR_P7_FRM_SIZE_P7_MIN_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_P7_FRM_SIZE_P7_MIN_FRM_SIZE_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: sr_p8_frm_size */
#define SAND_HAL_FE_SR_P8_FRM_SIZE_P8_MAX_FRM_SIZE_MASK              0x3fff0000U
#define SAND_HAL_FE_SR_P8_FRM_SIZE_P8_MAX_FRM_SIZE_SHIFT             16
#define SAND_HAL_FE_SR_P8_FRM_SIZE_P8_MAX_FRM_SIZE_MSB               29
#define SAND_HAL_FE_SR_P8_FRM_SIZE_P8_MAX_FRM_SIZE_LSB               16
#define SAND_HAL_FE_SR_P8_FRM_SIZE_P8_MAX_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_P8_FRM_SIZE_P8_MAX_FRM_SIZE_DEFAULT           0x00000000U
#define SAND_HAL_FE_SR_P8_FRM_SIZE_P8_MIN_FRM_SIZE_MASK              0x00003fffU
#define SAND_HAL_FE_SR_P8_FRM_SIZE_P8_MIN_FRM_SIZE_SHIFT             0
#define SAND_HAL_FE_SR_P8_FRM_SIZE_P8_MIN_FRM_SIZE_MSB               13
#define SAND_HAL_FE_SR_P8_FRM_SIZE_P8_MIN_FRM_SIZE_LSB               0
#define SAND_HAL_FE_SR_P8_FRM_SIZE_P8_MIN_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_P8_FRM_SIZE_P8_MIN_FRM_SIZE_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: sr_p9_frm_size */
#define SAND_HAL_FE_SR_P9_FRM_SIZE_P9_MAX_FRM_SIZE_MASK              0x3fff0000U
#define SAND_HAL_FE_SR_P9_FRM_SIZE_P9_MAX_FRM_SIZE_SHIFT             16
#define SAND_HAL_FE_SR_P9_FRM_SIZE_P9_MAX_FRM_SIZE_MSB               29
#define SAND_HAL_FE_SR_P9_FRM_SIZE_P9_MAX_FRM_SIZE_LSB               16
#define SAND_HAL_FE_SR_P9_FRM_SIZE_P9_MAX_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_P9_FRM_SIZE_P9_MAX_FRM_SIZE_DEFAULT           0x00000000U
#define SAND_HAL_FE_SR_P9_FRM_SIZE_P9_MIN_FRM_SIZE_MASK              0x00003fffU
#define SAND_HAL_FE_SR_P9_FRM_SIZE_P9_MIN_FRM_SIZE_SHIFT             0
#define SAND_HAL_FE_SR_P9_FRM_SIZE_P9_MIN_FRM_SIZE_MSB               13
#define SAND_HAL_FE_SR_P9_FRM_SIZE_P9_MIN_FRM_SIZE_LSB               0
#define SAND_HAL_FE_SR_P9_FRM_SIZE_P9_MIN_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_P9_FRM_SIZE_P9_MIN_FRM_SIZE_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: sr_p10_frm_size */
#define SAND_HAL_FE_SR_P10_FRM_SIZE_P10_MAX_FRM_SIZE_MASK            0x3fff0000U
#define SAND_HAL_FE_SR_P10_FRM_SIZE_P10_MAX_FRM_SIZE_SHIFT           16
#define SAND_HAL_FE_SR_P10_FRM_SIZE_P10_MAX_FRM_SIZE_MSB             29
#define SAND_HAL_FE_SR_P10_FRM_SIZE_P10_MAX_FRM_SIZE_LSB             16
#define SAND_HAL_FE_SR_P10_FRM_SIZE_P10_MAX_FRM_SIZE_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_P10_FRM_SIZE_P10_MAX_FRM_SIZE_DEFAULT         0x00000000U
#define SAND_HAL_FE_SR_P10_FRM_SIZE_P10_MIN_FRM_SIZE_MASK            0x00003fffU
#define SAND_HAL_FE_SR_P10_FRM_SIZE_P10_MIN_FRM_SIZE_SHIFT           0
#define SAND_HAL_FE_SR_P10_FRM_SIZE_P10_MIN_FRM_SIZE_MSB             13
#define SAND_HAL_FE_SR_P10_FRM_SIZE_P10_MIN_FRM_SIZE_LSB             0
#define SAND_HAL_FE_SR_P10_FRM_SIZE_P10_MIN_FRM_SIZE_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_P10_FRM_SIZE_P10_MIN_FRM_SIZE_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: sr_p11_frm_size */
#define SAND_HAL_FE_SR_P11_FRM_SIZE_P11_MAX_FRM_SIZE_MASK            0x3fff0000U
#define SAND_HAL_FE_SR_P11_FRM_SIZE_P11_MAX_FRM_SIZE_SHIFT           16
#define SAND_HAL_FE_SR_P11_FRM_SIZE_P11_MAX_FRM_SIZE_MSB             29
#define SAND_HAL_FE_SR_P11_FRM_SIZE_P11_MAX_FRM_SIZE_LSB             16
#define SAND_HAL_FE_SR_P11_FRM_SIZE_P11_MAX_FRM_SIZE_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_P11_FRM_SIZE_P11_MAX_FRM_SIZE_DEFAULT         0x00000000U
#define SAND_HAL_FE_SR_P11_FRM_SIZE_P11_MIN_FRM_SIZE_MASK            0x00003fffU
#define SAND_HAL_FE_SR_P11_FRM_SIZE_P11_MIN_FRM_SIZE_SHIFT           0
#define SAND_HAL_FE_SR_P11_FRM_SIZE_P11_MIN_FRM_SIZE_MSB             13
#define SAND_HAL_FE_SR_P11_FRM_SIZE_P11_MIN_FRM_SIZE_LSB             0
#define SAND_HAL_FE_SR_P11_FRM_SIZE_P11_MIN_FRM_SIZE_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_P11_FRM_SIZE_P11_MIN_FRM_SIZE_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: sr_p12_frm_size */
#define SAND_HAL_FE_SR_P12_FRM_SIZE_P12_MAX_FRM_SIZE_MASK            0x3fff0000U
#define SAND_HAL_FE_SR_P12_FRM_SIZE_P12_MAX_FRM_SIZE_SHIFT           16
#define SAND_HAL_FE_SR_P12_FRM_SIZE_P12_MAX_FRM_SIZE_MSB             29
#define SAND_HAL_FE_SR_P12_FRM_SIZE_P12_MAX_FRM_SIZE_LSB             16
#define SAND_HAL_FE_SR_P12_FRM_SIZE_P12_MAX_FRM_SIZE_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_P12_FRM_SIZE_P12_MAX_FRM_SIZE_DEFAULT         0x00000000U
#define SAND_HAL_FE_SR_P12_FRM_SIZE_P12_MIN_FRM_SIZE_MASK            0x00003fffU
#define SAND_HAL_FE_SR_P12_FRM_SIZE_P12_MIN_FRM_SIZE_SHIFT           0
#define SAND_HAL_FE_SR_P12_FRM_SIZE_P12_MIN_FRM_SIZE_MSB             13
#define SAND_HAL_FE_SR_P12_FRM_SIZE_P12_MIN_FRM_SIZE_LSB             0
#define SAND_HAL_FE_SR_P12_FRM_SIZE_P12_MIN_FRM_SIZE_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_P12_FRM_SIZE_P12_MIN_FRM_SIZE_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: sr_p13_frm_size */
#define SAND_HAL_FE_SR_P13_FRM_SIZE_P13_MAX_FRM_SIZE_MASK            0x3fff0000U
#define SAND_HAL_FE_SR_P13_FRM_SIZE_P13_MAX_FRM_SIZE_SHIFT           16
#define SAND_HAL_FE_SR_P13_FRM_SIZE_P13_MAX_FRM_SIZE_MSB             29
#define SAND_HAL_FE_SR_P13_FRM_SIZE_P13_MAX_FRM_SIZE_LSB             16
#define SAND_HAL_FE_SR_P13_FRM_SIZE_P13_MAX_FRM_SIZE_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_P13_FRM_SIZE_P13_MAX_FRM_SIZE_DEFAULT         0x00000000U
#define SAND_HAL_FE_SR_P13_FRM_SIZE_P13_MIN_FRM_SIZE_MASK            0x00003fffU
#define SAND_HAL_FE_SR_P13_FRM_SIZE_P13_MIN_FRM_SIZE_SHIFT           0
#define SAND_HAL_FE_SR_P13_FRM_SIZE_P13_MIN_FRM_SIZE_MSB             13
#define SAND_HAL_FE_SR_P13_FRM_SIZE_P13_MIN_FRM_SIZE_LSB             0
#define SAND_HAL_FE_SR_P13_FRM_SIZE_P13_MIN_FRM_SIZE_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_P13_FRM_SIZE_P13_MIN_FRM_SIZE_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: sr_p14_frm_size */
#define SAND_HAL_FE_SR_P14_FRM_SIZE_P14_MAX_FRM_SIZE_MASK            0x3fff0000U
#define SAND_HAL_FE_SR_P14_FRM_SIZE_P14_MAX_FRM_SIZE_SHIFT           16
#define SAND_HAL_FE_SR_P14_FRM_SIZE_P14_MAX_FRM_SIZE_MSB             29
#define SAND_HAL_FE_SR_P14_FRM_SIZE_P14_MAX_FRM_SIZE_LSB             16
#define SAND_HAL_FE_SR_P14_FRM_SIZE_P14_MAX_FRM_SIZE_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_P14_FRM_SIZE_P14_MAX_FRM_SIZE_DEFAULT         0x00000000U
#define SAND_HAL_FE_SR_P14_FRM_SIZE_P14_MIN_FRM_SIZE_MASK            0x00003fffU
#define SAND_HAL_FE_SR_P14_FRM_SIZE_P14_MIN_FRM_SIZE_SHIFT           0
#define SAND_HAL_FE_SR_P14_FRM_SIZE_P14_MIN_FRM_SIZE_MSB             13
#define SAND_HAL_FE_SR_P14_FRM_SIZE_P14_MIN_FRM_SIZE_LSB             0
#define SAND_HAL_FE_SR_P14_FRM_SIZE_P14_MIN_FRM_SIZE_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_P14_FRM_SIZE_P14_MIN_FRM_SIZE_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: sr_p15_frm_size */
#define SAND_HAL_FE_SR_P15_FRM_SIZE_P15_MAX_FRM_SIZE_MASK            0x3fff0000U
#define SAND_HAL_FE_SR_P15_FRM_SIZE_P15_MAX_FRM_SIZE_SHIFT           16
#define SAND_HAL_FE_SR_P15_FRM_SIZE_P15_MAX_FRM_SIZE_MSB             29
#define SAND_HAL_FE_SR_P15_FRM_SIZE_P15_MAX_FRM_SIZE_LSB             16
#define SAND_HAL_FE_SR_P15_FRM_SIZE_P15_MAX_FRM_SIZE_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_P15_FRM_SIZE_P15_MAX_FRM_SIZE_DEFAULT         0x00000000U
#define SAND_HAL_FE_SR_P15_FRM_SIZE_P15_MIN_FRM_SIZE_MASK            0x00003fffU
#define SAND_HAL_FE_SR_P15_FRM_SIZE_P15_MIN_FRM_SIZE_SHIFT           0
#define SAND_HAL_FE_SR_P15_FRM_SIZE_P15_MIN_FRM_SIZE_MSB             13
#define SAND_HAL_FE_SR_P15_FRM_SIZE_P15_MIN_FRM_SIZE_LSB             0
#define SAND_HAL_FE_SR_P15_FRM_SIZE_P15_MIN_FRM_SIZE_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_P15_FRM_SIZE_P15_MIN_FRM_SIZE_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: sr_error1 */
#define SAND_HAL_FE_SR_ERROR1_RX_DROP_MAX_PKT_CNT_MASK               0xf0000000U
#define SAND_HAL_FE_SR_ERROR1_RX_DROP_MAX_PKT_CNT_SHIFT              28
#define SAND_HAL_FE_SR_ERROR1_RX_DROP_MAX_PKT_CNT_MSB                31
#define SAND_HAL_FE_SR_ERROR1_RX_DROP_MAX_PKT_CNT_LSB                28
#define SAND_HAL_FE_SR_ERROR1_RX_DROP_MAX_PKT_CNT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_ERROR1_RX_DROP_MAX_PKT_CNT_DEFAULT            0x00000000U
#define SAND_HAL_FE_SR_ERROR1_RX_DROP_MIN_PKT_CNT_MASK               0x0f000000U
#define SAND_HAL_FE_SR_ERROR1_RX_DROP_MIN_PKT_CNT_SHIFT              24
#define SAND_HAL_FE_SR_ERROR1_RX_DROP_MIN_PKT_CNT_MSB                27
#define SAND_HAL_FE_SR_ERROR1_RX_DROP_MIN_PKT_CNT_LSB                24
#define SAND_HAL_FE_SR_ERROR1_RX_DROP_MIN_PKT_CNT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_ERROR1_RX_DROP_MIN_PKT_CNT_DEFAULT            0x00000000U
#define SAND_HAL_FE_SR_ERROR1_RX_PHY_ERR_MASK                        0x00800000U
#define SAND_HAL_FE_SR_ERROR1_RX_PHY_ERR_SHIFT                       23
#define SAND_HAL_FE_SR_ERROR1_RX_PHY_ERR_MSB                         23
#define SAND_HAL_FE_SR_ERROR1_RX_PHY_ERR_LSB                         23
#define SAND_HAL_FE_SR_ERROR1_RX_PHY_ERR_TYPE                        (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_SR_ERROR1_RX_PHY_ERR_DEFAULT                     0x00000000U
#define SAND_HAL_FE_SR_ERROR1_RX_DIS_PORT_ERR_MASK                   0x00400000U
#define SAND_HAL_FE_SR_ERROR1_RX_DIS_PORT_ERR_SHIFT                  22
#define SAND_HAL_FE_SR_ERROR1_RX_DIS_PORT_ERR_MSB                    22
#define SAND_HAL_FE_SR_ERROR1_RX_DIS_PORT_ERR_LSB                    22
#define SAND_HAL_FE_SR_ERROR1_RX_DIS_PORT_ERR_TYPE                   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_SR_ERROR1_RX_DIS_PORT_ERR_DEFAULT                0x00000000U
#define SAND_HAL_FE_SR_ERROR1_RX_FIFO_OVFL_MASK                      0x00200000U
#define SAND_HAL_FE_SR_ERROR1_RX_FIFO_OVFL_SHIFT                     21
#define SAND_HAL_FE_SR_ERROR1_RX_FIFO_OVFL_MSB                       21
#define SAND_HAL_FE_SR_ERROR1_RX_FIFO_OVFL_LSB                       21
#define SAND_HAL_FE_SR_ERROR1_RX_FIFO_OVFL_TYPE                      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_SR_ERROR1_RX_FIFO_OVFL_DEFAULT                   0x00000000U
#define SAND_HAL_FE_SR_ERROR1_RX_SET_OVFL_MASK                       0x00100000U
#define SAND_HAL_FE_SR_ERROR1_RX_SET_OVFL_SHIFT                      20
#define SAND_HAL_FE_SR_ERROR1_RX_SET_OVFL_MSB                        20
#define SAND_HAL_FE_SR_ERROR1_RX_SET_OVFL_LSB                        20
#define SAND_HAL_FE_SR_ERROR1_RX_SET_OVFL_TYPE                       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_SR_ERROR1_RX_SET_OVFL_DEFAULT                    0x00000000U
#define SAND_HAL_FE_SR_ERROR1_UNEXP_DATA_MASK                        0x00080000U
#define SAND_HAL_FE_SR_ERROR1_UNEXP_DATA_SHIFT                       19
#define SAND_HAL_FE_SR_ERROR1_UNEXP_DATA_MSB                         19
#define SAND_HAL_FE_SR_ERROR1_UNEXP_DATA_LSB                         19
#define SAND_HAL_FE_SR_ERROR1_UNEXP_DATA_TYPE                        (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_SR_ERROR1_UNEXP_DATA_DEFAULT                     0x00000000U
#define SAND_HAL_FE_SR_ERROR1_MISSING_EOP_MASK                       0x00040000U
#define SAND_HAL_FE_SR_ERROR1_MISSING_EOP_SHIFT                      18
#define SAND_HAL_FE_SR_ERROR1_MISSING_EOP_MSB                        18
#define SAND_HAL_FE_SR_ERROR1_MISSING_EOP_LSB                        18
#define SAND_HAL_FE_SR_ERROR1_MISSING_EOP_TYPE                       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_SR_ERROR1_MISSING_EOP_DEFAULT                    0x00000000U
#define SAND_HAL_FE_SR_ERROR1_UNEXP_EOP_MASK                         0x00020000U
#define SAND_HAL_FE_SR_ERROR1_UNEXP_EOP_SHIFT                        17
#define SAND_HAL_FE_SR_ERROR1_UNEXP_EOP_MSB                          17
#define SAND_HAL_FE_SR_ERROR1_UNEXP_EOP_LSB                          17
#define SAND_HAL_FE_SR_ERROR1_UNEXP_EOP_TYPE                         (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_SR_ERROR1_UNEXP_EOP_DEFAULT                      0x00000000U
#define SAND_HAL_FE_SR_ERROR1_INV_BURST_LEN_MASK                     0x00010000U
#define SAND_HAL_FE_SR_ERROR1_INV_BURST_LEN_SHIFT                    16
#define SAND_HAL_FE_SR_ERROR1_INV_BURST_LEN_MSB                      16
#define SAND_HAL_FE_SR_ERROR1_INV_BURST_LEN_LSB                      16
#define SAND_HAL_FE_SR_ERROR1_INV_BURST_LEN_TYPE                     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_SR_ERROR1_INV_BURST_LEN_DEFAULT                  0x00000000U
#define SAND_HAL_FE_SR_ERROR1_RX_SYNC_TRAIN_MASK                     0x00002000U
#define SAND_HAL_FE_SR_ERROR1_RX_SYNC_TRAIN_SHIFT                    13
#define SAND_HAL_FE_SR_ERROR1_RX_SYNC_TRAIN_MSB                      13
#define SAND_HAL_FE_SR_ERROR1_RX_SYNC_TRAIN_LSB                      13
#define SAND_HAL_FE_SR_ERROR1_RX_SYNC_TRAIN_TYPE                     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_SR_ERROR1_RX_SYNC_TRAIN_DEFAULT                  0x00000000U
#define SAND_HAL_FE_SR_ERROR1_INV_CW_MASK                            0x00001000U
#define SAND_HAL_FE_SR_ERROR1_INV_CW_SHIFT                           12
#define SAND_HAL_FE_SR_ERROR1_INV_CW_MSB                             12
#define SAND_HAL_FE_SR_ERROR1_INV_CW_LSB                             12
#define SAND_HAL_FE_SR_ERROR1_INV_CW_TYPE                            (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_SR_ERROR1_INV_CW_DEFAULT                         0x00000000U
#define SAND_HAL_FE_SR_ERROR1_RX_LOS_CNT_MASK                        0x00000f00U
#define SAND_HAL_FE_SR_ERROR1_RX_LOS_CNT_SHIFT                       8
#define SAND_HAL_FE_SR_ERROR1_RX_LOS_CNT_MSB                         11
#define SAND_HAL_FE_SR_ERROR1_RX_LOS_CNT_LSB                         8
#define SAND_HAL_FE_SR_ERROR1_RX_LOS_CNT_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_ERROR1_RX_LOS_CNT_DEFAULT                     0x00000000U
#define SAND_HAL_FE_SR_ERROR1_RX_FRAME_ERR_CNT_MASK                  0x000000f0U
#define SAND_HAL_FE_SR_ERROR1_RX_FRAME_ERR_CNT_SHIFT                 4
#define SAND_HAL_FE_SR_ERROR1_RX_FRAME_ERR_CNT_MSB                   7
#define SAND_HAL_FE_SR_ERROR1_RX_FRAME_ERR_CNT_LSB                   4
#define SAND_HAL_FE_SR_ERROR1_RX_FRAME_ERR_CNT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_ERROR1_RX_FRAME_ERR_CNT_DEFAULT               0x00000000U
#define SAND_HAL_FE_SR_ERROR1_DIP4_ERR_CNT_MASK                      0x0000000fU
#define SAND_HAL_FE_SR_ERROR1_DIP4_ERR_CNT_SHIFT                     0
#define SAND_HAL_FE_SR_ERROR1_DIP4_ERR_CNT_MSB                       3
#define SAND_HAL_FE_SR_ERROR1_DIP4_ERR_CNT_LSB                       0
#define SAND_HAL_FE_SR_ERROR1_DIP4_ERR_CNT_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_ERROR1_DIP4_ERR_CNT_DEFAULT                   0x00000000U

/* field level defines for Device: FE  Register: sr_error1_mask */
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_DROP_MAX_PKT_CNT_DISINT_MASK   0xf0000000U
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_DROP_MAX_PKT_CNT_DISINT_SHIFT  28
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_DROP_MAX_PKT_CNT_DISINT_MSB    31
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_DROP_MAX_PKT_CNT_DISINT_LSB    28
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_DROP_MAX_PKT_CNT_DISINT_TYPE   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_DROP_MAX_PKT_CNT_DISINT_DEFAULT 0x0000000fU
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_DROP_MIN_PKT_CNT_DISINT_MASK   0x0f000000U
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_DROP_MIN_PKT_CNT_DISINT_SHIFT  24
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_DROP_MIN_PKT_CNT_DISINT_MSB    27
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_DROP_MIN_PKT_CNT_DISINT_LSB    24
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_DROP_MIN_PKT_CNT_DISINT_TYPE   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_DROP_MIN_PKT_CNT_DISINT_DEFAULT 0x0000000fU
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_PHY_ERR_DISINT_MASK            0x00800000U
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_PHY_ERR_DISINT_SHIFT           23
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_PHY_ERR_DISINT_MSB             23
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_PHY_ERR_DISINT_LSB             23
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_PHY_ERR_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_PHY_ERR_DISINT_DEFAULT         0x00000001U
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_DIS_PORT_ERR_DISINT_MASK       0x00400000U
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_DIS_PORT_ERR_DISINT_SHIFT      22
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_DIS_PORT_ERR_DISINT_MSB        22
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_DIS_PORT_ERR_DISINT_LSB        22
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_DIS_PORT_ERR_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_DIS_PORT_ERR_DISINT_DEFAULT    0x00000001U
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_FIFO_OVFL_DISINT_MASK          0x00200000U
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_FIFO_OVFL_DISINT_SHIFT         21
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_FIFO_OVFL_DISINT_MSB           21
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_FIFO_OVFL_DISINT_LSB           21
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_FIFO_OVFL_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_FIFO_OVFL_DISINT_DEFAULT       0x00000001U
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_SET_OVFL_DISINT_MASK           0x00100000U
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_SET_OVFL_DISINT_SHIFT          20
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_SET_OVFL_DISINT_MSB            20
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_SET_OVFL_DISINT_LSB            20
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_SET_OVFL_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_SET_OVFL_DISINT_DEFAULT        0x00000001U
#define SAND_HAL_FE_SR_ERROR1_MASK_UNEXP_DATA_DISINT_MASK            0x00080000U
#define SAND_HAL_FE_SR_ERROR1_MASK_UNEXP_DATA_DISINT_SHIFT           19
#define SAND_HAL_FE_SR_ERROR1_MASK_UNEXP_DATA_DISINT_MSB             19
#define SAND_HAL_FE_SR_ERROR1_MASK_UNEXP_DATA_DISINT_LSB             19
#define SAND_HAL_FE_SR_ERROR1_MASK_UNEXP_DATA_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_ERROR1_MASK_UNEXP_DATA_DISINT_DEFAULT         0x00000001U
#define SAND_HAL_FE_SR_ERROR1_MASK_MISSING_EOP_DISINT_MASK           0x00040000U
#define SAND_HAL_FE_SR_ERROR1_MASK_MISSING_EOP_DISINT_SHIFT          18
#define SAND_HAL_FE_SR_ERROR1_MASK_MISSING_EOP_DISINT_MSB            18
#define SAND_HAL_FE_SR_ERROR1_MASK_MISSING_EOP_DISINT_LSB            18
#define SAND_HAL_FE_SR_ERROR1_MASK_MISSING_EOP_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_ERROR1_MASK_MISSING_EOP_DISINT_DEFAULT        0x00000001U
#define SAND_HAL_FE_SR_ERROR1_MASK_UNEXP_EOP_DISINT_MASK             0x00020000U
#define SAND_HAL_FE_SR_ERROR1_MASK_UNEXP_EOP_DISINT_SHIFT            17
#define SAND_HAL_FE_SR_ERROR1_MASK_UNEXP_EOP_DISINT_MSB              17
#define SAND_HAL_FE_SR_ERROR1_MASK_UNEXP_EOP_DISINT_LSB              17
#define SAND_HAL_FE_SR_ERROR1_MASK_UNEXP_EOP_DISINT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_ERROR1_MASK_UNEXP_EOP_DISINT_DEFAULT          0x00000001U
#define SAND_HAL_FE_SR_ERROR1_MASK_INV_BURST_LEN_DISINT_MASK         0x00010000U
#define SAND_HAL_FE_SR_ERROR1_MASK_INV_BURST_LEN_DISINT_SHIFT        16
#define SAND_HAL_FE_SR_ERROR1_MASK_INV_BURST_LEN_DISINT_MSB          16
#define SAND_HAL_FE_SR_ERROR1_MASK_INV_BURST_LEN_DISINT_LSB          16
#define SAND_HAL_FE_SR_ERROR1_MASK_INV_BURST_LEN_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_ERROR1_MASK_INV_BURST_LEN_DISINT_DEFAULT      0x00000001U
#define SAND_HAL_FE_SR_ERROR1_MASK_SPARE_DISINT_MASK                 0x0000c000U
#define SAND_HAL_FE_SR_ERROR1_MASK_SPARE_DISINT_SHIFT                14
#define SAND_HAL_FE_SR_ERROR1_MASK_SPARE_DISINT_MSB                  15
#define SAND_HAL_FE_SR_ERROR1_MASK_SPARE_DISINT_LSB                  14
#define SAND_HAL_FE_SR_ERROR1_MASK_SPARE_DISINT_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_ERROR1_MASK_SPARE_DISINT_DEFAULT              0x00000000U
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_SYNC_TRAIN_DISINT_MASK         0x00002000U
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_SYNC_TRAIN_DISINT_SHIFT        13
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_SYNC_TRAIN_DISINT_MSB          13
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_SYNC_TRAIN_DISINT_LSB          13
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_SYNC_TRAIN_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_SYNC_TRAIN_DISINT_DEFAULT      0x00000001U
#define SAND_HAL_FE_SR_ERROR1_MASK_INV_CW_DISINT_MASK                0x00001000U
#define SAND_HAL_FE_SR_ERROR1_MASK_INV_CW_DISINT_SHIFT               12
#define SAND_HAL_FE_SR_ERROR1_MASK_INV_CW_DISINT_MSB                 12
#define SAND_HAL_FE_SR_ERROR1_MASK_INV_CW_DISINT_LSB                 12
#define SAND_HAL_FE_SR_ERROR1_MASK_INV_CW_DISINT_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_ERROR1_MASK_INV_CW_DISINT_DEFAULT             0x00000001U
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_LOS_CNT_DISINT_MASK            0x00000f00U
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_LOS_CNT_DISINT_SHIFT           8
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_LOS_CNT_DISINT_MSB             11
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_LOS_CNT_DISINT_LSB             8
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_LOS_CNT_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_LOS_CNT_DISINT_DEFAULT         0x0000000fU
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_FRAME_ERR_CNT_DISINT_MASK      0x000000f0U
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_FRAME_ERR_CNT_DISINT_SHIFT     4
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_FRAME_ERR_CNT_DISINT_MSB       7
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_FRAME_ERR_CNT_DISINT_LSB       4
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_FRAME_ERR_CNT_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_ERROR1_MASK_RX_FRAME_ERR_CNT_DISINT_DEFAULT   0x0000000fU
#define SAND_HAL_FE_SR_ERROR1_MASK_DIP4_ERR_CNT_DISINT_MASK          0x0000000fU
#define SAND_HAL_FE_SR_ERROR1_MASK_DIP4_ERR_CNT_DISINT_SHIFT         0
#define SAND_HAL_FE_SR_ERROR1_MASK_DIP4_ERR_CNT_DISINT_MSB           3
#define SAND_HAL_FE_SR_ERROR1_MASK_DIP4_ERR_CNT_DISINT_LSB           0
#define SAND_HAL_FE_SR_ERROR1_MASK_DIP4_ERR_CNT_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_ERROR1_MASK_DIP4_ERR_CNT_DISINT_DEFAULT       0x0000000fU

/* field level defines for Device: FE  Register: sr_status */
#define SAND_HAL_FE_SR_STATUS_LOCKTX_MASK                            0x00000200U
#define SAND_HAL_FE_SR_STATUS_LOCKTX_SHIFT                           9
#define SAND_HAL_FE_SR_STATUS_LOCKTX_MSB                             9
#define SAND_HAL_FE_SR_STATUS_LOCKTX_LSB                             9
#define SAND_HAL_FE_SR_STATUS_LOCKTX_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_STATUS_LOCKTX_DEFAULT                         0x00000000U
#define SAND_HAL_FE_SR_STATUS_LOCKRX_MASK                            0x00000100U
#define SAND_HAL_FE_SR_STATUS_LOCKRX_SHIFT                           8
#define SAND_HAL_FE_SR_STATUS_LOCKRX_MSB                             8
#define SAND_HAL_FE_SR_STATUS_LOCKRX_LSB                             8
#define SAND_HAL_FE_SR_STATUS_LOCKRX_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_STATUS_LOCKRX_DEFAULT                         0x00000000U
#define SAND_HAL_FE_SR_STATUS_ALIGN_CNT_MASK                         0x000000f0U
#define SAND_HAL_FE_SR_STATUS_ALIGN_CNT_SHIFT                        4
#define SAND_HAL_FE_SR_STATUS_ALIGN_CNT_MSB                          7
#define SAND_HAL_FE_SR_STATUS_ALIGN_CNT_LSB                          4
#define SAND_HAL_FE_SR_STATUS_ALIGN_CNT_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_STATUS_ALIGN_CNT_DEFAULT                      0x00000000U
#define SAND_HAL_FE_SR_STATUS_EARLY_SOP_MASK                         0x00000004U
#define SAND_HAL_FE_SR_STATUS_EARLY_SOP_SHIFT                        2
#define SAND_HAL_FE_SR_STATUS_EARLY_SOP_MSB                          2
#define SAND_HAL_FE_SR_STATUS_EARLY_SOP_LSB                          2
#define SAND_HAL_FE_SR_STATUS_EARLY_SOP_TYPE                         (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_SR_STATUS_EARLY_SOP_DEFAULT                      0x00000000U
#define SAND_HAL_FE_SR_STATUS_RX_INSYNC_MASK                         0x00000002U
#define SAND_HAL_FE_SR_STATUS_RX_INSYNC_SHIFT                        1
#define SAND_HAL_FE_SR_STATUS_RX_INSYNC_MSB                          1
#define SAND_HAL_FE_SR_STATUS_RX_INSYNC_LSB                          1
#define SAND_HAL_FE_SR_STATUS_RX_INSYNC_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_STATUS_RX_INSYNC_DEFAULT                      0x00000000U
#define SAND_HAL_FE_SR_STATUS_RX_TRAINED_MASK                        0x00000001U
#define SAND_HAL_FE_SR_STATUS_RX_TRAINED_SHIFT                       0
#define SAND_HAL_FE_SR_STATUS_RX_TRAINED_MSB                         0
#define SAND_HAL_FE_SR_STATUS_RX_TRAINED_LSB                         0
#define SAND_HAL_FE_SR_STATUS_RX_TRAINED_TYPE                        (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_STATUS_RX_TRAINED_DEFAULT                     0x00000000U

/* field level defines for Device: FE  Register: sr_p0_rx_pkt_cnt */
#define SAND_HAL_FE_SR_P0_RX_PKT_CNT_P0_RX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_FE_SR_P0_RX_PKT_CNT_P0_RX_PKT_CNT_SHIFT             0
#define SAND_HAL_FE_SR_P0_RX_PKT_CNT_P0_RX_PKT_CNT_MSB               31
#define SAND_HAL_FE_SR_P0_RX_PKT_CNT_P0_RX_PKT_CNT_LSB               0
#define SAND_HAL_FE_SR_P0_RX_PKT_CNT_P0_RX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_P0_RX_PKT_CNT_P0_RX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: sr_p1_rx_pkt_cnt */
#define SAND_HAL_FE_SR_P1_RX_PKT_CNT_P1_RX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_FE_SR_P1_RX_PKT_CNT_P1_RX_PKT_CNT_SHIFT             0
#define SAND_HAL_FE_SR_P1_RX_PKT_CNT_P1_RX_PKT_CNT_MSB               31
#define SAND_HAL_FE_SR_P1_RX_PKT_CNT_P1_RX_PKT_CNT_LSB               0
#define SAND_HAL_FE_SR_P1_RX_PKT_CNT_P1_RX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_P1_RX_PKT_CNT_P1_RX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: sr_p2_rx_pkt_cnt */
#define SAND_HAL_FE_SR_P2_RX_PKT_CNT_P2_RX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_FE_SR_P2_RX_PKT_CNT_P2_RX_PKT_CNT_SHIFT             0
#define SAND_HAL_FE_SR_P2_RX_PKT_CNT_P2_RX_PKT_CNT_MSB               31
#define SAND_HAL_FE_SR_P2_RX_PKT_CNT_P2_RX_PKT_CNT_LSB               0
#define SAND_HAL_FE_SR_P2_RX_PKT_CNT_P2_RX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_P2_RX_PKT_CNT_P2_RX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: sr_p3_rx_pkt_cnt */
#define SAND_HAL_FE_SR_P3_RX_PKT_CNT_P3_RX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_FE_SR_P3_RX_PKT_CNT_P3_RX_PKT_CNT_SHIFT             0
#define SAND_HAL_FE_SR_P3_RX_PKT_CNT_P3_RX_PKT_CNT_MSB               31
#define SAND_HAL_FE_SR_P3_RX_PKT_CNT_P3_RX_PKT_CNT_LSB               0
#define SAND_HAL_FE_SR_P3_RX_PKT_CNT_P3_RX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_P3_RX_PKT_CNT_P3_RX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: sr_p4_rx_pkt_cnt */
#define SAND_HAL_FE_SR_P4_RX_PKT_CNT_P4_RX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_FE_SR_P4_RX_PKT_CNT_P4_RX_PKT_CNT_SHIFT             0
#define SAND_HAL_FE_SR_P4_RX_PKT_CNT_P4_RX_PKT_CNT_MSB               31
#define SAND_HAL_FE_SR_P4_RX_PKT_CNT_P4_RX_PKT_CNT_LSB               0
#define SAND_HAL_FE_SR_P4_RX_PKT_CNT_P4_RX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_P4_RX_PKT_CNT_P4_RX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: sr_p5_rx_pkt_cnt */
#define SAND_HAL_FE_SR_P5_RX_PKT_CNT_P5_RX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_FE_SR_P5_RX_PKT_CNT_P5_RX_PKT_CNT_SHIFT             0
#define SAND_HAL_FE_SR_P5_RX_PKT_CNT_P5_RX_PKT_CNT_MSB               31
#define SAND_HAL_FE_SR_P5_RX_PKT_CNT_P5_RX_PKT_CNT_LSB               0
#define SAND_HAL_FE_SR_P5_RX_PKT_CNT_P5_RX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_P5_RX_PKT_CNT_P5_RX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: sr_p6_rx_pkt_cnt */
#define SAND_HAL_FE_SR_P6_RX_PKT_CNT_P6_RX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_FE_SR_P6_RX_PKT_CNT_P6_RX_PKT_CNT_SHIFT             0
#define SAND_HAL_FE_SR_P6_RX_PKT_CNT_P6_RX_PKT_CNT_MSB               31
#define SAND_HAL_FE_SR_P6_RX_PKT_CNT_P6_RX_PKT_CNT_LSB               0
#define SAND_HAL_FE_SR_P6_RX_PKT_CNT_P6_RX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_P6_RX_PKT_CNT_P6_RX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: sr_p7_rx_pkt_cnt */
#define SAND_HAL_FE_SR_P7_RX_PKT_CNT_P7_RX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_FE_SR_P7_RX_PKT_CNT_P7_RX_PKT_CNT_SHIFT             0
#define SAND_HAL_FE_SR_P7_RX_PKT_CNT_P7_RX_PKT_CNT_MSB               31
#define SAND_HAL_FE_SR_P7_RX_PKT_CNT_P7_RX_PKT_CNT_LSB               0
#define SAND_HAL_FE_SR_P7_RX_PKT_CNT_P7_RX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_P7_RX_PKT_CNT_P7_RX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: sr_p8_rx_pkt_cnt */
#define SAND_HAL_FE_SR_P8_RX_PKT_CNT_P8_RX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_FE_SR_P8_RX_PKT_CNT_P8_RX_PKT_CNT_SHIFT             0
#define SAND_HAL_FE_SR_P8_RX_PKT_CNT_P8_RX_PKT_CNT_MSB               31
#define SAND_HAL_FE_SR_P8_RX_PKT_CNT_P8_RX_PKT_CNT_LSB               0
#define SAND_HAL_FE_SR_P8_RX_PKT_CNT_P8_RX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_P8_RX_PKT_CNT_P8_RX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: sr_p9_rx_pkt_cnt */
#define SAND_HAL_FE_SR_P9_RX_PKT_CNT_P9_RX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_FE_SR_P9_RX_PKT_CNT_P9_RX_PKT_CNT_SHIFT             0
#define SAND_HAL_FE_SR_P9_RX_PKT_CNT_P9_RX_PKT_CNT_MSB               31
#define SAND_HAL_FE_SR_P9_RX_PKT_CNT_P9_RX_PKT_CNT_LSB               0
#define SAND_HAL_FE_SR_P9_RX_PKT_CNT_P9_RX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_P9_RX_PKT_CNT_P9_RX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: sr_p10_rx_pkt_cnt */
#define SAND_HAL_FE_SR_P10_RX_PKT_CNT_P10_RX_PKT_CNT_MASK            0xffffffffU
#define SAND_HAL_FE_SR_P10_RX_PKT_CNT_P10_RX_PKT_CNT_SHIFT           0
#define SAND_HAL_FE_SR_P10_RX_PKT_CNT_P10_RX_PKT_CNT_MSB             31
#define SAND_HAL_FE_SR_P10_RX_PKT_CNT_P10_RX_PKT_CNT_LSB             0
#define SAND_HAL_FE_SR_P10_RX_PKT_CNT_P10_RX_PKT_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_P10_RX_PKT_CNT_P10_RX_PKT_CNT_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: sr_p11_rx_pkt_cnt */
#define SAND_HAL_FE_SR_P11_RX_PKT_CNT_P11_RX_PKT_CNT_MASK            0xffffffffU
#define SAND_HAL_FE_SR_P11_RX_PKT_CNT_P11_RX_PKT_CNT_SHIFT           0
#define SAND_HAL_FE_SR_P11_RX_PKT_CNT_P11_RX_PKT_CNT_MSB             31
#define SAND_HAL_FE_SR_P11_RX_PKT_CNT_P11_RX_PKT_CNT_LSB             0
#define SAND_HAL_FE_SR_P11_RX_PKT_CNT_P11_RX_PKT_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_P11_RX_PKT_CNT_P11_RX_PKT_CNT_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: sr_p12_rx_pkt_cnt */
#define SAND_HAL_FE_SR_P12_RX_PKT_CNT_P12_RX_PKT_CNT_MASK            0xffffffffU
#define SAND_HAL_FE_SR_P12_RX_PKT_CNT_P12_RX_PKT_CNT_SHIFT           0
#define SAND_HAL_FE_SR_P12_RX_PKT_CNT_P12_RX_PKT_CNT_MSB             31
#define SAND_HAL_FE_SR_P12_RX_PKT_CNT_P12_RX_PKT_CNT_LSB             0
#define SAND_HAL_FE_SR_P12_RX_PKT_CNT_P12_RX_PKT_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_P12_RX_PKT_CNT_P12_RX_PKT_CNT_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: sr_p13_rx_pkt_cnt */
#define SAND_HAL_FE_SR_P13_RX_PKT_CNT_P13_RX_PKT_CNT_MASK            0xffffffffU
#define SAND_HAL_FE_SR_P13_RX_PKT_CNT_P13_RX_PKT_CNT_SHIFT           0
#define SAND_HAL_FE_SR_P13_RX_PKT_CNT_P13_RX_PKT_CNT_MSB             31
#define SAND_HAL_FE_SR_P13_RX_PKT_CNT_P13_RX_PKT_CNT_LSB             0
#define SAND_HAL_FE_SR_P13_RX_PKT_CNT_P13_RX_PKT_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_P13_RX_PKT_CNT_P13_RX_PKT_CNT_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: sr_p14_rx_pkt_cnt */
#define SAND_HAL_FE_SR_P14_RX_PKT_CNT_P14_RX_PKT_CNT_MASK            0xffffffffU
#define SAND_HAL_FE_SR_P14_RX_PKT_CNT_P14_RX_PKT_CNT_SHIFT           0
#define SAND_HAL_FE_SR_P14_RX_PKT_CNT_P14_RX_PKT_CNT_MSB             31
#define SAND_HAL_FE_SR_P14_RX_PKT_CNT_P14_RX_PKT_CNT_LSB             0
#define SAND_HAL_FE_SR_P14_RX_PKT_CNT_P14_RX_PKT_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_P14_RX_PKT_CNT_P14_RX_PKT_CNT_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: sr_p15_rx_pkt_cnt */
#define SAND_HAL_FE_SR_P15_RX_PKT_CNT_P15_RX_PKT_CNT_MASK            0xffffffffU
#define SAND_HAL_FE_SR_P15_RX_PKT_CNT_P15_RX_PKT_CNT_SHIFT           0
#define SAND_HAL_FE_SR_P15_RX_PKT_CNT_P15_RX_PKT_CNT_MSB             31
#define SAND_HAL_FE_SR_P15_RX_PKT_CNT_P15_RX_PKT_CNT_LSB             0
#define SAND_HAL_FE_SR_P15_RX_PKT_CNT_P15_RX_PKT_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_P15_RX_PKT_CNT_P15_RX_PKT_CNT_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: sr_p0_rx_byte_cnt */
#define SAND_HAL_FE_SR_P0_RX_BYTE_CNT_P0_RX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_FE_SR_P0_RX_BYTE_CNT_P0_RX_BYTE_CNT_SHIFT           0
#define SAND_HAL_FE_SR_P0_RX_BYTE_CNT_P0_RX_BYTE_CNT_MSB             31
#define SAND_HAL_FE_SR_P0_RX_BYTE_CNT_P0_RX_BYTE_CNT_LSB             0
#define SAND_HAL_FE_SR_P0_RX_BYTE_CNT_P0_RX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_P0_RX_BYTE_CNT_P0_RX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: sr_p1_rx_byte_cnt */
#define SAND_HAL_FE_SR_P1_RX_BYTE_CNT_P1_RX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_FE_SR_P1_RX_BYTE_CNT_P1_RX_BYTE_CNT_SHIFT           0
#define SAND_HAL_FE_SR_P1_RX_BYTE_CNT_P1_RX_BYTE_CNT_MSB             31
#define SAND_HAL_FE_SR_P1_RX_BYTE_CNT_P1_RX_BYTE_CNT_LSB             0
#define SAND_HAL_FE_SR_P1_RX_BYTE_CNT_P1_RX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_P1_RX_BYTE_CNT_P1_RX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: sr_p2_rx_byte_cnt */
#define SAND_HAL_FE_SR_P2_RX_BYTE_CNT_P2_RX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_FE_SR_P2_RX_BYTE_CNT_P2_RX_BYTE_CNT_SHIFT           0
#define SAND_HAL_FE_SR_P2_RX_BYTE_CNT_P2_RX_BYTE_CNT_MSB             31
#define SAND_HAL_FE_SR_P2_RX_BYTE_CNT_P2_RX_BYTE_CNT_LSB             0
#define SAND_HAL_FE_SR_P2_RX_BYTE_CNT_P2_RX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_P2_RX_BYTE_CNT_P2_RX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: sr_p3_rx_byte_cnt */
#define SAND_HAL_FE_SR_P3_RX_BYTE_CNT_P3_RX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_FE_SR_P3_RX_BYTE_CNT_P3_RX_BYTE_CNT_SHIFT           0
#define SAND_HAL_FE_SR_P3_RX_BYTE_CNT_P3_RX_BYTE_CNT_MSB             31
#define SAND_HAL_FE_SR_P3_RX_BYTE_CNT_P3_RX_BYTE_CNT_LSB             0
#define SAND_HAL_FE_SR_P3_RX_BYTE_CNT_P3_RX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_P3_RX_BYTE_CNT_P3_RX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: sr_p4_rx_byte_cnt */
#define SAND_HAL_FE_SR_P4_RX_BYTE_CNT_P4_RX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_FE_SR_P4_RX_BYTE_CNT_P4_RX_BYTE_CNT_SHIFT           0
#define SAND_HAL_FE_SR_P4_RX_BYTE_CNT_P4_RX_BYTE_CNT_MSB             31
#define SAND_HAL_FE_SR_P4_RX_BYTE_CNT_P4_RX_BYTE_CNT_LSB             0
#define SAND_HAL_FE_SR_P4_RX_BYTE_CNT_P4_RX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_P4_RX_BYTE_CNT_P4_RX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: sr_p5_rx_byte_cnt */
#define SAND_HAL_FE_SR_P5_RX_BYTE_CNT_P5_RX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_FE_SR_P5_RX_BYTE_CNT_P5_RX_BYTE_CNT_SHIFT           0
#define SAND_HAL_FE_SR_P5_RX_BYTE_CNT_P5_RX_BYTE_CNT_MSB             31
#define SAND_HAL_FE_SR_P5_RX_BYTE_CNT_P5_RX_BYTE_CNT_LSB             0
#define SAND_HAL_FE_SR_P5_RX_BYTE_CNT_P5_RX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_P5_RX_BYTE_CNT_P5_RX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: sr_p6_rx_byte_cnt */
#define SAND_HAL_FE_SR_P6_RX_BYTE_CNT_P6_RX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_FE_SR_P6_RX_BYTE_CNT_P6_RX_BYTE_CNT_SHIFT           0
#define SAND_HAL_FE_SR_P6_RX_BYTE_CNT_P6_RX_BYTE_CNT_MSB             31
#define SAND_HAL_FE_SR_P6_RX_BYTE_CNT_P6_RX_BYTE_CNT_LSB             0
#define SAND_HAL_FE_SR_P6_RX_BYTE_CNT_P6_RX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_P6_RX_BYTE_CNT_P6_RX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: sr_p7_rx_byte_cnt */
#define SAND_HAL_FE_SR_P7_RX_BYTE_CNT_P7_RX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_FE_SR_P7_RX_BYTE_CNT_P7_RX_BYTE_CNT_SHIFT           0
#define SAND_HAL_FE_SR_P7_RX_BYTE_CNT_P7_RX_BYTE_CNT_MSB             31
#define SAND_HAL_FE_SR_P7_RX_BYTE_CNT_P7_RX_BYTE_CNT_LSB             0
#define SAND_HAL_FE_SR_P7_RX_BYTE_CNT_P7_RX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_P7_RX_BYTE_CNT_P7_RX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: sr_p8_rx_byte_cnt */
#define SAND_HAL_FE_SR_P8_RX_BYTE_CNT_P8_RX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_FE_SR_P8_RX_BYTE_CNT_P8_RX_BYTE_CNT_SHIFT           0
#define SAND_HAL_FE_SR_P8_RX_BYTE_CNT_P8_RX_BYTE_CNT_MSB             31
#define SAND_HAL_FE_SR_P8_RX_BYTE_CNT_P8_RX_BYTE_CNT_LSB             0
#define SAND_HAL_FE_SR_P8_RX_BYTE_CNT_P8_RX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_P8_RX_BYTE_CNT_P8_RX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: sr_p9_rx_byte_cnt */
#define SAND_HAL_FE_SR_P9_RX_BYTE_CNT_P9_RX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_FE_SR_P9_RX_BYTE_CNT_P9_RX_BYTE_CNT_SHIFT           0
#define SAND_HAL_FE_SR_P9_RX_BYTE_CNT_P9_RX_BYTE_CNT_MSB             31
#define SAND_HAL_FE_SR_P9_RX_BYTE_CNT_P9_RX_BYTE_CNT_LSB             0
#define SAND_HAL_FE_SR_P9_RX_BYTE_CNT_P9_RX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_P9_RX_BYTE_CNT_P9_RX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: sr_p10_rx_byte_cnt */
#define SAND_HAL_FE_SR_P10_RX_BYTE_CNT_P10_RX_BYTE_CNT_MASK          0xffffffffU
#define SAND_HAL_FE_SR_P10_RX_BYTE_CNT_P10_RX_BYTE_CNT_SHIFT         0
#define SAND_HAL_FE_SR_P10_RX_BYTE_CNT_P10_RX_BYTE_CNT_MSB           31
#define SAND_HAL_FE_SR_P10_RX_BYTE_CNT_P10_RX_BYTE_CNT_LSB           0
#define SAND_HAL_FE_SR_P10_RX_BYTE_CNT_P10_RX_BYTE_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_P10_RX_BYTE_CNT_P10_RX_BYTE_CNT_DEFAULT       0x00000000U

/* field level defines for Device: FE  Register: sr_p11_rx_byte_cnt */
#define SAND_HAL_FE_SR_P11_RX_BYTE_CNT_P11_RX_BYTE_CNT_MASK          0xffffffffU
#define SAND_HAL_FE_SR_P11_RX_BYTE_CNT_P11_RX_BYTE_CNT_SHIFT         0
#define SAND_HAL_FE_SR_P11_RX_BYTE_CNT_P11_RX_BYTE_CNT_MSB           31
#define SAND_HAL_FE_SR_P11_RX_BYTE_CNT_P11_RX_BYTE_CNT_LSB           0
#define SAND_HAL_FE_SR_P11_RX_BYTE_CNT_P11_RX_BYTE_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_P11_RX_BYTE_CNT_P11_RX_BYTE_CNT_DEFAULT       0x00000000U

/* field level defines for Device: FE  Register: sr_p12_rx_byte_cnt */
#define SAND_HAL_FE_SR_P12_RX_BYTE_CNT_P12_RX_BYTE_CNT_MASK          0xffffffffU
#define SAND_HAL_FE_SR_P12_RX_BYTE_CNT_P12_RX_BYTE_CNT_SHIFT         0
#define SAND_HAL_FE_SR_P12_RX_BYTE_CNT_P12_RX_BYTE_CNT_MSB           31
#define SAND_HAL_FE_SR_P12_RX_BYTE_CNT_P12_RX_BYTE_CNT_LSB           0
#define SAND_HAL_FE_SR_P12_RX_BYTE_CNT_P12_RX_BYTE_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_P12_RX_BYTE_CNT_P12_RX_BYTE_CNT_DEFAULT       0x00000000U

/* field level defines for Device: FE  Register: sr_p13_rx_byte_cnt */
#define SAND_HAL_FE_SR_P13_RX_BYTE_CNT_P13_RX_BYTE_CNT_MASK          0xffffffffU
#define SAND_HAL_FE_SR_P13_RX_BYTE_CNT_P13_RX_BYTE_CNT_SHIFT         0
#define SAND_HAL_FE_SR_P13_RX_BYTE_CNT_P13_RX_BYTE_CNT_MSB           31
#define SAND_HAL_FE_SR_P13_RX_BYTE_CNT_P13_RX_BYTE_CNT_LSB           0
#define SAND_HAL_FE_SR_P13_RX_BYTE_CNT_P13_RX_BYTE_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_P13_RX_BYTE_CNT_P13_RX_BYTE_CNT_DEFAULT       0x00000000U

/* field level defines for Device: FE  Register: sr_p14_rx_byte_cnt */
#define SAND_HAL_FE_SR_P14_RX_BYTE_CNT_P14_RX_BYTE_CNT_MASK          0xffffffffU
#define SAND_HAL_FE_SR_P14_RX_BYTE_CNT_P14_RX_BYTE_CNT_SHIFT         0
#define SAND_HAL_FE_SR_P14_RX_BYTE_CNT_P14_RX_BYTE_CNT_MSB           31
#define SAND_HAL_FE_SR_P14_RX_BYTE_CNT_P14_RX_BYTE_CNT_LSB           0
#define SAND_HAL_FE_SR_P14_RX_BYTE_CNT_P14_RX_BYTE_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_P14_RX_BYTE_CNT_P14_RX_BYTE_CNT_DEFAULT       0x00000000U

/* field level defines for Device: FE  Register: sr_p15_rx_byte_cnt */
#define SAND_HAL_FE_SR_P15_RX_BYTE_CNT_P15_RX_BYTE_CNT_MASK          0xffffffffU
#define SAND_HAL_FE_SR_P15_RX_BYTE_CNT_P15_RX_BYTE_CNT_SHIFT         0
#define SAND_HAL_FE_SR_P15_RX_BYTE_CNT_P15_RX_BYTE_CNT_MSB           31
#define SAND_HAL_FE_SR_P15_RX_BYTE_CNT_P15_RX_BYTE_CNT_LSB           0
#define SAND_HAL_FE_SR_P15_RX_BYTE_CNT_P15_RX_BYTE_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_P15_RX_BYTE_CNT_P15_RX_BYTE_CNT_DEFAULT       0x00000000U

/* field level defines for Device: FE  Register: sr_rx_test_pkt_cnt */
#define SAND_HAL_FE_SR_RX_TEST_PKT_CNT_RX_TEST_PKT_CNT_MASK          0x0000ffffU
#define SAND_HAL_FE_SR_RX_TEST_PKT_CNT_RX_TEST_PKT_CNT_SHIFT         0
#define SAND_HAL_FE_SR_RX_TEST_PKT_CNT_RX_TEST_PKT_CNT_MSB           15
#define SAND_HAL_FE_SR_RX_TEST_PKT_CNT_RX_TEST_PKT_CNT_LSB           0
#define SAND_HAL_FE_SR_RX_TEST_PKT_CNT_RX_TEST_PKT_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_RX_TEST_PKT_CNT_RX_TEST_PKT_CNT_DEFAULT       0x00000000U

/* field level defines for Device: FE  Register: sr_rx_test_byte_cnt */
#define SAND_HAL_FE_SR_RX_TEST_BYTE_CNT_RX_TEST_BYTE_CNT_MASK        0x0000ffffU
#define SAND_HAL_FE_SR_RX_TEST_BYTE_CNT_RX_TEST_BYTE_CNT_SHIFT       0
#define SAND_HAL_FE_SR_RX_TEST_BYTE_CNT_RX_TEST_BYTE_CNT_MSB         15
#define SAND_HAL_FE_SR_RX_TEST_BYTE_CNT_RX_TEST_BYTE_CNT_LSB         0
#define SAND_HAL_FE_SR_RX_TEST_BYTE_CNT_RX_TEST_BYTE_CNT_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_SR_RX_TEST_BYTE_CNT_RX_TEST_BYTE_CNT_DEFAULT     0x00000000U

/* field level defines for Device: FE  Register: sr_rx_test_hdr1 */
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_NODE_MASK                     0xfc000000U
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_NODE_SHIFT                    26
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_NODE_MSB                      31
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_NODE_LSB                      26
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_NODE_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_NODE_DEFAULT                  0x00000000U
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_PORT_MASK                     0x03e00000U
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_PORT_SHIFT                    21
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_PORT_MSB                      25
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_PORT_LSB                      21
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_PORT_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_PORT_DEFAULT                  0x00000000U
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_COS_MASK                      0x001c0000U
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_COS_SHIFT                     18
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_COS_MSB                       20
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_COS_LSB                       18
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_COS_TYPE                      (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_COS_DEFAULT                   0x00000000U
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_DP_MASK                       0x00030000U
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_DP_SHIFT                      16
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_DP_MSB                        17
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_DP_LSB                        16
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_DP_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_DP_DEFAULT                    0x00000000U
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_ECN_MASK                      0x00008000U
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_ECN_SHIFT                     15
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_ECN_MSB                       15
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_ECN_LSB                       15
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_ECN_TYPE                      (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_ECN_DEFAULT                   0x00000000U
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_TEST_MASK                     0x00004000U
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_TEST_SHIFT                    14
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_TEST_MSB                      14
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_TEST_LSB                      14
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_TEST_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_TEST_DEFAULT                  0x00000000U
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_L2_LEN_MASK                   0x00003fffU
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_L2_LEN_SHIFT                  0
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_L2_LEN_MSB                    13
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_L2_LEN_LSB                    0
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_L2_LEN_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_RX_TEST_HDR1_RX_L2_LEN_DEFAULT                0x00000000U

/* field level defines for Device: FE  Register: sr_rx_test_hdr2 */
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_RESERVED3_0_MASK              0xf0000000U
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_RESERVED3_0_SHIFT             28
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_RESERVED3_0_MSB               31
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_RESERVED3_0_LSB               28
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_RESERVED3_0_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_RESERVED3_0_DEFAULT           0x00000000U
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_MC_MASK                       0x08000000U
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_MC_SHIFT                      27
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_MC_MSB                        27
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_MC_LSB                        27
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_MC_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_MC_DEFAULT                    0x00000000U
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_SH_MASK                       0x04000000U
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_SH_SHIFT                      26
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_SH_MSB                        26
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_SH_LSB                        26
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_SH_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_SH_DEFAULT                    0x00000000U
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_LCL_COS_MASK                  0x03800000U
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_LCL_COS_SHIFT                 23
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_LCL_COS_MSB                   25
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_LCL_COS_LSB                   23
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_LCL_COS_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_LCL_COS_DEFAULT               0x00000000U
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_LCL_DP_MASK                   0x00600000U
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_LCL_DP_SHIFT                  21
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_LCL_DP_MSB                    22
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_LCL_DP_LSB                    21
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_LCL_DP_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_LCL_DP_DEFAULT                0x00000000U
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_OUT_HEADER_INDEX_MASK         0x001fff00U
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_OUT_HEADER_INDEX_SHIFT        8
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_OUT_HEADER_INDEX_MSB          20
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_OUT_HEADER_INDEX_LSB          8
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_OUT_HEADER_INDEX_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_OUT_HEADER_INDEX_DEFAULT      0x00000000U
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_RESERVED7_0_MASK              0x000000ffU
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_RESERVED7_0_SHIFT             0
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_RESERVED7_0_MSB               7
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_RESERVED7_0_LSB               0
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_RESERVED7_0_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_RX_TEST_HDR2_RX_RESERVED7_0_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: sr_fifo_rd_ctrl */
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_DIP4_CHK_DIS_MASK                0x80000000U
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_DIP4_CHK_DIS_SHIFT               31
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_DIP4_CHK_DIS_MSB                 31
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_DIP4_CHK_DIS_LSB                 31
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_DIP4_CHK_DIS_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_DIP4_CHK_DIS_DEFAULT             0x00000000U
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_FR_DIP2_ERR_MASK                 0x40000000U
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_FR_DIP2_ERR_SHIFT                30
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_FR_DIP2_ERR_MSB                  30
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_FR_DIP2_ERR_LSB                  30
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_FR_DIP2_ERR_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_FR_DIP2_ERR_DEFAULT              0x00000000U
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_LOS_SYNC_RST_DIS_MASK            0x20000000U
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_LOS_SYNC_RST_DIS_SHIFT           29
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_LOS_SYNC_RST_DIS_MSB             29
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_LOS_SYNC_RST_DIS_LSB             29
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_LOS_SYNC_RST_DIS_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_LOS_SYNC_RST_DIS_DEFAULT         0x00000000U
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_RD_CLR_MASK                      0x00000008U
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_RD_CLR_SHIFT                     3
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_RD_CLR_MSB                       3
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_RD_CLR_LSB                       3
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_RD_CLR_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_RD_CLR_DEFAULT                   0x00000000U
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_RD_ACK_MASK                      0x00000004U
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_RD_ACK_SHIFT                     2
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_RD_ACK_MSB                       2
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_RD_ACK_LSB                       2
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_RD_ACK_TYPE                      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_RD_ACK_DEFAULT                   0x00000000U
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_RD_REQ_MASK                      0x00000002U
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_RD_REQ_SHIFT                     1
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_RD_REQ_MSB                       1
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_RD_REQ_LSB                       1
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_RD_REQ_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_RD_REQ_DEFAULT                   0x00000000U
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_RD_DEBUG_EN_MASK                 0x00000001U
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_RD_DEBUG_EN_SHIFT                0
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_RD_DEBUG_EN_MSB                  0
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_RD_DEBUG_EN_LSB                  0
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_RD_DEBUG_EN_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_FIFO_RD_CTRL_RD_DEBUG_EN_DEFAULT              0x00000000U

/* field level defines for Device: FE  Register: sr_fifo_rd_data0 */
#define SAND_HAL_FE_SR_FIFO_RD_DATA0_DATA_31_0_MASK                  0xffffffffU
#define SAND_HAL_FE_SR_FIFO_RD_DATA0_DATA_31_0_SHIFT                 0
#define SAND_HAL_FE_SR_FIFO_RD_DATA0_DATA_31_0_MSB                   31
#define SAND_HAL_FE_SR_FIFO_RD_DATA0_DATA_31_0_LSB                   0
#define SAND_HAL_FE_SR_FIFO_RD_DATA0_DATA_31_0_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_FIFO_RD_DATA0_DATA_31_0_DEFAULT               0x00000000U

/* field level defines for Device: FE  Register: sr_fifo_rd_data1 */
#define SAND_HAL_FE_SR_FIFO_RD_DATA1_DATA_63_32_MASK                 0xffffffffU
#define SAND_HAL_FE_SR_FIFO_RD_DATA1_DATA_63_32_SHIFT                0
#define SAND_HAL_FE_SR_FIFO_RD_DATA1_DATA_63_32_MSB                  31
#define SAND_HAL_FE_SR_FIFO_RD_DATA1_DATA_63_32_LSB                  0
#define SAND_HAL_FE_SR_FIFO_RD_DATA1_DATA_63_32_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_FIFO_RD_DATA1_DATA_63_32_DEFAULT              0x00000000U

/* field level defines for Device: FE  Register: sr_fifo_rd_data2 */
#define SAND_HAL_FE_SR_FIFO_RD_DATA2_DATA_95_64_MASK                 0xffffffffU
#define SAND_HAL_FE_SR_FIFO_RD_DATA2_DATA_95_64_SHIFT                0
#define SAND_HAL_FE_SR_FIFO_RD_DATA2_DATA_95_64_MSB                  31
#define SAND_HAL_FE_SR_FIFO_RD_DATA2_DATA_95_64_LSB                  0
#define SAND_HAL_FE_SR_FIFO_RD_DATA2_DATA_95_64_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_FIFO_RD_DATA2_DATA_95_64_DEFAULT              0x00000000U

/* field level defines for Device: FE  Register: sr_fifo_rd_data3 */
#define SAND_HAL_FE_SR_FIFO_RD_DATA3_DATA_127_96_MASK                0xffffffffU
#define SAND_HAL_FE_SR_FIFO_RD_DATA3_DATA_127_96_SHIFT               0
#define SAND_HAL_FE_SR_FIFO_RD_DATA3_DATA_127_96_MSB                 31
#define SAND_HAL_FE_SR_FIFO_RD_DATA3_DATA_127_96_LSB                 0
#define SAND_HAL_FE_SR_FIFO_RD_DATA3_DATA_127_96_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_FIFO_RD_DATA3_DATA_127_96_DEFAULT             0x00000000U

/* field level defines for Device: FE  Register: sr_fifo_rd_data4 */
#define SAND_HAL_FE_SR_FIFO_RD_DATA4_DATA_136_128_MASK               0x000000ffU
#define SAND_HAL_FE_SR_FIFO_RD_DATA4_DATA_136_128_SHIFT              0
#define SAND_HAL_FE_SR_FIFO_RD_DATA4_DATA_136_128_MSB                7
#define SAND_HAL_FE_SR_FIFO_RD_DATA4_DATA_136_128_LSB                0
#define SAND_HAL_FE_SR_FIFO_RD_DATA4_DATA_136_128_TYPE               (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_FIFO_RD_DATA4_DATA_136_128_DEFAULT            0x00000000U

/* field level defines for Device: FE  Register: sr_pc_debug */
#define SAND_HAL_FE_SR_PC_DEBUG_PC_ALIGN_DIS_MASK                    0x00000010U
#define SAND_HAL_FE_SR_PC_DEBUG_PC_ALIGN_DIS_SHIFT                   4
#define SAND_HAL_FE_SR_PC_DEBUG_PC_ALIGN_DIS_MSB                     4
#define SAND_HAL_FE_SR_PC_DEBUG_PC_ALIGN_DIS_LSB                     4
#define SAND_HAL_FE_SR_PC_DEBUG_PC_ALIGN_DIS_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_PC_DEBUG_PC_ALIGN_DIS_DEFAULT                 0x00000000U
#define SAND_HAL_FE_SR_PC_DEBUG_SKEW_MASK                            0x0000000fU
#define SAND_HAL_FE_SR_PC_DEBUG_SKEW_SHIFT                           0
#define SAND_HAL_FE_SR_PC_DEBUG_SKEW_MSB                             3
#define SAND_HAL_FE_SR_PC_DEBUG_SKEW_LSB                             0
#define SAND_HAL_FE_SR_PC_DEBUG_SKEW_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_PC_DEBUG_SKEW_DEFAULT                         0x00000000U

/* field level defines for Device: FE  Register: sr_pc_align1 */
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH7_MASK                     0x00e00000U
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH7_SHIFT                    21
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH7_MSB                      23
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH7_LSB                      21
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH7_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH7_DEFAULT                  0x00000000U
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH6_MASK                     0x001c0000U
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH6_SHIFT                    18
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH6_MSB                      20
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH6_LSB                      18
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH6_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH6_DEFAULT                  0x00000000U
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH5_MASK                     0x00038000U
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH5_SHIFT                    15
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH5_MSB                      17
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH5_LSB                      15
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH5_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH5_DEFAULT                  0x00000000U
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH4_MASK                     0x00007000U
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH4_SHIFT                    12
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH4_MSB                      14
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH4_LSB                      12
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH4_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH4_DEFAULT                  0x00000000U
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH3_MASK                     0x00000e00U
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH3_SHIFT                    9
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH3_MSB                      11
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH3_LSB                      9
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH3_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH3_DEFAULT                  0x00000000U
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH2_MASK                     0x000001c0U
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH2_SHIFT                    6
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH2_MSB                      8
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH2_LSB                      6
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH2_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH2_DEFAULT                  0x00000000U
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH1_MASK                     0x00000038U
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH1_SHIFT                    3
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH1_MSB                      5
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH1_LSB                      3
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH1_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH1_DEFAULT                  0x00000000U
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH0_MASK                     0x00000007U
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH0_SHIFT                    0
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH0_MSB                      2
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH0_LSB                      0
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH0_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_PC_ALIGN1_BA_SEL_CH0_DEFAULT                  0x00000000U

/* field level defines for Device: FE  Register: sr_pc_align2 */
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CTL_MASK                     0x07000000U
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CTL_SHIFT                    24
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CTL_MSB                      26
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CTL_LSB                      24
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CTL_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CTL_DEFAULT                  0x00000000U
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH15_MASK                    0x00e00000U
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH15_SHIFT                   21
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH15_MSB                     23
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH15_LSB                     21
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH15_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH15_DEFAULT                 0x00000000U
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH14_MASK                    0x001c0000U
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH14_SHIFT                   18
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH14_MSB                     20
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH14_LSB                     18
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH14_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH14_DEFAULT                 0x00000000U
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH13_MASK                    0x00038000U
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH13_SHIFT                   15
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH13_MSB                     17
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH13_LSB                     15
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH13_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH13_DEFAULT                 0x00000000U
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH12_MASK                    0x00007000U
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH12_SHIFT                   12
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH12_MSB                     14
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH12_LSB                     12
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH12_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH12_DEFAULT                 0x00000000U
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH11_MASK                    0x00000e00U
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH11_SHIFT                   9
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH11_MSB                     11
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH11_LSB                     9
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH11_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH11_DEFAULT                 0x00000000U
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH10_MASK                    0x000001c0U
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH10_SHIFT                   6
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH10_MSB                     8
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH10_LSB                     6
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH10_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH10_DEFAULT                 0x00000000U
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH9_MASK                     0x00000038U
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH9_SHIFT                    3
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH9_MSB                      5
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH9_LSB                      3
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH9_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH9_DEFAULT                  0x00000000U
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH8_MASK                     0x00000007U
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH8_SHIFT                    0
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH8_MSB                      2
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH8_LSB                      0
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH8_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_PC_ALIGN2_BA_SEL_CH8_DEFAULT                  0x00000000U

/* field level defines for Device: FE  Register: sr_pc_man_align1 */
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH7_MASK             0x00e00000U
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH7_SHIFT            21
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH7_MSB              23
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH7_LSB              21
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH7_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH7_DEFAULT          0x00000000U
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH6_MASK             0x001c0000U
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH6_SHIFT            18
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH6_MSB              20
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH6_LSB              18
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH6_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH6_DEFAULT          0x00000000U
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH5_MASK             0x00038000U
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH5_SHIFT            15
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH5_MSB              17
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH5_LSB              15
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH5_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH5_DEFAULT          0x00000000U
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH4_MASK             0x00007000U
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH4_SHIFT            12
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH4_MSB              14
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH4_LSB              12
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH4_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH4_DEFAULT          0x00000000U
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH3_MASK             0x00000e00U
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH3_SHIFT            9
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH3_MSB              11
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH3_LSB              9
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH3_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH3_DEFAULT          0x00000000U
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH2_MASK             0x000001c0U
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH2_SHIFT            6
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH2_MSB              8
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH2_LSB              6
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH2_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH2_DEFAULT          0x00000000U
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH1_MASK             0x00000038U
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH1_SHIFT            3
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH1_MSB              5
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH1_LSB              3
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH1_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH1_DEFAULT          0x00000000U
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH0_MASK             0x00000007U
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH0_SHIFT            0
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH0_MSB              2
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH0_LSB              0
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH0_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH0_DEFAULT          0x00000000U

/* field level defines for Device: FE  Register: sr_pc_man_align2 */
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CTL_MASK             0x07000000U
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CTL_SHIFT            24
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CTL_MSB              26
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CTL_LSB              24
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CTL_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CTL_DEFAULT          0x00000000U
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH15_MASK            0x00e00000U
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH15_SHIFT           21
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH15_MSB             23
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH15_LSB             21
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH15_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH15_DEFAULT         0x00000000U
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH14_MASK            0x001c0000U
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH14_SHIFT           18
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH14_MSB             20
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH14_LSB             18
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH14_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH14_DEFAULT         0x00000000U
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH13_MASK            0x00038000U
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH13_SHIFT           15
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH13_MSB             17
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH13_LSB             15
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH13_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH13_DEFAULT         0x00000000U
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH12_MASK            0x00007000U
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH12_SHIFT           12
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH12_MSB             14
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH12_LSB             12
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH12_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH12_DEFAULT         0x00000000U
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH11_MASK            0x00000e00U
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH11_SHIFT           9
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH11_MSB             11
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH11_LSB             9
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH11_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH11_DEFAULT         0x00000000U
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH10_MASK            0x000001c0U
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH10_SHIFT           6
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH10_MSB             8
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH10_LSB             6
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH10_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH10_DEFAULT         0x00000000U
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH9_MASK             0x00000038U
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH9_SHIFT            3
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH9_MSB              5
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH9_LSB              3
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH9_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH9_DEFAULT          0x00000000U
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH8_MASK             0x00000007U
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH8_SHIFT            0
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH8_MSB              2
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH8_LSB              0
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH8_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH8_DEFAULT          0x00000000U

/* field level defines for Device: FE  Register: sr_rx_hphy_tst_pat */
#define SAND_HAL_FE_SR_RX_HPHY_TST_PAT_RX_REFPAT_CH_MASK             0x000000ffU
#define SAND_HAL_FE_SR_RX_HPHY_TST_PAT_RX_REFPAT_CH_SHIFT            0
#define SAND_HAL_FE_SR_RX_HPHY_TST_PAT_RX_REFPAT_CH_MSB              7
#define SAND_HAL_FE_SR_RX_HPHY_TST_PAT_RX_REFPAT_CH_LSB              0
#define SAND_HAL_FE_SR_RX_HPHY_TST_PAT_RX_REFPAT_CH_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_RX_HPHY_TST_PAT_RX_REFPAT_CH_DEFAULT          0x00000000U

/* field level defines for Device: FE  Register: sr_tx_hphy_tst_pat */
#define SAND_HAL_FE_SR_TX_HPHY_TST_PAT_TX_REFPAT_CH_MASK             0x000000ffU
#define SAND_HAL_FE_SR_TX_HPHY_TST_PAT_TX_REFPAT_CH_SHIFT            0
#define SAND_HAL_FE_SR_TX_HPHY_TST_PAT_TX_REFPAT_CH_MSB              7
#define SAND_HAL_FE_SR_TX_HPHY_TST_PAT_TX_REFPAT_CH_LSB              0
#define SAND_HAL_FE_SR_TX_HPHY_TST_PAT_TX_REFPAT_CH_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_TX_HPHY_TST_PAT_TX_REFPAT_CH_DEFAULT          0x00000000U

/* field level defines for Device: FE  Register: sr_hphy_ctl1 */
#define SAND_HAL_FE_SR_HPHY_CTL1_PLL_TESTRX_MASK                     0x80000000U
#define SAND_HAL_FE_SR_HPHY_CTL1_PLL_TESTRX_SHIFT                    31
#define SAND_HAL_FE_SR_HPHY_CTL1_PLL_TESTRX_MSB                      31
#define SAND_HAL_FE_SR_HPHY_CTL1_PLL_TESTRX_LSB                      31
#define SAND_HAL_FE_SR_HPHY_CTL1_PLL_TESTRX_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL1_PLL_TESTRX_DEFAULT                  0x00000000U
#define SAND_HAL_FE_SR_HPHY_CTL1_PLL_TESTTX_MASK                     0x40000000U
#define SAND_HAL_FE_SR_HPHY_CTL1_PLL_TESTTX_SHIFT                    30
#define SAND_HAL_FE_SR_HPHY_CTL1_PLL_TESTTX_MSB                      30
#define SAND_HAL_FE_SR_HPHY_CTL1_PLL_TESTTX_LSB                      30
#define SAND_HAL_FE_SR_HPHY_CTL1_PLL_TESTTX_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL1_PLL_TESTTX_DEFAULT                  0x00000000U
#define SAND_HAL_FE_SR_HPHY_CTL1_SUPDATE_ENA_MASK                    0x20000000U
#define SAND_HAL_FE_SR_HPHY_CTL1_SUPDATE_ENA_SHIFT                   29
#define SAND_HAL_FE_SR_HPHY_CTL1_SUPDATE_ENA_MSB                     29
#define SAND_HAL_FE_SR_HPHY_CTL1_SUPDATE_ENA_LSB                     29
#define SAND_HAL_FE_SR_HPHY_CTL1_SUPDATE_ENA_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL1_SUPDATE_ENA_DEFAULT                 0x00000000U
#define SAND_HAL_FE_SR_HPHY_CTL1_SW_DET_NEW_MASK                     0x10000000U
#define SAND_HAL_FE_SR_HPHY_CTL1_SW_DET_NEW_SHIFT                    28
#define SAND_HAL_FE_SR_HPHY_CTL1_SW_DET_NEW_MSB                      28
#define SAND_HAL_FE_SR_HPHY_CTL1_SW_DET_NEW_LSB                      28
#define SAND_HAL_FE_SR_HPHY_CTL1_SW_DET_NEW_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL1_SW_DET_NEW_DEFAULT                  0x00000000U
#define SAND_HAL_FE_SR_HPHY_CTL1_AUTORST_MASK                        0x08000000U
#define SAND_HAL_FE_SR_HPHY_CTL1_AUTORST_SHIFT                       27
#define SAND_HAL_FE_SR_HPHY_CTL1_AUTORST_MSB                         27
#define SAND_HAL_FE_SR_HPHY_CTL1_AUTORST_LSB                         27
#define SAND_HAL_FE_SR_HPHY_CTL1_AUTORST_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL1_AUTORST_DEFAULT                     0x00000000U
#define SAND_HAL_FE_SR_HPHY_CTL1_TESTN_MASK                          0x04000000U
#define SAND_HAL_FE_SR_HPHY_CTL1_TESTN_SHIFT                         26
#define SAND_HAL_FE_SR_HPHY_CTL1_TESTN_MSB                           26
#define SAND_HAL_FE_SR_HPHY_CTL1_TESTN_LSB                           26
#define SAND_HAL_FE_SR_HPHY_CTL1_TESTN_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL1_TESTN_DEFAULT                       0x00000000U
#define SAND_HAL_FE_SR_HPHY_CTL1_LOOPBK_MASK                         0x02000000U
#define SAND_HAL_FE_SR_HPHY_CTL1_LOOPBK_SHIFT                        25
#define SAND_HAL_FE_SR_HPHY_CTL1_LOOPBK_MSB                          25
#define SAND_HAL_FE_SR_HPHY_CTL1_LOOPBK_LSB                          25
#define SAND_HAL_FE_SR_HPHY_CTL1_LOOPBK_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL1_LOOPBK_DEFAULT                      0x00000001U
#define SAND_HAL_FE_SR_HPHY_CTL1_RX_CLKGEN_RESET_MASK                0x01000000U
#define SAND_HAL_FE_SR_HPHY_CTL1_RX_CLKGEN_RESET_SHIFT               24
#define SAND_HAL_FE_SR_HPHY_CTL1_RX_CLKGEN_RESET_MSB                 24
#define SAND_HAL_FE_SR_HPHY_CTL1_RX_CLKGEN_RESET_LSB                 24
#define SAND_HAL_FE_SR_HPHY_CTL1_RX_CLKGEN_RESET_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL1_RX_CLKGEN_RESET_DEFAULT             0x00000001U
#define SAND_HAL_FE_SR_HPHY_CTL1_HPHY_RESET_MASK                     0x00800000U
#define SAND_HAL_FE_SR_HPHY_CTL1_HPHY_RESET_SHIFT                    23
#define SAND_HAL_FE_SR_HPHY_CTL1_HPHY_RESET_MSB                      23
#define SAND_HAL_FE_SR_HPHY_CTL1_HPHY_RESET_LSB                      23
#define SAND_HAL_FE_SR_HPHY_CTL1_HPHY_RESET_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL1_HPHY_RESET_DEFAULT                  0x00000001U
#define SAND_HAL_FE_SR_HPHY_CTL1_BW_MASK                             0x00700000U
#define SAND_HAL_FE_SR_HPHY_CTL1_BW_SHIFT                            20
#define SAND_HAL_FE_SR_HPHY_CTL1_BW_MSB                              22
#define SAND_HAL_FE_SR_HPHY_CTL1_BW_LSB                              20
#define SAND_HAL_FE_SR_HPHY_CTL1_BW_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL1_BW_DEFAULT                          0x00000005U
#define SAND_HAL_FE_SR_HPHY_CTL1_RXPD_MASK                           0x000fffffU
#define SAND_HAL_FE_SR_HPHY_CTL1_RXPD_SHIFT                          0
#define SAND_HAL_FE_SR_HPHY_CTL1_RXPD_MSB                            19
#define SAND_HAL_FE_SR_HPHY_CTL1_RXPD_LSB                            0
#define SAND_HAL_FE_SR_HPHY_CTL1_RXPD_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL1_RXPD_DEFAULT                        0x00080003U

/* field level defines for Device: FE  Register: sr_hphy_ctl2 */
#define SAND_HAL_FE_SR_HPHY_CTL2_RX_BYPASS_ENA_MASK                  0x20000000U
#define SAND_HAL_FE_SR_HPHY_CTL2_RX_BYPASS_ENA_SHIFT                 29
#define SAND_HAL_FE_SR_HPHY_CTL2_RX_BYPASS_ENA_MSB                   29
#define SAND_HAL_FE_SR_HPHY_CTL2_RX_BYPASS_ENA_LSB                   29
#define SAND_HAL_FE_SR_HPHY_CTL2_RX_BYPASS_ENA_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL2_RX_BYPASS_ENA_DEFAULT               0x00000000U
#define SAND_HAL_FE_SR_HPHY_CTL2_SMRSTN_MASK                         0x10000000U
#define SAND_HAL_FE_SR_HPHY_CTL2_SMRSTN_SHIFT                        28
#define SAND_HAL_FE_SR_HPHY_CTL2_SMRSTN_MSB                          28
#define SAND_HAL_FE_SR_HPHY_CTL2_SMRSTN_LSB                          28
#define SAND_HAL_FE_SR_HPHY_CTL2_SMRSTN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL2_SMRSTN_DEFAULT                      0x00000001U
#define SAND_HAL_FE_SR_HPHY_CTL2_LVDS_TERMEN_MASK                    0x08000000U
#define SAND_HAL_FE_SR_HPHY_CTL2_LVDS_TERMEN_SHIFT                   27
#define SAND_HAL_FE_SR_HPHY_CTL2_LVDS_TERMEN_MSB                     27
#define SAND_HAL_FE_SR_HPHY_CTL2_LVDS_TERMEN_LSB                     27
#define SAND_HAL_FE_SR_HPHY_CTL2_LVDS_TERMEN_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL2_LVDS_TERMEN_DEFAULT                 0x00000000U
#define SAND_HAL_FE_SR_HPHY_CTL2_LVDS_TERM_MASK                      0x06000000U
#define SAND_HAL_FE_SR_HPHY_CTL2_LVDS_TERM_SHIFT                     25
#define SAND_HAL_FE_SR_HPHY_CTL2_LVDS_TERM_MSB                       26
#define SAND_HAL_FE_SR_HPHY_CTL2_LVDS_TERM_LSB                       25
#define SAND_HAL_FE_SR_HPHY_CTL2_LVDS_TERM_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL2_LVDS_TERM_DEFAULT                   0x00000001U
#define SAND_HAL_FE_SR_HPHY_CTL2_LVDS_VSW_MASK                       0x01800000U
#define SAND_HAL_FE_SR_HPHY_CTL2_LVDS_VSW_SHIFT                      23
#define SAND_HAL_FE_SR_HPHY_CTL2_LVDS_VSW_MSB                        24
#define SAND_HAL_FE_SR_HPHY_CTL2_LVDS_VSW_LSB                        23
#define SAND_HAL_FE_SR_HPHY_CTL2_LVDS_VSW_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL2_LVDS_VSW_DEFAULT                    0x00000002U
#define SAND_HAL_FE_SR_HPHY_CTL2_TX_CK1_ENA_MASK                     0x00400000U
#define SAND_HAL_FE_SR_HPHY_CTL2_TX_CK1_ENA_SHIFT                    22
#define SAND_HAL_FE_SR_HPHY_CTL2_TX_CK1_ENA_MSB                      22
#define SAND_HAL_FE_SR_HPHY_CTL2_TX_CK1_ENA_LSB                      22
#define SAND_HAL_FE_SR_HPHY_CTL2_TX_CK1_ENA_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL2_TX_CK1_ENA_DEFAULT                  0x00000001U
#define SAND_HAL_FE_SR_HPHY_CTL2_CKSEL_MASK                          0x00200000U
#define SAND_HAL_FE_SR_HPHY_CTL2_CKSEL_SHIFT                         21
#define SAND_HAL_FE_SR_HPHY_CTL2_CKSEL_MSB                           21
#define SAND_HAL_FE_SR_HPHY_CTL2_CKSEL_LSB                           21
#define SAND_HAL_FE_SR_HPHY_CTL2_CKSEL_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL2_CKSEL_DEFAULT                       0x00000000U
#define SAND_HAL_FE_SR_HPHY_CTL2_CLKSELRX_MASK                       0x00100000U
#define SAND_HAL_FE_SR_HPHY_CTL2_CLKSELRX_SHIFT                      20
#define SAND_HAL_FE_SR_HPHY_CTL2_CLKSELRX_MSB                        20
#define SAND_HAL_FE_SR_HPHY_CTL2_CLKSELRX_LSB                        20
#define SAND_HAL_FE_SR_HPHY_CTL2_CLKSELRX_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL2_CLKSELRX_DEFAULT                    0x00000000U
#define SAND_HAL_FE_SR_HPHY_CTL2_ENARST_PLLATX_MASK                  0x00080000U
#define SAND_HAL_FE_SR_HPHY_CTL2_ENARST_PLLATX_SHIFT                 19
#define SAND_HAL_FE_SR_HPHY_CTL2_ENARST_PLLATX_MSB                   19
#define SAND_HAL_FE_SR_HPHY_CTL2_ENARST_PLLATX_LSB                   19
#define SAND_HAL_FE_SR_HPHY_CTL2_ENARST_PLLATX_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL2_ENARST_PLLATX_DEFAULT               0x00000001U
#define SAND_HAL_FE_SR_HPHY_CTL2_ENARST_PLLARX_MASK                  0x00040000U
#define SAND_HAL_FE_SR_HPHY_CTL2_ENARST_PLLARX_SHIFT                 18
#define SAND_HAL_FE_SR_HPHY_CTL2_ENARST_PLLARX_MSB                   18
#define SAND_HAL_FE_SR_HPHY_CTL2_ENARST_PLLARX_LSB                   18
#define SAND_HAL_FE_SR_HPHY_CTL2_ENARST_PLLARX_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL2_ENARST_PLLARX_DEFAULT               0x00000001U
#define SAND_HAL_FE_SR_HPHY_CTL2_P0PLLA1TX_MASK                      0x00020000U
#define SAND_HAL_FE_SR_HPHY_CTL2_P0PLLA1TX_SHIFT                     17
#define SAND_HAL_FE_SR_HPHY_CTL2_P0PLLA1TX_MSB                       17
#define SAND_HAL_FE_SR_HPHY_CTL2_P0PLLA1TX_LSB                       17
#define SAND_HAL_FE_SR_HPHY_CTL2_P0PLLA1TX_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL2_P0PLLA1TX_DEFAULT                   0x00000001U
#define SAND_HAL_FE_SR_HPHY_CTL2_P0PLLA0TX_MASK                      0x00010000U
#define SAND_HAL_FE_SR_HPHY_CTL2_P0PLLA0TX_SHIFT                     16
#define SAND_HAL_FE_SR_HPHY_CTL2_P0PLLA0TX_MSB                       16
#define SAND_HAL_FE_SR_HPHY_CTL2_P0PLLA0TX_LSB                       16
#define SAND_HAL_FE_SR_HPHY_CTL2_P0PLLA0TX_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL2_P0PLLA0TX_DEFAULT                   0x00000001U
#define SAND_HAL_FE_SR_HPHY_CTL2_P0PLLA1RX_MASK                      0x00008000U
#define SAND_HAL_FE_SR_HPHY_CTL2_P0PLLA1RX_SHIFT                     15
#define SAND_HAL_FE_SR_HPHY_CTL2_P0PLLA1RX_MSB                       15
#define SAND_HAL_FE_SR_HPHY_CTL2_P0PLLA1RX_LSB                       15
#define SAND_HAL_FE_SR_HPHY_CTL2_P0PLLA1RX_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL2_P0PLLA1RX_DEFAULT                   0x00000001U
#define SAND_HAL_FE_SR_HPHY_CTL2_P0PLLA0RX_MASK                      0x00004000U
#define SAND_HAL_FE_SR_HPHY_CTL2_P0PLLA0RX_SHIFT                     14
#define SAND_HAL_FE_SR_HPHY_CTL2_P0PLLA0RX_MSB                       14
#define SAND_HAL_FE_SR_HPHY_CTL2_P0PLLA0RX_LSB                       14
#define SAND_HAL_FE_SR_HPHY_CTL2_P0PLLA0RX_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL2_P0PLLA0RX_DEFAULT                   0x00000001U
#define SAND_HAL_FE_SR_HPHY_CTL2_Z0PLLA1TX_MASK                      0x00002000U
#define SAND_HAL_FE_SR_HPHY_CTL2_Z0PLLA1TX_SHIFT                     13
#define SAND_HAL_FE_SR_HPHY_CTL2_Z0PLLA1TX_MSB                       13
#define SAND_HAL_FE_SR_HPHY_CTL2_Z0PLLA1TX_LSB                       13
#define SAND_HAL_FE_SR_HPHY_CTL2_Z0PLLA1TX_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL2_Z0PLLA1TX_DEFAULT                   0x00000001U
#define SAND_HAL_FE_SR_HPHY_CTL2_Z0PLLA0TX_MASK                      0x00001000U
#define SAND_HAL_FE_SR_HPHY_CTL2_Z0PLLA0TX_SHIFT                     12
#define SAND_HAL_FE_SR_HPHY_CTL2_Z0PLLA0TX_MSB                       12
#define SAND_HAL_FE_SR_HPHY_CTL2_Z0PLLA0TX_LSB                       12
#define SAND_HAL_FE_SR_HPHY_CTL2_Z0PLLA0TX_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL2_Z0PLLA0TX_DEFAULT                   0x00000001U
#define SAND_HAL_FE_SR_HPHY_CTL2_Z0PLLA1RX_MASK                      0x00000800U
#define SAND_HAL_FE_SR_HPHY_CTL2_Z0PLLA1RX_SHIFT                     11
#define SAND_HAL_FE_SR_HPHY_CTL2_Z0PLLA1RX_MSB                       11
#define SAND_HAL_FE_SR_HPHY_CTL2_Z0PLLA1RX_LSB                       11
#define SAND_HAL_FE_SR_HPHY_CTL2_Z0PLLA1RX_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL2_Z0PLLA1RX_DEFAULT                   0x00000001U
#define SAND_HAL_FE_SR_HPHY_CTL2_Z0PLLA0RX_MASK                      0x00000400U
#define SAND_HAL_FE_SR_HPHY_CTL2_Z0PLLA0RX_SHIFT                     10
#define SAND_HAL_FE_SR_HPHY_CTL2_Z0PLLA0RX_MSB                       10
#define SAND_HAL_FE_SR_HPHY_CTL2_Z0PLLA0RX_LSB                       10
#define SAND_HAL_FE_SR_HPHY_CTL2_Z0PLLA0RX_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL2_Z0PLLA0RX_DEFAULT                   0x00000000U
#define SAND_HAL_FE_SR_HPHY_CTL2_NODIVTX_MASK                        0x00000200U
#define SAND_HAL_FE_SR_HPHY_CTL2_NODIVTX_SHIFT                       9
#define SAND_HAL_FE_SR_HPHY_CTL2_NODIVTX_MSB                         9
#define SAND_HAL_FE_SR_HPHY_CTL2_NODIVTX_LSB                         9
#define SAND_HAL_FE_SR_HPHY_CTL2_NODIVTX_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL2_NODIVTX_DEFAULT                     0x00000000U
#define SAND_HAL_FE_SR_HPHY_CTL2_NODIVRX_MASK                        0x00000100U
#define SAND_HAL_FE_SR_HPHY_CTL2_NODIVRX_SHIFT                       8
#define SAND_HAL_FE_SR_HPHY_CTL2_NODIVRX_MSB                         8
#define SAND_HAL_FE_SR_HPHY_CTL2_NODIVRX_LSB                         8
#define SAND_HAL_FE_SR_HPHY_CTL2_NODIVRX_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL2_NODIVRX_DEFAULT                     0x00000000U
#define SAND_HAL_FE_SR_HPHY_CTL2_CNTLMT1TX_MASK                      0x00000080U
#define SAND_HAL_FE_SR_HPHY_CTL2_CNTLMT1TX_SHIFT                     7
#define SAND_HAL_FE_SR_HPHY_CTL2_CNTLMT1TX_MSB                       7
#define SAND_HAL_FE_SR_HPHY_CTL2_CNTLMT1TX_LSB                       7
#define SAND_HAL_FE_SR_HPHY_CTL2_CNTLMT1TX_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL2_CNTLMT1TX_DEFAULT                   0x00000001U
#define SAND_HAL_FE_SR_HPHY_CTL2_CNTLMT0TX_MASK                      0x00000040U
#define SAND_HAL_FE_SR_HPHY_CTL2_CNTLMT0TX_SHIFT                     6
#define SAND_HAL_FE_SR_HPHY_CTL2_CNTLMT0TX_MSB                       6
#define SAND_HAL_FE_SR_HPHY_CTL2_CNTLMT0TX_LSB                       6
#define SAND_HAL_FE_SR_HPHY_CTL2_CNTLMT0TX_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL2_CNTLMT0TX_DEFAULT                   0x00000001U
#define SAND_HAL_FE_SR_HPHY_CTL2_CNTLMT1RX_MASK                      0x00000020U
#define SAND_HAL_FE_SR_HPHY_CTL2_CNTLMT1RX_SHIFT                     5
#define SAND_HAL_FE_SR_HPHY_CTL2_CNTLMT1RX_MSB                       5
#define SAND_HAL_FE_SR_HPHY_CTL2_CNTLMT1RX_LSB                       5
#define SAND_HAL_FE_SR_HPHY_CTL2_CNTLMT1RX_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL2_CNTLMT1RX_DEFAULT                   0x00000001U
#define SAND_HAL_FE_SR_HPHY_CTL2_CNTLMT0RX_MASK                      0x00000010U
#define SAND_HAL_FE_SR_HPHY_CTL2_CNTLMT0RX_SHIFT                     4
#define SAND_HAL_FE_SR_HPHY_CTL2_CNTLMT0RX_MSB                       4
#define SAND_HAL_FE_SR_HPHY_CTL2_CNTLMT0RX_LSB                       4
#define SAND_HAL_FE_SR_HPHY_CTL2_CNTLMT0RX_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL2_CNTLMT0RX_DEFAULT                   0x00000001U
#define SAND_HAL_FE_SR_HPHY_CTL2_JITTH1TX_MASK                       0x00000008U
#define SAND_HAL_FE_SR_HPHY_CTL2_JITTH1TX_SHIFT                      3
#define SAND_HAL_FE_SR_HPHY_CTL2_JITTH1TX_MSB                        3
#define SAND_HAL_FE_SR_HPHY_CTL2_JITTH1TX_LSB                        3
#define SAND_HAL_FE_SR_HPHY_CTL2_JITTH1TX_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL2_JITTH1TX_DEFAULT                    0x00000000U
#define SAND_HAL_FE_SR_HPHY_CTL2_JITTH0TX_MASK                       0x00000004U
#define SAND_HAL_FE_SR_HPHY_CTL2_JITTH0TX_SHIFT                      2
#define SAND_HAL_FE_SR_HPHY_CTL2_JITTH0TX_MSB                        2
#define SAND_HAL_FE_SR_HPHY_CTL2_JITTH0TX_LSB                        2
#define SAND_HAL_FE_SR_HPHY_CTL2_JITTH0TX_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL2_JITTH0TX_DEFAULT                    0x00000000U
#define SAND_HAL_FE_SR_HPHY_CTL2_JITTH1RX_MASK                       0x00000002U
#define SAND_HAL_FE_SR_HPHY_CTL2_JITTH1RX_SHIFT                      1
#define SAND_HAL_FE_SR_HPHY_CTL2_JITTH1RX_MSB                        1
#define SAND_HAL_FE_SR_HPHY_CTL2_JITTH1RX_LSB                        1
#define SAND_HAL_FE_SR_HPHY_CTL2_JITTH1RX_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL2_JITTH1RX_DEFAULT                    0x00000000U
#define SAND_HAL_FE_SR_HPHY_CTL2_JITTH0RX_MASK                       0x00000001U
#define SAND_HAL_FE_SR_HPHY_CTL2_JITTH0RX_SHIFT                      0
#define SAND_HAL_FE_SR_HPHY_CTL2_JITTH0RX_MSB                        0
#define SAND_HAL_FE_SR_HPHY_CTL2_JITTH0RX_LSB                        0
#define SAND_HAL_FE_SR_HPHY_CTL2_JITTH0RX_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL2_JITTH0RX_DEFAULT                    0x00000000U

/* field level defines for Device: FE  Register: sr_hphy_ctl3 */
#define SAND_HAL_FE_SR_HPHY_CTL3_TX_BYPASS_ENA_MASK                  0x00200000U
#define SAND_HAL_FE_SR_HPHY_CTL3_TX_BYPASS_ENA_SHIFT                 21
#define SAND_HAL_FE_SR_HPHY_CTL3_TX_BYPASS_ENA_MSB                   21
#define SAND_HAL_FE_SR_HPHY_CTL3_TX_BYPASS_ENA_LSB                   21
#define SAND_HAL_FE_SR_HPHY_CTL3_TX_BYPASS_ENA_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL3_TX_BYPASS_ENA_DEFAULT               0x00000000U
#define SAND_HAL_FE_SR_HPHY_CTL3_TX_CLKGEN_RESET_MASK                0x00100000U
#define SAND_HAL_FE_SR_HPHY_CTL3_TX_CLKGEN_RESET_SHIFT               20
#define SAND_HAL_FE_SR_HPHY_CTL3_TX_CLKGEN_RESET_MSB                 20
#define SAND_HAL_FE_SR_HPHY_CTL3_TX_CLKGEN_RESET_LSB                 20
#define SAND_HAL_FE_SR_HPHY_CTL3_TX_CLKGEN_RESET_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL3_TX_CLKGEN_RESET_DEFAULT             0x00000001U
#define SAND_HAL_FE_SR_HPHY_CTL3_TXPD_MASK                           0x000fffffU
#define SAND_HAL_FE_SR_HPHY_CTL3_TXPD_SHIFT                          0
#define SAND_HAL_FE_SR_HPHY_CTL3_TXPD_MSB                            19
#define SAND_HAL_FE_SR_HPHY_CTL3_TXPD_LSB                            0
#define SAND_HAL_FE_SR_HPHY_CTL3_TXPD_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL3_TXPD_DEFAULT                        0x00080001U

/* field level defines for Device: FE  Register: sr_hphy_ctl4 */
#define SAND_HAL_FE_SR_HPHY_CTL4_CRRBYPASS_MASK                      0x00100000U
#define SAND_HAL_FE_SR_HPHY_CTL4_CRRBYPASS_SHIFT                     20
#define SAND_HAL_FE_SR_HPHY_CTL4_CRRBYPASS_MSB                       20
#define SAND_HAL_FE_SR_HPHY_CTL4_CRRBYPASS_LSB                       20
#define SAND_HAL_FE_SR_HPHY_CTL4_CRRBYPASS_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL4_CRRBYPASS_DEFAULT                   0x00000000U
#define SAND_HAL_FE_SR_HPHY_CTL4_CRR_PD_MASK                         0x000fffffU
#define SAND_HAL_FE_SR_HPHY_CTL4_CRR_PD_SHIFT                        0
#define SAND_HAL_FE_SR_HPHY_CTL4_CRR_PD_MSB                          19
#define SAND_HAL_FE_SR_HPHY_CTL4_CRR_PD_LSB                          0
#define SAND_HAL_FE_SR_HPHY_CTL4_CRR_PD_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL4_CRR_PD_DEFAULT                      0x00080003U

/* field level defines for Device: FE  Register: sr_hphy_ctl5 */
#define SAND_HAL_FE_SR_HPHY_CTL5_PPD_MASK                            0x000fffffU
#define SAND_HAL_FE_SR_HPHY_CTL5_PPD_SHIFT                           0
#define SAND_HAL_FE_SR_HPHY_CTL5_PPD_MSB                             19
#define SAND_HAL_FE_SR_HPHY_CTL5_PPD_LSB                             0
#define SAND_HAL_FE_SR_HPHY_CTL5_PPD_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL5_PPD_DEFAULT                         0x00000000U

/* field level defines for Device: FE  Register: sr_hphy_ctl6 */
#define SAND_HAL_FE_SR_HPHY_CTL6_SHIFT_MASK                          0x000fffffU
#define SAND_HAL_FE_SR_HPHY_CTL6_SHIFT_SHIFT                         0
#define SAND_HAL_FE_SR_HPHY_CTL6_SHIFT_MSB                           19
#define SAND_HAL_FE_SR_HPHY_CTL6_SHIFT_LSB                           0
#define SAND_HAL_FE_SR_HPHY_CTL6_SHIFT_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL6_SHIFT_DEFAULT                       0x00000000U

/* field level defines for Device: FE  Register: sr_hphy_ctl7 */
#define SAND_HAL_FE_SR_HPHY_CTL7_SHIFT_ENA_MASK                      0x000fffffU
#define SAND_HAL_FE_SR_HPHY_CTL7_SHIFT_ENA_SHIFT                     0
#define SAND_HAL_FE_SR_HPHY_CTL7_SHIFT_ENA_MSB                       19
#define SAND_HAL_FE_SR_HPHY_CTL7_SHIFT_ENA_LSB                       0
#define SAND_HAL_FE_SR_HPHY_CTL7_SHIFT_ENA_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_SR_HPHY_CTL7_SHIFT_ENA_DEFAULT                   0x00000000U

/* field level defines for Device: FE  Register: sr_hphy_status1 */
#define SAND_HAL_FE_SR_HPHY_STATUS1_DATAVALID_MASK                   0x000fffffU
#define SAND_HAL_FE_SR_HPHY_STATUS1_DATAVALID_SHIFT                  0
#define SAND_HAL_FE_SR_HPHY_STATUS1_DATAVALID_MSB                    19
#define SAND_HAL_FE_SR_HPHY_STATUS1_DATAVALID_LSB                    0
#define SAND_HAL_FE_SR_HPHY_STATUS1_DATAVALID_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_HPHY_STATUS1_DATAVALID_DEFAULT                0x00000000U

/* field level defines for Device: FE  Register: sr_hphy_status2 */
#define SAND_HAL_FE_SR_HPHY_STATUS2_OK_MASK                          0x000fffffU
#define SAND_HAL_FE_SR_HPHY_STATUS2_OK_SHIFT                         0
#define SAND_HAL_FE_SR_HPHY_STATUS2_OK_MSB                           19
#define SAND_HAL_FE_SR_HPHY_STATUS2_OK_LSB                           0
#define SAND_HAL_FE_SR_HPHY_STATUS2_OK_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_HPHY_STATUS2_OK_DEFAULT                       0x00000000U

/* field level defines for Device: FE  Register: sr_hphy_status3 */
#define SAND_HAL_FE_SR_HPHY_STATUS3_CRRWARN_MASK                     0x000fffffU
#define SAND_HAL_FE_SR_HPHY_STATUS3_CRRWARN_SHIFT                    0
#define SAND_HAL_FE_SR_HPHY_STATUS3_CRRWARN_MSB                      19
#define SAND_HAL_FE_SR_HPHY_STATUS3_CRRWARN_LSB                      0
#define SAND_HAL_FE_SR_HPHY_STATUS3_CRRWARN_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_HPHY_STATUS3_CRRWARN_DEFAULT                  0x00000000U

/* field level defines for Device: FE  Register: sr_hphy_status4 */
#define SAND_HAL_FE_SR_HPHY_STATUS4_PATHB_MASK                       0x000fffffU
#define SAND_HAL_FE_SR_HPHY_STATUS4_PATHB_SHIFT                      0
#define SAND_HAL_FE_SR_HPHY_STATUS4_PATHB_MSB                        19
#define SAND_HAL_FE_SR_HPHY_STATUS4_PATHB_LSB                        0
#define SAND_HAL_FE_SR_HPHY_STATUS4_PATHB_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_SR_HPHY_STATUS4_PATHB_DEFAULT                    0x000fffffU

/* field level defines for Device: FE  Register: st_config1 */
#define SAND_HAL_FE_ST_CONFIG1_TX_FORCE_TRAINING_MASK                0x80000000U
#define SAND_HAL_FE_ST_CONFIG1_TX_FORCE_TRAINING_SHIFT               31
#define SAND_HAL_FE_ST_CONFIG1_TX_FORCE_TRAINING_MSB                 31
#define SAND_HAL_FE_ST_CONFIG1_TX_FORCE_TRAINING_LSB                 31
#define SAND_HAL_FE_ST_CONFIG1_TX_FORCE_TRAINING_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG1_TX_FORCE_TRAINING_DEFAULT             0x00000000U
#define SAND_HAL_FE_ST_CONFIG1_TX_IGN_STAT_MASK                      0x40000000U
#define SAND_HAL_FE_ST_CONFIG1_TX_IGN_STAT_SHIFT                     30
#define SAND_HAL_FE_ST_CONFIG1_TX_IGN_STAT_MSB                       30
#define SAND_HAL_FE_ST_CONFIG1_TX_IGN_STAT_LSB                       30
#define SAND_HAL_FE_ST_CONFIG1_TX_IGN_STAT_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG1_TX_IGN_STAT_DEFAULT                   0x00000000U
#define SAND_HAL_FE_ST_CONFIG1_DIP2_CHK_DIS_MASK                     0x20000000U
#define SAND_HAL_FE_ST_CONFIG1_DIP2_CHK_DIS_SHIFT                    29
#define SAND_HAL_FE_ST_CONFIG1_DIP2_CHK_DIS_MSB                      29
#define SAND_HAL_FE_ST_CONFIG1_DIP2_CHK_DIS_LSB                      29
#define SAND_HAL_FE_ST_CONFIG1_DIP2_CHK_DIS_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG1_DIP2_CHK_DIS_DEFAULT                  0x00000000U
#define SAND_HAL_FE_ST_CONFIG1_TX_ARB_LEN_MASK                       0x00f00000U
#define SAND_HAL_FE_ST_CONFIG1_TX_ARB_LEN_SHIFT                      20
#define SAND_HAL_FE_ST_CONFIG1_TX_ARB_LEN_MSB                        23
#define SAND_HAL_FE_ST_CONFIG1_TX_ARB_LEN_LSB                        20
#define SAND_HAL_FE_ST_CONFIG1_TX_ARB_LEN_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG1_TX_ARB_LEN_DEFAULT                    0x00000000U
#define SAND_HAL_FE_ST_CONFIG1_TX_CAL_LEN_MAX_MASK                   0x000f0000U
#define SAND_HAL_FE_ST_CONFIG1_TX_CAL_LEN_MAX_SHIFT                  16
#define SAND_HAL_FE_ST_CONFIG1_TX_CAL_LEN_MAX_MSB                    19
#define SAND_HAL_FE_ST_CONFIG1_TX_CAL_LEN_MAX_LSB                    16
#define SAND_HAL_FE_ST_CONFIG1_TX_CAL_LEN_MAX_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_ST_CONFIG1_TX_CAL_LEN_MAX_DEFAULT                0x0000000fU
#define SAND_HAL_FE_ST_CONFIG1_TX_CAL_LEN_MASK                       0x0000f000U
#define SAND_HAL_FE_ST_CONFIG1_TX_CAL_LEN_SHIFT                      12
#define SAND_HAL_FE_ST_CONFIG1_TX_CAL_LEN_MSB                        15
#define SAND_HAL_FE_ST_CONFIG1_TX_CAL_LEN_LSB                        12
#define SAND_HAL_FE_ST_CONFIG1_TX_CAL_LEN_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG1_TX_CAL_LEN_DEFAULT                    0x00000000U
#define SAND_HAL_FE_ST_CONFIG1_TX_CAL_M_MASK                         0x00000ff0U
#define SAND_HAL_FE_ST_CONFIG1_TX_CAL_M_SHIFT                        4
#define SAND_HAL_FE_ST_CONFIG1_TX_CAL_M_MSB                          11
#define SAND_HAL_FE_ST_CONFIG1_TX_CAL_M_LSB                          4
#define SAND_HAL_FE_ST_CONFIG1_TX_CAL_M_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG1_TX_CAL_M_DEFAULT                      0x00000000U
#define SAND_HAL_FE_ST_CONFIG1_TX_ENB_TEST_MASK                      0x00000008U
#define SAND_HAL_FE_ST_CONFIG1_TX_ENB_TEST_SHIFT                     3
#define SAND_HAL_FE_ST_CONFIG1_TX_ENB_TEST_MSB                       3
#define SAND_HAL_FE_ST_CONFIG1_TX_ENB_TEST_LSB                       3
#define SAND_HAL_FE_ST_CONFIG1_TX_ENB_TEST_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG1_TX_ENB_TEST_DEFAULT                   0x00000000U
#define SAND_HAL_FE_ST_CONFIG1_TX_SET_TEST_MASK                      0x00000004U
#define SAND_HAL_FE_ST_CONFIG1_TX_SET_TEST_SHIFT                     2
#define SAND_HAL_FE_ST_CONFIG1_TX_SET_TEST_MSB                       2
#define SAND_HAL_FE_ST_CONFIG1_TX_SET_TEST_LSB                       2
#define SAND_HAL_FE_ST_CONFIG1_TX_SET_TEST_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG1_TX_SET_TEST_DEFAULT                   0x00000000U
#define SAND_HAL_FE_ST_CONFIG1_TX_DROP_TEST_MASK                     0x00000002U
#define SAND_HAL_FE_ST_CONFIG1_TX_DROP_TEST_SHIFT                    1
#define SAND_HAL_FE_ST_CONFIG1_TX_DROP_TEST_MSB                      1
#define SAND_HAL_FE_ST_CONFIG1_TX_DROP_TEST_LSB                      1
#define SAND_HAL_FE_ST_CONFIG1_TX_DROP_TEST_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG1_TX_DROP_TEST_DEFAULT                  0x00000000U
#define SAND_HAL_FE_ST_CONFIG1_TX_ENB_MASK                           0x00000001U
#define SAND_HAL_FE_ST_CONFIG1_TX_ENB_SHIFT                          0
#define SAND_HAL_FE_ST_CONFIG1_TX_ENB_MSB                            0
#define SAND_HAL_FE_ST_CONFIG1_TX_ENB_LSB                            0
#define SAND_HAL_FE_ST_CONFIG1_TX_ENB_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG1_TX_ENB_DEFAULT                        0x00000000U

/* field level defines for Device: FE  Register: st_config2 */
#define SAND_HAL_FE_ST_CONFIG2_LINES_PER_PORT_MASK                   0x30000000U
#define SAND_HAL_FE_ST_CONFIG2_LINES_PER_PORT_SHIFT                  28
#define SAND_HAL_FE_ST_CONFIG2_LINES_PER_PORT_MSB                    29
#define SAND_HAL_FE_ST_CONFIG2_LINES_PER_PORT_LSB                    28
#define SAND_HAL_FE_ST_CONFIG2_LINES_PER_PORT_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG2_LINES_PER_PORT_DEFAULT                0x00000000U
#define SAND_HAL_FE_ST_CONFIG2_TX_CTL_PKT_ONLY_MASK                  0x01000000U
#define SAND_HAL_FE_ST_CONFIG2_TX_CTL_PKT_ONLY_SHIFT                 24
#define SAND_HAL_FE_ST_CONFIG2_TX_CTL_PKT_ONLY_MSB                   24
#define SAND_HAL_FE_ST_CONFIG2_TX_CTL_PKT_ONLY_LSB                   24
#define SAND_HAL_FE_ST_CONFIG2_TX_CTL_PKT_ONLY_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG2_TX_CTL_PKT_ONLY_DEFAULT               0x00000000U
#define SAND_HAL_FE_ST_CONFIG2_TX_CTL_MAX_MASK                       0x00f00000U
#define SAND_HAL_FE_ST_CONFIG2_TX_CTL_MAX_SHIFT                      20
#define SAND_HAL_FE_ST_CONFIG2_TX_CTL_MAX_MSB                        23
#define SAND_HAL_FE_ST_CONFIG2_TX_CTL_MAX_LSB                        20
#define SAND_HAL_FE_ST_CONFIG2_TX_CTL_MAX_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG2_TX_CTL_MAX_DEFAULT                    0x00000000U
#define SAND_HAL_FE_ST_CONFIG2_TX_MAXBURST2_MASK                     0x000f0000U
#define SAND_HAL_FE_ST_CONFIG2_TX_MAXBURST2_SHIFT                    16
#define SAND_HAL_FE_ST_CONFIG2_TX_MAXBURST2_MSB                      19
#define SAND_HAL_FE_ST_CONFIG2_TX_MAXBURST2_LSB                      16
#define SAND_HAL_FE_ST_CONFIG2_TX_MAXBURST2_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG2_TX_MAXBURST2_DEFAULT                  0x00000000U
#define SAND_HAL_FE_ST_CONFIG2_TX_MAXBURST1_MASK                     0x0000f000U
#define SAND_HAL_FE_ST_CONFIG2_TX_MAXBURST1_SHIFT                    12
#define SAND_HAL_FE_ST_CONFIG2_TX_MAXBURST1_MSB                      15
#define SAND_HAL_FE_ST_CONFIG2_TX_MAXBURST1_LSB                      12
#define SAND_HAL_FE_ST_CONFIG2_TX_MAXBURST1_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG2_TX_MAXBURST1_DEFAULT                  0x00000001U
#define SAND_HAL_FE_ST_CONFIG2_DATA_MAX_T_MASK                       0x00000700U
#define SAND_HAL_FE_ST_CONFIG2_DATA_MAX_T_SHIFT                      8
#define SAND_HAL_FE_ST_CONFIG2_DATA_MAX_T_MSB                        10
#define SAND_HAL_FE_ST_CONFIG2_DATA_MAX_T_LSB                        8
#define SAND_HAL_FE_ST_CONFIG2_DATA_MAX_T_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG2_DATA_MAX_T_DEFAULT                    0x00000001U
#define SAND_HAL_FE_ST_CONFIG2_ALPHA_MASK                            0x000000ffU
#define SAND_HAL_FE_ST_CONFIG2_ALPHA_SHIFT                           0
#define SAND_HAL_FE_ST_CONFIG2_ALPHA_MSB                             7
#define SAND_HAL_FE_ST_CONFIG2_ALPHA_LSB                             0
#define SAND_HAL_FE_ST_CONFIG2_ALPHA_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG2_ALPHA_DEFAULT                         0x00000000U

/* field level defines for Device: FE  Register: st_config3 */
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_7_MASK                         0xf0000000U
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_7_SHIFT                        28
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_7_MSB                          31
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_7_LSB                          28
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_7_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_7_DEFAULT                      0x00000000U
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_6_MASK                         0x0f000000U
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_6_SHIFT                        24
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_6_MSB                          27
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_6_LSB                          24
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_6_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_6_DEFAULT                      0x00000000U
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_5_MASK                         0x00f00000U
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_5_SHIFT                        20
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_5_MSB                          23
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_5_LSB                          20
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_5_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_5_DEFAULT                      0x00000000U
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_4_MASK                         0x000f0000U
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_4_SHIFT                        16
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_4_MSB                          19
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_4_LSB                          16
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_4_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_4_DEFAULT                      0x00000000U
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_3_MASK                         0x0000f000U
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_3_SHIFT                        12
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_3_MSB                          15
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_3_LSB                          12
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_3_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_3_DEFAULT                      0x00000000U
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_2_MASK                         0x00000f00U
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_2_SHIFT                        8
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_2_MSB                          11
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_2_LSB                          8
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_2_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_2_DEFAULT                      0x00000000U
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_1_MASK                         0x000000f0U
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_1_SHIFT                        4
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_1_MSB                          7
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_1_LSB                          4
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_1_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_1_DEFAULT                      0x00000000U
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_0_MASK                         0x0000000fU
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_0_SHIFT                        0
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_0_MSB                          3
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_0_LSB                          0
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_0_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG3_TX_CAL_0_DEFAULT                      0x00000000U

/* field level defines for Device: FE  Register: st_config4 */
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_15_MASK                        0xf0000000U
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_15_SHIFT                       28
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_15_MSB                         31
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_15_LSB                         28
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_15_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_15_DEFAULT                     0x00000000U
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_14_MASK                        0x0f000000U
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_14_SHIFT                       24
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_14_MSB                         27
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_14_LSB                         24
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_14_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_14_DEFAULT                     0x00000000U
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_13_MASK                        0x00f00000U
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_13_SHIFT                       20
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_13_MSB                         23
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_13_LSB                         20
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_13_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_13_DEFAULT                     0x00000000U
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_12_MASK                        0x000f0000U
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_12_SHIFT                       16
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_12_MSB                         19
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_12_LSB                         16
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_12_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_12_DEFAULT                     0x00000000U
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_11_MASK                        0x0000f000U
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_11_SHIFT                       12
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_11_MSB                         15
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_11_LSB                         12
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_11_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_11_DEFAULT                     0x00000000U
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_10_MASK                        0x00000f00U
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_10_SHIFT                       8
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_10_MSB                         11
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_10_LSB                         8
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_10_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_10_DEFAULT                     0x00000000U
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_9_MASK                         0x000000f0U
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_9_SHIFT                        4
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_9_MSB                          7
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_9_LSB                          4
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_9_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_9_DEFAULT                      0x00000000U
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_8_MASK                         0x0000000fU
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_8_SHIFT                        0
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_8_MSB                          3
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_8_LSB                          0
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_8_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG4_TX_CAL_8_DEFAULT                      0x00000000U

/* field level defines for Device: FE  Register: st_config5 */
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_7_MASK                     0xf0000000U
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_7_SHIFT                    28
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_7_MSB                      31
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_7_LSB                      28
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_7_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_7_DEFAULT                  0x00000000U
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_6_MASK                     0x0f000000U
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_6_SHIFT                    24
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_6_MSB                      27
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_6_LSB                      24
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_6_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_6_DEFAULT                  0x00000000U
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_5_MASK                     0x00f00000U
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_5_SHIFT                    20
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_5_MSB                      23
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_5_LSB                      20
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_5_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_5_DEFAULT                  0x00000000U
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_4_MASK                     0x000f0000U
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_4_SHIFT                    16
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_4_MSB                      19
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_4_LSB                      16
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_4_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_4_DEFAULT                  0x00000000U
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_3_MASK                     0x0000f000U
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_3_SHIFT                    12
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_3_MSB                      15
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_3_LSB                      12
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_3_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_3_DEFAULT                  0x00000000U
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_2_MASK                     0x00000f00U
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_2_SHIFT                    8
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_2_MSB                      11
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_2_LSB                      8
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_2_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_2_DEFAULT                  0x00000000U
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_1_MASK                     0x000000f0U
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_1_SHIFT                    4
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_1_MSB                      7
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_1_LSB                      4
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_1_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_1_DEFAULT                  0x00000000U
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_0_MASK                     0x0000000fU
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_0_SHIFT                    0
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_0_MSB                      3
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_0_LSB                      0
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_0_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG5_TX_ARB_CFG_0_DEFAULT                  0x00000000U

/* field level defines for Device: FE  Register: st_config6 */
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_15_MASK                    0xf0000000U
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_15_SHIFT                   28
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_15_MSB                     31
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_15_LSB                     28
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_15_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_15_DEFAULT                 0x00000000U
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_14_MASK                    0x0f000000U
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_14_SHIFT                   24
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_14_MSB                     27
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_14_LSB                     24
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_14_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_14_DEFAULT                 0x00000000U
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_13_MASK                    0x00f00000U
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_13_SHIFT                   20
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_13_MSB                     23
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_13_LSB                     20
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_13_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_13_DEFAULT                 0x00000000U
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_12_MASK                    0x000f0000U
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_12_SHIFT                   16
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_12_MSB                     19
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_12_LSB                     16
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_12_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_12_DEFAULT                 0x00000000U
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_11_MASK                    0x0000f000U
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_11_SHIFT                   12
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_11_MSB                     15
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_11_LSB                     12
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_11_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_11_DEFAULT                 0x00000000U
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_10_MASK                    0x00000f00U
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_10_SHIFT                   8
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_10_MSB                     11
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_10_LSB                     8
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_10_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_10_DEFAULT                 0x00000000U
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_9_MASK                     0x000000f0U
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_9_SHIFT                    4
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_9_MSB                      7
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_9_LSB                      4
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_9_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_9_DEFAULT                  0x00000000U
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_8_MASK                     0x0000000fU
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_8_SHIFT                    0
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_8_MSB                      3
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_8_LSB                      0
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_8_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_CONFIG6_TX_ARB_CFG_8_DEFAULT                  0x00000000U

/* field level defines for Device: FE  Register: st_error */
#define SAND_HAL_FE_ST_ERROR_TX_LOS_SYNC_MASK                        0x00000040U
#define SAND_HAL_FE_ST_ERROR_TX_LOS_SYNC_SHIFT                       6
#define SAND_HAL_FE_ST_ERROR_TX_LOS_SYNC_MSB                         6
#define SAND_HAL_FE_ST_ERROR_TX_LOS_SYNC_LSB                         6
#define SAND_HAL_FE_ST_ERROR_TX_LOS_SYNC_TYPE                        (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_ST_ERROR_TX_LOS_SYNC_DEFAULT                     0x00000000U
#define SAND_HAL_FE_ST_ERROR_TX_ACHV_SYNC_MASK                       0x00000020U
#define SAND_HAL_FE_ST_ERROR_TX_ACHV_SYNC_SHIFT                      5
#define SAND_HAL_FE_ST_ERROR_TX_ACHV_SYNC_MSB                        5
#define SAND_HAL_FE_ST_ERROR_TX_ACHV_SYNC_LSB                        5
#define SAND_HAL_FE_ST_ERROR_TX_ACHV_SYNC_TYPE                       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_ST_ERROR_TX_ACHV_SYNC_DEFAULT                    0x00000000U
#define SAND_HAL_FE_ST_ERROR_DIP2_FRAME_ERR_MASK                     0x00000010U
#define SAND_HAL_FE_ST_ERROR_DIP2_FRAME_ERR_SHIFT                    4
#define SAND_HAL_FE_ST_ERROR_DIP2_FRAME_ERR_MSB                      4
#define SAND_HAL_FE_ST_ERROR_DIP2_FRAME_ERR_LSB                      4
#define SAND_HAL_FE_ST_ERROR_DIP2_FRAME_ERR_TYPE                     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_ST_ERROR_DIP2_FRAME_ERR_DEFAULT                  0x00000000U
#define SAND_HAL_FE_ST_ERROR_DIP2_PAR_ERR_CNT_MASK                   0x0000000fU
#define SAND_HAL_FE_ST_ERROR_DIP2_PAR_ERR_CNT_SHIFT                  0
#define SAND_HAL_FE_ST_ERROR_DIP2_PAR_ERR_CNT_MSB                    3
#define SAND_HAL_FE_ST_ERROR_DIP2_PAR_ERR_CNT_LSB                    0
#define SAND_HAL_FE_ST_ERROR_DIP2_PAR_ERR_CNT_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_ST_ERROR_DIP2_PAR_ERR_CNT_DEFAULT                0x00000000U

/* field level defines for Device: FE  Register: st_error_mask */
#define SAND_HAL_FE_ST_ERROR_MASK_TX_LOS_SYNC_DISINT_MASK            0x00000040U
#define SAND_HAL_FE_ST_ERROR_MASK_TX_LOS_SYNC_DISINT_SHIFT           6
#define SAND_HAL_FE_ST_ERROR_MASK_TX_LOS_SYNC_DISINT_MSB             6
#define SAND_HAL_FE_ST_ERROR_MASK_TX_LOS_SYNC_DISINT_LSB             6
#define SAND_HAL_FE_ST_ERROR_MASK_TX_LOS_SYNC_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_ERROR_MASK_TX_LOS_SYNC_DISINT_DEFAULT         0x00000001U
#define SAND_HAL_FE_ST_ERROR_MASK_TX_ACHV_SYNC_DISINT_MASK           0x00000020U
#define SAND_HAL_FE_ST_ERROR_MASK_TX_ACHV_SYNC_DISINT_SHIFT          5
#define SAND_HAL_FE_ST_ERROR_MASK_TX_ACHV_SYNC_DISINT_MSB            5
#define SAND_HAL_FE_ST_ERROR_MASK_TX_ACHV_SYNC_DISINT_LSB            5
#define SAND_HAL_FE_ST_ERROR_MASK_TX_ACHV_SYNC_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_ERROR_MASK_TX_ACHV_SYNC_DISINT_DEFAULT        0x00000001U
#define SAND_HAL_FE_ST_ERROR_MASK_DIP2_FRAME_ERR_DISINT_MASK         0x00000010U
#define SAND_HAL_FE_ST_ERROR_MASK_DIP2_FRAME_ERR_DISINT_SHIFT        4
#define SAND_HAL_FE_ST_ERROR_MASK_DIP2_FRAME_ERR_DISINT_MSB          4
#define SAND_HAL_FE_ST_ERROR_MASK_DIP2_FRAME_ERR_DISINT_LSB          4
#define SAND_HAL_FE_ST_ERROR_MASK_DIP2_FRAME_ERR_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_ERROR_MASK_DIP2_FRAME_ERR_DISINT_DEFAULT      0x00000001U
#define SAND_HAL_FE_ST_ERROR_MASK_DIP2_PAR_ERR_CNT_DISINT_MASK       0x0000000fU
#define SAND_HAL_FE_ST_ERROR_MASK_DIP2_PAR_ERR_CNT_DISINT_SHIFT      0
#define SAND_HAL_FE_ST_ERROR_MASK_DIP2_PAR_ERR_CNT_DISINT_MSB        3
#define SAND_HAL_FE_ST_ERROR_MASK_DIP2_PAR_ERR_CNT_DISINT_LSB        0
#define SAND_HAL_FE_ST_ERROR_MASK_DIP2_PAR_ERR_CNT_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_ERROR_MASK_DIP2_PAR_ERR_CNT_DISINT_DEFAULT    0x0000000fU

/* field level defines for Device: FE  Register: st_status */
#define SAND_HAL_FE_ST_STATUS_TX_INSYNC_MASK                         0x00000001U
#define SAND_HAL_FE_ST_STATUS_TX_INSYNC_SHIFT                        0
#define SAND_HAL_FE_ST_STATUS_TX_INSYNC_MSB                          0
#define SAND_HAL_FE_ST_STATUS_TX_INSYNC_LSB                          0
#define SAND_HAL_FE_ST_STATUS_TX_INSYNC_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_ST_STATUS_TX_INSYNC_DEFAULT                      0x00000000U

/* field level defines for Device: FE  Register: st_p0_tx_pkt_cnt */
#define SAND_HAL_FE_ST_P0_TX_PKT_CNT_P0_TX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_FE_ST_P0_TX_PKT_CNT_P0_TX_PKT_CNT_SHIFT             0
#define SAND_HAL_FE_ST_P0_TX_PKT_CNT_P0_TX_PKT_CNT_MSB               31
#define SAND_HAL_FE_ST_P0_TX_PKT_CNT_P0_TX_PKT_CNT_LSB               0
#define SAND_HAL_FE_ST_P0_TX_PKT_CNT_P0_TX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_ST_P0_TX_PKT_CNT_P0_TX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: st_p1_tx_pkt_cnt */
#define SAND_HAL_FE_ST_P1_TX_PKT_CNT_P1_TX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_FE_ST_P1_TX_PKT_CNT_P1_TX_PKT_CNT_SHIFT             0
#define SAND_HAL_FE_ST_P1_TX_PKT_CNT_P1_TX_PKT_CNT_MSB               31
#define SAND_HAL_FE_ST_P1_TX_PKT_CNT_P1_TX_PKT_CNT_LSB               0
#define SAND_HAL_FE_ST_P1_TX_PKT_CNT_P1_TX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_ST_P1_TX_PKT_CNT_P1_TX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: st_p2_tx_pkt_cnt */
#define SAND_HAL_FE_ST_P2_TX_PKT_CNT_P2_TX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_FE_ST_P2_TX_PKT_CNT_P2_TX_PKT_CNT_SHIFT             0
#define SAND_HAL_FE_ST_P2_TX_PKT_CNT_P2_TX_PKT_CNT_MSB               31
#define SAND_HAL_FE_ST_P2_TX_PKT_CNT_P2_TX_PKT_CNT_LSB               0
#define SAND_HAL_FE_ST_P2_TX_PKT_CNT_P2_TX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_ST_P2_TX_PKT_CNT_P2_TX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: st_p3_tx_pkt_cnt */
#define SAND_HAL_FE_ST_P3_TX_PKT_CNT_P3_TX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_FE_ST_P3_TX_PKT_CNT_P3_TX_PKT_CNT_SHIFT             0
#define SAND_HAL_FE_ST_P3_TX_PKT_CNT_P3_TX_PKT_CNT_MSB               31
#define SAND_HAL_FE_ST_P3_TX_PKT_CNT_P3_TX_PKT_CNT_LSB               0
#define SAND_HAL_FE_ST_P3_TX_PKT_CNT_P3_TX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_ST_P3_TX_PKT_CNT_P3_TX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: st_p4_tx_pkt_cnt */
#define SAND_HAL_FE_ST_P4_TX_PKT_CNT_P4_TX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_FE_ST_P4_TX_PKT_CNT_P4_TX_PKT_CNT_SHIFT             0
#define SAND_HAL_FE_ST_P4_TX_PKT_CNT_P4_TX_PKT_CNT_MSB               31
#define SAND_HAL_FE_ST_P4_TX_PKT_CNT_P4_TX_PKT_CNT_LSB               0
#define SAND_HAL_FE_ST_P4_TX_PKT_CNT_P4_TX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_ST_P4_TX_PKT_CNT_P4_TX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: st_p5_tx_pkt_cnt */
#define SAND_HAL_FE_ST_P5_TX_PKT_CNT_P5_TX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_FE_ST_P5_TX_PKT_CNT_P5_TX_PKT_CNT_SHIFT             0
#define SAND_HAL_FE_ST_P5_TX_PKT_CNT_P5_TX_PKT_CNT_MSB               31
#define SAND_HAL_FE_ST_P5_TX_PKT_CNT_P5_TX_PKT_CNT_LSB               0
#define SAND_HAL_FE_ST_P5_TX_PKT_CNT_P5_TX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_ST_P5_TX_PKT_CNT_P5_TX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: st_p6_tx_pkt_cnt */
#define SAND_HAL_FE_ST_P6_TX_PKT_CNT_P6_TX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_FE_ST_P6_TX_PKT_CNT_P6_TX_PKT_CNT_SHIFT             0
#define SAND_HAL_FE_ST_P6_TX_PKT_CNT_P6_TX_PKT_CNT_MSB               31
#define SAND_HAL_FE_ST_P6_TX_PKT_CNT_P6_TX_PKT_CNT_LSB               0
#define SAND_HAL_FE_ST_P6_TX_PKT_CNT_P6_TX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_ST_P6_TX_PKT_CNT_P6_TX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: st_p7_tx_pkt_cnt */
#define SAND_HAL_FE_ST_P7_TX_PKT_CNT_P7_TX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_FE_ST_P7_TX_PKT_CNT_P7_TX_PKT_CNT_SHIFT             0
#define SAND_HAL_FE_ST_P7_TX_PKT_CNT_P7_TX_PKT_CNT_MSB               31
#define SAND_HAL_FE_ST_P7_TX_PKT_CNT_P7_TX_PKT_CNT_LSB               0
#define SAND_HAL_FE_ST_P7_TX_PKT_CNT_P7_TX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_ST_P7_TX_PKT_CNT_P7_TX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: st_p8_tx_pkt_cnt */
#define SAND_HAL_FE_ST_P8_TX_PKT_CNT_P8_TX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_FE_ST_P8_TX_PKT_CNT_P8_TX_PKT_CNT_SHIFT             0
#define SAND_HAL_FE_ST_P8_TX_PKT_CNT_P8_TX_PKT_CNT_MSB               31
#define SAND_HAL_FE_ST_P8_TX_PKT_CNT_P8_TX_PKT_CNT_LSB               0
#define SAND_HAL_FE_ST_P8_TX_PKT_CNT_P8_TX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_ST_P8_TX_PKT_CNT_P8_TX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: st_p9_tx_pkt_cnt */
#define SAND_HAL_FE_ST_P9_TX_PKT_CNT_P9_TX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_FE_ST_P9_TX_PKT_CNT_P9_TX_PKT_CNT_SHIFT             0
#define SAND_HAL_FE_ST_P9_TX_PKT_CNT_P9_TX_PKT_CNT_MSB               31
#define SAND_HAL_FE_ST_P9_TX_PKT_CNT_P9_TX_PKT_CNT_LSB               0
#define SAND_HAL_FE_ST_P9_TX_PKT_CNT_P9_TX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_ST_P9_TX_PKT_CNT_P9_TX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: st_p10_tx_pkt_cnt */
#define SAND_HAL_FE_ST_P10_TX_PKT_CNT_P10_TX_PKT_CNT_MASK            0xffffffffU
#define SAND_HAL_FE_ST_P10_TX_PKT_CNT_P10_TX_PKT_CNT_SHIFT           0
#define SAND_HAL_FE_ST_P10_TX_PKT_CNT_P10_TX_PKT_CNT_MSB             31
#define SAND_HAL_FE_ST_P10_TX_PKT_CNT_P10_TX_PKT_CNT_LSB             0
#define SAND_HAL_FE_ST_P10_TX_PKT_CNT_P10_TX_PKT_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_ST_P10_TX_PKT_CNT_P10_TX_PKT_CNT_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: st_p11_tx_pkt_cnt */
#define SAND_HAL_FE_ST_P11_TX_PKT_CNT_P11_TX_PKT_CNT_MASK            0xffffffffU
#define SAND_HAL_FE_ST_P11_TX_PKT_CNT_P11_TX_PKT_CNT_SHIFT           0
#define SAND_HAL_FE_ST_P11_TX_PKT_CNT_P11_TX_PKT_CNT_MSB             31
#define SAND_HAL_FE_ST_P11_TX_PKT_CNT_P11_TX_PKT_CNT_LSB             0
#define SAND_HAL_FE_ST_P11_TX_PKT_CNT_P11_TX_PKT_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_ST_P11_TX_PKT_CNT_P11_TX_PKT_CNT_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: st_p12_tx_pkt_cnt */
#define SAND_HAL_FE_ST_P12_TX_PKT_CNT_P12_TX_PKT_CNT_MASK            0xffffffffU
#define SAND_HAL_FE_ST_P12_TX_PKT_CNT_P12_TX_PKT_CNT_SHIFT           0
#define SAND_HAL_FE_ST_P12_TX_PKT_CNT_P12_TX_PKT_CNT_MSB             31
#define SAND_HAL_FE_ST_P12_TX_PKT_CNT_P12_TX_PKT_CNT_LSB             0
#define SAND_HAL_FE_ST_P12_TX_PKT_CNT_P12_TX_PKT_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_ST_P12_TX_PKT_CNT_P12_TX_PKT_CNT_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: st_p13_tx_pkt_cnt */
#define SAND_HAL_FE_ST_P13_TX_PKT_CNT_P13_TX_PKT_CNT_MASK            0xffffffffU
#define SAND_HAL_FE_ST_P13_TX_PKT_CNT_P13_TX_PKT_CNT_SHIFT           0
#define SAND_HAL_FE_ST_P13_TX_PKT_CNT_P13_TX_PKT_CNT_MSB             31
#define SAND_HAL_FE_ST_P13_TX_PKT_CNT_P13_TX_PKT_CNT_LSB             0
#define SAND_HAL_FE_ST_P13_TX_PKT_CNT_P13_TX_PKT_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_ST_P13_TX_PKT_CNT_P13_TX_PKT_CNT_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: st_p14_tx_pkt_cnt */
#define SAND_HAL_FE_ST_P14_TX_PKT_CNT_P14_TX_PKT_CNT_MASK            0xffffffffU
#define SAND_HAL_FE_ST_P14_TX_PKT_CNT_P14_TX_PKT_CNT_SHIFT           0
#define SAND_HAL_FE_ST_P14_TX_PKT_CNT_P14_TX_PKT_CNT_MSB             31
#define SAND_HAL_FE_ST_P14_TX_PKT_CNT_P14_TX_PKT_CNT_LSB             0
#define SAND_HAL_FE_ST_P14_TX_PKT_CNT_P14_TX_PKT_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_ST_P14_TX_PKT_CNT_P14_TX_PKT_CNT_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: st_p15_tx_pkt_cnt */
#define SAND_HAL_FE_ST_P15_TX_PKT_CNT_P15_TX_PKT_CNT_MASK            0xffffffffU
#define SAND_HAL_FE_ST_P15_TX_PKT_CNT_P15_TX_PKT_CNT_SHIFT           0
#define SAND_HAL_FE_ST_P15_TX_PKT_CNT_P15_TX_PKT_CNT_MSB             31
#define SAND_HAL_FE_ST_P15_TX_PKT_CNT_P15_TX_PKT_CNT_LSB             0
#define SAND_HAL_FE_ST_P15_TX_PKT_CNT_P15_TX_PKT_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_ST_P15_TX_PKT_CNT_P15_TX_PKT_CNT_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: st_p0_tx_byte_cnt */
#define SAND_HAL_FE_ST_P0_TX_BYTE_CNT_P0_TX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_FE_ST_P0_TX_BYTE_CNT_P0_TX_BYTE_CNT_SHIFT           0
#define SAND_HAL_FE_ST_P0_TX_BYTE_CNT_P0_TX_BYTE_CNT_MSB             31
#define SAND_HAL_FE_ST_P0_TX_BYTE_CNT_P0_TX_BYTE_CNT_LSB             0
#define SAND_HAL_FE_ST_P0_TX_BYTE_CNT_P0_TX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_ST_P0_TX_BYTE_CNT_P0_TX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: st_p1_tx_byte_cnt */
#define SAND_HAL_FE_ST_P1_TX_BYTE_CNT_P1_TX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_FE_ST_P1_TX_BYTE_CNT_P1_TX_BYTE_CNT_SHIFT           0
#define SAND_HAL_FE_ST_P1_TX_BYTE_CNT_P1_TX_BYTE_CNT_MSB             31
#define SAND_HAL_FE_ST_P1_TX_BYTE_CNT_P1_TX_BYTE_CNT_LSB             0
#define SAND_HAL_FE_ST_P1_TX_BYTE_CNT_P1_TX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_ST_P1_TX_BYTE_CNT_P1_TX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: st_p2_tx_byte_cnt */
#define SAND_HAL_FE_ST_P2_TX_BYTE_CNT_P2_TX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_FE_ST_P2_TX_BYTE_CNT_P2_TX_BYTE_CNT_SHIFT           0
#define SAND_HAL_FE_ST_P2_TX_BYTE_CNT_P2_TX_BYTE_CNT_MSB             31
#define SAND_HAL_FE_ST_P2_TX_BYTE_CNT_P2_TX_BYTE_CNT_LSB             0
#define SAND_HAL_FE_ST_P2_TX_BYTE_CNT_P2_TX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_ST_P2_TX_BYTE_CNT_P2_TX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: st_p3_tx_byte_cnt */
#define SAND_HAL_FE_ST_P3_TX_BYTE_CNT_P3_TX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_FE_ST_P3_TX_BYTE_CNT_P3_TX_BYTE_CNT_SHIFT           0
#define SAND_HAL_FE_ST_P3_TX_BYTE_CNT_P3_TX_BYTE_CNT_MSB             31
#define SAND_HAL_FE_ST_P3_TX_BYTE_CNT_P3_TX_BYTE_CNT_LSB             0
#define SAND_HAL_FE_ST_P3_TX_BYTE_CNT_P3_TX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_ST_P3_TX_BYTE_CNT_P3_TX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: st_p4_tx_byte_cnt */
#define SAND_HAL_FE_ST_P4_TX_BYTE_CNT_P4_TX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_FE_ST_P4_TX_BYTE_CNT_P4_TX_BYTE_CNT_SHIFT           0
#define SAND_HAL_FE_ST_P4_TX_BYTE_CNT_P4_TX_BYTE_CNT_MSB             31
#define SAND_HAL_FE_ST_P4_TX_BYTE_CNT_P4_TX_BYTE_CNT_LSB             0
#define SAND_HAL_FE_ST_P4_TX_BYTE_CNT_P4_TX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_ST_P4_TX_BYTE_CNT_P4_TX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: st_p5_tx_byte_cnt */
#define SAND_HAL_FE_ST_P5_TX_BYTE_CNT_P5_TX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_FE_ST_P5_TX_BYTE_CNT_P5_TX_BYTE_CNT_SHIFT           0
#define SAND_HAL_FE_ST_P5_TX_BYTE_CNT_P5_TX_BYTE_CNT_MSB             31
#define SAND_HAL_FE_ST_P5_TX_BYTE_CNT_P5_TX_BYTE_CNT_LSB             0
#define SAND_HAL_FE_ST_P5_TX_BYTE_CNT_P5_TX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_ST_P5_TX_BYTE_CNT_P5_TX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: st_p6_tx_byte_cnt */
#define SAND_HAL_FE_ST_P6_TX_BYTE_CNT_P6_TX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_FE_ST_P6_TX_BYTE_CNT_P6_TX_BYTE_CNT_SHIFT           0
#define SAND_HAL_FE_ST_P6_TX_BYTE_CNT_P6_TX_BYTE_CNT_MSB             31
#define SAND_HAL_FE_ST_P6_TX_BYTE_CNT_P6_TX_BYTE_CNT_LSB             0
#define SAND_HAL_FE_ST_P6_TX_BYTE_CNT_P6_TX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_ST_P6_TX_BYTE_CNT_P6_TX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: st_p7_tx_byte_cnt */
#define SAND_HAL_FE_ST_P7_TX_BYTE_CNT_P7_TX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_FE_ST_P7_TX_BYTE_CNT_P7_TX_BYTE_CNT_SHIFT           0
#define SAND_HAL_FE_ST_P7_TX_BYTE_CNT_P7_TX_BYTE_CNT_MSB             31
#define SAND_HAL_FE_ST_P7_TX_BYTE_CNT_P7_TX_BYTE_CNT_LSB             0
#define SAND_HAL_FE_ST_P7_TX_BYTE_CNT_P7_TX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_ST_P7_TX_BYTE_CNT_P7_TX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: st_p8_tx_byte_cnt */
#define SAND_HAL_FE_ST_P8_TX_BYTE_CNT_P8_TX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_FE_ST_P8_TX_BYTE_CNT_P8_TX_BYTE_CNT_SHIFT           0
#define SAND_HAL_FE_ST_P8_TX_BYTE_CNT_P8_TX_BYTE_CNT_MSB             31
#define SAND_HAL_FE_ST_P8_TX_BYTE_CNT_P8_TX_BYTE_CNT_LSB             0
#define SAND_HAL_FE_ST_P8_TX_BYTE_CNT_P8_TX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_ST_P8_TX_BYTE_CNT_P8_TX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: st_p9_tx_byte_cnt */
#define SAND_HAL_FE_ST_P9_TX_BYTE_CNT_P9_TX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_FE_ST_P9_TX_BYTE_CNT_P9_TX_BYTE_CNT_SHIFT           0
#define SAND_HAL_FE_ST_P9_TX_BYTE_CNT_P9_TX_BYTE_CNT_MSB             31
#define SAND_HAL_FE_ST_P9_TX_BYTE_CNT_P9_TX_BYTE_CNT_LSB             0
#define SAND_HAL_FE_ST_P9_TX_BYTE_CNT_P9_TX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_ST_P9_TX_BYTE_CNT_P9_TX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: FE  Register: st_p10_tx_byte_cnt */
#define SAND_HAL_FE_ST_P10_TX_BYTE_CNT_P10_TX_BYTE_CNT_MASK          0xffffffffU
#define SAND_HAL_FE_ST_P10_TX_BYTE_CNT_P10_TX_BYTE_CNT_SHIFT         0
#define SAND_HAL_FE_ST_P10_TX_BYTE_CNT_P10_TX_BYTE_CNT_MSB           31
#define SAND_HAL_FE_ST_P10_TX_BYTE_CNT_P10_TX_BYTE_CNT_LSB           0
#define SAND_HAL_FE_ST_P10_TX_BYTE_CNT_P10_TX_BYTE_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_ST_P10_TX_BYTE_CNT_P10_TX_BYTE_CNT_DEFAULT       0x00000000U

/* field level defines for Device: FE  Register: st_p11_tx_byte_cnt */
#define SAND_HAL_FE_ST_P11_TX_BYTE_CNT_P11_TX_BYTE_CNT_MASK          0xffffffffU
#define SAND_HAL_FE_ST_P11_TX_BYTE_CNT_P11_TX_BYTE_CNT_SHIFT         0
#define SAND_HAL_FE_ST_P11_TX_BYTE_CNT_P11_TX_BYTE_CNT_MSB           31
#define SAND_HAL_FE_ST_P11_TX_BYTE_CNT_P11_TX_BYTE_CNT_LSB           0
#define SAND_HAL_FE_ST_P11_TX_BYTE_CNT_P11_TX_BYTE_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_ST_P11_TX_BYTE_CNT_P11_TX_BYTE_CNT_DEFAULT       0x00000000U

/* field level defines for Device: FE  Register: st_p12_tx_byte_cnt */
#define SAND_HAL_FE_ST_P12_TX_BYTE_CNT_P12_TX_BYTE_CNT_MASK          0xffffffffU
#define SAND_HAL_FE_ST_P12_TX_BYTE_CNT_P12_TX_BYTE_CNT_SHIFT         0
#define SAND_HAL_FE_ST_P12_TX_BYTE_CNT_P12_TX_BYTE_CNT_MSB           31
#define SAND_HAL_FE_ST_P12_TX_BYTE_CNT_P12_TX_BYTE_CNT_LSB           0
#define SAND_HAL_FE_ST_P12_TX_BYTE_CNT_P12_TX_BYTE_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_ST_P12_TX_BYTE_CNT_P12_TX_BYTE_CNT_DEFAULT       0x00000000U

/* field level defines for Device: FE  Register: st_p13_tx_byte_cnt */
#define SAND_HAL_FE_ST_P13_TX_BYTE_CNT_P13_TX_BYTE_CNT_MASK          0xffffffffU
#define SAND_HAL_FE_ST_P13_TX_BYTE_CNT_P13_TX_BYTE_CNT_SHIFT         0
#define SAND_HAL_FE_ST_P13_TX_BYTE_CNT_P13_TX_BYTE_CNT_MSB           31
#define SAND_HAL_FE_ST_P13_TX_BYTE_CNT_P13_TX_BYTE_CNT_LSB           0
#define SAND_HAL_FE_ST_P13_TX_BYTE_CNT_P13_TX_BYTE_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_ST_P13_TX_BYTE_CNT_P13_TX_BYTE_CNT_DEFAULT       0x00000000U

/* field level defines for Device: FE  Register: st_p14_tx_byte_cnt */
#define SAND_HAL_FE_ST_P14_TX_BYTE_CNT_P14_TX_BYTE_CNT_MASK          0xffffffffU
#define SAND_HAL_FE_ST_P14_TX_BYTE_CNT_P14_TX_BYTE_CNT_SHIFT         0
#define SAND_HAL_FE_ST_P14_TX_BYTE_CNT_P14_TX_BYTE_CNT_MSB           31
#define SAND_HAL_FE_ST_P14_TX_BYTE_CNT_P14_TX_BYTE_CNT_LSB           0
#define SAND_HAL_FE_ST_P14_TX_BYTE_CNT_P14_TX_BYTE_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_ST_P14_TX_BYTE_CNT_P14_TX_BYTE_CNT_DEFAULT       0x00000000U

/* field level defines for Device: FE  Register: st_p15_tx_byte_cnt */
#define SAND_HAL_FE_ST_P15_TX_BYTE_CNT_P15_TX_BYTE_CNT_MASK          0xffffffffU
#define SAND_HAL_FE_ST_P15_TX_BYTE_CNT_P15_TX_BYTE_CNT_SHIFT         0
#define SAND_HAL_FE_ST_P15_TX_BYTE_CNT_P15_TX_BYTE_CNT_MSB           31
#define SAND_HAL_FE_ST_P15_TX_BYTE_CNT_P15_TX_BYTE_CNT_LSB           0
#define SAND_HAL_FE_ST_P15_TX_BYTE_CNT_P15_TX_BYTE_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_ST_P15_TX_BYTE_CNT_P15_TX_BYTE_CNT_DEFAULT       0x00000000U

/* field level defines for Device: FE  Register: st_tx_test_pkt_cnt */
#define SAND_HAL_FE_ST_TX_TEST_PKT_CNT_TX_TEST_PKT_CNT_MASK          0x0000ffffU
#define SAND_HAL_FE_ST_TX_TEST_PKT_CNT_TX_TEST_PKT_CNT_SHIFT         0
#define SAND_HAL_FE_ST_TX_TEST_PKT_CNT_TX_TEST_PKT_CNT_MSB           15
#define SAND_HAL_FE_ST_TX_TEST_PKT_CNT_TX_TEST_PKT_CNT_LSB           0
#define SAND_HAL_FE_ST_TX_TEST_PKT_CNT_TX_TEST_PKT_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_ST_TX_TEST_PKT_CNT_TX_TEST_PKT_CNT_DEFAULT       0x00000000U

/* field level defines for Device: FE  Register: st_tx_test_byte_cnt */
#define SAND_HAL_FE_ST_TX_TEST_BYTE_CNT_TX_TEST_BYTE_CNT_MASK        0x0000ffffU
#define SAND_HAL_FE_ST_TX_TEST_BYTE_CNT_TX_TEST_BYTE_CNT_SHIFT       0
#define SAND_HAL_FE_ST_TX_TEST_BYTE_CNT_TX_TEST_BYTE_CNT_MSB         15
#define SAND_HAL_FE_ST_TX_TEST_BYTE_CNT_TX_TEST_BYTE_CNT_LSB         0
#define SAND_HAL_FE_ST_TX_TEST_BYTE_CNT_TX_TEST_BYTE_CNT_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_FE_ST_TX_TEST_BYTE_CNT_TX_TEST_BYTE_CNT_DEFAULT     0x00000000U

/* field level defines for Device: FE  Register: st_tx_test_hdr1 */
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_NODE_MASK                     0xfc000000U
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_NODE_SHIFT                    26
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_NODE_MSB                      31
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_NODE_LSB                      26
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_NODE_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_NODE_DEFAULT                  0x00000000U
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_PORT_MASK                     0x03e00000U
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_PORT_SHIFT                    21
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_PORT_MSB                      25
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_PORT_LSB                      21
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_PORT_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_PORT_DEFAULT                  0x00000000U
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_COS_MASK                      0x001c0000U
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_COS_SHIFT                     18
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_COS_MSB                       20
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_COS_LSB                       18
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_COS_TYPE                      (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_COS_DEFAULT                   0x00000000U
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_DP_MASK                       0x00030000U
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_DP_SHIFT                      16
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_DP_MSB                        17
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_DP_LSB                        16
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_DP_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_DP_DEFAULT                    0x00000000U
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_ECN_MASK                      0x00008000U
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_ECN_SHIFT                     15
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_ECN_MSB                       15
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_ECN_LSB                       15
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_ECN_TYPE                      (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_ECN_DEFAULT                   0x00000000U
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_TEST_MASK                     0x00004000U
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_TEST_SHIFT                    14
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_TEST_MSB                      14
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_TEST_LSB                      14
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_TEST_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_TEST_DEFAULT                  0x00000000U
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_L2_LEN_MASK                   0x00003fffU
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_L2_LEN_SHIFT                  0
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_L2_LEN_MSB                    13
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_L2_LEN_LSB                    0
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_L2_LEN_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_ST_TX_TEST_HDR1_TX_L2_LEN_DEFAULT                0x00000000U

/* field level defines for Device: FE  Register: st_tx_test_hdr2 */
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_RESERVED3_0_MASK              0xf0000000U
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_RESERVED3_0_SHIFT             28
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_RESERVED3_0_MSB               31
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_RESERVED3_0_LSB               28
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_RESERVED3_0_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_RESERVED3_0_DEFAULT           0x00000000U
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_MC_MASK                       0x08000000U
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_MC_SHIFT                      27
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_MC_MSB                        27
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_MC_LSB                        27
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_MC_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_MC_DEFAULT                    0x00000000U
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_SH_MASK                       0x04000000U
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_SH_SHIFT                      26
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_SH_MSB                        26
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_SH_LSB                        26
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_SH_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_SH_DEFAULT                    0x00000000U
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_LCL_COS_MASK                  0x03800000U
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_LCL_COS_SHIFT                 23
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_LCL_COS_MSB                   25
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_LCL_COS_LSB                   23
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_LCL_COS_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_LCL_COS_DEFAULT               0x00000000U
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_LCL_DP_MASK                   0x00600000U
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_LCL_DP_SHIFT                  21
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_LCL_DP_MSB                    22
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_LCL_DP_LSB                    21
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_LCL_DP_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_LCL_DP_DEFAULT                0x00000000U
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_OUT_HEADER_INDEX_MASK         0x001fff00U
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_OUT_HEADER_INDEX_SHIFT        8
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_OUT_HEADER_INDEX_MSB          20
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_OUT_HEADER_INDEX_LSB          8
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_OUT_HEADER_INDEX_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_OUT_HEADER_INDEX_DEFAULT      0x00000000U
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_RESERVED7_0_MASK              0x000000ffU
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_RESERVED7_0_SHIFT             0
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_RESERVED7_0_MSB               7
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_RESERVED7_0_LSB               0
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_RESERVED7_0_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_FE_ST_TX_TEST_HDR2_TX_RESERVED7_0_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: st_tx_write_ctl */
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG0_31_16_MASK      0x80000000U
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG0_31_16_SHIFT     31
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG0_31_16_MSB       31
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG0_31_16_LSB       31
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG0_31_16_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG0_31_16_DEFAULT   0x00000000U
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG0_15_0_MASK       0x40000000U
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG0_15_0_SHIFT      30
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG0_15_0_MSB        30
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG0_15_0_LSB        30
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG0_15_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG0_15_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG1_31_16_MASK      0x20000000U
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG1_31_16_SHIFT     29
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG1_31_16_MSB       29
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG1_31_16_LSB       29
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG1_31_16_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG1_31_16_DEFAULT   0x00000000U
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG1_15_0_MASK       0x10000000U
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG1_15_0_SHIFT      28
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG1_15_0_MSB        28
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG1_15_0_LSB        28
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG1_15_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG1_15_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG2_31_16_MASK      0x08000000U
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG2_31_16_SHIFT     27
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG2_31_16_MSB       27
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG2_31_16_LSB       27
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG2_31_16_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG2_31_16_DEFAULT   0x00000000U
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG2_15_0_MASK       0x04000000U
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG2_15_0_SHIFT      26
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG2_15_0_MSB        26
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG2_15_0_LSB        26
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG2_15_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG2_15_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG3_31_16_MASK      0x02000000U
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG3_31_16_SHIFT     25
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG3_31_16_MSB       25
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG3_31_16_LSB       25
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG3_31_16_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG3_31_16_DEFAULT   0x00000000U
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG3_15_0_MASK       0x01000000U
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG3_15_0_SHIFT      24
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG3_15_0_MSB        24
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG3_15_0_LSB        24
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG3_15_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_TX_WRITE_CTL_CONTROL_BIT_REG3_15_0_DEFAULT    0x00000000U
#define SAND_HAL_FE_ST_TX_WRITE_CTL_WR_ACK_MASK                      0x00000004U
#define SAND_HAL_FE_ST_TX_WRITE_CTL_WR_ACK_SHIFT                     2
#define SAND_HAL_FE_ST_TX_WRITE_CTL_WR_ACK_MSB                       2
#define SAND_HAL_FE_ST_TX_WRITE_CTL_WR_ACK_LSB                       2
#define SAND_HAL_FE_ST_TX_WRITE_CTL_WR_ACK_TYPE                      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_FE_ST_TX_WRITE_CTL_WR_ACK_DEFAULT                   0x00000000U
#define SAND_HAL_FE_ST_TX_WRITE_CTL_WR_REQ_MASK                      0x00000002U
#define SAND_HAL_FE_ST_TX_WRITE_CTL_WR_REQ_SHIFT                     1
#define SAND_HAL_FE_ST_TX_WRITE_CTL_WR_REQ_MSB                       1
#define SAND_HAL_FE_ST_TX_WRITE_CTL_WR_REQ_LSB                       1
#define SAND_HAL_FE_ST_TX_WRITE_CTL_WR_REQ_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_TX_WRITE_CTL_WR_REQ_DEFAULT                   0x00000000U
#define SAND_HAL_FE_ST_TX_WRITE_CTL_DEBUG_MODE_MASK                  0x00000001U
#define SAND_HAL_FE_ST_TX_WRITE_CTL_DEBUG_MODE_SHIFT                 0
#define SAND_HAL_FE_ST_TX_WRITE_CTL_DEBUG_MODE_MSB                   0
#define SAND_HAL_FE_ST_TX_WRITE_CTL_DEBUG_MODE_LSB                   0
#define SAND_HAL_FE_ST_TX_WRITE_CTL_DEBUG_MODE_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_TX_WRITE_CTL_DEBUG_MODE_DEFAULT               0x00000000U

/* field level defines for Device: FE  Register: st_tx_w0_write_data */
#define SAND_HAL_FE_ST_TX_W0_WRITE_DATA_W0_WR_DATA_MASK              0xffffffffU
#define SAND_HAL_FE_ST_TX_W0_WRITE_DATA_W0_WR_DATA_SHIFT             0
#define SAND_HAL_FE_ST_TX_W0_WRITE_DATA_W0_WR_DATA_MSB               31
#define SAND_HAL_FE_ST_TX_W0_WRITE_DATA_W0_WR_DATA_LSB               0
#define SAND_HAL_FE_ST_TX_W0_WRITE_DATA_W0_WR_DATA_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_TX_W0_WRITE_DATA_W0_WR_DATA_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: st_tx_w1_write_data */
#define SAND_HAL_FE_ST_TX_W1_WRITE_DATA_W1_WR_DATA_MASK              0xffffffffU
#define SAND_HAL_FE_ST_TX_W1_WRITE_DATA_W1_WR_DATA_SHIFT             0
#define SAND_HAL_FE_ST_TX_W1_WRITE_DATA_W1_WR_DATA_MSB               31
#define SAND_HAL_FE_ST_TX_W1_WRITE_DATA_W1_WR_DATA_LSB               0
#define SAND_HAL_FE_ST_TX_W1_WRITE_DATA_W1_WR_DATA_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_TX_W1_WRITE_DATA_W1_WR_DATA_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: st_tx_w2_write_data */
#define SAND_HAL_FE_ST_TX_W2_WRITE_DATA_W2_WR_DATA_MASK              0xffffffffU
#define SAND_HAL_FE_ST_TX_W2_WRITE_DATA_W2_WR_DATA_SHIFT             0
#define SAND_HAL_FE_ST_TX_W2_WRITE_DATA_W2_WR_DATA_MSB               31
#define SAND_HAL_FE_ST_TX_W2_WRITE_DATA_W2_WR_DATA_LSB               0
#define SAND_HAL_FE_ST_TX_W2_WRITE_DATA_W2_WR_DATA_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_TX_W2_WRITE_DATA_W2_WR_DATA_DEFAULT           0x00000000U

/* field level defines for Device: FE  Register: st_tx_w3_write_data */
#define SAND_HAL_FE_ST_TX_W3_WRITE_DATA_W3_WR_DATA_MASK              0xffffffffU
#define SAND_HAL_FE_ST_TX_W3_WRITE_DATA_W3_WR_DATA_SHIFT             0
#define SAND_HAL_FE_ST_TX_W3_WRITE_DATA_W3_WR_DATA_MSB               31
#define SAND_HAL_FE_ST_TX_W3_WRITE_DATA_W3_WR_DATA_LSB               0
#define SAND_HAL_FE_ST_TX_W3_WRITE_DATA_W3_WR_DATA_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_FE_ST_TX_W3_WRITE_DATA_W3_WR_DATA_DEFAULT           0x00000000U

#include "hal_fe_auto_ex.h"

#endif /* matches #ifndef HAL_FE_AUTO_H */
