// Seed: 1924344594
module module_0 (
    output wire id_0
);
  logic id_2;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input wor id_2,
    output wand id_3,
    output supply0 id_4,
    output tri1 id_5,
    input tri0 id_6,
    input tri id_7,
    input wire id_8,
    output uwire id_9,
    input supply1 id_10,
    output tri1 id_11,
    output supply1 id_12,
    output tri1 id_13
);
  always @(negedge 1) begin : LABEL_0
    $signed(5);
    ;
  end
  module_0 modCall_1 (id_3);
  assign modCall_1.id_0 = 0;
endmodule
