git clone --depth 1 --no-tags https://github.com/dsshinanju/verilog_number_recognition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118314747
git clone --depth 1 --no-tags https://github.com/wuyuze/ZYNQ_Puzzle_by_gesture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118389196
git clone --depth 1 --no-tags https://github.com/Tennsoku/Taiko-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117165071
git clone --depth 1 --no-tags https://github.com/JosephPrachar/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120554872
git clone --depth 1 --no-tags https://github.com/girinaresh/Cordic-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123075301
git clone --depth 1 --no-tags https://github.com/neerajv03/Simple-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121502672
git clone --depth 1 --no-tags https://github.com/S920105123/tau2015_test_generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121102933
git clone --depth 1 --no-tags https://github.com/yaolan4/cscb58-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124592991
git clone --depth 1 --no-tags https://github.com/only-changer/RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117055119
git clone --depth 1 --no-tags https://github.com/TTULABONE-SP18/Amin_FrequencyCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120832175
git clone --depth 1 --no-tags https://github.com/AliTaheriNastooh/CPU_MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121886642
git clone --depth 1 --no-tags https://github.com/thc10/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124857249
git clone --depth 1 --no-tags https://github.com/AkatsukiCC/MyProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124988045
git clone --depth 1 --no-tags https://github.com/jwildey/ec551.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125305549
git clone --depth 1 --no-tags https://github.com/nikhilbalwani/JPEG_compression.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125356879
git clone --depth 1 --no-tags https://github.com/hujy23/voj-exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125520060
git clone --depth 1 --no-tags https://github.com/plkpiotr/reconfigurable.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123318949
git clone --depth 1 --no-tags https://github.com/iiihome/spi_master_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116577600
git clone --depth 1 --no-tags https://github.com/drom/elastic-dsp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117858561
git clone --depth 1 --no-tags https://github.com/S920105123/BattleCatTimer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118629606
git clone --depth 1 --no-tags https://github.com/yyu226/HDMI_inout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119861776
git clone --depth 1 --no-tags https://github.com/surajdkothari8/Ethernet_1G.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119202684
git clone --depth 1 --no-tags https://github.com/rmborwankar/2-Way-Set-Associative-Cache-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119220500
git clone --depth 1 --no-tags https://github.com/quadmbk/RADIX-4SRT-DIVIDER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125172097
git clone --depth 1 --no-tags https://github.com/nqHITSZ/Debounce_zedboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124661263
git clone --depth 1 --no-tags https://github.com/chandu-97/Cordic-Algorithm-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118406297
git clone --depth 1 --no-tags https://github.com/ken1277725/hardware-accerlation-on-MNIST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117122598
git clone --depth 1 --no-tags https://github.com/NateWang123/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124393883
git clone --depth 1 --no-tags https://github.com/k-rtik/veripong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125427514
git clone --depth 1 --no-tags https://github.com/taoyilee/LPDDR_model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124761271
git clone --depth 1 --no-tags https://github.com/yutongshen/DIC-FrequencyAnalysisSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124823821
git clone --depth 1 --no-tags https://github.com/tinazliu/VSD_finalproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118329966
git clone --depth 1 --no-tags https://github.com/edwardwawrzynek/comp16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120142431
git clone --depth 1 --no-tags https://github.com/Riconec/sha256-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121419483
git clone --depth 1 --no-tags https://github.com/yukunchen113/stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121785750
git clone --depth 1 --no-tags https://github.com/SagarShah77/Design-of-Altera-Nios-II-Instruction-Subset-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121696983
git clone --depth 1 --no-tags https://github.com/tabokie/verilog-balance-board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118724554
git clone --depth 1 --no-tags https://github.com/charudatta10/Verilog-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119674708
git clone --depth 1 --no-tags https://github.com/mriosrivas/basys3_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120513640
git clone --depth 1 --no-tags https://github.com/bryonkucharski/five-stage-verilog-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120717749
git clone --depth 1 --no-tags https://github.com/rishabhjain7b/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122977046
git clone --depth 1 --no-tags https://github.com/SvrAdityaReddy/Verilog_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117337560
git clone --depth 1 --no-tags https://github.com/iiihome/motion_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116578321
git clone --depth 1 --no-tags https://github.com/Naievil/SimplifiedCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118082957
git clone --depth 1 --no-tags https://github.com/deepaksrini01/8bit-Risc_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118746809
git clone --depth 1 --no-tags https://github.com/botmayank/prog_fpga_elbert2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118955295
git clone --depth 1 --no-tags https://github.com/viktor-prutyanov/fpga-spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124649928
git clone --depth 1 --no-tags https://github.com/wufenglun/PacMan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121340580
git clone --depth 1 --no-tags https://github.com/nscamardi97/LEGv8_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122141152
git clone --depth 1 --no-tags https://github.com/priyankag1194/Bubble-Sort.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122438976
git clone --depth 1 --no-tags https://github.com/juanjm2/micArray.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119938771
git clone --depth 1 --no-tags https://github.com/yutongshen/DIC-ApproximateAverage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124819028
git clone --depth 1 --no-tags https://github.com/bhrigub/16_4-Priority-Encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121181982
git clone --depth 1 --no-tags https://github.com/stefansuar/Verilog-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123205346
git clone --depth 1 --no-tags https://github.com/joao4597/ULS-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124431519
git clone --depth 1 --no-tags https://github.com/j-mcavoy/Comp_Arch_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117888741
git clone --depth 1 --no-tags https://github.com/Hoshizora1997/4bitCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119187354
git clone --depth 1 --no-tags https://github.com/skrimpon/pacman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117439411
git clone --depth 1 --no-tags https://github.com/suda-morris/FPGA-Demos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120845848
git clone --depth 1 --no-tags https://github.com/thatseansannitoguy/552_SingleCycle_CS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125121100
git clone --depth 1 --no-tags https://github.com/rex662624/Computer-organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125064258
git clone --depth 1 --no-tags https://github.com/koxakis/CE333.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122342562
git clone --depth 1 --no-tags https://github.com/kzhong130/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125551497
git clone --depth 1 --no-tags https://github.com/IgnacioGoldman/NVDLA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121750056
git clone --depth 1 --no-tags https://github.com/chiphackers/DesignExamples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123720019
git clone --depth 1 --no-tags https://github.com/austinglaser/led_frontend.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119198634
git clone --depth 1 --no-tags https://github.com/rmborwankar/BIST-Design-and-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119219929
git clone --depth 1 --no-tags https://github.com/Shashi18/Finite-State-Machines-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121772683
git clone --depth 1 --no-tags https://github.com/mike-hale/binarytree.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122377352
git clone --depth 1 --no-tags https://github.com/ara-daq-hw/firmware-atri.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117249198
git clone --depth 1 --no-tags https://github.com/EAirPeter/Laji-IntelKnightsLanding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124637949
git clone --depth 1 --no-tags https://github.com/jquerius/ieee-convert.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123946714
git clone --depth 1 --no-tags https://github.com/jjchico/verilog-simple-calculator-exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125664217
git clone --depth 1 --no-tags https://github.com/abdullahyildiz/extras.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123722006
git clone --depth 1 --no-tags https://github.com/kithminrw/verilog_fpga_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116924212
git clone --depth 1 --no-tags https://github.com/1amna/Marshmallow-Run-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117367194
git clone --depth 1 --no-tags https://github.com/ChilunC/VLSI-Game-of-Life.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118037359
git clone --depth 1 --no-tags https://github.com/kratz9/RebbleDisplay.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117489533
git clone --depth 1 --no-tags https://github.com/ahmedehabessa/PCI-bus-arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124269256
git clone --depth 1 --no-tags https://github.com/derekwright29/ECEN2350_Project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123364769
git clone --depth 1 --no-tags https://github.com/yukunchen113/SoPC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125599060
git clone --depth 1 --no-tags https://github.com/ramonn76/cgra.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119288299
git clone --depth 1 --no-tags https://github.com/IrvingW/FPGA_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125509517
git clone --depth 1 --no-tags https://github.com/DUWTLAB/Git_modelsim_script_LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122693972
git clone --depth 1 --no-tags https://github.com/mriosrivas/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123008924
git clone --depth 1 --no-tags https://github.com/Uunicon/small_ball_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124732211
git clone --depth 1 --no-tags https://github.com/Rhyanaj/FrequencyCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120554235
git clone --depth 1 --no-tags https://github.com/tinazliu/VSD_HW5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116930544
git clone --depth 1 --no-tags https://github.com/jyoonsong/TIL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118994332
git clone --depth 1 --no-tags https://github.com/masiro97/QUARTUSLAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118239483
git clone --depth 1 --no-tags https://github.com/kahnchana/fpga_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123786074
git clone --depth 1 --no-tags https://github.com/xw2333/ROOT_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125455087
git clone --depth 1 --no-tags https://github.com/hanayashiki/mips_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123690745
git clone --depth 1 --no-tags https://github.com/Digilent/Arty-S7-25-XADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120340475
git clone --depth 1 --no-tags https://github.com/nhasbun/jtag_uart_parameter_control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119093086
git clone --depth 1 --no-tags https://github.com/Rowan-Comp-Arch-S18/CA-2-scrumpelstiltskin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120658913
git clone --depth 1 --no-tags https://github.com/rajatsarkari/AMBA-AHB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121023275
git clone --depth 1 --no-tags https://github.com/JiahanLiu/lc86.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121714980
git clone --depth 1 --no-tags https://github.com/shivangvsingh5/Pipelined-Floating-Point-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123866559
git clone --depth 1 --no-tags https://github.com/jmohta/Linear-Regression-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119715435
git clone --depth 1 --no-tags https://github.com/vdtruong/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124462926
git clone --depth 1 --no-tags https://github.com/husterzxh/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124855890
git clone --depth 1 --no-tags https://github.com/collabchip/benchmark.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125131599
git clone --depth 1 --no-tags https://github.com/zbelateche/ee180.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118377935
git clone --depth 1 --no-tags https://github.com/JonathanC13/TugOfWar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122688184
git clone --depth 1 --no-tags https://github.com/syedalijabir/bellmanford.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121203026
git clone --depth 1 --no-tags https://github.com/fseidel/PCE-HD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118952807
git clone --depth 1 --no-tags https://github.com/etdel651/ECEN350.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122139089
git clone --depth 1 --no-tags https://github.com/xmhosseini/ChallengeProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122166940
git clone --depth 1 --no-tags https://github.com/alexprunel/Wall-Follower-Maze-Solver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124797488
git clone --depth 1 --no-tags https://github.com/ScoffM/UART-ortle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123800017
git clone --depth 1 --no-tags https://github.com/gogolB/EE175_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123043192
git clone --depth 1 --no-tags https://github.com/VincentD97/BottleFlip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123344142
git clone --depth 1 --no-tags https://github.com/ssnyde/opente.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122804539
git clone --depth 1 --no-tags https://github.com/radhenisme/pic16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119615960
git clone --depth 1 --no-tags https://github.com/dillonhuff/CoreRiscV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118216728
git clone --depth 1 --no-tags https://github.com/bha159/Digital-Oscilloscope.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125340427
git clone --depth 1 --no-tags https://github.com/JingyiCai/CPU_RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117178371
git clone --depth 1 --no-tags https://github.com/kithminrw/verilog_graphic_equalizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116988396
git clone --depth 1 --no-tags https://github.com/TTULABONE-SP18/RodriguezFrequencyCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120352653
git clone --depth 1 --no-tags https://github.com/thompsonmax/EE371_wi18.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119771135
git clone --depth 1 --no-tags https://github.com/Holyjagwar/FPGA-Frequency-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119396446
git clone --depth 1 --no-tags https://github.com/Jackwin/fast_wps_nios.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120758348
git clone --depth 1 --no-tags https://github.com/furkanaktas/CSE-331.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120628293
git clone --depth 1 --no-tags https://github.com/Shabrya/Multi-Cycle-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120878716
git clone --depth 1 --no-tags https://github.com/styagi93/adaptfilt_balanced_det.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118521798
git clone --depth 1 --no-tags https://github.com/kevqiu/cpen391-group13-de1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118856230
git clone --depth 1 --no-tags https://github.com/long568/libFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123649059
git clone --depth 1 --no-tags https://github.com/obergog/DigitalLogic_Project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123762370
git clone --depth 1 --no-tags https://github.com/venkataanil22/Persistance-of-Vision.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122911816
git clone --depth 1 --no-tags https://github.com/SidBambah/UCLA_EE_M16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123839826
git clone --depth 1 --no-tags https://github.com/somecat1996/FPGALab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123892543
git clone --depth 1 --no-tags https://github.com/ChrisPVille/quokka.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123366832
git clone --depth 1 --no-tags https://github.com/mseminatore/RISC32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123364505
git clone --depth 1 --no-tags https://github.com/yimingli1996/testgit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123399670
git clone --depth 1 --no-tags https://github.com/silviafeiwang/MonocycleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123552755
git clone --depth 1 --no-tags https://github.com/alencarlucas/processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123627914
git clone --depth 1 --no-tags https://github.com/wtfuzz/coreport.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123739620
git clone --depth 1 --no-tags https://github.com/thasitathan/CSCB58-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117576481
git clone --depth 1 --no-tags https://github.com/rajivanisetti/Neural-Net-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120080307
git clone --depth 1 --no-tags https://github.com/ritwikheda/lab-3-sujay-ritwik-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119896054
git clone --depth 1 --no-tags https://github.com/dcrystalj/quartus-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119276568
git clone --depth 1 --no-tags https://github.com/Shashi18/Ring-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121864597
git clone --depth 1 --no-tags https://github.com/Wutever/NUS-SVA-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120971587
git clone --depth 1 --no-tags https://github.com/HoomanTahmasebipour/SmartLot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118279138
git clone --depth 1 --no-tags https://github.com/Jennyhappy/hello-world.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118707809
git clone --depth 1 --no-tags https://github.com/harrytaipei4145/Bouncing-Ball.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121125038
git clone --depth 1 --no-tags https://github.com/bhrigub/4x4-sequential-multiplier-using-booths-algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121184810
git clone --depth 1 --no-tags https://github.com/bhrigub/32x8-Asynchronous-ROM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121183698
git clone --depth 1 --no-tags https://github.com/emrecelik95/CSE331-Homeworks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122247181
git clone --depth 1 --no-tags https://github.com/Ainapurep1121/Coursework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121659315
git clone --depth 1 --no-tags https://github.com/RyanPencak/mips_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122516351
git clone --depth 1 --no-tags https://github.com/jjefferson1994/Luhn-Mod-Checker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124280128
git clone --depth 1 --no-tags https://github.com/yutongshen/DIC-RippleCarryAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124737387
git clone --depth 1 --no-tags https://github.com/Boskin/hw-image-processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124999927
git clone --depth 1 --no-tags https://github.com/axelarati/Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125671190
git clone --depth 1 --no-tags https://github.com/azure-crab/Laji-IntelKnightsLanding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125291080
git clone --depth 1 --no-tags https://github.com/smhasan1/DE2-Board-Lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117368310
git clone --depth 1 --no-tags https://github.com/kia327/Verilog-Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118156271
git clone --depth 1 --no-tags https://github.com/Shashi18/SR-Flip-Flop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121854740
git clone --depth 1 --no-tags https://github.com/amanmibra/verilog-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119008283
git clone --depth 1 --no-tags https://github.com/Kai-Wen-Chen/Pipeline_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121005104
git clone --depth 1 --no-tags https://github.com/92434/mycode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120994340
git clone --depth 1 --no-tags https://github.com/AliTaheriNastooh/Food_Seller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121769913
git clone --depth 1 --no-tags https://github.com/CamilleJesus/Barramento.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122894393
git clone --depth 1 --no-tags https://github.com/edosedgar/altera_works.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122374552
git clone --depth 1 --no-tags https://github.com/artvvb/verilog-modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122400962
git clone --depth 1 --no-tags https://github.com/sotipatr/Verilog_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122498695
git clone --depth 1 --no-tags https://github.com/degv364/Ucpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120024308
git clone --depth 1 --no-tags https://github.com/yue0216/Digital-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120371574
git clone --depth 1 --no-tags https://github.com/tigerZhouCN/Servo-control-based-on-ZYBO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117548954
git clone --depth 1 --no-tags https://github.com/shanyu-sys/fpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119791732
git clone --depth 1 --no-tags https://github.com/yue82/writeup.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121109857
git clone --depth 1 --no-tags https://github.com/bhrigub/Sequence-detector-using-Gate-Level-modeling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121182589
git clone --depth 1 --no-tags https://github.com/suidroot/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121160275
git clone --depth 1 --no-tags https://github.com/xiaolanxia/onetswitch22.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121277233
git clone --depth 1 --no-tags https://github.com/luis-vf/DCA_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120510486
git clone --depth 1 --no-tags https://github.com/sirius1242/metronome.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120749710
git clone --depth 1 --no-tags https://github.com/mustafabingul/MIPS-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120091341
git clone --depth 1 --no-tags https://github.com/maitreya2954/Computer_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120065886
git clone --depth 1 --no-tags https://github.com/rossjywen/uart-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120279160
git clone --depth 1 --no-tags https://github.com/pascalprimer/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117179686
git clone --depth 1 --no-tags https://github.com/solvie/SPH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118039904
git clone --depth 1 --no-tags https://github.com/arorabharat/Architecture-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118027807
git clone --depth 1 --no-tags https://github.com/jamaalhay/cis371Jamaal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119119875
git clone --depth 1 --no-tags https://github.com/rmborwankar/32-Bit-5-Stage-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119220392
git clone --depth 1 --no-tags https://github.com/frillp/ece2300-lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124309002
git clone --depth 1 --no-tags https://github.com/lizkt/EE216A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124430461
git clone --depth 1 --no-tags https://github.com/bjr73/Flicker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124812045
git clone --depth 1 --no-tags https://github.com/amclain/verilog-uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122777989
git clone --depth 1 --no-tags https://github.com/SeaBass917/32BitProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122823112
git clone --depth 1 --no-tags https://github.com/tanlikar/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125195023
git clone --depth 1 --no-tags https://github.com/angelamz/bitComposer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125276155
git clone --depth 1 --no-tags https://github.com/yunfjiang/AdderRippleCarry.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123219979
git clone --depth 1 --no-tags https://github.com/siddeshlc8/Design-Of-Digital-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123454829
git clone --depth 1 --no-tags https://github.com/kkjasoncheung/Casino_Royale.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125385496
git clone --depth 1 --no-tags https://github.com/dbm2/ihs-exercicio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125537454
git clone --depth 1 --no-tags https://github.com/MrCaiting/Lab-8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124936669
