#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Jun 07 01:21:29 2017
# Process ID: 13752
# Current directory: C:/Users/widerw/ELEC3725_vivado_projects/assignment_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13600 C:\Users\widerw\ELEC3725_vivado_projects\assignment_3\assignment_3.xpr
# Log file: C:/Users/widerw/ELEC3725_vivado_projects/assignment_3/vivado.log
# Journal file: C:/Users/widerw/ELEC3725_vivado_projects/assignment_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/widerw/ELEC3725_vivado_projects/assignment_3/assignment_3.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/widerw/OneDrive - Wentworth Institute of Technology/College/2_Junior/Semester 2/Comp Arch and Adv Dig Circ/vivado/assignment_3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'regfil_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/widerw/ELEC3725_vivado_projects/assignment_3/assignment_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj regfil_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/widerw/ELEC3725_vivado_projects/assignment_3/assignment_3.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module DNegflipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/widerw/ELEC3725_vivado_projects/assignment_3/regfil_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfil_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/widerw/ELEC3725_vivado_projects/assignment_3/assignment_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/widerw/ELEC3725_vivado_projects/assignment_3/assignment_3.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 9480e2a32a5040a291cecae5be0b3a21 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot regfil_testbench_behav xil_defaultlib.regfil_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DNegflipFlop
Compiling module xil_defaultlib.regfile_default
Compiling module xil_defaultlib.regfil_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot regfil_testbench_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/widerw/ELEC3725_vivado_projects/assignment_3/assignment_3.sim/sim_1/behav/xsim.dir/regfil_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/widerw/ELEC3725_vivado_projects/assignment_3/assignment_3.sim/sim_1/behav/xsim.dir/regfil_testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 07 01:22:30 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 07 01:22:30 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/widerw/ELEC3725_vivado_projects/assignment_3/assignment_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfil_testbench_behav -key {Behavioral:sim_1:Functional:regfil_testbench} -tclbatch {regfil_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source regfil_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ASSIGNING VALUE TO THE DBUS AND SELECTING DSEL REGISTER TO WRITE VALUE OF DBUS
Time=      25.0ns 
 clk =1 
 Dselect=00000010000000000000000000000000 
 dbus=01110110010101000011001000010000 

TEST READ OPERATION
Time=      50.0ns 
 clk =0 
 Aselect=00000010000000000000000000000000 
 Bselect=00000000000000000000000000000001 

Time=      70.0ns 
 clk =0 
 your abus=01110110010101000011001000010000 
 correct abus=01110110010101000011001000010000 
 your bbus=00000000000000000000000000000000 
 correct bbus=00000000000000000000000000000000 
  
END TEST READ OPERATION
ASSIGNING VALUE TO THE DBUS AND SELECTING DSEL REGISTER TO WRITE VALUE OF DBUS
Time=      75.0ns 
 clk =1 
 Dselect=00000000000000000001000000000000 
 dbus=11110100100000100000000000000000 

TEST READ OPERATION
Time=     100.0ns 
 clk =0 
 Aselect=00000000000000000001000000000000 
 Bselect=00000010000000000000000000000000 

Time=     120.0ns 
 clk =0 
 your abus=11110100100000100000000000000000 
 correct abus=11110100100000100000000000000000 
 your bbus=01110110010101000011001000010000 
 correct bbus=01110110010101000011001000010000 
  
END TEST READ OPERATION
ASSIGNING VALUE TO THE DBUS AND SELECTING DSEL REGISTER TO WRITE VALUE OF DBUS
Time=     125.0ns 
 clk =1 
 Dselect=00000000000000000000000000000001 
 dbus=00000000000000000001000100010001 

TEST READ OPERATION
Time=     150.0ns 
 clk =0 
 Aselect=00000000000000000000000000000001 
 Bselect=00000010000000000000000000000000 

Time=     170.0ns 
 clk =0 
 your abus=00000000000000000000000000000000 
 correct abus=00000000000000000000000000000000 
 your bbus=01110110010101000011001000010000 
 correct bbus=01110110010101000011001000010000 
  
END TEST READ OPERATION
ASSIGNING VALUE TO THE DBUS AND SELECTING DSEL REGISTER TO WRITE VALUE OF DBUS
Time=     175.0ns 
 clk =1 
 Dselect=00000000000000000000000001000000 
 dbus=10000000100001110110001001100011 

TEST READ OPERATION
Time=     200.0ns 
 clk =0 
 Aselect=00000000000000000001000000000000 
 Bselect=00000000000000000000000001000000 

Time=     220.0ns 
 clk =0 
 your abus=11110100100000100000000000000000 
 correct abus=11110100100000100000000000000000 
 your bbus=10000000100001110110001001100011 
 correct bbus=10000000100001110110001001100011 
  
END TEST READ OPERATION
ASSIGNING VALUE TO THE DBUS AND SELECTING DSEL REGISTER TO WRITE VALUE OF DBUS
Time=     225.0ns 
 clk =1 
 Dselect=00000000000001000000000000000000 
 dbus=00010000000100000001000000010000 

TEST READ OPERATION
Time=     250.0ns 
 clk =0 
 Aselect=00000000000001000000000000000000 
 Bselect=00000000000001000000000000000000 

Time=     270.0ns 
 clk =0 
 your abus=00010000000100000001000000010000 
 correct abus=00010000000100000001000000010000 
 your bbus=00010000000100000001000000010000 
 correct bbus=00010000000100000001000000010000 
  
END TEST READ OPERATION
ASSIGNING VALUE TO THE DBUS AND SELECTING DSEL REGISTER TO WRITE VALUE OF DBUS
Time=     275.0ns 
 clk =1 
 Dselect=10000000000000000000000000000000 
 dbus=00110011001100110011001100110011 

TEST READ OPERATION
Time=     300.0ns 
 clk =0 
 Aselect=00000000000000000001000000000000 
 Bselect=00000010000000000000000000000000 

Time=     320.0ns 
 clk =0 
 your abus=11110100100000100000000000000000 
 correct abus=11110100100000100000000000000000 
 your bbus=01110110010101000011001000010000 
 correct bbus=01110110010101000011001000010000 
  
END TEST READ OPERATION
ASSIGNING VALUE TO THE DBUS AND SELECTING DSEL REGISTER TO WRITE VALUE OF DBUS
Time=     325.0ns 
 clk =1 
 Dselect=00000000000000000000100000000000 
 dbus=00000000000000000110001011011110 

TEST READ OPERATION
Time=     350.0ns 
 clk =0 
 Aselect=00000000000000000000100000000000 
 Bselect=10000000000000000000000000000000 

Time=     370.0ns 
 clk =0 
 your abus=00000000000000000110001011011110 
 correct abus=00000000000000000110001011011110 
 your bbus=00110011001100110011001100110011 
 correct bbus=00110011001100110011001100110011 
  
END TEST READ OPERATION
ASSIGNING VALUE TO THE DBUS AND SELECTING DSEL REGISTER TO WRITE VALUE OF DBUS
Time=     375.0ns 
 clk =1 
 Dselect=00000000100000000000000000000000 
 dbus=10000011100001001000010110000110 

TEST READ OPERATION
Time=     400.0ns 
 clk =0 
 Aselect=00000000000000000000000001000000 
 Bselect=00000000000000000000000000000001 

Time=     420.0ns 
 clk =0 
 your abus=10000000100001110110001001100011 
 correct abus=10000000100001110110001001100011 
 your bbus=00000000000000000000000000000000 
 correct bbus=00000000000000000000000000000000 
  
END TEST READ OPERATION
ASSIGNING VALUE TO THE DBUS AND SELECTING DSEL REGISTER TO WRITE VALUE OF DBUS
Time=     425.0ns 
 clk =1 
 Dselect=00000000000000000000000000010000 
 dbus=10000000000000000000000000000000 

TEST READ OPERATION
Time=     450.0ns 
 clk =0 
 Aselect=00000000000000000000000000000001 
 Bselect=00000000100000000000000000000000 

Time=     470.0ns 
 clk =0 
 your abus=00000000000000000000000000000000 
 correct abus=00000000000000000000000000000000 
 your bbus=10000011100001001000010110000110 
 correct bbus=10000011100001001000010110000110 
  
END TEST READ OPERATION
ASSIGNING VALUE TO THE DBUS AND SELECTING DSEL REGISTER TO WRITE VALUE OF DBUS
Time=     475.0ns 
 clk =1 
 Dselect=00000100000000000000000000000000 
 dbus=11111111111111111100110011001100 

TEST READ OPERATION
Time=     500.0ns 
 clk =0 
 Aselect=00000100000000000000000000000000 
 Bselect=00000000000000000000000000010000 

Time=     520.0ns 
 clk =0 
 your abus=11111111111111111100110011001100 
 correct abus=11111111111111111100110011001100 
 your bbus=10000000000000000000000000000000 
 correct bbus=10000000000000000000000000000000 
  
END TEST READ OPERATION
ASSIGNING VALUE TO THE DBUS AND SELECTING DSEL REGISTER TO WRITE VALUE OF DBUS
Time=     525.0ns 
 clk =1 
 Dselect=00000000000000000100000000000000 
 dbus=11110011100100111111001110010011 

TEST READ OPERATION
Time=     550.0ns 
 clk =0 
 Aselect=00000010000000000000000000000000 
 Bselect=00000000000001000000000000000000 

Time=     570.0ns 
 clk =0 
 your abus=01110110010101000011001000010000 
 correct abus=01110110010101000011001000010000 
 your bbus=00010000000100000001000000010000 
 correct bbus=00010000000100000001000000010000 
  
END TEST READ OPERATION
ASSIGNING VALUE TO THE DBUS AND SELECTING DSEL REGISTER TO WRITE VALUE OF DBUS
Time=     575.0ns 
 clk =1 
 Dselect=00000000000000000000000000100000 
 dbus=00001111111011111110111111101111 

TEST READ OPERATION
Time=     600.0ns 
 clk =0 
 Aselect=00000000000000000000000000100000 
 Bselect=00000000000000000100000000000000 

Time=     620.0ns 
 clk =0 
 your abus=00001111111011111110111111101111 
 correct abus=00001111111011111110111111101111 
 your bbus=11110011100100111111001110010011 
 correct bbus=11110011100100111111001110010011 
  
END TEST READ OPERATION
ASSIGNING VALUE TO THE DBUS AND SELECTING DSEL REGISTER TO WRITE VALUE OF DBUS
Time=     625.0ns 
 clk =1 
 Dselect=00100000000000000000000000000000 
 dbus=00001001100001110110010101000011 

TEST READ OPERATION
Time=     650.0ns 
 clk =0 
 Aselect=10000000000000000000000000000000 
 Bselect=00000100000000000000000000000000 

Time=     670.0ns 
 clk =0 
 your abus=00110011001100110011001100110011 
 correct abus=00110011001100110011001100110011 
 your bbus=11111111111111111100110011001100 
 correct bbus=11111111111111111100110011001100 
  
END TEST READ OPERATION
ASSIGNING VALUE TO THE DBUS AND SELECTING DSEL REGISTER TO WRITE VALUE OF DBUS
Time=     675.0ns 
 clk =1 
 Dselect=00000001000000000000000000000000 
 dbus=00000001001000110100010101100111 

TEST READ OPERATION
Time=     700.0ns 
 clk =0 
 Aselect=00000000000000000000100000000000 
 Bselect=00000000000000000000000000100000 

Time=     720.0ns 
 clk =0 
 your abus=00000000000000000110001011011110 
 correct abus=00000000000000000110001011011110 
 your bbus=00001111111011111110111111101111 
 correct bbus=00001111111011111110111111101111 
  
END TEST READ OPERATION
ASSIGNING VALUE TO THE DBUS AND SELECTING DSEL REGISTER TO WRITE VALUE OF DBUS
Time=     725.0ns 
 clk =1 
 Dselect=00000000001000000000000000000000 
 dbus=00000000000000000000000000001000 

TEST READ OPERATION
Time=     750.0ns 
 clk =0 
 Aselect=00100000000000000000000000000000 
 Bselect=00000001000000000000000000000000 

Time=     770.0ns 
 clk =0 
 your abus=00001001100001110110010101000011 
 correct abus=00001001100001110110010101000011 
 your bbus=00000001001000110100010101100111 
 correct bbus=00000001001000110100010101100111 
  
END TEST READ OPERATION
ASSIGNING VALUE TO THE DBUS AND SELECTING DSEL REGISTER TO WRITE VALUE OF DBUS
Time=     775.0ns 
 clk =1 
 Dselect=00000000000000000000000100000000 
 dbus=11111111111111110000000000000000 

TEST READ OPERATION
Time=     800.0ns 
 clk =0 
 Aselect=00000000000000000000000001000000 
 Bselect=00000000001000000000000000000000 

Time=     820.0ns 
 clk =0 
 your abus=10000000100001110110001001100011 
 correct abus=10000000100001110110001001100011 
 your bbus=00000000000000000000000000001000 
 correct bbus=00000000000000000000000000001000 
  
END TEST READ OPERATION
ASSIGNING VALUE TO THE DBUS AND SELECTING DSEL REGISTER TO WRITE VALUE OF DBUS
Time=     825.0ns 
 clk =1 
 Dselect=00000000000000000000000000001000 
 dbus=11111111111111111111111111111111 

TEST READ OPERATION
Time=     850.0ns 
 clk =0 
 Aselect=00000000000000000000000000001000 
 Bselect=00000000000000000000000100000000 

Time=     870.0ns 
 clk =0 
 your abus=11111111111111111111111111111111 
 correct abus=11111111111111111111111111111111 
 your bbus=11111111111111110000000000000000 
 correct bbus=11111111111111110000000000000000 
  
END TEST READ OPERATION
ASSIGNING VALUE TO THE DBUS AND SELECTING DSEL REGISTER TO WRITE VALUE OF DBUS
Time=     875.0ns 
 clk =1 
 Dselect=00000000000000010000000000000000 
 dbus=00000000000000001111111010101011 

TEST READ OPERATION
Time=     900.0ns 
 clk =0 
 Aselect=00000000100000000000000000000000 
 Bselect=00000000000000000000000000001000 

Time=     920.0ns 
 clk =0 
 your abus=10000011100001001000010110000110 
 correct abus=10000011100001001000010110000110 
 your bbus=11111111111111111111111111111111 
 correct bbus=11111111111111111111111111111111 
  
END TEST READ OPERATION
ASSIGNING VALUE TO THE DBUS AND SELECTING DSEL REGISTER TO WRITE VALUE OF DBUS
Time=     925.0ns 
 clk =1 
 Dselect=00010000000000000000000000000000 
 dbus=01010000011000000000000000000000 

TEST READ OPERATION
Time=     950.0ns 
 clk =0 
 Aselect=00000000000000010000000000000000 
 Bselect=00010000000000000000000000000000 

Time=     970.0ns 
 clk =0 
 your abus=00000000000000001111111010101011 
 correct abus=00000000000000001111111010101011 
 your bbus=01010000011000000000000000000000 
 correct bbus=01010000011000000000000000000000 
  
END TEST READ OPERATION
ASSIGNING VALUE TO THE DBUS AND SELECTING DSEL REGISTER TO WRITE VALUE OF DBUS
Time=     975.0ns 
 clk =1 
 Dselect=00000000000000100000000000000000 
 dbus=10001000100010000111011101110111 

TEST READ OPERATION
Time=    1000.0ns 
 clk =0 
 Aselect=00000000000000100000000000000000 
 Bselect=00000000000000000000000000000001 

INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfil_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 823.418 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 07 01:22:50 2017...
