# TCL File Generated by Component Editor 18.0
# Fri Mar 08 14:37:23 HKT 2019
# DO NOT MODIFY


# 
# fetch "fetch" v1.0
#  2019.03.08.14:37:23
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module fetch
# 
set_module_property DESCRIPTION ""
set_module_property NAME fetch
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP Chisel
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME fetch
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL Fetch
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file fetch.v VERILOG PATH fetch.v TOP_LEVEL_FILE

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file fetch.v VERILOG PATH fetch.v


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clock clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1


# 
# connection point gemm_queue
# 
add_interface gemm_queue avalon_streaming start
set_interface_property gemm_queue associatedClock clock
set_interface_property gemm_queue associatedReset reset
set_interface_property gemm_queue dataBitsPerSymbol 128
set_interface_property gemm_queue errorDescriptor ""
set_interface_property gemm_queue firstSymbolInHighOrderBits false
set_interface_property gemm_queue maxChannel 0
set_interface_property gemm_queue readyLatency 0
set_interface_property gemm_queue ENABLED true
set_interface_property gemm_queue EXPORT_OF ""
set_interface_property gemm_queue PORT_NAME_MAP ""
set_interface_property gemm_queue CMSIS_SVD_VARIABLES ""
set_interface_property gemm_queue SVD_ADDRESS_GROUP ""

add_interface_port gemm_queue io_gemm_queue_data data Output 128
add_interface_port gemm_queue io_gemm_queue_ready ready Input 1
add_interface_port gemm_queue io_gemm_queue_valid valid Output 1


# 
# connection point load_queue
# 
add_interface load_queue avalon_streaming start
set_interface_property load_queue associatedClock clock
set_interface_property load_queue associatedReset reset
set_interface_property load_queue dataBitsPerSymbol 128
set_interface_property load_queue errorDescriptor ""
set_interface_property load_queue firstSymbolInHighOrderBits false
set_interface_property load_queue maxChannel 0
set_interface_property load_queue readyLatency 0
set_interface_property load_queue ENABLED true
set_interface_property load_queue EXPORT_OF ""
set_interface_property load_queue PORT_NAME_MAP ""
set_interface_property load_queue CMSIS_SVD_VARIABLES ""
set_interface_property load_queue SVD_ADDRESS_GROUP ""

add_interface_port load_queue io_load_queue_data data Output 128
add_interface_port load_queue io_load_queue_ready ready Input 1
add_interface_port load_queue io_load_queue_valid valid Output 1


# 
# connection point insns
# 
add_interface insns avalon start
set_interface_property insns addressUnits SYMBOLS
set_interface_property insns associatedClock clock
set_interface_property insns associatedReset reset
set_interface_property insns bitsPerSymbol 8
set_interface_property insns burstOnBurstBoundariesOnly false
set_interface_property insns burstcountUnits WORDS
set_interface_property insns doStreamReads false
set_interface_property insns doStreamWrites false
set_interface_property insns holdTime 0
set_interface_property insns linewrapBursts false
set_interface_property insns maximumPendingReadTransactions 0
set_interface_property insns maximumPendingWriteTransactions 0
set_interface_property insns readLatency 0
set_interface_property insns readWaitTime 1
set_interface_property insns setupTime 0
set_interface_property insns timingUnits Cycles
set_interface_property insns writeWaitTime 0
set_interface_property insns ENABLED true
set_interface_property insns EXPORT_OF ""
set_interface_property insns PORT_NAME_MAP ""
set_interface_property insns CMSIS_SVD_VARIABLES ""
set_interface_property insns SVD_ADDRESS_GROUP ""

add_interface_port insns io_insns_address address Output 32
add_interface_port insns io_insns_read read Output 1
add_interface_port insns io_insns_readdata readdata Input 128
add_interface_port insns io_insns_waitrequest waitrequest Input 1


# 
# connection point store_queue
# 
add_interface store_queue avalon_streaming start
set_interface_property store_queue associatedClock clock
set_interface_property store_queue associatedReset reset
set_interface_property store_queue dataBitsPerSymbol 128
set_interface_property store_queue errorDescriptor ""
set_interface_property store_queue firstSymbolInHighOrderBits false
set_interface_property store_queue maxChannel 0
set_interface_property store_queue readyLatency 0
set_interface_property store_queue ENABLED true
set_interface_property store_queue EXPORT_OF ""
set_interface_property store_queue PORT_NAME_MAP ""
set_interface_property store_queue CMSIS_SVD_VARIABLES ""
set_interface_property store_queue SVD_ADDRESS_GROUP ""

add_interface_port store_queue io_store_queue_data data Output 128
add_interface_port store_queue io_store_queue_ready ready Input 1
add_interface_port store_queue io_store_queue_valid valid Output 1


# 
# connection point insn_count
# 
add_interface insn_count avalon end
set_interface_property insn_count addressUnits WORDS
set_interface_property insn_count associatedClock clock
set_interface_property insn_count associatedReset reset
set_interface_property insn_count bitsPerSymbol 8
set_interface_property insn_count burstOnBurstBoundariesOnly false
set_interface_property insn_count burstcountUnits WORDS
set_interface_property insn_count explicitAddressSpan 0
set_interface_property insn_count holdTime 0
set_interface_property insn_count linewrapBursts false
set_interface_property insn_count maximumPendingReadTransactions 0
set_interface_property insn_count maximumPendingWriteTransactions 0
set_interface_property insn_count readLatency 0
set_interface_property insn_count readWaitTime 1
set_interface_property insn_count setupTime 0
set_interface_property insn_count timingUnits Cycles
set_interface_property insn_count writeWaitTime 0
set_interface_property insn_count ENABLED true
set_interface_property insn_count EXPORT_OF ""
set_interface_property insn_count PORT_NAME_MAP ""
set_interface_property insn_count CMSIS_SVD_VARIABLES ""
set_interface_property insn_count SVD_ADDRESS_GROUP ""

add_interface_port insn_count io_insn_count_address address Input 1
add_interface_port insn_count io_insn_count_write write Input 1
add_interface_port insn_count io_insn_count_writedata writedata Input 16
add_interface_port insn_count io_insn_count_waitrequest waitrequest Output 1
set_interface_assignment insn_count embeddedsw.configuration.isFlash 0
set_interface_assignment insn_count embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment insn_count embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment insn_count embeddedsw.configuration.isPrintableDevice 0

