verilog 7400(in in1a in1b in2a in2b in3a in3b in4a in4b, out out1 out2 out3 out4) {
  always @(in1a or in1b) out1 <= ~(in1a & in1b);
  always @(in2a or in2b) out2 <= ~(in2a & in2b);
  always @(in3a or in3b) out3 <= ~(in3a & in3b);
  always @(in4a or in4b) out4 <= ~(in4a & in4b);
}
