Description	Defender DRAM Bank 3 test		
Start		NEG	
Stop		NEG	
Clock		NEG	
Start Address	0x0200		
End Address	0x02FF		
Delay	100		
Stop to Start	TRUE		
Clock to Phase2	TRUE		
Start to A15	TRUE		
NOP Mode	FALSE		
Force Write	FALSE		
Enable Address Counter	TRUE		
Enable Data Counter	TRUE		
Notes	Force R/W to low, then check pin 2 of the DRAMS (Data In) and pin 3 (write).
Notes	Then set R/W to high (read) and check pin 14 (Data out).
Notes	
Signal	Location	Pin	Signature
