git clone --depth 1 --no-tags https://github.com/03-khalid/Advance-digital-logics-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642371384
git clone --depth 1 --no-tags https://github.com/mohamedmorsi22/Asynchronous_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645307042
git clone --depth 1 --no-tags https://github.com/Mariam-Taher409/Pattern-Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644062221
git clone --depth 1 --no-tags https://github.com/Sahana1540/ADLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642863933
git clone --depth 1 --no-tags https://github.com/ROSHAN0120/esim-general.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643282796
git clone --depth 1 --no-tags https://github.com/EngMohamedGamal/serial_adder_fsm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643099257
git clone --depth 1 --no-tags https://github.com/kersorus/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644962345
git clone --depth 1 --no-tags https://github.com/Minasjan/design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644324925
git clone --depth 1 --no-tags https://github.com/mohamed-mohamed-tarek/Synthesizable-Verilog-Source-Codes-DUT-Test-bench-and-Simulation-Results.-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645107638
git clone --depth 1 --no-tags https://github.com/anujmore23/demo5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645075104
git clone --depth 1 --no-tags https://github.com/kbmorris/ZP_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646220619
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Clock-Divider-Day-048-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646218100
git clone --depth 1 --no-tags https://github.com/barawn/rack-jtag.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645384857
git clone --depth 1 --no-tags https://github.com/Pawankestwal/Xilinx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646484980
git clone --depth 1 --no-tags https://github.com/blueberrymuffin3/tiny16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646234410
git clone --depth 1 --no-tags https://github.com/slvno/1bitsum.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646987169
git clone --depth 1 --no-tags https://github.com/NishaniKasineshan/CO224-Computer-Architecture-Building-a-Simple-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644482733
git clone --depth 1 --no-tags https://github.com/XianPearl/CA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644532773
git clone --depth 1 --no-tags https://github.com/Strawberry-Banana/Verilog_Lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644840551
git clone --depth 1 --no-tags https://github.com/Royshivam18/CNN_Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644734650
git clone --depth 1 --no-tags https://github.com/JayadityaVLSI/Programmable_clk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647378335
git clone --depth 1 --no-tags https://github.com/sonnyshiau/System-level-DNN-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647600291
git clone --depth 1 --no-tags https://github.com/cornell-c2s2/c2s2-tape-out-23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648760788
git clone --depth 1 --no-tags https://github.com/Doom1016/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648963279
git clone --depth 1 --no-tags https://github.com/Arashziyaei/HardWar231.2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648074562
git clone --depth 1 --no-tags https://github.com/Rishbit/General-UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648714749
git clone --depth 1 --no-tags https://github.com/sam10486/DTFAG_FFTC_my_env.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649264076
git clone --depth 1 --no-tags https://github.com/MarivaldoFraga/gerador_sinal_pwm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649142829
git clone --depth 1 --no-tags https://github.com/TinyTapeout/tt03p5-power-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648205034
git clone --depth 1 --no-tags https://github.com/anudeepnrao/radar_wv_gen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649316335
git clone --depth 1 --no-tags https://github.com/GetulioVictor/ELTD12A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649175965
git clone --depth 1 --no-tags https://github.com/triode-zyl/A-Pipelined-CPU-Supporting-50-MIPS-Instructions-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642414421
git clone --depth 1 --no-tags https://github.com/Aneeshsingh08/ADLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642448102
git clone --depth 1 --no-tags https://github.com/megalloid/I2C-Master-Read-Write-EEPROM-on-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648309173
git clone --depth 1 --no-tags https://github.com/htfab/totp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648302581
git clone --depth 1 --no-tags https://github.com/lnmthu1505/uart_ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646761145
git clone --depth 1 --no-tags https://github.com/Ironsuper1/ChippyChip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642208989
git clone --depth 1 --no-tags https://github.com/algofoogle/tt03p5-solo-squash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648172545
git clone --depth 1 --no-tags https://github.com/TrustworthyComputing/hdl-benchmarks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644973649
git clone --depth 1 --no-tags https://github.com/AliHashempour/smart-parking-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645389716
git clone --depth 1 --no-tags https://github.com/Izil/matMulAccel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644915985
git clone --depth 1 --no-tags https://github.com/Shazarulislam/100-days-of-coding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643908871
git clone --depth 1 --no-tags https://github.com/Mariam-Taher409/Greatest-Common-Divisor-GCD-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644064548
git clone --depth 1 --no-tags https://github.com/Akarsh-Gupta/IRIS_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645520601
git clone --depth 1 --no-tags https://github.com/MohammadJavadN/Council.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643230821
git clone --depth 1 --no-tags https://github.com/PiyumaliSandunika/Memory-Heirarchy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646208539
git clone --depth 1 --no-tags https://github.com/rawanalaa/Pipelined-CPU-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646763369
git clone --depth 1 --no-tags https://github.com/TheYash27/vending_machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647120536
git clone --depth 1 --no-tags https://github.com/sayoojkj/Automatic-washing-machine-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647147294
git clone --depth 1 --no-tags https://github.com/TheYash27/automatic_washing_machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646069601
git clone --depth 1 --no-tags https://github.com/amanluth03/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647237940
git clone --depth 1 --no-tags https://github.com/Nullbeer/axi_stream_insert_header.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647255571
git clone --depth 1 --no-tags https://github.com/liu-bruce/CPE-4020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645130043
git clone --depth 1 --no-tags https://github.com/NouranAbdelaziz/user_proj_mul32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644785430
git clone --depth 1 --no-tags https://github.com/poseidon078/CS220.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648511648
git clone --depth 1 --no-tags https://github.com/mariamaliezzat/vlsi_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646520102
git clone --depth 1 --no-tags https://github.com/jalakjk13/IRIS_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646534793
git clone --depth 1 --no-tags https://github.com/dwisehart/tt03p5-greycode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648457281
git clone --depth 1 --no-tags https://github.com/TaniaRahmanKhan99/VLSI-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648270921
git clone --depth 1 --no-tags https://github.com/AhmedHany1212/FFT-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642707019
git clone --depth 1 --no-tags https://github.com/AhmedHany1212/Stop-watch-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642702850
git clone --depth 1 --no-tags https://github.com/shivamkundan/MIPS-on-Artix-7-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642681250
git clone --depth 1 --no-tags https://github.com/MoAminPourzare/Digital-Logic-Design-Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643665467
git clone --depth 1 --no-tags https://github.com/jchin2/OpenLane_designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642911215
git clone --depth 1 --no-tags https://github.com/pramathk2002/adld.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643787025
git clone --depth 1 --no-tags https://github.com/vishnu-05-03/IRIS-LABs-Rec-Task.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644314143
git clone --depth 1 --no-tags https://github.com/Beautlin29/fault_tolerant_satellite_fsm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642420496
git clone --depth 1 --no-tags https://github.com/kevinchou0518/2022-FALL-NYCU-DLAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642399260
git clone --depth 1 --no-tags https://github.com/vedika-saravanan/Power-and-Speed-Efficiency-of-Multipliers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644202887
git clone --depth 1 --no-tags https://github.com/DanutAldea/SOC-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646813930
git clone --depth 1 --no-tags https://github.com/YBatuhan07/ParkSistemi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646729031
git clone --depth 1 --no-tags https://github.com/Ylidox/proc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646958400
git clone --depth 1 --no-tags https://github.com/imchetan9/Verilog-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644994623
git clone --depth 1 --no-tags https://github.com/Kieran-Du/Open_MIPS_simple.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644981690
git clone --depth 1 --no-tags https://github.com/Dedorou/core_RISC_V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647481797
git clone --depth 1 --no-tags https://github.com/aferolkay/pipelineProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649090331
git clone --depth 1 --no-tags https://github.com/riccardofusari/leakpowerminimization_pt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649072795
git clone --depth 1 --no-tags https://github.com/LyraN66/HDL---VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646968042
git clone --depth 1 --no-tags https://github.com/ayush-62/MTP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646819933
git clone --depth 1 --no-tags https://github.com/garimaa-goyal/Pipelined-Design-of-32-bit-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647177369
git clone --depth 1 --no-tags https://github.com/Pal-A-Patel/CME-433.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644050918
git clone --depth 1 --no-tags https://github.com/Crina20/pipoBuggy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646493031
git clone --depth 1 --no-tags https://github.com/Di-viner/RISCV-Pipeline-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643397567
git clone --depth 1 --no-tags https://github.com/Nausheen200/ADLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642466717
git clone --depth 1 --no-tags https://github.com/Harsha-Jangamani/ADLD_CODES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642345178
git clone --depth 1 --no-tags https://github.com/khofesh/fpga-go-board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642413132
git clone --depth 1 --no-tags https://github.com/CuriousGeorgiy/mipt-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642692171
git clone --depth 1 --no-tags https://github.com/AhmedHany1212/interface-verification-using-cocotb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642661921
git clone --depth 1 --no-tags https://github.com/PoornimaSB/PoornimaBendigerimath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642807818
git clone --depth 1 --no-tags https://github.com/sneha129/ADLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642819063
git clone --depth 1 --no-tags https://github.com/MostafaBelo/DD1_Project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645492150
git clone --depth 1 --no-tags https://github.com/NororonaZoro/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645576491
git clone --depth 1 --no-tags https://github.com/hong2589/computer-organization-cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643253408
git clone --depth 1 --no-tags https://github.com/kunnu210697/Tic-Tac-Toe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643356232
git clone --depth 1 --no-tags https://github.com/divc13/CSE-Bubble.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643472901
git clone --depth 1 --no-tags https://github.com/elmaxxo/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644939105
