[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of THS3217IRGVT production of TEXAS INSTRUMENTS from the text:DAC\nComplementary\nOutput Currentx1\nx1++\nRLC FilterSPDT\nSwitch\n50 \r\nLineVo = 5 ViVREF\nInput\nBuffersD2S\nStageOutput Power\nStage (OPS)\nViTHS3217\n25 \r\n25 \r50 \r100 \r\n250 \r 500 \r50 \r249 \r162 \r\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.THS3217\nSBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016\nTHS3217 DCto800-MHz, Differential-to-Single-Ended, DACOutput Amplifier\n11Features\n1•Input Stage: Internal Gain of2-V/V\n–Buffered Differential Inputs\n–Single-Ended Low Impedance Output\n–Full-Power Bandwidth: 500-MHz (2VPP)\n•Output Stage: Gain Externally Configurable\n–Full-Power Bandwidth: 500-MHz (5VPP)\n–Slew Rate: 5000 V/µs\n–SPDT Input Switch /Multiplexer\n•FullSignal Path: Input Stage +Output Stage\n–HD2 (20MHz, 5VPPto100-ΩLoad): –60dBc\n–HD3 (20MHz, 5VPPto100-ΩLoad): –75dBc\n–10-V PPOutput to100-ΩLoad Using Split\n±6.5-V Supply\n–12-V PPOutput toHeavy Capacitive Loads\nUsing Single 15-V Supply\n•Internal DCReference Buffer with Low Impedance\nOutput\n•Power-Supply Range:\n–Split Supply: ±4Vto±7.9V\n–Single Supply: 8Vto15.8 V\n2Applications\n•Digital toAnalog Converter (DAC) Output\nAmplifier\n•Wideband Arbitrary Waveform Generator (AWG)\nOutput Driver\n•Predriver to>20-V PPOutput Amplifier (THS3091 )\n•Single-Supply, High-Capacitive Load Driver for\nPiezo Elements3Description\nThe THS3217 combines the key signal-chain\ncomponents required to interface with a\ncomplementary-current output, digital-to-analog\nconverter (DAC). The flexibility provided bythistwo-\nstage amplifier system delivers thelowdistortion, dc-\ncoupled, differential tosingle-ended signal processing\nrequired byawide range ofsystems. Theinput stage\nbuffers theDAC resistive termination, and converts\nthesignal from differential tosingle-ended with a\nfixed gain of2V/V. The differential tosingle-ended\noutput isavailable externally fordirect use, and can\nalso beconnected through anRLC filter orattenuator\ntotheinput ofaninternal output power stage (OPS).\nThe wideband, current-feedback, output power stage\nprovides allpins externally forflexible gain setting.\nAninternal 2×1multiplexer (mux) totheoutput power\nstage noninverting input provides aneasy means to\nselect between the internal differential-to-single-\nended stage (D2S) output oranexternal input.\nAnoptional on-chip midsupply buffer provides a\nwideband, low-output-impedance source forbiasing\nduring single-supply operation through thesignal-path\nstages. This feature provides very simple biasing for\nsingle-supply, ac-coupled applications operating upto\namaximum 15.8-V supply. Anexternal input tothis\nbuffer allows foradcerror-correction loop, ora\nsimple output dcoffset feature.\nAcompanion device, the THS3215 ,provides the\nsame functional features atlower quiescent power\nand bandwidth. The THS3217 and the THS3215\nsupport theemerging high-speed Texas Instruments\nDACs forAWG applications, such astheDAC38J82 .\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTHS3217 VQFN (16) 4.00 mm×4.00 mm\n(1)Forallavailable packages, seethepackage option addendum\nattheendofthedata sheet.\nGain =5V/V, Differential-to-Single-Ended Line Driver With Optional External Filter\n2THS3217\nSBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Device Comparison Table ..................................... 3\n6PinConfiguration andFunctions ......................... 3\n7Specifications ......................................................... 4\n7.1 Absolute Maximum Ratings ...................................... 4\n7.2 ESD Ratings .............................................................. 4\n7.3 Recommended Operating Conditions ....................... 4\n7.4 Thermal Information .................................................. 4\n7.5 Electrical Characteristics: D2S.................................. 5\n7.6 Electrical Characteristics: OPS ................................. 7\n7.7 Electrical Characteristics: D2S +OPS ...................... 9\n7.8 Electrical Characteristics: Midscale (DC) Reference\nBuffer ........................................................................ 10\n7.9 Typical Characteristics: D2S +OPS ....................... 11\n7.10 Typical Characteristics: D2S Only ........................ 13\n7.11 Typical Characteristics: OPS only......................... 15\n7.12 Typical Characteristics: Midscale (DC) Reference\nBuffer ........................................................................ 19\n7.13 Typical Characteristics: Switching Performance ...20\n7.14 Typical Characteristics: Miscellaneous Performance\n................................................................................. 21\n8Parameter Measurement Information ................ 22\n8.1 Overview ................................................................. 22\n8.2 Frequency Response Measurement ....................... 238.3 Harmonic Distortion Measurement ......................... 24\n8.4 Noise Measurement ................................................ 25\n8.5 Output Impedance Measurement ........................... 25\n8.6 Step-Response Measurement ................................ 25\n8.7 Feedthrough Measurement ..................................... 26\n8.8 Midscale Buffer ROUTVersus CLOAD Measurement 28\n9Detailed Description ............................................ 29\n9.1 Overview ................................................................. 29\n9.2 Functional Block Diagram ....................................... 30\n9.3 Feature Description ................................................. 30\n9.4 Device Functional Modes ........................................ 46\n10Application andImplementation ........................ 52\n10.1 Application Information .......................................... 52\n11Power Supply Recommendations ..................... 61\n11.1 Thermal Considerations ........................................ 62\n12Layout ................................................................... 63\n12.1 Layout Guidelines ................................................. 63\n12.2 Layout Example .................................................... 64\n13Device andDocumentation Support ................. 65\n13.1 Device Support ...................................................... 65\n13.2 Documentation Support ........................................ 65\n13.3 Community Resources .......................................... 65\n13.4 Trademarks ........................................................... 66\n13.5 Electrostatic Discharge Caution ............................ 66\n13.6 Glossary ................................................................ 66\n14Mechanical, Packaging, andOrderable\nInformation ........................................................... 66\n4Revision History\nChanges from Revision A(February 2016) toRevision B Page\n•Deleted open-loop transimpedance gain max value .............................................................................................................. 7\n•Deleted external tointernal input offset voltage match minandmax values ......................................................................... 7\n•Changed external tointernal input offset voltage match testlevel from AtoC.................................................................... 7\n•Deleted dcoutput impedance minandmax values ............................................................................................................. 10\n•Changed dcoutput impedance testlevel from AtoC.......................................................................................................... 10\nChanges from Original (February 2016) toRevision A Page\n•Changed from product preview toproduction data ................................................................................................................ 1\nVMID_IN\n+IN\n±IN\nPATHSELVIN±\nVOUT\nDISABLE\nVIN++VCC2VMID_OUTVREF+VCC1±VCC2\nV01\nGND\n±VCC11\n2\n3\n412\n11\n10\n9161514135678(Thermal Pad)\n3THS3217\nwww.ti.com SBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments Incorporated(1) AVisthevoltage gain.5Device Comparison Table\nDEVICESMALL-SIGNAL\nBANDWIDTH\n0.1VPP\n(AV=5V/V)(1)LARGE-SIGNAL\nBANDWIDTH\n5VPP\n(AV=5V/V)QUIESCENT\nCURRENT, Icc\n(±6-VSUPPLIES)TOTAL HARMONIC\nDISTORTION\n(5VPP,RLOAD =100Ω,\n20MHz)CONTINUOUS\nOUTPUT\nCURRENTPEAK\nOUTPUT\nCURRENT\nTHS3217 800MHz 500MHz 55mA –60dBc 110mA 175mA\nTHS3215 350MHz 250MHz 35mA –50dBc 80mA 125mA\n(1) Throughout thisdocument +VCCrefers tothevoltage applied atthe+VCC1 and+VCC2 pins, and–VCCisthevoltage applied atthe\n–VCC1 and–VCC2 pins6PinConfiguration andFunctions\nRGV Package\n16-Pin VQFN\nTopView\nTable 1.PinFunctions\nPIN\nI/O DESCRIPTION\nNO. NAME\n1 VMID_IN Input DCreference buffer input\n2 +IN Input Positive signal input toD2S\n3 –IN Input Negative signal input toD2S\n4 PATHSEL Input Internal SPDT switch control: lowselects theinternal path, andhigh selects theexternal path\n5 –VCC2(1)Power Negative supply forinput stage\n6 VO1 Output D2S external output\n7 GND Power Ground forcontrol pins reference\n8 –VCC1(1)Power Negative supply foroutput stage\n9 VIN+ Input External OPS noninverting input\n10 DISABLE Input Output power stage shutdown control: lowenables theOPS, andhigh disables theOPS\n11 VOUT Output OPS output\n12 VIN– Input OPS inverting input\n13 +VCC1(1)Power Positive supply foroutput stage\n14 VREF Input DCoffsetting input toD2S\n15 VMID_OUT Output DCreference buffer output\n16 +VCC2(1)Power Positive supply forinput stage\nThermal Pad —Connect thethermal padtoGND forsingle-supply andsplit-supply operation. See Thermal\nConsiderations section formore information.\n4THS3217\nSBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Long-term continuous current forelectromigration limits.7Specifications\n7.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVoltageSupply, +VCC–(–VCC) 16.2\nV Input/output (–VCC)–0.5 (+V CC)+0.5\nDifferential input voltage (IN+ –IN–) ±8\nCurrentContinuous input current (IN+, IN–,VMID_IN, VIN+,\nVIN–)(2) ±10\nmA\nContinuous output current(2)±30\nTemperatureOperating, TA –55 105\n°C Junction, TJ –45 150\nStorage, Tstg –65 150\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.7.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±1500\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±1000\n7.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\n+VCC Positive supply voltage 4 6 7.9 V\n–VCC Negative supply voltage –4 –6 –7.9 V\nTA Operating free-air temperature –40 25 85 °C\n(1) Thermal impedance reported with backside thermal padsoldered toheat spreading plane. Formore information about traditional and\nnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application report, SPRA953 .7.4 Thermal Information\nTHERMAL METRIC(1)THS3217\nUNIT RGV (VQFN)\n16PINS\nRθJA Junction-to-ambient thermal resistance 45 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 45 °C/W\nRθJB Junction-to-board thermal resistance 22 °C/W\nψJT Junction-to-top characterization parameter 1 °C/W\nψJB Junction-to-board characterization parameter 22 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 4 °C/W\n5THS3217\nwww.ti.com SBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments Incorporated(1) Test levels (allvalues setbycharacterization andsimulation): (A)100% tested atTA≈TJ≈25°C;over temperature limits by\ncharacterization andsimulation. (B)Nottested inproduction; limits setbycharacterization andsimulation. (C)Typical value only for\ninformation. DClimits tested with noself-heating. Add internal selfheating toTAforTJ.\n(2) Output measured atpin6.\n(3) This slew rateistheaverage oftherising andfalling time estimated from thelarge-signal bandwidth as:(Vpeak /√2)×2π×f–3dB.\n(4) Currents outofpintreated asapositive polarity.\n(5) Applies toinput pins 2(IN+) and3(IN–).7.5 Electrical Characteristics: D2S\nat+VCC=6.0V,–VCC=–6.0V,AV=2V/V, 25-Ωsource impedance, input common-mode voltage (VIC)=0.25 V,external\nOPS input selected (PATHSEL ≥1.3V),VREF=GND, RLOAD =100Ω,andTJ≈25˚C(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNITTEST\nLEVEL\n(1)\nACPERFORMANCE (Power Stage Disabled: DISABLE pin≥1.3V)(2)\nSmall-signal bandwidth (SSBW) VOUT=250mVPP,peaking <1.0dB 800 MHz C\nLarge-signal bandwidth (LSBW) VOUT=2VPP 500 MHz C\nBandwidth for0.2-dB flatness VOUT=2VPP 250 MHz C\nSlew rate(3)VOUT=4-Vstep 2500 V/µs C\nOver- andundershoot Input tr=1ns,VOUT=2-Vstep 6% C\nRise andfalltime Input tr=1ns,VOUT=2-Vstep 1.2 ns C\nSettling time to0.1% Input tr=1ns,VOUT=2-Vstep 5 ns C\n2nd-order harmonic distortion (HD2) f=20MHz, VOUT=2VPP –68 dBc C\n3rd-order harmonic distortion (HD3) f=20MHz, VOUT=2VPP –86 dBc C\nOutput voltage noise f>200kHz 18 nV/√Hz C\nInput current noise (each input) f>200kHz 2.0 pA/√Hz C\nOutput impedance f=20MHz 0.8 Ω C\nDCPERFORMANCE(2)\nDifferential tosingle-ended gain ±100-mV output 1.975 2.0 2.025 V/V A\nDifferential tosingle-ended gain drift TJ=–40°Cto+125 °C –20 –24 ppm/ °C B\nVREF input pingainDifferential inputs =0V,\nVREF=±100mV0.985 1.0 1.015 V/V A\nVREF input pingain drift TJ=–40°Cto+125 °C –70 –95 ppm/ °C B\nOutput offset voltageTJ=25°C –35 ±8 35 mV A\nTJ=0°Cto70°C –43 40 mV B\nTJ=–40°Cto+125 °C –54 47 mV B\nOutput offset voltage drift TJ=–40°Cto+125 °C -40 –115 –190 µV/°C B\nInput bias current –each input(4)TJ=25°C –4 ±2 4 µA A\nTJ=0°Cto70°C –4.2 4.2 µA B\nTJ=–40°Cto+125 °C –4.3 4.5 µA B\nInput bias current drift TJ=–40°Cto+125 °C 1 3 5 nA/°C B\nInput offset currentTJ=25°C –400 ±50 400 nA A\nTJ=0°Cto70°C –700 940 nA B\nTJ=–40°Cto+125 °C –1180 1600 nA B\nInput offset current drift TJ=–40°Cto+125 °C –12 ±1 12 nA/°C B\nINPUTS(5)\nCommon-mode input negative\nsupply headroomTJ=25°C 1.8 1.9 V A\nTJ=–40°Cto+85°C 2.0 V B\nCommon-mode input positive supply\nheadroomTJ=25°C 1.3 1.4 V A\nTJ=–40°Cto+125 °C 1.5 V B\nCommon-mode rejection ratio\n(CMRR)–1V≤VIC≤3V 47 55 dB A\nInput impedance differential mode VCM=0V 50||2.4 kΩ||pF C\nInput impedance common mode VCM=0V 90||2.4 kΩ||pF C\n6THS3217\nSBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments IncorporatedElectrical Characteristics: D2S (continued)\nat+VCC=6.0V,–VCC=–6.0V,AV=2V/V, 25-Ωsource impedance, input common-mode voltage (VIC)=0.25 V,external\nOPS input selected (PATHSEL ≥1.3V),VREF=GND, RLOAD =100Ω,andTJ≈25˚C(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNITTEST\nLEVEL\n(1)\n(6) Output measured atpin6.OUTPUT(6)\nOutput voltage headroom toeither\nsupplyTJ=25°C 1.1 1.35 1.55 V A\nTJ=–40°Cto+125 °C V B\nOutput current drive TJ=25°C,±1.16 VPP,RLOAD =20Ω 50 70 mA A\nDCOutput Impedance Load current =±20mA 0.2 0.45 Ω A\nPOWER SUPPLY (D2S Stage +Midsupply Buffer Only; Output Power Stage Disabled: DISABLE pin≥1.3V)\nBipolar-supply operating range ±4.0 ±6.0 ±7.9 V A\nSingle-supply operating range 8 12 15.8 V B\nSupply current ±6-Vsupplies 31 34 36 mA A\nSupply current temperature\ncoefficient7 µA/°C C\n7THS3217\nwww.ti.com SBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments Incorporated(1) Output power stage includes aninternal 18.5-kΩfeedback resistor. This internal resistor, inparallel with anexternal 249-ΩRFand162-\nΩRG,results inagain of2.5V/Vafter including anominal gain loss of0.9935 V/Vduetotheinput buffer andloop-gain effects.\n(2) Test levels (allvalues setbycharacterization andsimulation): (A)100% tested atTA≈TJ≈25°C;over temperature limits by\ncharacterization andsimulation. (B)Nottested inproduction; limits setbycharacterization andsimulation. (C)Typical value only for\ninformation. DClimits tested with noself-heating. Add internal selfheating toTAforTJ.\n(3) Output measured atpin11.\n(4) This slew rateistheaverage oftherising andfalling time estimated from thelarge-signal bandwidth as:(Vpeak /√2)×2π×f–3dB.\n(5) Currents outofpintreated asapositive polarity.7.6 Electrical Characteristics: OPS\nat+VCC=6.0V,–VCC=–6.0V,25-ΩD2S source impedance, D2S input common-mode voltage (VIC)=0.25 V,VREF=GND,\nRF=249Ω(1),RG=162Ω,AV=2.5V/V, OPS RLOAD =100Ω,OPS enabled (DISABLE ≤0.7Vorfloated), external OPS input\nselected (PATHSEL ≥1.3V),andTJ≈25˚C(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNITTEST\nLEVEL\n(2)\nACPERFORMANCE(3)\nSmall-signal bandwidth (SSBW) VOUT=100mVPP,peaking <1.0dB 950 MHz C\nLarge-signal bandwidth (LSBW) VOUT=5VPP 500 MHz C\nBandwidth for0.2-dB flatness VOUT=5VPP 110 MHz C\nSlew rate(4)VOUT=5-Vstep 5500 V/µs C\nOver- andundershoot Input tr=1ns,VOUT=5-Vstep 8% C\nRise andfalltime Input tr=1ns,VOUT=5-Vstep 1.1 ns C\nSettling time to0.1% Input tr=1ns,VOUT=5-Vstep 5 ns C\n2nd-order harmonic distortion (HD2) f=20MHz, VOUT=5VPP –69 dBc C\n3rd-order harmonic distortion (HD3) f=20MHz, VOUT=5VPP –73 dBc C\nNoninverting input voltage noise f>200kHz 3.2 nV/√Hz C\nNoninverting input current noise f>200kHz 2.8 pA/√Hz C\nInverting input current noise f>200kHz 30 pA/√Hz C\nClosed-loop acoutput impedance f=20MHz 0.40 Ω C\nDCPERFORMANCE(3)\nOpen-loop transimpedance gain(1)VOUT=±1V,RLOAD=500-Ω 600 1200 kΩ A\nClosed-loop gain 0.1% external RFandRGresistors 2.495 2.515 2.53 V/V A\nINPUT\nExternal input offset voltage (pin9to\npin12)TJ=25°C –12 ±2.5 12 mV A\nTJ=0°Cto70°C –20 17 mV B\nTJ=–40°Cto+125 °C –31 24 mV B\nExternal input offset voltage drift(pin\n9topin12)TJ=–40°Cto+125 °C -45 –115 –190 µV/°C B\nInternal input offset voltage (pin6to\npin12)TJ=25°C –12 ±2.5 12 mV A\nTJ=0°Cto70°C –23 18 mV B\nTJ=–40°Cto+125 °C –35 27 mV B\nInternal input offset voltage drift(pin\n6topin12)TJ=–40°Cto+125 °C –70 –150 –235 µV/°C B\nExternal tointernal input offset\nvoltage matchTJ=25°C ±1.2 mV C\nExternal noninverting input bias\ncurrent (pin9)(5)TJ=25°C –5 ±5 15 µA A\nTJ=0°Cto70°C –5.2 15.4 µA B\nTJ=–40°Cto+125 °C –5.6 15.9 µA B\nExternal noninverting input bias\ncurrent drift(pin9)TJ=–40°Cto+125 °C –3 3 9 nA/°C B\nInverting input bias current –either\ninput selected(5)TJ=25°C –40 ±5 40 µA A\nTJ=0°Cto70°C –51 46 µA B\nTJ=–40°Cto+125 °C –65 56 µA B\nInverting input bias current drift TJ=–40°Cto+125 °C –250 –120 –10 nA/°C B\n8THS3217\nSBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments IncorporatedElectrical Characteristics: OPS (continued)\nat+VCC=6.0V,–VCC=–6.0V,25-ΩD2S source impedance, D2S input common-mode voltage (VIC)=0.25 V,VREF=GND,\nRF=249Ω(1),RG=162Ω,AV=2.5V/V, OPS RLOAD =100Ω,OPS enabled (DISABLE ≤0.7Vorfloated), external OPS input\nselected (PATHSEL ≥1.3V),andTJ≈25˚C(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNITTEST\nLEVEL\n(2)\n(6) Output measured atpin11.\n(7) Currents outofpintreated asapositive polarity.Input headroom toeither supply TJ=25°C 2.6 3.0 V A\nCommon-mode rejection ratio\n(CMRR)47 49 dB A\nNoninverting input resistance 17.6 18.5 22.4 kΩ A\nNoninverting input capacitance 3.3 pF C\nOpen-loop inverting input impedance 42 Ω C\nOUTPUT(6)\nOutput voltage headroom toeither\nsupplyRLOAD =500Ω 1.1 1.3 1.4 V A\nLinear output current TJ=25°C,±2.5Vinto26-ΩRLOAD 95 120 mA A\nPeak output current 0-Voutput, RLOAD <0.2Ω 135 170 mA A\nDCoutput impedance 0-Voutput, load current =±40mA 0.05 0.10 Ω A\nInternal RF 17.6 18.5 22.4 kΩ A\nPATHSEL (Pin 4;Logic Reference =Pin7=GND)\nInput lowlogic level Internal path selected 0.7 0.9 V A\nInput high logic level External input selected atVIN(pin9) 0.9 1.3 V A\nInput voltage range –0.5 +VCC V A\nPATHSEL voltage when floated Internal input from D2S selected 0 20 40 mV A\nInput pinbias current(7)0-Vinput 0 4 µA A\n3.3-V input –150 –250 µA A\nInput pinimpedance 18||1.5 kΩ||pF C\nSwitching time To1%offinal value 80 ns C\nInput switching glitch Both inputs atGND 50 mV C\nDeselected input dcisolation ±2-Vinput 70 80 dB A\nDeselected input acisolation 2VPP,at20-MHz input 55 65 dB C\nDISABLE (Pin 10;Logic Reference =Pin7=GND)\nInput lowlogic level 0.7 0.9 V A\nInput high logic level 0.9 1.3 V A\nShutdown control voltage range –0.5 +VCC V B\nShutdown voltage when floated Output stage enabled 0 20 40 mV A\nInput pinbias current(7)0-Vinput 0 4 µA A\n3.3-V input –150 –250 µA A\nInput pinimpedance 18||1.5 kΩ||pF C\nSwitching time (turn onoroff) To10% offinal value 200 ns C\nShutdown dcisolation (either input) ±2-Vinput 70 80 dB A\nShutdown acisolation (either input) 2VPPat20-MHz input 55 65 dB C\nPOWER SUPPLY\nBipolar-supply operating range ±4.0 ±6.0 ±7.9 V A\nSingle-supply operating range 8 12 15.8 V B\nSupply current (OPS only) ±6-Vsupplies 18.5 21 24.5 mA A\nDisabled supply current inOPS ±6-Vsupplies 2.0 2.4 3.0 mA C\nLogic reference current atpin7(7)Pins 4,7,and10held at0V 200 280 380 µA A\n9THS3217\nwww.ti.com SBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments Incorporated(1) Output power stage includes aninternal 18.5-kΩfeedback resistor. This internal resistor, inparallel with anexternal 249-ΩRFand162-\nΩRG,results inagain of2.5V/Vafter including anominal gain loss of0.9935 V/Vduetotheinput buffer andloop-gain effects.\n(2) Test levels (allvalues setbycharacterization andsimulation): (A)100% tested atTA≈TJ≈25°C;over temperature limits by\ncharacterization andsimulation. (B)Nottested inproduction; limits setbycharacterization andsimulation. (C)Typical value only for\ninformation.\n(3) Output measured atpin11.\n(4) This slew rateistheaverage oftherising andfalling time estimated from thelarge-signal bandwidth as:(Vpeak /√2)×2π×f–3dB.7.7 Electrical Characteristics: D2S +OPS\nat+VCC=6.0V,–VCC=–6.0V,25-ΩD2S source impedance, D2S input VIC=0.25 V,Internal path selected toOPS\n(PATHSEL ≤0.7Vorfloated), VREF=GND, combined AV=5V/V, D2S RLOAD=200Ω,RF=249Ω(1),RG=162Ω(OPS AV=\n2.5V/V), OPS enabled (DISABLE ≤0.7Vorfloated), OPS RLOAD =100Ω,andTJ≈25˚C(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNITTEST\nLEVEL\n(2)\nACPERFORMANCE(3)\nSmall-signal bandwidth (SSBW) VOUT=100mVPP,peaking <1.5dB 800 MHz C\nLarge-signal bandwidth (LSBW) VOUT=5VPP 500 MHz C\nBandwidth for0.2-dB flatness VOUT=2VPP 100 MHz C\nSlew rate(4)VOUT=8-Vstep 5000 V/µs C\nOver- andundershoot Input tr=1ns,VOUT=5-Vstep 8% C\nRise andfalltime Input tr=1ns,VOUT=5-Vstep 1.1 ns C\nSettling time to0.1% Input tr=1ns,VOUT=5-Vstep 7 ns C\n2nd-order harmonic distortion (HD2) f=20MHz, VOUT=5VPP –60 dBc C\n3rd-order harmonic distortion (HD3) f=20MHz, VOUT=5VPP –75 dBc C\nOutput voltage noise f>200kHz 45 nV/√Hz C\nDCPERFORMANCE(3)\nTotal gain D2S toOPS output(1) 0.1% tolerance, dc,±100-mV output\ntest4.92 5.02 5.12 V/V A\nPOWER SUPPLY (Combined D2S, OPS, andMidscale Reference Buffer)\nBipolar-supply operating range ±4.0 ±6.0 ±7.9 V A\nSingle-supply operating range 8 12 15.8 V B\nSupply current ±6-Vsupplies 51 54 57 mA A\nSupply current temperature\ncoefficient10 µA/°C C\n10THS3217\nSBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments Incorporated(1) Test levels (allvalues setbycharacterization andsimulation): (A)100% tested atTA≈TJ≈25°C;over temperature limits by\ncharacterization andsimulation. (B)Nottested inproduction; limits setbycharacterization andsimulation. (C)Typical value only for\ninformation.\n(2) This slew rateistheaverage oftherising andfalling time estimated from thelarge-signal bandwidth as:(VPEAK /√2)×2π×f–3dB.\n(3) Currents outofpintreated asapositive polarity.7.8 Electrical Characteristics: Midscale (DC) Reference Buffer\nat+VCC=6.0V,–VCC=–6.0V,RLOAD =150Ωatpin15,andTJ≈25˚C(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNITTEST\nLEVEL\n(1)\nACPERFORMANCE (Output measured atpin15)\nSmall-signal bandwidth (SSBW) VOUT=100mVPP 400 MHz C\nLarge-signal bandwidth (LSBW) VOUT=1VPP 110 MHz C\nSlew rate(2)VOUT=4-Vstep 250 V/µs C\nInput voltage noise f>200kHz 4.4 nV/√Hz C\nInput current noise f>200kHz 2.3 pA/√Hz C\nACoutput impedance f=20MHz 1.0 Ω C\nDCAND I/OPERFORMANCE (RS=25Ω,andoutput measured atpin15,unless otherwise noted)\nBuffer gain VI=±1V,RLOAD =200Ω .9985 0.999 1.001 V/V A\nBuffer gain drift TJ=–40°Cto+125 °C –1.5 –2.0 ppm/ °C B\nOutput offset from midsupply Input floating, pin1open –120 30 70 mV A\nOutput offset voltageTJ=25°C,input driven to0Vfrom\n0-Ωsource–1.0 4.0 15 mV A\nInput offset voltage driftTJ=–40°Cto+125 °C,input driven\nto0V–4 3 10 µV/°C B\nInput bias current(3)TJ=25°C –15 ±1 15 µA A\nInput bias current drift TJ=–40°Cto+125 °C –8 –2 3 nA/°C B\nInput/output headroom toeither\nsupplyTJ=25°C,gain change <1% 1.1 1.4 V A\nInput impedanceInternal 50-kΩdivider resistors to\neach supply22||1.5 kΩ||pF C\nLinear output current intoresistive\nload±2.25 Vinto36Ω 40 65 mA A\nDCoutput impedance Load current =±30mA 0.21 Ω C\nFrequency (Hz)Input Voltage Noise (nV/ \x97Hz)\n110100\n100 1k 10k 100k 1M 10M 100M\nD006\nJunction Temperature ( qC)D2S + OPS Gain (V/V)\n-55-35-15525456585105 1254.994.99555.0055.015.0155.025.0255.035.0355.04\nD005\nTest Frequency (Hz)Distortion (dBc)\n-100-90-80-70-60-50-40-30-20\n1M 10M 100M\nD0032 VPP\n5 VPP\n8 VPP\nTest Frequency (Hz)Distortion (dBc)\n-110-100-90-80-70-60-50-40-30-20\n1M 10M 100M\nD0042 VPP\n5 VPP\n8 VPP\nFrequency (Hz)Gain (dB)\n1357911131517\n10M 100M 1G\nD0010.1 Vpp\n0.5 Vpp\n1 Vpp\n2 Vpp\n4 Vpp\n5 Vpp\nTime (20ns/div.)Output Voltage (V)\n-4-3-2-101234\nD002500 mV PP\n5 VPP\n11THS3217\nwww.ti.com SBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments Incorporated7.9 Typical Characteristics: D2S +OPS\nat+VCC=6V,–VCC=–6V,25-ΩD2S source impedance ,VIC=0.25 V,Internal path selected (PATHSEL =GND), VREF=\nGND, D2S RLOAD =200Ωatpin6,RF=249Ω,RG=162Ω,OPS AV=2.5V/V, OPS On(DISABLE =GND), andOPS RLOAD\n=100Ωatpin11(unless otherwise noted)\nFigure 1.Frequency Response vsOutput Voltage Figure 2.Small andLarge Signal Step Response\nFigure 3.HD2 vsFrequency Figure 4.HD3 vsFrequency\n26units shown\nFigure 5.Gain vsTemperature25-Ωsource impedance oneach D2S input\nFigure 6.Input Referred Differential Noise\nTotal Balanced Supply Voltage (V)Distortion (dBc)\n89101112131415 16-100-90-80-70-60-50-40\nD0111 VPP\n2 VPP\n5 VPP\n8 VPP\nTotal Balanced Supply Voltage (V)Distortion (dBc)\n89101112131415 16-100-90-80-70-60-50-40\nD0121 VPP\n2 VPP\n5 VPP\n8 VPP\nFrequency (Hz)Distortion (dBc)\n-100-90-80-70-60-50-40-30-20\n1M 10M 100M\nD0093 V/V\n5 V/V\n10 V/V\n20 V/V\nFrequency (Hz)Distortion (dBc)\n-100-90-80-70-60-50-40-30-20\n1M 10M 100M\nD0103 V/V\n5 V/V\n10 V/V\n20 V/V\nFrequency (Hz)Normalized Gain (dB)\n-7-6-5-4-3-2-101234\n1M 10M 100M 1G\nD0073 V/V\n5 V/V\n10 V/V\n20 V/V\nFrequency (Hz)Normalized Gain (dB)\n-7-6-5-4-3-2-101234\n1M 10M 100M 1G\nD0085V/V\n10V/V\n20V/V\n12THS3217\nSBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments IncorporatedTypical Characteristics: D2S +OPS (continued)\nat+VCC=6V,–VCC=–6V,25-ΩD2S source impedance ,VIC=0.25 V,Internal path selected (PATHSEL =GND), VREF=\nGND, D2S RLOAD =200Ωatpin6,RF=249Ω,RG=162Ω,OPS AV=2.5V/V, OPS On(DISABLE =GND), andOPS RLOAD\n=100Ωatpin11(unless otherwise noted)\nVOUT=500mVPP,seeTable 2\nFigure 7.Small-Signal Frequency Response vsGainVOUT=5VPP,seeTable 2\nFigure 8.Large-Signal Frequency Response vsGain\nVOUT=5VPP\nFigure 9.HD2 vsGainVOUT=5VPP\nFigure 10.HD3 vsGain\nTest frequency =20MHz\nFigure 11.HD2 vsSupply VoltageTest frequency =20MHz\nFigure 12.HD3 vsSupply Voltage\nFrequency (Hz)Input Referred CMRR (dB)\n2530354045505560\n1M 10M 100M\nD017VCM = -1 V\nVCM = 0 V\nVCM = 0.25 V\nVCM = 1 V\nVCM = 2 V\nVCM = 3 V\nFrequency (Hz)Differential Input Noise (nV/ \x97Hz)\n110100\n100 1k 10k 100k 1M 10M 100M\nD018RS = 0 :\nRS = 25 :\nRS = 100 :\nRS = 1 k:\nFrequency (Hz)Distortion (dBc)\n-100-90-80-70-60-50-40-30-20\n1M 10M 100M\nD0151 VPP\n2 VPP\n4 VPP\nFrequency (Hz)Distortion (dBc)\n-100-90-80-70-60-50-40-30-20\n1M 10M 100M\nD0161 VPP\n2 VPP\n4 VPP\nFrequency (Hz)Gain (dB)\n-2-101234567\n1M 10M 100M 1G\nD013VCM = -1 V\nVCM = 0 V\nVCM = 0.25 V\nVCM = 1 V\nVCM = 2 V\nVCM = 3 V\nFrequency (Hz)Gain (dB)\n-2-101234567\n1M 10M 100M 1G\nD014500 :\n200 :\n100 :\n50 :\n13THS3217\nwww.ti.com SBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments Incorporated7.10 Typical Characteristics: D2S Only\nat+VCC=6.0V,–VCC=–6.0V,fixed gain of2V/V, 25-ΩD2S source impedance, VIC=0.25 V,external path selected\n(PATHSEL =+VCC),VREF=GND, andD2S RLOAD =100Ωatpin6(unless otherwise noted)\nVOUT=250mVPP\nFigure 13.Frequency Response vsInput Common-Mode\nVoltageVOUT=2VPP\nFigure 14.Frequency Response vsLoad Resistance\nRLOAD =200Ω\nFigure 15.HD2 vsOutput VoltageRLOAD =200Ω\nFigure 16.HD3 vsOutput Voltage\nFigure 17.Common-Mode Rejection Ratio vsInput\nCommon-Mode VoltageFigure 18.Differential Input Noise vsSource Impedance\nFrequency (Hz)Gain (dB)\n-5-4-3-2-101\n1M 10M 100M 1G\nD0230.1 Vpp\n0.25 Vpp\n0.5 Vpp\n1 Vpp\n2 Vpp\nFrequency (Hz)PSRR (dB)\n303540455055606570\n10k 100k 1M 10M\nD024VCM = -1 V, PSRR+\nVCM = -1 V, PSRR-\nVCM = 0 V, PSRR+\nVCM = 0 V, PSRR-\nVCM = 3 V, PSRR+\nVCM = 3 V, PSRR-\nTime (ns)Output Voltage (V)\n2030405060708090100110120130 140-1.2-1-0.8-0.6-0.4-0.200.20.40.60.811.2\nD021100 :\n200 :\n500 :\nTime (1 ns/div)Output Voltage (V)\n0.80.911.1\nD022100 :\n200 :\n500 :\nJunction Temperature ( qC)D2S Output Offset Voltage (mV)\n-55-35-15525456585105 125-30-25-20-15-10-505101520\nD019\nFrequency (Hz)Output Impedance ( :)\n0.10.20.30.50.71235710\n1M 10M 100M\nD020r4 V\nr5 V\nr6 V\nr7.5 V\n14THS3217\nSBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments IncorporatedTypical Characteristics: D2S Only (continued)\nat+VCC=6.0V,–VCC=–6.0V,fixed gain of2V/V, 25-ΩD2S source impedance, VIC=0.25 V,external path selected\n(PATHSEL =+VCC),VREF=GND, andD2S RLOAD =100Ωatpin6(unless otherwise noted)\n30units shown\nFigure 19.Output DCOffset Voltage vsDieTemperature Figure 20.Output Impedance vsSupply Voltage\n±1-Voutput pulse\nFigure 21.Large-Signal Step Response vsLoad Resistance±1-Voutput pulse\nFigure 22.Large-Signal Pulse Settling Response vsLoad\nResistance\n25-ΩD2S source impedance oneach input\nFigure 23.VREF Input PinFrequency Response Figure 24.Simulated Power-Supply Rejection Ratio vsInput\nCommon-Mode Voltage\nTime (20ns/div.)Output Voltage (V)\n-3.5-2.5-1.5-0.50.51.52.53.5\nD029500 mV PP\n5 VPP\nTime (20ns/div.)Output Voltage (V)\n-3-2-10123\nD030500 mV PP\n5 VPP\nFrequency (Hz)Output Response (dB)\n-20246810\n1M 10M 100M 1G\nD0270.5 VPP\n2 VPP\n5 VPP\n6 VPP\nFrequency (Hz)Inverting Response (dB)\n-20246810\n1M 10M 100M 1G\nD0280.5 VPP\n2 VPP\n5 VPP\n6 VPP\nFrequency (Hz)Normalized Gain (dB)\n-6-4-20246\n1M 10M 100M 1G\nD025AV = 1.5 V/V\nAV = 2.5 V/V\nAV = 5 V/V\nAV = 10 V/V\nFrequency (Hz)Normalized Gain (dB)\n-6-4-20246\n1M 10M 100M 1G\nD026AV = -1 V/V\nAV = -2.5 V/V\nAV = -5 V/V\nAV = -10 V/V\n15THS3217\nwww.ti.com SBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments Incorporated7.11 Typical Characteristics: OPS only\nat+VCC=6.0V,–VCC=–6.0V,25-ΩD2S source impedance, VREF=GND, RF=249Ω,RG=162Ω,OPS AV=2.5V/V, OPS\nRLOAD =100Ωatpin11,OPS enabled (DISABLE =GND), andexternal input path selected (PATHSEL =+VCC)(unless\notherwise noted)\nVOUT=100mVPP,seeTable 2forRFvalues vsgain\nFigure 25.Frequency Response vsNoninverting GainVOUT=100mVPP,seeTable 4forRFvalues vsgain\nFigure 26.Frequency Response vsInverting Gain\nFigure 27.Noninverting Response vsOutput VoltageAV=–2.5V/V, seeTable 4forRFvalue\nFigure 28.Inverting Response vsOutput Voltage\nFigure 29.Noninverting Step ResponseAV=–2.5V/V, seeTable 4forRFvalue\nFigure 30.Inverting Step Response\nFrequency (Hz)Distortion (dBc)\n-100-90-80-70-60-50-40-30-20\nD035±4 V\n±5 V\n±6 V\n±7.5 V\nFrequency (Hz)Distortion (dBc)\n-100-90-80-70-60-50-40-30-20\nD036±4 V\n±5 V\n±6 V\n±7.5 V\nFrequency (Hz)Distortion (dBc)\n-105-95-85-75-65-55-45-35\nD033100 :\n200 :\n500 :\nFrequency (Hz)Distortion (dBc)\n-105-95-85-75-65-55-45-35\nD034100 :\n200 :\n500 :\nFrequency (Hz)Distortion (dBc)\n-110-100-90-80-70-60-50-40-30-20\n1M 10M 100M\nD0311 VPP\n2 VPP\n5 VPP\n8 VPP\nFrequency (Hz)Distortion (dBc)\n-110-100-90-80-70-60-50-40-30-20\n1M 10M 100M\nD0321 VPP\n2 VPP\n5 VPP\n8 VPP\n16THS3217\nSBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments IncorporatedTypical Characteristics: OPS only (continued)\nat+VCC=6.0V,–VCC=–6.0V,25-ΩD2S source impedance, VREF=GND, RF=249Ω,RG=162Ω,OPS AV=2.5V/V, OPS\nRLOAD =100Ωatpin11,OPS enabled (DISABLE =GND), andexternal input path selected (PATHSEL =+VCC)(unless\notherwise noted)\nFigure 31.HD2 vsOutput Voltage Figure 32.HD3 vsOutput Voltage\nVOUT=5VPP\nFigure 33.HD2 vsLoad ResistanceVOUT=5VPP\nFigure 34.HD3 vsLoad Resistance\nVOUT=5VPP\nFigure 35.HD2 vsSupply VoltageVOUT=5VPP\nFigure 36.HD3 vsSupply Voltage\nJunction Temperature (0C)Supply Current (mA)\n-55-35-15525456585105 1251818.51919.52020.521\nD041\nTime (Ps)Input/Output Voltage (V)\n0 1 2 3 4 5-5-4-3-2-1012345\nD042VIN+ Input\nVOUT\nFrequency (Hz)Voltage (nV/ \x97Hz) and Current Noise (pA/ \x97Hz)\n1101001000\n100 1k 10k 100k 1M 10M\nD039Voltage Noise\nNoninverting Current Noise\nInverting Current Noise\nLoad Resistance ( :)Output Voltage (V)\n-5-4-3-2-1012345\n10 100 1k\nD0400.1 Vpp\n0.25 Vpp\nCenter Frequency (MHz)IMD2 (dBc)\n1 10 100-90-80-70-60-50-40-30\nD0370.25 VPP\n1 VPP\n2.5 VPP\n4 VPP\nCenter Frequency (MHz)IMD3 (dBc)\n1 10 100-90-80-70-60-50-40-30\nD0380.25 VPP\n1 VPP\n2.5 VPP\n4 VPP\n17THS3217\nwww.ti.com SBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments IncorporatedTypical Characteristics: OPS only (continued)\nat+VCC=6.0V,–VCC=–6.0V,25-ΩD2S source impedance, VREF=GND, RF=249Ω,RG=162Ω,OPS AV=2.5V/V, OPS\nRLOAD =100Ωatpin11,OPS enabled (DISABLE =GND), andexternal input path selected (PATHSEL =+VCC)(unless\notherwise noted)\n±100-kHz tone separation, output voltage foreach tone\nFigure 37.IMD2 vsOutput Voltage±100-kHz tone separation, output voltage foreach tone\nFigure 38.IMD3 vsOutput Voltage\nFigure 39.Input-Referred Spot Noise vsFrequencyOutput swing with better than 0.1% linearity\nFigure 40.Linear Output Swing vsLoad Resistance\n30units shown\nFigure 41.Quiescent Supply Current vsTemperature±4.5-V input triangular wave, OPS AV=2.5V/V\nFigure 42.Output Overdrive Response\nTime (25 ns/div.)Voltage at Load Capacitor (V)\n-8-6-4-202468\nD0472 VPP\n10 VPP\nTime (25 ns/div)Voltage at Load Capacitor (V)\n-8-6-4-202468\nD0482 VPP\n10 VPP\nFrequency (Hz)Distortion (dBc)\n-90-80-70-60-50-40-30-20\n1M 10M 20M\nD04550 pF\n100 pF\n200 pF\n300 pF\nFrequency (Hz)Distortion (dBc)\n-120-110-100-90-80-70-60-50-40-30\n1M 10M 20M\nD04650 pF\n100 pF\n200 pF\n300 pF\nLoad Capacitance (pF)Series Output Resistance ( :)\n0510152025303540\n1 10 100 1k\nD043AV = 2.5 V/V\nAV  = 5 V/V\nAV  = 10 V/V\nFrequency (Hz)Normalized Gain (dB)\n-6-5-4-3-2-1012\n1M 10M 100M 1G\nD0440 pF\n4.7 pF\n10 pF\n22 pF\n47 pF\n100 pF\n220 pF\n470 pF\n18THS3217\nSBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments IncorporatedTypical Characteristics: OPS only (continued)\nat+VCC=6.0V,–VCC=–6.0V,25-ΩD2S source impedance, VREF=GND, RF=249Ω,RG=162Ω,OPS AV=2.5V/V, OPS\nRLOAD =100Ωatpin11,OPS enabled (DISABLE =GND), andexternal input path selected (PATHSEL =+VCC)(unless\notherwise noted)\nSee Table 7forRFvalues vsOPS gain\nFigure 43.Series Output Resistance vsLoad CapacitanceVOUT=500mVPP,seeFigure 43forRSvalue\nFigure 44.Frequency Response vsLoad Capacitance\nRF=205Ω,AV=5V/V, VOUT=10VPP,seeFigure 43forRS\nvalue\nFigure 45.HD2 vsLoad CapacitanceRF=205Ω,AV=5V/V, VOUT=10VPP,seeFigure 43forRS\nvalue\nFigure 46.HD3 vsLoad Capacitance\nCLOAD =200pF,RF=205Ω,AV=5V/V, seeFigure 43forRS\nvalue\nFigure 47.Pulse ResponseCLOAD =300pF,RF=205Ω,AV=5V/V, seeFigure 43forRS\nvalue.\nFigure 48.Pulse Response\nFrequency (Hz)Buffer Gain (dB)\n-12-9-6-303\n1M 10M 100M 500M\nD054No Cap\n1 nF\n10 nF\n100 nF\nLoad Capacitance (F)Series Output Resistance ( :)\n00.511.522.533.544.55\n1n 10n 100n\nD053\nFrequency (Hz)Output Impedance ( :)\n0.1110\nD051IO = -20 mA\nIO = 0 mA\nIO = 20 mA\nJunction Temperature ( qC)Buffer Offset Voltage (mV)\n-40-20020406080100 120-100102030405060\nD052GND I/P, I LOAD= 0 mA\nGND I/P, I LOAD= -20 mA\nGND I/P, I LOAD= 20 mA\nFloat I/P, I LOAD= 0 mA\nFloat I/P, I LOAD= -20 mA\nFloat I/P, I LOAD= 20 mA\nFrequency (Hz)Gain (dB)\n-8-7-6-5-4-3-2-101\n1M 10M 100M 700M\nD0490.1VPP\n1.0VPP\nTime (20 ns/div)Output Voltage (V)\n-0.6-0.4-0.200.20.40.6\nD050100 mV PP\n1 VPP\n19THS3217\nwww.ti.com SBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments Incorporated7.12 Typical Characteristics: Midscale (DC) Reference Buffer\nat+VCC=6.0V,–VCC=–6.0V,RLOAD =150Ω,andTA≈25˚C(unless otherwise noted)\nFigure 49.Frequency Response vsOutput Voltage Figure 50.Step Response\nFigure 51.Buffer Output Impedance vsLoad Current Figure 52.Buffer Output Offset vsLoad Current (ILOAD)\nRLOAD =150Ωinparallel with CLOAD,seetheMidscale Buffer\nROUTVersus CLOAD Measurement section forcircuit setup\nFigure 53.Series Output Resistance vsCapacitive LoadVOUT=100mVPP,RLOAD =150Ωinparallel with CLOAD,see\nMidscale Buffer ROUTVersus CLOAD Measurement forcircuit setup\nFigure 54.Frequency Response vsCapacitive Load\nTime (1 Ps/div.)PATHSEL Input and OPS Output Voltage (V)-0.500.511.522.5\nD059PATHSEL In\nr5-V supply\nr6-V supply\nr7.5-V supply\nTime (1 Ps/div.)DISABLE Input and OPS Output Voltage (V)-0.500.511.522.53\nD060DISABLE In\nr5-V supply\nr6-V supply\nr7.5-V supply\nFrequency (Hz)Feedthrough (dBc)\n-90-80-70-60-50-40-30-20\n1M 10M 100M 1G\nD057Ext Path, OPS A V = 2.5 V/V\nExt Path, OPS A V = 10 V/V\nInt Path, OPS A V = 2.5 V/V\nInt Path, OPS A V = 10 V/V\nFrequency (Hz)Feedthrough (dBc)\n-90-80-70-60-50-40-30-20\n1M 10M 100M 1G\nD058Ext Path, OPS A V = 2.5 V/V\nInt Path, OPS A V = 2.5 V/V\nTime (100 ns/div.)PATHSEL Input and OPS Output Voltage (V)-0.500.511.522.533.5\nD055PATHSEL In\nOPS Out\nTime (250 ns/div.)DISABLE Input and OPS Output Voltage (V)-1.5-1-0.500.511.522.533.5\nD056DISABLE In\nOPS Out\n20THS3217\nSBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments Incorporated7.13 Typical Characteristics: Switching Performance\nat+VCC=6V,–VCC=–6V,25-ΩD2S source impedance ,VIC=0.25 V,Internal path selected (PATHSEL =GND), VREF=\nGND, D2S RLOAD =200Ωatpin6,RF=249Ω,RG=162Ω,OPS On(DISABLE =GND), andOPS RLOAD =100Ωatpin11\n(unless otherwise noted)\nD2S Inputs: IN+=IN–=GND, OPS input: VIN+ =1V\nFigure 55.PATHSEL Switching TimePATHSEL =high, OPS input: VIN+ =1VPP,10-MHz sine wave\nFigure 56.OPS Enable andDisable Time\nFigure 57.OPS Forward Feedthrough inDisable Figure 58.OPS Reverse Feedthrough inDisable\nD2S inputs: IN+=IN–=GND, OPS input: VIN+ =1V\nFigure 59.PATHSEL Switching Threshold vsPower SupplyPATHSEL =high, OPS input: VIN+ =1V\nFigure 60.OPS Shutdown Threshold vsPower Supply\nGain Drift (ppm/ qC)Frequency (# of Units)\n-1.8\n-1.7\n-1.6\n-1.5\n-1.4\n-1.3 -1.2012345678\n003\n167\n5\n07\n1\nD066\nJunction Temperature (0C)Mid-scale Buffer Gain (V/V)\n-55-35-15525456585105 1250.998950.999050.999150.999250.999350.999450.99955\nD065\nGain Drift (ppm/ qC)Frequency (# of Units)\n-11\n-10.5\n-10\n-9.5\n-9\n-8.5\n-8\n-7.5\n-7\n-6.5\n-6\n-5.501234567\n0135566\n111\n0\nD064\nJunction Temperature (0C)OPS Gain (V/V)\n-55-35-15525456585105 1252.512.5122.5142.5162.5182.522.522\nD063\nGain Drift (ppm/ qC)Frequency (# of Units)\n18\n18.5\n19\n19.5\n20\n20.5\n21\n21.5\n22\n22.5\n23\n23.5024681012\n023\n2710\n13\n11\n0\nD062\nJunction Temperature (0C)D2S Gain (V/V)\n-55-35-15525456585105 1251.971.9751.981.9851.991.9952\nD061\n21THS3217\nwww.ti.com SBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments Incorporated7.14 Typical Characteristics: Miscellaneous Performance\nat+VCC=6V,–VCC=–6V,50-ΩD2S source impedance ,VIC=0.25 V,internal path selected (PATHSEL =GND), VREF=\nGND, D2S RLOAD =100Ωatpin6,RF=249Ω,RG=162Ω,OPS on(DISABLE =GND), andOPS RLOAD =100Ωatpin11\n(unless otherwise noted)\n30units shown\nFigure 61.D2S Gain Over Temperature30units from –40°Cto+125 °C\nFigure 62.D2S Gain Drift Histogram\n29units shown\nFigure 63.OPS Gain Over Temperature29units from –40°Cto+125 °C\nFigure 64.OPS Gain Drift Histogram\n30units shown\nFigure 65.Midscale Buffer Gain Over Temperature30units from –40°Cto+125 °C\nFigure 66.Midscale Buffer Gain Drift Histograms\n14\nx1+\n3x1250 \r100 \r\n6VREF\n+IN\nVO1\n±IN500 \r 250 \r169 \rR3\n73.2 \r 50 \r50-\r\x03\nMeasurement \nSystem\nR450 \r50 \r10 k\r\n10 k\rJ3\nD2S_OUT10 k\rTP_VO1\nTP_IN-TP_IN+\nFrom LMH3401 \nEVMR1\nR2R5\nR6R7J1\nVin+\nJ2\nVin-\n22THS3217\nSBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments Incorporated8Parameter Measurement Information\n8.1 Overview\nThe THS3217 comprises three blocks ofhigh-performance amplifiers. Each block requires both frequency-\nresponse andstep-response characterization. The midscale buffer andOPS usestandard, single-ended I/Otest\nmethods with network analyzers, pulse generators, and high-speed oscilloscopes. The differential tosingle-\nended input stage (D2S) requires awideband differential source fortestpurposes. Allaccharacterization tests\nwere performed using the THS3217 evaluation module (EVM), the THS3217EVM, which offers many\nconfiguration options. For most oftheD2S-only tests, theOPS was disabled. Figure 67shows atypical\nconfiguration foranacfrequency-response testoftheD2S.\nThe THS3217EVM includes unpopulated, optional, passive elements atthe D2S inputs toimplement a\ndifferential filter. These elements were notused intheD2S characterization and thetwo input pins were\nterminated toground through 49.9-Ωresistors. DCtestpoints areprovided through 10-kΩor20-kΩresistors on\nallTHS3217 nodes. Figure 67also shows theoutput network used toemulate a200-Ωload resistance (RLOAD)\nwhile presenting a50-Ωsource back totheD2S output pin. The R3(=169Ω)and R4(=73.2Ω)resistors\ncombine with the50-Ωnetwork analyzer input impedance topresent a200-Ωload atVO1 (pin 6),The\nimpedance presented from theinput ofthenetwork analyzer back totheD2S output (VO1, pin6)is50-Ω.The\n16.5-dB insertion loss intrinsic tothis dc-coupled impedance network isremoved from thecharacterization\ncurves. TheVREF pinwas connected toGND forallthetests.\nFigure 67.D2S Input andOutput Interface Showing 50-ΩDifferential Input, 200-ΩRLOAD atVO1\nPort 2 Port 1GNDNetwork\nAnalyzer\n50 \r\x03 50 \r\x03\nTHS3217 EVM\n+\n±\nPort 2 Port 1GNDNetwork\nAnalyzer\n50 \r\x03 50 \r\x03\nTHS3217 EVM\n+\n±LMH3401 EVM\n+\n±+_IN+\nIN-\n23THS3217\nwww.ti.com SBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments Incorporated8.2 Frequency Response Measurement\nForD2S andfull-signal path (D2S +OPS) characterization, theLMH3401 ,avery wideband, dc-coupled, single-\nended todifferential amplifier was used. The LMH3401EVM was used asaninterface between asingle-ended\nsource and thedifferential input required bytheD2S, shown inFigure 68.The LMH3401 provides aninput\nimpedance of50Ω,and converts asingle-ended input toadifferential output driving through 50-Ωoutputs on\neach side towhat isa50-Ωtermination ateach input oftheTHS3217 D2S.\nFigure 68.Frequency-Response Measurement: D2S andFull-Path (D2S +OPS) Circuit Configurations\nTheLMH3401 provides 7-GHz bandwidth with 0.1-dB flatness through 700MHz. From thesingle-ended matched\ninput (using active match through aninternal 12.5-Ωresistor), theLMH3401 produces adifferential output with\n16-dB gain totheinternal output pins. Building outtoa50-Ωsource byadding external 40.2-Ωresistors onboth\ndifferential outputs inseries with theinternal 10-Ωresistor, results inanetgain of10dBtothematched 50-Ω\nload ontheTHS3217EVM.\nThemaximum output swing testfortheD2S stage is4VPP(see Figure 15andFigure 16).With afixed gain of2\nV/V, thetests inFigure 15and Figure 16require a2-V PPdifferential input. Inorder toachieve the2-V PP\ndifferential swing attheD2S inputs, theLMH3401 internal outputs must drive a4-V PPdifferential signal around\ntheVOCM oftheLMH3401. This LMH3401 single-to-differential preamplifier isnormally operated with ±2.5-V\nsupplies, andVOCMsettoground. Under these conditions, theLMH3401 supports ±1.4Voneach internal output\npin;wellbeyond themaximum required forTHS3217 D2S characterization of±1V.\nThe output oftheLMH3401EVM connects directly totheVin+ (J1) and Vin- (J2) SMA connectors onthe\nTHS3217EVM, asshown inFigure 67.Thephysical spacing oftheSMA connectors hasbeen settolineupfora\ndirect (nocabling) connection between thetwodifferent EVMs using SMA barrels. ForTHS3217 designs that\nmust beevaluated before anyDAC connection, consider using theLMH3401EVM asagain of10dB,single-to-\ndifferential interface totheinputs oftheD2S stage. This setup allows single-ended sources togenerate\ndifferential output signals through thecombined LMH3401EVM toTHS3217EVM configuration. The D2S, small-\nsignal, frequency-response curves over input common-mode voltage (see Figure 13)were generated by\nadjusting theLMH3401 voltage supplies andmaintaining VOCMatmidsupply topreserve input headroom onthe\nLMH3401. Inorder tomake single-ended, frequency-response measurements, theconfiguration shown in\nFigure 69was used.\nFigure 69.Frequency-Response Measurement: OPS Inverting andNoninverting, Midscale Buffer, and\nVREF Circuit Configurations\nQ Input Spectrum\nAnalyzer\nRF\nINPUTI Input\nExt Trig\n50 \r\x03Low Pass FilterTHS3217 EVM\n+\n±\n20dB \nAttenuatorHigh-Pass FilterFunction\nGenerator\nOutput< >-\n50 \r\x03\nQ Input Spectrum\nAnalyzer\nRF\nINPUTI Input\nExt Trig\n50 \r\x03Low Pass FilterTHS3217 EVM\n+\n±\n20dB \nAttenuatorHigh-Pass FilterLMH3401 EVM\n+\n±+_IN+\nIN-Function\nGenerator\nOutput< >-\n50 \r\x03\n24THS3217\nSBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments Incorporated8.3 Harmonic Distortion Measurement\nThe distortion plots forallstages used afiltered high-frequency function generator togenerate avery low-\ndistortion input signal. The LMH3401 interface was used when testing theD2S and thefull-signal path\n(D2S+OPS) harmonic distortion performance. Running thefiltered signal through theLMH3401, asshown in\nFigure 70,provided adequate input signal purity because oftheapproximately –100-dBc harmonic distortion\nperformance through 100 MHz. Inorder totesttheharmonic-distortion performance oftheOPS and midscale\nbuffer, theconfiguration shown inFigure 71was used.\nFigure 70.Harmonic-Distortion Measurement: D2S andFull-Path (D2S +OPS) Circuit Configurations\nFigure 71.Harmonic-Distortion Measurement: OPS Inverting andNoninverting andMidscale Buffer\nCircuit Configurations\nTHS3217 EVM\n+\n±LMH6629\nNoise Preamp\n+\n±Q Input Spectrum\nAnalyzer\nRF\nINPUTI Input\nExt Trig\n50 \r\x03\n25THS3217\nwww.ti.com SBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments Incorporated8.4 Noise Measurement\nAllthenoise measurements were made using avery low-noise, high-gain bandwidth LMH6629 asalow-noise\npreamplifier toboost theoutput noise from theTHS3217 before measurement onaspectrum analyzer, asshown\ninFigure 72.The 0.69-nV/ √Hzinput-voltage noise specification oftheLMH6629 provides flatgain of20V/V\nthrough 100 MHz with itsultrahigh, 6.3-GHz gain bandwidth product. The D2S and OPS noise was measured\nwith thecommon-mode voltage atGND.\nFigure 72.Noise Measurement Using LMH6629 Preamplifier\n8.5 Output Impedance Measurement\nOutput impedance measurement forthethree stages under different conditions were performed asasmall-signal\nmeasurement calibrated tothedevice pins using animpedance analyzer. Calibrating themeasurement tothe\ndevice pins removes theTHS3217EVM parasitic resistance, inductance, and capacitance from themeasured\ndata.\n8.6 Step-Response Measurement\nGenerating aclean, fast, differential-input step fortime-domain testing presents aconsiderable challenge. A\nmultichannel pulse generator with adjustable riseand falltimes was used togenerate thedifferential pulse to\ndrive D2S inputs inFigure 21.Ahigh-speed scope was used todigitize thepulse response.\n+14\nx115 16 13\n1\n4 9101112\nx1+\n3x1250 k\r\n50 k\r\n50 \r\n250 \r500 \r100 \r\n18.5 k\r\n18.5 k\r\nPATHSEL = Low\n5 6 7 849.9 \r\n49.9 \rRFRG\n49.9 \r\n49.9 \r\n200 \rVOUT75 \r\nDISABLE = HighPort 2 Port 1GNDNetwork\nAnalyzer\n50 \r\x03 50 \r\x03\nVREF\n26THS3217\nSBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments Incorporated8.7 Feedthrough Measurement\nInorder totest theforward feedthrough performance oftheOPS inthedisabled state, thecircuit shown in\nFigure 73was used. ThePATHSEL pinwas driven lowtoselect theinternal path between theD2S andOPS. A\n100-mV PP,swept-frequency, sinusoidal signal was applied attheVREF pinandtheoutput signal was measured\nattheOPS output pin(VOUT). Thetransfer function from VREF totheoutput oftheD2S atVO1 hasagain of0\ndB,asshown inFigure 23.The results shown inFigure 57account forthe6-dB loss due tothedoubly-\nterminated OPS output, andtherefore report theforward feedthrough between VOUT andVO1 atdifferent OPS\ngains. TheD2S inputs were grounded through 50-Ωresistors forthistest.\nFigure 73.Forward-Feedthrough Test Circuit\n+14\nx115 16 13\n1\n4 9101112\nx1+\n3x1250 k\r\n50 k\r\n50 \r\n250 \r500 \r100 \r\n18.5 k\r\n18.5 k\r\nPATHSEL = High\n5 6 7 849.9 \r\n49.9 \r249 \x9f\x03162 \x9f\x03\n49.9 \r\n169 \rVO1VIN+DISABLE = High\nPort 2 Port 1GNDNetwork\nAnalyzer\n50 \r\x03 50 \r\x03\n73.2 \r100 \r\n27THS3217\nwww.ti.com SBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments IncorporatedFeedthrough Measurement (continued)\nInorder totest thereverse feedthrough performance oftheOPS initsdisabled state, thecircuit shown in\nFigure 74was used. The PATHSEL pinwas driven high toselect theexternal path totheOPS noninverting pin,\nVIN+. A100-mV PP,swept-frequency, sinusoidal signal was applied attheVIN+ pinand theoutput signal was\nmeasured attheD2S output pin(VO1). The results shown inFigure 58account forthe16.5-dB loss duetothe\nD2S termination, andthetestreports thereverse feedthrough between theVO1 andVIN+ pins. The D2S inputs\nwere grounded through 50-Ωresistors forthistest.\nFigure 74.Reverse-Feedthrough Test Circuit\nPort 2 Port 1GNDNetwork\nAnalyzer\n50 \r\x03 50 \r\x03\nVMID_IN\n-VCC2+VCC2\nVMID_OUT\n50 k\r50 k\r\n15 116\n5x1\n49.9 \r118 \r\n88.7 \r150\x9f\x03\nLoad\nROUTCLOAD\n28THS3217\nSBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments Incorporated8.8 Midscale Buffer ROUTVersus CLOADMeasurement\nForthetests inFigure 53and Figure 54,thecircuit shown inFigure 75was used. The 150-Ωload circuit\nconfigured asshown, provides a50-Ωpath from thenetwork analyzer back totheoutput ofthebuffer. Asshown\ninFigure 75,place ROUTbelow theload capacitor toimprove thephase margin fortheclosed-loop buffer output,\nwhile adding 0-Ωdcimpedance intothelineconnected totheVREF pin.\nFigure 75.RSVersus CLOAD Measurement Circuit\n29THS3217\nwww.ti.com SBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments Incorporated9Detailed Description\n9.1 Overview\nThe THS3217 isadifferential-input tosingle-ended output amplifier system that provides thenecessary\nfunctional blocks toconvert adifferential output signal from awideband DAC toadc-coupled, single-ended, high-\npower output signal. The THS3217 typically operates using balanced, split supplies. Signal swings through the\ndevice can beadjusted around ground atseveral points within thedevice. Single-supply operation isalso\nsupported anac-coupled signal path. The THS3217 supply voltage ranges from ±4.0Vto±7.9V.The two\ninternal logic gates relyonalogic reference voltage atpin7thatisusually tiedtoground foranycombination of\npower-supply voltages. The DISABLE control (pin10)turns theoutput power stage (OPS) offtoreduce power\nconsumption when notinuse.\nAdifferential-to-single-ended stage (D2S) provides ahigh input impedance forahigh-speed DAC (plus any\nreconstruction filter between theDAC andTHS3217) operating over acommon-mode input voltage range from\n–1Vto+3.0 V.This range isintended tosupport either current sourcing orcurrent sinking DACs. The D2S is\ninternally configured toreject theinput common-mode voltage and convert thedifferential inputs toasingle-\nended output atafixed gain of2V/V(6dB).\nAnuncommitted, on-chip, wideband, unity-gain buffer isprovided (between pins 1and15)todrive theVREF pin.\nThe buffer offers extremely broad bandwidth toachieve very-low output impedance tohigh frequencies\n(Figure 51).The buffer does notprovide ahigh full-power bandwidth because ofarelatively lowslew rate. The\nbuffer stage includes adefault midsupply bias resistor string of50-kΩeach tosetthedefault input tomidsupply.\nThis 25-kΩThevinin impedance iseasily overridden with anexternal input source, butisintended toprovide a\nmidsupply bias forsingle-supply operation. Thebuffer amplifier thatdrives theVREF pinhastwofunctions:\n•Provides aneasy-to-interface, dc-correction, servo-loop input\n•Can beused asanoffset injection point fortheD2S output\nThe final OPS provides one ofthehighest-performance, current-feedback amplifiers available forline-driving\napplications. The 950-MHz SSBW stage provides 5000 V/μsofslew-rate, sufficient todrive a5-V PPoutput with\n500-MHz bandwidth. Inaddition, theOPS isable todrive avery-high continuous and peak output current\nsufficient todrive themost demanding loads atvery high speeds. Aunique feature added totheOPS isa2×1\ninput multiplexer atthenoninverting input. The PATHSEL control (pin4)isused toselect theappropriate signal\npath totheOPS noninverting input. One ofthemultiplexer select paths passes theinternal D2S output directly to\ntheOPS. The other select path accepts anexternal input totheOPS atVIN+ (pin9).This configuration allows\ntheD2S output, available atVO1 (pin6),topass through anexternal RLC filter andback intotheOPS atVIN+\n(pin9).\nIftheOPS does notrequire power forcertain application configurations, ashutdown feature hasbeen included to\nreduce power consumption. Fordesigns thatdonotusetheOPS atall,twointernal fixed resistors areincluded\ntodefine theoperating points forthedisabled OPS. Anapproximate 18.5-kΩresistor tothelogic reference (pin\n7)from VIN+ (pin9),andanapproximate 18.5-kΩ,fixed, internal feedback resistor areincluded tohold theOPS\npinvoltages inrange ifnoexternal resistors areused around theOPS. These resistors must beincluded inthe\ndesign calculations foranyexternal network.\nTwo sets ofpower supply-pins have been provided forboth thepositive andnegative supplies. Pin5(–VCC2)\nandpin16(+VCC2) power theD2S andmidscale buffer stages, while pin8(–VCC1) andpin13(+VCC1) supply\npower totheOPS. Thesupply rails areconnected internally byantiparallel diodes. Externally, connect power first\ntotheOPS, then connect back oneach side with aπ-filter (ferrite bead +capacitor) totheinput-stage supply\npins (see Figure 90).Donotusemismatched supply voltages oneither thepositive ornegative sides because\nthesupplies areinternally connected through theantiparallel diodes. Imbalanced positive andnegative supplies\nareacceptable, however.\nWhen theOPS isdisabled, theoutput pingoes tohigh impedance. However, donotconnect twoOPS outputs\nfrom different devices together andselect them asawired-or multiplexer. Although thehigh-impedance output is\ndisabled, theinverting node isstillavailable through thefeedback resistor, andcanload theactive signal. The\nsignal path through theinverting node typically degrades thedistortion onthedesired active signal inawired-or\nmultiplexer configuration using CFA amplifiers.\n+14\nx115 16 13\n1\n4 9101112\nx1+\n3x1250 k\r\n50 k\r\n50 \r100 \r\n18.5 k\r\n18.5 k\r\n5 6 7 8VREF VMID_OUT +VCC2 +VCC1\n+IN\nPATHSELVMID_IN\n±VCC2 VO1 GND ±VCC1VIN+DISABLEVOUTVIN±\n±IN500 \r 250 \r\n30THS3217\nSBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments Incorporated9.2 Functional Block Diagram\n9.3 Feature Description\n9.3.1 Differential toSingle-Ended Stage (D2S) With Fixed Gain of2-V/V (Pins 2,3,6and14)\nThis buffered-amplifier stage isolates theDAC output nodes from thedifferential tosingle-ended conversion.\nPresenting two high-impedance inputs allows theDAC tooperate initsbest configuration independent of\nsubsequent operations. The twovery wideband input buffers hold anapproximately constant response shape\nover awide input common-mode operating voltage. Figure 13shows 6dBofgain with 0.5-dB flatness through\n500 MHz over theintended –1-to +3-V input common-mode range. Inthiscase, theVREF pinisgrounded,\nforcing theD2S output tobecentered onground foranyinput common-mode voltage. FortheD2S-only tests, a\n100-Ωload isused toshowcase theperformance ofthisstage directly driving adoubly-terminated cable. The\nwide input common-mode range oftheD2S satisfies therequired compliance voltage over awide range ofDAC\ntypes. Most current sourcing DACs require anaverage dccompliance voltage ontheir outputs near ground.\nCurrent sinking DACs require anaverage dccompliance voltage near their positive supply voltage fortheanalog\nsection. The 3-Vmaximum common-mode range isintended tosupport DAC supplies upto3.3V,where the\naverage output operating current pulls down from 3.3Vbythetermination impedance from thesupply. For\ninstance, a20-mA tailcurrent DAC must level shift from a3.3-V bias ontheoutput resistors down to3Vor\nlower. This DAC-to-THS3217 configuration requires atleast a300-mV dclevel shift with halfthetailcurrent in\neach side, implying a30-Ωload impedance tothesupply oneach side ofthe20-mA reference current.\nThe overriding limits totheinput common-mode operating range aredue totheinput buffer headroom. Over\ntemperature, theD2S input headroom specification is2Vtothenegative supply and1.5Vtothepositive supply.\nTherefore, operation ata3-Vinput common-mode voltage requires atleast a4.5-V positive supply, where 5Vis\namore conservative minimum.\nWhile DAC outputs rarely have any common-mode signal present (unless thereference current isbeing\nmodulated), theD2S does areasonable jobofrejecting input common-mode signals over frequency. Figure 17\nshows theCMRR todecrease above 10MHz. Forcurrent-sinking DACs coming from apositive supply voltage,\nanynoise onthepositive supply looks likeaninput common-mode signal. Keeping thenoise small athigher\nfrequencies reduces thepossibility offeedthrough totheD2S output due tothedecreasing CMRR athigher\nfrequencies. Acurrent-sinking DAC uses pull-up resistors tothevoltage supply toconvert theDAC output current\ntoavoltage. Make sure that theDAC voltage supply hasbeen properly decoupled through aferrite bead and\ncapacitor, π-filter network similar tothesupply decoupling fortheTHS3217 shown inFigure 90.\nx12x13250 \r\n50 \r\n1425 \r\n25 \rVIN+500 \r\n100 \r\nOptional DC \nSource10 mA10 mA\nIDIFF6VO1 = 2VINComplementary\nOutput DAC\nRF RG\nR1\nR2\n31THS3217\nwww.ti.com SBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments IncorporatedFeature Description (continued)\nTheD2S provides adifferential gain of6dB.Thegain isreasonably precise using internal resistor matching with\nextremely lowgain driftover temperature (see Figure 61andFigure 62).Thesingle-ended D2S output signal can\nbeplaced over awide range ofdcoffset levels using theVREF pin.TheVREF pinshows aprecise gain of1V/V\ntotheD2S output. Grounding VREF places thefirststage output centered onground (with some offset voltage).\nForbest acperformance through theD2S, anything driving theVREF pinmust have avery wide bandwidth with\nvery lowoutput impedance over frequency while driving a150-Ωload. The on-chip midscale buffer provides\nthese features (see Figure 51).When adcoffset (orother small-level acsignal) must beapplied totheVREF\npin,buffer thesignal through themidscale buffer stage. Maintain thetotal range ofthedcoffset plus signal swing\nwithin theavailable output swing range oftheD2S. The headroom tothesupplies isasymmetric ±1.65 V(max)\nover temperature. Therefore, ontheminimum ±4-Vsupply, theD2S operates over a±2.35-V output range. Atthe\nmaximum ±7.9-V supply, a±6.25-V output range issupported. Atthehigher swings, account foravailable linear\noutput current, including thecurrent intotheinternal feedback resistor load ofapproximately 500-Ω.\nFigure 76shows theinternal structure oftheD2S functional block. Itconsists oftwointernal stages:\n1.The firststage consists oftwowideband, closed-loop, fixed gain of1V/Vbuffers toisolate therequirements\nofthecomplementary DAC output from thedifference operation oftheD2S.\n2.Thesecond stage isawideband CFA configured asadifference amplifier, operating inafixed gain of2V/V,\nperforming thedifferential tosingle-ended conversion.\nFigure 76.D2S Operating Example\nThe CFA design offers thebest, full-power bandwidth versus supply current, with moderate noise and dc\nprecision. Figure 76shows atypical current-sourcing DAC with a20-mA total tailcurrent. The tailcurrent issplit\nequally between the25-Ωtermination resistors toproduce adccommon-mode voltage and adifferential ac\ncurrent signal. This example sets theinput common-mode voltage at0.25 V,andisalso thecompliance voltage\noftheDAC. The 25-Ωtermination resistors shown here aretypically realized asa50-Ωmatched reconstruction\n(orNyquist) filter between theDAC andtheTHS3217 buffer inputs formost AWG applications. The DAC signal\nisfurther amplified by6dBinthesecond stage foranettransimpedance gain of100-ΩtotheD2S output at\nVO1. This configuration produces a2-V PPoutput forthe20-mA reference current assumed intheexample of\nFigure 76.The input common-mode voltage iscancelled onthetwosides oftheopamp circuit togive aground\nreferenced output. Any voltage applied totheVREF pinhas again transfer function of1V/V toVO1,\nindependent ofthesignal path, aslong asthesource impedance ofVREF isvery lowatdcandover frequency.\n\x0b \x0cG2\n3R2 R 250 \r\x14\x13\x13\x03\r2 113D   D\x0e\x0e\n\x0b \x0cG\niR250 \rZ 150 \r2 113   \x0eD\x0e\nRG\n250 \r\nR1+RF\n500 \r\nR2VO1.Â(+V)\n+V-V\n\x0b \x0c2 R1\n3 R1 R2D   \x0e\n§ · D \x0e  ¨ ¸ \n© ¹ F\nGR1 2 R\n32THS3217\nSBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments IncorporatedFeature Description (continued)\nThe IN+buffer output drives a150-Ωload with VREF grounded. Any source driving VREF must have theability\ntodrive a150-Ωload with lowoutput impedance across frequency. Fordifferential input signals, theIN–buffer\ndrives a150-Ωactive load. Theactive load isrealized byacombination ofthe250-ΩRGresistor andtheinverted\nandattenuated signal present attheinverting terminal ofthedifference amplifier stage. Ifonly IN–isdriven (with\nIN+atadcfixed level), theload is250Ω.\nThe resistor values around theD2S difference amplifier arederived inthefollowing sequence, asshown in\nFigure 77:\n1.Select thefeedback resistor value tosettheresponse shape forthewideband CFA stage. The500-Ωdesign\nused here was chosen asacompromise between loading andnoise constraints.\n2.Settheinput resistor ontheinverting input side togive thedesired single-sided gain forthat path. Setting\nRG=250-Ωresults inagain of–2V/Vfrom thebuffered signal (–V)totheoutput ofthedifference amplifier.\n3.Solve therequired attenuation tothenoninverting input togetamatched gain magnitude forthesignal\nprovided atthebuffer output (+V) onthenoninverting path. Ifα=R2/(R1+R2), asshown inFigure 77,\nthen thesolution forαisshown inEquation 2:\n(1)\n(2)\nFigure 77.D2S Impedance Analysis\n4.After solving theattenuation from thebuffer output totheamplifier noninverting input, settheimpedance (R1\n+R2). Itispreferable tohave thetwofirststage buffer outputs drive thesame load impedance tomatch\nnonlinearity intheir outputs inorder toimprove even-order harmonic distortion. Theload impedance from –V\ntoRGhasanactive impedance because oftheinverted andattenuated version oftheinput signal appearing\nattheinverting amplifier node from the+Vinput signal. Assuming apositive input signal intothe+Vpath, an\nattenuated version ofthesignal appears attheamplifier summing junction side ofRG,while theinverted\nversion ofthesignal appears ontheinput side ofRG.\nThe impedance seen atnode –VinFigure 77isderived inEquation 3bysolving fortheV/Iexpression across\nRG.\n(3)\nForload balancing, (R1+R2)=150Ωwhile theattenuation isα.More generally, alltheterms arenow available\ntosolve forR2,asshown inEquation 4:\n(4)\nR1isthen simply (Zi-R2)=50Ω.\nRG\n250 \r\nR1\n50 \r+RF\n500 \r\nR2\n100 \rVO1\nVREF\nF\nG\nF\nGR\nR\nR1RD  \n§ · \x0e¨ ¸ \n© ¹ \nRG\n250 \r\nR1\n50 \r+RF\n500 \r\nR2\n100 \rVO1VCM\n33THS3217\nwww.ti.com SBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments IncorporatedFeature Description (continued)\nThis analysis formatched gains andbuffer loads canbeapplied toamore general discrete design using different\ntarget gains and starting RFvalues. Itisclearly useful tohave theattenuation and buffer loading accurately\ncontrolled. Therefore, itisvery important tocontrol theimpedance attheVREF pintobeaslowaspossible. For\ninstance, using themidscale buffer todrive theVREF pinonly adds 0.21Ωdcimpedance inseries with R2.This\nlowdcoutput impedance canonly bedelivered with aclosed-loop buffer design. Fordiscrete implementations of\nthisD2S, consider theBUF602 buffer andLMH6702 wideband CFA amplifier. Foreven better dcandacoutput\nimpedance inthebuffers (and possibly better gain), useaclosed-loop, dual, wideband opamp liketheOPA2889\nforlower frequency applications, ortheOPA2822 forhigher frequency. These unity gain stable opamps canbe\nused asbuffers offering different performance options along with theLMH6702 wideband CFA over thedesign\npoint chosen fortheTHS3217.\nAfter gain matching isachieved inthesingle opamp differential stage, thecommon-mode input voltage is\ncancelled totheoutput, andtheVREF input voltage isamplified by1V/Vtotheoutput. The analysis circuit is\nshown inFigure 78,where VREF isshown grounded attheR2element.\nFigure 78.D2S Common-Mode Cancellation\nThe gain magnitudes areequal oneach side ofthedifferential inputs; therefore, thecommon-mode inputs\nachieve thesame gain magnitude, butopposite phase, resulting incommon-mode signal cancellation. The\ninverting path gain isVCM×(RF/RG).Thenoninverting path gain isVCM×α×(1+RF/RG).Using Equation 5:\n(5)\nthenoninverting path gain becomes +VCM×RF/RG,andadding thatresult totheinverting path signal cancels to\nzero. Slight gain mismatches reduce thisrejection tothe55-dB typical CMRR, with a47-dB tested minimum. The\n47-dB minimum over the3-Vmaximum common mode input range adds another ±13.4-mV worst-case D2S\noutput offset term tothespecified maximum ±35-mV output offset with 0-Vinput common-mode voltage. The\npolarity ofthegain mismatch israndom.\nTheVREF pininput voltage (VREF)generates again of1V/Vusing theanalysis shown inFigure 79\nFigure 79.Gain Transfer Function from VREF toVO1\nout_diff i_diffe 2 e u \n\x0b \x0c \x0b \x0c \x0b \x0c2 2 \ni_diff t te 9nV 2 4kTR 2 2pA R \x0e \x0e u\n\x0b \x0cF\nREF O1\nGRV 1 1 VR§ · \x10D \x0e  ¨ ¸ \n© ¹ \n\x0b \x0c\x0b \x0cG\nG1RR1 111 R1 R2R1\x10D\n\x0eD  \x10D\x0e\n\x0eD\n\x0b \x0cF\nREF O1\nGR R1V 1 VR1 R2 R§ · \x0e  ¨ ¸ \x0e© ¹ \n34THS3217\nSBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments IncorporatedFeature Description (continued)\nThegain from VREF toVO1 isshown inEquation 6:\n(6)\nGetting both R1and(R1+R2)interms ofRGandthetarget attenuation, αsimplifies, asshown inEquation 7:\n(7)\nPutting Equation 7back intothegain expression( Equation 6),andexpanding outgives:\n(8)\nRecall that inorder togetdifferential gain balance, α=–(RF/RG).Putting that into Equation 8reduces the\nexpression toVO1=VREF,again of1V/V. This gain isvery precise asshown intheD2S Electrical\nCharacteristics table, where thetested dclimits are0.985 V/Vto1.015 V/V.\nThe D2S output offset anddriftarelargely determined bytheinternal elements. The only external consideration\nisthedcsource impedance atthetwobuffer inputs. With lowsource impedance, theD2S output offset istested\ntobewithin ±35mV, that becomes amaximum ±17mVinput differential offset specification. Assuming thedc\nsource impedances areclosely matched, themismatch inthetwoinput bias currents adds another input offset\nterm forhigher source impedances. The input bias offset current islimited intesttobe<±0.40 µA.This error\nterm does notrisetoaddmore than ±1mVinput differential offset until thedcsource impedance exceeds 2.5\nkΩ.Ahigh dcsource impedance most commonly occurs inaninput ac-coupled, single-supply application, where\ndcoffsets areless critical.\nThe absolute input bias currents modifies thecommon-mode input voltage ifthedcsource resistance istoo\nlarge. That term istested toalimit of±4µAoneach input. Tomove theinput common mode voltage by±100\nmV, thedcsource impedance must exceed 25kΩ.This added input common-mode voltage iscancelled bythe\nD2S attheoutput (VO1, pin6).\nThe D2S output noise islargely fixed bytheinternal elements. The D2S shows adifferential input voltage noise\nof9nV/√Hz,and acurrent noise of2pA/√Hzoneach input. Higher termination resistors increase thissource\nnoise, asgiven byEquation 9,where Rtisthedctermination impedance ateach buffer input. TheD2S hasa1/f\ncorner atapproximately 30kHz(see Figure 18).\n(9)\nThe total differential input noise isdominated bythedifferential voltage noise. Forinstance, evaluating this\nexpression forRt=200Ωoneach input, increases thetotal differential input noise to9.4.nV/√Hz,only slightly\ngreater than the9nV/√HzfortheD2S with 0-Ωsource Rtoneach input. Ifhigher final output SNR isdesired,\nconsider generating asmuch input swing astheDAC cansupport, butincrease thetermination impedance. Itis\npossible thatalower tailcurrent with higher Rtwillyield improved SNR attheD2S input. This differential input\nnoise appears attheD2S output times again of2V/V.\n(10)\n9.3.2 Midscale (DC) Reference Buffer (Pin 1andPin15)\nThis optional block can becompletely unconnected and notused ifthedesign does notrequire thisfeature.\nInternal 50-kΩresistors tothepower supplies bias theinput ofthebuffer tothemidpoint ofthesupplies used.\nTheinternal resistors setamidsupply operating point when thebuffer isnotused, aswellasadefault midsupply\npoint atthebuffer output tobeused inother stages forsingle-supply, ac-coupled applications.\nFrequency (Hz)Input Referred Noise (nV/ \x97Hz)\n1101001000\n1 10 100 1k 10k 100k 1M\nD501With 1PF cap.\nWithout 1PF cap\nVMID_IN\n-VCC2+VCC2\nVMID_OUT\n50 k\r50 k\r\n15 1\n1 \x85F16\n5x1\n35THS3217\nwww.ti.com SBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments IncorporatedFeature Description (continued)\nThe buffer provides avery wideband, lowoutput-impedance when used todrive theVREF pin(see Figure 51).\nToprovide this low broadband impedance, theclosed-loop midscale (dc) reference buffer offers avery\nbroadband SSBW, butonly amodest large-signal bandwidth (LSBW); seeFigure 49.This path isnotnormally\nintended toinject awideband signal, butcanbeused forlower-amplitude signals. Driving thebuffer output into\ntheVREF pinallows awideband small-signal term tobeadded into theD2S along with thesignal from the\ndifferential inputs.\nThe midscale (ordc)reference buffer injects anoffset voltage totheoutput offset oftheD2S when itdrives the\nVREF pin.The offset hasvery lowdrift, butconsider theeffect oftheinput bias current times thedcsource\nimpedance atVMID_IN (pin 1).When used asadefault midsupply reference forsingle-supply operation, the\ninput tothisbuffer isjusttheaverage ofthetotal power supplies though a25-kΩsource impedance. Add an\nexternal capacitor tofilter thesupply andthe50-kΩinternal resistors. A1-µFcapacitor onpin1adds a6-Hz pole\ntothenoise sources. Iflower noise atlower frequencies isrequired, implement amidscale divider with external,\nlower-valued resistors inparallel with theinternal 50-kΩvalues.\nIfthemidscale buffer drive theVREF pin, another noise term isadded toEquation 9and Equation 10.The\nmidscale buffer 4.4-nV/√Hzvoltage noise isamplified by0dB,andadds (RMS) anegligible impact tothetotal\nD2S output noise. The biggest impact comes when theinternal default 50-kΩdividers areused. Besure to\ndecouple pin1with atleast a1-µFcapacitor intheapplication toreduce thenoise contribution through thispath.\nFigure 80isthesimulation circuit where theonly change istoaddorremove the1-µFcapacitor.\nFigure 80.Midscale Buffer Noise Model\nFigure 81shows thesimulated output noise forthemidscale buffer using theinternal 50-kΩdivider with and\nwithout a1-µFcapacitor onpin1.\nFigure 81.Buffer-Output Noise Comparison With andWithout the1-µFBypass Capacitor onPin1\n1k 10k 100k 1M 10M 100M 1G -225-180-135-90-45045\n20406080100120140\nPhase (\x83) Open-Loop Gain (dB \r\x0c \nFrequency (Hz) Gain\nPhase\nC502 \n36THS3217\nSBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments IncorporatedFeature Description (continued)\nIntheflatregion, the1-µFcapacitor reduces themidscale buffer output spot noise from approximately 55nV/√Hz\nto4.4nV/√Hz.Ifthenoise below 100Hzisunacceptable, either addalow-noise buffer todrive thisinput, oradd\nlower-value resistors externally tosetupthemidsupply bias. Also, consider thenoise impact ofanyreference\nvoltage source driving themidscale buffer path.\n9.3.3 Output Power Stage (OPS) (Pins 4,7,9,10,11,and12)\nThis wideband current-feedback amplifier (CFA) provides aflexible output driver with several unique features.\nTheOPS canbeleftunused ifthespecific application only uses theD2S alone, oracombination oftheD2S with\nanoff-chip power driver. Ifleftunused, simply tieDISABLE (pin10)andPATHSEL (pin4)tothepositive supply.\nThis logic configuration turns theOPS offandopens uptheexternal andinternal OPS noninverting input paths.\nAninternal fixed 18.5-kΩresistor holds theexternal input pinatthelogic reference voltage onpin7.Additionally,\ntheOPS output isconnected totheinverting input through another internal 18.5-kΩresistor when noexternal\nresistors areinstalled onpins 9,11,or12.Disabling theOPS saves approximately 21mAofsupply current from\nthenominal total 54mAwith allstages operating on±6-Vsupplies.\nThe noninverting input totheOPS provides twopossible paths controlled bythePATHSEL logic control, pin4.\nWith thelogic reference (pin7)atground, floating pin4orcontrolling ittoavoltage <0.7Vconnects theinput\npath directly totheinternal D2S output. Tying pin4tothepositive supply, orcontrolling ittoalogic level >1.3V,\nconnects theinput path totheexternal input atpin9.Theintent forthisswitched input istoallow anexternal filter\ntobeinserted between theD2S output and OPS inputs when needed, and bypass thefilter when not.\nAlternatively, thisswitched input also allows acompletely different signal path tobeinserted attheOPS input,\nindependent ofthatavailable attheinternal D2S output.\nInsituations where theD2S output atpin6isswitched into another off-chip power driver, theOPS can be\ndisabled using pin10.With thelogic reference (pin7)atground, floating pin10,orcontrolling ittoavoltage <0.7\nV,enables theOPS. Tying pin10tothepositive supply, orcontrolling ittoalogic level >1.3V,disables the\nOPS.\nOperation ofthewideband, current-feedback OPS requires anexternal feedback resistor and again element.\nAfter configuring, theOPS canamplify theD2S output through either thenoninverting path, orbeconfigured as\naninverting amplifier stage using theexternal OPS input atpin9asadcreference.\nOne ofthefirstconsiderations when designing with theOPS isdetermining theexternal resistor values asa\nfunction ofgain inorder tohold thebest acperformance. The loop gain (LG) ofaCFA issetbytheinternal\nopen-loop transimpedance gain from theinverting error current totheoutput, and theeffective feedback\nimpedance totheinverting input. The nominal internal open-loop transimpedance gain andphase areshown in\nFigure 82.\nFigure 82.Simulated OPS ZOLGain And Phase\nv245.7 2857A 0.9965 1 2.507162 1 2857\x0e § ·  u \x0e u  ¨ ¸ \x0e © ¹ \n\x0b \x0cF\nv\nGRLGA 1 R 1 LG\x0e§ ·  Eu \x0e u¨ ¸ \x0e© ¹ \n\x0b \x0c \x0b \x0cOL\nF i Z 1 M\rLG 2857R NG R 245 \r\x15\x11\x18 \x17\x15\x03\r   \x0e u \x0e u\nCMRR\n201 10 Buffer Gain CFA\x10§ · \n¨ ¸ E \x10  ¨ ¸ © ¹ \nF\nF\nGRR 351 \r\x14 \x17\x15\x03 \rR§ ·  \x10 \x0e u ¨ ¸ \n© ¹ \nF\nOPT F i\nGRZ R 1 RR§ · | \x0e \x0e¨ ¸ \n© ¹ \n37THS3217\nwww.ti.com SBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments IncorporatedFeature Description (continued)\nThe feedback transimpedance (ZOPT)canbeapproximated asshown inEquation 11,where Riistheopen-loop,\nhigh-frequency impedance into theinverting node oftheOPS. Foradetailed derivation ofEquation 11,see\nSetting Resistor Values toOptimize Bandwidth section intheOPA695 datasheet (SBOS293 ).\n(11)\nAsthesignal gain isvaried, hold ZOPTapproximately constant tohold theacresponse constant over gain.\nHolding ZOPTconstant isarequirement tosolve forRF.Anexample oftheTHS3217 OPS RFderivation isshown\ninEquation 12:\n(12)\nThe calculations arecomplicated bytheinternal feedback resistor value ofapproximately 18.5-kΩ.After the\nexternal RFisapproximately setbytheconstant bandwidth consideration, theRGmust besetconsidering the\nother gain error terms. From thenoninverting input ofaCFA opamp, thetotal gain totheoutput includes aloss\nthrough theinput buffer stage (described bytheCMRR) andtheloop gain (LG) loss setbythetypical dcopen-\nloop transimpedance gain andthefeedback transimpedance. Extract thebuffer gain from theVIN+ input tothe\nVIN–input from theCMRR using Equation 13.This gain loss only applies tothenoninverting mode ofoperation\nandcanbeneglected ininverting mode operation.\n(13)\nThe OPS hasatypical CMRR of49dB(buffer gain,β=0.9965) with atested minimum of47dB(minimum\nbuffer gain of0.9955). The dcLGadds tothegain error. The LGisgiven byEquation 14where thetypical\ndesign gain of2.5V/Vvalue isalso shown (the 245Ωshown forRFistheexternal 249-Ωfeedback resistor in\nparallel with theinternal 18.5-kΩfeedback resistor).\n(14)\nThe closed-loop output impedance with aheavy load also adds aminor gain loss that isneglected here. The\ntotal noninverting gain isthen setbyEquation 15(remember toinclude theinternal RFinthisanalysis. The RF’\nshown here istheparallel combination oftheinternal andexternal feedback resistors).\n(15)\nUsing nominal values foreach term atthespecified RF=249ΩandRG=162Ωgives thegain calculation in\nEquation 16,yielding anominal gain very close to2.5V/V.\n(16)\nTesting thetotal gain spread with theinternal variation inbuffer gain, open-loop transimpedance gain, internal\nfeedback resistor, and ±1%external resistor variation gives aworst-case gain spread of2.49 V/Vto2.51 V/V.\nThe gain error isprimarily dominated bytheexternal 1%resistors. Forthetighter tolerance shown inTable 2,\nuse0.1% precision resistors.\nTarget OPS Gain (V/V)RF Value (:)\n123456789 10050100150200250300350\nD503\n38THS3217\nSBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments IncorporatedFeature Description (continued)\nAtvery lowgains (<1.5V/V) parasitic LCeffects attheinverting input render aflatfrequency response\nimpossible. Looking then atgains from 1.5V/Vandup,atable ofnominally recommended RFandRGvalues is\nshown inTable 2.Donotoperate theOPS innoninverting gains ofless than 2.5V/Vforlarge output signals\nbecause thelimited slew-rate oftheCFA input buffer causes signal degradation. Table 2accounts forthe\nnominal gain losses described previously, anduses standardized resistor values tominimize thenominal gain-\nerror totarget gain. The calculation also restricts thesolution toaminimum RG=20Ω.The gain calculations\ninclude thenominal buffer gain loss, theloop-gain effect, andthenominal internal feedback resistor =18.5 kΩ.\nTable 2.Optimized RFValues forDifferent OPS Noninverting Signal Gains\nTARGET GAIN\n(V/V)MEASURED SSBW\n(MHz)BEST RF\n(Ω)BEST RG\n(Ω)CALCULATED GAINGAIN ERROR\n(%) (V/V) (dB)\n1.5 1400 294 562 1.505 3.551 0.3\n2 — 274 267 1.998 6.013 –0.1\n2.5 950 249 162 2.500 7.960 0\n3 — 232 113 3.008 9.566 0.3\n3.5 — 205 80.6 3.493 10.863 –0.2\n4 — 182 59 4.028 12.103 0.7\n4.5 — 165 46.4 4.495 13.055 –0.1\n5 652 140 34.8 4.960 13.910 –0.8\n5.5 — 121 26.7 5.467 14.754 –0.6\n6 — 113 22.1 6.043 15.624 0.7\n6.5 — 115 20.5 6.532 16.301 0.5\n7 — 121 20 6.965 16.859 –0.5\n7.5 — 133 20 7.553 17.563 0.7\n8 — 143 20 8.043 18.108 0.5\n8.5 — 154 20 8.580 18.670 0.9\n9 — 162 20 8.971 19.057 –0.3\n9.5 — 174 20 9.557 19.606 0.6\n10 315 187 20.5 9.966 19.970 –0.3\nThe measured bandwidths inTable 2come from Figure 25using theresistor values inthetable and a100-Ω\nload. Plotting theRFvalue versus gain gives thecurve ofFigure 83.The curve shows some ripple due tothe\nstandard value resistors used tominimize thetarget dcgain error.\nFigure 83.Suggested External RFValue vsNoninverting Gain fortheOPS\n\x0b \x0c \x0b \x0c\x0b \x0c \x0b \x0c2 2 2 2 \no ni S bn S bi F Fe e 4kTR i R NG i R 4kTR NG \x0e \x0e \x0e \x0e\nFrequency (Hz)Output Impedance ( :)\n0.010.1110\n1M 10M 100M\nD504Gain = 2.5 V/V\nGain = 5 V/V\nGain = 10 V/V\n39THS3217\nwww.ti.com SBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments IncorporatedUsing RFvalues greater than therecommended values inTable 2band-limits theresponse, whereas using less\nthan therecommended RFvalues peaks theresponse. Using thevalues shown inTable 2results inan\napproximately constant SSBW (see Figure 25.Holding amore constant loop-gain over theexternal gain setting\nalso acts tohold amore constant output impedance profile, asshown inFigure 84.Theswept-frequency, closed-\nloop, output impedance isshown forgains of2.5V/V, 5V/V, and10V/Vusing theRFandRGvalues ofTable 2.\nThe firsttwosteps doagood jobofdelivering thesame (and very low) output impedance over frequency, while\nthegain of10V/Vshows theexpected higher closed-loop output impedance duetothereduced loop-gain and\nbandwidth.\nFigure 84.OPS Closed-Loop Output Impedance vsGain Setting\nReducing theRFvalue with increasing gain also helps minimize output noise versus afixed RFdesign. See\nFigure 39forthethree noise terms fortheOPS. Thetotal output noise calculation isshown inEquation 17:\nwhere\n•RSisthesource impedance onthenoninverting input. IftheOPS isdriven from theD2S stage directly using\ntheinternal path, RS≈0Ω.\n•NG=(1+RF/RG)forthedesign point.\n•Theflat-band noise numbers fortheOPS are:\n–Eni=3.2nV/√Hz\n–Ibn=2.7pA/√Hz\n–Ibi=30pA/√Hz (17)\n40THS3217\nSBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments IncorporatedUsing thevalues ofRFand RGlisted inTable 2,aswept gain output- and input-referred noise estimate is\ncomputed, asshown inTable 3.Inthissweep, RS=0Ω.The input-referred noise (Eni)inTable 2isatthe\nnoninverting input oftheOPS. Torefer thenoise totheD2S differential inputs, divide theoutput noise bytwoif\nthere isnointerstage loss. Dividing theEnicolumn by2V/Vshows thattheOPS noise contribution isnegligible\nwhen referred totheD2S inputs, where the9-nV/√Hzdifferential input noise dominates. Operating with higher\nfeedback resistors intheOPS quickly increases theoutput noise duetotheinverting input current noise term.\nAlthough increasing RFimproves phase margin (forexample, when driving acapacitive load), becareful tocheck\nthetotal output noise using Equation 17.\nTable 3.Total Input- andOutput-Referred Noise oftheOPS Versus Gain\nTARGET GAIN\n(V/V)BEST RF\n(Ω)BEST RG\n(Ω)EO\n(nV/√Hz)Ein\n(nV/√Hz)\n1.5 294 562 10.4 6.9\n2 274 267 11.3 5.6\n2.5 249 162 12.3 4.9\n3 232 113 13.5 4.5\n3.5 205 80.6 14.7 4.2\n4 182 59 15.9 4.0\n4.5 165 46.4 17.2 3.8\n5 140 34.8 18.6 3.7\n5.5 121 26.7 20.0 3.6\n6 113 22.1 21.4 3.6\n6.5 115 20.5 22.9 3.5\n7 121 20 24.4 3.5\n7.5 133 20 25.9 3.5\n8 143 20 27.4 3.4\n8.5 154 20 29.0 3.4\n9 162 20 30.5 3.4\n9.5 174 20 32.1 3.4\n10 187 20.5 33.6 3.4\nOperating theOPS asaninverting amplifier isalso possible. When driving theOPS directly from theD2S tothe\nRGresistor, usethevalues shown inTable 2forthenoninverting mode toachieve good results. Note thattheRG\nresistor istheload fortheD2S stage. Operating with theD2S driving anRG<80Ωincreases theharmonic\ndistortion oftheD2S. Inthat case, scaling RFand RGuptoreduce theloading may result inbetter system\nperformance atthecost ofalower OPS bandwidth. Driving theD2S output atpin6intotheOPS inaninverting\nmode allows fortheoption toselect theexternal input oftheOPS, anddrive another signal ordclevel intothe\nnoninverting input atpin9.Inorder toreduce layout parasitics, consider splitting theRGresistor intwo, with the\nfirst half close topin6and thesecond half close topin12.Splitting RGinthis manner places thetrace\ncapacitance inside thetworesistors keeping both active nodes more stable. Also, open uptheground andpower\nplanes under thetrace, ifpossible.\nRG\n+RF\nVOUT\nFrom D2S6\n9VIN+11RM 50-\x9f\x03 \nSource12VIN-\nOPS\nStage\n41THS3217\nwww.ti.com SBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments IncorporatedUsing thePStoreceive and amplify asignal intheinverting mode with amatched terminating impedance,\nrequires another resistor toground (RM)along with RG.This RMresistor isshown inFigure 85fora50-Ω\nmatched input impedance design.\nFigure 85.Inverting OPS Operation With Matched Input Impedance\nTable 4gives therecommended external resistor values versus gain fortheinverting gain mode with input\nmatching configuration. Table 4solves fortherequired RFtosimultaneously allow thegain, input impedance (50\nΩ),andfeedback transimpedance tobecontrolled totheoptimum target values. The table includes theeffect of\ntheinternal 18.5-kΩfeedback resistor, andminimizes theRMS error toinput impedance target (ZI)andoverall\ngain.\nTable 4.Resistor Values Versus Gain fortheInverting OPS Configuration\nTARGET\nGAIN\n(V/V)MEASURED\nSSBW\n(MHz)BEST\nRF(Ω)BEST\nRG(Ω)BEST\nRM(Ω)CALCULATED GAINGAIN ERROR\n(%)ZI(Ω)ZIERROR\n(%) (V/V) (dB)\n1 1000 280 274 60.4 1.002 0.022 0.250 49.490 –1.019\n1.5 — 255 169 71.5 1.506 3.554 0.376 50.243 0.486\n2 — 249 124 84.5 2.000 6.019 –0.014 50.254 0.508\n2.5 860 237 93.1 107 2.490 7.924 –0.403 49.784 –0.433\n3 — 226 75 150 3.013 9.581 0.444 50.000 0.000\n3.5 — 226 63.4 237 3.491 10.859 –0.258 50.019 0.039\n4 — 221 54.9 604 4.010 12.064 0.259 50.326 0.651\n4.5 — 226 49.9 Open 4.525 13.111 0.545 49.90 –0.200\n5 760 249 49.9 Open 4.985 13.953 –0.301 49.90 –0.200\n5.5 — 274 49.9 Open 5.485 14.784 –0.264 49.90 –0.200\n6 — 301 49.9 Open 6.026 15.601 0.434 49.90 –0.200\n6.5 — 324 49.9 Open 6.486 16.240 –0.208 49.90 –0.200\n7 — 348 49.9 Open 6.967 16.861 –0.472 49.90 –0.200\n7.5 — 374 49.9 Open 7.487 17.487 –0.167 49.90 –0.200\n8 — 402 49.9 Open 8.048 18.114 0.600 49.90 –0.200\n8.5 — 422 49.9 Open 8.448 18.536 –0.607 49.90 –0.200\n9 — 449 49.9 Open 8.989 19.074 –0.123 49.90 –0.200\n9.5 — 475 49.9 Open 9.509 19.563 0.100 49.90 –0.200\n10 260 499 49.9 Open 9.990 19.991 –0.100 49.90 –0.200\nAthigher gains, RMincreases tolarger values, andtheresistor isexcluded from thecircuit. The resulting input\nimpedance ofthenetwork isresistor RG.From thatpoint, RFsimply increases togethigher gains, thereby rapidly\nreducing theSSBW. However, below again of–5V/V, theinverting design with thevalues shown inTable 4\nholds amore constant SSBW versus thenoninverting mode (see Figure 26).\nTime (20 ns/div)PATHSEL In (V)\nOPS Out (V)\n-4 -0.2-3 -0.16-2 -0.12-1 -0.080 -0.041 02 0.043 0.084 0.12\nD505PATHSEL In\nOPS Out\n42THS3217\nSBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments Incorporated9.3.3.1 Output DCOffset andDrift fortheOPS\nThe OPS provides modest dcprecision with typical and maximum dcerror terms inTable 5.The input offset\nvoltage applies toeither input path with very little difference between theinternal andexternal paths.\nTable 5.Typical Offset andBias Current Values fortheOPS\nPARAMETER TYPICAL MINIMUM MAXIMUM UNIT\nVIO ±1 –12 12 mV\nIbn 5 –5 15 µA\nIbi ±5 –40 40 µA\nSelecting theinternal path results innosource resistance forIbn,sothatterm drops out.When theexternal path\nisselected, adcsource impedance may bepresent, sotheIbnterm creates another error term, andadds tothe\ntotal output offset.\nStepping through anexample design fortheOPS output dcoffset using theexternal path with alowinsertion\nloss filter shown inFigure 92,along with itsRFandRGvalues, gives thefollowing results:\n•RSfortheIbnterm =34Ω||249Ω=30Ω.(dcsource impedance forthefilter design)\n•RFincluding theinternal 18.5 kΩresistor =249Ω||18.5 kΩ=245.7Ω\n•Resulting gain with the130-ΩRGelement =2.89 V/V\nTable 6shows thetypical andworst-case output error terms. Note thatapositive current outofthenoninverting\ninput gives apositive output offset term, whereas apositive current outoftheinverting input gives anegative\noutput term.\nTable 6.Output Offset Voltage Contribution From Various Error Terms at25°C\nERROR TERM TYPICAL MINIMUM MAXIMUM UNIT\nIbn×RS×AV 0.433 –0.43 1.29 mV\nVIO×AV ±2.89 –34.68 34.68 mV\nIbi×RF ±1.22 –9.83 9.83 mV\nTotal error –3.67 to+4.54 –44.94 45.8 mV\nThe input offset voltage dominates theerror terms. The worst-case numbers arecalculated byadding the\nindividual errors algebraically, butisrarely seen inpractice. None oftheOPS input dcerror terms arecorrelated.\nTocompute output driftnumbers, usethesame gains shown inTable 6with thespecified driftnumbers.\nThe OPS PATHSEL control responds extremely quickly with low-switching glitches, asshown inFigure 86.For\nthistest, theD2S input issettoGND, andtheoutput oftheD2S isconnected totheexternal OPS input. The\nPATHSEL switch isthen toggled at10MHz. Theresults show theoffset between theinternal andexternal paths\naswellmatched.\nFigure 86.OPS Path-Select Switching Glitch\n43THS3217\nwww.ti.com SBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments IncorporatedThe OPS includes adisable feature thatreduces power consumption from approximately 21mAto2.4mA. The\nlogic controls areintended tobeground-referenced regardless ofthepower supplies used. The logic reference\n(GND, pin7)isnormally grounded and also provides aconnection totheinternal 18.5-kΩresistor onpin9\n(default bias topin7).Operating inasingle-supply configuration with –VCCatGND andtheexternal OPS input\n(pin9)floated, places pin9internally at–VCC=GND. Driving theexternal OPS input (pin9)from asource within\ntheoperating range overrides thebias to–VCC.However, iftheapplication requires pin9tobefloated ina\nsingle-supply operation, consider centering thevoltage onpin9with anadded 18.5-kΩexternal resistor tothe\n+VCCsupply.\nIfthedisable feature isnotneeded, simply float orground DISABLE (pin 10)tohold theOPS intheenabled\nstate. Increasing thevoltage ontheDISABLE pingreater than 1.3Vdisables theOPS andreduces thecurrent to\napproximately 2.4mA. IftheOPS isunused intheapplication, itcanbedisabled bytying pin10to+VCC,even\nuptothemaximum operating supply of15.8 Vinasingle-supply design.\nDonotmove thelogic threshold away from those setbythelogic ground atpin7.Ifadifferent logic swing level\nisrequired, andpin7isbiased toadifferent voltage, besure thesource cansink thetypical 280µAcoming out\nofpin7.Also recognize that the18.5-kΩbias resistor ontheexternal OPS input (pin 9)isconnected topin7\nvoltage internally.\nAsshown inFigure 56,theOPS enables inapproximately 100 nsfrom thelogic threshold at1.0Vwhile\ndisabling toafinal value inapproximately 500ns.\n9.3.3.2 OPS Harmonic Distortion (HD) Performance\nThe OPS intheTHS3217 provides one ofthebest HDsolutions available through high power levels and\nfrequencies. Figure 31andFigure 32show theswept-frequency HD2 andHD3, where thesecond harmonic is\nclearly thedominant term over thethird harmonic. Typical wideband CFA distortion isreported only through 2-\nVPPoutput while Figure 31andFigure 32provide sweeps at5VPPand8VPPintoa100-Ωload. These curves\nnormally show a20-dB perdecade risewith frequency duetoloop-gain roll-off. Atthehighest 8-V PPswing, the\nonset ofslew ratelimited HDisseen atapproximately 40MHz. Therequired output signal slew rateat8VPPand\n40MHz is4VPEAK ×2π×40MHz =1000 V/µs.Theoutput signal requires 1/5oftheavailable slew ratethatwill\ntake theHD2 offthe20-dB perdecade rate inthe–50-dBc operating region shown. Aslight shift intheHD3\nslope isalso seen around 40MHz for8-V PPoutput inFigure 32.\nThe distortion performance isextremely robust asafunction ofRLOAD (see Figure 33andFigure 34).Normally,\nheavier loads degrade thedistortion performance, asseen fortheHD3 inFigure 34.However, theHD2 actually\nimproves slightly going from a200-Ωload toa100-Ωload.\nOne ofthekeyadvantages offered bytheCFA design intheOPS isthat thedistortion performance holds\napproximately constant over gain, asseen inthefull-path distortion measurements ofFigure 7and Figure 8.\nHere, theD2S provides afixed gain of2V/Vdriving a200-Ωinterstage load andusing theinternal path todrive\ntheOPS atgains from 1.5V/Vto10V/V. Holding theloop-gain approximately constant byadjusting thefeedback\nRFvalue with gain results invastly improved performance versus avoltage-feedback-based design.\nTesting a5-V PPoutput from theOPS with thesupplies swept from theminimum ±4Vto±7.5VinFigure 35and\nFigure 36show:\n1.The 1.5-V headroom on±4-Vsupplies and ±2.5-V output voltage results indegraded performance. Atthe\nlower supplies, target lower output swings forimproved linearity performance.\n2.The HD2 does notchange significantly with supply voltages above ±5V.The HD3 does improve slightly at\nhigher supply-voltage settings.\nFrom these plots at±7.5-V supplies, a5-V PPoutput into100-Ωload shows better than –60-dBc HD2 andHD3\nperformance through 50MHz. This exceptional performance isavailable with theOPS configured asa\nstandalone amplifier. Combining thisperformance with theD2S stage (see Figure 3andFigure 4)degrades the\ndistortion due totheD2S and OPS harmonics combining inphase, and internal coupling between thestages.\nWith theD2S andOPS running together atafinal 5-V PPoutput and50MHz, theHD2 drops to–50dBc, andHD3\nto–58dBcon±6-Vsupplies. Lower output swings forthecombined stages provide much lower distortion. The2-\nVPPoutput curves onFigure 3andFigure 4show –57dBc forHD2, andaremarkable –76dBc forHD3 at50\nMHz.\nFrequency (Hz)Feedthrough (dBc)\n-90-80-70-60-50-40-30-20-100\n1M 10M 100M 1G\nD506OPS Gain = 2.5 V/V\nOPS Gain =10 V/V\nFrequency (Hz)Feedthrough (dBc)\n-90-80-70-60-50-40-30-20-100\n1M 10M 100M 1G\nD507OPS Gain = 2.5 V/V\nOPS Gain =10 V/V\n44THS3217\nSBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments Incorporated9.3.3.3 Switch Feedthrough totheOPS\nThe OPS hastwologic control pins, giving four combinations ofstates; therefore, various feedthrough effects\nmust beconsidered. Figure 57andFigure 58show thefeedthrough oftheswitches with theOPS disabled. With\ntheOPS enabled, thesignal feedthrough from thedeselected input totheOPS output isshown inFigure 87and\nFigure 88atdifferent closed-loop OPS gains. The results areshown fora100-mV PPsignal atthedeselected\ninput and arenotnormalized tothegain oftheOPS. Adding alow-pass filter between theDAC and theD2S\ninputs helps reduce thefeedthrough athigher frequencies.\nPATHSEL <0.7V,\n100-mV PPsignal toVIN(pin9)\nFigure 87.Forward Feedthrough With OPS Enabled,\nInternal Path SelectedPATHSEL >1.3V,\n100-mV PPsignal toVREF (pin14)with D2S inputs grounded\nFigure 88.Forward Feedthrough With OPS Enabled,\nExternal Path Selected\n45THS3217\nwww.ti.com SBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments Incorporated9.3.3.4 Driving Capacitive Loads\nThe OPS can drive heavy capacitive loads very well asshown inFigure 43toFigure 48.Allhigh-speed\namplifiers benefit from theaddition ofanexternal series resistor toisolate theload capacitor from thefeedback\nloop. Not having theseries isolation resistor often leads toresponse peaking and possibly oscillation. If\nfrequency response flatness under capacitive load isthedesign goal, allCFA type amplifiers benefit byoperating\nwith slightly higher RFvalues. Targeting aslightly higher feedback transimpedance increases thenominal phase\nmargin before thecapacitive load acts todecrease it.Using ahigher RFvalue hastheeffect ofachieving good\nflatness across arange ofcapacitive loads using lower external series resistor values. Although thesuggested\nRFandRGvalues ofTable 7apply when driving a100-Ωload, iftheintended load iscapacitive (forexample, a\npassive filter with ashunt capacitor asthefirstelement, another amplifier, oraPiezo element), usethevalues\nreported inTable 7asastarting point. The values inTable 7were used togenerate Figure 43andFigure 44.\nThe results come from anominal total feedback transimpedance target of405Ω(versus 351Ωused for\nTable 4),andincludes theinternal 18.5-kΩresistor inthedesign. Table 7finds theleast error totarget gain in\ntheselection ofstandard resistor values, andlimits theminimum RGto20Ω.Thegains calculated here put18.5-\nkΩinparallel with thereported external standard value RF.\nTable 7.Suggested RFandRGOver Gain When Driving aCapacitive Load\nTARGET GAIN\n(V/V)BEST RF\n(Ω)BEST RG(Ω)CALCULATED GAIN GAIN ERROR\n(%) (V/V) (dB)\n1.5 348 681 1.501 3.529 0.077\n2 332 324 2.011 6.070 0.575\n2.5 309 205 2.491 7.927 –0.361\n3 287 143 2.987 9.506 –0.420\n3.5 267 105 3.520 10.930 0.565\n4 249 82.5 3.992 12.024 –0.200\n4.5 226 63.4 4.535 13.131 0.776\n5 205 51.1 4.979 13.943 –0.419\n5.5 178 39.2 5.505 14.815 0.085\n6 158 31.6 5.961 15.506 –0.652\n6.5 137 24.9 6.460 16.204 –0.621\n7 121 20.0 7.004 16.907 0.058\n7.5 130 20.0 7.451 17.444 –0.652\n8 140 20.0 7.948 18.005 –0.652\n8.5 154 20.5 8.457 18.544 –0.509\n9 162 20.0 9.041 19.124 0.452\n9.5 174 20.5 9.426 19.486 –0.780\n10 182 20.0 10.034 20.030 0.341\nAsthecapacitive load oramplifier gain increases, lower series resistor values can beused tohold aflat\nresponse (see Figure 43).See Figure 44forthemeasured SSBW shapes forvarious capacitive loads configured\nwith thesuggested series resistor from theoutput oftheOPS andtheRFandRGvalues suggested inTable 7for\nagain of2.5V/V. This measurement includes a200-Ωshunt resistor inparallel with thecapacitive load asa\nmeasurement path.\nFigure 45and Figure 46demonstrate theOPS harmonic distortion performance when driving arange of\ncapacitive loads. These show suitable performance forlarge-signal, piezo-driver applications. Ifvoltage swings\nhigher than 12VPParerequired, consider driving theOPS output intoastep-up transformer. The high peak-\noutput current fortheOPS supports very fastcharging edge rates intoheavy capacitive loads, asshown inthe\nstep response plots (see Figure 47andFigure 48).This peak current occurs near thecenter ofthetransition time\ndriving acapacitive load. Therefore, theI×Rdrop tothecapacitive load through theseries resistor isata\nmaximum atmidtransition, andback tozero attheextremes (low dV/dT points).\n50 PA 20 PA\nQ1 Q2\nQ31 k\r\n19 k\r17.5 k\r\n100 \r\nD1 D2D3Logic \nControl\nInput\nPIN 7VCTRL+VCC\n46THS3217\nSBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments Incorporated9.3.4 Digital Control Lines\nThe THS3217 provides twologic input lines that provide control over theinput path totheOPS and theOPS\npower disable feature; both arereferenced toGND (pin7).The control logic defaults toalogic-low state when\nthepins areexternally floated. Pin7must have adcpath tosome reference voltage forcorrect operation. Float\nthetwologic control lines toenable theOPS andselect theinternal path connecting theD2S internal output to\ntheOPS noninverting input. Figure 89shows asimplified internal schematic foreither logic control input pin.\nFigure 89.Logic Control Internal Schematic\nThe Q2branch ofthedifferential pair sets upaswitch threshold approximately 1Vgreater than thevoltage\napplied topin7(GND). Ifthecontrol input isfloating or<0.7V,thedifferential-pair tailcurrent diverts tothe100-\nΩdetector load, and results inanoutput voltage (VCTRL,shown inFigure 89)that activates thedesired mode.\nThe floated pindefault voltage isthePNP base current intothe19-kΩresistor. Asthecontrol pinvoltage rises\nabove 1.3V,thedifferential-pair current iscompletely diverted away from the100Ωside, thus switching states.\nThis unique design allows thelogic control inputs tobeconnected toasingle-supply ashigh as15.9 V,inorder\ntohold theinputs permanently high, while stillaccepting alowground-referenced logic swing forsingle-supply\noperation. The NPN transistor (Q3) andtwodiodes (D1andD2)actasaclamp toprevent large voltages from\nappearing across thedifferential stage.\nWhen theOPS isdisabled, both input paths totheOPS arealso opened upregardless ofthestate ofPATHSEL\n(pin4).\n9.4 Device Functional Modes\nAny combination ofthethree internal blocks canbeused separately, orinvarious combinations. The following\nsections describe thevarious functional modes oftheTHS3217.\n9.4.1 Full-Signal Path Mode\nThe full-signal path from theD2S totheOPS isavailable invarious options. Three options aredescribed inthe\nfollowing subsections.\n9.4.1.1 Internal Connection With Fixed Common-Mode Output Voltage\nThemost basic operation istoground theVREF pin,andusetheinternal connection from theD2S totheOPS to\nprovide adifferential tosingle-ended, high-power driver. Figure 90shows thecharacterization circuit used forthe\ncombined performance specifications.\n+14\nx115 16 13\n1\n4 9101112\nx1+\n3x1250 k\r\n50 k\r\n50 \r\n250 \r500 \r100 \r\n18.5 k\r\n18.5 k\r\n5 6 7 849.9 \r\n49.9 \rDifferential\nVIN249 \r162 \r\nAV = 5 V/V49.9 \r\n200 \r\n±6 V6 V\nFerrite\nBeadFerrite\nBead\nTo \n50-\x9f\x03/RDG\n47THS3217\nwww.ti.com SBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments IncorporatedDevice Functional Modes (continued)\nFigure 90.Differential toSingle-Ended, Gain of5-V/V Configuration\nThis configuration shows thetest circuit used togenerate Figure 1.Some ofthekeyfeatures inthisbasic\nconfiguration include:\n1.The power supplies arebrought intotheOPS first, then back totheinput stage through aπ-filter comprised\nofaferrite bead and local decoupling caps on–VCC2 and +VCC2, pins 5and 16,respectively (see the\nPower Supply Recommendations section formore information).\n2.Thetwologic lines aregrounded. This logic configuration (with pin7grounded) selects theinternal path from\ntheD2S toOPS, andenables theOPS.\n3.Theexternal I/Opins ofthemidscale buffer areleftfloating.\n4.TheVREF pinisgrounded, thus setting theD2S output common-mode voltage atVO1 (pin6)toground.\n5.The D2S external output isloaded with a200-Ωresistor toground. Lighter loading ontheVO1 pin(versus\nthe100Ωused tocharacterize theD2S only) results inincreased frequency response peaking. Heavier\nloading degrades theD2S distortion performance.\n6.Theexternal OPS input atpin9isleftfloating. However, itisinternally tiedtoground bytheinternal 18.5-kΩ\nresistor.\n7.The feedback resistor intheOPS issettotheparallel combination oftheexternal 249-Ωresistor and the\ninternal 18.5-kΩresistor. This 245.7-Ωtotal RFwith the162-ΩRGresistor gives again ofapproximately 2.5\nV/V(7.98 dB)intheOPS stage\n8.The input D2S gives again of2V/V(6dB), andalong with the2.5V/V(7.98 dB)from theOPS, gives an\noverall gain of5V/V(13.98 dB)with >700MHz ofSSBW (see Figure 1).\n+14\nx115 16 13\n1\n4 9101112\nx1+\n3x1250 k\r\n50 k\r\n50 \r\n250 \r500 \r100 \r\n18.5 k\r\n18.5 k\r\n5 6 7 849.9 \r\n49.9 \rDifferential\nVIN249 \r162 \r\nAV = 5 V/V49.9 \rVMID_IN+\n±\n200 \r\n±6 V6 V\nFerrite\nBeadFerrite\nBead\nVMID_OUT\nTo \n50-\x9f\x03/RDG\n48THS3217\nSBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments IncorporatedDevice Functional Modes (continued)\n9.4.1.2 Internal Connection With Adjustable Common-Mode Output Voltage\nThe simplest modification tothisstarting configuration isusing themidscale buffer todrive theVREF pinwith\neither adcoracsource intoVMID_IN (pin1),shown inFigure 91.\nFigure 91.Differential toSingle-Ended, Gain of5-V/V Configuration With VREF Driven bytheMidscale\nBuffer\nTheVREF input canbeused tooffset theoutput oftheD2S thatwillthen beamplified bytheOPS. Thetotal dc\noffset attheoutput oftheOPS canalso becorrected byadjusting thevoltage atVMID_IN (pin1).The on-chip\nmidscale buffer can beused asalow-impedance source todrive thecorrection voltage totheVREF pin. A\nwideband small-signal source canalso besummed intothispath with again of1V/VtotheD2S output pin.\nFigure 49shows themidscale buffer tohave anextremely flatresponse through 100MHz for<100-mV PPswings,\nwhile 1VPPcanbesupported through 80MHz with aflatresponse.\nFrom thispoint on,thediagrams aresimplified tonotshow thepower-supply elements. However, thesupplies\narerequired byanyapplication, asdescribed intheApplication andImplementation section.\n+14\nx115 16 13\n1\n4 9101112\nx1+\n3x1250 k\r\n50 k\r\n50 \r\n250 \r500 \r100 \r\n18.5 k\r\n18.5 k\r\nVPATHSEL > 1.3 V\n5 6 7 849.9 \r\n49.9 \rDifferential\nVIN249 \r130 \r\n49.9 \r\nAV= 5 V/V\n249 \r1-dB loss\nat 100 MHz\n10 pF 52 pF34 \r 33 nHLow Insertion Loss\n3rd-Order Bessel FilterTo \n50-\x9f\x03/RDG\n49THS3217\nwww.ti.com SBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments IncorporatedDevice Functional Modes (continued)\n9.4.1.3 External Connection\nIntheconfiguration shown inFigure 92,thebias toPATHSEL (pin4)ischanged inorder toselect theexternal\ninput oftheOPS. The external D2S output drives alowinsertion loss, third-order Bessel filter. The filter inthis\nexample isdesigned with alowfrequency insertion loss of1.2dBand f–3dB=140 MHz, and results inan\nadditional insertion loss of1dBat100MHz. TheOPS gain isslightly increased torecover thefilter loss, inorder\ntogive aninput tooutput gain of5V/V. Using aninterstage filter between theD2S andtheOPS improves the\nstep response byreducing theovershoot.\nFigure 92.External Path Configuration With Interstage Low-Pass Filter\n+14\nx115 16 13\n1\n4 9101112\nx1+\n3x1250 k\r\n50 k\r\n50 \r\n250 \r500 \r100 \r\n18.5 k\r\n18.5 k\r\nAV = 2 V/V5 6 7 849.9 \r\n49.9 \rDifferential\nVIN140 \r34.8 \r\nAV = 10 V/V49.9 \r\n49.9 \rTo \n50-\x9f\x03/RDG\nTo \n50-\x9f\x03/RDG\n50THS3217\nSBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments IncorporatedDevice Functional Modes (continued)\n9.4.2 Dual-Output Mode\nTheD2S stage canalso beused todirectly drive adoubly-terminated line, asshown inFigure 93.Inaddition, the\nOPS amplifies theinternal D2S output by5V/V. The internal path totheOPS isselected with PATHSEL (pin4)\natground, andtheOPS gain isincreased to5V/V. A2-V PPoutput atVO1 produces a10-V PPoutput atVOUT\n(pin 11). This 10-V PPswing requires higher supply operation toprovide sufficient headroom intheOPS output\nstage inorder topreserve signal integrity. Apower supply of±7.5Vprovides adequate headroom.\nFigure 93.Dual-Output Mode\nAsimple modification tothecircuit inFigure 93istodisable theOPS, andswitch totheexternal input path by\ntaking both logic lines (pin4andpin10)high. The D2S output atVO1 isthen used either directly orthrough a\nfilter toaneven higher power driver likethe±15-V THS3091 .\n+14\nx115 16 13\n1\n4 9101112\nx1+\n3x1250 k\r\n50 k\r\n50 \r\n250 \r500 \r100 \r\n18.5 k\r\n18.5 k\rDifferential\nFilter\nVPATHSEL > 1.3VVMID_IN\nVMID_OUT\nVO1Differential\nInput Mixer\n5 6 7 8+\n±\n49.9 \r\n49.9 \rDifferential\nVIN274 \r274 \rVO1\nVOUTVMID_OUT\n51THS3217\nwww.ti.com SBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments IncorporatedDevice Functional Modes (continued)\n9.4.3 Differential I/OVoltage Mode\nHaving two amplifiers available also allows asimple differential I/Oimplementation with independent output\ncommon-mode control, asshown inFigure 94.Inthisconfiguration, theD2S provides oneside ofthedifferential\noutput, while simultaneously driving theOPS configured inaninverting gain of–1V/Vtoprovide thedifferential\noutput ontheother side. The output atVMID_OUT biases theexternal noninverting input, VIN+ (pin 9).This\ncircuit configuration places thedifferential input totheoutput filter atacommon-mode voltage, VMID_OUT .\nFigure 94.Differential I/OConfiguration With Independent Output Common-Mode Voltage Control\n+14\nx115 16 13\n1\n4 9101112\nx1+\n3x1250 k\r\n50 k\r\n50 \r\n250 \r500 \r100 \r\n18.5 k\r\n18.5 k\r\nVPATHSEL = 3.3 V\n5 6 7 8232 \r124 \r\n49.9 \r\nVOUT= 5 VPP\n10 pF 52 pF100 \r 33 nH100-MHz, 3rd-order Bessel filter6 V 6 V\nOPS A V= 2.84 V/V\n±6 V\n255 \r10 \r\n±6 VDifferential\nFilter\n+\n±\n-15V+15V\n10 \r\n110 pF\n294 \r1 k\r49.9 \x9f\x03\n200 \r20 pF50-MHz, 3rd-order \nBessel filterVO\nTHS3091THS3091\n AV= 4.4 V/VEither 2.5 V PP \nor\n10 VPP at Load\n150 nHTo \n50-\x9f\x03/RDG\n52THS3217\nSBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments Incorporated10Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n10.1 Application Information\n10.1.1 Typical Applications\nThe fiveexample designs presented show agood, butnotcomprehensive, range ofthepossible solutions that\ntheTHS3217 provides. Numerous more configurations areclearly possible tothecreative designer.\n10.1.1.1 High-Frequency, High-Voltage, Dual-Output Line Driver forAWGs\nFigure 95.Dual-Channel Design: 5VPPatTHS3217 Output and20VPPatTHS3091 Output\n10.1.1.1.1 Design Requirements\nForthisdesign example, usetheparameters listed inTable 8astheinput parameters.\nTable 8.Dual-Output Design Specifications\nDESIGN PARAMETER EXAMPLE VALUE\nHigh-frequency, THS3217 channel 5-V PP,100-MHz bandwidth\nHigh-voltage, THS3091 channel 20-V PP,40-MHz bandwidth\nFrequency (Hz)Filter Response (dB :)\n05101520253035\n1M 10M 100M 1G\nD508\n32\n49.9 \r\n49.9 \rIN+\nIN-\n10 mA10 mA\nIDIFFComplementary\nOutput DAC\n15 pF72 nH\n49.9 \r 12 pF 2.4 pF\n15 pF 49.9 \r 12 pF 2.4 pFD2S Stage with input \ncapacitance included\n72 nH\n53THS3217\nwww.ti.com SBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments Incorporated10.1.1.1.2 Detailed Design Procedure\nThe THS3217 iswell suited forhigh-speed, low-distortion arbitrary waveform generator (AWG) applications\ncommonly used inlaboratory equipment. Inthistypical application, ahigh-speed, complementary-current-output\nDAC isused todrive theD2S. TheOPS oftheTHS3217 easily drives a100-MHz, 2.5-V PPsignal intoamatched\n50-Ωload. When alarger output signal isrequired, consider using theTHS3091 asthefinal driver stage.\nApassive RLC filter iscommonly used onDAC outputs toreduce thehigh-frequency content intheDAC steps.\nThe filtering between theDAC output and theinput totheD2S reduces higher-order DAC harmonics from\nfeeding intotheinternal OPS path when theexternal input path isselected. Feedthrough between theinternal\nand external OPS paths increases with increasing frequency; however, theinput filter rolls offtheDAC\nharmonics before theharmonics couple toVOUT (pin 10)through thedeselected OPS signal path. Figure 96\nshows anexample ofadoubly-terminated differential filter from theDAC totheTHS3217 D2S inputs atpins 2\nand 3.The DAC ismodeled astwo, fixed, 10-mA currents and adifferential, ac-current source. The 10-mA dc\nmidscale currents setuptheaverage common-mode voltage attheDAC outputs andD2S inputs at10mA×25\nΩ=0.25 VCM.Thetotal voltage swing ontheDAC outputs is0Vto0.5V.\nFigure 96.200-MHz Butterworth Filter Between DAC andD2S Inputs\nSome oftheguidelines toconsider inthisfilter design are:\n1.Thefilter cutoff isadjusted tohitastandard value inthestandard high-frequency, chip inductors kits.\n2.Therequired filter output capacitance isreduced from thedesign value of14.4 pFto12pFtoaccount forthe\nD2S input capacitance of2.4pF,asreported intheD2S Electrical Characteristics table.\n3.The capacitor attheDAC output pins must also bereduced bytheexpected DAC output pincapacitance.\nThe DAC output capacitance isoften specified as5pF,butisusually much lower. Contact theDAC\nmanufacturer foranaccurate value.\nFigure 97shows theTINA-simulated filter response fortheinput-stage filter. The low-frequency 34-dBΩgain is\nduetothe50-Ωdifferential resistance attheDAC output terminals. At400MHz, thisfilter isdown 16dBfrom the\n50-Ωlevel; itisalso very flatthrough 100MHz.\nFigure 97.Simulated, Differential-Input Filter Response\nFrequency (Hz)Gain (dB)\n-9-6-303\n1M 10M 100M 1G\nD5095 VPP\n20 VPP\nFrequency (Hz)Distortion (dBc)\n-110-100-90-80-70-60-50-40-30-20\n1M 10M 100M\nD510HD2 -5 V PP\nHD3- 5 V PP\nHD2- 20 V PP\nHD3- 20 V PP\n54THS3217\nSBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments IncorporatedIntheexample design ofFigure 95,a100-MHz, third-order Bessel filter isplaced between theD2S output and\ntheexternal OPS input. Another 50-MHz, third-order Bessel filter isplaced attheinput ofavery-high, output-\nswing THS3091 stage. Adouble-pole, double-throw (DPDT) relay selects theTHS3091 path when theinternal\nOPS path isselected intheTHS3217. Figure 95shows thisdesign. The keyoperational considerations inthis\ndesign include:\n1.When theexternal OPS path isselected, the2-V PPmaximum D2S output swing experiences a1.1-dB\ninsertion loss from theinterstage filter between VO1 (pin6)andVIN+ (pin9).Astandard value inductor is\nused andthe255-Ωtermination accounts fortheinternal 18.5-kΩelement. The10-Ωresistor atpin9isolates\ntheOPS input from the52-pF filter capacitor. Torecover theinsertion loss andproduce amaximum 5-V PP\noutput, theOPS gain issetto2.84 V/V. When theinterstage filter path isselected, thetwoDPDT relays pass\ntheOPS output ondirectly from the49.9-Ωoutput matching resistor toVO,andtheTHS3091 canbedisabled\ntoconserve power.\n2.Todeliver 20VPPattheVOoutput, select theTHS3091 path. Select theinternal OPS path tobypass the\n100-MHz filter (1.1-dB insertion loss) inorder togive amaximum 5.7-V PPoutput atVOUT (pin11). The two\nDPDT relays switch position, and the49.9ΩattheOPS output becomes part ofthe50-MHz, third-order\nBessel filter intotheTHS3091 stage. This filter hasa2-dB insertion loss requiring again of4.4V/Vinthe\nTHS3091 todeliver 20VPPfrom theOPS output.\n3.Figure 98and Figure 99show thefrequency response and harmonic distortion performance ofthedual\noutput-voltage system. The frequency response isnormalized to0dBtomake bandwidth comparisons\neasier.\n10.1.1.1.3 Application Curves\nFigure 98.Frequency Response ofthe5-VPPand20-V PP\nChannelsFigure 99.Harmonic Distortion Performance ofthe5-VPP\nand20-V PPChannels\n+14\nx115 16 13\n1\n4 9101112\nx1+\n3x1250 k\r\n50 k\r\n50 \r\n250 \r500 \r100 \r\n18.5 k\r\n18.5 k\r\nVPATHSEL = 3.3 V\n5 6 7 8100 \r\n100 \r232 \r113 \r\n49.9 \r\nVOUT= 10 V PP\n1.6 dB \ninsertion loss\n9.1 pF 47 pF100 \r 270 nH55-MHz, 3rd-order Bessel filter0V 1V \n0V 1V 0 to 10 mA\n0 to 10 mA7.5 V 7.5 V\n5 VPP Max \nat LoadOPS A V= 3 V/V\n±7.5 V\n511 \r10 \r\n±7.5 VTo \n50-\x9f\x03/RDG\n55THS3217\nwww.ti.com SBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments Incorporated10.1.1.2 High-Voltage Pulse-Generator\nFigure 100. Driving a10-V PPPulse Output intoa100-ΩLoad With a55-MHz External Interstage Bessel\nFilter\n10.1.1.2.1 Design Requirements\nTodesign ahigh-voltage, high-speed pulse generator with minimum overshoot, use theparameters listed in\nTable 8astheinput parameters.\nTable 9.Pulse-Generator Specifications\nDESIGN PARAMETER EXAMPLE VALUE\nPower supply ±7.5V\nPulse frequency 10MHz\nPulse output voltage 10VPP\nFrequency (Hz)Gain (dB)\n46810121416\n1M 10M 100M\nD51110 VPP\nTime (25ns/div)Output Voltage (V)\n-6-4-20246\nD512r5 V\n56THS3217\nSBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments Incorporated10.1.1.2.2 Detailed Design Procedure\nFigure 100 shows anexample design using theTHS3217 todeliver a10-V PPmaximum voltage from aDAC\ninput, andincludes anexample external, third-order, interstage Bessel filter. Some ofthesalient considerations\nforthisdesign include:\n1.Reduced DAC output current with increased termination. This example isintended tobeused with acurrent-\nsourcing DAC with anoutput compliance voltage ofatleast 1Vona0.5-V common-mode voltage. The 10-\nmA, single-ended, DAC tailcurrent produces a0-Vto1-Vswing oneach 100-Ωtermination. Theresulting 2-\nVPPdifferential DAC signal produces ahigher SNR signal attheTHS3217 inputs.\n2.The midscale buffer isnotused. The VREF pinisgrounded tosettheinputs toa4-V PPground-centered\nmaximum output swing atVO1 (pin6).Theexternal input totheOPS isselected bysetting PATHSEL to3.3\nV(anything over 1.3Visadequate, ortiethispinto+VCCforfixed, external-path operation).\n3.The interstage Bessel filter is–0.3-dB flatthrough 20MHz, with only 1.6dBofinsertion loss. The filter is\ndesigned tobelowinsertion-loss with relatively high resistor values. Thefilter uses standard inductor values.\nThe capacitors arealso standard-value, and slightly offfrom theexact filter solution. The final resistor to\nground isdesigned for500Ω,butincreased here toastandard 511Ωexternally toaccount fortheinternal\n18.5-kΩresistor ontheexternal OPS input pintoGND. Toisolate thelast47-pF filter capacitor from theOPS\ninput stage, a10-Ωseries resistor isadded close tothepin9input.\n4.The filter adds 1.6dBofinsertion loss thatisrecovered, toachieve a10-V PPmaximum output bydesigning\ntheOPS foragain of3V/V. Looking atTable 7,thisgain setting requires the232-Ωexternal RFand113-Ω\nRGtoground forbest operation.\n5.For10-V PPmaximum output, using the±7.5-V supplies shown here gives adequate headroom intheOPS\noutput stage. Theoperating maximum supply of15.8 Vrequires a5%tolerance onthese ±7.5-V supplies.\n6.The Bessel filter gives avery lowovershoot full-scale output step-response, asshown inthe10-MHz, ±5-V\nsquare wave ofFigure 102.Thefrequency response ofthesystem isshown inFigure 101.\n10.1.1.2.3 Application Curves\nFigure 101. Frequency Response oftheSystem With the\nInterstage Bessel FilterFigure 102. Pulse Response oftheSystem With the\nInterstage Bessel Filter\n+14\nx115 16 13\n1\n4 9101112\nx1+\n3x1250 k\r\n50 k\r\n50 \r\n250 \r500 \r100 \r\n18.5 k\r\n18.5 k\r\nVPATHSEL=15 VVMID_OUT\n5 6 7 8499 \r200 \rVMID_OUT\n15 V 15 V\nOPS A V = 3.4 V/V\n1 \x85F\n49.9 \r\n49.9 \r10 nF\n10 nF1.62 k\r\n1.62 k\rVMID_OUT\n105 \r10 \r\n390 nH\n68 pF 825 \r\n1 \x85F15-MHz, 2nd-order Chebyshev \nfilter (0.2 dB ripple)(VMID_OUT + 3.5 V PP)VOUT = 12 V PP3.3 \r\n300 pF\nVO1 = VMID_OUT + 4 VPP\n57THS3217\nwww.ti.com SBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments Incorporated10.1.1.3 Single-Supply, AC-Coupled, Piezo Element Driver\nFigure 103. Single-Supply, Heavy Capacitive-Load Driving\n10.1.1.3.1 Design Requirements\nThe very-high peak output current and slew rate oftheTHS3217 OPS make itparticularly suitable fordriving\nheavy capacitive loads, such asthepiezo elements used incontinuous wave (CW) applications thatrequire high-\namplitude, sinusoidal-type excitations. The driver isquickly disabled during thereceive time when theoutput TR\nswitch ismoved toreceive mode. Figure 103shows anexample design using theinternal midscale buffer tobias\nallthestages tomidsupply onasingle 15-V design. There aremany elements tothisexample thatalso apply to\nanysingle-supply application. Thekeypoints here are:\n1.The differential DAC input signal isac-coupled totheD2S input, andthetermination resistors arescaled up\nand biased tomidsupply using theoutput ofthemidscale buffer, VMID_OUT (pin 15). The 10-nF blocking\ncapacitors before the1.62 kΩtermination resistors setthehigh-pass pole at10kHz.\n2.The internal divider resistors ofthemidscale buffer aredecoupled using a1-µFcapacitor onVMID_IN (pin\n1).Use ofthecapacitor improves both noise andPSRR through thereference buffer stage. Inturn, thenoise\ninjected bythebias source isreduced atthevarious places thebuffer output isused.\n3.VMID_OUT isalso applied totheVREF input (pin 14)tohold theD2S output centered onthesingle 15-V\nsupply. There isminimal dccurrent intoVREF (pin14)because theD2S input buffers operate atthesame\ncommon-mode voltage, VMID_OUT .\n58THS3217\nSBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments Incorporated4.The D2S output isdcbiased atmidsupply anddelivers twotimes thedifferential swing applied atitsinputs.\nAssuming 2VPPattheD2S inputs implies 4VPPattheD2S output pins. Lower input swings aresupported\nwith thegain intheOPS adjusted tomeet thedesired output maximum.\n5.The filter inFigure 103isa0.2-dB ripple, second-order Chebyshev filter at15MHz. Ifthedesired maximum\nfrequency is12MHz, forinstance, thisfilter isattenuating theHD2 andHD3 outoftheD2S byapproximately\n3dBand5dB,respectively. Increased attenuation canbeprovided with higher-order filters, butthissimple\nfilter does agood jobofband-limiting thehigh-frequency noise from theD2S outputs before thenoise gets\nintotheOPS stage.\n6.Thedcbias voltage atVO1 drives asmall dccurrent intothe18.5-kΩresistor toground attheOPS external\ninput, VIN+ (pin 9).The error voltage due tothebias current willlevel-shift thedcvoltage attheOPS\nnoninverting input through the105-Ωfilter resistor. This offset willbeamplified bytheOPS gain since itsRG\nelement isreferenced totheVMIDoutput with adcgain of3.4V/V.\n7.Thelogic lines arestillreferenced toground inthissingle-supply application. Theexternal path totheOPS is\nselected byconnecting PATHSEL (pin4)to+VCC.DISABLE (pin10)isgrounded inthisexample inorder to\nhold theOPS on.Ifthedisable feature isrequired bytheapplication, drive theOPS using astandard logic\ncontrol driver. Note thatthemidscale buffer output stilldrives RGandRFtomidsupply inthisconfiguration\nwith theOPS disabled.\n8.TheRGelement canbeaccoupled toground through acapacitor tooperate atmidsupply. Figure 103shows\nthemidscale buffer driving RG,thus eliminating theneed foranadded capacitor. Using ablocking capacitor\nmoves thedcgain to1V/V. Thevoltage ontheexternal, noninverting input oftheOPS sets thedcoperating\npoint. Use ofablocking capacitor also lightens theload onthemidscale buffer output, and eliminates the\nbias onRGwhen theOPS isdisabled.\n9.Piezo element drivers operate inarelatively low-frequency range; therefore, theOPS RFisscaled upeven\nfurther than thevalues suggested inTable 7.Anincreased RFallows RGtoalso bescaled up,thereby\nreducing theload onthemidscale buffer, andallow alower series output resistor tobeused intothe300-pF\ncapacitive load.\n10.The peak charging current into thecapacitive load occurs atthepeak dV/dT point. Assuming a12-MHz\nsinusoid at12VPPrequires apeak output current from theOPS of6VPEAK ×2π×12MHz ×300pF=135\nmA. This result matches therated minimum peak output current oftheOPS.\nUsing avery lowseries resistor limits thewaveform distortion duetotheI×Rdrop atthepeak charging point\naround thesinusoidal zero crossing. The 135 mA through 3.3Ωcauses a0.45-V peak drop totheload\ncapacitance around zero crossing. The voltage drop across theseries output resistor increases theapparent\nthird harmonic distortion atthecapacitive load. Figure 45and Figure 46show 10-V PPdistortion sweeps into\nvarious capacitor loads. The results shown inthese figures arefortheOPS only because theresults setthe\nharmonic distortion performance inthisexample.\n+14\nx115 16 13\n1\n4 9101112\nx1+\n3x1250 k\r\n50 k\r\n50 \r\n250 \r500 \r100 \r\n18.5 k\r\n18.5 k\r\nVPATHSEL > 1.3VVMID_IN = ±2 VVMID_OUT\nVO1= VMID_OU T ±1 V5 6 7 8+\n±\n49.9 \r\n49.9 \r1 VPP221 \r54.9 \rVO1\nVMID_OUT7.5 V 7.5 V\n±7.5 VAV = ±4 V/VVMID_OUT ±4 V\n±7.5 V\n59THS3217\nwww.ti.com SBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments Incorporated10.1.1.4 Output Common-Mode Control Using theMidscale Buffer asaLevel Shifter\nFigure 104. Adding anOutput DCOffset Using theMidscale Buffer\n10.1.1.4.1 Design Requirements\nAneasy way toinsert adcoffset intothesignal channel (without sacrificing anyoftheDAC dynamic range) isto\napply thedesired offset atVMID_IN anduseittobias VREF (pin14)andVIN+ (pin9).Anexample isshown in\nFigure 104.This example shows arelatively lowmaximum differential input of1VPPonanycompliance voltage\nrequired bytheDAC. Other configuration options include:\n1.The D2S output isoffset using adcinput atVMID_IN (pin1).Although shown here as±2V,thedcoffset\nexpands to±3.5Vwhen using ±7.5-V supplies.\n2.Connecting VMID_OUT totheVREF input places theD2S output atthedcoffset voltage along with again of\n2V/Vversion ofthedifferential input voltage. The stated range of±2V,along with the±0.5Voutofthe\nupper input buffer, requires apeak output current from VMID_OUT of2.5V/150Ω=16.7 mA. This value is\nwellbelow therated minimum linear output current of40mA.\n3.The dcoffset voltage isthen applied totheexternal OPS input. Connecting thecircuit inthismanner results\ninnoadditional dcgain between theD2S andOPS outputs, while itcontinues toretain thesignal gain ofthe\nOPS configured asaninverting amplifier. The values ofRFandRGinthisapplication example arederived\nfrom Table 4.The OPS issetup foragain of–4V/Vinthisexample. Using theresistor values from Table 4\nresults inthewidest bandwidth fortheOPS; however, theRG=54.9Ωresistor presents aheavy load tothe\nD2S output. Insuch cases, scaling uptheresistors intheOPS helps reduce theloading ontheD2S output\nattheexpense ofreduced OPS bandwidth.\n4.Nofiltering isshown inthisexample; however, introducing filtering intheOPS RGpath iscertainly possible.\nInsuch cases, theRGelement isalso thefilter termination resistor. Anyfiltering adds some insertion loss that\ncanberecovered intheOPS stage.\n+14\nx115 16 13\n1\n4 9101112\nx1+\n3x1250 k\r\n50 k\r\n50 \r\n250 \r500 \r100 \r\n18.5 k\r\n18.5 k\rDifferential\nFilter\nVPATHSEL > 1.3 VVMID_INVMID_OUT\nVMID_OUT\nVO1= VMID_OUT + 2VIN Differential\nInput Mixer\n5 6 7 8+\n±\n49.9 \r\n49.9 \rDifferential\nVIN274 \r274 \rVO1\nVOUT = VMID_OUT ± 2VIN\n60THS3217\nSBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments Incorporated10.1.1.5 Differential I/ODriver With independent Common-Mode Control\nFigure 105. Differential I/OLine Driver\n10.1.1.5.1 Design Requirements\nCertain applications require thedifferential DAC output voltage tobelevel-translated from one common-mode\n(compliance) level toadifferential output atadifferent common-mode level. TheTHS3217 performs thisfunction\ndirectly using thevery flexible blocks provided internally. Figure 105shows anexample ofsuch anapplication,\nwhere thedifferential gain isalways 4V/V. Thedifferential gain isfine-tuned down bysetting theinsertion loss in\nthedifferential post-filter. Theconsiderations critical tothisapplication include:\n1.The input isdc-coupled with theappropriate termination impedance required bytheDAC. Use ahigh-\nfrequency, antialiasing filter attheinput tolimit DAC feedthrough inthedeselected OPS internal input.\n2.Theoutput common-mode control issetwith thevoltage applied totheVMID buffer input atVMID_IN (pin1).\nThe circuit isconfigured sothattheoutput atVMID_OUT (pin15)drives both VREF (pin14), inorder toset\ntheD2S dcoutput voltage, andVIN+ (pin9).\n3.The D2S output available atVO1 (pin 6)provides one side ofthedifferential-output, and isdc-biased at\nVMID_OUT .This VO1 also drives theRGresistor fortheOPS inaninverting gain of–1V/V. Thedcbias level at\ntheRGinput and theV+input oftheOPS arethesame voltage; therefore, nolevel shift through theOPS\noccurs. The OPS outputs aninverted version oftheD2S output signal atthesame common-mode voltage\n(VMID_OUT ).Thewideband, differential signal with independent output common-mode voltage control cannow\nbeapplied toadifferential filter andontothenext stage.\n4.Make sure that thedifferential filter only has differential resistors and capacitors. Termination resistors to\nground level shift theinput common-mode voltage, while differential resistors transfers thedesired VMID_OUT\ndirectly through thefilter.\n5.Ifthedesired VMID_OUT +differential signal combined clips intheOPS orD2S stages, offset thesupplies to\ngain headroom. Forinstance, ifa5-Voutput common-mode voltage isrequired with a10-V PPdifferential\nsignal, theOPS and D2S must deliver 2.5-V to7.5-V output swings. The D2S has thehigher headroom\nrequirement at1.55 V(max). Operating theTHS3217 with –5Vand+10 Vsupplies stays within therated\nmaximum of15.8 Vtotal supply range, and provide adequate headroom forthepositive offset swing\nrequirement. Note thatthelogic lines arestillreferenced toGND bypin7.Tying PATHSEL (pin4)to+VCC\nholds thisdesign intheexternal path mode required.\n+14\nx115 16 13\n1\n4 9101112\nx1+\n3x1250 k\r\n50 k\r\n50 \r\n250 \r500 \r100 \r\n18.5 k\r\n18.5 k\r\n5 6 7 849.9 \r\n49.9 \rDifferential\nVIN249 \r162 \r\nAV = 5 V/V49.9 \r\nTo \n50-\x9f\x03/RDG\n200 \r6 V 4 \x1dH\n2.2 \x85F4 \x1dH\n10 nF 220 nF 10 nF 220 nF\n4 \x1dH\n2.2 \x85F4 \x1dH\n10 nF 220 nF 10 nF 220 nF-6 VFerrite Bead Ferrite BeadFerrite Bead Ferrite Bead\n61THS3217\nwww.ti.com SBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments Incorporated11Power Supply Recommendations\nTheTHS3217 typically operates onbalanced, split supplies. Thespecifications andcharacterization plots use±6\nVinmost cases. The fulloperating range fortheTHS3217 spans ±4Vto±7.9V.The input andoutput stages\nhave separate supply pins thatareisolated internally.\nThe recommended external supply configuration brings ±VCCintotheoutput stage first, then back totheinput\nstage connections through aπ-filter comprised offerrite beads andadded decoupling capacitors at+VCC2 (pin\n16)and–VCC2 (pin5).Figure 106shows anexample decoupling configuration.\nFigure 106. Recommended Power-Supply Configuration\n62THS3217\nSBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments IncorporatedThe ferrite bead acts tobreak thefeedback loop from theoutput stage load currents back intotheD2S and\nmidscale buffer stages. Operate thetwopositive supply pins and thetwonegative supply pins atthesame\nvoltage. Using separate sources onthetwopins risks forward-biasing theon-chip parallel diodes connecting the\ntwosupply inputs together. +VCC1 (pin13)and+VCC2 (pin16)have twoparallel diodes thatarenormally offif\nthevoltage atthetwopins areequal. Thesame istruefor–VCC1 (pin8)and–VCC2 (pin5).\nThe THS3217 provides considerable flexibility inthesupply voltage settings. The overriding consideration is\nalways satisfying therequired headroom tothesupplies onalltheI/Opaths. Thelogic controls onPATHSEL (pin\n4)and DISABLE (pin 10)areintended tooperate ground referenced regardless ofsupplies used. The ground\nconnection onpin7isused tosetthereference.\nPower savings arecertainly possible byoperating with only theminimum required supplies fortheintended\nswings ateach ofthepins. Forinstance, consider anexample design operating with acurrent-sinking DAC with\ntheinput common-mode voltage at3V,with anoutput swing attheD2S output of±1V.Looking atjusttheD2S\nstage under these conditions, theminimum positive supply is3VCM+themaximum input headroom of1.5Vto\nthepositive supply, resulting inaminimum 4.5-V supply forthisoperation. The±1-Voutput atVO1 (pin6)along\nwith theD2S output headroom sets theminimum negative supply voltage. Themaximum 1.65-V headroom gives\napossible minimum negative supply of–2.65 V.However, theminimum operating total of8Vincreases the\nnegative supply to–3.5V.\nIfthe±1-Vswing isthen amplified bytheOPS, theoutput swing andheadroom requirements settheminimum\noperating supply. Forinstance, iftheOPS isoperating atagain of2.5V/V, the±2.5-V output requires a\nmaximum headroom of1.4Vtoeither supply. Achieving a1.4-V headroom requires aminimum balanced supply\nof±3.9V.However, theinput stage overrides thepositive side because therequired minimum is4.5V,while the\nnegative increases to–3.9V.This example ofabsolute minimum supplies saves power. Using atypical 56-mA\nquiescent current forallstages, going totheminimum 8.4Vtotal across thedevice, uses 470mW ofquiescent\npower versus the672mW ifasimple ±6-Vsupply isapplied. However, acperformance degrades with thelower\nheadroom. Formore power-sensitive applications, consider adjusting thesupplies totheminimum required on\neach side.\n11.1 Thermal Considerations\nThe internal power fortheTHS3217 isacombination ofitsquiescent power and load power. The quiescent\npower issimply thetotal supply voltage times thesupply current. This current istrimmed toreduce power\ndissipation variation and minimize variations intheacperformance. Ata±7.5-V supply, themaximum supply\ncurrent of57mAdissipates 855mW ofquiescent power. Theworst-case load power occurs iftheoutput isat½\nthesingle-sided supply voltage driving adcload. Placing a±3.75-V dcoutput into100Ωadds another 37.5 mA×\n3.75 V=140mW ofinternal power. This total ofapproximately 1Wofinternal dissipation requires thethermal\npad beconnected toagood heat-spreading ground plane tohold theinternal junction temperatures below the\nrated maximum of150°C.\nThe thermal impedance isapproximately 45°C/W with thethermal pad connected. For1Wofinternal power\ndissipation there isa45°C(approximate) rise inthejunction temperature from ambient. Designing forthe\nintended 85°Cmaximum ambient temperature results inamaximum junction temperature of130°C.\n63THS3217\nwww.ti.com SBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments Incorporated12Layout\n12.1 Layout Guidelines\nHigh-speed amplifier designs require careful attention toboard layout inorder toachieve theperformance\nspecified inthedata sheets. Poor layout techniques canlead toincreased parasitics from theboard andexternal\ncomponents resulting insuboptimal performance, and also instability intheform ofoscillations. The THS3217\nevaluation module (EVM) serves asagood reference forproper, high-speed layout methodology. The EVM\nincludes numerous extra elements needed forlabcharacterization, andalso additional features thatareuseful in\ncertain applications. These additional components canbeeliminated ontheend system ifnotrequired bythe\napplication. General suggestions forthedesign andlayout ofhigh-speed, signal-path solutions include:\n1.Minimize parasitic capacitance toanyacground forallofthesignal I/Opins. Parasitic capacitance onthe\noutput andinput pins cancause instability. Toreduce unwanted capacitance, awindow around thesignal I/O\npins should beopened onalloftheground andpower planes around those pins. Onother areas oftheboard\ncontinuous ground and power planes arepreferred forsignal routing with matched impedance traces for\nlonger runs.\n2.Use good, high-frequency decoupling capacitors (0.1 µF)ontheground plane atthedevice power pins.\nHigher value capacitors (2.2 µF)arerequired, butmay beplaced further from thedevice power pins and\nshared among devices. Forbest high-frequency decoupling, consider X2Y supply-decoupling capacitors that\noffer amuch higher self-resonance frequency over standard capacitors. Avoid narrow power and ground\ntraces tominimize inductance between thepins and thedecoupling capacitors. Follow thepower-supply\nguidelines recommended inthePower Supply Recommendations section.\n3.Careful selection and placement ofexternal components preserve thehigh-frequency performance ofthe\nTHS3217. Use low-reactance type resistors. Surface-mount resistors work best, and allow atighter overall\nlayout. Keep theprinted circuit board (PCB) trace length asshort aspossible. Never usewire-bound type\nresistors inahigh-frequency application. The output pinand inverting input pins arethemost sensitive to\nparasitic capacitance; therefore, always position thefeedback andseries output resistors, ifany, asclose as\npossible totheinverting input pins and output pins. Place other network components, such asinput\ntermination resistors, close tothegain-setting resistors.\n4.When using differential signal routing over anyappreciable distance, usemicrostrip layout techniques with\nmatched impedance traces. Ondifferential lines, likethose ontheD2S inputs, match therouting inorder to\nminimize common-mode noise effects andimprove HD2 performance.\n5.The input summing junction oftheOPS isvery sensitive toparasitic capacitance. Connect theRGelement\nintothesumming junction with minimal trace length tothedevice pinside oftheresistor. The other side of\nRGcanhave more trace length ifneeded tothesource ortoground. Forbest results, donotsocket ahigh-\nspeed partliketheTHS3217. Theadditional lead length andpin-to-pin capacitance introduced bythesocket\ncan create anextremely troublesome parasitic network that can make italmost impossible toachieve a\nsmooth, stable frequency response. Best results areobtained bysoldering theTHS3217 directly onto the\nboard.\nRemove GND and PWR \nplanes under D2S inputs to \nminimize capacitancePlace bypass caps. close to \nPWR pinsRF and R G close to device pins to \nminimize stray capacitance\n50\x9f\x032XWSXW\x03UHVLVWRU\x03FORVH\x03WR\x03\npin to minimize parasitic \ncapacitance\n64THS3217\nSBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments Incorporated12.2 Layout Example\nFigure 107. Layout Example\n65THS3217\nwww.ti.com SBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments Incorporated13Device andDocumentation Support\n13.1 Device Support\n13.1.1 Development Support\n13.1.1.1 TINA-TI ™(Free Software Download)\nTINA ™isasimple, powerful, andeasy-to-use circuit simulation program based onaSPICE engine. TINA-TI isa\nfree, fully-functional version oftheTINA software, preloaded with alibrary ofmacro models inaddition toarange\nofboth passive and active models. TINA-TI provides alltheconventional dc,transient, and frequency domain\nanalysis ofSPICE, aswellasadditional design capabilities.\nAvailable asafree download from theAnalog eLab Design Center, TINA-TI offers extensive post-processing\ncapability that allows users toformat results inavariety ofways. Virtual instruments offer theability toselect\ninput waveforms andprobe circuit nodes, voltages, andwaveforms, creating adynamic quick-start tool.\nNOTE\nThese files require thateither theTINA software (from DesignSoft ™)orTINA-TI software\nbeinstalled. Download thefreeTINA-TI software from theTINA-TI folder .\n13.2 Documentation Support\n13.2.1 Related Documentation\nForrelated documentation, seethefollowing:\n•THS3217EVM User Guide, SBOU161\n•Voltage Feedback vs.Current Feedback OpAmps ,SLVA051\n•Current Feedback Amplifier Analysis andCompensation ,SLOA021\n•Current Feedback Amplifiers: Review, Stability Analysis, andApplications ,SBOA081\n•Stabilizing Current-Feedback Amplifiers ,SBOA095\n13.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "ASIS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n66THS3217\nSBOS766B –FEBRUARY 2016 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: THS3217Submit Documentation Feedback Copyright ©2016, Texas Instruments Incorporated13.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nTINA-TI isatrademark ofTexas Instruments, IncandDesignSoft, Inc.\nTINA, DesignSoft aretrademarks ofDesignSoft, Inc.\nAllother trademarks aretheproperty oftheir respective owners.\n13.5 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n13.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n14Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice andrevision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTHS3217IRGVR ACTIVE VQFN RGV 162500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 THS3217\nIRGV\nTHS3217IRGVT ACTIVE VQFN RGV 16250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 THS3217\nIRGV\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 20-Apr-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTHS3217IRGVR VQFN RGV 162500 330.0 12.44.254.251.158.012.0 Q2\nTHS3217IRGVT VQFN RGV 16250 180.0 12.44.254.251.158.012.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 20-Apr-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTHS3217IRGVR VQFN RGV 162500 346.0 346.0 33.0\nTHS3217IRGVT VQFN RGV 16250 210.0 185.0 35.0\nPack Materials-Page 2\nwww.ti.comGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VQFN - 1 mm max height RGV 16\nPLASTIC QUAD FLATPACK - NO LEAD 4 x 4, 0.65 mm pitch\n4224748/A\nwww.ti.comPACKAGE OUTLINE\nC4.15\n3.85\n4.153.85\n1.00.8\n0.050.00\n2X 1.95\n12X 0.652X 1.95\n16X 0.650.4516X 0.380.232.16 0.12.16 0.1\n(0.2) TYP\n(0.37) TYPVQFN - 1 mm max height RGV0016A\nPLASTIC QUAD FLATPACK - NO LEAD\n4219037/A   06/20190.08 C\n0.1 C A B\n0.05\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.PIN 1 INDEX AREA\nSEATING PLANE\nPIN 1 IDSYMM\nEXPOSED\nTHERMAL PAD\nSYMM\n145 8\n9\n12\n13 1617SCALE  3.000\nA B\nwww.ti.comEXAMPLE BOARD LAYOUT\n12X (0.65)\n(0.83)\n(0.83)(R0.05) TYP\n0.07 MAX\nALL AROUND0.07 MIN\nALL AROUND16X (0.75)\n16X (0.305)\n(3.65)(3.65)(2.16)\n(0.2) TYP\nVIAVQFN - 1 mm max height RGV0016A\nPLASTIC QUAD FLATPACK - NO LEAD\n4219037/A   06/2019\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.SYMM\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 20XSEE SOLDER MASKDETAIL\n1\n4\n5 891213 16\n17\nMETAL EDGE\nSOLDER MASKOPENINGEXPOSED METALMETAL UNDERSOLDER MASK\nSOLDER MASKOPENING\nEXPOSED\nMETAL\nNON SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK DEFINED\nSOLDER MASK DETAILS\nwww.ti.comEXAMPLE STENCIL DESIGN\n16X (0.75)\n16X (0.305)\n12X (0.65)\n(3.65)(3.65)(0.58) TYP\n(0.58) TYP\n4X (0.96)\n4X (0.96)(R0.05) TYPVQFN - 1 mm max height RGV0016A\nPLASTIC QUAD FLATPACK - NO LEAD\n4219037/A   06/2019\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 MM THICK STENCIL\nSCALE: 20X\n \nEXPOSED PAD 17\n79% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGESYMMSYMM 1\n4\n5 891213 16\n17\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: THS3217IRGVT

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Split Supply: ±4V to ±7.9V
  - Single Supply: 8V to 15.8V

- **Current Ratings:**
  - Continuous Output Current: ±30 mA
  - Peak Output Current: 175 mA

- **Power Consumption:**
  - Quiescent Current: 55 mA (typical at ±6V supplies)

- **Operating Temperature Range:**
  - -40°C to +85°C

- **Package Type:**
  - VQFN (16 pins), 4.00 mm x 4.00 mm

- **Special Features:**
  - High bandwidth: 800 MHz small-signal bandwidth, 500 MHz large-signal bandwidth
  - High slew rate: 5000 V/µs
  - Internal DC reference buffer
  - SPDT input switch/multiplexer
  - Low distortion: HD2 and HD3 at 20 MHz are -60 dBc and -75 dBc respectively

- **Moisture Sensitive Level (MSL):**
  - MSL Level 2, according to JEDEC J-STD-020E

**Description:**
The THS3217 is a high-performance differential-to-single-ended output amplifier designed for interfacing with complementary-current output digital-to-analog converters (DACs). It features a two-stage amplifier system that provides low distortion and high bandwidth signal processing. The input stage buffers the DAC output and converts the differential signal to a single-ended output with a fixed gain of 2 V/V. The output stage can be configured for different gains and is capable of driving heavy capacitive loads.

**Typical Applications:**
- **Digital to Analog Converter (DAC) Output Amplifier:** Used to amplify the output from DACs, ensuring signal integrity and performance.
- **Wideband Arbitrary Waveform Generator (AWG) Output Driver:** Suitable for applications requiring high-frequency signal generation.
- **Predriver for High-Power Amplifiers:** Can be used as a predriver to high-power output amplifiers, such as the THS3091.
- **Single-Supply, High-Capacitive Load Driver:** Ideal for driving piezo elements and other capacitive loads in various applications.

The THS3217 is particularly useful in high-speed applications where low distortion and high bandwidth are critical, making it suitable for advanced signal processing tasks in communication and instrumentation systems.