Title,Authors,Platform,Cited_url,Cited_count,Year
"Route packets, not wires: on-chip inteconnection networks","WJ Dally, B Towles","Proceedings of the 38th annual Design Automation Conference, 684-689","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9712801218355401565,1453237057769106098",4111,2001
Principles and practices of interconnection networks,"WJ Dally, BP Towles",Elsevier,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=777573647293805240,3822,2004
"Deep compression: Compressing deep neural networks with pruning, trained quantization and huffman coding","S Han, H Mao, WJ Dally",arXiv preprint arXiv:1510.00149,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7860777411990654691,2819,2015
Deadlock-free message routing in multiprocessor interconnection networks,"WJ Dally, CL Seitz",California Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14591767982539111659,2728,1988
SqueezeNet: AlexNet-level accuracy with 50x fewer parameters and< 0.5 MB model size,"FN Iandola, S Han, MW Moskewicz, K Ashraf, WJ Dally, K Keutzer",arXiv preprint arXiv:1602.07360,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17131899958223648583,1953,2016
Learning both weights and connections for efficient neural network,"S Han, J Pool, J Tran, W Dally","Advances in neural information processing systems, 1135-1143",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6338930303179684776,1802,2015
Virtual-channel flow control,WJ Dally,"IEEE Transactions on Parallel & Distributed Systems, 194-205",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14752227218573841078,1731,1992
Performance analysis of k-ary n-cube interconnection networks,WJ Dally,"IEEE transactions on Computers 39 (6), 775-785",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6615495170419642710,1313,1990
Digital systems engineering,"WJ Dally, WJ Dally, JW Poulton",Cambridge university press,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8679961935490023877,1211,1998
The torus routing chip,"WJ Dally, CL Seitz","Distributed computing 1 (4), 187-196","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15111450326481601503,3603382995279515820,11012827906684579529",1211,1986
Exascale computing study: Technology challenges in achieving exascale systems,"K Bergman, S Borkar, D Campbell, W Carlson, W Dally, M Denneau, ...",Defense Advanced Research Projects Agency Information Processing Techniques …,"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16469723451880362277,4392375202661978175,5481651262090190802",1188,2008
EIE: efficient inference engine on compressed deep neural network,"S Han, X Liu, H Mao, J Pu, A Pedram, MA Horowitz, WJ Dally",2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14359539166924400371,1082,2016
Memory access scheduling,"S Rixner, WJ Dally, UJ Kapasi, P Mattson, JD Owens","ACM SIGARCH Computer Architecture News 28 (2), 128-138",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=939093870289855332,1071,2000
The GPU computing era,"J Nickolls, WJ Dally","IEEE micro 30 (2), 56-69",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9358514016869854987,980,2010
Deadlock-free adaptive routing in multicomputer networks using virtual channels,"WJ Dally, H Aoki","IEEE transactions on Parallel and Distributed Systems 4 (4), 466-475",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4107640993844628709,720,1993
A delay model and speculative architecture for pipelined routers,"LS Peh, WJ Dally",Proceedings HPCA Seventh International Symposium on High-Performance …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18241299255263630828,649,2001
Design tradeoffs for tiled CMP on-chip networks,"J Balfour, WJ Dally","ACM International Conference on Supercomputing 25th Anniversary Volume, 390-401",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13627985092773522447,627,2014
Sequoia: Programming the memory hierarchy,"K Fatahalian, DR Horn, TJ Knight, L Leem, M Houston, JY Park, M Erez, ...","Proceedings of the 2006 ACM/IEEE conference on Supercomputing, 83",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17056421116815730373,595,2006
Research challenges for on-chip interconnection networks,"JD Owens, WJ Dally, R Ho, DN Jayasimha, SW Keckler, LS Peh","IEEE micro 27 (5), 96-108",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15223585794192700767,542,2007
The limitations to delay-insensitivity in asynchronous circuits,AJ Martin,"Beauty is our business, 302-311",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11249392462218747457,540,1990
GPUs and the future of parallel computing,"SW Keckler, WJ Dally, B Khailany, M Garland, D Glasco","IEEE Micro 31 (5), 7-17",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17946135235768020071,515,2011
Smart memories: A modular reconfigurable architecture,"K Mai, T Paaske, N Jayasena, R Ho, WJ Dally, M Horowitz","ACM SIGARCH Computer Architecture News 28 (2), 161-171",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12749159283207333828,515,2000
Flattened butterfly: a cost-efficient topology for high-radix networks,"J Kim, WJ Dally, D Abts","ACM SIGARCH Computer Architecture News 35 (2), 126-137",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=719514416077303245,496,2007
A detailed and flexible cycle-accurate network-on-chip simulator,"N Jiang, DU Becker, G Michelogiannakis, J Balfour, B Towles, DE Shaw, ...",2013 IEEE International Symposium on Performance Analysis of Systems and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13688446621821311842,487,2013
Point sample rendering,"JP Grossman, WJ Dally","Rendering techniques’ 98, 181-192",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17972684225135684634,481,1998
Virtual-channel flow control,WJ Dally,"ACM SIGARCH Computer Architecture News 18 (2SI), 60-68",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17986222062647048054,477,1990
Flattened butterfly topology for on-chip networks,"J Kim, J Balfour, W Dally",Proceedings of the 40th Annual IEEE/ACM International Symposium on …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14267829966165877665,470,2007
Imagine: Media processing with streams,"B Khailany, WJ Dally, UJ Kapasi, P Mattson, J Namkoong, JD Owens, ...","IEEE micro 21 (2), 35-46",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3827126806224577545,447,2001
Programmable stream processors,"UJ Kapasi, S Rixner, WJ Dally, B Khailany, JH Ahn, P Mattson, JD Owens","Computer 36 (8), 54-62",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17360098483623514147,416,2003
Merrimac: Supercomputing with streams,"WJ Dally, F Labonte, A Das, P Hanrahan, JH Ahn, J Gummaraju, M Erez, ...","SC'03: Proceedings of the 2003 ACM/IEEE conference on Supercomputing, 35-35",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16731237826687168736,395,2003
Trained ternary quantization,"C Zhu, S Han, H Mao, WJ Dally",arXiv preprint arXiv:1612.01064,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12956735651240747861,388,2016
The J-Machine multicomputer: An architectural evaluation,"MD Noakes, DA Wallach, WJ Dally","ACM SIGARCH Computer Architecture News 21 (2), 224-235",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4480068706544280689,362,1993
Register organization for media processing,"S Rixner, WJ Dally, B Khailany, P Mattson, UJ Kapasi, JD Owens",Proceedings Sixth International Symposium on High-Performance Computer …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12301010902548985094,361,2000
A bandwidth-efficient architecture for media processing,"S Rixner, WJ Dally, UJ Kapasi, B Khailany, A López-Lagunas, PR Mattson, ...",Proceedings. 31st Annual ACM/IEEE International Symposium on …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6860073191518228098,339,1998
The message-driven processor: A multicomputer processing node with efficient mechanisms,"WJ Dally, JAS Fiske, JS Keen, RA Lethin, MD Noakes, PR Nuth, ...","IEEE Micro 12 (2), 23-39","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15495810205983454917,4739934545221711614",319,1992
The Imagine stream processor,"UJ Kapasi, WJ Dally, S Rixner, JD Owens, B Khailany",Proceedings. IEEE International Conference on Computer Design: VLSI in …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4661708938647375968,310,2002
A VLSI architecture for concurrent data structures,JW Dally,Springer Science & Business Media,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11840745060705914083,300,2012
Scnn: An accelerator for compressed-sparse convolutional neural networks,"A Parashar, M Rhu, A Mukkara, A Puglielli, R Venkatesan, B Khailany, ...",2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2079237226260863420,299,2017
Green-Marl: a DSL for easy and efficient graph analysis,"S Hong, H Chafi, E Sedlar, K Olukotun","ACM SIGARCH Computer Architecture News 40 (1), 349-362",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14587646906793989523,295,2012
Transmitter equalization for 4-Gbps signaling,"WJ Dally, J Poulton","IEEE Micro 17 (1), 48-56",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13057243117689014704,292,1997
A 14-mW 6.25-Gb/s transceiver in 90-nm CMOS,"J Poulton, R Palmer, AM Fuller, T Greer, J Eyles, WJ Dally, M Horowitz","IEEE Journal of Solid-State Circuits 42 (12), 2745-2757",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2396140879015675845,279,2007
The m-machine multicomputer,"M Fillo, SW Keckler, WJ Dally, NP Carter, A Chang, Y Gurevich, WS Lee","International Journal of Parallel Programming 25 (3), 183-212",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13093210498122479332,278,1997
The J-machine: A fine grain concurrent computer,"WJ Dally, A Chien, S Fiske, W Horwat, J Keen",MASSACHUSETTS INST OF TECH CAMBRIDGE MICROSYSTEMS RESEARCH CENTER,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3936598461826364622,274,1989
Low-power area-efficient high-speed I/O circuit techniques,"MJE Lee, WJ Dally, P Chiang","IEEE Journal of Solid-State Circuits 35 (11), 1591-1599",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18139022343983285642,273,2000
Microarchitecture of a high-radix router,"J Kim, WJ Dally, B Towles, AK Gupta","ACM SIGARCH Computer Architecture News 33 (2), 420-431",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7054562270050566267,269,2005
Liszt: a domain specific language for building portable mesh-based PDE solvers,"Z DeVito, N Joubert, F Palacios, S Oakley, M Medina, M Barrientos, ...",Proceedings of 2011 International Conference for High Performance Computing …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11546469924168842438,256,2011
Energy-efficient mechanisms for managing thread context in throughput processors,"M Gebhart, DR Johnson, D Tarjan, SW Keckler, WJ Dally, E Lindholm, ...",2011 38th Annual International Symposium on Computer Architecture (ISCA …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10187704104339054167,254,2011
The blackwidow high-radix clos network,"S Scott, D Abts, J Kim, WJ Dally","ACM SIGARCH Computer Architecture News 34 (2), 16-28",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18104868361625166955,251,2006
Ese: Efficient speech recognition engine with sparse lstm on fpga,"S Han, J Kang, H Mao, Y Hu, X Li, Y Li, D Xie, H Luo, S Yao, Y Wang, ...",Proceedings of the 2017 ACM/SIGDA International Symposium on Field …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15903539328988284917,247,2017
Express cubes: Improving the performance of k-ary n-cube interconnection networks,WJ Dally,"IEEE Transactions on Computers, 1016-1023",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7631350974012391095,246,1991
A low-power multiplying DLL for low-jitter multigigahertz clock generation in highly integrated digital chips,"R Farjad-Rad, W Dally, HT Ng, R Senthinathan, MJE Lee, R Rathi, ...","IEEE Journal of Solid-State Circuits 37 (12), 1804-1812",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4852522896390943502,236,2002
Efficient embedded computing,"WJ Dally, J Balfour, D Black-Shaffer, J Chen, RC Harting, V Parikh, J Park, ...","Computer 41 (7), 27-32",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3210256412683558282,207,2008
GOAL: a load-balanced adaptive routing algorithm for torus networks,"A Singh, WJ Dally, AK Gupta, B Towles","30th Annual International Symposium on Computer Architecture, 2003 …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8880217068162010949,192,2003
Deep gradient compression: Reducing the communication bandwidth for distributed training,"Y Lin, S Han, H Mao, Y Wang, WJ Dally",arXiv preprint arXiv:1712.01887,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2485379403852124678,190,2017
Architecture of a message-driven processor,"WJ Dally, L Chao, A Chien, S Hassoun, W Horwat, J Kaplan, P Song, ...",Proceedings of the 14th annual international symposium on Computer …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16053575126000097858,186,1987
Flit-reservation flow control,"LS Peh, WJ Dally",Proceedings Sixth International Symposium on High-Performance Computer …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=298267067999708993,177,2000
Multiprocessor coupling system with integrated compile and run time scheduling for parallelism,"SW Keckler, WJ Dally","US Patent 5,574,939",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9378494901748382827,175,1996
Evaluating the imagine stream architecture,"JH Ahn, WJ Dally, B Khailany, UJ Kapasi, A Das",Proceedings. 31st Annual International Symposium on Computer Architecture …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=670246842320058778,170,2004
Architecture of the Avici terabit switch/router,"W Dally, P Carvey, L Dennison","Proceedings of Hot Interconnects Symposium VI 1998, 41-50",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6839125156370377090,165,1998
Processor coupling: Integrating compile time and runtime scheduling for parallelism,"SW Keckler, WJ Dally","ACM SIGARCH Computer Architecture News 20 (2), 202-213",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11052463324200232358,162,1992
The reliable router: A reliable and high-performance communication substrate for parallel computers,"WJ Dally, LR Dennison, D Harris, K Kan, T Xanthopoulos","International Workshop on Parallel Computer Routing and Communication, 241-255",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5040827732356449988,156,1994
How scaling will change processor architecture,"M Horowitz, W Dally",2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No …,"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4571453593867226543,14694193679928468022",154,2004
A delay model for router microarchitectures,"LS Peh, WJ Dally","IEEE Micro 21 (1), 26-34",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4707547106598940347,154,2001
Jitter transfer characteristics of delay-locked loops-theories and design techniques,"MJE Lee, WJ Dally, T Greer, HT Ng, R Farjad-Rad, J Poulton, ...","IEEE Journal of Solid-State Circuits 38 (4), 614-621",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14071904367397132083,153,2003
A programming system for the imagine media processor,"P Mattson, WJ Dally","PhD thesis, Stanford University",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9061110753718467242,147,2002
Elastic buffer flow control for on-chip networks,"G Michelogiannakis, WJ Dally","IEEE Transactions on computers 62 (2), 295-309",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4432019501737732618,146,2011
Network and processor architecture for message-driven computers,W Dally,"VLSI and parallel computation, 140-222",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15664522777221529929,146,1990
Concurrent aggregates(CA),"AA Chien, WJ Dally","ACM Sigplan Notices 25 (3), 177-186",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11694022892789528862,146,1990
Guaranteed scheduling for switches with configuration overhead,"B Towles, WJ Dally","IEEE/ACM Transactions on Networking 11 (5), 835-847",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17287079886531486161,144,2003
Concurrent aggregates: supporting modularity in massively parallel programs,AA Chien,MIT Press,"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8364782365729192917,10246339873186755101",136,1993
Efficient conditional operations for data-parallel architectures,"UJ Kapasi, WJ Dally, S Rixner, PR Mattson, JD Owens, B Khailany",Proceedings 33rd Annual IEEE/ACM International Symposium on …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=422879402499971601,135,2000
Message-driven processor in a concurrent computer,"WJ Dally, AA Chien, WP Horwat, S Fiske","US Patent 5,212,778",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=450132324907883445,135,1993
Exploiting fine-grain thread level parallelism on the MIT multi-ALU processor,"SW Keckler, WJ Dally, D Maskit, NP Carter, A Chang, WS Lee","ACM SIGARCH Computer Architecture News 26 (3), 306-317",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15239895162599809239,134,1998
System design of the J-machine,"M Noakes, WJ Dally","Proceedings of the sixth MIT conference on Advanced research in VLSI, 179-194",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13248062219070381657,133,1990
Memory system with global address translation,"NP Carter, SW Keckler, WJ Dally","US Patent 6,003,123",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8657105368178045151,132,1999
Low-power low-jitter variable delay timing circuit,"WJ Dally, R Farjad-Rad, TJ Stone, X Yu, JW Poulton","US Patent 6,316,987",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13158790301163193104,130,2001
Evaluating bufferless flow control for on-chip networks,"G Michelogiannakis, D Sanchez, WJ Dally, C Kozyrakis","2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip, 9-16",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14025943500396110158,128,2010
"A programmable 512 GOPS stream processor for signal, image, and video processing","BK Khailany, T Williams, J Lin, EP Long, M Rygh, DFW Tovey, WJ Dally","IEEE Journal of Solid-State Circuits 43 (1), 202-213",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9243606803476913198,128,2008
Wire-efficient VLSI multiprocessor communication networks,WJ Dally,"Massachusetts Institute of Technology, Microsystems Program Office",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4433072089183362650,123,1986
Internet switch router,"WJ Dally, PP Carvey, LR Dennison, PA King","US Patent 6,370,145","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14570898447357119809,3730036645559525138",122,2002
Indirect adaptive routing on large scale interconnection networks,"N Jiang, J Kim, WJ Dally","ACM SIGARCH Computer Architecture News 37 (3), 220-231",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17046953880282186483,121,2009
Media processing applications on the Imagine stream processor,"JD Owens, S Rixner, UJ Kapasi, P Mattson, B Towles, B Serebrin, ...",Proceedings. IEEE International Conference on Computer Design: VLSI in …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13608334447867482516,117,2002
Hardware support for fast capability-based addressing,"NP Carter, SW Keckler, WJ Dally","ACM SIGPLAN Notices 29 (11), 319-327",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2095865005065998697,115,1994
Exascale software study: Software challenges in extreme scale systems,"S Amarasinghe, D Campbell, W Carlson, A Chien, W Dally, E Elnohazy, ...","DARPA IPTO, Air Force Research Labs, Tech. Rep, 1-153",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4262675206250424860,113,2009
Optimizing data structures in high-level programs: new directions for extensible compilers based on staging,"T Rompf, AK Sujeeth, N Amin, KJ Brown, V Jovanovic, HJ Lee, ...","Acm Sigplan Notices 48 (1), 497-510",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6289983420316593898,112,2013
"Unifying primary cache, scratch, and register file memories in a throughput processor","M Gebhart, SW Keckler, B Khailany, R Krashinsky, WJ Dally","2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, 96-106",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13208378021834725746,110,2012
Compilation for explicitly managed memory hierarchies,"TJ Knight, JY Park, M Ren, M Houston, M Erez, K Fatahalian, A Aiken, ...","PPoPP, 226-236",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17169989199059585267,110,2007
Compiling for stream processing,"A Das, WJ Dally, P Mattson",Proceedings of the 15th international conference on Parallel architectures …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14796165993339508456,108,2006
Worst-case traffic for oblivious routing functions,"B Towles, WJ Dally",Proceedings of the fourteenth annual ACM symposium on Parallel algorithms …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7976010890167849981,101,2002
"VLSI architecture: past, present, and future","WJ Dally, S Lacy","Proceedings 20th Anniversary Conference on Advanced Research in VLSI, 232-241",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2777322451607028688,101,1999
Memory system including guarded pointers,"NP Carter, SW Keckler, WJ Dally","US Patent 5,845,331",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=740214471186653267,99,1998
GAD: A 12-GS/s CMOS 4-bit A/D converter for an equalized multi-level link,"W Ellersick, CKK Yang, M Horowitz, W Dally",1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No. 99CH36326 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7980350573554525731,97,1999
Design of a self-timed VLSI multicomputer communication controller,"WJ Dally, P Song",MASSACHUSETTS INST OF TECH CAMBRIDGE ARTIFICIAL INTELLIGENCE LAB,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14224519453855213787,96,1987
Stream processors: Progammability and efficiency,"WJ Dally, UJ Kapasi, B Khailany, JH Ahn, A Das","Queue 2 (1), 52",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12810314997352809493,94,2004
Polygon rendering on a stream architecture,"JD Owens, WJ Dally, UJ Kapasi, S Rixner, P Mattson, B Mowery",Proceedings of the ACM SIGGRAPH/EUROGRAPHICS workshop on Graphics hardware …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6260923939415052034,94,2000
Scaling the power wall: a path to exascale,"O Villa, DR Johnson, M O'Connor, E Bolotin, D Nellans, J Luitjens, ...",Proceedings of the International Conference for High Performance Computing …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13395428295951805174,93,2014
The J-machine network,"PR Nuth, WJ Dally",Proceedings 1992 IEEE International Conference on Computer Design: VLSI in …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12874503269896161988,92,1992
Allocator implementations for network-on-chip routers,"DU Becker, WJ Dally",Proceedings of the Conference on High Performance Computing Networking …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5531372655561683080,91,2009
Globally adaptive load-balanced routing on tori,"A Singh, WJ Dally, B Towles, AK Gupta","IEEE computer architecture letters 3 (1), 2-2",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12941659242673707209,91,2004
Phase controlled oscillator,"WJ Dally, R Farjad-Rad, JW Poulton, TH Greer III, HT Ng, TJ Stone","US Patent 6,617,936",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10763729588440469693,90,2003
Top ten exascale research challenges,"R Lucas, J Ang, K Bergman, S Borkar, W Carlson, L Carrington, G Chiu, ...","DOE ASCAC subcommittee report, 1-86",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8596518759063023160,89,2014
The role of custom design in ASIC chips,"WJ Dally, A Chang","Proceedings of the 37th Annual Design Automation Conference, 643-647",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1967464518934731736,89,2000
Express channels for diminishing latency and increasing throughput in an interconnection network,WJ Dally,"US Patent 5,475,857",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10051922437910744681,89,1995
Architecture and implementation of the Reliable Router,"WJ Dally, LR Dennison, D Harris, K Kan, T Xanthopoulos","Symposium Record Hot Interconnects II, 197-208",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3488493134373622200,86,1994
Exascale software study: Software challenges in extreme scale systems,"V Sarkar, S Amarasinghe, D Campbell, W Carlson, A Chien, W Dally, ...","ExaScale Computing Study, DARPA IPTO 1",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15356234437560456569,84,2009
An energy-efficient processor architecture for embedded systems,"J Balfour, W Dally, D Black-Schaffer, V Parikh, JS Park","IEEE Computer Architecture Letters 7 (1), 29-32",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1791795162568413562,84,2008
"Communication system with low power, DC-balanced serial link","WJ Dally, JW Poulton","US Patent 7,199,728",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17250249971028982995,84,2007
A 14mW 6.25 Gb/s transceiver in 90nm CMOS for serial chip-to-chip communications,"R Palmer, J Poulton, WJ Dally, J Eyles, AM Fuller, T Greer, M Horowitz, ...",2007 IEEE International Solid-State Circuits Conference. Digest of Technical …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8093802666119668444,83,2007
Experience with CST: Programming and implementation,"W Horwat, AA Chien, WJ Dally",MASSACHUSETTS INST OF TECH CAMBRIDGE MICROSYSTEMS RESEARCH CENTER,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9320455251915697979,83,1989
A 90 mW 4 Gb/s equalized I/O circuit with input offset cancellation,"MJE Lee, W Dally, P Chiang",2000 IEEE International Solid-State Circuits Conference. Digest of Technical …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12365852320180398053,82,2000
Method and system for guaranteeing quality of service in a multi-plane cell switch,"G Ramamurthy, G Meempat, WJ Dally","US Patent 7,292,580",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13103291304545980454,77,2007
Composite trunking,"PP Carvey, WJ Dally, LR Dennison","US Patent 6,359,879",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1026589537899280595,77,2002
Computer architecture is all about interconnect,WJ Dally,"Pro. Th Int. Symp. High-Performance Comput. Archit., 2002, 1-11",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1341727793683031404,77,2002
Deep generative adversarial networks for compressed sensing automates MRI,"M Mardani, E Gong, JY Cheng, S Vasanawala, G Zaharchuk, M Alley, ...",arXiv preprint arXiv:1706.00051,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=319067473091299605,76,2017
Cost-efficient dragonfly topology for large-scale systems,"J Kim, W Dally, S Scott, D Abts","IEEE micro 29 (1), 33-40",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8100701946088088912,76,2009
Digital transmitter with equalization,WJ Dally,"US Patent 6,266,379",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12916833805425470529,75,2001
Finite-grain message passing concurrent computers,WJ Dally,Proceedings of the third conference on Hypercube concurrent computers and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14794878259705386482,75,1988
Exploring the VLSI scalability of stream processors,"B Khailany, WJ Dally, S Rixner, UJ Kapasi, JD Owens, B Towles",The Ninth International Symposium on High-Performance Computer Architecture …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3022301085077434876,72,2003
Adaptive source routing and packet processing,"D Chiou, L Dennison, W Dally","US Patent App. 10/815,458",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4513117366958172938,71,2005
A 33-mW 8-Gb/s CMOS clock multiplier and CDR for highly integrated I/Os,"R Farjad-Rad, A Nguyen, JM Tran, T Greer, J Poulton, WJ Dally, ...","IEEE Journal of Solid-State Circuits 39 (9), 1553-1561",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5056768478002264950,71,2004
Exploring the regularity of sparse structure in convolutional neural networks,"H Mao, S Han, J Pool, W Li, X Liu, Y Wang, WJ Dally",arXiv preprint arXiv:1705.08922,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11356952277543218805,70,2017
Adaptive routing in high-radix clos network,"J Kim, WJ Dally, J Dally, D Abts","SC'06: Proceedings of the 2006 ACM/IEEE Conference on Supercomputing, 7-7",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5712986617675940206,70,2006
System and method for performing efficient conditional vector operations for data parallel architectures involving both input and conditional vector values,"WJ Dally, S Rixner, JD Owens, UJ Kapasi","US Patent 7,100,026",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7534356469178378673,70,2006
Composition and reuse with compiled domain-specific languages,"AK Sujeeth, T Rompf, KJ Brown, HJ Lee, H Chafi, V Popic, M Wu, ...","European Conference on Object-Oriented Programming, 52-78",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15639451760934622961,69,2013
A compile-time managed multi-level register file hierarchy,"M Gebhart, SW Keckler, WJ Dally",2011 44th Annual IEEE/ACM International Symposium on Microarchitecture …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2874486424959374572,69,2011
0.622-8.0 Gbps 150 mW serial IO macrocell with fully flexible preemphasis and equalization,"R Farjad-Rad, HT Ng, MJE Lee, R Senthinathan, WJ Dally, A Nguyen, ...",2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16418792697924469776,69,2003
The VLSI implementation and evaluation of area-and energy-efficient streaming media processors,"B Khailany, WJ Dally",stanford university,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=847717694016697279,69,2003
Universal mechanisms for concurrency,"WJ Dally, DS Wills","International Conference on Parallel Architectures and Languages Europe, 19-33",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3410084930741322128,68,1989
Methods and apparatus for event-driven routing,"WJ Dally, PP Carvey, LR Dennison, PA King","US Patent 6,285,679",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8134907249817658226,67,2001
Scalable switching fabrics for internet routers,WJ Dally,"Computer Systems Laboratory, Stanford University and Avici Systems",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14208649882578347662,67,1999
Evaluation of mechanisms for fine-grained parallel programs in the J-machine and the CM-5,"E Spertus, SC Goldstein, KE Schauser, T Von Eicken, DE Culler, WJ Dally","ACM SIGARCH Computer Architecture News 21 (2), 302-313",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3561094868748891214,67,1993
The J-machine: System support for Actors,WJ Dally,MASSACHUSETTS INST OF TECH CAMBRIDGE MICROSYSTEMS RESEARCH CENTER,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16327541252558950157,67,1988
MARS: A multiprocessor-based programmable accelerator,"P Agrawal, WJ Dally, WC Fischer, HV Jagadish, AS Krishnakumar, ...","IEEE Design & Test of Computers 4 (5), 28-36",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6239908578819233389,67,1987
Prefix search circuitry and method,"GM Waters, LR Dennison, PP Carvey, WJ Dally, WF Mann","US Patent 6,430,527",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9038756818348812932,66,2002
Apparatus and method for packet scheduling,"WJ Dally, PP Carvey, PA Beliveau, WF Mann, LR Dennison","US Patent 6,891,834","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13177782263875922335,11438004339786668481",64,2005
Communication scheduling,"P Mattson, WJ Dally, S Rixner, UJ Kapasi, JD Owens","ACM SIGARCH Computer Architecture News 28 (5), 82-92",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7475089464394768436,64,2000
Stream register files with indexed access,"N Jayasena, M Erez, JH Ahn, WJ Dally",10th International Symposium on High Performance Computer Architecture (HPCA …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4681405508261325298,63,2004
System and method for performing compound vector operations,"WJ Dally, SW Rixner, JP Grossman, CJ Buehler","US Patent 6,192,384",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11001191448015285498,63,2001
Stream scheduling,"UJ Kapasi, P Mattson, WJ Dally, JD Owens, B Towles",STANFORD UNIV CA COMPUTER SYSTEMS LAB,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12892164786559445846,63,2000
Interconnect-limited VLSI architecture,WJ Dally,Proceedings of the IEEE 1999 International Interconnect Technology …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16419869607764249746,63,1999
A second-order semidigital clock recovery circuit based on injection locking,"HT Ng, R Farjad-Rad, MJE Lee, WJ Dally, T Greer, J Poulton, ...","IEEE Journal of Solid-State Circuits 38 (12), 2101-2110",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4912676272733574253,62,2003
Digital transmitter with equalization,WJ Dally,"US Patent 6,542,555",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2672917803802992748,61,2003
Digital transmitter,WJ Dally,"US Patent 7,099,404",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1859255015369296221,58,2006
A tracking clock recovery receiver for 4-Gbps signaling,"J Poulton, WI Dally, S Tell","IEEE micro 18 (1), 25-27",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6910451617245949586,58,1998
A hardware logic simulation system,"P Agrawal, WJ Dally",IEEE transactions on computer-aided design of integrated circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12381050098961365999,56,1990
A tuning framework for software-managed memory hierarchies,"M Ren, JY Park, M Houston, A Aiken, WJ Dally",Proceedings of the 17th international conference on Parallel architectures …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5231116480457409600,55,2008
Scatter-add in data parallel architectures,"JH Ahn, M Erez, WJ Dally","11th International Symposium on High-Performance Computer Architecture, 132-142",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10008508321183769329,55,2005
Methods and apparatus for event-driven routing,"WJ Dally, PP Carvey, LR Dennison, PA King","US Patent 6,654,381",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15408396432662642868,55,2003
Decoupled value prediction on trace processors,"SJ Lee, Y Wang, PC Yew",Proceedings Sixth International Symposium on High-Performance Computer …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4288701865209496288,55,2000
Programmable processing elements interconnected by a communication network including field operation unit for performing field operations,"P Agrawal, WJ Dally, AS Krishnakumar","US Patent 5,093,920",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5856175198547616020,54,1992
Object-oriented concurrent programming in CST,"WJ Dally, AA Chien",Proceedings of the third conference on Hypercube concurrent computers and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4116153540162920179,54,1988
DSD: regularizing deep neural networks with dense-sparse-dense training flow,"S Han, J Pool, S Narang, H Mao, S Tang, E Elsen, B Catanzaro, J Tran, ...",arXiv preprint arXiv:1607.04381 3 (6),https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10115224929986088762,53,2016
Phase controlled oscillator circuit with input signal coupler,"WJ Dally, R Farjad-Rad, JW Poulton, TH Greer III, HT Ng, TJ Stone","US Patent 6,861,916","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13395125253346735551,10081230220096871822",53,2005
Throughput-centric routing algorithm design,"B Towles, WJ Dally, S Boyd",Proceedings of the fifteenth annual ACM symposium on Parallel algorithms and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4574439041472284955,53,2003
Concurrent event handling through multithreading,"SW Keckler, A Chang, W Chatterjee, WJ Dally","IEEE Transactions on computers 48 (9), 903-916",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9241480357289124183,53,1999
A portable runtime interface for multi-level memory hierarchies,"M Houston, JY Park, M Ren, T Knight, K Fatahalian, A Aiken, W Dally, ...",Proceedings of the 13th ACM SIGPLAN Symposium on Principles and practice of …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17166034632159981304,52,2008
Architectural support for the stream execution model on general-purpose processors,"J Gummaraju, M Erez, J Coburn, M Rosenblum, WJ Dally",Proceedings of the 16th International Conference on Parallel Architecture …,"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=213870690594508006,11272215261480504290",52,2007
The design space of data-parallel memory systems,"JH Ahn, M Erez, WJ Dally","SC'06: Proceedings of the 2006 ACM/IEEE conference on Supercomputing, 2-2",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1023657644850657600,52,2006
Apparatus and method for efficient prefix search,"GM Waters, LR Dennison, PP Carvey, WJ Dally, WF Mann","US Patent 6,522,632",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12148815703795942988,52,2003
Apparatus and methods for connecting modules using remote switching,"PP Carvey, WJ Dally, LR Dennison","US Patent 6,606,656",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5971238608448640426,51,2003
DSD: Dense-sparse-dense training for deep neural networks,"S Han, J Pool, S Narang, H Mao, E Gong, S Tang, E Elsen, P Vajda, ...",arXiv preprint arXiv:1607.04381,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11418339766692426485,50,2016
Irregular network,"WJ Dally, WF Mann, PP Carvey","US Patent 7,043,562",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7835972952479587682,50,2006
Locality-preserving randomized oblivious routing on torus networks,"A Singh, WJ Dally, B Towles, AK Gupta",Proceedings of the fourteenth annual ACM symposium on Parallel algorithms …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17712451900121562664,50,2002
A 0.54 pJ/b 20 Gb/s ground-referenced single-ended short-reach serial link in 28 nm CMOS for advanced packaging applications,"JW Poulton, WJ Dally, X Chen, JG Eyles, TH Greer, SG Tell, JM Wilson, ...","IEEE Journal of Solid-State Circuits 48 (12), 3206-3218",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12681972113290521232,49,2013
Load-balanced routing,"A Singh, WJ Dally","US Patent 7,633,940",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3099646414703196047,49,2009
A mechanism for efficient context switching,"PR Nuth, WJ Dally",[1991 Proceedings] IEEE International Conference on Computer Design: VLSI in …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14173109334179260099,49,1991
Simultaneous bidirectional signalling for IC systems,"K Lam, LR Dennison, WJ Dally","Proceedings., 1990 IEEE International Conference on Computer Design: VLSI in …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2109319918301426205,47,1990
Flattened butterfly processor interconnect network,"DC Abts, J Kim, WJ Dally","US Patent 8,285,789",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6669944790351467242,46,2012
An 84-mW 4-Gb/s clock and data recovery circuit for serial link applications,"MJE Lee, WJ Dally, JW Poulton, P Chiang, SE Greenwood",2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2821711378438138790,46,2001
A hierarchical thread scheduler and register file for energy-efficient throughput processors,"M Gebhart, DR Johnson, D Tarjan, SW Keckler, WJ Dally, E Lindholm, ...","ACM Transactions on Computer Systems (TOCS) 30 (2), 8",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9636557085982245563,45,2012
Digital transmitter,WJ Dally,"US Patent 7,602,858",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14990324490917754423,45,2009
Fabric router with flit caching,"W Dally, P Carvey, PA King, W Mann, L Dennison","US Patent App. 10/926,122",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7828777554016909107,45,2005
Wearable device and method for providing feedback information through vein authentication,"D Lee, J Seulmaro","US Patent 10,172,535","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11414118766622085324,12523366951756103754",44,2019
The delta tree: An object-centered approach to image-based rendering,"WJ Dally, L McMillan, G Bishop, H Fuchs",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16260112160945342429,44,1997
System and method for performing address-based SRAM access assists,"ME Sinangil, WJ Dally","US Patent 9,208,900",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11505248816444529833,43,2015
Executing irregular scientific applications on stream architectures,"M Erez, JH Ahn, J Gummaraju, M Rosenblum, WJ Dally",Proceedings of the 21st annual international conference on Supercomputing …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3379820137012505421,43,2007
Adaptive channel queue routing on k-ary n-cubes,"A Singh, WJ Dally, AK Gupta, B Towles",Proceedings of the sixteenth annual ACM symposium on Parallelism in …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4012663877554608630,43,2004
Digital transmitter,WJ Dally,"US Patent 7,602,857","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2459612531300905023,1373035467647707306",42,2009
Efficient sparse-winograd convolutional neural networks,"X Liu, J Pool, S Han, WJ Dally",arXiv preprint arXiv:1802.06367,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5437414522331578688,41,2018
Internet switch router,"WJ Dally, PP Carvey, LR Dennison, PA King","US Patent 7,187,679",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4027936687059773181,41,2007
Packet chaining: Efficient single-cycle allocation for on-chip networks,"G Michelogiannakis, N Jiang, D Becker, WJ Dally",Proceedings of the 44th Annual IEEE/ACM International Symposium on …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15905311552769120130,40,2011
Digital transmitter,WJ Dally,"US Patent 7,715,494",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4738847106346327158,40,2010
"The even/odd synchronizer: A fast, all-digital, periodic synchronizer","WJ Dally, SG Tell","2010 IEEE Symposium on Asynchronous Circuits and Systems, 75-84",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7819444883917160103,40,2010
Digital transmitter,WJ Dally,"US Patent 7,580,474",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5865276228581107561,40,2009
CMOS high-speed I/Os-present and future,"MJE Lee, WJ Dally, R Farjad-Rad, HT Ng, R Senthinathan, J Edmondson, ...","Proceedings 21st International Conference on Computer Design, 454-461",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11377642048704444513,40,2003
The named-state register file: Implementation and performance,"PR Nuth, WJ Dally",Proceedings of 1995 1st IEEE Symposium on High Performance Computer …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4810347049002008605,40,1995
Effects of fertilisers on plant species composition and conservation interest of UK grassland,RS Smith,British Grassland Society (BGS),"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9806153851252427863,9917496920594606945",40,1994
Weighted fair share scheduler for large input-buffered high-speed cross-point packet/cell switches,"G Meempat, G Ramamurthy, WJ Dally","US Patent 7,292,594",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13576659051767937175,39,2007
Analysis and performance results of a molecular modeling application on Merrimac,"M Erez, JH Ahn, A Garg, WJ Dally, E Darve","Proceedings of the 2004 ACM/IEEE conference on Supercomputing, 42",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6719772279416127421,39,2004
Comparing Reyes and OpenGL on a stream architecture,"JD Owens, B Khailany, B Towles, WJ Dally",Proceedings of the ACM SIGGRAPH/EUROGRAPHICS conference on Graphics hardware …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=570700716853063034,39,2002
"A deep neural network compression pipeline: Pruning, quantization, huffman encoding","S Han, H Mao, WJ Dally",arXiv preprint arXiv:1510.00149 10,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8794584360420878325,38,2015
"An efficient, protected message interface","WS Lee, WJ Dally, SW Keckler, NP Carter, A Chang","Computer 31 (11), 69-75",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2165667032673612200,38,1998
SRAM voltage assist,WJ Dally,"US Patent 9,460,776",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2053035704343717277,37,2016
Low energy flip-flops,"W Dally, J Alben","US Patent 8,742,796",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17350420978955300540,37,2014
Booksim 2.0 user’s guide,"N Jiang, G Michelogiannakis, D Becker, B Towles, WJ Dally",Standford University,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14938923822507273699,37,2010
VLSI design and verification of the Imagine processor,"B Khailany, WJ Dally, A Chang, UJ Kapasi, J Namkoong, B Towles",Proceedings. IEEE International Conference on Computer Design: VLSI in …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17133311736097401657,37,2002
A 0.2-2 GHz 12 mW multiplying DLL for low-jitter clock synthesis in highly-integrated data communication chips,"R Farjad-Rad, W Dally, HT Ng, J Poulton, T Stone, R Rathi, E Lee, ...",2002 IEEE International Solid-State Circuits Conference. Digest of Technical …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11634503363445181923,37,2002
Architecting an energy-efficient dram system for gpus,"N Chatterjee, M O’Connor, D Lee, DR Johnson, SW Keckler, M Rhu, ...",2017 IEEE International Symposium on High Performance Computer Architecture …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=510247026842774015,36,2017
Network congestion avoidance through speculative reservation,"N Jiang, DU Becker, G Michelogiannakis, WJ Dally","IEEE International Symposium on High-Performance Comp Architecture, 1-12",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3438708415928343559,36,2012
Migration in single chip multiprocessors,"KA Shaw, WJ Dally","IEEE Computer Architecture Letters 1 (1), 12-12",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6386537027055397524,35,2002
Implementation of atomic primitives on distributed shared memory multiprocessors,"MM Michael, ML Scott",Proceedings of 1995 1st IEEE Symposium on High Performance Computer …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17263088456932438822,35,1995
Memory hierarchy design for stream computing,"NS Jayasena, WJ Dally",Stanford University,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10778025273331771855,34,2005
M-Machine architecture v1,"WJ Dally, SW Keckler, N Carter, A Chang, M Fillo, WS Lee","0. Technical Report–MIT Concurrent VLSI Architecture Memo 58, Massachusetts …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11492496768675863287,34,1994
Topology optimization of interconnection networks,"AK Gupta, WJ Dally","Computer Architecture Letters 5 (1), 10-13",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14592017760145959470,33,2006
A 20-Gb/s 0.13-/spl mu/m CMOS serial link transmitter using an LC-PLL to directly drive the output multiplexer,"P Chiang, WJ Dally, MJE Lee, R Senthinathan, Y Oh, MA Horowitz","IEEE journal of solid-state circuits 40 (4), 1004-1011",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7262121752226994476,33,2005
Elastic interconnects: Repeater-inserted long wiring capable of compressing and decompressing data,"M Mizuno, WJ Dally, H Onishi",2001 IEEE International Solid-State Circuits Conference. Digest of Technical …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16877163847889552105,33,2001
Low-latency plesiochronous data retiming,"LR Dennison, WJ Dally, D Xanthopoulos","Proceedings Sixteenth Conference on Advanced Research in VLSI, 304-315",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8305794266733802055,33,1995
Router with virtual channel allocation,"WJ Dally, PP Carvey, LR Dennison, PA King","US Patent 6,563,831",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16231144193631354158,32,2003
"System, method, and computer program product for improved power efficiency during program code execution",WJ Dally,"US Patent 9,235,392",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10011846492217263945,31,2016
Router designs for elastic buffer on-chip networks,"G Michelogiannakis, WJ Dally",Proceedings of the Conference on High Performance Computing Networking …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17389793297375378759,31,2009
Data communications circuit with multi-stage multiplexing,"WJ Dally, JW Poulton","US Patent 7,460,565",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8690409530832517191,31,2008
A hardware architecture for switch-level simulation,"WJ Dally, RE Bryant",IEEE transactions on computer-aided design of integrated circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10657226773778551708,31,1985
Dragonfly processor interconnect network,"J Kim, DC Abts, SL Scott, WJ Dally","US Patent App. 12/195,198",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=498851636840097137,30,2010
The end of denial architecture and the rise of throughput computing,WJ Dally,Keynote speech at Desgin Automation Conference,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9424042180746662198,30,2010
Multistage digital cross connect with synchronized configuration switching,WJ Dally,"US Patent 7,301,941",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12456720698601346684,30,2007
Fine-grained DRAM: energy-efficient DRAM for extreme bandwidth systems,"M O’Connor, N Chatterjee, D Lee, J Wilson, A Agrawal, SW Keckler, ...",2017 50th Annual IEEE/ACM International Symposium on Microarchitecture …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=456589981979722916,29,2017
"Image encoder, image encoding method, image decoder, image decoding method, and distribution media","Y Yagasaki, T Suzuki","US Patent 6,643,328",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1289875940725680506,29,2003
High performance bidirectional signalling in VLSI systems,"LR Dennison, WS Lee, WJ Dally",Research on Integrated Systems: Proceedings of the 1993 Symposium,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14095236675267549789,29,1993
Digital transmitter,WJ Dally,"US Patent 8,254,491",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8166050369737995281,28,2012
Operand registers and explicit operand forwarding,"J Balfour, R Harting, W Dally","IEEE Computer Architecture Letters 8 (2), 60-63",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15804147476937463957,28,2009
Signaling system with low-power automatic gain control,"WJ Dally, JW Poulton","US Patent 7,498,882",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16447351749944727298,28,2009
Architecture and design of the MARS hardware accelerator,"P Agrawal, WJ Dally, AK Ezzat, WC Fischer, HV Jagadish, ...","24th ACM/IEEE Design Automation Conference, 101-107",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12980080023609372117,28,1987
Methods and apparatus for event-driven routing,"W Dally, P Carvey, L Dennison, P King","US Patent App. 10/673,912",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5150180878635871960,27,2004
Micro-optimization of floating-point operations,WJ Dally,"ACM SIGARCH Computer Architecture News 17 (2), 283-289",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7854735626021998536,27,1989
An object oriented architecture,"WJ Dally, JT Kajiya",IEEE Computer Society Press,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=71831758522841916,27,1985
Adaptive backpressure: Efficient buffer management for on-chip networks,"DU Becker, N Jiang, G Michelogiannakis, WJ Dally","2012 IEEE 30th International Conference on Computer Design (ICCD), 419-426",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18178693253119919196,26,2012
Low-power low-jitter variable delay timing circuit,"WJ Dally, R Farjad-Rad, TJ Stone, X Yu, JW Poulton","US Patent 6,476,656",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17541101518408412441,26,2002
Variable frequency soft-switching control of a buck converter,"SS Kudva, WJ Dally, TH Greer III, CT Gray","US Patent 10,224,813","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17309077215829866399,6442964492301625174",25,2019
Protective enclosure for encasing an electronic device,"A Martinez, O Lopez, SJ McFadden","US Patent 10,178,902","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2636046348204561829,13895921441803413776",25,2019
System and method for performing efficient conditional vector operations for data parallel architectures involving both input and conditional vector values,"S Rixner, JD Owens, UJ Kapasi, WJ Dally","US Patent 7,818,539",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11848606407739275794,25,2010
Buffer-space efficient and deadlock-free scheduling of stream applications on multi-core architectures,"J Park, WJ Dally",Proceedings of the twenty-second annual ACM symposium on Parallelism in …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8119956015285178464,25,2010
Clock multiplying delay-locked loop for data communications,"WJ Dally, JW Poulton","US Patent 6,952,431",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16690587651967639164,25,2005
High-performance electrical signaling,"WJ Dally, MJE Lee, FT An, J Poulton, S Tell",Proceedings. Fifth International Conference on Massively Parallel Processing …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4819717280016719580,25,1998
"Darwin: A genomics co-processor provides up to 15,000 x acceleration on long read assembly","Y Turakhia, G Bejerano, WJ Dally","ACM SIGPLAN Notices 53 (2), 199-213",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=509420425067020919,24,2018
Digital transmitter,WJ Dally,"US Patent 7,706,464",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10655102006762326076,24,2010
Digital transmitter,WJ Dally,"US Patent 7,526,046",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15706187298146427037,24,2009
Data communications circuit with multi-stage multiplexing,"WJ Dally, JW Poulton","US Patent 6,674,772",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10330648243829312982,24,2004
Combined phase comparator and charge pump circuit,"WJ Dally, R Farjad-Rad, TJ Stone, X Yu, JW Poulton","US Patent 6,275,072","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3656171232144092755,17305044005997588417,5679441801954190116",24,2001
Digital design: A systems approach,"WJ Dally, RC Harting",Cambridge University Press,"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13138729605157333889,5162254969536820054",23,2012
Method and apparatus for data recovery,WJ Dally,"US Patent 7,489,739",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3726170325063223272,23,2009
SLIP: reducing wire energy in the memory hierarchy,"S Das, TM Aamodt, WJ Dally","ACM SIGARCH Computer Architecture News 43 (3), 349-361",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16924086198714859492,22,2015
Two-level scheduler for multi-threaded processing,"WJ Dally, SW Keckler, D Tarjan, JE Lindholm, MA Gebhart, DR Johnson","US Patent 8,732,711",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17770135388857924529,22,2014
Digital transmitter,WJ Dally,"US Patent 8,311,147",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5462202402464253310,22,2012
Multistage digital cross connect with integral frame timing,WJ Dally,"US Patent 6,870,838",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5516858864972316184,22,2005
Exploring the granularity of sparsity in convolutional neural networks,"H Mao, S Han, J Pool, W Li, X Liu, Y Wang, WJ Dally",Proceedings of the IEEE Conference on Computer Vision and Pattern …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14499836588263425484,21,2017
ESE: efficient speech recognition engine with compressed LSTM on FPGA,"S Han, J Kang, H Mao, Y Hu, X Li, Y Li, D Xie, H Luo, S Yao, Y Wang, ...",arXiv preprint arXiv 1612,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12377054114119219686,21,2016
Network endpoint congestion control for fine-grained communication,"N Jiang, L Dennison, WJ Dally",SC'15: Proceedings of the International Conference for High Performance …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9481632062710906395,21,2015
Hierarchical memory addressing,WJ Dally,"US Patent 8,982,140",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6958266027520519880,21,2015
Prefix search method,"GM Waters, LR Dennison, PP Carvey, WJ Dally, WF Mann","US Patent 7,130,847",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16253189493231503858,21,2006
A second-order semi-digital clock recovery circuit based on injection locking,"MJE Lee, WJ Dally, J Poulton, T Greer, J Edmondson, R Farjad-Rad, ...","2003 IEEE International Solid-State Circuits Conference, 2003. Digest of …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3750326921854869768,21,2003
Thread prioritization: A thread scheduling mechanism for multiple-context parallel processors,"S Fiske, WJ Dally","Future Generation Computer Systems 11 (6), 503-518",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13531883631902747562,21,1995
Reuse distance-based probabilistic cache replacement,"S Das, TM Aamodt, WJ Dally","ACM Transactions on Architecture and Code Optimization (TACO) 12 (4), 33",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16604710968917492274,20,2016
Digital transmitter,WJ Dally,"US Patent 8,259,841",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2375405931442567728,20,2012
Digital transmitter,WJ Dally,"US Patent 8,238,467",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18430040505615410171,20,2012
"Method, apparatus, and computer program product in a processor for dynamically during runtime allocating memory for in-memory hardware tracing","M Ra'ed, AE Mericas, WJ Starke","US Patent 7,992,051",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12461062439538567375,20,2011
Hierarchical instruction register organization,"D Black-Schaffer, J Balfour, W Dally, V Parikh, JS Park","IEEE Computer Architecture Letters 7 (2), 41-44",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11902214815884638973,20,2008
Register pointer architecture for efficient embedded processors,"JS Park, SB Park, JD Balfour, D Black-Schaffer, C Kozyrakis, WJ Dally","Proceedings of the conference on Design, automation and test in Europe, 600-605",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3398189705399955061,20,2007
System and method for implementing conditional vector operations in which an input vector containing multiple operands to be used in conditional operations is divided into two …,"WJ Dally, SW Rixner, J Owens, UJ Kapasi","US Patent 6,269,435",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16542087721066826125,20,2001
Apparatus and methods for connecting modules using remote switching,"PP Carvey, WJ Dally, LR Dennison","US Patent 6,205,532",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3773843578746843208,20,2001
"Ireland under the Union, Varieties of Tension: Essays in Honour of TW Moody",D Bowen,"Victorian Studies 26 (1), 97-99",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8151792640291253709,20,1982
Photovoltaic system protection,"AJ Ponec, D Hau, BA Johnson, DJM Maren, WJ Dally","US Patent App. 10/056,862",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=781969251784196485,19,2018
21st century digital design tools,"WJ Dally, C Malachowsky, SW Keckler","Proceedings of the 50th Annual Design Automation Conference, 94",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6079782066766161408,19,2013
Merrimac: high-performance and highly-efficient scientific computing with streams,"M Erez, WJ Dally",Dissertation Abstracts International 67 (11),https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1877754084760007388,19,2007
Fault tolerance techniques for the merrimac streaming supercomputer,"M Erez, N Jayasena, TJ Knight, WJ Dally","Proceedings of the 2005 ACM/IEEE conference on Supercomputing, 29",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3093929177127538698,19,2005
Interconnection Networks,"WJ Dally, L Chao, A Chien, S Hassoun, W Horwat, J Kaplan, P Song, ...",,"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16331785562815350957,14039410906528613705",19,2004
A 28 nm 2 Mbit 6 T SRAM with highly configurable low-voltage write-ability assist implementation and capacitor-based sense-amplifier input offset compensation,"ME Sinangil, JW Poulton, MR Fojtik, TH Greer III, SG Tell, AJ Gotterba, ...","IEEE Journal of Solid-State Circuits 51 (2), 557-567",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6063060891360351904,18,2015
Ground referenced single-ended signaling,"JW Poulton, TH Greer III, WJ Dally","US Patent 8,611,437",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7975271145947912575,18,2013
Digital transmitter,WJ Dally,"US Patent 8,243,847",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10537175390694588682,18,2012
Digital transmitter,WJ Dally,"US Patent 7,564,920",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7547176784210808330,18,2009
Explaining the gap between ASIC and custom power: a custom perspective,"A Chang, WJ Dally","Proceedings of the 42nd annual Design Automation Conference, 281-284",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7279032094798243652,18,2005
Digital transmitter,WJ Dally,"US Patent 8,238,470",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6852678652584432621,17,2012
Design and implementation of the message-driven processor,"WJ Dally, S Ahmed, P Carrick, A Chien, R Davison, J Fiske, G Fyler, ...",Proc. Brown/MIT Conference on Advanced Research in VLSI and Parallel Systems …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1732592370934588468,17,1992
Experience with concurrent aggregates (CA): Implementation and programming,"AA Chien, WJ Dally","Proceedings of the Fifth Distributed Memory Computing Conference, 1990. 2 …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12937912555387474072,17,1990
Channel reservation protocol for over-subscribed channels and destinations,"G Michelogiannakis, N Jiang, D Becker, WJ Dally",Proceedings of the International Conference on High Performance Computing …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8913053468181081443,16,2013
Processor with enhanced combined-arithmetic capability,"B Khailany, WJ Dally, R Rao, DF Tovey","US Patent 8,122,078",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3476919363730643329,16,2012
Evaluating elastic buffer and wormhole flow control,"G Michelogiannakis, D Becker, W Dally","IEEE Transactions on Computers 60 (6), 896-903",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6088732762494699111,16,2010
"Tradeoff between data-, instruction-, and thread-level parallelism in stream processors","JH Ahn, M Erez, WJ Dally",Proceedings of the 21st annual international conference on Supercomputing …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15232360758241269155,16,2007
Phase controlled oscillator circuit with input signal coupler,"WJ Dally, R Farjad-Rad, JW Poulton, TH Greer III, HT Ng, TJ Stone","US Patent 7,078,979",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16155458161608833549,16,2006
Architectures for a single-stage grooming switch,"WJ Dally, J Edmondson, DA Priore, E Wu, JW Poulton","US Patent 6,807,186",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14117232638634959589,16,2004
A stream processor development platform,"B Serebrin, JD Owens, CH Chen, SP Crago, UJ Kapasi, B Khailany, ...",Proceedings. IEEE International Conference on Computer Design: VLSI in …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=791175845768060044,16,2002
Performance evaluation of ephemeral logging,"JS Keen, WJ Dally","ACM SIGMOD Record 22 (2), 187-196",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15560301712973824627,16,1993
Drill cuttings circular separator,"BN Jones, B Carr, MR Jolly, R Altieri, A Hunter","US Patent 10,167,689","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6353942369919475444,9163342294237767745",15,2019
Photovoltaic System Protection,"AJ Ponec, D Hau, BA Johnson, DJM Maren, WJ Dally","US Patent App. 14/722,138",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9100246498135552661,15,2015
Digital Transmitter,WJ Dally,"US Patent 8,681,837",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5359249691311823163,15,2014
A 0.54 pJ/b 20Gb/s ground-referenced single-ended short-haul serial link in 28nm CMOS for advanced packaging applications,"JW Poulton, WJ Dally, X Chen, JG Eyles, TH Greer, SG Tell, CT Gray",2013 IEEE International Solid-State Circuits Conference Digest of Technical …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18412641483603638693,15,2013
High performance RISC instruction set digital signal processor having circular buffer and looping controls,"WJ Dally, WP Hays, R Gelinas, S Katzman, S Rosen, S Ericsson","US Patent 7,401,205",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13865075106172905063,15,2008
Data transfer bus communication using single request to perform command and return data to destination indicated in context to allow thread context switch,"R Gelinas, WP Hays, S Katzman, WJ Dally","US Patent 7,162,615",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17488595716349378112,15,2007
Fault tolerant adaptive routing in multicomputer networks,T Xanthopoulos,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4227127643553851925,15,1995
System of express channels in an interconnection network that automatically bypasses local channel addressable nodes,WJ Dally,"US Patent 5,367,642",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11171894986881654906,15,1994
The message driven processor: An integrated multicomputer processing element,"WJ Dally, A Chien, JAS Fiske, G Fyler, W Horwat, JS Keen, RA Lethin, ...",Proceedings 1992 IEEE International Conference on Computer Design: VLSI in …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=932007112971445541,15,1992
Experiments with Dataflow on a General-Purpose Parallel Computer.,"E Spertus, WJ Dally",MASSACHUSETTS INST OF TECH CAMBRIDGE ARTIFICIAL INTELLIGENCE LAB,"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3426429163016164590,4281419717532162523",15,1991
Data-driven charge-pump transmitter for differential signaling,"JW Poulton, TH Greer III, WJ Dally","US Patent 9,338,036",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4463110942280708621,14,2016
Conflict-free register allocation using a multi-bank register file with input operand alignment,"A Patney, WJ Dally","US Patent 8,555,035",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2383169433338394647,14,2013
Power efficient supercomputing,W Dally,Accelerator-based Computing and Manycore Workshop (presentation) 1,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5841960244368046328,14,2009
Computer Architecture in the Many-Core Era.,WJ Dally,"ICCD, 1",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4070975138610170541,14,2006
Photonic switch using time-slot interchange,"PP Carvey, WJ Dally","US Patent 6,934,471",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12946873673106829120,14,2005
"High speed, low-power inter-chip transmission system","WJ Dally, DK Hartman","US Patent 6,426,656",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13013259710545562224,14,2002
The reconfigurable arithmetic processor,"S Fiske, WJ Dally",[1988] The 15th Annual International Symposium on Computer Architecture …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11163447719545403432,14,1988
A network element based fault tolerant processor,TA Abler,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=135727084403101962,14,1988
A 1.17 pJ/b 25Gb/s/pin ground-referenced single-ended serial link for off-and on-package communication in 16nm CMOS using a process-and temperature-adaptive voltage regulator,"JM Wilson, WJ Turner, JW Poulton, B Zimmer, X Chen, SS Kudva, S Song, ...","2018 IEEE International Solid-State Circuits Conference-(ISSCC), 276-278",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2721794992059888348,13,2018
DOE advanced scientific computing advisory subcommittee (ASCAC) report: top ten exascale research challenges,"R Lucas, J Ang, K Bergman, S Borkar, W Carlson, L Carrington, G Chiu, ...",USDOE Office of Science (SC)(United States),https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1812276212584713129,13,2014
The J-Machine architecture and evaluation,"WJ Dally, JS Keen, MD Noakes","Digest of Papers. Compcon Spring, 183-188",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2257283183297045726,13,1993
Directions in concurrent computing,WJ Dally,Proceedings of the IEEE,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12472522561956580383,13,1986
Principles and practices of interconnection networks. 2004,"WJ Dally, B Towles",Morgan Kaufmann,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13292979612809745105,13,0
Rules-based multipoint routing of real-time information using client-server architecture,B Spencer,"US Patent 10,021,205","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16415434461267521049,1962571164166070688",12,2018
Apparatus and method in connection with crane sheave,"H Mesiä, L Eriksson, H Lindfors, K Schlesier, T Vuorela, M Inkinen, ...","US Patent 10,017,362","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4471791276701586664,2408507291223888488",12,2018
Predictive current sensing,WJ Dally,"US Patent 9,639,102",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9208794292343380616,12,2017
Pulsed current sensing,WJ Dally,"US Patent 9,389,617",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15061494784511168320,12,2016
Prefix search circuitry and method,"GM Waters, LR Dennison, PP Carvey, WJ Dally, WF Mann","US Patent 7,668,890",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1917650644563832429,12,2010
Embracing heterogeneity–parallel programming for changing hardware,"MD Linderman, J Balfour, TH Meng, WJ Dally",HOTPAR’09: USENIX Workshop on Hot Topics in Parallelism,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3990003724268949153,12,2009
System and method for re-ordering memory references for access to memory,"WJ Dally, SW Rixner","US Patent 7,216,214","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4419164932527055329,14601780031507974882",12,2007
"High-speed, low-power crossbar switch","WJ Dally, DK Hartman","US Patent 6,965,299",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14421676180431247825,12,2005
"Route packets, not wires","WJ Dally, B Towles","Proceedings of the Design Automation Conference (DAC), 18-22",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1052419776192602423,12,2001
VLSI datapath choices: Cell-based versus full-custom,ALP Chang,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11737686376509798286,12,1998
Extended ephemeral logging: log storage management for applications with long lived transactions,"JS Keen, WJ Dally","ACM Transactions on Database Systems (TODS) 22 (1), 1-42",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14784546462995106357,12,1997
The J-machine network,W Dally,"Proc Intnl Conf on Computer Design. IEEE VLSI in Computer & Processor, 420-423",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15291375644825283216,12,1992
Message-Driven Processor Architecture,"W Dally, A Chien, S Fiske, W Horwat, J Keen",MASSACHUSETTS INST OF TECH CAMBRIDGE MICROSYSTEMS RESEARCH CENTER,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16909303578861034531,12,1988
On-package multiprocessor ground-referenced single-ended interconnect,"WJ Dally, BK Khailany, JW Poulton, TH Greer III, CT Gray","US Patent 8,854,123",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11360553622753967752,11,2014
Interconnection network router arrangements and methods therefor,"JJ Kim, WJ Dally","US Patent 8,228,930",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10812278367750057232,11,2012
Fine-grain dynamic instruction placement for L0 scratch-pad memory,"J Park, J Balfour, WJ Dally","Proceedings of the 2010 international conference on Compilers, architectures …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14433953906294174629,11,2010
Phase controlled oscillator circuit with input signal coupler,"WJ Dally, R Farjad-Rad, JW Poulton, TH Greer III, HT Ng, TJ Stone","US Patent 7,414,489",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8290637069494671511,11,2008
Streams and vectors: A memory system perspective,"N Jayasena, WJ Dally",6th WorkShop on Media and Streaming Processors,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10957323575077074830,11,2004
On-Chip Interconnection Networks,"WJ Dally, B Towles, NWR Packet",Proceedings of DAC,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5761289651231565197,11,2002
The MIT Multi-ALU Processor,"S Keckler, WJ Dally, A Chang, NP Carter, WS Lee","Hot Chips IX, 1-8",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9127764144158905303,11,1997
Evaluating the locality benefits of active messages,"E Spertus, WJ Dally","ACM SIGPLAN Notices 30 (8), 189-198",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9801731775154709500,11,1995
"Multithreaded computer architecture,""","JB Dennis, GR Gao, RA Iannucci",Boston: Kluwer Academic Publishers,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1719459975616402077,11,1994
A universal parallel computer architecture,WJ Dally,"New Generation Computing 11 (3-4), 227-249",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9399217132563447660,11,1993
Pi: A parallel architecture interface,"DS Wills, WJ Dally",[Proceedings 1992] The Fourth Symposium on the Frontiers of Massively …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1553488560206591310,11,1992
Network and processor architecture for message-driven computing,WJ Dally,"VLSI and Parallel Processing, 140-222",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5175242485512725289,11,1989
Current-parking switching regulator downstream controller pre-driver,WJ Dally,"US Patent 9,804,621",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12616653619412136295,10,2017
Current-parking switching regulator upstream controller,WJ Dally,"US Patent 9,459,635",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=78490083035976499,10,2016
Ground-referenced single-ended signaling connected graphics processing unit multi-chip module,"WJ Dally, JM Alben, JW Poulton, TH Greer III","US Patent 9,170,980",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15393117719683837210,10,2015
System and method for explicitly managing cache coherence,WJ Dally,"US Patent 8,788,761",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4915746163178544226,10,2014
Digital transmit phase trimming,WJ Dally,"US Patent 7,627,069","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=262885647611649148,4196621521203188251",10,2009
Time slot interchanger,WJ Dally,"US Patent 7,260,092",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2454005857833042891,10,2007
Transition-time control in a high-speed data transmitter,"WJ Dally, JW Poulton","US Patent 7,187,721",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7103629283392161232,10,2007
A streaming supercomputer,"W Dally, P Hanrahan, R Fedkiw","Whitepaper, Sep",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18329715545614113812,10,2001
"System, method, and computer program product for executing casting-arithmetic instructions",WJ Dally,"US Patent 9,477,477",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4422477324395762389,9,2016
Multi-stage power supply with fast transient response,WJ Dally,"US Patent 9,178,421",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=977510302667365477,9,2015
Conflict-free register allocation,"A Patney, WJ Dally","US Patent 8,832,671",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7544329062490484444,9,2014
"On-chip active messages for speed, scalability, and efficiency","RC Harting, WJ Dally","IEEE Transactions on Parallel and Distributed Systems 26 (2), 507-515",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18246567636171162483,9,2014
Dual-trigger low-energy flip-flop circuit,"WJ Dally, JM Alben, JW Poulton, GEF Yang","US Patent 8,487,681",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11810749052637761613,9,2013
"Low-clock-energy, fully-static latch circuit",WJ Dally,"US Patent 8,373,483",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4856882761381788004,9,2013
"Low power, DC-balanced serial link","WJ Dally, JW Poulton","US Patent 7,088,270",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4421886341780728380,9,2006
Low power architectures,W Dally,"ISSCC, Panel Talk on “When Processors Hit the Power Wall",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16522753728837128517,9,2005
Bufferd flow control,"WJ Dally, B Towles","Principles and Practices of Interconnection Networks, 233-256",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9369191793307264439,9,2004
Named state and efficient context switching,"PR Nuth, WJ Dally","Multithreaded Computer Architecture: A summary of the state of the art, 201-212",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8151433026850307373,9,1994
A fast translation method for paging on top of segmentation,WJ Dally,"IEEE Transactions on Computers, 247-250",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5654436767932245884,9,1992
Control of a soft-switched variable frequency buck regulator,WJ Dally,"US Patent 9,231,477",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15621762240369700271,8,2016
Ground-referenced single-ended system-on-package,"WJ Dally, JW Poulton, TH Greer III, BK Khailany, CT Gray","US Patent 9,171,607",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11018839074945422938,8,2015
Ground-referenced single-ended memory interconnect,"WJ Dally, BK Khailany, TH Greer III, JW Poulton","US Patent 9,147,447",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11972217334953171508,8,2015
Multi-phase ground-referenced single-ended signaling,"WJ Dally, JW Poulton, TH Greer III","US Patent 9,076,551",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15539815562469183728,8,2015
Digital transmitter,WJ Dally,"US Patent 8,761,235",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4947142658432112534,8,2014
Single-trigger low-energy flip-flop circuit,"JM Alben, WJ Dally","US Patent 8,436,669",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=71156751363310537,8,2013
High-radix interprocessor communications system and method,"SL Scott, DC Abts, WJ Dally","US Patent 8,184,626",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3692013948991054241,8,2012
"Moving the needle, computer architecture research in academe and industry",WJ Dally,"ACM SIGARCH Computer Architecture News 38 (3), 1-1",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7965952714891533547,8,2010
The end of denial architecture,W Dally,Keynote at Design Automation Conference (DAC’09),https://scholar.google.com/scholar?oi=bibs&hl=en&cites=720876055066294041,8,2009
"Low power, DC-balanced serial link transmitter","WJ Dally, JW Poulton","US Patent 7,061,406",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8547345501510118414,8,2006
Towles В,W Dally,Principles and Practices of Interconnection Networks,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9110385875935019816,8,2003
Scalable opto-electronic network (SOEnet),"AK Gupta, WJ Dally, A Singh, B Towles","Proceedings 10th Symposium on High Performance Interconnects, 71-76",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9038803358300560480,8,2002
Monolithic chaotic communications system,"P Chiang, W Dally, E Lee",ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16278077942671004524,8,2001
The effects of explicitly parallel mechanisms on the Multi-ALU processor cluster pipeline,"A Chang, WJ Dally, SW Keckler, NP Carter, WS Lee",Proceedings International Conference on Computer Design. VLSI in Computers …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11152043689032529685,8,1998
Tomorrow’s Computing Engines,W Dally,"keynote speech, Fourth Int’l Symp. High-Performance Computer Architecture",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11696687228780496225,8,1998
The MAP instruction set reference manual v1. 0,"WJ Dally, SW Keckler, N Carter, A Chang, M Fillo, WS Lee","Concurrent VLSI Architecture Memo 59, Massachusetts Institute of Technology …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3162188578897312610,8,1994
Dragonfly processor interconnect network,"J Kim, DC Abts, SL Scott, WJ Dally","US Patent 10,153,985","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17832643464538908473,6948267341512152680",7,2018
Current-parking switching regulator with a split inductor,WJ Dally,"US Patent 9,395,738",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11453961883633181697,7,2016
Ground-referenced single-ended memory interconnect,WJ Dally,"US Patent 9,153,314",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13001019963254766950,7,2015
Ground-referenced single-ended signaling connected graphics processing unit multi-chip module,"WJ Dally, JM Alben, JW Poulton, TH Greer III","US Patent 9,153,539",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8875014989796622462,7,2015
Ground referenced single-ended signaling,"JW Poulton, TH Greer III, WJ Dally","US Patent 9,071,244",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11838239850063506830,7,2015
Timing calibration for on-chip interconnect,"R Palmer, JW Poulton, TH Greer III, WJ Dally","US Patent 8,941,430",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2334529724083314879,7,2015
Control of a soft-switched variable frequency multi-phase regulator,WJ Dally,"US Patent App. 13/868,975",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2291747452574185247,7,2014
Latch circuit with a bridging device,"I Elkin, WJ Dally, JM Alben","US Patent 8,659,337",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7318203990168152084,7,2014
Load balancing for communications within a multiprocessor computer system,"SL Scott, DC Abts, WJ Dally","US Patent 7,864,792",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10573133818147961261,7,2011
Signaling system with low-power automatic gain control,"WJ Dally, JW Poulton","US Patent 7,782,138",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4271899091964113369,7,2010
Efficient topologies for large-scale cluster networks,"J Kim, WJ Dally, D Abts","Optical Fiber Communication Conference, OMV1",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=71062891681893818,7,2010
Vehicle performance evaluation test method and apparatus,"S Sakamoto, J Takeda, N Okochi, T Ogawa, O Takenaka","US Patent 6,681,620",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4650779246404028273,7,2004
Irregular network,"WJ Dally, WF Mann, PP Carvey","US Patent 6,598,145",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14970030153773771007,7,2003
A single-chip terabit switch,"W Dally, W Dettloff, J Eyles, T Greer, J Poulton, T Stone, S Tell",Hot Chips 13,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=816338953057627622,7,2001
Retrospective: the J-machine,"WJ Dally, A Chien, S Fiske, W Horwat, R Lethin, M Noakes, P Nuth, ...",25 years of the international symposia on Computer architecture (selected …,"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2856431828476344344,17308006819682386904",7,1998
The subspace model: A theory of shapes for parallel systems,"K Knobezy, WJ Dallyz",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4138426123652725369,7,1995
COSMOS: An operating system for a fine-grain concurrent computer,"W Horwat, B Totty, WJ Dally","Research directions in concurrent object-oriented programming, 452-476",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6923082984431503647,7,1993
Concurrent computer architecture,WJ Dally,MASSACHUSETTS INST OF TECH CAMBRIDGE ARTIFICIAL INTELLIGENCE LAB,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5803242691074056783,7,1987
On the Performance of k-ary n-cube Interconnection Networks,WJ Dally,California Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15014222208002924461,7,1986
Hardware-enabled artificial intelligence,"WJ Dally, CT Gray, J Poulton, B Khailany, J Wilson, L Dennison","2018 IEEE Symposium on VLSI Circuits, 3-6",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8452651266849399298,6,2018
Dragonfly processor interconnect network,"J Kim, DC Abts, SL Scott, WJ Dally","US Patent 9,614,786",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1537857469646323834,6,2017
Periodic synchronizer using a reduced timing margin to generate a speculative synchronized output signal that is either validated or recalled,"WJ Dally, SG Tell","US Patent 9,471,091",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1887958819688927407,6,2016
Circuit-based apparatuses and methods with probabilistic cache eviction or replacement,"S Das, TM Aamodt, WJ Dally","US Patent App. 14/837,922",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2253503617504285054,6,2016
High-resolution phase detector,"WJ Dally, SG Tell","US Patent 9,164,134",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6282939353284754956,6,2015
Clamped bit line read circuit,"WJ Dally, JW Poulton","US Patent 8,559,248",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13424663882636963882,6,2013
A case of system-level hardware/software co-design and co-verification of a commodity multi-processor system with custom hardware,"S Hong, T Oguntebi, J Casper, N Bronson, C Kozyrakis, K Olukotun",Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5340769219910294870,6,2012
Guaranteeing forward progress of unified register allocation and instruction scheduling,"J Park, WJ Dally",Technical Report Concurrent VLSI Architecture Group Memo 127,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17145509361369873869,6,2011
Throughput computing,W Dally,"Proceedings of the 24th ACM International Conference on Supercomputing, 2-2",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11345263259660843741,6,2010
Memory and control organizations of stream processors,"JH Ahn, WJ Dally",Dissertation Abstracts International 68 (02),https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3137933083481920660,6,2007
Future directions for on-chip interconnection networks,WJ Dally,OCIN Workshop,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14755975056591097618,6,2006
Media processing using streams,"S Rixner, WJ Dally, UJ Kapasi, B Khailany, A Lopez-Lagunas, PR Mattson, ...","Media Processors 1999 3655, 122-134",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6798201986651759255,6,1998
A data-driven IDCT architecture for low power video applications,"T Xanthopoulos, AP Chandrakasan, CG Sodini, WJ Dally",ESSCIRC'96: Proceedings of the 22nd European Solid-State Circuits Conference …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6424091740511301569,6,1996
Logging and recovery in a highly concurrent database,JS Keen,,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=199354684574881929,6,1994
How to Choose the Grain Size of a Parallel Computer,"D Yeung, WJ Dally, A Agarwal","MIT/LCS Technical Report, MIT-LCS-TR-739",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=170382564083630972,6,1994
Subspace optimizations,"K Knobe, WJ Dally","Automatic Parallelization, 153-176",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11593575083440896418,6,1994
MDP design tools and methods,"RA Lethin, WJ Dally",Proceedings 1992 IEEE International Conference on Computer Design: VLSI in …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12508828228728122707,6,1992
The balanced cube: a concurrent data structure,"WJ Dally, CL Seitz",California Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=647185698338028671,6,1985
Route Packets,"WJ Dally, B Towles","Not Wires: On-Chip Interconnection Networks, 0-5",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7860240243935356948,6,0
Ground-referenced signaling for intra-chip and short-reach chip-to-chip interconnects,"WJ Turner, JW Poulton, JM Wilson, X Chen, SG Tell, M Fojtik, TH Greer, ...","2018 IEEE Custom Integrated Circuits Conference (CICC), 1-8",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13640372372510622989,5,2018
Multiphase current-parking switching regulator,WJ Dally,"US Patent 9,201,434",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13930490481950948588,5,2015
Digital transmitter,WJ Dally,"US Patent 8,989,303",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3583186545681531872,5,2015
Matrix phase detector,WJ Dally,"US Patent 8,866,511",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5906685675465021727,5,2014
On-demand dynamic branch prediction,"M Mohammadi, S Han, TM Aamodt, WJ Dally","IEEE Computer Architecture Letters 14 (1), 50-53",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13180776441407053997,5,2014
Instruction execution based on outstanding load operations,"WJ Dally, JE Lindholm","US Patent App. 13/242,562",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3027741166235462815,5,2012
Maximizing the filter rate of L0 compiler-managed instruction stores by pinning,"J Park, J Balfour, WJ Dally","Stanford University, Tech. Rep. 126",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2799879105792239457,5,2009
Method and apparatus for ensuring cell ordering in large capacity switching systems and for synchronizing the arrival time of cells to a switch fabric,"M Braff, G Ramamurthy, WJ Dally","US Patent 7,408,959",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5036372146691354727,5,2008
Digital clock recovery circuit,"W Dally, J Edmondson, R Farjad-Rad","US Patent App. 11/879,689",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3523390094983082876,5,2007
High-performance RISC-DSP,"W Dally, W Hays, R Gelinas, S Katzman, S Rosen, S Ericsson","US Patent App. 11/727,640",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3783018086623732678,5,2007
Serial-link circuit including capacitive offset adjustment of a high-speed receiver,"WJ Dally, MJ Lee","US Patent 6,728,240",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=492629588217204641,5,2004
The M-Machine operating system,Y Gurevich,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16885674627669046983,5,1995
The design and implementation of an actor language based on linear logic,CSC Tse,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11870029649476305809,5,1994
The J-Machine: A fine-grain parallel computer,"WJ Dally, A Chien, R Davison, JAS Fiske, S Furman, G Fyler, DB Gaunce, ...","Computing Systems in Engineering 3 (1-4), 7-15",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5812599704666597368,5,1992
Algorithms for accuracy enhancement in a hardware logic simulator,"P Agrawal, R Tutundjian, W Dally","Proceedings of the 26th ACM/IEEE Design Automation Conference, 645-648",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4839425240829170974,5,1989
Message-Driven Processor Architecture Version 11,"W Dally, A Chien, S Fiske, W Horwat, J Keen, P Nuth, J Larivee, B Totty",MASSACHUSETTS INST OF TECH CAMBRIDGE ARTIFICIAL INTELLIGENCE LAB,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16952717770288182695,5,1988
"A fine-grain, message-passing processing node",WJ Dally,"Concurrent Computations, 375-389",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8611324435629172380,5,1988
A high performance VLSI quaternary serial multiplier,WJ Dally,"Proc. ICCD-87, 649-653",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15874564812761273790,5,1987
The MOSSIM Simulation Engine Architecture and Design,WJ Dally,California Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=798895642780287216,5,1984
DRAM with segmented word line switching circuit for causing selection of portion of rows and circuitry for a variable page width control scheme,WJ Dally,"US Patent 10,026,468","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10382793053733497074,6638359625823085179",4,2018
Darwin: A hardware-acceleration framework for genomic sequence alignment,"Y Turakhia, KJ Zheng, G Bejerano, WJ Dally","bioRxiv, 092171",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12466113206559051883,4,2017
Energy-based control of a switching regulator,WJ Dally,"US Patent 9,484,815",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8830542278300432795,4,2016
"System, method, and computer program product for automatic two-phase clocking",WJ Dally,"US Patent 8,930,862",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5862764492207104802,4,2015
System and method for determining a time for safely sampling a signal of a clock domain,"W Dally, SG Tell","US Patent 8,428,207",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17116738984584706406,4,2013
Method and apparatus for data recovery,WJ Dally,"US Patent 8,233,567",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18336336404751919243,4,2012
Signaling system with low-power automatic gain control,"WJ Dally, JW Poulton","US Patent 8,102,212",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10258057565073006517,4,2012
Memory optimizations of embedded applications for energy efficiency,JS Park,Stanford University,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12140280381355105060,4,2011
Signaling system with low-power automatic gain control,"WJ Dally, JW Poulton","US Patent 7,495,513",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15165991108275526663,4,2009
On-Chip Interconnection Networks Low-Power Interconnect,WJ Dally,Special Session at ISLPED,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2646562897904233062,4,2007
Interconnect-Centric Computing.,"WJ Dally, H Keynote","HPCA 7, 1",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5812393992838302247,4,2007
Multi-Core for HPC: breakthrough or breakdown?,"T Sterling, P Kogge, WJ Dally, S Scott, W Gropp, D Keyes, P Beckman","Proceedings of the 2006 ACM/IEEE conference on Supercomputing, 73",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12852088319672562303,4,2006
Data parallel address architecture,"JH Ahn, WJ Dally","IEEE Computer Architecture Letters 5 (1), 30-33",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9876309258198162410,4,2006
Space-efficient source routing,"WJ Dally, PA King, WF Mann, PP Carvey, LR Dennison","US Patent 6,717,942",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=255371427272622595,4,2004
A 20Gb/s 0.13 um CMOS Serial Link,"P Chiang, WJ Dally, MJE Lee","Proc. Hot Chips 2002, 14th Symp. High Performance Chips",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4337169255388134968,4,2002
A Universal Parallel Computer Architecture.,WJ Dally,"FGCS, 746-758",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18362971516654567500,4,1992
The Message-Driven Processor: A Multicomputer Processing Node with E cient Mechanisms,"WJ Dally, R Davison, JAS Fiske, G Fyler, JS Keen, RA Lethin, M Noakes, ...",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6973420819127951812,4,1990
"Parallel Processing, Architecture and Directions: Video Notes",WJ Dally,IEEE Computer Society Press,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16619139501709968382,4,1989
Mechanisms for Concurrent Computing,WJ Dally,"FGCS, 154-156",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17466485769640856783,4,1988
"A 0.11 pJ/Op, 0.32-128 TOPS, Scalable Multi-Chip-Module-based Deep Neural Network Accelerator with Ground-Reference Signaling in 16nm","B Zimmer, R Venkatesan, YS Shao, J Clemons, M Fojtik, N Jiang, B Keller, ...","2019 Symposium on VLSI Circuits, C300-C301",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7398445840079525494,3,2019
Darwin-WGA: A co-processor provides increased sensitivity in whole genome alignments with high speedup,"Y Turakhia, SD Goenka, G Bejerano, WJ Dally",2019 IEEE International Symposium on High Performance Computer Architecture …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15233981465501126944,3,2019
Sparse convolutional neural network accelerator,"WJ Dally, A Parashar, JS Emer, SW Keckler, LR Dennison","US Patent App. 15/458,837",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11287742332221773702,3,2018
8.6 A 6.5-to-23.3 fJ/b/mm balanced charge-recycling bus in 16nm FinFET CMOS at 1.7-to-2.6 Gb/s/wire with clock forwarding and low-crosstalk contraflow wiring.,"JM Wilson, MR Fojtik, JW Poulton, X Chen, SG Tell, TH Greer, CT Gray, ...","ISSCC, 156-157","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8318058202998233153,17062213374001510613",3,2016
Data transfer bus communication to receive data by sending request instruction attached with identifier indicating processor and thread context identities,"R Gelinas, WP Hays, S Katzman, WJ Dally","US Patent 9,047,093",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14924959602597637625,3,2015
Digital transmitter,WJ Dally,"US Patent 8,923,433",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16870505388833944189,3,2014
Dram with segmented page configuration,WJ Dally,"US Patent App. 13/761,996",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3445287098326143169,3,2014
Variation-tolerant periodic synchronizer,"WJ Dally, SG Tell","US Patent 8,760,204",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13707091614773239028,3,2014
Redundancy for on-chip interconnect,"R Palmer, JW Poulton, TH Greer III, WJ Dally","US Patent 8,689,159",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17289658636511557559,3,2014
Signaling system with low-power automatic gain control,"WJ Dally, JW Poulton","US Patent 8,674,768",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4313262076515616244,3,2014
Data exchange and communication between execution units in a parallel processor,"B Khailany, WJ Dally, UJ Kapasi, JJ Lin","US Patent 8,412,917",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13438988397254885906,3,2013
Data exchange and communication between execution units in a parallel processor,"B Khailany, WJ Dally, UJ Kapasi, JJ Lin","US Patent 8,024,553",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1238367974878595723,3,2011
Apparatus and computer program product in a processor for performing in-memory tracing using existing communication paths,"M Ra'ed, AE Mericas, WJ Starke","US Patent 7,844,860",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15277663073822704663,3,2010
Context switching processor with multiple context control register sets including write address register identifying destination register for waiting context to store returned …,"R Gelinas, WP Hays, S Katzman, WJ Dally","US Patent 7,529,915",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2415176153498222565,3,2009
"Low power, DC-balanced serial link transmitter","WJ Dally, JW Poulton","US Patent 7,268,706",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13991646956191122326,3,2007
Requirements for ASCI,R Schwitters,MITRE CORP MCLEAN VA JASON PROGRAM OFFICE,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1679571034703639217,3,2003
"Spills, fills, and kills-an architecture for reducing register-memory traffic","M Erez, BP Towles, WJ Dally",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7041791729268342089,3,2000
Message-driven dynamics,RA Lethin,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14731367672891128298,3,1997
The subspace model: Shape-based compilation for parallel systems,KB Knobe,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14387703171014387800,3,1997
Mechanisms for parallel computers,"WJ Dally, DS Wills, R Lethin","Parallel Computing on Distributed Memory Multiprocessors, 3-25",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14240420400137790336,3,1993
A Special purpose processor for switch-level simulation,"WJ Dally, RE Bryant",International Conference on Computer Aided Design,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3397758937785899826,3,1984
Analog/Mixed-Signal Hardware Error Modeling for Deep Learning Inference,"AS Rekhi, B Zimmer, N Nedovic, N Liu, R Venkatesan, M Wang, ...","Proceedings of the 56th Annual Design Automation Conference 2019, 81",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11810756052756451024,2,2019
Bandwidth-efficient deep learning,"S Han, WJ Dally","2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC), 1-6",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15770578153843907459,2,2018
Unified streaming multiprocessor memory,WJ Dally,"US Patent 9,069,664",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15218053609288255228,2,2015
Atomic memory access hardware implementations,"JH Ahn, M Erez, WJ Dally","US Patent 8,959,292",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16060225633022313581,2,2015
System and method for determining a time for safely sampling a signal of a clock domain,"WJ Dally, SG Tell","US Patent 8,879,681",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3211109445320464563,2,2014
Configurable delay circuit,"JW Poulton, R Palmer, WJ Dally","US Patent App. 13/619,765",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15493113250541268546,2,2014
Block-parallel programming for real-time embedded applications,"D Black-Schaffer, WJ Dally","2010 39th International Conference on Parallel Processing, 297-306",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13245341920035370361,2,2010
Stream Scheduling: A Framework to Manage Bulk Operations in a Memory Hierarchy,"A Das, WJ Dally",Proceedings of the 16th International Conference on Parallel Architecture …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15373927285764983941,2,2007
Towards a Code Of Cyberethics,UR Averweg,The Journal of Community Informatics 2 (2),"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15502500825442919069,1549735114270997856,6587085952258265887,18443376244501199636",2,2006
DRAFT Final Report: Workshop on On-and Off-Chip Networks for Multi-Core Systems,W Dally,Capturado em: http://www. ece. ucdavis. edu/~ ocin06 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13282735542145620853,2,2006
Apparatus and methods for connecting modules using remote switching,"PP Carvey, WJ Dally, LR Dennison","US Patent 6,976,064",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16297541643441846104,2,2005
セルオートマトンによる大規模相互結合網シミュレーションの試み,横田隆史， 大津金光， 古川文人， 馬場敬信,"電子情報通信学会技術研究報告. CPSY, コンピュータシステム 105 (453), 31-36",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7632682171784669668,2,2005
A 33mW 8Gb/s CMOS clock multiplier and CDR for highly integrated I/Os,"HT Ng, MJE Lee, R Farjad-Rad, R Senthinathan, WJ Dally, A Nguyen, ...","Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003., 77-80",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17879880762079349893,2,2003
Hot chips 12,"WJ Dally, M Tremblay, AJ Baum","IEEE Micro 21 (2), 13-15",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5219583383768058886,2,2001
Power Sources for Ultra Low Power Electronics,R Westervelt,MITRE CORP MCLEAN VA JASON PROGRAM OFFICE,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11314828688246692036,2,2000
Small unit operations,"N Fortson, W Dally, D Eardley, J Vesecky",JASON Report JSR-97-140,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7912469783719725141,2,1997
Advances in the M-Machine runtime system,AL Shultz,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5355899853967260503,2,1997
Architects Look to Processors of Future,"G Bell, R Sites, W Dally, D Ditzel, Y Patt","MICROPROCESSOR REPORT, MICRODESIGN RESOURCES 10 (10)",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2224282045825535708,2,1996
Logic simulation algorithms for pipelined hardware architectures,"P Agrawal, WJ Dally, R Tutundjian","Hardware Accelerators for Electrical CAD, 90-99",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11289147378649548523,2,1988
Simba: Scaling Deep-Learning Inference with Multi-Chip-Module-Based Architecture,"YS Shao, J Clemons, R Venkatesan, B Zimmer, M Fojtik, N Jiang, B Keller, ...",Proceedings of the 52nd Annual IEEE/ACM International Symposium on …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3913618664607596315,1,2019
Magnetic power coupling to an integrated circuit module,"WJ Dally, TH Greer III, SS Kudva","US Patent 10,361,023",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=741564454339280060,1,2019
A Fine-Grained GALS SoC with Pausible Adaptive Clocking in 16 nm FinFET,"M Fojtik, B Keller, A Klinefelter, N Pinckney, SG Tell, B Zimmer, T Raja, ...",2019 25th IEEE International Symposium on Asynchronous Circuits and Systems …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11129372647827004776,1,2019
MAGNet: A Modular Accelerator Generator for Neural Networks,"R Venkatesan, YS Shao, M Wang, J Clemons, S Dai, M Fojtik, B Keller, ...",ICCAD,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=972303148626728681,1,2019
"A 1.17-pJ/b, 25-Gb/s/pin Ground-Referenced Single-Ended Serial Link for Off-and On-Package Communication Using a Process-and Temperature-Adaptive Voltage Regulator","JW Poulton, JM Wilson, WJ Turner, B Zimmer, X Chen, SS Kudva, S Song, ...","IEEE Journal of Solid-State Circuits 54 (1), 43-54",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=430652043832148382,1,2018
Data compaction and memory bandwidth reduction for sparse neural networks,"YAN Zhou, FW Sijstermans, Y Hua, X Wang, JM Pool, WJ Dally, L Chen","US Patent App. 15/422,359",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5342474836691957542,1,2018
CG-OoO: Energy-Efficient Coarse-Grain Out-of-Order Execution Near In-Order Energy with Near Out-of-Order Performance,"M Mohammadi, TM Aamodt, WJ Dally","ACM Transactions on Architecture and Code Optimization (TACO) 14 (4), 39",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8960320049560152987,1,2017
Current diversion for power-providing systems,"WJ Dally, D Hau, V Choksi, AJ Ponec, C Ling","US Patent 9,685,789",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16259278594001773825,1,2017
Radio frequency power amplifier including a pulse generator and matching network circuit,WJ Dally,"US Patent 9,660,599",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11405905857285907475,1,2017
Digital transmitter,WJ Dally,"US Patent 9,419,824",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5457474435552927987,1,2016
Compressed pointers for cell structures,WJ Dally,"US Patent 9,323,774",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11610939392926870580,1,2016
Current parking regulator for zero droop/overshoot load transient response,"SS Kudva, WJ Dally, TH Greer, CT Gray","2016 IEEE Applied Power Electronics Conference and Exposition (APEC), 86-93",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17001157738636872726,1,2016
Ground-referenced single-ended memory interconnect,"WJ Dally, JW Poulton, TH Greer III, BK Khailany, CT Gray","US Patent 9,251,870",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18180454182569816463,1,2016
Variable dynamic memory refresh,WJ Dally,"US Patent 9,224,449",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17197450139115222039,1,2015
Latch circuit with a bridging device,"I Elkin, WJ Dally, JM Alben","US Patent 9,077,329",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2167233015879530108,1,2015
System and method for configuring a channel,"SW Keckler, WJ Dally, SL Scott, BK Khailany, MA Parker","US Patent 9,058,453",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16533676736190634008,1,2015
Electric power conversion with assymetric phase response,WJ Dally,"US Patent App. 13/770,656",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8753296669200069568,1,2014
Single-trigger low-energy flip-flop circuit,"JM Alben, WJ Dally","US Patent 8,786,345",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6369380584743925539,1,2014
Author retrospective for design tradeoffs for tiled CMP on-chip networks,"WJ Dally, J Balfour","ACM International Conference on Supercomputing 25th Anniversary Volume, 77-79",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4225072356452245957,1,2014
Dual-trigger low-energy flip-flop circuit,"WJ Dally, JM Alben, JW Poulton, G Yang","US Patent 8,604,855",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11456371811990151683,1,2013
Circuit challenges for future computing systems,WJ Dally,"2011 Symposium on VLSI Circuits-Digest of Technical Papers, 100-103",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4259760763790725405,1,2011
System and method for re-ordering memory references for access to memory,"WJ Dally, SW Rixner","US Patent 7,707,384",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11308971482589692304,1,2010
Opening session,I Session,,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14383373106201624730,1,2009
Stream Processors,"M Erez, WJ Dally","Multicore Processors and Systems, 231-270",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14893930047134633831,1,2009
Stream scheduling: a framework to manage bulk operations in memory hierarchies,"A Das, WJ Dally","European Conference on Parallel Processing, 337-349",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=969101784959318753,1,2008
Agile multi-function arrays,"E Williams, J Vesecky, K Pister, H Abarbanel, J Cornwall, W Dally, ...",MITRE CORP MCLEAN VA JASON PROGRAM OFFICE,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2428386931848265350,1,2007
The case for broader computer architecture education: keynote address,WJ Dally,Proceedings of the 2004 workshop on Computer architecture education: held in …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14215604082264940625,1,2004
Router architecture,WJ Dally,"Principles and practices of interconnection network, 305-324",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9585032117071784089,1,2004
"High-Speed Logic, Circuits, Libraries and Layout","A Chang, WJ Dally, D Chinnery, K Keutzer, R Zlatanovici","Closing the Gap Between ASIC & Custom, 101-144",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11052706229847697197,1,2004
Exploiting Structure and Managing Wires to Increase Density and Performance,"A Chang, WJ Dally","Closing the Gap Between ASIC & Custom, 269-287",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6972735704107162718,1,2004
Buffer and delay bounds in high radix interconnection networks,"A Singh, WJ Dally","IEEE Computer Architecture Letters 3 (1), 8-8",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12882350199862294649,1,2004
Spintronics,"R Westervelt, K Case, W Dally, A Despain, D Eardley",MITRE CORP MCLEAN VA JASON PROGRAM OFFICE,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8293561485571909662,1,2001
Computer Systems Laboratory,"WJ Dally, V Towles","Stanford University, DAC",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8977533277467814973,1,2001
Data mining and the human genome,"H Abarbanel, C Callan, W Dally, F Dyson, T Hwa, S Koonin, H Levine, ...","The MITRE Corporation, McLean, VA (US). JASON Program Office",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16674050843268717168,1,2000
Data Mining and the Human Genome,"GF Joyce, H Abarbanel, C Callan, W Dally, F Dyson",MITRE CORP MCLEAN VA JASON PROGRAM OFFICE,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1300503326800652429,1,2000
"E cient, protected message interface in the MIT M-Machine","WS Lee, WJ Dally, SW Keckler, NP Carter, A Chang",IEEE Computer Special Issue on Design Challenges for High-Performance …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9679181761594038782,1,1998
Human Genome Project.,"S Koonin, S Block, J Cornwall, W Dally, F Dyson",MITRE CORP MCLEAN VA JASON PROGRAM OFFICE,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2779434681579000318,1,1998
Transmitter Equalization for 4-Gbps signaling,"J Poulton, WI Dally","IEEE Micro 18, 25-27",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18369076110697618514,1,1998
The bleeding edge,"R Rettberg, WJ Dally, DE Culler","IEEE Micro 18 (1), 10-11",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8273516427439162080,1,1998
An I/O port controller for the MAP chip,A Ma,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11972254911713939951,1,1997
XEL: extended ephemeral logging for log storage management,"JS Keen, WJ Dally",Proceedings of the third international conference on Information and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=500963366304511285,1,1994
A numerical engine for distributed sparse matrices,R Telichevesky,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16323521826904101615,1,1994
A hierarchical cache coherent protocol,DA Wallach,,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6778646534116026159,1,1992
A message passing system for a fault tolerant parallel processor,RL Heyda,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13437105056062033444,1,1987
The torus routing chip,WJ Dally,"J. Distributed Computing 3 (4), 267-286",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15715338036819289331,1,1979
Energy Efficient On-Demand Dynamic Branch Prediction Models,"M Mohammadi, S Han, E Atoofian, A Baniasadi, TM Aamodt, WJ Dally",IEEE Transactions on Computers,,0,2019
"A 0.11 PJ/OP, 0.32-128 Tops, Scalable Multi-Chip-Module-Based Deep Neural Network Accelerator Designed with A High-Productivity vlsi Methodology","R Venkatesan, YS Shao, B Zimmer, J Clemons, M Fojtik, N Jiang, B Keller, ...","2019 IEEE Hot Chips 31 Symposium (HCS), 1-24",,0,2019
Variable Frequency Soft-Switching Control of a Buck Converter,"SS Kudva, WJ Dally, TH Greer III, CT Gray","US Patent App. 16/248,373",,0,2019
A 2-to-20 GHz Multi-Phase Clock Generator with Phase Interpolators Using Injection-Locked Oscillation Buffers for High-Speed IOs in 16nm FinFET,"S Song, J Poulton, X Chen, B Zimmer, SG Tell, WJ Turner, SS Kudva, ...","2019 IEEE Custom Integrated Circuits Conference (CICC), 1-4",,0,2019
Darwin: A Genomics Coprocessor,"Y Turakhia, G Bejerano, WJ Dally","IEEE Micro 39 (3), 29-37",,0,2019
Champagne: Whole-genome phylogenomic character matrix method places Myomorpha basal in Rodentia,"JK Schull, Y Turakhia, WJ Dally, G Bejerano","bioRxiv, 803957",,0,2019
A Delay Metric for Video Object Detection: What Average Precision Fails to Tell,"H Mao, X Yang, WJ Dally","Proceedings of the IEEE International Conference on Computer Vision, 573-582",,0,2019
Anurag Mukkara,"A Mukkara, N Beckmann, M Abeydeera, X Ma, D Sanchez, N El-Sayed, ...",,,0,2018
CaTDet: Cascaded Tracked Detector for Efficient Object Detection from Video,"H Mao, T Kong, WJ Dally",arXiv preprint arXiv:1810.00434,,0,2018
Network endpoint congestion management,"N Jiang, LR Dennison, WJ Dally","Lawrence Berkeley National Lab.(LBNL), Berkeley, CA (United States)",,0,2018
Network endpoint congestion management,"N Jiang, LR Dennison, WJ Dally","US Patent App. 10/063,481",,0,2018
Network endpoint congestion management,"N Jiang, LR Dennison, WJ Dally","US Patent App. 15/161,445",,0,2018
Optimal Operation of a Plug-In Hybrid Vehicle,"J Platt, N Moehle, JD Fox, W Dally","IEEE Transactions on Vehicular Technology 67 (11), 10366-10377",,0,2018
"System, method, and computer program product for a two-phase queue","WJ Dally, JD Balfour, IL Ubieto","US Patent 9,928,104",,0,2018
Sparse convolutional neural network accelerator,"WJ Dally, A Parashar, JS Emer, SW Keckler, LR Dennison","US Patent App. 15/458,799",,0,2018
Sparse convolutional neural network accelerator,"WJ Dally, A Parashar, JS Emer, SW Keckler, LR Dennison","US Patent App. 15/659,371",,0,2018
System and method for configuring a channel,"SW Keckler, WJ Dally, SL Scott, BK Khailany, MA Parker","US Patent 9,886,409",,0,2018
Current-parking switching regulator downstream controller,WJ Dally,"US Patent 9,800,158",,0,2017
Digital transmitter,WJ Dally,"US Patent 9,647,857",,0,2017
Data transfer bus communication using single request to perform command and return data to destination indicated in context to allow thread context switch,"R Gelinas, WP Hays, S Katzman, WJ Dally","US Patent App. 15/360,014",,0,2017
Speculative memory controller,WJ Dally,"US Patent 9,594,700",,0,2017
Image Captioning with Sparse LTSM,"Y Lin, S Han, Y Wang, WJ Dally",,,0,2017
HoLiSwap: Reducing Wire Energy in L1 Caches,"Y Turakhia, S Das, TM Aamodt, WJ Dally",arXiv preprint arXiv:1701.03878,,0,2017
Low-latency bi-directional repeater,WJ Dally,"US Patent App. 14/748,079",,0,2016
Executing an instruction of currently active thread before context switch upon receiving inactive context ID to be activated,"R Gelinas, WP Hays, S Katzman, WJ Dally","US Patent 9,519,507",,0,2016
CG-OoO: Energy-Efficient Coarse-Grain Out-of-Order Execution,"M Mohammadi, TM Aamodt, WJ Dally",arXiv preprint arXiv:1606.01607,,0,2016
Current parking response to transient load demands,WJ Dally,"US Patent 9,287,778",,0,2016
Mesochronous synchronizer with delay-line phase detector,WJ Dally,"US Patent 9,106,235",,0,2015
"System, method, and computer program product for invalidatng cache lines",W Dally,"US Patent 9,069,684",,0,2015
Speculative reservation for routing networks,"N Jiang, WJ Dally","US Patent 9,025,456",,0,2015
Low clock energy double-edge-triggered flip-flop circuit,WJ Dally,"US Patent 8,841,953",,0,2014
Power supply-insensitive buffer and oscillator circuit,WJ Dally,"US Patent 8,604,857",,0,2013
"The global aerosol-climate model echam-ham, version 2: sensitivity to improvements in process representations","J Kepner, W Arcand, N Bliss, D Bestor, C Byun, M Hubbell, P Michaleas, ...",Contemporary High Performance Computing: From Petascale toward Exascale 2 (6 …,,0,2013
Processing Node,WJ Dally,"Concurrent Computations: Algorithms, Architecture, and Technology, 375",,0,2012
8A Hierarchical Thread Scheduler and Register File for Energy-Efficient Throughput Processors,"M Gebhart, DT Nvidia, EL Nvidia",,,0,2012
The utility of fast active messages on many-core chips: Efficient supercomputing project,"RC Harting, V Parikh, WJ Dally","2011 IEEE Hot Chips 23 Symposium (HCS), 1-1",,0,2011
COMPUTER ARCHITECTURE LETTERS,"J Mars, L Tang, R Hundt, G Michelogiannakis, N Jiang, DU Becker, ...",,,0,2011
2011 Index IEEE Computer Architecture Letters Vol. 10,"D Becker, I Choi, E Cooper-Balis, W Dally, S Devadas, J Duato, J Flich, ...","Computer 53, 56",,0,2011
"4 Guest Editor’s Introduction: CPUs, GPUs, and Hybrid Computing David Brooks 7 GPUs and the Future of Parallel Computing","SW Keckler, WJ Dally, B Khailany, M Garland, D Glasco, D Rohr, M Bach, ...",,,0,2011
"SIAM Conference on Parallel Processing for Scientific Computing-March 12-14, 2008",WG Kolata,"Society for Industrial and Applied Mathematics (SIAM), Phiiladelphia, PA …",,0,2008
Structured Application-Specific Integrated Circuit (ASIC) Study,"W Dally, J Balfour, D Black-Schaffer, P Hartke",STANFORD UNIV CA COMPUTER SYSTEMS LAB,,0,2008
Pulsenet-A Parallel Flash Sampler and Digital Processor IC for Optical SETI,"AW Howard, GY Wei, WJ Dally, P Horowitz","IEEE Custom Integrated Circuits Conference 2006, 261-264",,0,2006
A trip-based multicasting model in wormhole-routed networks with virtual channels.,"EO Amnah, WL Zuo, AY Al-Dubai, M Ould-Khaoua, L Mackenzie, ...","Journal of Applied Sciences 7 (22), 805-811",,0,2006
HIGH PERFORMANCE BIOCOMPUTATION,"H Abarbanel, S Koonin, M Brenner, H Levine, C Callan, N Lewis, W Dally, ...","JSR 4, 300",,0,2005
Space-efficient source routing,"W Dally, P King, W Mann, P Carvey, L Dennison","US Patent App. 10/775,594",,0,2004
A trip-based multicasting model in wormhole-routed networks with virtual channels.,"A El-Obaid, WL Zuo, AY Al-Dubai, M Ould-Khaoua, AY Al-Dubai, ...","Information Technology Journal 7 (1), 101-113",,0,2003
Stream Processing for High-Performance Embedded Systems,WJ Dally,STANFORD UNIV CA COMPUTER SYSTEMS LAB,,0,2002
A distributed multipath routing algorithm to minimize congestion.,"U Saravanakumar, R Rangarajan, L Benini, G De Micheli, WJ Dally, ...","Asian Journal of Scientific Research 6 (4), 70-78",,0,2002
Moletronics II,"N Lewis, E Williams, P Alivisatos, S Block, W Dally",MITRE CORP MCLEAN VA,,0,2001
Stream Processing: Hardware and Software Discussion,"B Khailany, WJ Dally, S Rixner, UJ Kapasi, P Mattson, J Namkoong",IEEE Micro,,0,2001
Processor Mechanisms for Software Shard Memory,"P Nicholas, J William, S Whay, SW Keckler, A Chang","International Symposium on High Performance Computing, 120-133",,0,2000
Power Sources for Ultra Low Power Electronics,"J Cornwall, W Dally, A Despain, F Dyson, D Eardley, W Happer, ...","JSR 98, 130",,0,2000
Molecular Electronics: Interfacing the Nano-and Micro-Worlds,"N Lewis, C Callan, W Dally, A Despain, W Happer",MITRE CORP MCLEAN VA JASON PROGRAM OFFICE,,0,2000
Computer Architecture for the Next Millenium,WJ Dally,,,0,1999
Army Battleﬁeld Communications,PBRGO Rothaus,,,0,1999
Transmission Lines,WJ Dally,,,0,1998
EE273 Lecture 5 Noise in Digital Systems,WJ Dally,,,0,1998
EE273 Lecture 1 Introduction to Digital Systems Engineering,WJ Dally,,,0,1998
Small Unit Operations,"J Cornwall, W Dally, D Eardley, W Press, J Sullivan",MITRE CORP MCLEAN VA JASON PROGRAM OFFICE,,0,1998
Human Genome Project,"S Block, J Cornwall, W Dally, F Dyson, N Fortson, G Joyce, HJ Kimble, ...","The MITRE Corporation, McLean, VA (US). JASON Program Office",,0,1998
"COVER FEATURE-An Efficient, Protected Message Interface","WS Lee, WJ Dally, SW Keckler, NP Carter, A Chang","Computer-IEEE Computer Magazine 31 (11), 69-75",,0,1998
Point sample rendering,"WJ Dally, JP Grossman",Massachusetts Institute of Technology,,0,1998
An instruction scheduling algorithm for communication-constrained microprocessors,CJ Buehler,Massachusetts Institute of Technology,,0,1998
Communication-oriented computer architecture: data choreography,WJ Dally,Proceedings Innovative Architecture for Future Generation High-Performance …,,0,1997
"An Unconventional, Highly Multipath-Resistant, Modulation Scheme","W Dally, R Garwin",,,0,1997
High Performance Human-Computer Interfaces,"W Dally, S Koonin, W Press, E Williams, H Woodin","JSR 96, 130",,0,1997
"An Unconventional, Highly Multipath-Resistant, Modulation Scheme","W Press, W Dally, D Eardley, R Garwin, P Horowitz",MITRE CORP MCLEAN VA JASON PROGRAM OFFICE,,0,1997
"1997Annual Index, Vol. 17","L Adams, T Anderson, A Bilas, BB Biswas, D Burger, N Cardwell, ...","development [single chip microprocessors] 2000, 28-36",,0,1997
TPDS Now Online! z Special Issue Editors Old and New,"WJ Dally, JAB Fortes, MD Hill, PT Hulina, RK Iyer, TH Lai, HJ Siegel, ...","IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS 8 (3), 225",,0,1997
Asynchronous event handing,S Chatterjee,Massachusetts Institute of Technology,,0,1997
Design of the Configuration and Diagnostic Units of the MAP Chip,K Klayman,Massachusetts Institute of Technology,,0,1997
Circuit designs for the MAP chip,AR Chen,Massachusetts Institute of Technology,,0,1997
Advanced Computing,"W Dally, A Despain, J Goodman, J Kimble, D Nelson",MITRE CORP MCLEAN VA JASON PROGRAM OFFICE,,0,1996
Flexible Memory Systems.(AASERT Fellowship).,"N Carter, WJ Dally",MASSACHUSETTS INST OF TECH CAMBRIDGE,,0,1996
Unconventional Systems Integration,"E Williams, W Dally, A Despain, D Eardley, D Hammer",MITRE CORP MCLEAN VA JASON PROGRAM OFFICE,,0,1996
"Bandwidth, Granularity, and Mechanisms: Key Issues in the Design of Parallel Computers",WJ Dally,Natural & Artificial Parallel Computation: Proceedings of the Fifth NEC …,,0,1996
SAR,"A Despain, P Banks, M Cornwall, W Dally, F Dyson",MITRE CORP MCLEAN VA JASON PROGRAM OFFICE,,0,1995
Security and Privacy in the NII,"P Weinberger, C Callan, W Dally, A Peterson, W Press",MITRE CORP MCLEAN VA JASON PROGRAM OFFICE,,0,1995
Microsurveillance of the Urban Battlefield,"C Callan, P Horowitz, J Cornwall, W Press, W Dally",MITRE CORP MCLEAN VA JASON PROGRAM OFFICE,,0,1995
Custom integrated circuits,"J Allen, JL Wyatt Jr, JK White, S Devadas, AP Chandrakasan, I Masaki, ...",Custom Integrated Circuits,,0,1995
M-Machine Microarchitecture v1. 11,"WJ Dally, SW Keckler, N Carter, A Chang, M Fillo, WS Lee",,,0,1994
Hardware Support for Fast Capability-based Addressing,"NPCSW Keckler, WJ Dally","ASPLOS VL: Proceedings, San José, California, October 4-7, 1994 22 (92-C), 319",,0,1994
Issues in the Design and Implementation of Instruction Processors for Multicomputers (Position Statement),WJ Dally,"Multithreaded Computer Architecture: A Summary of the State of the ART, 79-82",,0,1994
The design of a high performance SPARC bus interface,DFY Wong,Massachusetts Institute of Technology,,0,1994
Efficient message subsystem design,WS Lee,Massachusetts Institute of Technology,,0,1994
VLSI design for freshmen and sophomores,D Harris,Massachusetts Institute of Technology,,0,1994
A subspace optimizing data parallel complier,TO Dampier,Massachusetts Institute of Technology,,0,1994
The implementation of a reliable router chip,KH Kan,Massachusetts Institute of Technology,,0,1994
High-Performance Bidirectional Signalling in VLSI Systems,"LRDWS Lee, WJ Dally","Research on Integrated Systems: Proceedings of the 1993 Symposium, 300",,0,1993
The Future of Computing is Parallel,WJ Dally,"Computer Science Department, University of California, Los Angeles",,0,1993
"CSIM: A C-based, process-oriented simulation language.","A El-Obaid, WL Zuo, A Agrawal, AY Al-Dubai, M Ould-Khaoua, ...","Information Technology Journal 6 (5), 398-412",,0,1991
Experiments with data flow on a general-purpose parallel computer. Memorandum report,"E Spertus, WJ Dally","Massachusetts Inst. of Tech., Cambridge, MA (United States). Artificial …",,0,1991
"Critical problems in very large scale computer systems(Semiannual Technical Report, 1 Oct. 1989- 31)(Mar. 1990)","A AGARWAL, W DALLY, S DEVADAS, T KNIGHT, JR S F, FT LEIGHTON, ...",,,0,1990
"Advanced Research in VLSI: Proceedings of the Sixth MIT Conference;[papers Presented at the Sixth MIT Conference on Advanced Research in VLSI, Held in Cambridge, Mass., in 1990]",WJ Dally,MIT Press,,0,1990
"Critical problems in very large scale computer systems(Semiannual Technical Report, 1 Apr.- 30 Sep. 1989)","A AGARWAL, W DALLY, S DEVADAS, T KNIGHT, JR S F, F LEIGHTON, ...",,,0,1989
"Critical problems in very-large-scale computer systems. Semiannual technical report, 1 April-30 September 1988","P Penfield, A Agarwal, WJ Dally, S Devadas, TF Knight","Massachusetts Inst. of Tech., Cambridge (USA). Microsystems Research Center",,0,1988
"Message-Driven Processor architecture, Version 11. Artificial intelligence memo","W Dally, A Chien, S Fiske, W Horwat, J Keen","Massachusetts Inst. of Tech., Cambridge (USA). Artificial Intelligence Lab.",,0,1988
Critical Problems in Very Large Scale Computer Systems,"P Penfield Jr, A Agarwal, WJ Dally, LA Glasser, TF Knight Jr, FT Leighton, ...",MASSACHUSETTS INST OF TECH CAMBRIDGE MICROSYSTEMS RESEARCH CENTER,,0,1988
"ON FIFTH GENERATION COMPUTER SYSTEMS 1988, edited by ICOT.© ICOT, 1988",WJ Dally,"FGCS'88 3, 154",,0,1988
"Coherent VLSI environment. Semiannual technical report, 1 October 1986-31 March 1987","P Penfield, WJ Dally, LA Glasser, TF Knight, FT Leighton","Massachusetts Inst. of Tech., Cambridge (USA). Microsystems Research Center",,0,1987
Graph Algorithms,WJ Dally,"A VLSI Architecture for Concurrent Data Structures, 75-132",,0,1987
The Balanced Cube,WJ Dally,"A VLSI Architecture for Concurrent Data Structures, 27-73",,0,1987
Concurrent Smalltalk,WJ Dally,"A VLSI Architecture for Concurrent Data Structures, 13-25",,0,1987
A Coherent VLSI Design Environment.,"P Penfield Jr, WJ Dally, LA Glasser, TF Knight Jr, CE Leiserson",MASSACHUSETTS INST OF TECH CAMBRIDGE MICROSYSTEMS RESEARCH CENTER,,0,1986
A VLSI Architecture for Concurrent Data Structures: Thesis,WJ Dally,California Institute of Technology,,0,1986
Concurrent Algorithms for the Max-Flow Problem,WJ Dally,California Institute of Technology,,0,1985
Darwin-WGA,"Y Turakhia, SD Goenka, P Gill Bejerano, WJ Dally",,,0,0
ISSCC 2003/SESSION 4/CLOCK RECOVERY AND BACKPLANE TRANSCEIVERS/PAPER 4.3,"MJE Lee, WJ Dally, J Poulton, T Greer, J Edmondson, R Farjad-Rad, ...",,,0,0
"D’Ascoli, F.· 486 Dabrowski, J.· 719 Daembkes, H.· 1108 Daga, J.-M.· 1593 Dalirsani, A.· 361","F Campi, JL Carbonero, J Casper, G Caubit, K Chakrabarty, ...",,,0,0
About Textbooks,"WJ Dally, RC Harting, TM Aamodt",,,0,0
"Technology-Driven, Highly-Scalable Dragonfly Topology",WJ Dally,,,0,0
"2009 SC Conference on High Performance Computing Networking, Storage and Analysis (2009)","T Peterka, D Goodell, R Ross, HW Shen, R Thakur",,,0,0
Worst-case Trafﬁc for Oblivious Routing Functions,"B Towles, WJ Dally",,,0,0
H IQPSRUTWVYXacbRUdQVeP,"NP Carter, WJ Dally, WS Lee, SW Keckler, A Chang",,,0,0
Excerpt More information,"WJ Dally, RC Harting, TM Aamodt",,,0,0
James T Kajiya,WJ Dally,,,0,0
"Artificial Intelligence Laboratory and Laboratory for Computer Science Massachusetts Institute of Technology Cambridge, Massachusetts 02139 billdGai. mit. edu, johnkGai. mit …","WJ Dally, JS Keen",,,0,0
"An Efficient, Protected Message Interface","W Sing, J William, W Stephen, P Nicholas",,,0,0
California lnstitute of Technology 5208: TR: 86,WJ Dally,,,0,0
Parallel Architecture and Compilation Techniques,"J Gummaraju, M Erez, J Coburn, M Rosenblum, WJ Dally",,,0,0
Bell Professor and Chairman of Computer Science Stanford University,WJ Dally,,,0,0
2015 Index IEEE Computer Architecture Letters Vol. 14,"TM Aamodt, JH Ahn, MSB Altaf, L Azriel, E Bolotin, A Boroumand, ...","Power 140, 143",,0,0
Sikker: A High-Performance Distributed System Architecture for Secure Service-Oriented Computing,"N McDonald, WJ Dally",,,0,0
Sikker: A Distributed System Architecture for Secure High Performance Computing,"N McDonald, WJ Dally",,,0,0
Editors emeriti,"D ADAMS, A AGARWAL, A ARVIND, JW CHO, W DALLY, A DESPAIN, ...",,,0,0
Conference Author/Panelist Index,"N Aoki, X Bai, K Banerjee, L Benini, RA Bergamaschi, P Bingley, ...",,,0,0
"IEEE Micro 1998 Annual Index, Vol. 18","J Adams, PM Alt, T Arai, F Arakawa, DR Avresky, E Barros, A Basu, ...","Burns 66, 79",,0,0
SSCS members honored as 2002 IEEE Fellows,"M Banu, JN Burghartz, WJ Dally, ME Dean, GGE Gielen, EL Griffin, ...",,,0,0
The Reconﬁgurable Arithmetic Processor,"S Fiske, WJ Dally",,,0,0
Program Chair’s Message,WJ Dally,,,0,0
ARVLSI’97 Committees,"RB Brown, AT Ishii, MC Papaefthymiou, TN Mudge, CS June, B Ackland, ...",,,0,0
2010 Reviewers List,"ME Acacio, N Agrawal, E Altman, R Alur, B Baas, P Balaji, V Bertacco, ...",,,0,0
"1987 INDEX, VOLUME 4","WJ Dally, P Agrawal",,,0,0
5 Guest Editors’ Introduction: Hot Chips 21 Krste Asanovic and Ralph Wittig 7 Power7: IBM’s Next-Generation Server Processor,"R Kalla, B Sinharoy, WJ Starke, M Floyd, P Conway, ...",,,0,0
"AI Memo No. 1272 April 26, 1994","E Spertus, WJ Dally",,,0,0
ISSCC 2007/SESSION 24/MULTI-GB/s TRANSCEIVERS/24.3,"R Palmer, J Poulton, WJ Dally, J Eyles, AM Fuller, T Greer, M Horowitz, ...",,,0,0
"Spills, Fills, and Kills","M Erez, BP Towles, WJ Dally",,,0,0
Globally Adaptive Load-Balanced Routing on k-ary n-cubes,"A Singh, WJ Dally, B Towles, AK Gupta",,,0,0
IEEE Fellows Lead the Engineering Profession,"GA Agha, HI Babic, S Basu, WF Beausoleil, E Bertino, P Bhattacharya, ...",,,0,0
10 Subspace Optimizations,"K Knobe, WJ Dally","Christoph W. Kessler (Ed.), 154",,0,0
6 Guest Editors’ Introduction: Top Picks from the 2008 Computer Architecture Conferences Joel Emer and Dean Tullsen 10 Larrabee: A Many-Core x86 Architecture,"L Seiler, D Carmean, E Sprangle, T Forsyth, M Abrash, P Dubey, ...",,,0,0
Stanford University Concurrent VLSI Architecture Memo 124 Elastic Buffer Networks-on-Chip,"G Michelogiannakis, J Balfour, WJ Dally",,,0,0
31st Annual International Symposium on Computer Architecture ISCA 2004,"T Agerwala, M Taylor, W Lee, J Miller, D Wentzlaff, B Greenwald, ...",,,0,0
