// Seed: 3297428378
module module_0 (
    id_1,
    .id_5(id_2),
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_5;
  logic [1 'b0 : -1] id_6;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    input wor id_2,
    input supply0 id_3,
    output wor id_4,
    output tri id_5
);
  wire id_7;
  buf primCall (id_4, id_7);
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
module module_2;
  uwire id_1 = -1'b0;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
