
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.504612                       # Number of seconds simulated
sim_ticks                                504612459500                       # Number of ticks simulated
final_tick                               3741162140500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 106203                       # Simulator instruction rate (inst/s)
host_op_rate                                   126398                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               17166707                       # Simulator tick rate (ticks/s)
host_mem_usage                                2659600                       # Number of bytes of host memory used
host_seconds                                 29394.83                       # Real time elapsed on the host
sim_insts                                  3121809829                       # Number of instructions simulated
sim_ops                                    3715453092                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher    463833536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.dtb.walker      4507392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.itb.walker        26496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst     11740736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    246811904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.dtb.walker       245568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.itb.walker        87424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst     15506496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data      5981504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.dtb.walker       480256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.itb.walker        24640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst     24042752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     52331456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.dtb.walker       161472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.itb.walker        42624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst     39129536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data      7316288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          872270080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst     11740736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst     15506496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst     24042752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst     39129536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      90419520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    555068224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       555068224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher      7247399                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.dtb.walker        70428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.itb.walker          414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       183449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      3856436                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.dtb.walker         3837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.itb.walker         1366                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst       242289                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        93461                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.dtb.walker         7504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.itb.walker          385                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst       375668                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       817679                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.dtb.walker         2523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.itb.walker          666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst       611399                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       114317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13629220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8672941                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8672941                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher     919187640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.dtb.walker      8932383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.itb.walker        52508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst     23266837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    489111791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.dtb.walker       486647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.itb.walker       173250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     30729515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     11853659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.dtb.walker       951732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.itb.walker        48830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     47645974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    103706230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.dtb.walker       319992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.itb.walker        84469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     77543737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     14498826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1728594020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     23266837                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     30729515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     47645974                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     77543737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        179186063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1099989137                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1099989137                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1099989137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    919187640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.dtb.walker      8932383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.itb.walker        52508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     23266837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    489111791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.dtb.walker       486647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.itb.walker       173250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     30729515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     11853659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.dtb.walker       951732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.itb.walker        48830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     47645974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    103706230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.dtb.walker       319992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.itb.walker        84469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     77543737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     14498826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2828583157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    13629219                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8672941                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13629219                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8672941                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              871870336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  399680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               555066624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               872270016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            555068224                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   6245                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            931720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            845607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            888105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            786422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            772141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            787467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            835335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            927123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            934585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            837855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           916042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           790787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           766062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           901809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           854040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           847874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            556638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            527513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            568097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            529471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            539495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            538725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            549154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            553624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            542457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            547660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           539537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           526528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           539611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           524030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           553955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           536421                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1300                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  504612417500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13629219                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8672941                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2804444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3397312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1746194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1264116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1019614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  810391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  662534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  600042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  524095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  395431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 233283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 101186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  38560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  20206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   4435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  77450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 134950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 184718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 243089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 323588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 392226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 451899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 506541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 558009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 609395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 659813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 720849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 802931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 828306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 812941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 723902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 152717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  96851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  65438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  46345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  34066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  25442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  19931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  16121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  13806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  11834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   3807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   4147                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     11096336                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    128.595275                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    89.238228                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   177.681982                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      8345459     75.21%     75.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1563059     14.09%     89.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       409845      3.69%     92.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       177309      1.60%     94.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       190146      1.71%     96.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        88666      0.80%     97.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        54278      0.49%     97.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        62148      0.56%     98.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       205426      1.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     11096336                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       537656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.375999                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     41.852832                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       537643    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           12      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        537656                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       537656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.130976                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.111024                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.062732                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        531733     98.90%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23          4753      0.88%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27           681      0.13%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31           190      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35           113      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            52      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            24      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            26      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            20      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63            10      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67            15      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::156-159            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        537656                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 1126450385376                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            1381881147876                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                68114870000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     82687.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               101437.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1727.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1099.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1728.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1099.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.43                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  8153990                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3045561                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                35.12                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      22626.17                       # Average gap between requests
system.mem_ctrls.pageHitRate                    50.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              41793297840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              22803882750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             52917189000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            28270328400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          33004526880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         338526718965                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           6234125250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           523550069085                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower           1036.092049                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   8121127068                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   16850080000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  479640082932                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              42149638440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              22998314625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             53502438600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            27930063600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          33004526880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         339509081475                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           5372403750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           524466467370                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower           1037.905577                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   6747140535                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   16850080000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  481014069465                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.realview.nvmem.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.realview.vram.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  2334                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                    9636864                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         2404                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.pwrStateResidencyTicks::ON   505314945000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     469                       # number of quiesce instructions executed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements         12148525                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1021.745181                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          144507510                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12149503                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.894109                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     3247557089500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data  1021.745181                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.997798                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997798                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          978                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          269                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          673                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        355616329                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       355616329                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     97403647                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       97403647                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     46540473                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      46540473                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data        42475                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        42475                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       239020                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       239020                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       237510                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       237510                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    143944120                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       143944120                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    143986595                       # number of overall hits
system.cpu0.dcache.overall_hits::total      143986595                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     25930110                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     25930110                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      1272540                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1272540                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus0.data        52869                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        52869                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         5028                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         5028                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         4774                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         4774                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     27202650                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      27202650                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     27255519                       # number of overall misses
system.cpu0.dcache.overall_misses::total     27255519                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data 1326933438000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1326933438000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data  30032316199                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  30032316199                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data    197790000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    197790000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data     29835000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     29835000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        78000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        78000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 1356965754199                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1356965754199                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 1356965754199                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1356965754199                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    123333757                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    123333757                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     47813013                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     47813013                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data        95344                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        95344                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       244048                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       244048                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       242284                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       242284                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    171146770                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    171146770                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    171242114                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    171242114                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.210243                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.210243                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.026615                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.026615                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus0.data     0.554508                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.554508                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.020603                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.020603                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.019704                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.019704                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.158943                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.158943                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.159164                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.159164                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 51173.459658                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 51173.459658                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 23600.292485                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 23600.292485                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 39337.708831                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 39337.708831                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  6249.476330                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6249.476330                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 49883.586864                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49883.586864                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 49786.824980                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49786.824980                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2003773                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets     34885887                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            40194                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets         351506                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.852540                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    99.246918                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks     12148525                       # number of writebacks
system.cpu0.dcache.writebacks::total         12148525                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data     14107773                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     14107773                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data       964433                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       964433                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data         3854                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         3854                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data     15072206                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15072206                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data     15072206                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15072206                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data     11822337                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     11822337                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data       308107                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       308107                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus0.data        35925                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        35925                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data         1174                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1174                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         4774                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         4774                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data     12130444                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12130444                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data     12166369                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12166369                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data         3284                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         3284                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data         4106                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         4106                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data         7390                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         7390                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data 507864213500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 507864213500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data   8171019208                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   8171019208                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus0.data   3522385500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   3522385500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data     48281500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     48281500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data     25064000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     25064000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        75000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        75000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data 516035232708                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 516035232708                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data 519557618208                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 519557618208                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    460096500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    460096500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    460096500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    460096500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.095856                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.095856                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.006444                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.006444                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus0.data     0.376794                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.376794                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.004811                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004811                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.019704                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.019704                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.070877                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.070877                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.071048                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.071048                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42958.022048                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 42958.022048                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 26520.070002                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26520.070002                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus0.data 98048.308977                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 98048.308977                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 41125.638842                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41125.638842                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  5250.104734                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5250.104734                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 42540.506572                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 42540.506572                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 42704.410676                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 42704.410676                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 140102.466504                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 140102.466504                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 62259.336942                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 62259.336942                       # average overall mshr uncacheable latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements      1527881                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse    15.976369                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs     21152984                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs      1527896                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs    13.844518                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::switch_cpus0.dtb.walker    15.976369                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::switch_cpus0.dtb.walker     0.998523                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total     0.998523                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           15                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::2           15                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023     0.937500                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses    182997377                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses    182997377                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.ReadReq_hits::switch_cpus0.dtb.walker     21152746                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total     21152746                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.demand_hits::switch_cpus0.dtb.walker     21152746                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total     21152746                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::switch_cpus0.dtb.walker     21152746                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total     21152746                       # number of overall hits
system.cpu0.dtb_walker_cache.ReadReq_misses::switch_cpus0.dtb.walker      1530601                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total      1530601                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.demand_misses::switch_cpus0.dtb.walker      1530601                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total      1530601                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::switch_cpus0.dtb.walker      1530601                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total      1530601                       # number of overall misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::switch_cpus0.dtb.walker  25209027000                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total  25209027000                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::switch_cpus0.dtb.walker  25209027000                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total  25209027000                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::switch_cpus0.dtb.walker  25209027000                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total  25209027000                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::switch_cpus0.dtb.walker     22683347                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total     22683347                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.demand_accesses::switch_cpus0.dtb.walker     22683347                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total     22683347                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::switch_cpus0.dtb.walker     22683347                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total     22683347                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.067477                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.067477                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::switch_cpus0.dtb.walker     0.067477                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.067477                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::switch_cpus0.dtb.walker     0.067477                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.067477                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus0.dtb.walker 16470.018640                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total 16470.018640                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::switch_cpus0.dtb.walker 16470.018640                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total 16470.018640                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::switch_cpus0.dtb.walker 16470.018640                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total 16470.018640                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.writebacks::writebacks      1527881                       # number of writebacks
system.cpu0.dtb_walker_cache.writebacks::total      1527881                       # number of writebacks
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus0.dtb.walker      1530601                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total      1530601                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::switch_cpus0.dtb.walker      1530601                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total      1530601                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::switch_cpus0.dtb.walker      1530601                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total      1530601                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus0.dtb.walker  22147825000                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total  22147825000                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus0.dtb.walker  22147825000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total  22147825000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus0.dtb.walker  22147825000                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total  22147825000                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.067477                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.067477                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.067477                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.067477                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.067477                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.067477                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 14470.018640                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 14470.018640                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 14470.018640                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total 14470.018640                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 14470.018640                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total 14470.018640                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements           987963                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.909760                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          237492371                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           988475                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           240.261383                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     3236554244500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.909760                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999824                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999824                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        478159938                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       478159938                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    237470103                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      237470103                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    237470103                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       237470103                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    237470103                       # number of overall hits
system.cpu0.icache.overall_hits::total      237470103                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst      1115867                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1115867                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst      1115867                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1115867                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst      1115867                       # number of overall misses
system.cpu0.icache.overall_misses::total      1115867                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst  30507091329                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  30507091329                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst  30507091329                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  30507091329                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst  30507091329                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  30507091329                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    238585970                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    238585970                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    238585970                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    238585970                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    238585970                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    238585970                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.004677                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004677                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.004677                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004677                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.004677                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004677                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 27339.361527                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 27339.361527                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 27339.361527                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 27339.361527                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 27339.361527                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 27339.361527                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs      3582700                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets         1853                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs            51930                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets             17                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    68.990949                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          109                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks       987963                       # number of writebacks
system.cpu0.icache.writebacks::total           987963                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst       127870                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       127870                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst       127870                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       127870                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst       127870                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       127870                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst       987997                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       987997                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst       987997                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       987997                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst       987997                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       987997                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst  27160756755                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  27160756755                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst  27160756755                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  27160756755                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst  27160756755                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  27160756755                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.004141                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004141                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.004141                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004141                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.004141                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004141                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 27490.727963                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 27490.727963                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 27490.727963                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 27490.727963                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 27490.727963                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 27490.727963                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements          550                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse    10.669624                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs        15365                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs          565                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs    27.194690                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle 3237145067500                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::switch_cpus0.itb.walker    10.669624                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::switch_cpus0.itb.walker     0.666851                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total     0.666851                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023           15                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::2           15                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023     0.937500                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses       136553                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses       136553                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.ReadReq_hits::switch_cpus0.itb.walker        15259                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total        15259                       # number of ReadReq hits
system.cpu0.itb_walker_cache.demand_hits::switch_cpus0.itb.walker        15259                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total        15259                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::switch_cpus0.itb.walker        15259                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total        15259                       # number of overall hits
system.cpu0.itb_walker_cache.ReadReq_misses::switch_cpus0.itb.walker         1609                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total         1609                       # number of ReadReq misses
system.cpu0.itb_walker_cache.demand_misses::switch_cpus0.itb.walker         1609                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total         1609                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::switch_cpus0.itb.walker         1609                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total         1609                       # number of overall misses
system.cpu0.itb_walker_cache.ReadReq_miss_latency::switch_cpus0.itb.walker     59922000                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_miss_latency::total     59922000                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::switch_cpus0.itb.walker     59922000                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::total     59922000                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::switch_cpus0.itb.walker     59922000                       # number of overall miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::total     59922000                       # number of overall miss cycles
system.cpu0.itb_walker_cache.ReadReq_accesses::switch_cpus0.itb.walker        16868                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total        16868                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.demand_accesses::switch_cpus0.itb.walker        16868                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total        16868                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::switch_cpus0.itb.walker        16868                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total        16868                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::switch_cpus0.itb.walker     0.095388                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.095388                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_miss_rate::switch_cpus0.itb.walker     0.095388                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.095388                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::switch_cpus0.itb.walker     0.095388                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.095388                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus0.itb.walker 37241.765071                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::total 37241.765071                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::switch_cpus0.itb.walker 37241.765071                       # average overall miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::total 37241.765071                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::switch_cpus0.itb.walker 37241.765071                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::total 37241.765071                       # average overall miss latency
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.writebacks::writebacks          550                       # number of writebacks
system.cpu0.itb_walker_cache.writebacks::total          550                       # number of writebacks
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::switch_cpus0.itb.walker         1609                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::total         1609                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::switch_cpus0.itb.walker         1609                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::total         1609                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::switch_cpus0.itb.walker         1609                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::total         1609                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus0.itb.walker     56704000                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::total     56704000                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::switch_cpus0.itb.walker     56704000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::total     56704000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::switch_cpus0.itb.walker     56704000                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::total     56704000                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus0.itb.walker     0.095388                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.095388                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.095388                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::total     0.095388                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.095388                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::total     0.095388                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 35241.765071                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 35241.765071                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 35241.765071                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::total 35241.765071                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 35241.765071                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::total 35241.765071                       # average overall mshr miss latency
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON   505314945000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     288                       # number of quiesce instructions executed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements           355420                       # number of replacements
system.cpu1.dcache.tags.tagsinuse         1010.062680                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          215264642                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           356432                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           603.943086                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     3241411213000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data  1010.062680                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.986389                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.986389                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1012                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          351                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          626                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        432596738                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       432596738                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    110031303                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      110031303                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data    104729261                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     104729261                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus1.data        44675                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        44675                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data       209454                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       209454                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data       207825                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       207825                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    214760564                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       214760564                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    214805239                       # number of overall hits
system.cpu1.dcache.overall_hits::total      214805239                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       348275                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       348275                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       511113                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       511113                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus1.data        26871                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        26871                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         3970                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3970                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         2745                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2745                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       859388                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        859388                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       886259                       # number of overall misses
system.cpu1.dcache.overall_misses::total       886259                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  17114014500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  17114014500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data  12110590914                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  12110590914                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data    200296000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    200296000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data     18168000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     18168000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        51500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        51500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  29224605414                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  29224605414                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  29224605414                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  29224605414                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    110379578                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    110379578                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data    105240374                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    105240374                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus1.data        71546                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        71546                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       213424                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       213424                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       210570                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       210570                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    215619952                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    215619952                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    215691498                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    215691498                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.003155                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.003155                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.004857                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.004857                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus1.data     0.375577                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.375577                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.018601                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.018601                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.013036                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.013036                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003986                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003986                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004109                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004109                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 49139.371187                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 49139.371187                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 23694.546830                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 23694.546830                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 50452.392947                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 50452.392947                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  6618.579235                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6618.579235                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34006.299150                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34006.299150                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32975.242467                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32975.242467                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1584                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2835530                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               32                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          54757                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    49.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    51.783882                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks       355420                       # number of writebacks
system.cpu1.dcache.writebacks::total           355420                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       152668                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       152668                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data       359975                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       359975                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data         2940                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         2940                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       512643                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       512643                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       512643                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       512643                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       195607                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       195607                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data       151138                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       151138                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus1.data        23737                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        23737                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data         1030                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1030                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         2745                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2745                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       346745                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       346745                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       370482                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       370482                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::switch_cpus1.data          561                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total          561                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data          623                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          623                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data         1184                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         1184                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8435715000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8435715000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data   3544003926                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3544003926                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus1.data   2365097500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   2365097500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     58992500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     58992500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data     15425000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     15425000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        49500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        49500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  11979718926                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11979718926                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  14344816426                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  14344816426                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     57341500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     57341500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     57341500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     57341500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.001772                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001772                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.001436                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001436                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus1.data     0.331773                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.331773                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.004826                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004826                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.013036                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.013036                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001608                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001608                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001718                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001718                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 43125.833943                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 43125.833943                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23448.794651                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23448.794651                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus1.data 99637.591102                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 99637.591102                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 57274.271845                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57274.271845                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  5619.307832                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5619.307832                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 34549.074755                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 34549.074755                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 38719.334343                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 38719.334343                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 102213.012478                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 102213.012478                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 48430.320946                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 48430.320946                       # average overall mshr uncacheable latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements         8505                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse    15.959501                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs       125439                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs         8521                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs    14.721159                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::switch_cpus1.dtb.walker    15.959501                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::switch_cpus1.dtb.walker     0.997469                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.997469                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::0            3                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::1            6                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::2            7                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses      1103501                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses      1103501                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.ReadReq_hits::switch_cpus1.dtb.walker       125152                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total       125152                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.demand_hits::switch_cpus1.dtb.walker       125152                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total       125152                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::switch_cpus1.dtb.walker       125152                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total       125152                       # number of overall hits
system.cpu1.dtb_walker_cache.ReadReq_misses::switch_cpus1.dtb.walker        11365                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total        11365                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.demand_misses::switch_cpus1.dtb.walker        11365                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total        11365                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::switch_cpus1.dtb.walker        11365                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total        11365                       # number of overall misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::switch_cpus1.dtb.walker    563306000                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total    563306000                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::switch_cpus1.dtb.walker    563306000                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total    563306000                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::switch_cpus1.dtb.walker    563306000                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total    563306000                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::switch_cpus1.dtb.walker       136517                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total       136517                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.demand_accesses::switch_cpus1.dtb.walker       136517                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total       136517                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::switch_cpus1.dtb.walker       136517                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total       136517                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::switch_cpus1.dtb.walker     0.083250                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.083250                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::switch_cpus1.dtb.walker     0.083250                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.083250                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::switch_cpus1.dtb.walker     0.083250                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.083250                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus1.dtb.walker 49564.980202                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total 49564.980202                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::switch_cpus1.dtb.walker 49564.980202                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total 49564.980202                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::switch_cpus1.dtb.walker 49564.980202                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total 49564.980202                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.writebacks::writebacks         8505                       # number of writebacks
system.cpu1.dtb_walker_cache.writebacks::total         8505                       # number of writebacks
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus1.dtb.walker        11365                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total        11365                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::switch_cpus1.dtb.walker        11365                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total        11365                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::switch_cpus1.dtb.walker        11365                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total        11365                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus1.dtb.walker    540576000                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total    540576000                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus1.dtb.walker    540576000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total    540576000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus1.dtb.walker    540576000                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total    540576000                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.083250                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.083250                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.083250                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.083250                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.083250                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.083250                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 47564.980202                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 47564.980202                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 47564.980202                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total 47564.980202                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 47564.980202                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total 47564.980202                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements           889352                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.998969                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          497396863                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           889864                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           558.958294                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.998969                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999998                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          308                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        997575900                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       997575900                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    497379700                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      497379700                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    497379700                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       497379700                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    497379700                       # number of overall hits
system.cpu1.icache.overall_hits::total      497379700                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       963564                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       963564                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       963564                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        963564                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       963564                       # number of overall misses
system.cpu1.icache.overall_misses::total       963564                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst  38581891288                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  38581891288                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst  38581891288                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  38581891288                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst  38581891288                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  38581891288                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    498343264                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    498343264                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    498343264                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    498343264                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    498343264                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    498343264                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.001934                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001934                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.001934                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001934                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.001934                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001934                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 40040.818553                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 40040.818553                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 40040.818553                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 40040.818553                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 40040.818553                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 40040.818553                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs      7155952                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets         9520                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs           119762                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets             62                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    59.751440                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets   153.548387                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks       889352                       # number of writebacks
system.cpu1.icache.writebacks::total           889352                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst        74191                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        74191                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst        74191                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        74191                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst        74191                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        74191                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst       889373                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       889373                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst       889373                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       889373                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst       889373                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       889373                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst  33156034571                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  33156034571                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst  33156034571                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  33156034571                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst  33156034571                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  33156034571                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.001785                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001785                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.001785                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001785                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.001785                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001785                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 37280.235144                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 37280.235144                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 37280.235144                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 37280.235144                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 37280.235144                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 37280.235144                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements         2404                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse    15.550767                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs        29171                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs         2417                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs    12.069094                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::switch_cpus1.itb.walker    15.550767                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::switch_cpus1.itb.walker     0.971923                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.971923                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           13                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::1            7                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::2            4                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses       272754                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses       272754                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.ReadReq_hits::switch_cpus1.itb.walker        28998                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total        28998                       # number of ReadReq hits
system.cpu1.itb_walker_cache.demand_hits::switch_cpus1.itb.walker        28998                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total        28998                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::switch_cpus1.itb.walker        28998                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total        28998                       # number of overall hits
system.cpu1.itb_walker_cache.ReadReq_misses::switch_cpus1.itb.walker         4530                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total         4530                       # number of ReadReq misses
system.cpu1.itb_walker_cache.demand_misses::switch_cpus1.itb.walker         4530                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total         4530                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::switch_cpus1.itb.walker         4530                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total         4530                       # number of overall misses
system.cpu1.itb_walker_cache.ReadReq_miss_latency::switch_cpus1.itb.walker    198658000                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_miss_latency::total    198658000                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::switch_cpus1.itb.walker    198658000                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::total    198658000                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::switch_cpus1.itb.walker    198658000                       # number of overall miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::total    198658000                       # number of overall miss cycles
system.cpu1.itb_walker_cache.ReadReq_accesses::switch_cpus1.itb.walker        33528                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total        33528                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.demand_accesses::switch_cpus1.itb.walker        33528                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total        33528                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::switch_cpus1.itb.walker        33528                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total        33528                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::switch_cpus1.itb.walker     0.135111                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.135111                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_miss_rate::switch_cpus1.itb.walker     0.135111                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.135111                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::switch_cpus1.itb.walker     0.135111                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.135111                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus1.itb.walker 43853.863135                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::total 43853.863135                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::switch_cpus1.itb.walker 43853.863135                       # average overall miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::total 43853.863135                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::switch_cpus1.itb.walker 43853.863135                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::total 43853.863135                       # average overall miss latency
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.writebacks::writebacks         2404                       # number of writebacks
system.cpu1.itb_walker_cache.writebacks::total         2404                       # number of writebacks
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::switch_cpus1.itb.walker         4530                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::total         4530                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::switch_cpus1.itb.walker         4530                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::total         4530                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::switch_cpus1.itb.walker         4530                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::total         4530                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus1.itb.walker    189598000                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::total    189598000                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::switch_cpus1.itb.walker    189598000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::total    189598000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::switch_cpus1.itb.walker    189598000                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::total    189598000                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus1.itb.walker     0.135111                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.135111                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.135111                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::total     0.135111                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.135111                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::total     0.135111                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 41853.863135                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 41853.863135                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 41853.863135                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::total 41853.863135                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 41853.863135                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::total 41853.863135                       # average overall mshr miss latency
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON   505314945000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     553                       # number of quiesce instructions executed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements          7762288                       # number of replacements
system.cpu2.dcache.tags.tagsinuse         1021.935062                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          221329001                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          7763277                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            28.509739                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     3238476556000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data  1021.935062                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.997983                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.997983                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          989                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          882                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.965820                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        561637939                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       561637939                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     57758661                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       57758661                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    154260254                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     154260254                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus2.data       813517                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       813517                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data      4167740                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      4167740                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data      4183162                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      4183162                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    212018915                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       212018915                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    212832432                       # number of overall hits
system.cpu2.dcache.overall_hits::total      212832432                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      1106656                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1106656                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data     54494705                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     54494705                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus2.data       107274                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       107274                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        35731                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        35731                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         6570                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         6570                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     55601361                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      55601361                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     55708635                       # number of overall misses
system.cpu2.dcache.overall_misses::total     55708635                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  65678659500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  65678659500                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data 1150351482272                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 1150351482272                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data   1656228000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1656228000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data     80209000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     80209000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        32000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        32000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 1216030141772                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1216030141772                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 1216030141772                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1216030141772                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     58865317                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     58865317                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    208754959                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    208754959                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus2.data       920791                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       920791                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data      4203471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      4203471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data      4189732                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      4189732                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    267620276                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    267620276                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    268541067                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    268541067                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018800                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018800                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.261046                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.261046                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus2.data     0.116502                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.116502                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.008500                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.008500                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.001568                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001568                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.207762                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.207762                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.207449                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.207449                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 59348.758331                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 59348.758331                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 21109.417553                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 21109.417553                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 46352.690941                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 46352.690941                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 12208.371385                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 12208.371385                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 21870.510360                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 21870.510360                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 21828.395935                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 21828.395935                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         1173                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets    235501377                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets        6769932                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs           69                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    34.786373                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks      7762288                       # number of writebacks
system.cpu2.dcache.writebacks::total          7762288                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       295391                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       295391                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data     47500176                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total     47500176                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data        34689                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        34689                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data     47795567                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     47795567                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data     47795567                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     47795567                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       811265                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       811265                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data      6994529                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      6994529                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus2.data        76364                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        76364                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         1042                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1042                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         6570                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         6570                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      7805794                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      7805794                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      7882158                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      7882158                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data          362                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          362                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          364                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          364                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          726                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          726                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  53627853000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  53627853000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data 151044972273                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 151044972273                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus2.data   5419460500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   5419460500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     50967500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     50967500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data     73641000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     73641000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        30000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        30000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 204672825273                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 204672825273                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 210092285773                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 210092285773                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     30671500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     30671500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     30671500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     30671500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.013782                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.013782                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.033506                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.033506                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus2.data     0.082933                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.082933                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.000248                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000248                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.001568                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001568                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.029167                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.029167                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.029352                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.029352                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 66103.989449                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 66103.989449                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 21594.731007                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21594.731007                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus2.data 70968.787649                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 70968.787649                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 48913.147793                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48913.147793                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data 11208.675799                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 11208.675799                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 26220.628583                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26220.628583                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 26654.158134                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26654.158134                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 84727.900552                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 84727.900552                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 42247.245179                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 42247.245179                       # average overall mshr uncacheable latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements        15610                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse    15.923040                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs       862774                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs        15625                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs    55.217536                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::switch_cpus2.dtb.walker    15.923040                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::switch_cpus2.dtb.walker     0.995190                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.995190                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           15                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2           13                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses      8119663                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses      8119663                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.ReadReq_hits::switch_cpus2.dtb.walker       862580                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total       862580                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.demand_hits::switch_cpus2.dtb.walker       862580                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total       862580                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::switch_cpus2.dtb.walker       862580                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total       862580                       # number of overall hits
system.cpu2.dtb_walker_cache.ReadReq_misses::switch_cpus2.dtb.walker       135447                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total       135447                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.demand_misses::switch_cpus2.dtb.walker       135447                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total       135447                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::switch_cpus2.dtb.walker       135447                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total       135447                       # number of overall misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::switch_cpus2.dtb.walker   1587456000                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total   1587456000                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::switch_cpus2.dtb.walker   1587456000                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total   1587456000                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::switch_cpus2.dtb.walker   1587456000                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total   1587456000                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::switch_cpus2.dtb.walker       998027                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total       998027                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.demand_accesses::switch_cpus2.dtb.walker       998027                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total       998027                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::switch_cpus2.dtb.walker       998027                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total       998027                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::switch_cpus2.dtb.walker     0.135715                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.135715                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::switch_cpus2.dtb.walker     0.135715                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.135715                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::switch_cpus2.dtb.walker     0.135715                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.135715                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus2.dtb.walker 11720.126692                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total 11720.126692                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::switch_cpus2.dtb.walker 11720.126692                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total 11720.126692                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::switch_cpus2.dtb.walker 11720.126692                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total 11720.126692                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.writebacks::writebacks        15610                       # number of writebacks
system.cpu2.dtb_walker_cache.writebacks::total        15610                       # number of writebacks
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus2.dtb.walker       135447                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total       135447                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::switch_cpus2.dtb.walker       135447                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total       135447                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::switch_cpus2.dtb.walker       135447                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total       135447                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus2.dtb.walker   1316562000                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total   1316562000                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus2.dtb.walker   1316562000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total   1316562000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus2.dtb.walker   1316562000                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total   1316562000                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.135715                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.135715                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.135715                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.135715                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.135715                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.135715                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker  9720.126692                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9720.126692                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker  9720.126692                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9720.126692                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker  9720.126692                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9720.126692                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements          1929803                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.989543                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          192597000                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1930315                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            99.774907                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     3236988364500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.989543                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999980                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          224                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          280                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        391319019                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       391319019                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    192583044                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      192583044                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    192583044                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       192583044                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    192583044                       # number of overall hits
system.cpu2.icache.overall_hits::total      192583044                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      2111554                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      2111554                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      2111554                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       2111554                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      2111554                       # number of overall misses
system.cpu2.icache.overall_misses::total      2111554                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  64377806560                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  64377806560                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  64377806560                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  64377806560                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  64377806560                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  64377806560                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    194694598                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    194694598                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    194694598                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    194694598                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    194694598                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    194694598                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.010845                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.010845                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.010845                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.010845                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.010845                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.010845                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 30488.354340                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 30488.354340                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 30488.354340                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 30488.354340                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 30488.354340                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 30488.354340                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs      2977070                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets          441                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs            50325                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    59.156880                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets   110.250000                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks      1929803                       # number of writebacks
system.cpu2.icache.writebacks::total          1929803                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst       181731                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total       181731                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst       181731                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total       181731                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst       181731                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total       181731                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst      1929823                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      1929823                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst      1929823                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      1929823                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst      1929823                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      1929823                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  51044887873                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  51044887873                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  51044887873                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  51044887873                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  51044887873                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  51044887873                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.009912                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.009912                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.009912                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.009912                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.009912                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.009912                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 26450.554208                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 26450.554208                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 26450.554208                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 26450.554208                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 26450.554208                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 26450.554208                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements          527                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse    15.099698                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs         7409                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          540                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    13.720370                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle 3237003276000                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::switch_cpus2.itb.walker    15.099698                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::switch_cpus2.itb.walker     0.943731                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.943731                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           13                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::2            1                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::3           10                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::4            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023     0.812500                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        72502                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        72502                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.ReadReq_hits::switch_cpus2.itb.walker         7400                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         7400                       # number of ReadReq hits
system.cpu2.itb_walker_cache.demand_hits::switch_cpus2.itb.walker         7400                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         7400                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::switch_cpus2.itb.walker         7400                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         7400                       # number of overall hits
system.cpu2.itb_walker_cache.ReadReq_misses::switch_cpus2.itb.walker         1478                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total         1478                       # number of ReadReq misses
system.cpu2.itb_walker_cache.demand_misses::switch_cpus2.itb.walker         1478                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total         1478                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::switch_cpus2.itb.walker         1478                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total         1478                       # number of overall misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::switch_cpus2.itb.walker     48458000                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total     48458000                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::switch_cpus2.itb.walker     48458000                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total     48458000                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::switch_cpus2.itb.walker     48458000                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total     48458000                       # number of overall miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::switch_cpus2.itb.walker         8878                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total         8878                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.demand_accesses::switch_cpus2.itb.walker         8878                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total         8878                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::switch_cpus2.itb.walker         8878                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total         8878                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::switch_cpus2.itb.walker     0.166479                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.166479                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_miss_rate::switch_cpus2.itb.walker     0.166479                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.166479                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::switch_cpus2.itb.walker     0.166479                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.166479                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus2.itb.walker 32786.197564                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 32786.197564                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::switch_cpus2.itb.walker 32786.197564                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 32786.197564                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::switch_cpus2.itb.walker 32786.197564                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 32786.197564                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.writebacks::writebacks          527                       # number of writebacks
system.cpu2.itb_walker_cache.writebacks::total          527                       # number of writebacks
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::switch_cpus2.itb.walker         1478                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total         1478                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::switch_cpus2.itb.walker         1478                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total         1478                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::switch_cpus2.itb.walker         1478                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total         1478                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus2.itb.walker     45502000                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total     45502000                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::switch_cpus2.itb.walker     45502000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total     45502000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::switch_cpus2.itb.walker     45502000                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total     45502000                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus2.itb.walker     0.166479                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.166479                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.166479                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.166479                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.166479                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.166479                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 30786.197564                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 30786.197564                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 30786.197564                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total 30786.197564                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 30786.197564                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total 30786.197564                       # average overall mshr miss latency
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.pwrStateResidencyTicks::ON   505314945000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     984                       # number of quiesce instructions executed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements           530111                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          969.170190                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          403114624                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           531131                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           758.974008                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   969.170190                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.946455                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.946455                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          887                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          101                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        810620237                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       810620237                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    205947924                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      205947924                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data    193132225                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     193132225                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus3.data        33740                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total        33740                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data      1977327                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      1977327                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data      1976419                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      1976419                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    399080149                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       399080149                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    399113889                       # number of overall hits
system.cpu3.dcache.overall_hits::total      399113889                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      1314512                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1314512                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       604570                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       604570                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus3.data        47496                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        47496                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         3926                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3926                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         2423                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2423                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      1919082                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1919082                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      1966578                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1966578                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  26356208000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  26356208000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   9819299954                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   9819299954                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data    194020000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    194020000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data     16393000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     16393000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        38000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        38000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  36175507954                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  36175507954                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  36175507954                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  36175507954                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    207262436                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    207262436                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data    193736795                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    193736795                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus3.data        81236                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total        81236                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data      1981253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      1981253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data      1978842                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      1978842                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    400999231                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    400999231                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    401080467                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    401080467                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006342                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006342                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.003121                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.003121                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus3.data     0.584667                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.584667                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.001982                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.001982                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.001224                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001224                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004786                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004786                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004903                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004903                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 20050.184403                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 20050.184403                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 16241.791611                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 16241.791611                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 49419.256240                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 49419.256240                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  6765.579860                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6765.579860                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 18850.423251                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 18850.423251                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 18395.155419                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 18395.155419                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         3773                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2988026                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               24                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          67147                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   157.208333                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    44.499769                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks       530111                       # number of writebacks
system.cpu3.dcache.writebacks::total           530111                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       941287                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       941287                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data       470083                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       470083                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data         2910                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         2910                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data      1411370                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1411370                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data      1411370                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1411370                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data       373225                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       373225                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data       134487                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       134487                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus3.data        34810                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        34810                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data         1016                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1016                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data         2423                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2423                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data       507712                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       507712                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data       542522                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       542522                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data          289                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total          289                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data          299                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          299                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data          588                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          588                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  11619534500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  11619534500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data   2222258464                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2222258464                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus3.data   3174589500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   3174589500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data     58673500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     58673500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data     13973000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     13973000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        35000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        35000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  13841792964                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  13841792964                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  17016382464                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  17016382464                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     21145000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     21145000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     21145000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     21145000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.001801                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.001801                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000694                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000694                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus3.data     0.428505                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.428505                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.000513                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.000513                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.001224                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001224                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001266                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001266                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001353                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001353                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 31132.787193                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 31132.787193                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 16523.964874                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 16523.964874                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus3.data 91197.629991                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 91197.629991                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 57749.507874                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57749.507874                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  5766.817994                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5766.817994                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 27263.080179                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 27263.080179                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 31365.331662                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 31365.331662                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 73166.089965                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 73166.089965                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 35960.884354                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 35960.884354                       # average overall mshr uncacheable latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements         4799                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse    15.958312                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs       718010                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs         4814                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs   149.150395                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::switch_cpus3.dtb.walker    15.958312                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::switch_cpus3.dtb.walker     0.997395                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.997395                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           15                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::1           12                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::2            1                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses      5797867                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses      5797867                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.ReadReq_hits::switch_cpus3.dtb.walker       716801                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total       716801                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.demand_hits::switch_cpus3.dtb.walker       716801                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total       716801                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::switch_cpus3.dtb.walker       716801                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total       716801                       # number of overall hits
system.cpu3.dtb_walker_cache.ReadReq_misses::switch_cpus3.dtb.walker         7051                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total         7051                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.demand_misses::switch_cpus3.dtb.walker         7051                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total         7051                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::switch_cpus3.dtb.walker         7051                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total         7051                       # number of overall misses
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::switch_cpus3.dtb.walker    339643500                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::total    339643500                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::switch_cpus3.dtb.walker    339643500                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::total    339643500                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::switch_cpus3.dtb.walker    339643500                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::total    339643500                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.ReadReq_accesses::switch_cpus3.dtb.walker       723852                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total       723852                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.demand_accesses::switch_cpus3.dtb.walker       723852                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total       723852                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::switch_cpus3.dtb.walker       723852                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total       723852                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::switch_cpus3.dtb.walker     0.009741                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.009741                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::switch_cpus3.dtb.walker     0.009741                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.009741                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::switch_cpus3.dtb.walker     0.009741                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.009741                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus3.dtb.walker 48169.550418                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::total 48169.550418                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::switch_cpus3.dtb.walker 48169.550418                       # average overall miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::total 48169.550418                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::switch_cpus3.dtb.walker 48169.550418                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::total 48169.550418                       # average overall miss latency
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.writebacks::writebacks         4799                       # number of writebacks
system.cpu3.dtb_walker_cache.writebacks::total         4799                       # number of writebacks
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus3.dtb.walker         7051                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::total         7051                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::switch_cpus3.dtb.walker         7051                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::total         7051                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::switch_cpus3.dtb.walker         7051                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::total         7051                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus3.dtb.walker    325541500                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::total    325541500                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus3.dtb.walker    325541500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::total    325541500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus3.dtb.walker    325541500                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::total    325541500                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.009741                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.009741                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.009741                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::total     0.009741                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.009741                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::total     0.009741                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 46169.550418                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 46169.550418                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 46169.550418                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::total 46169.550418                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 46169.550418                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::total 46169.550418                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements          6279248                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.999589                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          436814535                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          6279760                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            69.559113                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.999589                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999999                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          239                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          202                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        892766816                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       892766816                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    436787119                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      436787119                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    436787119                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       436787119                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    436787119                       # number of overall hits
system.cpu3.icache.overall_hits::total      436787119                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      6456661                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      6456661                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      6456661                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       6456661                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      6456661                       # number of overall misses
system.cpu3.icache.overall_misses::total      6456661                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst 122628639110                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total 122628639110                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst 122628639110                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total 122628639110                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst 122628639110                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total 122628639110                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    443243780                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    443243780                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    443243780                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    443243780                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    443243780                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    443243780                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.014567                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.014567                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.014567                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.014567                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.014567                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.014567                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 18992.578224                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 18992.578224                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 18992.578224                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 18992.578224                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 18992.578224                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 18992.578224                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs      5975877                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets        12771                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs           147707                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets             86                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    40.457642                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets   148.500000                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks      6279248                       # number of writebacks
system.cpu3.icache.writebacks::total          6279248                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst       177406                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total       177406                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst       177406                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total       177406                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst       177406                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total       177406                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst      6279255                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total      6279255                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst      6279255                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total      6279255                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst      6279255                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      6279255                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst 115542218199                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total 115542218199                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst 115542218199                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total 115542218199                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst 115542218199                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total 115542218199                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.014167                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.014167                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.014167                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.014167                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.014167                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.014167                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 18400.625265                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 18400.625265                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 18400.625265                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 18400.625265                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 18400.625265                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 18400.625265                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements          904                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse    15.396285                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs        30218                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs          920                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs    32.845652                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::switch_cpus3.itb.walker    15.396285                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::switch_cpus3.itb.walker     0.962268                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total     0.962268                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::0            3                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::1            7                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::2            5                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::4            1                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses       262065                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses       262065                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.ReadReq_hits::switch_cpus3.itb.walker        29940                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total        29940                       # number of ReadReq hits
system.cpu3.itb_walker_cache.demand_hits::switch_cpus3.itb.walker        29940                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total        29940                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::switch_cpus3.itb.walker        29940                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total        29940                       # number of overall hits
system.cpu3.itb_walker_cache.ReadReq_misses::switch_cpus3.itb.walker         2505                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total         2505                       # number of ReadReq misses
system.cpu3.itb_walker_cache.demand_misses::switch_cpus3.itb.walker         2505                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total         2505                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::switch_cpus3.itb.walker         2505                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total         2505                       # number of overall misses
system.cpu3.itb_walker_cache.ReadReq_miss_latency::switch_cpus3.itb.walker     93786000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_miss_latency::total     93786000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::switch_cpus3.itb.walker     93786000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::total     93786000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::switch_cpus3.itb.walker     93786000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::total     93786000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.ReadReq_accesses::switch_cpus3.itb.walker        32445                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total        32445                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.demand_accesses::switch_cpus3.itb.walker        32445                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total        32445                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::switch_cpus3.itb.walker        32445                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total        32445                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::switch_cpus3.itb.walker     0.077208                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.077208                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_miss_rate::switch_cpus3.itb.walker     0.077208                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.077208                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::switch_cpus3.itb.walker     0.077208                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.077208                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus3.itb.walker 37439.520958                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::total 37439.520958                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::switch_cpus3.itb.walker 37439.520958                       # average overall miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::total 37439.520958                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::switch_cpus3.itb.walker 37439.520958                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::total 37439.520958                       # average overall miss latency
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.writebacks::writebacks          904                       # number of writebacks
system.cpu3.itb_walker_cache.writebacks::total          904                       # number of writebacks
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::switch_cpus3.itb.walker         2505                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::total         2505                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::switch_cpus3.itb.walker         2505                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::total         2505                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::switch_cpus3.itb.walker         2505                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::total         2505                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus3.itb.walker     88776000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::total     88776000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::switch_cpus3.itb.walker     88776000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::total     88776000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::switch_cpus3.itb.walker     88776000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::total     88776000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus3.itb.walker     0.077208                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.077208                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.077208                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::total     0.077208                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.077208                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::total     0.077208                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 35439.520958                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 35439.520958                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 35439.520958                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::total 35439.520958                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 35439.520958                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::total 35439.520958                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 4121                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4121                       # Transaction distribution
system.iobus.trans_dist::WriteReq              155068                       # Transaction distribution
system.iobus.trans_dist::WriteResp             155068                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio         3484                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        11752                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        15236                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       303142                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total       303142                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  318378                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio         3484                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio         6554                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        10038                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      9644824                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total      9644824                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  9654862                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              3492050                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             9813137                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy           786033553                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            10744000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy           152566000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements               151550                       # number of replacements
system.iocache.tags.tagsinuse               15.993260                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               151566                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         3236733643000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    15.993260                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.999579                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.999579                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1364139                       # Number of tag accesses
system.iocache.tags.data_accesses             1364139                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::realview.ide          995                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              995                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::realview.ide       150576                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       150576                       # number of WriteLineReq misses
system.iocache.demand_misses::realview.ide       151571                       # number of demand (read+write) misses
system.iocache.demand_misses::total            151571                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide       151571                       # number of overall misses
system.iocache.overall_misses::total           151571                       # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ide    113571275                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total    113571275                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::realview.ide  18063085278                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  18063085278                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::realview.ide  18176656553                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  18176656553                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ide  18176656553                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  18176656553                       # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ide          995                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            995                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::realview.ide       150576                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       150576                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide       151571                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          151571                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide       151571                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         151571                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::realview.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ide 114141.984925                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 114141.984925                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::realview.ide 119959.922418                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 119959.922418                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::realview.ide 119921.730100                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 119921.730100                       # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 119921.730100                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 119921.730100                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1240                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   93                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    13.333333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks          150555                       # number of writebacks
system.iocache.writebacks::total               150555                       # number of writebacks
system.iocache.ReadReq_mshr_misses::realview.ide          995                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          995                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::realview.ide       150576                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       150576                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::realview.ide       151571                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       151571                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ide       151571                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       151571                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ide     63821275                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     63821275                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::realview.ide  10526088637                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  10526088637                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide  10589909912                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  10589909912                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide  10589909912                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  10589909912                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::realview.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 64141.984925                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 64141.984925                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 69905.487176                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 69905.487176                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 69867.652203                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 69867.652203                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 69867.652203                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 69867.652203                       # average overall mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued         53574061                       # number of hwpf issued
system.l2.prefetcher.pfIdentified            54943206                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit              1194140                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               1055                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4408098                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  12252683                       # number of replacements
system.l2.tags.tagsinuse                 31492.548958                       # Cycle average of tags in use
system.l2.tags.total_refs                    25594960                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12283960                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.083608                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    31348.098343                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   144.450614                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.956668                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.004408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.961076                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           794                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023            68                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         30415                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          709                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2373                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        13910                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        13908                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           56                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.024231                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.002075                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.928192                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 547472276                       # Number of tag accesses
system.l2.tags.data_accesses                547472276                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks     12118874                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12118874                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     18961456                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         18961456                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   36                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       256789                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       124723                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data      6298634                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data       118419                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6798565                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.dtb.walker      1456533                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.itb.walker          355                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       804088                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.dtb.walker         3639                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.itb.walker         1151                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst       646231                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.dtb.walker         7432                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.itb.walker          314                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst      1553584                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.dtb.walker         1954                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.itb.walker          512                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst      5667090                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           10142883                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      7980255                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data       134629                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       208692                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data       297309                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8620885                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker      1456533                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker          355                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst       804088                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      8237044                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.dtb.walker         3639                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.itb.walker         1151                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       646231                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       259352                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.dtb.walker         7432                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.itb.walker          314                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst      1553584                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      6507326                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.dtb.walker         1954                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.itb.walker          512                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst      5667090                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       415728                       # number of demand (read+write) hits
system.l2.demand_hits::total                 25562333                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker      1456533                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker          355                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst       804088                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      8237044                       # number of overall hits
system.l2.overall_hits::switch_cpus1.dtb.walker         3639                       # number of overall hits
system.l2.overall_hits::switch_cpus1.itb.walker         1151                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       646231                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       259352                       # number of overall hits
system.l2.overall_hits::switch_cpus2.dtb.walker         7432                       # number of overall hits
system.l2.overall_hits::switch_cpus2.itb.walker          314                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst      1553584                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      6507326                       # number of overall hits
system.l2.overall_hits::switch_cpus3.dtb.walker         1954                       # number of overall hits
system.l2.overall_hits::switch_cpus3.itb.walker          512                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst      5667090                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       415728                       # number of overall hits
system.l2.overall_hits::total                25562333                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         3637                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         3654                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data       110892                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         2967                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             121150                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          503                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          335                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data         2595                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          314                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3747                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        42281                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        19602                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       580970                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        11031                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              653884                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.dtb.walker        70434                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.itb.walker          415                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst       183872                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.dtb.walker         3853                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.itb.walker         1381                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst       243132                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.dtb.walker         7507                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.itb.walker          385                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst       376237                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.dtb.walker         2531                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.itb.walker          667                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst       612161                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1502575                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data      3865692                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data        78116                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       670407                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data       105932                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4720147                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.dtb.walker        70434                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.itb.walker          415                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst       183872                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      3907973                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.dtb.walker         3853                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.itb.walker         1381                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst       243132                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        97718                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.dtb.walker         7507                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.itb.walker          385                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst       376237                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      1251377                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.dtb.walker         2531                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.itb.walker          667                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst       612161                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       116963                       # number of demand (read+write) misses
system.l2.demand_misses::total                6876606                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.dtb.walker        70434                       # number of overall misses
system.l2.overall_misses::switch_cpus0.itb.walker          415                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst       183872                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      3907973                       # number of overall misses
system.l2.overall_misses::switch_cpus1.dtb.walker         3853                       # number of overall misses
system.l2.overall_misses::switch_cpus1.itb.walker         1381                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst       243132                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        97718                       # number of overall misses
system.l2.overall_misses::switch_cpus2.dtb.walker         7507                       # number of overall misses
system.l2.overall_misses::switch_cpus2.itb.walker          385                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst       376237                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      1251377                       # number of overall misses
system.l2.overall_misses::switch_cpus3.dtb.walker         2531                       # number of overall misses
system.l2.overall_misses::switch_cpus3.itb.walker          667                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst       612161                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       116963                       # number of overall misses
system.l2.overall_misses::total               6876606                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      3571500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      5336500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      5443000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data      4672000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     19023000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data      2821000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data      2378000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data     30865000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data      2036000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     38100000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data   5860334406                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data   2395112486                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data  96569335093                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data   1162232491                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  105987014476                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.dtb.walker   8467563998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.itb.walker     48846500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst  20845440992                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.dtb.walker    479337498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.itb.walker    166811999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst  27944523439                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.dtb.walker    737056999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.itb.walker     38268000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst  38800708483                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.dtb.walker    289554000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.itb.walker     76726000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.inst  71632280463                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 169527118371                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data 440303494240                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data   9595605418                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data  56287500486                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus3.data  12250268939                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 518436869083                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.dtb.walker   8467563998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.itb.walker     48846500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst  20845440992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data 446163828646                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.dtb.walker    479337498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.itb.walker    166811999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst  27944523439                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  11990717904                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.dtb.walker    737056999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.itb.walker     38268000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst  38800708483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data 152856835579                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.dtb.walker    289554000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.itb.walker     76726000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst  71632280463                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data  13412501430                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     793951001930                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.dtb.walker   8467563998                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.itb.walker     48846500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst  20845440992                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data 446163828646                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.dtb.walker    479337498                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.itb.walker    166811999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst  27944523439                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  11990717904                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.dtb.walker    737056999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.itb.walker     38268000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst  38800708483                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data 152856835579                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.dtb.walker    289554000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.itb.walker     76726000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst  71632280463                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data  13412501430                       # number of overall miss cycles
system.l2.overall_miss_latency::total    793951001930                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     12118874                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12118874                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     18961456                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     18961456                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         3639                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         3670                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data       110903                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         2974                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           121186                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          503                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          335                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data         2595                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          314                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3747                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       299070                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       144325                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      6879604                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       129450                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7452449                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.dtb.walker      1526967                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.itb.walker          770                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst       987960                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.dtb.walker         7492                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.itb.walker         2532                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst       889363                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.dtb.walker        14939                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.itb.walker          699                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst      1929821                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.dtb.walker         4485                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.itb.walker         1179                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst      6279251                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       11645458                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data     11845947                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data       212745                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       879099                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data       403241                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13341032                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker      1526967                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker          770                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst       987960                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data     12145017                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.dtb.walker         7492                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.itb.walker         2532                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       889363                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       357070                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.dtb.walker        14939                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.itb.walker          699                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst      1929821                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      7758703                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.dtb.walker         4485                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.itb.walker         1179                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst      6279251                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       532691                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32438939                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker      1526967                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker          770                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       987960                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data     12145017                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.dtb.walker         7492                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.itb.walker         2532                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       889363                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       357070                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.dtb.walker        14939                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.itb.walker          699                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst      1929821                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      7758703                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.dtb.walker         4485                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.itb.walker         1179                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst      6279251                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       532691                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32438939                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.999450                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.995640                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.999901                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.997646                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999703                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.141375                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.135818                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.084448                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.085214                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.087741                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.dtb.walker     0.046127                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.itb.walker     0.538961                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.186113                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.dtb.walker     0.514282                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.itb.walker     0.545419                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.273378                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.dtb.walker     0.502510                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.itb.walker     0.550787                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.194960                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.dtb.walker     0.564326                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.itb.walker     0.565734                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.097489                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.129027                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.326330                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.367181                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.762607                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.262701                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.353807                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.dtb.walker     0.046127                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.itb.walker     0.538961                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.186113                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.321776                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.dtb.walker     0.514282                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.itb.walker     0.545419                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.273378                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.273666                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.dtb.walker     0.502510                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.itb.walker     0.550787                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.194960                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.161287                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.dtb.walker     0.564326                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.itb.walker     0.565734                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.097489                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.219570                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.211986                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.dtb.walker     0.046127                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.itb.walker     0.538961                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.186113                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.321776                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.dtb.walker     0.514282                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.itb.walker     0.545419                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.273378                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.273666                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.dtb.walker     0.502510                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.itb.walker     0.550787                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.194960                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.161287                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.dtb.walker     0.564326                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.itb.walker     0.565734                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.097489                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.219570                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.211986                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data   981.990652                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  1460.454297                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data    49.083793                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  1574.654533                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   157.020223                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  5608.349901                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  7098.507463                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 11894.026975                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  6484.076433                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 10168.134508                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 138604.441853                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 122187.148556                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 166220.863544                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 105360.573928                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 162088.404787                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.dtb.walker 120219.836982                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.itb.walker 117702.409639                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 113369.305778                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.dtb.walker 124406.306255                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.itb.walker 120790.730630                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 114935.604688                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.dtb.walker 98182.629413                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.itb.walker 99397.402597                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 103128.369839                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.dtb.walker 114403.002766                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.itb.walker 115031.484258                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.inst 117015.426437                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 112824.397032                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data 113900.304070                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data 122837.900277                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data 83960.192071                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus3.data 115642.760818                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109834.899015                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.dtb.walker 120219.836982                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.itb.walker 117702.409639                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 113369.305778                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 114167.582183                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.dtb.walker 124406.306255                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.itb.walker 120790.730630                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 114935.604688                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 122707.361018                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.dtb.walker 98182.629413                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.itb.walker 99397.402597                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 103128.369839                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 122150.907024                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.dtb.walker 114403.002766                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.itb.walker 115031.484258                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 117015.426437                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 114673.028479                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115456.811388                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.dtb.walker 120219.836982                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.itb.walker 117702.409639                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 113369.305778                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 114167.582183                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.dtb.walker 124406.306255                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.itb.walker 120790.730630                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 114935.604688                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 122707.361018                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.dtb.walker 98182.629413                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.itb.walker 99397.402597                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 103128.369839                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 122150.907024                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.dtb.walker 114403.002766                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.itb.walker 115031.484258                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 117015.426437                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 114673.028479                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115456.811388                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             341719                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      3623                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      94.319349                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     53047                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks              8522386                       # number of writebacks
system.l2.writebacks::total                   8522386                       # number of writebacks
system.l2.ReadExReq_mshr_hits::switch_cpus0.data         8303                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data         1945                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus2.data       428750                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus3.data         1254                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           440252                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus0.dtb.walker            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus0.itb.walker            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus0.inst          423                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.dtb.walker           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.itb.walker           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.inst          842                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus2.dtb.walker            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus2.inst          569                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.dtb.walker            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.itb.walker            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.inst          762                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2646                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus0.data        43034                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus1.data         1209                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus2.data          539                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus3.data          628                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        45410                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.dtb.walker            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.itb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst          423                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data        51337                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.dtb.walker           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.itb.walker           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          842                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data         3154                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.dtb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst          569                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data       429289                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.dtb.walker            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.itb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst          762                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data         1882                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              488308                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.dtb.walker            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.itb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst          423                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data        51337                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.dtb.walker           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.itb.walker           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          842                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data         3154                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.dtb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst          569                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data       429289                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.dtb.walker            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.itb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst          762                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data         1882                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             488308                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher      7350229                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7350229                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         3637                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data         3654                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data       110892                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         2967                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        121150                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          503                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data          335                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data         2595                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          314                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3747                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data        33978                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data        17657                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       152220                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         9777                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         213632                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.dtb.walker        70428                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.itb.walker          414                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst       183449                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.dtb.walker         3837                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.itb.walker         1366                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst       242290                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.dtb.walker         7504                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.itb.walker          385                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst       375668                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.dtb.walker         2523                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.itb.walker          666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.inst       611399                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1499929                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data      3822658                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data        76907                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data       669868                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus3.data       105304                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4674737                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.dtb.walker        70428                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.itb.walker          414                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst       183449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data      3856636                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.dtb.walker         3837                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.itb.walker         1366                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst       242290                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        94564                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.dtb.walker         7504                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.itb.walker          385                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst       375668                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       822088                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.dtb.walker         2523                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.itb.walker          666                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst       611399                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data       115081                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6388298                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher      7350229                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.dtb.walker        70428                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.itb.walker          414                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst       183449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data      3856636                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.dtb.walker         3837                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.itb.walker         1366                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst       242290                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        94564                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.dtb.walker         7504                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.itb.walker          385                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst       375668                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       822088                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.dtb.walker         2523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.itb.walker          666                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst       611399                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data       115081                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13738527                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data         3284                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus1.data          561                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data          362                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data          289                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         4496                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data         4106                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data          623                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          364                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data          299                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         5392                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data         7390                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data         1184                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          726                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data          588                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         9888                       # number of overall MSHR uncacheable misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher 1183474860360                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1183474860360                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     60789000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data     61477499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data   1878612999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data     49521500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   2050400998                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      8044000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      5421000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data     41629500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      5006000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     60100500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data   4327421514                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data   2015448526                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data  16775569524                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    946421022                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  24064860586                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.dtb.walker   8044411096                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.itb.walker     46301500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst  19710844542                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.dtb.walker    454859506                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.itb.walker    157120999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst  26422266018                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.dtb.walker    691848001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.itb.walker     35957501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst  36499776725                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.dtb.walker    273909502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.itb.walker     72656002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.inst  67901431207                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 160311382599                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data 413782827803                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data   9017143568                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data  52224540092                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus3.data  11560256630                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 486584768093                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.dtb.walker   8044411096                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.itb.walker     46301500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst  19710844542                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data 418110249317                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.dtb.walker    454859506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.itb.walker    157120999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst  26422266018                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data  11032592094                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.dtb.walker    691848001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.itb.walker     35957501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst  36499776725                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  69000109616                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.dtb.walker    273909502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.itb.walker     72656002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst  67901431207                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data  12506677652                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 670961011278                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher 1183474860360                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.dtb.walker   8044411096                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.itb.walker     46301500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst  19710844542                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data 418110249317                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.dtb.walker    454859506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.itb.walker    157120999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst  26422266018                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data  11032592094                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.dtb.walker    691848001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.itb.walker     35957501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst  36499776725                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  69000109616                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.dtb.walker    273909502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.itb.walker     72656002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst  67901431207                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data  12506677652                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1854435871638                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    431788009                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     52504001                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     27548500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     18530998                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    530371508                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    431788009                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     52504001                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     27548500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     18530998                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    530371508                       # number of overall MSHR uncacheable cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.999450                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.995640                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.999901                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.997646                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999703                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.113612                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.122342                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.022126                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.075527                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.028666                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.046123                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.itb.walker     0.537662                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst     0.185685                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.512146                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.itb.walker     0.539494                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst     0.272431                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.502309                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.itb.walker     0.550787                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst     0.194665                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.562542                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.itb.walker     0.564885                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.inst     0.097368                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.128799                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.322698                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.361499                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.761994                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus3.data     0.261144                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.350403                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.046123                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.537662                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.185685                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.317549                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.512146                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.539494                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.272431                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.264833                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.502309                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.550787                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.194665                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.105957                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.562542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.564885                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.097368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.216037                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.196933                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.046123                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.537662                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.185685                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.317549                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.512146                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.539494                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.272431                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.264833                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.502309                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.550787                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.194665                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.105957                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.562542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.564885                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.097368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.216037                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.423520                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 161011.971241                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 161011.971241                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 16714.050041                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 16824.712370                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 16940.924494                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 16690.765083                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16924.482031                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 15992.047714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 16182.089552                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 16042.196532                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 15942.675159                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 16039.631705                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 127359.512449                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 114144.448434                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 110206.080173                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 96800.759129                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 112646.329136                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 114221.773954                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 111839.371981                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 107445.908901                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 118545.610112                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 115022.693265                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 109052.234999                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker 92197.228278                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 93396.106494                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 97159.664185                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 108565.002774                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 109093.096096                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.inst 111059.113945                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 106879.314020                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 108244.794016                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 117247.371085                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 77962.434527                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.data 109779.843406                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104088.158990                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 114221.773954                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 111839.371981                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 107445.908901                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 108413.199824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 118545.610112                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 115022.693265                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 109052.234999                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 116667.993042                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker 92197.228278                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 93396.106494                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 97159.664185                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 83932.753691                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 108565.002774                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 109093.096096                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 111059.113945                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 108677.172183                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105029.698251                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 161011.971241                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 114221.773954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 111839.371981                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 107445.908901                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 108413.199824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 118545.610112                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 115022.693265                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 109052.234999                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 116667.993042                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker 92197.228278                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 93396.106494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 97159.664185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 83932.753691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 108565.002774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 109093.096096                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 111059.113945                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 108677.172183                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 134980.691281                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 131482.341352                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 93590.019608                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 76100.828729                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 64121.100346                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 117965.193060                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 58428.688633                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 44344.595439                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 37945.592287                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 31515.302721                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 53637.895227                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests      26342614                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     13919671                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests         1416                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                4496                       # Transaction distribution
system.membus.trans_dist::ReadResp           13428308                       # Transaction distribution
system.membus.trans_dist::WriteReq               5392                       # Transaction distribution
system.membus.trans_dist::WriteResp              5392                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8672941                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3731291                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           138949                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          16502                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            207244                       # Transaction distribution
system.membus.trans_dist::ReadExResp           206828                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      13423811                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        150576                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       303121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       303121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        15236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         4540                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     39667413                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     39687189                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               39990310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      9635520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      9635520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        10038                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         9080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1417702784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1417721902                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1427357422                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            25537                       # Total snoops (count)
system.membus.snoopTraffic                      90880                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13946970                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000600                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024481                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13938606     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    8364      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            13946970                       # Request fanout histogram
system.membus.reqLayer0.occupancy            13460813                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3896904                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy         66986114970                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization              13.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5439197                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        72113816673                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             14.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.realview.aaci_fake.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.realview.cf_ctrl.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.realview.clcd.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.realview.ide.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.realview.l2x0_fake.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.realview.lan_fake.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.realview.local_cpu_timer.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.mmc_fake.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.realview.sp810_fake.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.realview.timer0.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.realview.timer1.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.realview.uart1_fake.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.realview.uart2_fake.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.realview.uart3_fake.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.realview.usb_fake.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.realview.watchdog_fake.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.branchPred.lookups      149947195                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted    119257372                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      7195082                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups    104095278                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       76519636                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    73.509229                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        6993547                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect       324002                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      3190108                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      3117008                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        73100                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted        19255                       # Number of mispredicted indirect branches.
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.walks         20323403                       # Table walker walks requested
system.switch_cpus0.dtb.walker.walksShort     20323403                       # Table walker walks initiated with short descriptors
system.switch_cpus0.dtb.walker.walksShortTerminationLevel::Level1        14751                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.dtb.walker.walksShortTerminationLevel::Level2     11334298                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.dtb.walker.walksSquashedBefore      8974354                       # Table walks squashed before starting
system.switch_cpus0.dtb.walker.walkWaitTime::samples     11349049                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::mean  4585.455398                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::stdev 12111.044862                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::0-131071     11333749     99.87%     99.87% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::131072-262143        10912      0.10%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::262144-393215         3465      0.03%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::393216-524287          704      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::524288-655359          180      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::655360-786431           34      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::786432-917503            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::917504-1.04858e+06            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::1.04858e+06-1.17965e+06            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::total     11349049                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::samples     19450608                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::mean 10999.225705                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::gmean  7999.867279                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::stdev 18093.061049                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::0-131071     19376662     99.62%     99.62% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::131072-262143        53866      0.28%     99.90% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::262144-393215        15056      0.08%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::393216-524287         3685      0.02%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::524288-655359         1005      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::655360-786431          265      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::786432-917503           35      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::917504-1.04858e+06           17      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::1.04858e+06-1.17965e+06           17      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::total     19450608                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walksPending::samples 504504096000                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::mean     0.807854                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::stdev     1.044188                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::0-1 460586602500     91.29%     91.29% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::2-3  26693236500      5.29%     96.59% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::4-5  14040634500      2.78%     99.37% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::6-7   2664534500      0.53%     99.90% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::8-9    241165000      0.05%     99.94% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::10-11    113293500      0.02%     99.97% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::12-13     67195500      0.01%     99.98% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::14-15     71152000      0.01%     99.99% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::16-17     23988500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::18-19       565500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::20-21      1207500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::22-23       485500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::24-25        35000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::total 504504096000                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walkPageSizes::4K     11198826     99.87%     99.87% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::1M        14449      0.13%    100.00% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::total     11213275                       # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data     20323403                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total     20323403                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data     11213275                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total     11213275                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total     31536678                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits           129539879                       # DTB read hits
system.switch_cpus0.dtb.read_misses          20141420                       # DTB read misses
system.switch_cpus0.dtb.write_hits           49983263                       # DTB write hits
system.switch_cpus0.dtb.write_misses           181983                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                 151                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva            2371                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid        14965                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries            9686                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults              165                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults          8203                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults              892                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses       149681299                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses       50165246                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                179523142                       # DTB hits
system.switch_cpus0.dtb.misses               20323403                       # DTB misses
system.switch_cpus0.dtb.accesses            199846545                       # DTB accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.walks             9461                       # Table walker walks requested
system.switch_cpus0.itb.walker.walksShort         9461                       # Table walker walks initiated with short descriptors
system.switch_cpus0.itb.walker.walksShortTerminationLevel::Level1          612                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.itb.walker.walksShortTerminationLevel::Level2         8128                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.itb.walker.walksSquashedBefore          721                       # Table walks squashed before starting
system.switch_cpus0.itb.walker.walkWaitTime::samples         8740                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::mean  1009.782609                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::stdev 14110.340818                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::0-32767         8674     99.24%     99.24% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::32768-65535           15      0.17%     99.42% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::65536-98303           22      0.25%     99.67% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::98304-131071           10      0.11%     99.78% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::131072-163839            2      0.02%     99.81% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::163840-196607            5      0.06%     99.86% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::196608-229375            3      0.03%     99.90% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::229376-262143            1      0.01%     99.91% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::262144-294911            2      0.02%     99.93% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::294912-327679            1      0.01%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::327680-360447            2      0.02%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::360448-393215            2      0.02%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::491520-524287            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::total         8740                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkCompletionTime::samples         4202                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::mean 13853.760114                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::gmean  6881.264251                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::stdev 36745.325801                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::0-65535         3972     94.53%     94.53% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::65536-131071          152      3.62%     98.14% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::131072-196607           46      1.09%     99.24% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::196608-262143           10      0.24%     99.48% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::262144-327679            9      0.21%     99.69% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::327680-393215            5      0.12%     99.81% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::393216-458751            5      0.12%     99.93% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::458752-524287            2      0.05%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::524288-589823            1      0.02%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::total         4202                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walksPending::samples  27514266644                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::mean     0.907872                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::stdev     0.289516                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::0   2537261500      9.22%      9.22% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::1  24974613144     90.77%     99.99% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::2      2354500      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::3        37500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::total  27514266644                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walkPageSizes::4K         2907     83.51%     83.51% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::1M          574     16.49%    100.00% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::total         3481                       # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst         9461                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total         9461                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst         3481                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total         3481                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total        12942                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.inst_hits           238601591                       # ITB inst hits
system.switch_cpus0.itb.inst_misses              9461                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                 151                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva            2371                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid        14965                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries            2953                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults            13961                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses       238611052                       # ITB inst accesses
system.switch_cpus0.itb.hits                238601591                       # DTB hits
system.switch_cpus0.itb.misses                   9461                       # DTB misses
system.switch_cpus0.itb.accesses            238611052                       # DTB accesses
system.switch_cpus0.numPwrStateTransitions          938                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples          469                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 808631.727079                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 7605803.311071                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::underflows          281     59.91%     59.91% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10          188     40.09%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    137525000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total          469                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 504401657719                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED    379248280                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles              1008466786                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles     24923809                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             711871149                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches          149947195                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     86630191                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            944618054                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       14984714                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles            106352                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles       109525                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles       762348                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles       317918                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles        84455                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines        238586553                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       214550                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes           1877                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    978414818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.779262                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.161288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       613339988     62.69%     62.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1       145932317     14.92%     77.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        40918559      4.18%     81.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3       178223954     18.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    978414818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.148688                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.705894                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        48624457                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    639037384                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles        259064589                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     24629082                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7059306                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved     19418655                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred       434241                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     641739557                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts     23284936                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7059306                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        78100173                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles      573572598                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles     21731368                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles        251391040                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     46560333                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     613364172                       # Number of instructions processed by rename
system.switch_cpus0.rename.SquashedInsts     11511633                       # Number of squashed instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents     20851619                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       5826181                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       4328253                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      12694691                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    680323367                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   2720161790                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    656665383                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         3895                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    526473096                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       153850254                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts       654410                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts       608120                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         53631939                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads    142929484                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     55626944                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads      2466432                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2029257                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         601512327                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded       895294                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        574968679                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued      5740449                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    119448916                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    270382518                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        33467                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    978414818                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.587653                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     0.965410                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    660460223     67.50%     67.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    135033252     13.80%     81.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    115128291     11.77%     93.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     61493441      6.29%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6299533      0.64%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5           78      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    978414818                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       53356208     43.17%     43.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult         84446      0.07%     43.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     43.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     43.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     43.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     43.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     43.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     43.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     43.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     43.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     43.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     43.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     43.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     43.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     43.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     43.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     43.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     43.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     43.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     43.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     43.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     43.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     43.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     43.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     43.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     43.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     43.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     43.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      47153648     38.16%     81.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     22988029     18.60%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass           86      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    364925590     63.47%     63.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1117689      0.19%     63.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          479      0.00%     63.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            2      0.00%     63.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    154906840     26.94%     90.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     54017993      9.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     574968679                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.570141                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt          123582331                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.214938                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads   2257660153                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    721865713                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    535903060                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads        14800                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         5448                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         4176                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     698541441                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses           9483                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      3281724                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads     30708739                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses        46486                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        15416                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      4703257                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads       740188                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked      1345448                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7059306                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles      234507217                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles      5951301                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    602443029                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts    142929484                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     55626944                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts       374300                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents       1387222                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents      3643476                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents        15416                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      5709277                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1749307                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      7458584                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    544057137                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts    129645601                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts     10588395                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                35408                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs           182637010                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches       103918814                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          52991409                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.539489                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             536803204                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            535907236                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        319736255                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        520828581                       # num instructions consuming a value
system.switch_cpus0.iew.wb_rate              0.531408                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.613899                       # average fanout of values written-back
system.switch_cpus0.commit.commitSquashedInsts    107694924                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls       861827                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      6762031                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    960909989                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.502624                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.343376                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    757642024     78.85%     78.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    104524209     10.88%     89.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     38476366      4.00%     93.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     15864362      1.65%     95.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     17364581      1.81%     97.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      5592568      0.58%     97.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      5853838      0.61%     98.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      3374276      0.35%     98.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     12217765      1.27%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    960909989                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    449522413                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     482976271                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs             163144428                       # Number of memory references committed
system.switch_cpus0.commit.loads            112220741                       # Number of loads committed
system.switch_cpus0.commit.membars             480588                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          94770858                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              4176                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        398376990                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      4196442                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    318717368     65.99%     65.99% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult      1113998      0.23%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc          477      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    112220741     23.24%     89.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     50923687     10.54%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    482976271                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     12217765                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads          1535991086                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         1198842426                       # The number of ROB writes
system.switch_cpus0.timesIdled                 183004                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               30051968                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles              758307                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          449504837                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            482958695                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.243506                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.243506                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.445731                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.445731                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       585775407                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      298784849                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             3139                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes            1584                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads       2057704528                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       285947108                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads     1843699077                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes        631617                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups      235977442                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted    171490064                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      9334202                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups    138825322                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits      102013429                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    73.483301                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS       32158146                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect      4659715                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2417266                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      2172027                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses       245239                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted       274855                       # Number of mispredicted indirect branches.
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.walks           113424                       # Table walker walks requested
system.switch_cpus1.dtb.walker.walksShort       113424                       # Table walker walks initiated with short descriptors
system.switch_cpus1.dtb.walker.walksShortTerminationLevel::Level1         8627                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.dtb.walker.walksShortTerminationLevel::Level2        63945                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.dtb.walker.walksSquashedBefore        40852                       # Table walks squashed before starting
system.switch_cpus1.dtb.walker.walkWaitTime::samples        72572                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::mean   706.153889                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::stdev  9959.369050                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::0-65535        72354     99.70%     99.70% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::65536-131071          133      0.18%     99.88% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::131072-196607           40      0.06%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::196608-262143           16      0.02%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::262144-327679           13      0.02%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::327680-393215           10      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::393216-458751            2      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::524288-589823            4      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::total        72572                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::samples        35642                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::mean 29319.047753                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::gmean 10072.543264                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::stdev 60118.463410                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::0-65535        29597     83.04%     83.04% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::65536-131071         4267     11.97%     95.01% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::131072-196607          811      2.28%     97.29% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::196608-262143          469      1.32%     98.60% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::262144-327679          212      0.59%     99.20% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::327680-393215          142      0.40%     99.60% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::393216-458751           71      0.20%     99.80% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::458752-524287           29      0.08%     99.88% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::524288-589823           35      0.10%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::589824-655359            3      0.01%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::655360-720895            3      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::720896-786431            1      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::786432-851967            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::917504-983039            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::total        35642                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walksPending::samples 333099083160                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::mean     0.705481                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::stdev     0.469870                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::0-1 332950133160     99.96%     99.96% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::2-3     87096000      0.03%     99.98% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::4-5     31418000      0.01%     99.99% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::6-7      8352500      0.00%     99.99% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::8-9      7596500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::10-11      1476500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::12-13      2447500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::14-15     10384500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::16-17       178500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::total 333099083160                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walkPageSizes::4K        14817     77.00%     77.00% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::1M         4426     23.00%    100.00% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::total        19243                       # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data       113424                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total       113424                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data        19243                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total        19243                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total       132667                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits           117968929                       # DTB read hits
system.switch_cpus1.dtb.read_misses             87669                       # DTB read misses
system.switch_cpus1.dtb.write_hits          108013799                       # DTB write hits
system.switch_cpus1.dtb.write_misses            25755                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                 151                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva            2371                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid        14965                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries            7395                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults             5566                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults          1427                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults             1552                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses       118056598                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses      108039554                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                225982728                       # DTB hits
system.switch_cpus1.dtb.misses                 113424                       # DTB misses
system.switch_cpus1.dtb.accesses            226096152                       # DTB accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.walks            19111                       # Table walker walks requested
system.switch_cpus1.itb.walker.walksShort        19111                       # Table walker walks initiated with short descriptors
system.switch_cpus1.itb.walker.walksShortTerminationLevel::Level1         1032                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.itb.walker.walksShortTerminationLevel::Level2        16248                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.itb.walker.walksSquashedBefore         1831                       # Table walks squashed before starting
system.switch_cpus1.itb.walker.walkWaitTime::samples        17280                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::mean   773.408565                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::stdev 11822.183458                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::0-65535        17199     99.53%     99.53% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::65536-131071           54      0.31%     99.84% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::131072-196607           11      0.06%     99.91% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::196608-262143            8      0.05%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::262144-327679            3      0.02%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::327680-393215            1      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::393216-458751            3      0.02%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::524288-589823            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::total        17280                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkCompletionTime::samples        10263                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::mean 21639.773945                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::gmean  9027.354351                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::stdev 49144.259864                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::0-65535         9116     88.82%     88.82% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::65536-131071          827      8.06%     96.88% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::131072-196607          151      1.47%     98.35% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::196608-262143           83      0.81%     99.16% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::262144-327679           32      0.31%     99.47% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::327680-393215           26      0.25%     99.73% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::393216-458751           16      0.16%     99.88% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::458752-524287            5      0.05%     99.93% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::524288-589823            3      0.03%     99.96% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::589824-655359            3      0.03%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::655360-720895            1      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::total        10263                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walksPending::samples  79701984196                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::mean     0.848854                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::stdev     0.358488                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::0  12053920500     15.12%     15.12% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::1  67641678696     84.87%     99.99% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::2      5646000      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::3       625000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::4        74500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::5        16000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::6        23500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::total  79701984196                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walkPageSizes::4K         7789     92.37%     92.37% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::1M          643      7.63%    100.00% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::total         8432                       # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst        19111                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total        19111                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst         8432                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total         8432                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total        27543                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.inst_hits           498352359                       # ITB inst hits
system.switch_cpus1.itb.inst_misses             19111                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                 151                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva            2371                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid        14965                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries            5390                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults             3915                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses       498371470                       # ITB inst accesses
system.switch_cpus1.itb.hits                498352359                       # DTB hits
system.switch_cpus1.itb.misses                  19111                       # DTB misses
system.switch_cpus1.itb.accesses            498371470                       # DTB accesses
system.switch_cpus1.numPwrStateTransitions          577                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples          289                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 18603153.775087                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 63664079.520098                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::underflows          175     60.55%     60.55% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10          114     39.45%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    483520000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total          289                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 499523060059                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED   5376311441                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles               999047678                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles     25617320                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts            1583736844                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches          235977442                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches    136343602                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            926059045                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       19401928                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles            266409                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles       205258                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       205416                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles       674759                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles       249509                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines        498345356                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       277629                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes           7763                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    962978680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.886756                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.094314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       100041215     10.39%     10.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1       337171504     35.01%     45.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        97564008     10.13%     55.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3       428201953     44.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    962978680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.236202                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.585247                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        88639469                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    158763351                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        630135994                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     76234788                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9205078                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved     37092071                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred       532433                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts    1697767492                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts     41647820                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9205078                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       157682073                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       27743024                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     31663070                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        636471719                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles    100213716                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts    1658357182                       # Number of instructions processed by rename
system.switch_cpus1.rename.SquashedInsts     17373355                       # Number of squashed instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents     18085764                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      47396269                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         97249                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       4549240                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands   2425849375                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups   7959077625                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups   2447308014                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups         8341                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps   2127794706                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       298054666                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts      1751674                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts       678156                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        160191694                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads    136384644                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    118076835                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads      4153971                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     35709274                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded        1637805387                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded      1078038                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued       1530905651                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued     16283113                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    190657242                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    613459968                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        51262                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    962978680                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.589761                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     0.944755                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    152854878     15.87%     15.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    238653753     24.78%     40.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    433236394     44.99%     85.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    127176638     13.21%     98.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     11035889      1.15%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        21128      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    962978680                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu      314488157     80.14%     80.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult         10285      0.00%     80.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     80.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     80.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     80.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     80.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     80.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     80.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     80.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     80.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     80.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     80.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     80.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     80.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     80.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     80.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     80.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     80.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     80.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     80.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     80.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     80.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     80.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     80.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     80.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     80.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     80.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     80.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      47749375     12.17%     92.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     30179124      7.69%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass          163      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   1270514779     82.99%     82.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult     17843428      1.17%     84.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc      1245863      0.08%     84.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            1      0.00%     84.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    130700713      8.54%     92.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    110600704      7.22%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    1530905651                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.532365                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt          392426941                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.256336                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   4433469937                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes   1829553548                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   1513953329                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads        30099                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes        10666                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses         9268                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses    1923313251                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses          19178                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads      1514015                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads     21555757                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         4803                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        23749                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores     11679226                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads      5696941                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked       116633                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9205078                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       17519712                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       302041                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts   1638956220                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts    136384644                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts    118076835                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts       612377                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7943                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents       283816                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents        23749                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      7874886                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1396506                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      9271392                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts   1522721647                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts    127934448                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      8073561                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                72795                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs           236900357                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches       193132073                       # Number of branches executed
system.switch_cpus1.iew.exec_stores         108965909                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.524173                       # Inst execution rate
system.switch_cpus1.iew.wb_sent            1514929333                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count           1513962597                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers       1095550330                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers       2883661341                       # num instructions consuming a value
system.switch_cpus1.iew.wb_rate              1.515406                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.379916                       # average fanout of values written-back
system.switch_cpus1.commit.commitSquashedInsts    172318799                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls      1026776                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      8838316                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    937262522                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.545225                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.573772                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    220883489     23.57%     23.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    336079304     35.86%     59.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    236226421     25.20%     84.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     66537095      7.10%     91.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     24888364      2.66%     94.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     15549879      1.66%     96.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     13735928      1.47%     97.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      6476788      0.69%     98.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     16885254      1.80%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    937262522                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts   1278314796                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    1448281398                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs             221226496                       # Number of memory references committed
system.switch_cpus1.commit.loads            114828887                       # Number of loads committed
system.switch_cpus1.commit.membars             422058                       # Number of memory barriers committed
system.switch_cpus1.commit.branches         187045018                       # Number of branches committed
system.switch_cpus1.commit.fp_insts              9264                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts       1324803948                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls     33598268                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   1208148894     83.42%     83.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult     17660188      1.22%     84.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     84.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     84.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     84.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     84.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     84.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     84.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     84.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     84.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     84.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     84.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     84.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     84.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     84.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     84.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     84.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     84.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     84.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     84.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     84.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     84.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     84.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     84.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     84.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc      1245820      0.09%     84.72% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     84.72% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.72% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.72% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    114828887      7.93%     92.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    106397609      7.35%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   1448281398                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events     16885254                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads          2539530038                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         3266689262                       # The number of ROB writes
system.switch_cpus1.timesIdled                 233961                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               36068998                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            10752511                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts         1278259578                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           1448226180                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.781569                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.781569                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.279478                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.279478                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads      2077709193                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     1197836303                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads             6519                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes            3120                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads       4982501061                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       997746071                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads     1927352091                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes        829869                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups      109986061                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     71360727                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      4112528                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     91530537                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       46188735                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    50.462651                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS       12566462                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect      3284952                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      9190855                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      5621910                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses      3568945                       # Number of indirect misses.
system.switch_cpus2.branchPredindirectMispredicted       121155                       # Number of mispredicted indirect branches.
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.walks          3661345                       # Table walker walks requested
system.switch_cpus2.dtb.walker.walksShort      3661345                       # Table walker walks initiated with short descriptors
system.switch_cpus2.dtb.walker.walksShortTerminationLevel::Level1         7893                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.dtb.walker.walksShortTerminationLevel::Level2       495067                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.dtb.walker.walksSquashedBefore      3158385                       # Table walks squashed before starting
system.switch_cpus2.dtb.walker.walkWaitTime::samples       502960                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::mean  3780.570025                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::stdev  9119.966255                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::0-65535       500964     99.60%     99.60% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::65536-131071         1686      0.34%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::131072-196607          161      0.03%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::196608-262143           69      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::262144-327679           50      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::327680-393215           20      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::393216-458751            5      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::458752-524287            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::524288-589823            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::total       502960                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::samples      1967853                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::mean  7849.443531                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::gmean  7134.422727                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::stdev  9545.030195                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::0-65535      1954151     99.30%     99.30% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::65536-131071        11723      0.60%     99.90% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::131072-196607         1176      0.06%     99.96% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::196608-262143          401      0.02%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::262144-327679          266      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::327680-393215          104      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::393216-458751           19      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::458752-524287            3      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::524288-589823            5      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::589824-655359            4      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::655360-720895            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::total      1967853                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walksPending::samples 466079822336                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::mean     0.365702                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::stdev     1.032117                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::0-1 462583392836     99.25%     99.25% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::2-3    380067000      0.08%     99.33% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::4-5    343438500      0.07%     99.41% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::6-7    353887000      0.08%     99.48% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::8-9    343346000      0.07%     99.55% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::10-11    432179500      0.09%     99.65% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::12-13    292608500      0.06%     99.71% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::14-15   1350327500      0.29%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::16-17       568500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::18-19         7000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::total 466079822336                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walkPageSizes::4K       167381     97.04%     97.04% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::1M         5111      2.96%    100.00% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::total       172492                       # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data      3661345                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total      3661345                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data       172492                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total       172492                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total      3833837                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits            67460820                       # DTB read hits
system.switch_cpus2.dtb.read_misses             74429                       # DTB read misses
system.switch_cpus2.dtb.write_hits          213816228                       # DTB write hits
system.switch_cpus2.dtb.write_misses          3586916                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                 151                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva            2371                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid        14965                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries           22177                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults              124                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults          1367                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults              733                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses        67535249                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses      217403144                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                281277048                       # DTB hits
system.switch_cpus2.dtb.misses                3661345                       # DTB misses
system.switch_cpus2.dtb.accesses            284938393                       # DTB accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.walks             5429                       # Table walker walks requested
system.switch_cpus2.itb.walker.walksShort         5429                       # Table walker walks initiated with short descriptors
system.switch_cpus2.itb.walker.walksShortTerminationLevel::Level1          678                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.itb.walker.walksShortTerminationLevel::Level2         4100                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.itb.walker.walksSquashedBefore          651                       # Table walks squashed before starting
system.switch_cpus2.itb.walker.walkWaitTime::samples         4778                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::mean  1642.737547                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::stdev 17073.326038                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::0-32767         4716     98.70%     98.70% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::32768-65535           19      0.40%     99.10% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::65536-98303           19      0.40%     99.50% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::98304-131071            2      0.04%     99.54% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::131072-163839            4      0.08%     99.62% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::163840-196607           13      0.27%     99.90% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::196608-229375            1      0.02%     99.92% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::229376-262143            1      0.02%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::393216-425983            2      0.04%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::458752-491519            1      0.02%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::total         4778                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkCompletionTime::samples         3696                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::mean 15803.706710                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::gmean  7234.567164                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::stdev 37207.971046                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::0-65535         3418     92.48%     92.48% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::65536-131071          196      5.30%     97.78% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::131072-196607           58      1.57%     99.35% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::196608-262143           13      0.35%     99.70% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::262144-327679            5      0.14%     99.84% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::327680-393215            3      0.08%     99.92% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::458752-524287            2      0.05%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::524288-589823            1      0.03%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::total         3696                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walksPending::samples  17462135848                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::mean     0.786771                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::stdev     0.410106                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::0   3726799408     21.34%     21.34% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::1  13732304440     78.64%     99.98% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::2      2696000      0.02%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::3       336000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::total  17462135848                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walkPageSizes::4K         2380     78.16%     78.16% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::1M          665     21.84%    100.00% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::total         3045                       # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst         5429                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total         5429                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst         3045                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total         3045                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total         8474                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.inst_hits           194708035                       # ITB inst hits
system.switch_cpus2.itb.inst_misses              5429                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                 151                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva            2371                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid        14965                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries            2919                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults            11999                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses       194713464                       # ITB inst accesses
system.switch_cpus2.itb.hits                194708035                       # DTB hits
system.switch_cpus2.itb.misses                   5429                       # DTB misses
system.switch_cpus2.itb.accesses            194713464                       # DTB accesses
system.switch_cpus2.numPwrStateTransitions         1107                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples          554                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 9295604.375451                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 57943368.801901                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::underflows          324     58.48%     58.48% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10          230     41.52%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    821654000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total          554                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 499673194676                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED   5149764824                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles               999346897                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     45646792                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             590194339                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches          109986061                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     64377107                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            897368371                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10672836                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles             64372                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        57106                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles       360197                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles       237831                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles        81394                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines        194695176                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       330060                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes           1343                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    949152481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.813791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.190045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       592348851     62.41%     62.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1       125770205     13.25%     75.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        46458560      4.89%     80.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3       184574865     19.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    949152481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.110058                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.590580                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        75615714                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    616915580                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles        191226362                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     60264523                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       5130302                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved     12474909                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred       208073                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     615204246                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts     14744118                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       5130302                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       118060144                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       93560903                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles    188023696                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        208885551                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles    335491885                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     601744373                       # Number of instructions processed by rename
system.switch_cpus2.rename.SquashedInsts      1041137                       # Number of squashed instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      4319330                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         49373                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         26936                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents     305805772                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    460505293                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   3052829012                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    868020108                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups         7039                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    424681703                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        35823580                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts      7463367                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts      6649844                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        123944412                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     74219013                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores    218866832                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads     13275952                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3886502                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         577285294                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded     14788459                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        583729917                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued      2368955                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     23056658                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     74707891                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       296772                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    949152481                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.615001                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     0.874469                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    566574521     59.69%     59.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    227734795     23.99%     83.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    111612354     11.76%     95.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     40153149      4.23%     99.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      3077343      0.32%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5          319      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    949152481                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu       35900643     16.08%     16.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            13      0.00%     16.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     16.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     16.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     16.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     16.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     16.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     16.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     16.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     16.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     16.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     16.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     16.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     16.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     16.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     16.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     16.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     16.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     16.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     16.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     16.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     16.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     16.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     16.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     16.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     16.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     16.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     16.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      20741747      9.29%     25.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite    166607849     74.63%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass          326      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    295475261     50.62%     50.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        21815      0.00%     50.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     50.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     50.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     50.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     50.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     50.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     50.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     50.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     50.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     50.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     50.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     50.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     50.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     50.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     50.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          887      0.00%     50.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     50.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     68758368     11.78%     62.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite    219473260     37.60%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     583729917                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.584111                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt          223250252                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.382455                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   2342207012                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    615215830                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    574219361                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads        24510                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes         8572                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         7312                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     806963848                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses          15995                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      3071414                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7257654                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses        87982                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        94066                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      4387544                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads       299152                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked      6837016                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       5130302                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1506465                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        82445                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    592234168                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     74219013                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts    218866832                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts      6576898                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          8808                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        62303                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents        94066                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      3687847                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       232733                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      3920580                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    575654059                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     68235506                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      4414670                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop               160415                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs           283797787                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        76975591                       # Number of branches executed
system.switch_cpus2.iew.exec_stores         215562281                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.576030                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             575024836                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            574226673                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        207920001                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        379852789                       # num instructions consuming a value
system.switch_cpus2.iew.wb_rate              0.574602                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.547370                       # average fanout of values written-back
system.switch_cpus2.commit.commitSquashedInsts     12672916                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls     14491687                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      3906412                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    943155385                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.603465                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.194443                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    608986062     64.57%     64.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    232126134     24.61%     89.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     50217668      5.32%     94.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     20764827      2.20%     96.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     13955471      1.48%     98.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      3544841      0.38%     98.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2635056      0.28%     98.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      2453895      0.26%     99.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      8471431      0.90%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    943155385                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    418193884                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     569161089                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs             281440646                       # Number of memory references committed
system.switch_cpus2.commit.loads             66961358                       # Number of loads committed
system.switch_cpus2.commit.membars            7795678                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          76349841                       # Number of branches committed
system.switch_cpus2.commit.fp_insts              7312                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        506340156                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      7111833                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    287698547     50.55%     50.55% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult        21010      0.00%     50.55% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     50.55% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     50.55% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     50.55% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     50.55% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     50.55% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     50.55% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     50.55% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     50.55% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     50.55% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     50.55% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     50.55% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     50.55% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     50.55% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     50.55% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     50.55% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     50.55% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     50.55% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     50.55% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     50.55% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     50.55% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     50.55% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     50.55% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     50.55% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc          886      0.00%     50.55% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     50.55% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     50.55% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     50.55% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     66961358     11.76%     62.32% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite    214479288     37.68%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    569161089                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events      8471431                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads          1508788412                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         1169449993                       # The number of ROB writes
system.switch_cpus2.timesIdled                 376173                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               50194416                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            10299299                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          418049888                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            569017093                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      2.390497                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.390497                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.418323                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.418323                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       799512308                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      254000335                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads             6103                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            1744                       # number of floating regfile writes
system.switch_cpus2.cc_regfile_reads       1951288597                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       165585558                       # number of cc regfile writes
system.switch_cpus2.misc_regfile_reads     1853715114                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes      11549457                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups      281564589                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted    192378761                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect     12305404                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups    202045687                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits      123287461                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    61.019596                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS       31140287                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect      5057662                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups     17956580                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits     14607439                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses      3349141                       # Number of indirect misses.
system.switch_cpus3.branchPredindirectMispredicted       623166                       # Number of mispredicted indirect branches.
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.walks           485235                       # Table walker walks requested
system.switch_cpus3.dtb.walker.walksShort       485235                       # Table walker walks initiated with short descriptors
system.switch_cpus3.dtb.walker.walksShortTerminationLevel::Level1        41614                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.dtb.walker.walksShortTerminationLevel::Level2       341119                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.dtb.walker.walksSquashedBefore       102502                       # Table walks squashed before starting
system.switch_cpus3.dtb.walker.walkWaitTime::samples       382733                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::mean   169.824656                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::stdev  5477.305375                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::0-65535       382408     99.92%     99.92% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::65536-131071          192      0.05%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::131072-196607           59      0.02%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::196608-262143           31      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::262144-327679           21      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::327680-393215            9      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::393216-458751            7      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::458752-524287            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::524288-589823            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::589824-655359            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::655360-720895            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::total       382733                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::samples        25270                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::mean 34406.747131                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::gmean 11104.917325                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::stdev 65793.951530                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::0-65535        20027     79.25%     79.25% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::65536-131071         3647     14.43%     93.68% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::131072-196607          754      2.98%     96.67% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::196608-262143          384      1.52%     98.19% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::262144-327679          214      0.85%     99.03% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::327680-393215          137      0.54%     99.58% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::393216-458751           46      0.18%     99.76% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::458752-524287           26      0.10%     99.86% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::524288-589823            5      0.02%     99.88% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::589824-655359           22      0.09%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::655360-720895            8      0.03%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::total        25270                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walksPending::samples 504613295000                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::mean     0.871497                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::stdev     0.347671                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::0-1 504463361000     99.97%     99.97% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::2-3     87232500      0.02%     99.99% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::4-5     22318500      0.00%     99.99% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::6-7     15380000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::8-9     10542500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::10-11      2501000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::12-13      1389500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::14-15      9866500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::16-17       703500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::total 504613295000                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walkPageSizes::4K         8744     69.94%     69.94% # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkPageSizes::1M         3759     30.06%    100.00% # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkPageSizes::total        12503                       # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Data       485235                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::total       485235                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Data        12503                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::total        12503                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin::total       497738                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits           221134434                       # DTB read hits
system.switch_cpus3.dtb.read_misses            395286                       # DTB read misses
system.switch_cpus3.dtb.write_hits          201002923                       # DTB write hits
system.switch_cpus3.dtb.write_misses            89949                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                 151                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva            2371                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid        14965                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries            8428                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults              566                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults          1687                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults           120747                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses       221529720                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses      201092872                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                422137357                       # DTB hits
system.switch_cpus3.dtb.misses                 485235                       # DTB misses
system.switch_cpus3.dtb.accesses            422622592                       # DTB accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.walks            17724                       # Table walker walks requested
system.switch_cpus3.itb.walker.walksShort        17724                       # Table walker walks initiated with short descriptors
system.switch_cpus3.itb.walker.walksShortTerminationLevel::Level1          679                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.itb.walker.walksShortTerminationLevel::Level2        15883                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.itb.walker.walksSquashedBefore         1162                       # Table walks squashed before starting
system.switch_cpus3.itb.walker.walkWaitTime::samples        16562                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::mean  1328.251419                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::stdev 14881.635953                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::0-65535        16423     99.16%     99.16% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::65536-131071           92      0.56%     99.72% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::131072-196607           27      0.16%     99.88% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::196608-262143           11      0.07%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::262144-327679            4      0.02%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::327680-393215            3      0.02%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::393216-458751            1      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::655360-720895            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::total        16562                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkCompletionTime::samples         8136                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::mean 12297.504916                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::gmean  6599.209643                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::stdev 32812.618511                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::0-131071         8012     98.48%     98.48% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::131072-262143          102      1.25%     99.73% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::262144-393215           19      0.23%     99.96% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::393216-524287            2      0.02%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::1.04858e+06-1.17965e+06            1      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::total         8136                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walksPending::samples  70822631104                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::mean     0.957518                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::stdev     0.202719                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::0   3015674204      4.26%      4.26% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::1  67802788400     95.74%     99.99% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::2      3065000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::3       514000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::4       308000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::5        39000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::6        51500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::7        36500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::8        48000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::9        25000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::10        32500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::11        49000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::total  70822631104                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walkPageSizes::4K         6360     91.20%     91.20% # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkPageSizes::1M          614      8.80%    100.00% # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkPageSizes::total         6974                       # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Inst        17724                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::total        17724                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Inst         6974                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::total         6974                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin::total        24698                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.inst_hits           443258753                       # ITB inst hits
system.switch_cpus3.itb.inst_misses             17724                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                 151                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva            2371                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid        14965                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries            6509                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults            10855                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses       443276477                       # ITB inst accesses
system.switch_cpus3.itb.hits                443258753                       # DTB hits
system.switch_cpus3.itb.misses                  17724                       # DTB misses
system.switch_cpus3.itb.accesses            443276477                       # DTB accesses
system.switch_cpus3.numPwrStateTransitions         1968                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples          984                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 4611124.010163                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 35002337.737957                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::underflows          554     56.30%     56.30% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10          430     43.70%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    559935000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total          984                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 500117032473                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED   4537346026                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles              1000151118                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles    108662397                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts            1244750648                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches          281564589                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches    169035187                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            764911446                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       24785956                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles            140288                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles       160935                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles       222921                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles       526683                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles       230614                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines        443245578                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1263558                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes           9393                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    887248262                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.743041                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.186632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       175364399     19.76%     19.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1       241856815     27.26%     47.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2       105427977     11.88%     58.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3       364599071     41.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    887248262                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.281522                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.244563                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       127500658                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles    113991789                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles        610267739                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     24673851                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles      10814225                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved     41548401                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred      1593355                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts    1403641132                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts     48801048                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles      10814225                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       171728332                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       25297952                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles     64676534                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles        590075558                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     24655661                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts    1366706720                       # Number of instructions processed by rename
system.switch_cpus3.rename.SquashedInsts     17405714                       # Number of squashed instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      3524563                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        917954                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        437344                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       7153165                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands   1579675419                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   6372779024                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups   1632678478                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         4366                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps   1409889639                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       169785780                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts      2179134                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts      2137875                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         43121386                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads    243941829                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores    232226947                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads     11323088                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      6469868                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded        1338265187                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded      6108052                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued       1291036733                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued      9704069                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    130249029                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    354609274                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        55767                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    887248262                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.455102                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.144582                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    253713666     28.60%     28.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1    172031862     19.39%     47.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2    286956242     32.34%     80.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3    153093595     17.25%     97.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     21452883      2.42%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5           14      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    887248262                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu      153663358     40.84%     40.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult            44      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead      92473669     24.58%     65.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite    130096656     34.58%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          156      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    828201143     64.15%     64.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1836498      0.14%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            2      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            5      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            4      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          764      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            2      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    238777622     18.50%     82.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite    222220537     17.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total    1291036733                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.290842                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt          376233727                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.291420                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   3855242282                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes   1474643834                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses   1260694119                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads        17242                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         6269                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         4798                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses    1667259161                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses          11143                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads      8213802                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads     28331303                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses       154157                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation        27953                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores     19574313                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads      3305575                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked       133094                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles      10814225                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        9280810                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        50591                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts   1344456305                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts    243941829                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts    232226947                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts      2115254                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4249                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        40702                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents        27953                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      7604581                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      4059087                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts     11663668                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts   1269454042                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts    230925164                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts     21129731                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                83066                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs           448867525                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches       227271660                       # Number of branches executed
system.switch_cpus3.iew.exec_stores         217942361                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.269262                       # Inst execution rate
system.switch_cpus3.iew.wb_sent            1262119524                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count           1260698917                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        680990968                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers       1311577160                       # num instructions consuming a value
system.switch_cpus3.iew.wb_rate              1.260508                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.519215                       # average fanout of values written-back
system.switch_cpus3.commit.commitSquashedInsts    106635956                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls      6052285                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts     10726651                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    867677018                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.399309                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.925175                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    372169324     42.89%     42.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1    230668968     26.58%     69.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     97800978     11.27%     80.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     63781178      7.35%     88.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     33999661      3.92%     92.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5     19759107      2.28%     94.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6     13374352      1.54%     95.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      7494425      0.86%     96.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     28629025      3.30%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    867677018                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    975123294                       # Number of instructions committed
system.switch_cpus3.commit.committedOps    1214147924                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs             428263160                       # Number of memory references committed
system.switch_cpus3.commit.loads            215610526                       # Number of loads committed
system.switch_cpus3.commit.membars            3958616                       # Number of memory barriers committed
system.switch_cpus3.commit.branches         217419508                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              4797                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts       1047859212                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls     21080502                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    784193584     64.59%     64.59% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult      1690407      0.14%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            2      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            5      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            4      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc          760      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            2      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead    215610526     17.76%     82.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite    212652634     17.51%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total   1214147924                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     28629025                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads          2159277562                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         2661136125                       # The number of ROB writes
system.switch_cpus3.timesIdled                 628639                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles              112902856                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles             9074261                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          975099580                       # Number of Instructions Simulated
system.switch_cpus3.committedOps           1214124210                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.025691                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.025691                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.974952                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.974952                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads      1427476469                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      735633991                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             3371                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            1886                       # number of floating regfile writes
system.switch_cpus3.cc_regfile_reads       4460567106                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       704024316                       # number of cc regfile writes
system.switch_cpus3.misc_regfile_reads     2238880375                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes       4082442                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     65210709                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     32358762                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      1785903                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         107409                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       102546                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         4863                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3741162140500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               4496                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          25163840                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              5392                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             5392                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20641260                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     20325016                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3730297                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         10037720                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          132131                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         16502                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         148633                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           10                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7456345                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7456345                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      11781033                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13378342                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         6943                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      2963921                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     36485424                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side         2929                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side      4585449                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      2668087                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1093321                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side         9466                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side        27362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      5789447                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     23525782                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         2704                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side       165996                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side     18837755                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1613304                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side         4588                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side        16335                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              97791870                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    126459136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1554840868                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side        84480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side    195510272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    113837760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     45614562                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side       315904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side      1023808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    247015936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    993348472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side        78464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side      1955136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    803744000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     68025584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side       133312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side       594176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4152581870                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22498798                       # Total snoops (count)
system.tol2bus.snoopTraffic                 556745152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         55073493                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.039038                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.231694                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               53268827     96.72%     96.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1537211      2.79%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 202910      0.37%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  57447      0.10%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   3022      0.01%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   2381      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1263      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    432      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           55073493                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        65058535690                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.9                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy          1540553                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1484652680                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18301963219                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           2421982                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2297573129                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1338629339                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         556001557                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           6827934                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          17119855                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy        2900637651                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy       11739650535                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          2223985                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy        203304231                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy       9431624613                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            1.9                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        814986654                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          3767979                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy         10616919                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
