****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 5
	-sort_by slack
Design : thumb
Version: V-2023.12
Date   : Mon Nov 11 10:49:38 2024
****************************************


  Startpoint: stage2/ID_Rd_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage3/Z_Flag_reg
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.20       0.20
  stage2/ID_Rd_reg_1_/CP (DFCNQD2BWP16P90LVT)             0.00       0.20 r
  stage2/ID_Rd_reg_1_/Q (DFCNQD2BWP16P90LVT)              0.07 *     0.27 f
  stage3/mult_763/U1272/ZN (CKND2BWP16P90LVT)             0.01 *     0.28 r
  stage3/mult_763/U2451/ZN (INVD4BWP16P90LVT)             0.01 *     0.28 f
  stage3/mult_763/U2034/Z (XOR2D8BWP16P90LVT)             0.02 *     0.30 r
  stage3/mult_763/U2380/ZN (CKND2D4BWP16P90LVT)           0.01 *     0.31 f
  stage3/mult_763/U1515/Z (BUFFD8BWP16P90LVT)             0.02 *     0.32 f
  stage3/mult_763/U2371/ZN (OAI22D1BWP16P90LVT)           0.01 *     0.34 r
  stage3/mult_763/U2390/CO (FA1D2BWP16P90LVT)             0.03 *     0.37 r
  stage3/mult_763/U2312/Z (XOR2D4BWP16P90LVT)             0.02 *     0.39 f
  stage3/mult_763/U1444/Z (XOR2D2BWP16P90LVT)             0.02 *     0.41 r
  stage3/mult_763/U2279/Z (XOR2D4BWP16P90LVT)             0.02 *     0.44 f
  stage3/mult_763/U2144/Z (XOR2D2BWP16P90LVT)             0.02 *     0.46 f
  stage3/mult_763/U2021/ZN (ND2D1BWP16P90LVT)             0.01 *     0.46 r
  stage3/mult_763/U1574/ZN (ND3D1BWP16P90LVT)             0.02 *     0.48 f
  stage3/mult_763/U1362/ZN (NR2D2BWP16P90LVT)             0.01 *     0.49 r
  stage3/mult_763/U1577/ZN (OAI21D1BWP16P90LVT)           0.01 *     0.50 f
  stage3/mult_763/U2083/ZN (AOI21D2BWP16P90LVT)           0.01 *     0.51 r
  stage3/mult_763/U1485/ZN (OAI21D2BWP16P90LVT)           0.01 *     0.52 f
  stage3/mult_763/U1254/ZN (AOI21D1BWP16P90LVT)           0.01 *     0.53 r
  stage3/mult_763/U1806/ZN (OAI21D2BWP16P90LVT)           0.01 *     0.55 f
  stage3/mult_763/U2431/ZN (AOI21D4BWP16P90LVT)           0.01 *     0.56 r
  stage3/mult_763/U1284/ZN (CKND2BWP16P90LVT)             0.00 *     0.57 f
  stage3/mult_763/U1766/ZN (ND2D1BWP16P90LVT)             0.01 *     0.57 r
  stage3/mult_763/U2037/ZN (CKND2D2BWP16P90LVT)           0.01 *     0.58 f
  stage3/U1558/ZN (MAOI22D2BWP16P90LVT)                   0.01 *     0.59 r
  stage3/U1575/ZN (IND4D2BWP16P90LVT)                     0.01 *     0.60 f
  stage3/U4802/ZN (IOA21D1BWP16P90LVT)                    0.01 *     0.62 f
  stage3/U2093/ZN (CKNR2D1BWP16P90LVT)                    0.01 *     0.63 r
  stage3/U1383/ZN (IOA21D2BWP16P90LVT)                    0.01 *     0.64 f
  stage3/U1169/ZN (CKND2BWP16P90LVT)                      0.00 *     0.64 r
  stage3/U2181/ZN (AOI33D2BWP16P90LVT)                    0.01 *     0.65 f
  stage3/U5159/ZN (NR4D1BWP16P90LVT)                      0.02 *     0.67 r
  stage3/U2222/ZN (ND3D1BWP16P90LVT)                      0.01 *     0.68 f
  stage3/U5168/ZN (OAI31D1BWP16P90LVT)                    0.01 *     0.70 r
  stage3/Z_Flag_reg/D (DFQD2BWP16P90LVT)                  0.00 *     0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.52       0.52
  clock network delay (ideal)                             0.20       0.72
  clock reconvergence pessimism                           0.00       0.72
  clock uncertainty                                      -0.02       0.70
  stage3/Z_Flag_reg/CP (DFQD2BWP16P90LVT)                            0.70 r
  library setup time                                     -0.00 *     0.69
  data required time                                                 0.69
  ------------------------------------------------------------------------------
  data required time                                                 0.69
  data arrival time                                                 -0.70
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: stage1/PC_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage1/PC_reg_31_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.20       0.20
  stage1/PC_reg_1_/CP (DFCNQD2BWP16P90LVT)                0.00       0.20 r
  stage1/PC_reg_1_/Q (DFCNQD2BWP16P90LVT)                 0.06 *     0.26 r
  stage1/r363/U105/ZN (ND2D1BWP16P90LVT)                  0.01 *     0.27 f
  stage1/r363/U104/ZN (NR2D1BWP16P90LVT)                  0.01 *     0.28 r
  stage1/r363/U53/ZN (ND2D1BWP16P90LVT)                   0.01 *     0.29 f
  stage1/r363/U103/ZN (NR2D1BWP16P90LVT)                  0.02 *     0.31 r
  stage1/r363/U81/ZN (CKND2D2BWP16P90LVT)                 0.01 *     0.32 f
  stage1/r363/U80/ZN (CKNR2D4BWP16P90LVT)                 0.01 *     0.33 r
  stage1/r363/U83/ZN (CKND2D2BWP16P90LVT)                 0.01 *     0.34 f
  stage1/r363/U82/ZN (CKNR2D4BWP16P90LVT)                 0.01 *     0.35 r
  stage1/r363/U85/ZN (CKND2D2BWP16P90LVT)                 0.01 *     0.36 f
  stage1/r363/U84/ZN (CKNR2D4BWP16P90LVT)                 0.01 *     0.37 r
  stage1/r363/U87/ZN (CKND2D2BWP16P90LVT)                 0.01 *     0.38 f
  stage1/r363/U86/ZN (CKNR2D4BWP16P90LVT)                 0.01 *     0.38 r
  stage1/r363/U100/Z (AN2D1BWP16P90LVT)                   0.01 *     0.40 r
  stage1/r363/U106/CO (HA1D1BWP16P90LVT)                  0.02 *     0.42 r
  stage1/r363/U14/CO (HA1D2BWP16P90LVT)                   0.02 *     0.44 r
  stage1/r363/U13/CO (HA1D2BWP16P90LVT)                   0.02 *     0.46 r
  stage1/r363/U12/CO (HA1D2BWP16P90LVT)                   0.02 *     0.47 r
  stage1/r363/U11/CO (HA1D2BWP16P90LVT)                   0.02 *     0.49 r
  stage1/r363/U95/CO (HA1D2BWP16P90LVT)                   0.02 *     0.51 r
  stage1/r363/U94/CO (HA1D2BWP16P90LVT)                   0.02 *     0.53 r
  stage1/r363/U93/CO (HA1D2BWP16P90LVT)                   0.02 *     0.55 r
  stage1/r363/U92/CO (HA1D2BWP16P90LVT)                   0.02 *     0.57 r
  stage1/r363/U6/CO (HA1D2BWP16P90LVT)                    0.02 *     0.59 r
  stage1/r363/U91/CO (HA1D2BWP16P90LVT)                   0.02 *     0.61 r
  stage1/r363/U90/CO (HA1D2BWP16P90LVT)                   0.02 *     0.63 r
  stage1/r363/U89/CO (HA1D2BWP16P90LVT)                   0.02 *     0.65 r
  stage1/r363/U88/CO (HA1D2BWP16P90LVT)                   0.02 *     0.66 r
  stage1/r363/U107/Z (XOR2D1BWP16P90LVT)                  0.02 *     0.68 r
  stage1/U6/Z (CKMUX2D1BWP16P90LVT)                       0.02 *     0.70 r
  stage1/PC_reg_31_/D (DFCNQD1BWP16P90LVT)                0.00 *     0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.52       0.52
  clock network delay (ideal)                             0.20       0.72
  clock reconvergence pessimism                           0.00       0.72
  clock uncertainty                                      -0.02       0.70
  stage1/PC_reg_31_/CP (DFCNQD1BWP16P90LVT)                          0.70 r
  library setup time                                     -0.00 *     0.69
  data required time                                                 0.69
  ------------------------------------------------------------------------------
  data required time                                                 0.69
  data arrival time                                                 -0.70
  ------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                     -0.00


  Startpoint: stage1/PC_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage1/IF_PC_reg_31_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.20       0.20
  stage1/PC_reg_1_/CP (DFCNQD2BWP16P90LVT)                0.00       0.20 r
  stage1/PC_reg_1_/Q (DFCNQD2BWP16P90LVT)                 0.06 *     0.26 r
  stage1/r363/U105/ZN (ND2D1BWP16P90LVT)                  0.01 *     0.27 f
  stage1/r363/U104/ZN (NR2D1BWP16P90LVT)                  0.01 *     0.28 r
  stage1/r363/U53/ZN (ND2D1BWP16P90LVT)                   0.01 *     0.29 f
  stage1/r363/U103/ZN (NR2D1BWP16P90LVT)                  0.02 *     0.31 r
  stage1/r363/U81/ZN (CKND2D2BWP16P90LVT)                 0.01 *     0.32 f
  stage1/r363/U80/ZN (CKNR2D4BWP16P90LVT)                 0.01 *     0.33 r
  stage1/r363/U83/ZN (CKND2D2BWP16P90LVT)                 0.01 *     0.34 f
  stage1/r363/U82/ZN (CKNR2D4BWP16P90LVT)                 0.01 *     0.35 r
  stage1/r363/U85/ZN (CKND2D2BWP16P90LVT)                 0.01 *     0.36 f
  stage1/r363/U84/ZN (CKNR2D4BWP16P90LVT)                 0.01 *     0.37 r
  stage1/r363/U87/ZN (CKND2D2BWP16P90LVT)                 0.01 *     0.38 f
  stage1/r363/U86/ZN (CKNR2D4BWP16P90LVT)                 0.01 *     0.38 r
  stage1/r363/U100/Z (AN2D1BWP16P90LVT)                   0.01 *     0.40 r
  stage1/r363/U106/CO (HA1D1BWP16P90LVT)                  0.02 *     0.42 r
  stage1/r363/U14/CO (HA1D2BWP16P90LVT)                   0.02 *     0.44 r
  stage1/r363/U13/CO (HA1D2BWP16P90LVT)                   0.02 *     0.46 r
  stage1/r363/U12/CO (HA1D2BWP16P90LVT)                   0.02 *     0.47 r
  stage1/r363/U11/CO (HA1D2BWP16P90LVT)                   0.02 *     0.49 r
  stage1/r363/U95/CO (HA1D2BWP16P90LVT)                   0.02 *     0.51 r
  stage1/r363/U94/CO (HA1D2BWP16P90LVT)                   0.02 *     0.53 r
  stage1/r363/U93/CO (HA1D2BWP16P90LVT)                   0.02 *     0.55 r
  stage1/r363/U92/CO (HA1D2BWP16P90LVT)                   0.02 *     0.57 r
  stage1/r363/U6/CO (HA1D2BWP16P90LVT)                    0.02 *     0.59 r
  stage1/r363/U91/CO (HA1D2BWP16P90LVT)                   0.02 *     0.61 r
  stage1/r363/U90/CO (HA1D2BWP16P90LVT)                   0.02 *     0.63 r
  stage1/r363/U89/CO (HA1D2BWP16P90LVT)                   0.02 *     0.65 r
  stage1/r363/U88/CO (HA1D2BWP16P90LVT)                   0.02 *     0.66 r
  stage1/r363/U107/Z (XOR2D1BWP16P90LVT)                  0.02 *     0.68 r
  stage1/U6/Z (CKMUX2D1BWP16P90LVT)                       0.02 *     0.70 r
  stage1/IF_PC_reg_31_/D (DFCNQD2BWP16P90LVT)             0.00 *     0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.52       0.52
  clock network delay (ideal)                             0.20       0.72
  clock reconvergence pessimism                           0.00       0.72
  clock uncertainty                                      -0.02       0.70
  stage1/IF_PC_reg_31_/CP (DFCNQD2BWP16P90LVT)                       0.70 r
  library setup time                                     -0.00 *     0.69
  data required time                                                 0.69
  ------------------------------------------------------------------------------
  data required time                                                 0.69
  data arrival time                                                 -0.70
  ------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                     -0.00


  Startpoint: stage2/ID_PC_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage3/branch_target_reg_31_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.20       0.20
  stage2/ID_PC_reg_2_/CP (DFCNQD2BWP16P90LVT)             0.00       0.20 r
  stage2/ID_PC_reg_2_/Q (DFCNQD2BWP16P90LVT)              0.06 *     0.26 r
  stage3/r985/U122/ZN (INVD1BWP16P90LVT)                  0.01 *     0.27 f
  stage3/r985/U118/ZN (IND2D1BWP16P90LVT)                 0.01 *     0.29 f
  stage3/r985/U147/ZN (NR2D1BWP16P90LVT)                  0.01 *     0.30 r
  stage3/r985/U63/ZN (ND2D1BWP16P90LVT)                   0.01 *     0.31 f
  stage3/r985/U103/ZN (CKNR2D1BWP16P90LVT)                0.01 *     0.32 r
  stage3/r985/U131/ZN (ND2D1BWP16P90LVT)                  0.01 *     0.34 f
  stage3/r985/U106/ZN (NR2D1BWP16P90LVT)                  0.01 *     0.35 r
  stage3/r985/U130/ZN (ND2D1BWP16P90LVT)                  0.01 *     0.37 f
  stage3/r985/U119/ZN (NR2D1BWP16P90LVT)                  0.01 *     0.38 r
  stage3/r985/U107/ZN (INR2D1BWP16P90LVT)                 0.02 *     0.40 r
  stage3/r985/U155/CO (HA1D2BWP16P90LVT)                  0.02 *     0.42 r
  stage3/r985/U154/CO (HA1D2BWP16P90LVT)                  0.02 *     0.44 r
  stage3/r985/U153/CO (HA1D2BWP16P90LVT)                  0.02 *     0.46 r
  stage3/r985/U117/CO (HA1D1BWP16P90LVT)                  0.02 *     0.48 r
  stage3/r985/U134/CO (HA1D2BWP16P90LVT)                  0.02 *     0.50 r
  stage3/r985/U108/CO (HA1D2BWP16P90LVT)                  0.02 *     0.51 r
  stage3/r985/U135/CO (HA1D2BWP16P90LVT)                  0.02 *     0.53 r
  stage3/r985/U116/CO (HA1D1BWP16P90LVT)                  0.02 *     0.55 r
  stage3/r985/U133/CO (HA1D2BWP16P90LVT)                  0.02 *     0.57 r
  stage3/r985/U132/CO (HA1D2BWP16P90LVT)                  0.02 *     0.59 r
  stage3/r985/U2/CO (HA1D2BWP16P90LVT)                    0.02 *     0.61 r
  stage3/r985/U110/Z (XOR2D2BWP16P90LVT)                  0.02 *     0.63 r
  stage3/add_0_root_add_710_2/U316/Z (XOR2D1BWP16P90)     0.03 *     0.65 f
  stage3/add_0_root_add_710_2/U260/Z (XOR2D1BWP16P90LVT)
                                                          0.02 *     0.67 r
  stage3/U6258/ZN (AOI22D1BWP16P90LVT)                    0.01 *     0.68 f
  stage3/U6260/ZN (OAI211D1BWP16P90LVT)                   0.01 *     0.69 r
  stage3/branch_target_reg_31_/D (DFQD2BWP16P90LVT)       0.00 *     0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.52       0.52
  clock network delay (ideal)                             0.20       0.72
  clock reconvergence pessimism                           0.00       0.72
  clock uncertainty                                      -0.02       0.70
  stage3/branch_target_reg_31_/CP (DFQD2BWP16P90LVT)                 0.70 r
  library setup time                                     -0.00 *     0.69
  data required time                                                 0.69
  ------------------------------------------------------------------------------
  data required time                                                 0.69
  data arrival time                                                 -0.69
  ------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                     -0.00


  Startpoint: stage2/ID_Rd_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage3/data_address_reg_28_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.20       0.20
  stage2/ID_Rd_reg_1_/CP (DFCNQD2BWP16P90LVT)             0.00       0.20 r
  stage2/ID_Rd_reg_1_/Q (DFCNQD2BWP16P90LVT)              0.07 *     0.27 f
  stage3/mult_763/U1272/ZN (CKND2BWP16P90LVT)             0.01 *     0.28 r
  stage3/mult_763/U2451/ZN (INVD4BWP16P90LVT)             0.01 *     0.28 f
  stage3/mult_763/U2034/Z (XOR2D8BWP16P90LVT)             0.02 *     0.30 r
  stage3/mult_763/U2380/ZN (CKND2D4BWP16P90LVT)           0.01 *     0.31 f
  stage3/mult_763/U1515/Z (BUFFD8BWP16P90LVT)             0.02 *     0.32 f
  stage3/mult_763/U2371/ZN (OAI22D1BWP16P90LVT)           0.01 *     0.34 r
  stage3/mult_763/U2390/CO (FA1D2BWP16P90LVT)             0.03 *     0.37 r
  stage3/mult_763/U2312/Z (XOR2D4BWP16P90LVT)             0.02 *     0.39 f
  stage3/mult_763/U1444/Z (XOR2D2BWP16P90LVT)             0.02 *     0.41 r
  stage3/mult_763/U2279/Z (XOR2D4BWP16P90LVT)             0.02 *     0.44 f
  stage3/mult_763/U2144/Z (XOR2D2BWP16P90LVT)             0.02 *     0.46 f
  stage3/mult_763/U2021/ZN (ND2D1BWP16P90LVT)             0.01 *     0.46 r
  stage3/mult_763/U1574/ZN (ND3D1BWP16P90LVT)             0.02 *     0.48 f
  stage3/mult_763/U1362/ZN (NR2D2BWP16P90LVT)             0.01 *     0.49 r
  stage3/mult_763/U1577/ZN (OAI21D1BWP16P90LVT)           0.01 *     0.50 f
  stage3/mult_763/U2083/ZN (AOI21D2BWP16P90LVT)           0.01 *     0.51 r
  stage3/mult_763/U1485/ZN (OAI21D2BWP16P90LVT)           0.01 *     0.52 f
  stage3/mult_763/U1254/ZN (AOI21D1BWP16P90LVT)           0.01 *     0.53 r
  stage3/mult_763/U1806/ZN (OAI21D2BWP16P90LVT)           0.01 *     0.55 f
  stage3/mult_763/U2431/ZN (AOI21D4BWP16P90LVT)           0.01 *     0.56 r
  stage3/mult_763/U2405/ZN (OAI21D1BWP16P90LVT)           0.01 *     0.57 f
  stage3/mult_763/U2354/Z (OR2D2BWP16P90LVT)              0.02 *     0.59 f
  stage3/mult_763/U1480/ZN (CKND2D4BWP16P90LVT)           0.01 *     0.59 r
  stage3/U392/ZN (MAOI22D4BWP16P90LVT)                    0.01 *     0.60 f
  stage3/U2389/ZN (IND4D2BWP16P90LVT)                     0.01 *     0.61 r
  stage3/U149/ZN (IOA21D2BWP16P90LVT)                     0.02 *     0.63 r
  stage3/U940/ZN (NR2D2BWP16P90LVT)                       0.01 *     0.63 f
  stage3/U939/ZN (IOA21D1BWP16P90)                        0.01 *     0.64 r
  stage3/U1772/ZN (MUX2ND1BWP16P90)                       0.04 *     0.68 f
  stage3/U5066/ZN (OAI221D1BWP16P90)                      0.02 *     0.69 r
  stage3/data_address_reg_28_/D (DFQD2BWP16P90LVT)        0.00 *     0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.52       0.52
  clock network delay (ideal)                             0.20       0.72
  clock reconvergence pessimism                           0.00       0.72
  clock uncertainty                                      -0.02       0.70
  stage3/data_address_reg_28_/CP (DFQD2BWP16P90LVT)                  0.70 r
  library setup time                                     -0.00 *     0.69
  data required time                                                 0.69
  ------------------------------------------------------------------------------
  data required time                                                 0.69
  data arrival time                                                 -0.69
  ------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                     -0.00

Warning: report_timing has satisfied the max_paths criteria. There are 6 further endpoints which have paths of interest with slack less than     0.00 that were not considered when generating this report. (UITE-502)

1
