{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1517011126859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517011126859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 26 15:58:46 2018 " "Processing started: Fri Jan 26 15:58:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517011126859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517011126859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2_task4 -c mux_8to1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2_task4 -c mux_8to1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517011126859 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1517011127739 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1517011127739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xaviernara/desktop/ece-371-master/ece-371-master/decode_2to4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/xaviernara/desktop/ece-371-master/ece-371-master/decode_2to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode_2to4-behavior " "Found design unit 1: decode_2to4-behavior" {  } { { "../../decode_2to4.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/decode_2to4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517011151915 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode_2to4 " "Found entity 1: decode_2to4" {  } { { "../../decode_2to4.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/decode_2to4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517011151915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517011151915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xaviernara/desktop/ece-371-master/ece-371-master/lab 2/task 3/mux_4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/xaviernara/desktop/ece-371-master/ece-371-master/lab 2/task 3/mux_4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1-mixed " "Found design unit 1: mux_4to1-mixed" {  } { { "../task 3/mux_4to1.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/Lab 2/task 3/mux_4to1.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517011151920 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "../task 3/mux_4to1.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/Lab 2/task 3/mux_4to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517011151920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517011151920 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_8to1.vhd 2 1 " "Using design file mux_8to1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_8to1-structure " "Found design unit 1: mux_8to1-structure" {  } { { "mux_8to1.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/Lab 2/task 4/mux_8to1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517011151986 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_8to1 " "Found entity 1: mux_8to1" {  } { { "mux_8to1.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/Lab 2/task 4/mux_8to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517011151986 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1517011151986 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux_8to1 " "Elaborating entity \"mux_8to1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1517011151989 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zero mux_8to1.vhd(27) " "VHDL Signal Declaration warning at mux_8to1.vhd(27): used explicit default value for signal \"zero\" because signal was never assigned a value" {  } { { "mux_8to1.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/Lab 2/task 4/mux_8to1.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1517011151991 "|mux_8to1"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "2 4 mux_8to1.vhd(36) " "VHDL expression error at mux_8to1.vhd(36): expression has 2 elements, but must have 4 elements" {  } { { "mux_8to1.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/Lab 2/task 4/mux_8to1.vhd" 36 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1517011151991 ""}
{ "Error" "EVRFX_VHDL_TARGET_SLICE_IS_A_ELEMENTS_VALUE_IS_B_ELEMENTS" "2 4 mux_8to1.vhd(36) " "VHDL error at mux_8to1.vhd(36): slice that is assigned to target slice has 4 elements, but must have same number of elements as target slice (2)" {  } { { "mux_8to1.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/Lab 2/task 4/mux_8to1.vhd" 36 0 0 } }  } 0 10504 "VHDL error at %3!s!: slice that is assigned to target slice has %2!d! elements, but must have same number of elements as target slice (%1!d!)" 0 0 "Analysis & Synthesis" 0 -1 1517011151992 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1517011151992 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "692 " "Peak virtual memory: 692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517011152250 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan 26 15:59:12 2018 " "Processing ended: Fri Jan 26 15:59:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517011152250 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517011152250 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517011152250 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1517011152250 ""}
