module day2 (
  input clk,
  input reset,

  input din,

  output reg q1,
  output reg q_syncrst,
  output reg q_asyncrst
);

  // No reset
  always @(posedge clk)
    q1 <= din;

  // Sync reset
  always@(posedge clk)
    if (reset)
      q_syncrst <= 1'b0;
    else
      q_syncrst <= din;

  // Async reset
  always@(posedge clk or posedge reset)
    if (reset)
      q_asyncrst <= 1'b0;
    else
      q_asyncrst <= din;

endmodule
