

================================================================
== Vitis HLS Report for 'MatStream2AxiStream'
================================================================
* Date:           Sun Feb 25 01:46:28 2024

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        canny_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        7|    64806|  70.000 ns|  0.648 ms|    7|  64806|     none|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- MMIterOutRow_MMIterOutCol  |        3|    64802|         4|          1|          1|  1 ~ 64800|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 8 6 
6 --> 7 
7 --> 4 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%localbuffer_V = alloca i32 1"   --->   Operation 9 'alloca' 'localbuffer_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %rows" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1324]   --->   Operation 10 'read' 'rows_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 11 [1/1] (3.63ns)   --->   "%cols_bound_per_npc_read = read i7 @_ssdm_op_Read.ap_fifo.i7P0A, i7 %cols_bound_per_npc" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1329]   --->   Operation 11 'read' 'cols_bound_per_npc_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 7> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (1.70ns)   --->   "%store_ln1324 = store i64 0, i64 %localbuffer_V" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1324->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 12 'store' 'store_ln1324' <Predicate = true> <Delay = 1.70>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln1310 = zext i32 %rows_read" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1310->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 13 'zext' 'zext_ln1310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln1310_1 = zext i7 %cols_bound_per_npc_read" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1310->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 14 'zext' 'zext_ln1310_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (6.91ns)   --->   "%mul_ln1310 = mul i39 %zext_ln1310, i39 %zext_ln1310_1" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1310->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 15 'mul' 'mul_ln1310' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%last_blk_width_read = read i7 @_ssdm_op_Read.ap_auto.volatile.i7P0A, i7 %last_blk_width" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1310->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 16 'read' 'last_blk_width_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dst_mat_419, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ldata1, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i7 %cols_bound_per_npc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%cols_bound_per_npc_cast5_i = zext i7 %cols_bound_per_npc_read" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1329]   --->   Operation 21 'zext' 'cols_bound_per_npc_cast5_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dst_mat_419, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ldata1, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.87ns)   --->   "%sub_i = add i8 %cols_bound_per_npc_cast5_i, i8 255" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1329]   --->   Operation 24 'add' 'sub_i' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/2] (6.91ns)   --->   "%mul_ln1310 = mul i39 %zext_ln1310, i39 %zext_ln1310_1" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1310->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 25 'mul' 'mul_ln1310' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (1.58ns)   --->   "%br_ln1324 = br void" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1324->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 26 'br' 'br_ln1324' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 4.35>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i39 0, void %entry, i39 %add_ln1324, void" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1324->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 27 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%j = phi i7 0, void %entry, i7 %j_3, void"   --->   Operation 28 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (2.83ns)   --->   "%add_ln1324 = add i39 %indvar_flatten, i39 1" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1324->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 29 'add' 'add_ln1324' <Predicate = true> <Delay = 2.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (2.52ns)   --->   "%icmp_ln1324 = icmp_eq  i39 %indvar_flatten, i39 %mul_ln1310" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1324->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 30 'icmp' 'icmp_ln1324' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln1324 = br i1 %icmp_ln1324, void %._crit_edge.loopexit.i, void %._crit_edge14.loopexit.i" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1324->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 31 'br' 'br_ln1324' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.48ns)   --->   "%icmp_ln1329 = icmp_eq  i7 %j, i7 %cols_bound_per_npc_read" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1329->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 32 'icmp' 'icmp_ln1329' <Predicate = (!icmp_ln1324)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.99ns)   --->   "%select_ln1319 = select i1 %icmp_ln1329, i7 0, i7 %j" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1319->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 33 'select' 'select_ln1319' <Predicate = (!icmp_ln1324)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln1329 = zext i7 %select_ln1319" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1329->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 34 'zext' 'zext_ln1329' <Predicate = (!icmp_ln1324)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.55ns)   --->   "%bLast = icmp_eq  i8 %zext_ln1329, i8 %sub_i" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1335->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 35 'icmp' 'bLast' <Predicate = (!icmp_ln1324)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (1.87ns)   --->   "%j_3 = add i7 %select_ln1319, i7 1" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1329->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 36 'add' 'j_3' <Predicate = (!icmp_ln1324)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.44>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%filled_V = phi i7 0, void %entry, i7 %filled_V_1, void"   --->   Operation 37 'phi' 'filled_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.99ns)   --->   "%xf_bits_per_clock = select i1 %bLast, i7 %last_blk_width_read, i7 64" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1356->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 38 'select' 'xf_bits_per_clock' <Predicate = (!icmp_ln1324)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln1336 = zext i7 %xf_bits_per_clock" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1336->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 39 'zext' 'zext_ln1336' <Predicate = (!icmp_ln1324)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (3.63ns)   --->   "%tmp = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %dst_mat_419" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 40 'read' 'tmp' <Predicate = (!icmp_ln1324)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln781 = zext i7 %filled_V"   --->   Operation 41 'zext' 'zext_ln781' <Predicate = (!icmp_ln1324)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (1.91ns)   --->   "%sub_ln1347 = sub i8 64, i8 %zext_ln1336" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1347->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 42 'sub' 'sub_ln1347' <Predicate = (!icmp_ln1324)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (1.55ns)   --->   "%icmp_ln878 = icmp_slt  i8 %zext_ln781, i8 %sub_ln1347"   --->   Operation 43 'icmp' 'icmp_ln878' <Predicate = (!icmp_ln1324)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln1347 = br i1 %icmp_ln878, void %_ifconv, void %._crit_edge.loopexit.i._crit_edge" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1347->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 44 'br' 'br_ln1347' <Predicate = (!icmp_ln1324)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (1.91ns)   --->   "%ret = sub i8 64, i8 %zext_ln781"   --->   Operation 45 'sub' 'ret' <Predicate = (!icmp_ln1324 & !icmp_ln878)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln789 = trunc i8 %ret"   --->   Operation 46 'trunc' 'trunc_ln789' <Predicate = (!icmp_ln1324 & !icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.82ns)   --->   "%sub_ln546 = sub i6 0, i6 %trunc_ln789"   --->   Operation 47 'sub' 'sub_ln546' <Predicate = (!icmp_ln1324 & !icmp_ln878)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.99ns)   --->   "%xor_ln213 = xor i7 %xf_bits_per_clock, i7 64"   --->   Operation 48 'xor' 'xor_ln213' <Predicate = (!icmp_ln1324 & !icmp_ln878)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 49 'br' 'br_ln0' <Predicate = (!icmp_ln1324 & !icmp_ln878)> <Delay = 1.58>
ST_5 : Operation 50 [1/1] (1.58ns)   --->   "%br_ln1347 = br void" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1347->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 50 'br' 'br_ln1347' <Predicate = (!icmp_ln1324 & icmp_ln878)> <Delay = 1.58>
ST_5 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node filled_V_1)   --->   "%conv_i9_i_i413_pn_i = phi i7 %xor_ln213, void %_ifconv, i7 %xf_bits_per_clock, void %._crit_edge.loopexit.i._crit_edge"   --->   Operation 51 'phi' 'conv_i9_i_i413_pn_i' <Predicate = (!icmp_ln1324)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.87ns) (out node of the LUT)   --->   "%filled_V_1 = add i7 %conv_i9_i_i413_pn_i, i7 %filled_V"   --->   Operation 52 'add' 'filled_V_1' <Predicate = (!icmp_ln1324)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!icmp_ln1324)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.30>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%localbuffer_V_load = load i64 %localbuffer_V"   --->   Operation 54 'load' 'localbuffer_V_load' <Predicate = (!icmp_ln1324)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @MMIterOutRow_MMIterOutCol_str"   --->   Operation 55 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1324)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 64800, i64 16200"   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln1324)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln1319 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1319->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 57 'specpipeline' 'specpipeline_ln1319' <Predicate = (!icmp_ln1324)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln1319 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1319->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 58 'specloopname' 'specloopname_ln1319' <Predicate = (!icmp_ln1324)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node ret_5)   --->   "%zext_ln781_1 = zext i7 %filled_V"   --->   Operation 59 'zext' 'zext_ln781_1' <Predicate = (!icmp_ln1324)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node ret_5)   --->   "%r_6 = shl i64 %tmp, i64 %zext_ln781_1"   --->   Operation 60 'shl' 'r_6' <Predicate = (!icmp_ln1324)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (4.59ns) (out node of the LUT)   --->   "%ret_5 = or i64 %r_6, i64 %localbuffer_V_load"   --->   Operation 61 'or' 'ret_5' <Predicate = (!icmp_ln1324)> <Delay = 4.59> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_V_3)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %ret, i32 7"   --->   Operation 62 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln1324 & !icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_V_3)   --->   "%trunc_ln455 = trunc i8 %ret"   --->   Operation 63 'trunc' 'trunc_ln455' <Predicate = (!icmp_ln1324 & !icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_V_3)   --->   "%zext_ln781_2 = zext i6 %sub_ln546"   --->   Operation 64 'zext' 'zext_ln781_2' <Predicate = (!icmp_ln1324 & !icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_V_3)   --->   "%r = shl i64 %tmp, i64 %zext_ln781_2"   --->   Operation 65 'shl' 'r' <Predicate = (!icmp_ln1324 & !icmp_ln878)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_V_3)   --->   "%zext_ln799 = zext i7 %trunc_ln455"   --->   Operation 66 'zext' 'zext_ln799' <Predicate = (!icmp_ln1324 & !icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_V_3)   --->   "%r_5 = lshr i64 %tmp, i64 %zext_ln799"   --->   Operation 67 'lshr' 'r_5' <Predicate = (!icmp_ln1324 & !icmp_ln878)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (4.59ns) (out node of the LUT)   --->   "%localbuffer_V_3 = select i1 %p_Result_s, i64 %r, i64 %r_5"   --->   Operation 68 'select' 'localbuffer_V_3' <Predicate = (!icmp_ln1324 & !icmp_ln878)> <Delay = 4.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (1.70ns)   --->   "%store_ln787 = store i64 %localbuffer_V_3, i64 %localbuffer_V"   --->   Operation 69 'store' 'store_ln787' <Predicate = (!icmp_ln1324 & !icmp_ln878)> <Delay = 1.70>
ST_6 : Operation 70 [1/1] (1.70ns)   --->   "%store_ln1347 = store i64 %ret_5, i64 %localbuffer_V" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1347->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 70 'store' 'store_ln1347' <Predicate = (!icmp_ln1324 & icmp_ln878)> <Delay = 1.70>

State 7 <SV = 6> <Delay = 3.63>
ST_7 : Operation 71 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %ldata1, i64 %ret_5" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 71 'write' 'write_ln174' <Predicate = (!icmp_ln1324 & !icmp_ln878)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 8 <SV = 5> <Delay = 5.12>
ST_8 : Operation 72 [1/1] (1.48ns)   --->   "%icmp_ln874 = icmp_eq  i7 %filled_V, i7 0"   --->   Operation 72 'icmp' 'icmp_ln874' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln1363 = br i1 %icmp_ln874, void, void %.exit" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1363->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 73 'br' 'br_ln1363' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%localbuffer_V_load_1 = load i64 %localbuffer_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 74 'load' 'localbuffer_V_load_1' <Predicate = (!icmp_ln874)> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %ldata1, i64 %localbuffer_V_load_1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 75 'write' 'write_ln174' <Predicate = (!icmp_ln874)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln1365 = br void %.exit" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1365->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 76 'br' 'br_ln1365' <Predicate = (!icmp_ln874)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln1376 = ret" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 77 'ret' 'ret_ln1376' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dst_mat_419]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ldata1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cols_bound_per_npc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ last_blk_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
localbuffer_V              (alloca           ) [ 011111111]
rows_read                  (read             ) [ 001000000]
cols_bound_per_npc_read    (read             ) [ 001111110]
store_ln1324               (store            ) [ 000000000]
zext_ln1310                (zext             ) [ 000100000]
zext_ln1310_1              (zext             ) [ 000100000]
last_blk_width_read        (read             ) [ 000011110]
specinterface_ln0          (specinterface    ) [ 000000000]
specinterface_ln0          (specinterface    ) [ 000000000]
specinterface_ln0          (specinterface    ) [ 000000000]
specinterface_ln0          (specinterface    ) [ 000000000]
cols_bound_per_npc_cast5_i (zext             ) [ 000000000]
specinterface_ln0          (specinterface    ) [ 000000000]
specinterface_ln0          (specinterface    ) [ 000000000]
sub_i                      (add              ) [ 000011110]
mul_ln1310                 (mul              ) [ 000011110]
br_ln1324                  (br               ) [ 000111110]
indvar_flatten             (phi              ) [ 000010110]
j                          (phi              ) [ 000010110]
add_ln1324                 (add              ) [ 000111110]
icmp_ln1324                (icmp             ) [ 000011110]
br_ln1324                  (br               ) [ 000000000]
icmp_ln1329                (icmp             ) [ 000000000]
select_ln1319              (select           ) [ 000000000]
zext_ln1329                (zext             ) [ 000000000]
bLast                      (icmp             ) [ 000011000]
j_3                        (add              ) [ 000111110]
filled_V                   (phi              ) [ 000011111]
xf_bits_per_clock          (select           ) [ 000000000]
zext_ln1336                (zext             ) [ 000000000]
tmp                        (read             ) [ 000010100]
zext_ln781                 (zext             ) [ 000000000]
sub_ln1347                 (sub              ) [ 000000000]
icmp_ln878                 (icmp             ) [ 000011110]
br_ln1347                  (br               ) [ 000000000]
ret                        (sub              ) [ 000010100]
trunc_ln789                (trunc            ) [ 000000000]
sub_ln546                  (sub              ) [ 000010100]
xor_ln213                  (xor              ) [ 000000000]
br_ln0                     (br               ) [ 000000000]
br_ln1347                  (br               ) [ 000000000]
conv_i9_i_i413_pn_i        (phi              ) [ 000000000]
filled_V_1                 (add              ) [ 000111110]
br_ln0                     (br               ) [ 000111110]
localbuffer_V_load         (load             ) [ 000000000]
specloopname_ln0           (specloopname     ) [ 000000000]
speclooptripcount_ln0      (speclooptripcount) [ 000000000]
specpipeline_ln1319        (specpipeline     ) [ 000000000]
specloopname_ln1319        (specloopname     ) [ 000000000]
zext_ln781_1               (zext             ) [ 000000000]
r_6                        (shl              ) [ 000000000]
ret_5                      (or               ) [ 000010010]
p_Result_s                 (bitselect        ) [ 000000000]
trunc_ln455                (trunc            ) [ 000000000]
zext_ln781_2               (zext             ) [ 000000000]
r                          (shl              ) [ 000000000]
zext_ln799                 (zext             ) [ 000000000]
r_5                        (lshr             ) [ 000000000]
localbuffer_V_3            (select           ) [ 000000000]
store_ln787                (store            ) [ 000000000]
store_ln1347               (store            ) [ 000000000]
write_ln174                (write            ) [ 000000000]
icmp_ln874                 (icmp             ) [ 000000001]
br_ln1363                  (br               ) [ 000000000]
localbuffer_V_load_1       (load             ) [ 000000000]
write_ln174                (write            ) [ 000000000]
br_ln1365                  (br               ) [ 000000000]
ret_ln1376                 (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dst_mat_419">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_mat_419"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ldata1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rows">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cols_bound_per_npc">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_bound_per_npc"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="last_blk_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_blk_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i7P0A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i7P0A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="MMIterOutRow_MMIterOutCol_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="localbuffer_V_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="localbuffer_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="rows_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="cols_bound_per_npc_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="7" slack="0"/>
<pin id="92" dir="0" index="1" bw="7" slack="0"/>
<pin id="93" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_bound_per_npc_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="last_blk_width_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="7" slack="0"/>
<pin id="98" dir="0" index="1" bw="7" slack="0"/>
<pin id="99" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="last_blk_width_read/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="0" index="2" bw="64" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/7 write_ln174/8 "/>
</bind>
</comp>

<comp id="115" class="1005" name="indvar_flatten_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="39" slack="1"/>
<pin id="117" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="indvar_flatten_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="39" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="126" class="1005" name="j_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="7" slack="1"/>
<pin id="128" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="j_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="7" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="137" class="1005" name="filled_V_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="7" slack="1"/>
<pin id="139" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="filled_V (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="filled_V_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="2"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="7" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="filled_V/5 "/>
</bind>
</comp>

<comp id="149" class="1005" name="conv_i9_i_i413_pn_i_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="151" dir="1" index="1" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opset="conv_i9_i_i413_pn_i (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="conv_i9_i_i413_pn_i_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="7" slack="0"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="7" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="conv_i9_i_i413_pn_i/5 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="5"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="localbuffer_V_load/6 localbuffer_V_load_1/8 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln1324_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1324/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln1310_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1310/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln1310_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="1"/>
<pin id="172" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1310_1/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="7" slack="0"/>
<pin id="176" dir="1" index="2" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1310/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="cols_bound_per_npc_cast5_i_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="7" slack="2"/>
<pin id="181" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cols_bound_per_npc_cast5_i/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="sub_i_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="7" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln1324_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="39" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1324/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln1324_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="39" slack="0"/>
<pin id="196" dir="0" index="1" bw="39" slack="1"/>
<pin id="197" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1324/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln1329_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="7" slack="0"/>
<pin id="201" dir="0" index="1" bw="7" slack="3"/>
<pin id="202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1329/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="select_ln1319_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="7" slack="0"/>
<pin id="208" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1319/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln1329_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1329/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="bLast_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="1"/>
<pin id="219" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="bLast/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="j_3_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="7" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="xf_bits_per_clock_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="7" slack="2"/>
<pin id="230" dir="0" index="2" bw="7" slack="0"/>
<pin id="231" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_bits_per_clock/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln1336_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="7" slack="0"/>
<pin id="236" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1336/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln781_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="7" slack="0"/>
<pin id="240" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln781/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="sub_ln1347_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="7" slack="0"/>
<pin id="245" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1347/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="icmp_ln878_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="7" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="ret_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="7" slack="0"/>
<pin id="257" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="trunc_ln789_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln789/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sub_ln546_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="6" slack="0"/>
<pin id="267" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln546/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="xor_ln213_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="0"/>
<pin id="272" dir="0" index="1" bw="7" slack="0"/>
<pin id="273" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln213/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="filled_V_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="7" slack="0"/>
<pin id="279" dir="0" index="1" bw="7" slack="0"/>
<pin id="280" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="filled_V_1/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln781_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="7" slack="1"/>
<pin id="285" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln781_1/6 "/>
</bind>
</comp>

<comp id="287" class="1004" name="r_6_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="1"/>
<pin id="289" dir="0" index="1" bw="7" slack="0"/>
<pin id="290" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_6/6 "/>
</bind>
</comp>

<comp id="292" class="1004" name="ret_5_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="0"/>
<pin id="294" dir="0" index="1" bw="64" slack="0"/>
<pin id="295" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret_5/6 "/>
</bind>
</comp>

<comp id="298" class="1004" name="p_Result_s_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="8" slack="1"/>
<pin id="301" dir="0" index="2" bw="4" slack="0"/>
<pin id="302" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="305" class="1004" name="trunc_ln455_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="1"/>
<pin id="307" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln455/6 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln781_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="6" slack="1"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln781_2/6 "/>
</bind>
</comp>

<comp id="311" class="1004" name="r_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="1"/>
<pin id="313" dir="0" index="1" bw="6" slack="0"/>
<pin id="314" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r/6 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln799_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="7" slack="0"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln799/6 "/>
</bind>
</comp>

<comp id="320" class="1004" name="r_5_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="1"/>
<pin id="322" dir="0" index="1" bw="7" slack="0"/>
<pin id="323" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_5/6 "/>
</bind>
</comp>

<comp id="325" class="1004" name="localbuffer_V_3_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="64" slack="0"/>
<pin id="328" dir="0" index="2" bw="64" slack="0"/>
<pin id="329" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="localbuffer_V_3/6 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln787_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="0"/>
<pin id="335" dir="0" index="1" bw="64" slack="5"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln787/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln1347_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="0"/>
<pin id="340" dir="0" index="1" bw="64" slack="5"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1347/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln874_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="7" slack="1"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874/8 "/>
</bind>
</comp>

<comp id="349" class="1005" name="localbuffer_V_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="64" slack="0"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="localbuffer_V "/>
</bind>
</comp>

<comp id="357" class="1005" name="rows_read_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="362" class="1005" name="cols_bound_per_npc_read_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="7" slack="1"/>
<pin id="364" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="cols_bound_per_npc_read "/>
</bind>
</comp>

<comp id="369" class="1005" name="zext_ln1310_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="39" slack="1"/>
<pin id="371" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1310 "/>
</bind>
</comp>

<comp id="374" class="1005" name="zext_ln1310_1_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="39" slack="1"/>
<pin id="376" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1310_1 "/>
</bind>
</comp>

<comp id="379" class="1005" name="last_blk_width_read_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="7" slack="2"/>
<pin id="381" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="last_blk_width_read "/>
</bind>
</comp>

<comp id="384" class="1005" name="sub_i_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="1"/>
<pin id="386" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_i "/>
</bind>
</comp>

<comp id="389" class="1005" name="mul_ln1310_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="39" slack="1"/>
<pin id="391" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1310 "/>
</bind>
</comp>

<comp id="394" class="1005" name="add_ln1324_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="39" slack="0"/>
<pin id="396" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1324 "/>
</bind>
</comp>

<comp id="399" class="1005" name="icmp_ln1324_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1324 "/>
</bind>
</comp>

<comp id="403" class="1005" name="bLast_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="1"/>
<pin id="405" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="bLast "/>
</bind>
</comp>

<comp id="408" class="1005" name="j_3_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="7" slack="0"/>
<pin id="410" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="413" class="1005" name="tmp_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="64" slack="1"/>
<pin id="415" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="420" class="1005" name="icmp_ln878_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="1"/>
<pin id="422" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878 "/>
</bind>
</comp>

<comp id="424" class="1005" name="ret_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="1"/>
<pin id="426" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ret "/>
</bind>
</comp>

<comp id="430" class="1005" name="sub_ln546_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="6" slack="1"/>
<pin id="432" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln546 "/>
</bind>
</comp>

<comp id="435" class="1005" name="filled_V_1_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="7" slack="0"/>
<pin id="437" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="filled_V_1 "/>
</bind>
</comp>

<comp id="440" class="1005" name="ret_5_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="64" slack="1"/>
<pin id="442" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ret_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="50" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="78" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="40" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="42" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="141" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="161"><net_src comp="158" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="166"><net_src comp="16" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="170" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="186"><net_src comp="179" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="38" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="119" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="44" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="119" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="130" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="42" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="130" pin="4"/><net_sink comp="204" pin=2"/></net>

<net id="215"><net_src comp="204" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="204" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="46" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="48" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="233"><net_src comp="227" pin="3"/><net_sink comp="152" pin=2"/></net>

<net id="237"><net_src comp="227" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="141" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="52" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="234" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="238" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="242" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="52" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="238" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="254" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="54" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="260" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="227" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="48" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="276"><net_src comp="270" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="281"><net_src comp="152" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="141" pin="4"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="137" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="283" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="287" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="158" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="74" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="76" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="315"><net_src comp="308" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="319"><net_src comp="305" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="316" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="298" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="311" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="320" pin="2"/><net_sink comp="325" pin=2"/></net>

<net id="337"><net_src comp="325" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="292" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="137" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="42" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="80" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="355"><net_src comp="349" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="356"><net_src comp="349" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="360"><net_src comp="84" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="365"><net_src comp="90" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="368"><net_src comp="362" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="372"><net_src comp="167" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="377"><net_src comp="170" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="382"><net_src comp="96" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="387"><net_src comp="182" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="392"><net_src comp="173" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="397"><net_src comp="188" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="402"><net_src comp="194" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="216" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="411"><net_src comp="221" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="416"><net_src comp="102" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="419"><net_src comp="413" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="423"><net_src comp="248" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="254" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="433"><net_src comp="264" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="438"><net_src comp="277" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="443"><net_src comp="292" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="108" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ldata1 | {7 8 }
 - Input state : 
	Port: MatStream2AxiStream : dst_mat_419 | {5 }
	Port: MatStream2AxiStream : rows | {1 }
	Port: MatStream2AxiStream : cols_bound_per_npc | {1 }
	Port: MatStream2AxiStream : last_blk_width | {3 }
  - Chain level:
	State 1
		store_ln1324 : 1
	State 2
		mul_ln1310 : 1
	State 3
		sub_i : 1
	State 4
		add_ln1324 : 1
		icmp_ln1324 : 1
		br_ln1324 : 2
		icmp_ln1329 : 1
		select_ln1319 : 2
		zext_ln1329 : 3
		bLast : 4
		j_3 : 3
	State 5
		zext_ln1336 : 1
		zext_ln781 : 1
		sub_ln1347 : 2
		icmp_ln878 : 3
		br_ln1347 : 4
		ret : 2
		trunc_ln789 : 3
		sub_ln546 : 4
		xor_ln213 : 1
		conv_i9_i_i413_pn_i : 1
		filled_V_1 : 2
	State 6
		r_6 : 1
		ret_5 : 2
		r : 1
		zext_ln799 : 1
		r_5 : 2
		localbuffer_V_3 : 3
		store_ln787 : 4
		store_ln1347 : 2
	State 7
	State 8
		br_ln1363 : 1
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|    shl   |             r_6_fu_287             |    0    |    0    |   182   |
|          |              r_fu_311              |    0    |    0    |   182   |
|----------|------------------------------------|---------|---------|---------|
|    mul   |             grp_fu_173             |    0    |   165   |    50   |
|----------|------------------------------------|---------|---------|---------|
|   lshr   |             r_5_fu_320             |    0    |    0    |   182   |
|----------|------------------------------------|---------|---------|---------|
|          |            sub_i_fu_182            |    0    |    0    |    14   |
|    add   |          add_ln1324_fu_188         |    0    |    0    |    46   |
|          |             j_3_fu_221             |    0    |    0    |    14   |
|          |          filled_V_1_fu_277         |    0    |    0    |    14   |
|----------|------------------------------------|---------|---------|---------|
|          |        select_ln1319_fu_204        |    0    |    0    |    7    |
|  select  |      xf_bits_per_clock_fu_227      |    0    |    0    |    7    |
|          |       localbuffer_V_3_fu_325       |    0    |    0    |    64   |
|----------|------------------------------------|---------|---------|---------|
|    or    |            ret_5_fu_292            |    0    |    0    |    64   |
|----------|------------------------------------|---------|---------|---------|
|          |         icmp_ln1324_fu_194         |    0    |    0    |    20   |
|          |         icmp_ln1329_fu_199         |    0    |    0    |    10   |
|   icmp   |            bLast_fu_216            |    0    |    0    |    11   |
|          |          icmp_ln878_fu_248         |    0    |    0    |    11   |
|          |          icmp_ln874_fu_343         |    0    |    0    |    10   |
|----------|------------------------------------|---------|---------|---------|
|          |          sub_ln1347_fu_242         |    0    |    0    |    15   |
|    sub   |             ret_fu_254             |    0    |    0    |    15   |
|          |          sub_ln546_fu_264          |    0    |    0    |    14   |
|----------|------------------------------------|---------|---------|---------|
|    xor   |          xor_ln213_fu_270          |    0    |    0    |    7    |
|----------|------------------------------------|---------|---------|---------|
|          |        rows_read_read_fu_84        |    0    |    0    |    0    |
|   read   | cols_bound_per_npc_read_read_fu_90 |    0    |    0    |    0    |
|          |   last_blk_width_read_read_fu_96   |    0    |    0    |    0    |
|          |           tmp_read_fu_102          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   write  |          grp_write_fu_108          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |         zext_ln1310_fu_167         |    0    |    0    |    0    |
|          |        zext_ln1310_1_fu_170        |    0    |    0    |    0    |
|          |  cols_bound_per_npc_cast5_i_fu_179 |    0    |    0    |    0    |
|          |         zext_ln1329_fu_212         |    0    |    0    |    0    |
|   zext   |         zext_ln1336_fu_234         |    0    |    0    |    0    |
|          |          zext_ln781_fu_238         |    0    |    0    |    0    |
|          |         zext_ln781_1_fu_283        |    0    |    0    |    0    |
|          |         zext_ln781_2_fu_308        |    0    |    0    |    0    |
|          |          zext_ln799_fu_316         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln789_fu_260         |    0    |    0    |    0    |
|          |         trunc_ln455_fu_305         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
| bitselect|          p_Result_s_fu_298         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    0    |   165   |   939   |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       add_ln1324_reg_394      |   39   |
|         bLast_reg_403         |    1   |
|cols_bound_per_npc_read_reg_362|    7   |
|  conv_i9_i_i413_pn_i_reg_149  |    7   |
|       filled_V_1_reg_435      |    7   |
|        filled_V_reg_137       |    7   |
|      icmp_ln1324_reg_399      |    1   |
|       icmp_ln878_reg_420      |    1   |
|     indvar_flatten_reg_115    |   39   |
|          j_3_reg_408          |    7   |
|           j_reg_126           |    7   |
|  last_blk_width_read_reg_379  |    7   |
|     localbuffer_V_reg_349     |   64   |
|       mul_ln1310_reg_389      |   39   |
|         ret_5_reg_440         |   64   |
|          ret_reg_424          |    8   |
|       rows_read_reg_357       |   32   |
|         sub_i_reg_384         |    8   |
|       sub_ln546_reg_430       |    6   |
|          tmp_reg_413          |   64   |
|     zext_ln1310_1_reg_374     |   39   |
|      zext_ln1310_reg_369      |   39   |
+-------------------------------+--------+
|             Total             |   493  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_108 |  p2  |   2  |  64  |   128  ||    9    |
| filled_V_reg_137 |  p0  |   2  |   7  |   14   ||    9    |
|    grp_fu_173    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_173    |  p1  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   220  ||  6.352  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   165  |   939  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   493  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    6   |   658  |   975  |
+-----------+--------+--------+--------+--------+
