 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYSTEM
Version: K-2015.06
Date   : Sat Sep 23 17:42:54 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_RegFile/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][7]/CK (SDFFRHQX4M)           0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][7]/Q (SDFFRHQX4M)            0.28       0.28 f
  U0_RegFile/REG1[7] (REG_FILE_test_1)                    0.00       0.28 f
  U0_ALU/B[7] (ALU_test_1)                                0.00       0.28 f
  U0_ALU/U35/Y (BUFX10M)                                  0.13       0.41 f
  U0_ALU/div_60/b[7] (ALU_DW_div_uns_1)                   0.00       0.41 f
  U0_ALU/div_60/U47/Y (OR2X6M)                            0.18       0.59 f
  U0_ALU/div_60/U1/Y (CLKINVX6M)                          0.06       0.64 r
  U0_ALU/div_60/U46/Y (NAND2X6M)                          0.07       0.72 f
  U0_ALU/div_60/U37/Y (CLKINVX8M)                         0.07       0.78 r
  U0_ALU/div_60/U3/Y (NAND2X12M)                          0.06       0.84 f
  U0_ALU/div_60/U2/Y (NOR2X8M)                            0.09       0.94 r
  U0_ALU/div_60/U19/Y (MX2X4M)                            0.24       1.17 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.28       1.45 f
  U0_ALU/div_60/U77/Y (CLKNAND2X4M)                       0.06       1.52 r
  U0_ALU/div_60/U72/Y (INVX4M)                            0.04       1.56 f
  U0_ALU/div_60/U66/Y (INVX2M)                            0.07       1.63 r
  U0_ALU/div_60/U35/Y (NAND2X4M)                          0.07       1.70 f
  U0_ALU/div_60/U34/Y (NAND2X6M)                          0.08       1.78 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX4M)
                                                          0.37       2.15 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.17       2.32 r
  U0_ALU/div_60/U6/Y (INVX4M)                             0.05       2.37 f
  U0_ALU/div_60/U12/Y (NOR2X8M)                           0.10       2.48 r
  U0_ALU/div_60/U21/Y (MXI2X6M)                           0.15       2.62 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.29       2.92 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX8M)
                                                          0.17       3.09 r
  U0_ALU/div_60/U62/Y (NAND2X3M)                          0.07       3.16 f
  U0_ALU/div_60/U38/Y (NAND3X4M)                          0.10       3.26 r
  U0_ALU/div_60/U73/Y (INVX4M)                            0.06       3.31 f
  U0_ALU/div_60/U20/Y (NOR2X5M)                           0.15       3.46 r
  U0_ALU/div_60/U81/Y (MXI2X6M)                           0.17       3.62 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX8M)
                                                          0.35       3.97 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.16       4.13 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.16       4.29 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.16       4.46 r
  U0_ALU/div_60/U75/Y (CLKINVX4M)                         0.06       4.52 f
  U0_ALU/div_60/U42/Y (NOR2X4M)                           0.14       4.66 r
  U0_ALU/div_60/U76/Y (MXI2X6M)                           0.14       4.80 r
  U0_ALU/div_60/U41/Y (INVX8M)                            0.06       4.86 f
  U0_ALU/div_60/U24/Y (NAND2X4M)                          0.06       4.92 r
  U0_ALU/div_60/U55/Y (NAND3X4M)                          0.10       5.02 f
  U0_ALU/div_60/U51/Y (NAND2X2M)                          0.10       5.13 r
  U0_ALU/div_60/U40/Y (NAND3X4M)                          0.08       5.21 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4M)
                                                          0.23       5.44 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX4M)
                                                          0.22       5.66 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX4M)
                                                          0.22       5.88 f
  U0_ALU/div_60/U18/Y (CLKINVX4M)                         0.06       5.93 r
  U0_ALU/div_60/U16/Y (NOR2X3M)                           0.04       5.97 f
  U0_ALU/div_60/U22/Y (MXI2X2M)                           0.11       6.08 r
  U0_ALU/div_60/U43/Y (INVX3M)                            0.10       6.19 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX4M)
                                                          0.28       6.47 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX4M)
                                                          0.22       6.69 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.22       6.91 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.22       7.13 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX4M)
                                                          0.22       7.35 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX4M)
                                                          0.22       7.58 f
  U0_ALU/div_60/U133/Y (NOR2BX8M)                         0.13       7.70 f
  U0_ALU/div_60/U131/Y (MXI2X6M)                          0.12       7.82 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_0_1/CO (ADDFHX4M)
                                                          0.24       8.06 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_0_2/CO (ADDFHX4M)
                                                          0.22       8.28 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX4M)
                                                          0.22       8.50 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_0_4/CO (ADDFHX4M)
                                                          0.22       8.72 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_0_5/CO (ADDFHX4M)
                                                          0.22       8.94 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_0_6/CO (ADDFHX4M)
                                                          0.22       9.16 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_0_7/CO (ADDFHX4M)
                                                          0.22       9.38 f
  U0_ALU/div_60/quotient[0] (ALU_DW_div_uns_1)            0.00       9.38 f
  U0_ALU/U40/Y (NOR2X4M)                                  0.08       9.46 r
  U0_ALU/U170/Y (AOI211X2M)                               0.08       9.54 f
  U0_ALU/ALU_OUT_reg[0]/D (SDFFRHQX1M)                    0.00       9.54 f
  data arrival time                                                  9.54

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[0]/CK (SDFFRHQX1M)                   0.00       9.80 r
  library setup time                                     -0.22       9.58
  data required time                                                 9.58
  --------------------------------------------------------------------------
  data required time                                                 9.58
  data arrival time                                                 -9.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: U0_RegFile/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][7]/CK (SDFFRHQX4M)           0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][7]/Q (SDFFRHQX4M)            0.28       0.28 f
  U0_RegFile/REG1[7] (REG_FILE_test_1)                    0.00       0.28 f
  U0_ALU/B[7] (ALU_test_1)                                0.00       0.28 f
  U0_ALU/U35/Y (BUFX10M)                                  0.13       0.41 f
  U0_ALU/div_60/b[7] (ALU_DW_div_uns_1)                   0.00       0.41 f
  U0_ALU/div_60/U47/Y (OR2X6M)                            0.18       0.59 f
  U0_ALU/div_60/U1/Y (CLKINVX6M)                          0.06       0.64 r
  U0_ALU/div_60/U46/Y (NAND2X6M)                          0.07       0.72 f
  U0_ALU/div_60/U37/Y (CLKINVX8M)                         0.07       0.78 r
  U0_ALU/div_60/U3/Y (NAND2X12M)                          0.06       0.84 f
  U0_ALU/div_60/U2/Y (NOR2X8M)                            0.09       0.94 r
  U0_ALU/div_60/U19/Y (MX2X4M)                            0.24       1.17 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.28       1.45 f
  U0_ALU/div_60/U77/Y (CLKNAND2X4M)                       0.06       1.52 r
  U0_ALU/div_60/U72/Y (INVX4M)                            0.04       1.56 f
  U0_ALU/div_60/U66/Y (INVX2M)                            0.07       1.63 r
  U0_ALU/div_60/U35/Y (NAND2X4M)                          0.07       1.70 f
  U0_ALU/div_60/U34/Y (NAND2X6M)                          0.08       1.78 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX4M)
                                                          0.37       2.15 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.17       2.32 r
  U0_ALU/div_60/U6/Y (INVX4M)                             0.05       2.37 f
  U0_ALU/div_60/U12/Y (NOR2X8M)                           0.10       2.48 r
  U0_ALU/div_60/U21/Y (MXI2X6M)                           0.15       2.62 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.29       2.92 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX8M)
                                                          0.17       3.09 r
  U0_ALU/div_60/U62/Y (NAND2X3M)                          0.07       3.16 f
  U0_ALU/div_60/U38/Y (NAND3X4M)                          0.10       3.26 r
  U0_ALU/div_60/U73/Y (INVX4M)                            0.06       3.31 f
  U0_ALU/div_60/U20/Y (NOR2X5M)                           0.15       3.46 r
  U0_ALU/div_60/U81/Y (MXI2X6M)                           0.17       3.62 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX8M)
                                                          0.35       3.97 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.16       4.13 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.16       4.29 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.16       4.46 r
  U0_ALU/div_60/U75/Y (CLKINVX4M)                         0.06       4.52 f
  U0_ALU/div_60/U42/Y (NOR2X4M)                           0.14       4.66 r
  U0_ALU/div_60/U76/Y (MXI2X6M)                           0.14       4.80 r
  U0_ALU/div_60/U41/Y (INVX8M)                            0.06       4.86 f
  U0_ALU/div_60/U24/Y (NAND2X4M)                          0.06       4.92 r
  U0_ALU/div_60/U55/Y (NAND3X4M)                          0.10       5.02 f
  U0_ALU/div_60/U51/Y (NAND2X2M)                          0.10       5.13 r
  U0_ALU/div_60/U40/Y (NAND3X4M)                          0.08       5.21 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4M)
                                                          0.23       5.44 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX4M)
                                                          0.22       5.66 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX4M)
                                                          0.22       5.88 f
  U0_ALU/div_60/U18/Y (CLKINVX4M)                         0.06       5.93 r
  U0_ALU/div_60/U16/Y (NOR2X3M)                           0.04       5.97 f
  U0_ALU/div_60/U22/Y (MXI2X2M)                           0.11       6.08 r
  U0_ALU/div_60/U43/Y (INVX3M)                            0.10       6.19 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX4M)
                                                          0.28       6.47 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX4M)
                                                          0.22       6.69 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.22       6.91 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.22       7.13 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX4M)
                                                          0.22       7.35 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX4M)
                                                          0.22       7.58 f
  U0_ALU/div_60/U132/Y (NAND2BX1M)                        0.10       7.67 r
  U0_ALU/div_60/U91/Y (INVX3M)                            0.09       7.77 f
  U0_ALU/div_60/quotient[1] (ALU_DW_div_uns_1)            0.00       7.77 f
  U0_ALU/U195/Y (AOI221XLM)                               0.39       8.15 r
  U0_ALU/U146/Y (AOI21X2M)                                0.12       8.27 f
  U0_ALU/ALU_OUT_reg[1]/D (SDFFRQX1M)                     0.00       8.27 f
  data arrival time                                                  8.27

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX1M)                    0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -8.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U0_RegFile/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][0]/CK (SDFFRX1M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[0][0]/Q (SDFFRX1M)              0.66       0.66 r
  U0_RegFile/REG0[0] (REG_FILE_test_1)                    0.00       0.66 r
  U0_ALU/A[0] (ALU_test_1)                                0.00       0.66 r
  U0_ALU/mult_56/A[0] (ALU_DW02_mult_0)                   0.00       0.66 r
  U0_ALU/mult_56/U44/Y (INVX2M)                           0.17       0.82 f
  U0_ALU/mult_56/U114/Y (NOR2X1M)                         0.18       1.01 r
  U0_ALU/mult_56/U3/Y (AND2X2M)                           0.16       1.17 r
  U0_ALU/mult_56/S2_2_2/CO (ADDFX2M)                      0.54       1.71 r
  U0_ALU/mult_56/S2_3_2/CO (ADDFX2M)                      0.55       2.26 r
  U0_ALU/mult_56/S2_4_2/CO (ADDFX2M)                      0.55       2.81 r
  U0_ALU/mult_56/S2_5_2/CO (ADDFX2M)                      0.55       3.36 r
  U0_ALU/mult_56/S2_6_2/CO (ADDFX2M)                      0.55       3.91 r
  U0_ALU/mult_56/S4_2/S (ADDFX2M)                         0.58       4.49 f
  U0_ALU/mult_56/U16/Y (CLKXOR2X2M)                       0.31       4.80 r
  U0_ALU/mult_56/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.80 r
  U0_ALU/mult_56/FS_1/U3/Y (NAND2X2M)                     0.07       4.87 f
  U0_ALU/mult_56/FS_1/U31/Y (OA21X1M)                     0.37       5.24 f
  U0_ALU/mult_56/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.50 f
  U0_ALU/mult_56/FS_1/U26/Y (OA21X1M)                     0.40       5.90 f
  U0_ALU/mult_56/FS_1/U21/Y (OAI21BX1M)                   0.25       6.15 r
  U0_ALU/mult_56/FS_1/U19/Y (OAI21X1M)                    0.13       6.28 f
  U0_ALU/mult_56/FS_1/U2/Y (AOI21BX2M)                    0.17       6.45 f
  U0_ALU/mult_56/FS_1/U4/Y (XNOR2X2M)                     0.15       6.60 f
  U0_ALU/mult_56/FS_1/SUM[13] (ALU_DW01_add_1)            0.00       6.60 f
  U0_ALU/mult_56/PRODUCT[15] (ALU_DW02_mult_0)            0.00       6.60 f
  U0_ALU/U49/Y (OAI2BB1X2M)                               0.17       6.78 f
  U0_ALU/ALU_OUT_reg[15]/D (SDFFRQX2M)                    0.00       6.78 f
  data arrival time                                                  6.78

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.40       9.40
  data required time                                                 9.40
  --------------------------------------------------------------------------
  data required time                                                 9.40
  data arrival time                                                 -6.78
  --------------------------------------------------------------------------
  slack (MET)                                                        2.63


  Startpoint: U0_RegFile/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][0]/CK (SDFFRX1M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[0][0]/Q (SDFFRX1M)              0.66       0.66 r
  U0_RegFile/REG0[0] (REG_FILE_test_1)                    0.00       0.66 r
  U0_ALU/A[0] (ALU_test_1)                                0.00       0.66 r
  U0_ALU/mult_56/A[0] (ALU_DW02_mult_0)                   0.00       0.66 r
  U0_ALU/mult_56/U44/Y (INVX2M)                           0.17       0.82 f
  U0_ALU/mult_56/U114/Y (NOR2X1M)                         0.18       1.01 r
  U0_ALU/mult_56/U3/Y (AND2X2M)                           0.16       1.17 r
  U0_ALU/mult_56/S2_2_2/CO (ADDFX2M)                      0.54       1.71 r
  U0_ALU/mult_56/S2_3_2/CO (ADDFX2M)                      0.55       2.26 r
  U0_ALU/mult_56/S2_4_2/CO (ADDFX2M)                      0.55       2.81 r
  U0_ALU/mult_56/S2_5_2/CO (ADDFX2M)                      0.55       3.36 r
  U0_ALU/mult_56/S2_6_2/CO (ADDFX2M)                      0.55       3.91 r
  U0_ALU/mult_56/S4_2/S (ADDFX2M)                         0.58       4.49 f
  U0_ALU/mult_56/U16/Y (CLKXOR2X2M)                       0.31       4.80 r
  U0_ALU/mult_56/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.80 r
  U0_ALU/mult_56/FS_1/U3/Y (NAND2X2M)                     0.07       4.87 f
  U0_ALU/mult_56/FS_1/U31/Y (OA21X1M)                     0.37       5.24 f
  U0_ALU/mult_56/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.50 f
  U0_ALU/mult_56/FS_1/U26/Y (OA21X1M)                     0.40       5.90 f
  U0_ALU/mult_56/FS_1/U21/Y (OAI21BX1M)                   0.25       6.15 r
  U0_ALU/mult_56/FS_1/U20/Y (XOR3XLM)                     0.23       6.38 f
  U0_ALU/mult_56/FS_1/SUM[12] (ALU_DW01_add_1)            0.00       6.38 f
  U0_ALU/mult_56/PRODUCT[14] (ALU_DW02_mult_0)            0.00       6.38 f
  U0_ALU/U47/Y (OAI2BB1X2M)                               0.19       6.57 f
  U0_ALU/ALU_OUT_reg[14]/D (SDFFRQX2M)                    0.00       6.57 f
  data arrival time                                                  6.57

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.40       9.40
  data required time                                                 9.40
  --------------------------------------------------------------------------
  data required time                                                 9.40
  data arrival time                                                 -6.57
  --------------------------------------------------------------------------
  slack (MET)                                                        2.84


  Startpoint: U0_RegFile/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][7]/CK (SDFFRHQX4M)           0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][7]/Q (SDFFRHQX4M)            0.28       0.28 f
  U0_RegFile/REG1[7] (REG_FILE_test_1)                    0.00       0.28 f
  U0_ALU/B[7] (ALU_test_1)                                0.00       0.28 f
  U0_ALU/U35/Y (BUFX10M)                                  0.13       0.41 f
  U0_ALU/div_60/b[7] (ALU_DW_div_uns_1)                   0.00       0.41 f
  U0_ALU/div_60/U47/Y (OR2X6M)                            0.18       0.59 f
  U0_ALU/div_60/U1/Y (CLKINVX6M)                          0.06       0.64 r
  U0_ALU/div_60/U46/Y (NAND2X6M)                          0.07       0.72 f
  U0_ALU/div_60/U37/Y (CLKINVX8M)                         0.07       0.78 r
  U0_ALU/div_60/U3/Y (NAND2X12M)                          0.06       0.84 f
  U0_ALU/div_60/U2/Y (NOR2X8M)                            0.09       0.94 r
  U0_ALU/div_60/U19/Y (MX2X4M)                            0.24       1.17 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.28       1.45 f
  U0_ALU/div_60/U77/Y (CLKNAND2X4M)                       0.06       1.52 r
  U0_ALU/div_60/U72/Y (INVX4M)                            0.04       1.56 f
  U0_ALU/div_60/U66/Y (INVX2M)                            0.07       1.63 r
  U0_ALU/div_60/U35/Y (NAND2X4M)                          0.07       1.70 f
  U0_ALU/div_60/U34/Y (NAND2X6M)                          0.08       1.78 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX4M)
                                                          0.37       2.15 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.17       2.32 r
  U0_ALU/div_60/U6/Y (INVX4M)                             0.05       2.37 f
  U0_ALU/div_60/U12/Y (NOR2X8M)                           0.10       2.48 r
  U0_ALU/div_60/U21/Y (MXI2X6M)                           0.15       2.62 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.29       2.92 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX8M)
                                                          0.17       3.09 r
  U0_ALU/div_60/U62/Y (NAND2X3M)                          0.07       3.16 f
  U0_ALU/div_60/U38/Y (NAND3X4M)                          0.10       3.26 r
  U0_ALU/div_60/U73/Y (INVX4M)                            0.06       3.31 f
  U0_ALU/div_60/U20/Y (NOR2X5M)                           0.15       3.46 r
  U0_ALU/div_60/U81/Y (MXI2X6M)                           0.17       3.62 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX8M)
                                                          0.35       3.97 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.16       4.13 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.16       4.29 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.16       4.46 r
  U0_ALU/div_60/U75/Y (CLKINVX4M)                         0.06       4.52 f
  U0_ALU/div_60/U42/Y (NOR2X4M)                           0.14       4.66 r
  U0_ALU/div_60/U76/Y (MXI2X6M)                           0.14       4.80 r
  U0_ALU/div_60/U41/Y (INVX8M)                            0.06       4.86 f
  U0_ALU/div_60/U24/Y (NAND2X4M)                          0.06       4.92 r
  U0_ALU/div_60/U55/Y (NAND3X4M)                          0.10       5.02 f
  U0_ALU/div_60/U51/Y (NAND2X2M)                          0.10       5.13 r
  U0_ALU/div_60/U40/Y (NAND3X4M)                          0.08       5.21 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4M)
                                                          0.23       5.44 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX4M)
                                                          0.22       5.66 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX4M)
                                                          0.22       5.88 f
  U0_ALU/div_60/U14/Y (NOR2BX2M)                          0.15       6.03 f
  U0_ALU/div_60/U13/Y (CLKINVX4M)                         0.05       6.07 r
  U0_ALU/div_60/U71/Y (INVX4M)                            0.05       6.12 f
  U0_ALU/div_60/quotient[2] (ALU_DW_div_uns_1)            0.00       6.12 f
  U0_ALU/U102/Y (AOI22XLM)                                0.26       6.38 r
  U0_ALU/U99/Y (AOI31X2M)                                 0.12       6.50 f
  U0_ALU/ALU_OUT_reg[2]/D (SDFFRQX2M)                     0.00       6.50 f
  data arrival time                                                  6.50

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -6.50
  --------------------------------------------------------------------------
  slack (MET)                                                        2.89


  Startpoint: U0_RegFile/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][0]/CK (SDFFRX1M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[0][0]/Q (SDFFRX1M)              0.66       0.66 r
  U0_RegFile/REG0[0] (REG_FILE_test_1)                    0.00       0.66 r
  U0_ALU/A[0] (ALU_test_1)                                0.00       0.66 r
  U0_ALU/mult_56/A[0] (ALU_DW02_mult_0)                   0.00       0.66 r
  U0_ALU/mult_56/U44/Y (INVX2M)                           0.17       0.82 f
  U0_ALU/mult_56/U114/Y (NOR2X1M)                         0.18       1.01 r
  U0_ALU/mult_56/U3/Y (AND2X2M)                           0.16       1.17 r
  U0_ALU/mult_56/S2_2_2/CO (ADDFX2M)                      0.54       1.71 r
  U0_ALU/mult_56/S2_3_2/CO (ADDFX2M)                      0.55       2.26 r
  U0_ALU/mult_56/S2_4_2/CO (ADDFX2M)                      0.55       2.81 r
  U0_ALU/mult_56/S2_5_2/CO (ADDFX2M)                      0.55       3.36 r
  U0_ALU/mult_56/S2_6_2/CO (ADDFX2M)                      0.55       3.91 r
  U0_ALU/mult_56/S4_2/S (ADDFX2M)                         0.58       4.49 f
  U0_ALU/mult_56/U16/Y (CLKXOR2X2M)                       0.31       4.80 r
  U0_ALU/mult_56/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.80 r
  U0_ALU/mult_56/FS_1/U3/Y (NAND2X2M)                     0.07       4.87 f
  U0_ALU/mult_56/FS_1/U31/Y (OA21X1M)                     0.37       5.24 f
  U0_ALU/mult_56/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.50 f
  U0_ALU/mult_56/FS_1/U26/Y (OA21X1M)                     0.40       5.90 f
  U0_ALU/mult_56/FS_1/U22/Y (XNOR2X1M)                    0.14       6.04 f
  U0_ALU/mult_56/FS_1/SUM[11] (ALU_DW01_add_1)            0.00       6.04 f
  U0_ALU/mult_56/PRODUCT[13] (ALU_DW02_mult_0)            0.00       6.04 f
  U0_ALU/U48/Y (OAI2BB1X2M)                               0.17       6.22 f
  U0_ALU/ALU_OUT_reg[13]/D (SDFFRQX2M)                    0.00       6.22 f
  data arrival time                                                  6.22

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.40       9.40
  data required time                                                 9.40
  --------------------------------------------------------------------------
  data required time                                                 9.40
  data arrival time                                                 -6.22
  --------------------------------------------------------------------------
  slack (MET)                                                        3.18


  Startpoint: U0_RegFile/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][0]/CK (SDFFRX1M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[0][0]/Q (SDFFRX1M)              0.66       0.66 r
  U0_RegFile/REG0[0] (REG_FILE_test_1)                    0.00       0.66 r
  U0_ALU/A[0] (ALU_test_1)                                0.00       0.66 r
  U0_ALU/mult_56/A[0] (ALU_DW02_mult_0)                   0.00       0.66 r
  U0_ALU/mult_56/U44/Y (INVX2M)                           0.17       0.82 f
  U0_ALU/mult_56/U114/Y (NOR2X1M)                         0.18       1.01 r
  U0_ALU/mult_56/U3/Y (AND2X2M)                           0.16       1.17 r
  U0_ALU/mult_56/S2_2_2/CO (ADDFX2M)                      0.54       1.71 r
  U0_ALU/mult_56/S2_3_2/CO (ADDFX2M)                      0.55       2.26 r
  U0_ALU/mult_56/S2_4_2/CO (ADDFX2M)                      0.55       2.81 r
  U0_ALU/mult_56/S2_5_2/CO (ADDFX2M)                      0.55       3.36 r
  U0_ALU/mult_56/S2_6_2/CO (ADDFX2M)                      0.55       3.91 r
  U0_ALU/mult_56/S4_2/S (ADDFX2M)                         0.58       4.49 f
  U0_ALU/mult_56/U16/Y (CLKXOR2X2M)                       0.31       4.80 r
  U0_ALU/mult_56/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.80 r
  U0_ALU/mult_56/FS_1/U3/Y (NAND2X2M)                     0.07       4.87 f
  U0_ALU/mult_56/FS_1/U31/Y (OA21X1M)                     0.37       5.24 f
  U0_ALU/mult_56/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.50 f
  U0_ALU/mult_56/FS_1/U27/Y (CLKXOR2X2M)                  0.22       5.72 f
  U0_ALU/mult_56/FS_1/SUM[10] (ALU_DW01_add_1)            0.00       5.72 f
  U0_ALU/mult_56/PRODUCT[12] (ALU_DW02_mult_0)            0.00       5.72 f
  U0_ALU/U53/Y (OAI2BB1X2M)                               0.17       5.89 f
  U0_ALU/ALU_OUT_reg[12]/D (SDFFRQX2M)                    0.00       5.89 f
  data arrival time                                                  5.89

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.40       9.40
  data required time                                                 9.40
  --------------------------------------------------------------------------
  data required time                                                 9.40
  data arrival time                                                 -5.89
  --------------------------------------------------------------------------
  slack (MET)                                                        3.51


  Startpoint: U0_RegFile/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][0]/CK (SDFFRX1M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[0][0]/Q (SDFFRX1M)              0.66       0.66 r
  U0_RegFile/REG0[0] (REG_FILE_test_1)                    0.00       0.66 r
  U0_ALU/A[0] (ALU_test_1)                                0.00       0.66 r
  U0_ALU/mult_56/A[0] (ALU_DW02_mult_0)                   0.00       0.66 r
  U0_ALU/mult_56/U44/Y (INVX2M)                           0.17       0.82 f
  U0_ALU/mult_56/U114/Y (NOR2X1M)                         0.18       1.01 r
  U0_ALU/mult_56/U3/Y (AND2X2M)                           0.16       1.17 r
  U0_ALU/mult_56/S2_2_2/CO (ADDFX2M)                      0.54       1.71 r
  U0_ALU/mult_56/S2_3_2/CO (ADDFX2M)                      0.55       2.26 r
  U0_ALU/mult_56/S2_4_2/CO (ADDFX2M)                      0.55       2.81 r
  U0_ALU/mult_56/S2_5_2/CO (ADDFX2M)                      0.55       3.36 r
  U0_ALU/mult_56/S2_6_2/CO (ADDFX2M)                      0.55       3.91 r
  U0_ALU/mult_56/S4_2/S (ADDFX2M)                         0.58       4.49 f
  U0_ALU/mult_56/U16/Y (CLKXOR2X2M)                       0.31       4.80 r
  U0_ALU/mult_56/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.80 r
  U0_ALU/mult_56/FS_1/U3/Y (NAND2X2M)                     0.07       4.87 f
  U0_ALU/mult_56/FS_1/U31/Y (OA21X1M)                     0.37       5.24 f
  U0_ALU/mult_56/FS_1/U15/Y (XNOR2X1M)                    0.14       5.38 f
  U0_ALU/mult_56/FS_1/SUM[9] (ALU_DW01_add_1)             0.00       5.38 f
  U0_ALU/mult_56/PRODUCT[11] (ALU_DW02_mult_0)            0.00       5.38 f
  U0_ALU/U52/Y (OAI2BB1X2M)                               0.17       5.56 f
  U0_ALU/ALU_OUT_reg[11]/D (SDFFRQX2M)                    0.00       5.56 f
  data arrival time                                                  5.56

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.40       9.40
  data required time                                                 9.40
  --------------------------------------------------------------------------
  data required time                                                 9.40
  data arrival time                                                 -5.56
  --------------------------------------------------------------------------
  slack (MET)                                                        3.85


  Startpoint: U0_RegFile/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][0]/CK (SDFFRX1M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[0][0]/Q (SDFFRX1M)              0.66       0.66 r
  U0_RegFile/REG0[0] (REG_FILE_test_1)                    0.00       0.66 r
  U0_ALU/A[0] (ALU_test_1)                                0.00       0.66 r
  U0_ALU/mult_56/A[0] (ALU_DW02_mult_0)                   0.00       0.66 r
  U0_ALU/mult_56/U44/Y (INVX2M)                           0.17       0.82 f
  U0_ALU/mult_56/U113/Y (NOR2X1M)                         0.18       1.01 r
  U0_ALU/mult_56/U5/Y (AND2X2M)                           0.16       1.17 r
  U0_ALU/mult_56/S2_2_3/CO (ADDFX2M)                      0.54       1.71 r
  U0_ALU/mult_56/S2_3_3/CO (ADDFX2M)                      0.55       2.26 r
  U0_ALU/mult_56/S2_4_3/CO (ADDFX2M)                      0.55       2.81 r
  U0_ALU/mult_56/S2_5_3/CO (ADDFX2M)                      0.55       3.36 r
  U0_ALU/mult_56/S2_6_3/CO (ADDFX2M)                      0.55       3.91 r
  U0_ALU/mult_56/S4_3/S (ADDFX2M)                         0.58       4.49 f
  U0_ALU/mult_56/U17/Y (CLKXOR2X2M)                       0.26       4.75 f
  U0_ALU/mult_56/FS_1/A[8] (ALU_DW01_add_1)               0.00       4.75 f
  U0_ALU/mult_56/FS_1/U33/Y (NOR2X1M)                     0.13       4.88 r
  U0_ALU/mult_56/FS_1/U18/Y (NAND2BX1M)                   0.15       5.03 r
  U0_ALU/mult_56/FS_1/U17/Y (CLKXOR2X2M)                  0.20       5.23 f
  U0_ALU/mult_56/FS_1/SUM[8] (ALU_DW01_add_1)             0.00       5.23 f
  U0_ALU/mult_56/PRODUCT[10] (ALU_DW02_mult_0)            0.00       5.23 f
  U0_ALU/U51/Y (OAI2BB1X2M)                               0.17       5.40 f
  U0_ALU/ALU_OUT_reg[10]/D (SDFFRQX2M)                    0.00       5.40 f
  data arrival time                                                  5.40

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.40       9.40
  data required time                                                 9.40
  --------------------------------------------------------------------------
  data required time                                                 9.40
  data arrival time                                                 -5.40
  --------------------------------------------------------------------------
  slack (MET)                                                        4.00


  Startpoint: U0_RegFile/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][0]/CK (SDFFRX1M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[0][0]/Q (SDFFRX1M)              0.66       0.66 r
  U0_RegFile/REG0[0] (REG_FILE_test_1)                    0.00       0.66 r
  U0_ALU/A[0] (ALU_test_1)                                0.00       0.66 r
  U0_ALU/mult_56/A[0] (ALU_DW02_mult_0)                   0.00       0.66 r
  U0_ALU/mult_56/U44/Y (INVX2M)                           0.17       0.82 f
  U0_ALU/mult_56/U116/Y (NOR2X1M)                         0.17       0.99 r
  U0_ALU/mult_56/U6/Y (AND2X2M)                           0.16       1.15 r
  U0_ALU/mult_56/S1_2_0/CO (ADDFX2M)                      0.54       1.69 r
  U0_ALU/mult_56/S1_3_0/CO (ADDFX2M)                      0.55       2.24 r
  U0_ALU/mult_56/S1_4_0/CO (ADDFX2M)                      0.55       2.79 r
  U0_ALU/mult_56/S1_5_0/CO (ADDFX2M)                      0.55       3.34 r
  U0_ALU/mult_56/S1_6_0/CO (ADDFX2M)                      0.55       3.89 r
  U0_ALU/mult_56/S4_0/S (ADDFX2M)                         0.56       4.45 f
  U0_ALU/mult_56/FS_1/A[5] (ALU_DW01_add_1)               0.00       4.45 f
  U0_ALU/mult_56/FS_1/U14/Y (BUFX2M)                      0.15       4.60 f
  U0_ALU/mult_56/FS_1/SUM[5] (ALU_DW01_add_1)             0.00       4.60 f
  U0_ALU/mult_56/PRODUCT[7] (ALU_DW02_mult_0)             0.00       4.60 f
  U0_ALU/U177/Y (AOI221XLM)                               0.42       5.01 r
  U0_ALU/U73/Y (AOI31X2M)                                 0.14       5.15 f
  U0_ALU/ALU_OUT_reg[7]/D (SDFFRQX2M)                     0.00       5.15 f
  data arrival time                                                  5.15

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -5.15
  --------------------------------------------------------------------------
  slack (MET)                                                        4.24


  Startpoint: U0_RegFile/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][6]/CK (SDFFRHQX2M)           0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][6]/Q (SDFFRHQX2M)            0.33       0.33 r
  U0_RegFile/REG1[6] (REG_FILE_test_1)                    0.00       0.33 r
  U0_ALU/B[6] (ALU_test_1)                                0.00       0.33 r
  U0_ALU/U27/Y (BUFX4M)                                   0.12       0.45 r
  U0_ALU/div_60/b[6] (ALU_DW_div_uns_1)                   0.00       0.45 r
  U0_ALU/div_60/U47/Y (OR2X6M)                            0.11       0.57 r
  U0_ALU/div_60/U1/Y (CLKINVX6M)                          0.07       0.63 f
  U0_ALU/div_60/U46/Y (NAND2X6M)                          0.09       0.73 r
  U0_ALU/div_60/U37/Y (CLKINVX8M)                         0.08       0.80 f
  U0_ALU/div_60/U3/Y (NAND2X12M)                          0.07       0.88 r
  U0_ALU/div_60/U2/Y (NOR2X8M)                            0.04       0.92 f
  U0_ALU/div_60/U19/Y (MX2X4M)                            0.24       1.16 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.24       1.40 r
  U0_ALU/div_60/U77/Y (CLKNAND2X4M)                       0.08       1.48 f
  U0_ALU/div_60/U72/Y (INVX4M)                            0.08       1.56 r
  U0_ALU/div_60/U66/Y (INVX2M)                            0.05       1.61 f
  U0_ALU/div_60/U35/Y (NAND2X4M)                          0.07       1.69 r
  U0_ALU/div_60/U34/Y (NAND2X6M)                          0.07       1.75 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX4M)
                                                          0.34       2.09 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.23       2.32 f
  U0_ALU/div_60/U6/Y (INVX4M)                             0.08       2.40 r
  U0_ALU/div_60/U12/Y (NOR2X8M)                           0.05       2.45 f
  U0_ALU/div_60/U21/Y (MXI2X6M)                           0.13       2.58 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.31       2.89 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX8M)
                                                          0.22       3.11 f
  U0_ALU/div_60/U62/Y (NAND2X3M)                          0.08       3.20 r
  U0_ALU/div_60/U38/Y (NAND3X4M)                          0.10       3.29 f
  U0_ALU/div_60/U73/Y (INVX4M)                            0.08       3.37 r
  U0_ALU/div_60/U20/Y (NOR2X5M)                           0.05       3.42 f
  U0_ALU/div_60/U81/Y (MXI2X6M)                           0.14       3.56 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX8M)
                                                          0.36       3.92 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.22       4.14 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.22       4.36 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.22       4.58 f
  U0_ALU/div_60/U4/Y (CLKNAND2X2M)                        0.09       4.67 r
  U0_ALU/div_60/U94/Y (INVX2M)                            0.08       4.74 f
  U0_ALU/div_60/quotient[3] (ALU_DW_div_uns_1)            0.00       4.74 f
  U0_ALU/U107/Y (AOI22XLM)                                0.26       5.01 r
  U0_ALU/U104/Y (AOI31X2M)                                0.12       5.13 f
  U0_ALU/ALU_OUT_reg[3]/D (SDFFRQX2M)                     0.00       5.13 f
  data arrival time                                                  5.13

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -5.13
  --------------------------------------------------------------------------
  slack (MET)                                                        4.26


  Startpoint: U0_RegFile/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][0]/CK (SDFFRX1M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[0][0]/Q (SDFFRX1M)              0.66       0.66 r
  U0_RegFile/REG0[0] (REG_FILE_test_1)                    0.00       0.66 r
  U0_ALU/A[0] (ALU_test_1)                                0.00       0.66 r
  U0_ALU/mult_56/A[0] (ALU_DW02_mult_0)                   0.00       0.66 r
  U0_ALU/mult_56/U44/Y (INVX2M)                           0.17       0.82 f
  U0_ALU/mult_56/U114/Y (NOR2X1M)                         0.18       1.01 r
  U0_ALU/mult_56/U3/Y (AND2X2M)                           0.16       1.17 r
  U0_ALU/mult_56/S2_2_2/CO (ADDFX2M)                      0.54       1.71 r
  U0_ALU/mult_56/S2_3_2/CO (ADDFX2M)                      0.55       2.26 r
  U0_ALU/mult_56/S2_4_2/CO (ADDFX2M)                      0.55       2.81 r
  U0_ALU/mult_56/S2_5_2/CO (ADDFX2M)                      0.55       3.36 r
  U0_ALU/mult_56/S2_6_2/CO (ADDFX2M)                      0.55       3.91 r
  U0_ALU/mult_56/S4_2/S (ADDFX2M)                         0.58       4.49 f
  U0_ALU/mult_56/U16/Y (CLKXOR2X2M)                       0.27       4.76 f
  U0_ALU/mult_56/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.76 f
  U0_ALU/mult_56/FS_1/U5/Y (XNOR2X2M)                     0.13       4.89 f
  U0_ALU/mult_56/FS_1/SUM[7] (ALU_DW01_add_1)             0.00       4.89 f
  U0_ALU/mult_56/PRODUCT[9] (ALU_DW02_mult_0)             0.00       4.89 f
  U0_ALU/U50/Y (OAI2BB1X2M)                               0.17       5.07 f
  U0_ALU/ALU_OUT_reg[9]/D (SDFFRQX2M)                     0.00       5.07 f
  data arrival time                                                  5.07

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.40       9.40
  data required time                                                 9.40
  --------------------------------------------------------------------------
  data required time                                                 9.40
  data arrival time                                                 -5.07
  --------------------------------------------------------------------------
  slack (MET)                                                        4.34


  Startpoint: U0_RegFile/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][0]/CK (SDFFRX1M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[0][0]/Q (SDFFRX1M)              0.66       0.66 r
  U0_RegFile/REG0[0] (REG_FILE_test_1)                    0.00       0.66 r
  U0_ALU/A[0] (ALU_test_1)                                0.00       0.66 r
  U0_ALU/mult_56/A[0] (ALU_DW02_mult_0)                   0.00       0.66 r
  U0_ALU/mult_56/U44/Y (INVX2M)                           0.17       0.82 f
  U0_ALU/mult_56/U115/Y (NOR2X1M)                         0.18       1.01 r
  U0_ALU/mult_56/U2/Y (AND2X2M)                           0.16       1.17 r
  U0_ALU/mult_56/S2_2_1/CO (ADDFX2M)                      0.54       1.71 r
  U0_ALU/mult_56/S2_3_1/CO (ADDFX2M)                      0.55       2.26 r
  U0_ALU/mult_56/S2_4_1/CO (ADDFX2M)                      0.55       2.81 r
  U0_ALU/mult_56/S2_5_1/CO (ADDFX2M)                      0.55       3.36 r
  U0_ALU/mult_56/S2_6_1/CO (ADDFX2M)                      0.55       3.91 r
  U0_ALU/mult_56/S4_1/S (ADDFX2M)                         0.59       4.50 f
  U0_ALU/mult_56/U33/Y (INVX2M)                           0.08       4.58 r
  U0_ALU/mult_56/U32/Y (XNOR2X2M)                         0.09       4.67 f
  U0_ALU/mult_56/FS_1/A[6] (ALU_DW01_add_1)               0.00       4.67 f
  U0_ALU/mult_56/FS_1/U8/Y (INVX2M)                       0.07       4.74 r
  U0_ALU/mult_56/FS_1/U7/Y (INVX2M)                       0.03       4.77 f
  U0_ALU/mult_56/FS_1/SUM[6] (ALU_DW01_add_1)             0.00       4.77 f
  U0_ALU/mult_56/PRODUCT[8] (ALU_DW02_mult_0)             0.00       4.77 f
  U0_ALU/U76/Y (AOI2BB2XLM)                               0.19       4.96 r
  U0_ALU/U74/Y (AOI21X2M)                                 0.09       5.05 f
  U0_ALU/ALU_OUT_reg[8]/D (SDFFRQX2M)                     0.00       5.05 f
  data arrival time                                                  5.05

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.40       9.40
  data required time                                                 9.40
  --------------------------------------------------------------------------
  data required time                                                 9.40
  data arrival time                                                 -5.05
  --------------------------------------------------------------------------
  slack (MET)                                                        4.34


  Startpoint: U0_RegFile/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][0]/CK (SDFFRX1M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[0][0]/Q (SDFFRX1M)              0.66       0.66 r
  U0_RegFile/REG0[0] (REG_FILE_test_1)                    0.00       0.66 r
  U0_ALU/A[0] (ALU_test_1)                                0.00       0.66 r
  U0_ALU/mult_56/A[0] (ALU_DW02_mult_0)                   0.00       0.66 r
  U0_ALU/mult_56/U44/Y (INVX2M)                           0.17       0.82 f
  U0_ALU/mult_56/U116/Y (NOR2X1M)                         0.17       0.99 r
  U0_ALU/mult_56/U6/Y (AND2X2M)                           0.16       1.15 r
  U0_ALU/mult_56/S1_2_0/CO (ADDFX2M)                      0.54       1.69 r
  U0_ALU/mult_56/S1_3_0/CO (ADDFX2M)                      0.55       2.24 r
  U0_ALU/mult_56/S1_4_0/CO (ADDFX2M)                      0.55       2.79 r
  U0_ALU/mult_56/S1_5_0/CO (ADDFX2M)                      0.55       3.34 r
  U0_ALU/mult_56/S1_6_0/S (ADDFX2M)                       0.56       3.90 f
  U0_ALU/mult_56/FS_1/A[4] (ALU_DW01_add_1)               0.00       3.90 f
  U0_ALU/mult_56/FS_1/U13/Y (BUFX2M)                      0.15       4.05 f
  U0_ALU/mult_56/FS_1/SUM[4] (ALU_DW01_add_1)             0.00       4.05 f
  U0_ALU/mult_56/PRODUCT[6] (ALU_DW02_mult_0)             0.00       4.05 f
  U0_ALU/U113/Y (AOI211X2M)                               0.23       4.28 r
  U0_ALU/U174/Y (AOI31X2M)                                0.12       4.40 f
  U0_ALU/ALU_OUT_reg[6]/D (SDFFRQX2M)                     0.00       4.40 f
  data arrival time                                                  4.40

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -4.40
  --------------------------------------------------------------------------
  slack (MET)                                                        4.99


  Startpoint: U0_RegFile/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][6]/CK (SDFFRHQX2M)           0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][6]/Q (SDFFRHQX2M)            0.33       0.33 r
  U0_RegFile/REG1[6] (REG_FILE_test_1)                    0.00       0.33 r
  U0_ALU/B[6] (ALU_test_1)                                0.00       0.33 r
  U0_ALU/U27/Y (BUFX4M)                                   0.12       0.45 r
  U0_ALU/div_60/b[6] (ALU_DW_div_uns_1)                   0.00       0.45 r
  U0_ALU/div_60/U47/Y (OR2X6M)                            0.11       0.57 r
  U0_ALU/div_60/U1/Y (CLKINVX6M)                          0.07       0.63 f
  U0_ALU/div_60/U46/Y (NAND2X6M)                          0.09       0.73 r
  U0_ALU/div_60/U37/Y (CLKINVX8M)                         0.08       0.80 f
  U0_ALU/div_60/U3/Y (NAND2X12M)                          0.07       0.88 r
  U0_ALU/div_60/U2/Y (NOR2X8M)                            0.04       0.92 f
  U0_ALU/div_60/U19/Y (MX2X4M)                            0.24       1.16 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.24       1.40 r
  U0_ALU/div_60/U77/Y (CLKNAND2X4M)                       0.08       1.48 f
  U0_ALU/div_60/U72/Y (INVX4M)                            0.08       1.56 r
  U0_ALU/div_60/U66/Y (INVX2M)                            0.05       1.61 f
  U0_ALU/div_60/U35/Y (NAND2X4M)                          0.07       1.69 r
  U0_ALU/div_60/U34/Y (NAND2X6M)                          0.07       1.75 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX4M)
                                                          0.34       2.09 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.23       2.32 f
  U0_ALU/div_60/U6/Y (INVX4M)                             0.08       2.40 r
  U0_ALU/div_60/U12/Y (NOR2X8M)                           0.05       2.45 f
  U0_ALU/div_60/U21/Y (MXI2X6M)                           0.13       2.58 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.31       2.89 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX8M)
                                                          0.22       3.11 f
  U0_ALU/div_60/U62/Y (NAND2X3M)                          0.08       3.20 r
  U0_ALU/div_60/U38/Y (NAND3X4M)                          0.10       3.29 f
  U0_ALU/div_60/U73/Y (INVX4M)                            0.08       3.37 r
  U0_ALU/div_60/U84/Y (NOR2X2M)                           0.05       3.42 f
  U0_ALU/div_60/U83/Y (BUFX2M)                            0.15       3.57 f
  U0_ALU/div_60/quotient[4] (ALU_DW_div_uns_1)            0.00       3.57 f
  U0_ALU/U196/Y (AOI22XLM)                                0.26       3.84 r
  U0_ALU/U108/Y (AOI31X2M)                                0.12       3.95 f
  U0_ALU/ALU_OUT_reg[4]/D (SDFFRQX2M)                     0.00       3.95 f
  data arrival time                                                  3.95

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -3.95
  --------------------------------------------------------------------------
  slack (MET)                                                        5.44


  Startpoint: U0_RegFile/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[0][0]/CK (SDFFRX1M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[0][0]/Q (SDFFRX1M)              0.66       0.66 r
  U0_RegFile/REG0[0] (REG_FILE_test_1)                    0.00       0.66 r
  U0_ALU/A[0] (ALU_test_1)                                0.00       0.66 r
  U0_ALU/mult_56/A[0] (ALU_DW02_mult_0)                   0.00       0.66 r
  U0_ALU/mult_56/U44/Y (INVX2M)                           0.17       0.82 f
  U0_ALU/mult_56/U116/Y (NOR2X1M)                         0.17       0.99 r
  U0_ALU/mult_56/U6/Y (AND2X2M)                           0.16       1.15 r
  U0_ALU/mult_56/S1_2_0/CO (ADDFX2M)                      0.54       1.69 r
  U0_ALU/mult_56/S1_3_0/CO (ADDFX2M)                      0.55       2.24 r
  U0_ALU/mult_56/S1_4_0/CO (ADDFX2M)                      0.55       2.79 r
  U0_ALU/mult_56/S1_5_0/S (ADDFX2M)                       0.56       3.35 f
  U0_ALU/mult_56/FS_1/A[3] (ALU_DW01_add_1)               0.00       3.35 f
  U0_ALU/mult_56/FS_1/U12/Y (BUFX2M)                      0.15       3.50 f
  U0_ALU/mult_56/FS_1/SUM[3] (ALU_DW01_add_1)             0.00       3.50 f
  U0_ALU/mult_56/PRODUCT[5] (ALU_DW02_mult_0)             0.00       3.50 f
  U0_ALU/U117/Y (AOI211X2M)                               0.23       3.73 r
  U0_ALU/U114/Y (AOI31X2M)                                0.12       3.85 f
  U0_ALU/ALU_OUT_reg[5]/D (SDFFRQX2M)                     0.00       3.85 f
  data arrival time                                                  3.85

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -3.85
  --------------------------------------------------------------------------
  slack (MET)                                                        5.54


  Startpoint: C0_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  C0_CTRL/current_state_reg[3]/CK (SDFFRQX2M)             0.00       0.00 r
  C0_CTRL/current_state_reg[3]/Q (SDFFRQX2M)              0.52       0.52 f
  C0_CTRL/U37/Y (NOR2X2M)                                 0.22       0.74 r
  C0_CTRL/U38/Y (NAND3X2M)                                0.14       0.88 f
  C0_CTRL/U15/Y (NOR2X2M)                                 0.21       1.09 r
  C0_CTRL/ALU_EN (SYS_CTRL_test_1)                        0.00       1.09 r
  U0_ALU/EN (ALU_test_1)                                  0.00       1.09 r
  U0_ALU/OUT_VALID_reg/D (SDFFRQX1M)                      0.00       1.09 r
  data arrival time                                                  1.09

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX1M)                     0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        8.40


  Startpoint: U0_ALU/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[10]/Q (SDFFRQX2M)                    0.43       0.43 f
  U0_ALU/ALU_OUT_reg[11]/SI (SDFFRQX2M)                   0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.51       9.29
  data required time                                                 9.29
  --------------------------------------------------------------------------
  data required time                                                 9.29
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        8.86


  Startpoint: U0_ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[9]/Q (SDFFRQX2M)                     0.43       0.43 f
  U0_ALU/ALU_OUT_reg[10]/SI (SDFFRQX2M)                   0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.51       9.29
  data required time                                                 9.29
  --------------------------------------------------------------------------
  data required time                                                 9.29
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        8.86


  Startpoint: U0_ALU/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[8]/Q (SDFFRQX2M)                     0.43       0.43 f
  U0_ALU/ALU_OUT_reg[9]/SI (SDFFRQX2M)                    0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.51       9.29
  data required time                                                 9.29
  --------------------------------------------------------------------------
  data required time                                                 9.29
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        8.86


  Startpoint: C0_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  C0_CTRL/current_state_reg[3]/CK (SDFFRQX2M)             0.00       0.00 r
  C0_CTRL/current_state_reg[3]/Q (SDFFRQX2M)              0.52       0.52 f
  C0_CTRL/U37/Y (NOR2X2M)                                 0.22       0.74 r
  C0_CTRL/U42/Y (NAND3X2M)                                0.24       0.98 f
  C0_CTRL/U19/Y (NOR2X2M)                                 0.23       1.20 r
  C0_CTRL/Addr[0] (SYS_CTRL_test_1)                       0.00       1.20 r
  U0_RegFile/Address[0] (REG_FILE_test_1)                 0.00       1.20 r
  U0_RegFile/U198/Y (INVX2M)                              0.09       1.29 f
  U0_RegFile/U193/Y (NAND2X2M)                            0.27       1.56 r
  U0_RegFile/U185/Y (INVX2M)                              0.23       1.78 f
  U0_RegFile/U412/Y (AO22X1M)                             0.38       2.16 f
  U0_RegFile/U292/Y (AOI221XLM)                           0.29       2.45 r
  U0_RegFile/U290/Y (OAI22X1M)                            0.16       2.61 f
  U0_RegFile/U236/Y (AOI221XLM)                           0.30       2.91 r
  U0_RegFile/U235/Y (OAI2BB2X1M)                          0.12       3.03 f
  U0_RegFile/RdData_reg[0]/D (SDFFRQX2M)                  0.00       3.03 f
  data arrival time                                                  3.03

  clock REFCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[0]/CK (SDFFRQX2M)                 0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        6.37


  Startpoint: C0_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  C0_CTRL/current_state_reg[3]/CK (SDFFRQX2M)             0.00       0.00 r
  C0_CTRL/current_state_reg[3]/Q (SDFFRQX2M)              0.52       0.52 f
  C0_CTRL/U37/Y (NOR2X2M)                                 0.22       0.74 r
  C0_CTRL/U42/Y (NAND3X2M)                                0.24       0.98 f
  C0_CTRL/U19/Y (NOR2X2M)                                 0.23       1.20 r
  C0_CTRL/Addr[0] (SYS_CTRL_test_1)                       0.00       1.20 r
  U0_RegFile/Address[0] (REG_FILE_test_1)                 0.00       1.20 r
  U0_RegFile/U198/Y (INVX2M)                              0.09       1.29 f
  U0_RegFile/U193/Y (NAND2X2M)                            0.27       1.56 r
  U0_RegFile/U185/Y (INVX2M)                              0.23       1.78 f
  U0_RegFile/U419/Y (AO22X1M)                             0.38       2.16 f
  U0_RegFile/U441/Y (AOI221XLM)                           0.29       2.45 r
  U0_RegFile/U232/Y (OAI22X1M)                            0.16       2.61 f
  U0_RegFile/U264/Y (AOI221XLM)                           0.30       2.91 r
  U0_RegFile/U263/Y (OAI2BB2X1M)                          0.12       3.03 f
  U0_RegFile/RdData_reg[7]/D (SDFFRQX2M)                  0.00       3.03 f
  data arrival time                                                  3.03

  clock REFCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[7]/CK (SDFFRQX2M)                 0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        6.37


  Startpoint: C0_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  C0_CTRL/current_state_reg[3]/CK (SDFFRQX2M)             0.00       0.00 r
  C0_CTRL/current_state_reg[3]/Q (SDFFRQX2M)              0.52       0.52 f
  C0_CTRL/U37/Y (NOR2X2M)                                 0.22       0.74 r
  C0_CTRL/U42/Y (NAND3X2M)                                0.24       0.98 f
  C0_CTRL/U19/Y (NOR2X2M)                                 0.23       1.20 r
  C0_CTRL/Addr[0] (SYS_CTRL_test_1)                       0.00       1.20 r
  U0_RegFile/Address[0] (REG_FILE_test_1)                 0.00       1.20 r
  U0_RegFile/U198/Y (INVX2M)                              0.09       1.29 f
  U0_RegFile/U193/Y (NAND2X2M)                            0.27       1.56 r
  U0_RegFile/U185/Y (INVX2M)                              0.23       1.78 f
  U0_RegFile/U418/Y (AO22X1M)                             0.38       2.16 f
  U0_RegFile/U444/Y (AOI221XLM)                           0.29       2.45 r
  U0_RegFile/U267/Y (OAI22X1M)                            0.16       2.61 f
  U0_RegFile/U260/Y (AOI221XLM)                           0.30       2.91 r
  U0_RegFile/U259/Y (OAI2BB2X1M)                          0.12       3.03 f
  U0_RegFile/RdData_reg[6]/D (SDFFRQX2M)                  0.00       3.03 f
  data arrival time                                                  3.03

  clock REFCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[6]/CK (SDFFRQX2M)                 0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        6.37


  Startpoint: C0_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  C0_CTRL/current_state_reg[3]/CK (SDFFRQX2M)             0.00       0.00 r
  C0_CTRL/current_state_reg[3]/Q (SDFFRQX2M)              0.52       0.52 f
  C0_CTRL/U37/Y (NOR2X2M)                                 0.22       0.74 r
  C0_CTRL/U42/Y (NAND3X2M)                                0.24       0.98 f
  C0_CTRL/U19/Y (NOR2X2M)                                 0.23       1.20 r
  C0_CTRL/Addr[0] (SYS_CTRL_test_1)                       0.00       1.20 r
  U0_RegFile/Address[0] (REG_FILE_test_1)                 0.00       1.20 r
  U0_RegFile/U198/Y (INVX2M)                              0.09       1.29 f
  U0_RegFile/U193/Y (NAND2X2M)                            0.27       1.56 r
  U0_RegFile/U185/Y (INVX2M)                              0.23       1.78 f
  U0_RegFile/U417/Y (AO22X1M)                             0.38       2.16 f
  U0_RegFile/U288/Y (AOI221XLM)                           0.29       2.45 r
  U0_RegFile/U286/Y (OAI22X1M)                            0.16       2.61 f
  U0_RegFile/U256/Y (AOI221XLM)                           0.30       2.91 r
  U0_RegFile/U255/Y (OAI2BB2X1M)                          0.12       3.03 f
  U0_RegFile/RdData_reg[5]/D (SDFFRQX2M)                  0.00       3.03 f
  data arrival time                                                  3.03

  clock REFCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[5]/CK (SDFFRQX2M)                 0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        6.37


  Startpoint: C0_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  C0_CTRL/current_state_reg[3]/CK (SDFFRQX2M)             0.00       0.00 r
  C0_CTRL/current_state_reg[3]/Q (SDFFRQX2M)              0.52       0.52 f
  C0_CTRL/U37/Y (NOR2X2M)                                 0.22       0.74 r
  C0_CTRL/U42/Y (NAND3X2M)                                0.24       0.98 f
  C0_CTRL/U19/Y (NOR2X2M)                                 0.23       1.20 r
  C0_CTRL/Addr[0] (SYS_CTRL_test_1)                       0.00       1.20 r
  U0_RegFile/Address[0] (REG_FILE_test_1)                 0.00       1.20 r
  U0_RegFile/U198/Y (INVX2M)                              0.09       1.29 f
  U0_RegFile/U193/Y (NAND2X2M)                            0.27       1.56 r
  U0_RegFile/U185/Y (INVX2M)                              0.23       1.78 f
  U0_RegFile/U416/Y (AO22X1M)                             0.38       2.16 f
  U0_RegFile/U284/Y (AOI221XLM)                           0.29       2.45 r
  U0_RegFile/U282/Y (OAI22X1M)                            0.16       2.61 f
  U0_RegFile/U252/Y (AOI221XLM)                           0.30       2.91 r
  U0_RegFile/U251/Y (OAI2BB2X1M)                          0.12       3.03 f
  U0_RegFile/RdData_reg[4]/D (SDFFRQX2M)                  0.00       3.03 f
  data arrival time                                                  3.03

  clock REFCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[4]/CK (SDFFRQX2M)                 0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        6.37


  Startpoint: C0_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  C0_CTRL/current_state_reg[3]/CK (SDFFRQX2M)             0.00       0.00 r
  C0_CTRL/current_state_reg[3]/Q (SDFFRQX2M)              0.52       0.52 f
  C0_CTRL/U37/Y (NOR2X2M)                                 0.22       0.74 r
  C0_CTRL/U42/Y (NAND3X2M)                                0.24       0.98 f
  C0_CTRL/U19/Y (NOR2X2M)                                 0.23       1.20 r
  C0_CTRL/Addr[0] (SYS_CTRL_test_1)                       0.00       1.20 r
  U0_RegFile/Address[0] (REG_FILE_test_1)                 0.00       1.20 r
  U0_RegFile/U198/Y (INVX2M)                              0.09       1.29 f
  U0_RegFile/U193/Y (NAND2X2M)                            0.27       1.56 r
  U0_RegFile/U185/Y (INVX2M)                              0.23       1.78 f
  U0_RegFile/U415/Y (AO22X1M)                             0.38       2.16 f
  U0_RegFile/U280/Y (AOI221XLM)                           0.29       2.45 r
  U0_RegFile/U278/Y (OAI22X1M)                            0.16       2.61 f
  U0_RegFile/U248/Y (AOI221XLM)                           0.30       2.91 r
  U0_RegFile/U247/Y (OAI2BB2X1M)                          0.12       3.03 f
  U0_RegFile/RdData_reg[3]/D (SDFFRQX2M)                  0.00       3.03 f
  data arrival time                                                  3.03

  clock REFCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[3]/CK (SDFFRQX2M)                 0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        6.37


  Startpoint: C0_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  C0_CTRL/current_state_reg[3]/CK (SDFFRQX2M)             0.00       0.00 r
  C0_CTRL/current_state_reg[3]/Q (SDFFRQX2M)              0.52       0.52 f
  C0_CTRL/U37/Y (NOR2X2M)                                 0.22       0.74 r
  C0_CTRL/U42/Y (NAND3X2M)                                0.24       0.98 f
  C0_CTRL/U19/Y (NOR2X2M)                                 0.23       1.20 r
  C0_CTRL/Addr[0] (SYS_CTRL_test_1)                       0.00       1.20 r
  U0_RegFile/Address[0] (REG_FILE_test_1)                 0.00       1.20 r
  U0_RegFile/U198/Y (INVX2M)                              0.09       1.29 f
  U0_RegFile/U193/Y (NAND2X2M)                            0.27       1.56 r
  U0_RegFile/U185/Y (INVX2M)                              0.23       1.78 f
  U0_RegFile/U414/Y (AO22X1M)                             0.38       2.16 f
  U0_RegFile/U276/Y (AOI221XLM)                           0.29       2.45 r
  U0_RegFile/U274/Y (OAI22X1M)                            0.16       2.61 f
  U0_RegFile/U244/Y (AOI221XLM)                           0.30       2.91 r
  U0_RegFile/U243/Y (OAI2BB2X1M)                          0.12       3.03 f
  U0_RegFile/RdData_reg[2]/D (SDFFRQX2M)                  0.00       3.03 f
  data arrival time                                                  3.03

  clock REFCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[2]/CK (SDFFRQX2M)                 0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        6.37


  Startpoint: C0_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  C0_CTRL/current_state_reg[3]/CK (SDFFRQX2M)             0.00       0.00 r
  C0_CTRL/current_state_reg[3]/Q (SDFFRQX2M)              0.52       0.52 f
  C0_CTRL/U37/Y (NOR2X2M)                                 0.22       0.74 r
  C0_CTRL/U42/Y (NAND3X2M)                                0.24       0.98 f
  C0_CTRL/U19/Y (NOR2X2M)                                 0.23       1.20 r
  C0_CTRL/Addr[0] (SYS_CTRL_test_1)                       0.00       1.20 r
  U0_RegFile/Address[0] (REG_FILE_test_1)                 0.00       1.20 r
  U0_RegFile/U198/Y (INVX2M)                              0.09       1.29 f
  U0_RegFile/U193/Y (NAND2X2M)                            0.27       1.56 r
  U0_RegFile/U185/Y (INVX2M)                              0.23       1.78 f
  U0_RegFile/U413/Y (AO22X1M)                             0.38       2.16 f
  U0_RegFile/U272/Y (AOI221XLM)                           0.29       2.45 r
  U0_RegFile/U270/Y (OAI22X1M)                            0.16       2.61 f
  U0_RegFile/U240/Y (AOI221XLM)                           0.30       2.91 r
  U0_RegFile/U239/Y (OAI2BB2X1M)                          0.12       3.03 f
  U0_RegFile/RdData_reg[1]/D (SDFFRQX2M)                  0.00       3.03 f
  data arrival time                                                  3.03

  clock REFCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[1]/CK (SDFFRQX2M)                 0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        6.37


  Startpoint: C0_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/Reg_File_reg[1][5]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  C0_CTRL/current_state_reg[3]/CK (SDFFRQX2M)             0.00       0.00 r
  C0_CTRL/current_state_reg[3]/Q (SDFFRQX2M)              0.52       0.52 f
  C0_CTRL/U37/Y (NOR2X2M)                                 0.22       0.74 r
  C0_CTRL/U40/Y (NOR3BX2M)                                0.36       1.10 r
  C0_CTRL/U21/Y (NOR2BX2M)                                0.11       1.21 f
  C0_CTRL/U16/Y (OA21X2M)                                 0.45       1.66 f
  C0_CTRL/U14/Y (NAND2X2M)                                0.10       1.76 r
  C0_CTRL/WrEn (SYS_CTRL_test_1)                          0.00       1.76 r
  U0_RegFile/WrEn (REG_FILE_test_1)                       0.00       1.76 r
  U0_RegFile/U195/Y (NOR2BX2M)                            0.21       1.97 r
  U0_RegFile/U184/Y (NOR2BX2M)                            0.26       2.23 r
  U0_RegFile/U183/Y (INVX2M)                              0.08       2.31 f
  U0_RegFile/U142/Y (NOR2X2M)                             0.36       2.66 r
  U0_RegFile/U225/Y (MX2XLM)                              0.32       2.98 f
  U0_RegFile/Reg_File_reg[1][5]/D (SDFFRX1M)              0.00       2.98 f
  data arrival time                                                  2.98

  clock REFCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Reg_File_reg[1][5]/CK (SDFFRX1M)             0.00       9.80 r
  library setup time                                     -0.43       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -2.98
  --------------------------------------------------------------------------
  slack (MET)                                                        6.38


  Startpoint: C0_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/Reg_File_reg[1][4]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  C0_CTRL/current_state_reg[3]/CK (SDFFRQX2M)             0.00       0.00 r
  C0_CTRL/current_state_reg[3]/Q (SDFFRQX2M)              0.52       0.52 f
  C0_CTRL/U37/Y (NOR2X2M)                                 0.22       0.74 r
  C0_CTRL/U40/Y (NOR3BX2M)                                0.36       1.10 r
  C0_CTRL/U21/Y (NOR2BX2M)                                0.11       1.21 f
  C0_CTRL/U16/Y (OA21X2M)                                 0.45       1.66 f
  C0_CTRL/U14/Y (NAND2X2M)                                0.10       1.76 r
  C0_CTRL/WrEn (SYS_CTRL_test_1)                          0.00       1.76 r
  U0_RegFile/WrEn (REG_FILE_test_1)                       0.00       1.76 r
  U0_RegFile/U195/Y (NOR2BX2M)                            0.21       1.97 r
  U0_RegFile/U184/Y (NOR2BX2M)                            0.26       2.23 r
  U0_RegFile/U183/Y (INVX2M)                              0.08       2.31 f
  U0_RegFile/U142/Y (NOR2X2M)                             0.36       2.66 r
  U0_RegFile/U224/Y (MX2XLM)                              0.32       2.98 f
  U0_RegFile/Reg_File_reg[1][4]/D (SDFFRX1M)              0.00       2.98 f
  data arrival time                                                  2.98

  clock REFCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Reg_File_reg[1][4]/CK (SDFFRX1M)             0.00       9.80 r
  library setup time                                     -0.43       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -2.98
  --------------------------------------------------------------------------
  slack (MET)                                                        6.38


  Startpoint: C0_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/Reg_File_reg[1][2]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  C0_CTRL/current_state_reg[3]/CK (SDFFRQX2M)             0.00       0.00 r
  C0_CTRL/current_state_reg[3]/Q (SDFFRQX2M)              0.52       0.52 f
  C0_CTRL/U37/Y (NOR2X2M)                                 0.22       0.74 r
  C0_CTRL/U40/Y (NOR3BX2M)                                0.36       1.10 r
  C0_CTRL/U21/Y (NOR2BX2M)                                0.11       1.21 f
  C0_CTRL/U16/Y (OA21X2M)                                 0.45       1.66 f
  C0_CTRL/U14/Y (NAND2X2M)                                0.10       1.76 r
  C0_CTRL/WrEn (SYS_CTRL_test_1)                          0.00       1.76 r
  U0_RegFile/WrEn (REG_FILE_test_1)                       0.00       1.76 r
  U0_RegFile/U195/Y (NOR2BX2M)                            0.21       1.97 r
  U0_RegFile/U184/Y (NOR2BX2M)                            0.26       2.23 r
  U0_RegFile/U183/Y (INVX2M)                              0.08       2.31 f
  U0_RegFile/U142/Y (NOR2X2M)                             0.36       2.66 r
  U0_RegFile/U222/Y (MX2X2M)                              0.27       2.93 f
  U0_RegFile/Reg_File_reg[1][2]/D (SDFFRX1M)              0.00       2.93 f
  data arrival time                                                  2.93

  clock REFCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Reg_File_reg[1][2]/CK (SDFFRX1M)             0.00       9.80 r
  library setup time                                     -0.43       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.44


  Startpoint: C0_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/Reg_File_reg[1][3]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  C0_CTRL/current_state_reg[3]/CK (SDFFRQX2M)             0.00       0.00 r
  C0_CTRL/current_state_reg[3]/Q (SDFFRQX2M)              0.52       0.52 f
  C0_CTRL/U37/Y (NOR2X2M)                                 0.22       0.74 r
  C0_CTRL/U40/Y (NOR3BX2M)                                0.36       1.10 r
  C0_CTRL/U21/Y (NOR2BX2M)                                0.11       1.21 f
  C0_CTRL/U16/Y (OA21X2M)                                 0.45       1.66 f
  C0_CTRL/U14/Y (NAND2X2M)                                0.10       1.76 r
  C0_CTRL/WrEn (SYS_CTRL_test_1)                          0.00       1.76 r
  U0_RegFile/WrEn (REG_FILE_test_1)                       0.00       1.76 r
  U0_RegFile/U195/Y (NOR2BX2M)                            0.21       1.97 r
  U0_RegFile/U184/Y (NOR2BX2M)                            0.26       2.23 r
  U0_RegFile/U183/Y (INVX2M)                              0.08       2.31 f
  U0_RegFile/U142/Y (NOR2X2M)                             0.36       2.66 r
  U0_RegFile/U223/Y (MX2X2M)                              0.27       2.93 f
  U0_RegFile/Reg_File_reg[1][3]/D (SDFFRX1M)              0.00       2.93 f
  data arrival time                                                  2.93

  clock REFCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Reg_File_reg[1][3]/CK (SDFFRX1M)             0.00       9.80 r
  library setup time                                     -0.43       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.44


  Startpoint: C0_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/Reg_File_reg[0][6]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  C0_CTRL/current_state_reg[3]/CK (SDFFRQX2M)             0.00       0.00 r
  C0_CTRL/current_state_reg[3]/Q (SDFFRQX2M)              0.52       0.52 f
  C0_CTRL/U37/Y (NOR2X2M)                                 0.22       0.74 r
  C0_CTRL/U40/Y (NOR3BX2M)                                0.36       1.10 r
  C0_CTRL/U21/Y (NOR2BX2M)                                0.11       1.21 f
  C0_CTRL/U16/Y (OA21X2M)                                 0.45       1.66 f
  C0_CTRL/U14/Y (NAND2X2M)                                0.10       1.76 r
  C0_CTRL/WrEn (SYS_CTRL_test_1)                          0.00       1.76 r
  U0_RegFile/WrEn (REG_FILE_test_1)                       0.00       1.76 r
  U0_RegFile/U195/Y (NOR2BX2M)                            0.21       1.97 r
  U0_RegFile/U184/Y (NOR2BX2M)                            0.26       2.23 r
  U0_RegFile/U183/Y (INVX2M)                              0.08       2.31 f
  U0_RegFile/U174/Y (NAND2BX2M)                           0.22       2.53 f
  U0_RegFile/U159/Y (INVX2M)                              0.19       2.72 r
  U0_RegFile/U221/Y (MX2X2M)                              0.22       2.94 f
  U0_RegFile/Reg_File_reg[0][6]/D (SDFFRQX1M)             0.00       2.94 f
  data arrival time                                                  2.94

  clock REFCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Reg_File_reg[0][6]/CK (SDFFRQX1M)            0.00       9.80 r
  library setup time                                     -0.40       9.40
  data required time                                                 9.40
  --------------------------------------------------------------------------
  data required time                                                 9.40
  data arrival time                                                 -2.94
  --------------------------------------------------------------------------
  slack (MET)                                                        6.46


  Startpoint: C0_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/Reg_File_reg[0][5]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  C0_CTRL/current_state_reg[3]/CK (SDFFRQX2M)             0.00       0.00 r
  C0_CTRL/current_state_reg[3]/Q (SDFFRQX2M)              0.52       0.52 f
  C0_CTRL/U37/Y (NOR2X2M)                                 0.22       0.74 r
  C0_CTRL/U40/Y (NOR3BX2M)                                0.36       1.10 r
  C0_CTRL/U21/Y (NOR2BX2M)                                0.11       1.21 f
  C0_CTRL/U16/Y (OA21X2M)                                 0.45       1.66 f
  C0_CTRL/U14/Y (NAND2X2M)                                0.10       1.76 r
  C0_CTRL/WrEn (SYS_CTRL_test_1)                          0.00       1.76 r
  U0_RegFile/WrEn (REG_FILE_test_1)                       0.00       1.76 r
  U0_RegFile/U195/Y (NOR2BX2M)                            0.21       1.97 r
  U0_RegFile/U184/Y (NOR2BX2M)                            0.26       2.23 r
  U0_RegFile/U183/Y (INVX2M)                              0.08       2.31 f
  U0_RegFile/U174/Y (NAND2BX2M)                           0.22       2.53 f
  U0_RegFile/U159/Y (INVX2M)                              0.19       2.72 r
  U0_RegFile/U220/Y (MX2X2M)                              0.22       2.94 f
  U0_RegFile/Reg_File_reg[0][5]/D (SDFFRQX1M)             0.00       2.94 f
  data arrival time                                                  2.94

  clock REFCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Reg_File_reg[0][5]/CK (SDFFRQX1M)            0.00       9.80 r
  library setup time                                     -0.40       9.40
  data required time                                                 9.40
  --------------------------------------------------------------------------
  data required time                                                 9.40
  data arrival time                                                 -2.94
  --------------------------------------------------------------------------
  slack (MET)                                                        6.46


  Startpoint: C0_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/Reg_File_reg[1][6]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  C0_CTRL/current_state_reg[3]/CK (SDFFRQX2M)             0.00       0.00 r
  C0_CTRL/current_state_reg[3]/Q (SDFFRQX2M)              0.52       0.52 f
  C0_CTRL/U37/Y (NOR2X2M)                                 0.22       0.74 r
  C0_CTRL/U40/Y (NOR3BX2M)                                0.36       1.10 r
  C0_CTRL/U21/Y (NOR2BX2M)                                0.11       1.21 f
  C0_CTRL/U16/Y (OA21X2M)                                 0.45       1.66 f
  C0_CTRL/U14/Y (NAND2X2M)                                0.10       1.76 r
  C0_CTRL/WrEn (SYS_CTRL_test_1)                          0.00       1.76 r
  U0_RegFile/WrEn (REG_FILE_test_1)                       0.00       1.76 r
  U0_RegFile/U195/Y (NOR2BX2M)                            0.21       1.97 r
  U0_RegFile/U184/Y (NOR2BX2M)                            0.26       2.23 r
  U0_RegFile/U183/Y (INVX2M)                              0.08       2.31 f
  U0_RegFile/U142/Y (NOR2X2M)                             0.36       2.66 r
  U0_RegFile/U443/Y (MX2XLM)                              0.34       3.00 f
  U0_RegFile/Reg_File_reg[1][6]/D (SDFFRHQX2M)            0.00       3.00 f
  data arrival time                                                  3.00

  clock REFCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Reg_File_reg[1][6]/CK (SDFFRHQX2M)           0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -3.00
  --------------------------------------------------------------------------
  slack (MET)                                                        6.47


  Startpoint: C0_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/Reg_File_reg[0][4]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  C0_CTRL/current_state_reg[3]/CK (SDFFRQX2M)             0.00       0.00 r
  C0_CTRL/current_state_reg[3]/Q (SDFFRQX2M)              0.52       0.52 f
  C0_CTRL/U37/Y (NOR2X2M)                                 0.22       0.74 r
  C0_CTRL/U40/Y (NOR3BX2M)                                0.36       1.10 r
  C0_CTRL/U21/Y (NOR2BX2M)                                0.11       1.21 f
  C0_CTRL/U16/Y (OA21X2M)                                 0.45       1.66 f
  C0_CTRL/U14/Y (NAND2X2M)                                0.10       1.76 r
  C0_CTRL/WrEn (SYS_CTRL_test_1)                          0.00       1.76 r
  U0_RegFile/WrEn (REG_FILE_test_1)                       0.00       1.76 r
  U0_RegFile/U195/Y (NOR2BX2M)                            0.21       1.97 r
  U0_RegFile/U184/Y (NOR2BX2M)                            0.26       2.23 r
  U0_RegFile/U183/Y (INVX2M)                              0.08       2.31 f
  U0_RegFile/U174/Y (NAND2BX2M)                           0.22       2.53 f
  U0_RegFile/U159/Y (INVX2M)                              0.19       2.72 r
  U0_RegFile/U330/Y (OAI22X1M)                            0.13       2.85 f
  U0_RegFile/Reg_File_reg[0][4]/D (SDFFRX1M)              0.00       2.85 f
  data arrival time                                                  2.85

  clock REFCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Reg_File_reg[0][4]/CK (SDFFRX1M)             0.00       9.80 r
  library setup time                                     -0.44       9.36
  data required time                                                 9.36
  --------------------------------------------------------------------------
  data required time                                                 9.36
  data arrival time                                                 -2.85
  --------------------------------------------------------------------------
  slack (MET)                                                        6.52


  Startpoint: C0_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/Reg_File_reg[0][3]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  C0_CTRL/current_state_reg[3]/CK (SDFFRQX2M)             0.00       0.00 r
  C0_CTRL/current_state_reg[3]/Q (SDFFRQX2M)              0.52       0.52 f
  C0_CTRL/U37/Y (NOR2X2M)                                 0.22       0.74 r
  C0_CTRL/U40/Y (NOR3BX2M)                                0.36       1.10 r
  C0_CTRL/U21/Y (NOR2BX2M)                                0.11       1.21 f
  C0_CTRL/U16/Y (OA21X2M)                                 0.45       1.66 f
  C0_CTRL/U14/Y (NAND2X2M)                                0.10       1.76 r
  C0_CTRL/WrEn (SYS_CTRL_test_1)                          0.00       1.76 r
  U0_RegFile/WrEn (REG_FILE_test_1)                       0.00       1.76 r
  U0_RegFile/U195/Y (NOR2BX2M)                            0.21       1.97 r
  U0_RegFile/U184/Y (NOR2BX2M)                            0.26       2.23 r
  U0_RegFile/U183/Y (INVX2M)                              0.08       2.31 f
  U0_RegFile/U174/Y (NAND2BX2M)                           0.22       2.53 f
  U0_RegFile/U159/Y (INVX2M)                              0.19       2.72 r
  U0_RegFile/U329/Y (OAI22X1M)                            0.13       2.85 f
  U0_RegFile/Reg_File_reg[0][3]/D (SDFFRX1M)              0.00       2.85 f
  data arrival time                                                  2.85

  clock REFCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Reg_File_reg[0][3]/CK (SDFFRX1M)             0.00       9.80 r
  library setup time                                     -0.44       9.36
  data required time                                                 9.36
  --------------------------------------------------------------------------
  data required time                                                 9.36
  data arrival time                                                 -2.85
  --------------------------------------------------------------------------
  slack (MET)                                                        6.52


  Startpoint: C0_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/Reg_File_reg[0][2]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  C0_CTRL/current_state_reg[3]/CK (SDFFRQX2M)             0.00       0.00 r
  C0_CTRL/current_state_reg[3]/Q (SDFFRQX2M)              0.52       0.52 f
  C0_CTRL/U37/Y (NOR2X2M)                                 0.22       0.74 r
  C0_CTRL/U40/Y (NOR3BX2M)                                0.36       1.10 r
  C0_CTRL/U21/Y (NOR2BX2M)                                0.11       1.21 f
  C0_CTRL/U16/Y (OA21X2M)                                 0.45       1.66 f
  C0_CTRL/U14/Y (NAND2X2M)                                0.10       1.76 r
  C0_CTRL/WrEn (SYS_CTRL_test_1)                          0.00       1.76 r
  U0_RegFile/WrEn (REG_FILE_test_1)                       0.00       1.76 r
  U0_RegFile/U195/Y (NOR2BX2M)                            0.21       1.97 r
  U0_RegFile/U184/Y (NOR2BX2M)                            0.26       2.23 r
  U0_RegFile/U183/Y (INVX2M)                              0.08       2.31 f
  U0_RegFile/U174/Y (NAND2BX2M)                           0.22       2.53 f
  U0_RegFile/U159/Y (INVX2M)                              0.19       2.72 r
  U0_RegFile/U328/Y (OAI22X1M)                            0.13       2.85 f
  U0_RegFile/Reg_File_reg[0][2]/D (SDFFRX1M)              0.00       2.85 f
  data arrival time                                                  2.85

  clock REFCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Reg_File_reg[0][2]/CK (SDFFRX1M)             0.00       9.80 r
  library setup time                                     -0.44       9.36
  data required time                                                 9.36
  --------------------------------------------------------------------------
  data required time                                                 9.36
  data arrival time                                                 -2.85
  --------------------------------------------------------------------------
  slack (MET)                                                        6.52


  Startpoint: C0_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/Reg_File_reg[0][1]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  C0_CTRL/current_state_reg[3]/CK (SDFFRQX2M)             0.00       0.00 r
  C0_CTRL/current_state_reg[3]/Q (SDFFRQX2M)              0.52       0.52 f
  C0_CTRL/U37/Y (NOR2X2M)                                 0.22       0.74 r
  C0_CTRL/U40/Y (NOR3BX2M)                                0.36       1.10 r
  C0_CTRL/U21/Y (NOR2BX2M)                                0.11       1.21 f
  C0_CTRL/U16/Y (OA21X2M)                                 0.45       1.66 f
  C0_CTRL/U14/Y (NAND2X2M)                                0.10       1.76 r
  C0_CTRL/WrEn (SYS_CTRL_test_1)                          0.00       1.76 r
  U0_RegFile/WrEn (REG_FILE_test_1)                       0.00       1.76 r
  U0_RegFile/U195/Y (NOR2BX2M)                            0.21       1.97 r
  U0_RegFile/U184/Y (NOR2BX2M)                            0.26       2.23 r
  U0_RegFile/U183/Y (INVX2M)                              0.08       2.31 f
  U0_RegFile/U174/Y (NAND2BX2M)                           0.22       2.53 f
  U0_RegFile/U159/Y (INVX2M)                              0.19       2.72 r
  U0_RegFile/U327/Y (OAI22X1M)                            0.13       2.85 f
  U0_RegFile/Reg_File_reg[0][1]/D (SDFFRX1M)              0.00       2.85 f
  data arrival time                                                  2.85

  clock REFCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Reg_File_reg[0][1]/CK (SDFFRX1M)             0.00       9.80 r
  library setup time                                     -0.44       9.36
  data required time                                                 9.36
  --------------------------------------------------------------------------
  data required time                                                 9.36
  data arrival time                                                 -2.85
  --------------------------------------------------------------------------
  slack (MET)                                                        6.52


  Startpoint: C0_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REFCLK)
  Endpoint: U0_RegFile/Reg_File_reg[0][0]
            (rising edge-triggered flip-flop clocked by REFCLK)
  Path Group: REFCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFCLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  C0_CTRL/current_state_reg[3]/CK (SDFFRQX2M)             0.00       0.00 r
  C0_CTRL/current_state_reg[3]/Q (SDFFRQX2M)              0.52       0.52 f
  C0_CTRL/U37/Y (NOR2X2M)                                 0.22       0.74 r
  C0_CTRL/U40/Y (NOR3BX2M)                                0.36       1.10 r
  C0_CTRL/U21/Y (NOR2BX2M)                                0.11       1.21 f
  C0_CTRL/U16/Y (OA21X2M)                                 0.45       1.66 f
  C0_CTRL/U14/Y (NAND2X2M)                                0.10       1.76 r
  C0_CTRL/WrEn (SYS_CTRL_test_1)                          0.00       1.76 r
  U0_RegFile/WrEn (REG_FILE_test_1)                       0.00       1.76 r
  U0_RegFile/U195/Y (NOR2BX2M)                            0.21       1.97 r
  U0_RegFile/U184/Y (NOR2BX2M)                            0.26       2.23 r
  U0_RegFile/U183/Y (INVX2M)                              0.08       2.31 f
  U0_RegFile/U174/Y (NAND2BX2M)                           0.22       2.53 f
  U0_RegFile/U159/Y (INVX2M)                              0.19       2.72 r
  U0_RegFile/U326/Y (OAI22X1M)                            0.13       2.85 f
  U0_RegFile/Reg_File_reg[0][0]/D (SDFFRX1M)              0.00       2.85 f
  data arrival time                                                  2.85

  clock REFCLK (rise edge)                               10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Reg_File_reg[0][0]/CK (SDFFRX1M)             0.00       9.80 r
  library setup time                                     -0.44       9.36
  data required time                                                 9.36
  --------------------------------------------------------------------------
  data required time                                                 9.36
  data arrival time                                                 -2.85
  --------------------------------------------------------------------------
  slack (MET)                                                        6.52


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.04     217.04 r
  UART_RX_IN (in)                                         0.03     217.07 r
  U0_UART/RX_IN_S (UART_test_1)                           0.00     217.07 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00     217.07 r
  U0_UART/U0_UART_RX/RX0/RX_IN (RX_controller_test_1)     0.00     217.07 r
  U0_UART/U0_UART_RX/RX0/U31/Y (AOI2BB2XLM)               0.23     217.30 r
  U0_UART/U0_UART_RX/RX0/U29/Y (NAND3X2M)                 0.11     217.41 f
  U0_UART/U0_UART_RX/RX0/current_state_reg[0]/D (SDFFRQX2M)
                                                          0.00     217.41 f
  data arrival time                                                217.41

  clock RX_CLK (rise edge)                             1085.20    1085.20
  clock network delay (ideal)                             0.00    1085.20
  clock uncertainty                                      -0.20    1085.00
  U0_UART/U0_UART_RX/RX0/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00    1085.00 r
  library setup time                                     -0.40    1084.60
  data required time                                              1084.60
  --------------------------------------------------------------------------
  data required time                                              1084.60
  data arrival time                                               -217.41
  --------------------------------------------------------------------------
  slack (MET)                                                      867.19


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/D0/sample_test_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.04     217.04 f
  UART_RX_IN (in)                                         0.02     217.06 f
  U0_UART/RX_IN_S (UART_test_1)                           0.00     217.06 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00     217.06 f
  U0_UART/U0_UART_RX/D0/RX_IN (data_sampling_test_1)      0.00     217.06 f
  U0_UART/U0_UART_RX/D0/U22/Y (NAND2X2M)                  0.08     217.14 r
  U0_UART/U0_UART_RX/D0/U8/Y (OAI32X1M)                   0.09     217.23 f
  U0_UART/U0_UART_RX/D0/sample_test_reg[0]/D (SDFFRX1M)
                                                          0.00     217.23 f
  data arrival time                                                217.23

  clock RX_CLK (rise edge)                             1085.20    1085.20
  clock network delay (ideal)                             0.00    1085.20
  clock uncertainty                                      -0.20    1085.00
  U0_UART/U0_UART_RX/D0/sample_test_reg[0]/CK (SDFFRX1M)
                                                          0.00    1085.00 r
  library setup time                                     -0.43    1084.57
  data required time                                              1084.57
  --------------------------------------------------------------------------
  data required time                                              1084.57
  data arrival time                                               -217.23
  --------------------------------------------------------------------------
  slack (MET)                                                      867.33


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/D0/sample_test_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.04     217.04 f
  UART_RX_IN (in)                                         0.02     217.06 f
  U0_UART/RX_IN_S (UART_test_1)                           0.00     217.06 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00     217.06 f
  U0_UART/U0_UART_RX/D0/RX_IN (data_sampling_test_1)      0.00     217.06 f
  U0_UART/U0_UART_RX/D0/U22/Y (NAND2X2M)                  0.08     217.14 r
  U0_UART/U0_UART_RX/D0/U12/Y (OAI2B2X1M)                 0.08     217.23 f
  U0_UART/U0_UART_RX/D0/sample_test_reg[1]/D (SDFFRX1M)
                                                          0.00     217.23 f
  data arrival time                                                217.23

  clock RX_CLK (rise edge)                             1085.20    1085.20
  clock network delay (ideal)                             0.00    1085.20
  clock uncertainty                                      -0.20    1085.00
  U0_UART/U0_UART_RX/D0/sample_test_reg[1]/CK (SDFFRX1M)
                                                          0.00    1085.00 r
  library setup time                                     -0.44    1084.56
  data required time                                              1084.56
  --------------------------------------------------------------------------
  data required time                                              1084.56
  data arrival time                                               -217.23
  --------------------------------------------------------------------------
  slack (MET)                                                      867.34


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/D0/sample_test_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.04     217.04 f
  UART_RX_IN (in)                                         0.02     217.06 f
  U0_UART/RX_IN_S (UART_test_1)                           0.00     217.06 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00     217.06 f
  U0_UART/U0_UART_RX/D0/RX_IN (data_sampling_test_1)      0.00     217.06 f
  U0_UART/U0_UART_RX/D0/U22/Y (NAND2X2M)                  0.08     217.14 r
  U0_UART/U0_UART_RX/D0/U16/Y (OAI2B2X1M)                 0.08     217.23 f
  U0_UART/U0_UART_RX/D0/sample_test_reg[2]/D (SDFFRX1M)
                                                          0.00     217.23 f
  data arrival time                                                217.23

  clock RX_CLK (rise edge)                             1085.20    1085.20
  clock network delay (ideal)                             0.00    1085.20
  clock uncertainty                                      -0.20    1085.00
  U0_UART/U0_UART_RX/D0/sample_test_reg[2]/CK (SDFFRX1M)
                                                          0.00    1085.00 r
  library setup time                                     -0.43    1084.57
  data required time                                              1084.57
  --------------------------------------------------------------------------
  data required time                                              1084.57
  data arrival time                                               -217.23
  --------------------------------------------------------------------------
  slack (MET)                                                      867.34


  Startpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/Q (SDFFRX1M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/RX0/U12/Y (NOR2X2M)                  0.20       0.68 r
  U0_UART/U0_UART_RX/RX0/U7/Y (NAND2X2M)                  0.11       0.79 f
  U0_UART/U0_UART_RX/RX0/U11/Y (INVX2M)                   0.10       0.89 r
  U0_UART/U0_UART_RX/RX0/deser_en (RX_controller_test_1)
                                                          0.00       0.89 r
  U0_UART/U0_UART_RX/DSR0/enable (deserializer_test_1)
                                                          0.00       0.89 r
  U0_UART/U0_UART_RX/DSR0/U10/Y (NAND4BX1M)               0.32       1.20 f
  U0_UART/U0_UART_RX/DSR0/U11/Y (NOR2X2M)                 0.23       1.43 r
  U0_UART/U0_UART_RX/DSR0/U6/Y (INVX2M)                   0.11       1.55 f
  U0_UART/U0_UART_RX/DSR0/U16/Y (OAI21X2M)                0.17       1.71 r
  U0_UART/U0_UART_RX/DSR0/U15/Y (OAI21X2M)                0.08       1.79 f
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[3]/D (SDFFRQX2M)     0.00       1.79 f
  data arrival time                                                  1.79

  clock RX_CLK (rise edge)                             1085.20    1085.20
  clock network delay (ideal)                             0.00    1085.20
  clock uncertainty                                      -0.20    1085.00
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[3]/CK (SDFFRQX2M)
                                                          0.00    1085.00 r
  library setup time                                     -0.40    1084.60
  data required time                                              1084.60
  --------------------------------------------------------------------------
  data required time                                              1084.60
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                     1082.81


  Startpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/Q (SDFFRX1M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/RX0/U12/Y (NOR2X2M)                  0.20       0.68 r
  U0_UART/U0_UART_RX/RX0/U7/Y (NAND2X2M)                  0.11       0.79 f
  U0_UART/U0_UART_RX/RX0/U11/Y (INVX2M)                   0.10       0.89 r
  U0_UART/U0_UART_RX/RX0/deser_en (RX_controller_test_1)
                                                          0.00       0.89 r
  U0_UART/U0_UART_RX/DSR0/enable (deserializer_test_1)
                                                          0.00       0.89 r
  U0_UART/U0_UART_RX/DSR0/U10/Y (NAND4BX1M)               0.32       1.20 f
  U0_UART/U0_UART_RX/DSR0/U4/Y (INVX2M)                   0.18       1.38 r
  U0_UART/U0_UART_RX/DSR0/U14/Y (NAND2X2M)                0.13       1.52 f
  U0_UART/U0_UART_RX/DSR0/U5/Y (NAND2BX2M)                0.23       1.75 f
  U0_UART/U0_UART_RX/DSR0/U25/Y (OAI21X2M)                0.15       1.90 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[5]/D (SDFFRQX2M)     0.00       1.90 r
  data arrival time                                                  1.90

  clock RX_CLK (rise edge)                             1085.20    1085.20
  clock network delay (ideal)                             0.00    1085.20
  clock uncertainty                                      -0.20    1085.00
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[5]/CK (SDFFRQX2M)
                                                          0.00    1085.00 r
  library setup time                                     -0.28    1084.72
  data required time                                              1084.72
  --------------------------------------------------------------------------
  data required time                                              1084.72
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                     1082.82


  Startpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/Q (SDFFRX1M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/RX0/U12/Y (NOR2X2M)                  0.20       0.68 r
  U0_UART/U0_UART_RX/RX0/U7/Y (NAND2X2M)                  0.11       0.79 f
  U0_UART/U0_UART_RX/RX0/U11/Y (INVX2M)                   0.10       0.89 r
  U0_UART/U0_UART_RX/RX0/deser_en (RX_controller_test_1)
                                                          0.00       0.89 r
  U0_UART/U0_UART_RX/DSR0/enable (deserializer_test_1)
                                                          0.00       0.89 r
  U0_UART/U0_UART_RX/DSR0/U10/Y (NAND4BX1M)               0.32       1.20 f
  U0_UART/U0_UART_RX/DSR0/U4/Y (INVX2M)                   0.18       1.38 r
  U0_UART/U0_UART_RX/DSR0/U14/Y (NAND2X2M)                0.13       1.52 f
  U0_UART/U0_UART_RX/DSR0/U5/Y (NAND2BX2M)                0.23       1.75 f
  U0_UART/U0_UART_RX/DSR0/U17/Y (OAI21X2M)                0.15       1.90 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[7]/D (SDFFRQX2M)     0.00       1.90 r
  data arrival time                                                  1.90

  clock RX_CLK (rise edge)                             1085.20    1085.20
  clock network delay (ideal)                             0.00    1085.20
  clock uncertainty                                      -0.20    1085.00
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[7]/CK (SDFFRQX2M)
                                                          0.00    1085.00 r
  library setup time                                     -0.28    1084.72
  data required time                                              1084.72
  --------------------------------------------------------------------------
  data required time                                              1084.72
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                     1082.82


  Startpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/Q (SDFFRX1M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/RX0/U12/Y (NOR2X2M)                  0.20       0.68 r
  U0_UART/U0_UART_RX/RX0/U7/Y (NAND2X2M)                  0.11       0.79 f
  U0_UART/U0_UART_RX/RX0/U11/Y (INVX2M)                   0.10       0.89 r
  U0_UART/U0_UART_RX/RX0/deser_en (RX_controller_test_1)
                                                          0.00       0.89 r
  U0_UART/U0_UART_RX/DSR0/enable (deserializer_test_1)
                                                          0.00       0.89 r
  U0_UART/U0_UART_RX/DSR0/U10/Y (NAND4BX1M)               0.32       1.20 f
  U0_UART/U0_UART_RX/DSR0/U11/Y (NOR2X2M)                 0.23       1.43 r
  U0_UART/U0_UART_RX/DSR0/U6/Y (INVX2M)                   0.11       1.55 f
  U0_UART/U0_UART_RX/DSR0/U24/Y (OAI21X2M)                0.15       1.70 r
  U0_UART/U0_UART_RX/DSR0/U23/Y (OAI21X2M)                0.08       1.78 f
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[1]/D (SDFFRQX2M)     0.00       1.78 f
  data arrival time                                                  1.78

  clock RX_CLK (rise edge)                             1085.20    1085.20
  clock network delay (ideal)                             0.00    1085.20
  clock uncertainty                                      -0.20    1085.00
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[1]/CK (SDFFRQX2M)
                                                          0.00    1085.00 r
  library setup time                                     -0.40    1084.60
  data required time                                              1084.60
  --------------------------------------------------------------------------
  data required time                                              1084.60
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                     1082.82


  Startpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/Q (SDFFRX1M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/RX0/U12/Y (NOR2X2M)                  0.20       0.68 r
  U0_UART/U0_UART_RX/RX0/U7/Y (NAND2X2M)                  0.11       0.79 f
  U0_UART/U0_UART_RX/RX0/U11/Y (INVX2M)                   0.10       0.89 r
  U0_UART/U0_UART_RX/RX0/deser_en (RX_controller_test_1)
                                                          0.00       0.89 r
  U0_UART/U0_UART_RX/DSR0/enable (deserializer_test_1)
                                                          0.00       0.89 r
  U0_UART/U0_UART_RX/DSR0/U10/Y (NAND4BX1M)               0.32       1.20 f
  U0_UART/U0_UART_RX/DSR0/U11/Y (NOR2X2M)                 0.23       1.43 r
  U0_UART/U0_UART_RX/DSR0/U6/Y (INVX2M)                   0.11       1.55 f
  U0_UART/U0_UART_RX/DSR0/U22/Y (OAI21X2M)                0.15       1.70 r
  U0_UART/U0_UART_RX/DSR0/U21/Y (OAI21X2M)                0.08       1.78 f
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[0]/D (SDFFRQX2M)     0.00       1.78 f
  data arrival time                                                  1.78

  clock RX_CLK (rise edge)                             1085.20    1085.20
  clock network delay (ideal)                             0.00    1085.20
  clock uncertainty                                      -0.20    1085.00
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[0]/CK (SDFFRQX2M)
                                                          0.00    1085.00 r
  library setup time                                     -0.40    1084.60
  data required time                                              1084.60
  --------------------------------------------------------------------------
  data required time                                              1084.60
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                     1082.82


  Startpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/Q (SDFFRX1M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/RX0/U12/Y (NOR2X2M)                  0.20       0.68 r
  U0_UART/U0_UART_RX/RX0/U7/Y (NAND2X2M)                  0.11       0.79 f
  U0_UART/U0_UART_RX/RX0/U11/Y (INVX2M)                   0.10       0.89 r
  U0_UART/U0_UART_RX/RX0/deser_en (RX_controller_test_1)
                                                          0.00       0.89 r
  U0_UART/U0_UART_RX/DSR0/enable (deserializer_test_1)
                                                          0.00       0.89 r
  U0_UART/U0_UART_RX/DSR0/U10/Y (NAND4BX1M)               0.32       1.20 f
  U0_UART/U0_UART_RX/DSR0/U11/Y (NOR2X2M)                 0.23       1.43 r
  U0_UART/U0_UART_RX/DSR0/U6/Y (INVX2M)                   0.11       1.55 f
  U0_UART/U0_UART_RX/DSR0/U20/Y (OAI21X2M)                0.15       1.70 r
  U0_UART/U0_UART_RX/DSR0/U19/Y (OAI21X2M)                0.08       1.78 f
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[2]/D (SDFFRQX2M)     0.00       1.78 f
  data arrival time                                                  1.78

  clock RX_CLK (rise edge)                             1085.20    1085.20
  clock network delay (ideal)                             0.00    1085.20
  clock uncertainty                                      -0.20    1085.00
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[2]/CK (SDFFRQX2M)
                                                          0.00    1085.00 r
  library setup time                                     -0.40    1084.60
  data required time                                              1084.60
  --------------------------------------------------------------------------
  data required time                                              1084.60
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                     1082.82


  Startpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/Q (SDFFRX1M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/RX0/U12/Y (NOR2X2M)                  0.20       0.68 r
  U0_UART/U0_UART_RX/RX0/U7/Y (NAND2X2M)                  0.11       0.79 f
  U0_UART/U0_UART_RX/RX0/U11/Y (INVX2M)                   0.10       0.89 r
  U0_UART/U0_UART_RX/RX0/deser_en (RX_controller_test_1)
                                                          0.00       0.89 r
  U0_UART/U0_UART_RX/DSR0/enable (deserializer_test_1)
                                                          0.00       0.89 r
  U0_UART/U0_UART_RX/DSR0/U10/Y (NAND4BX1M)               0.32       1.20 f
  U0_UART/U0_UART_RX/DSR0/U4/Y (INVX2M)                   0.18       1.38 r
  U0_UART/U0_UART_RX/DSR0/U14/Y (NAND2X2M)                0.13       1.52 f
  U0_UART/U0_UART_RX/DSR0/U5/Y (NAND2BX2M)                0.23       1.75 f
  U0_UART/U0_UART_RX/DSR0/U29/Y (OAI21X2M)                0.14       1.89 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[4]/D (SDFFRQX2M)     0.00       1.89 r
  data arrival time                                                  1.89

  clock RX_CLK (rise edge)                             1085.20    1085.20
  clock network delay (ideal)                             0.00    1085.20
  clock uncertainty                                      -0.20    1085.00
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[4]/CK (SDFFRQX2M)
                                                          0.00    1085.00 r
  library setup time                                     -0.28    1084.72
  data required time                                              1084.72
  --------------------------------------------------------------------------
  data required time                                              1084.72
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                     1082.83


  Startpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/Q (SDFFRX1M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/RX0/U12/Y (NOR2X2M)                  0.20       0.68 r
  U0_UART/U0_UART_RX/RX0/U7/Y (NAND2X2M)                  0.11       0.79 f
  U0_UART/U0_UART_RX/RX0/U11/Y (INVX2M)                   0.10       0.89 r
  U0_UART/U0_UART_RX/RX0/deser_en (RX_controller_test_1)
                                                          0.00       0.89 r
  U0_UART/U0_UART_RX/DSR0/enable (deserializer_test_1)
                                                          0.00       0.89 r
  U0_UART/U0_UART_RX/DSR0/U10/Y (NAND4BX1M)               0.32       1.20 f
  U0_UART/U0_UART_RX/DSR0/U4/Y (INVX2M)                   0.18       1.38 r
  U0_UART/U0_UART_RX/DSR0/U14/Y (NAND2X2M)                0.13       1.52 f
  U0_UART/U0_UART_RX/DSR0/U5/Y (NAND2BX2M)                0.23       1.75 f
  U0_UART/U0_UART_RX/DSR0/U27/Y (OAI21X2M)                0.14       1.89 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[6]/D (SDFFRQX2M)     0.00       1.89 r
  data arrival time                                                  1.89

  clock RX_CLK (rise edge)                             1085.20    1085.20
  clock network delay (ideal)                             0.00    1085.20
  clock uncertainty                                      -0.20    1085.00
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[6]/CK (SDFFRQX2M)
                                                          0.00    1085.00 r
  library setup time                                     -0.28    1084.72
  data required time                                              1084.72
  --------------------------------------------------------------------------
  data required time                                              1084.72
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                     1082.83


  Startpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/DSR0/cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/Q (SDFFRX1M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/RX0/U12/Y (NOR2X2M)                  0.20       0.68 r
  U0_UART/U0_UART_RX/RX0/U7/Y (NAND2X2M)                  0.11       0.79 f
  U0_UART/U0_UART_RX/RX0/U11/Y (INVX2M)                   0.10       0.89 r
  U0_UART/U0_UART_RX/RX0/deser_en (RX_controller_test_1)
                                                          0.00       0.89 r
  U0_UART/U0_UART_RX/DSR0/enable (deserializer_test_1)
                                                          0.00       0.89 r
  U0_UART/U0_UART_RX/DSR0/U10/Y (NAND4BX1M)               0.32       1.20 f
  U0_UART/U0_UART_RX/DSR0/U11/Y (NOR2X2M)                 0.23       1.43 r
  U0_UART/U0_UART_RX/DSR0/U6/Y (INVX2M)                   0.11       1.55 f
  U0_UART/U0_UART_RX/DSR0/U12/Y (OAI2B2X1M)               0.19       1.74 r
  U0_UART/U0_UART_RX/DSR0/cnt_reg[2]/D (SDFFRQX2M)        0.00       1.74 r
  data arrival time                                                  1.74

  clock RX_CLK (rise edge)                             1085.20    1085.20
  clock network delay (ideal)                             0.00    1085.20
  clock uncertainty                                      -0.20    1085.00
  U0_UART/U0_UART_RX/DSR0/cnt_reg[2]/CK (SDFFRQX2M)       0.00    1085.00 r
  library setup time                                     -0.30    1084.70
  data required time                                              1084.70
  --------------------------------------------------------------------------
  data required time                                              1084.70
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (MET)                                                     1082.96


  Startpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/DSR0/cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/Q (SDFFRX1M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/RX0/U12/Y (NOR2X2M)                  0.20       0.68 r
  U0_UART/U0_UART_RX/RX0/U7/Y (NAND2X2M)                  0.11       0.79 f
  U0_UART/U0_UART_RX/RX0/U11/Y (INVX2M)                   0.10       0.89 r
  U0_UART/U0_UART_RX/RX0/deser_en (RX_controller_test_1)
                                                          0.00       0.89 r
  U0_UART/U0_UART_RX/DSR0/enable (deserializer_test_1)
                                                          0.00       0.89 r
  U0_UART/U0_UART_RX/DSR0/U10/Y (NAND4BX1M)               0.32       1.20 f
  U0_UART/U0_UART_RX/DSR0/U4/Y (INVX2M)                   0.18       1.38 r
  U0_UART/U0_UART_RX/DSR0/U7/Y (OAI221X1M)                0.17       1.55 f
  U0_UART/U0_UART_RX/DSR0/cnt_reg[1]/D (SDFFRQX2M)        0.00       1.55 f
  data arrival time                                                  1.55

  clock RX_CLK (rise edge)                             1085.20    1085.20
  clock network delay (ideal)                             0.00    1085.20
  clock uncertainty                                      -0.20    1085.00
  U0_UART/U0_UART_RX/DSR0/cnt_reg[1]/CK (SDFFRQX2M)       0.00    1085.00 r
  library setup time                                     -0.42    1084.58
  data required time                                              1084.58
  --------------------------------------------------------------------------
  data required time                                              1084.58
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                     1083.03


  Startpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/Q (SDFFRX1M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/RX0/U12/Y (NOR2X2M)                  0.20       0.68 r
  U0_UART/U0_UART_RX/RX0/U7/Y (NAND2X2M)                  0.11       0.79 f
  U0_UART/U0_UART_RX/RX0/U10/Y (NAND2X2M)                 0.09       0.88 r
  U0_UART/U0_UART_RX/RX0/cnt_en (RX_controller_test_1)
                                                          0.00       0.88 r
  U0_UART/U0_UART_RX/E_B_c/enable (edge_bit_counter_test_1)
                                                          0.00       0.88 r
  U0_UART/U0_UART_RX/E_B_c/U11/Y (NOR2BX2M)               0.20       1.08 r
  U0_UART/U0_UART_RX/E_B_c/U29/Y (AND2X2M)                0.17       1.25 r
  U0_UART/U0_UART_RX/E_B_c/U12/Y (NOR2BX2M)               0.16       1.41 r
  U0_UART/U0_UART_RX/E_B_c/U13/Y (OAI32X1M)               0.10       1.52 f
  U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[3]/D (SDFFRQX2M)
                                                          0.00       1.52 f
  data arrival time                                                  1.52

  clock RX_CLK (rise edge)                             1085.20    1085.20
  clock network delay (ideal)                             0.00    1085.20
  clock uncertainty                                      -0.20    1085.00
  U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[3]/CK (SDFFRQX2M)
                                                          0.00    1085.00 r
  library setup time                                     -0.41    1084.59
  data required time                                              1084.59
  --------------------------------------------------------------------------
  data required time                                              1084.59
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                     1083.08


  Startpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/Q (SDFFRX1M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/RX0/U12/Y (NOR2X2M)                  0.20       0.68 r
  U0_UART/U0_UART_RX/RX0/U7/Y (NAND2X2M)                  0.11       0.79 f
  U0_UART/U0_UART_RX/RX0/U10/Y (NAND2X2M)                 0.09       0.88 r
  U0_UART/U0_UART_RX/RX0/cnt_en (RX_controller_test_1)
                                                          0.00       0.88 r
  U0_UART/U0_UART_RX/E_B_c/enable (edge_bit_counter_test_1)
                                                          0.00       0.88 r
  U0_UART/U0_UART_RX/E_B_c/U11/Y (NOR2BX2M)               0.20       1.08 r
  U0_UART/U0_UART_RX/E_B_c/U29/Y (AND2X2M)                0.17       1.25 r
  U0_UART/U0_UART_RX/E_B_c/U12/Y (NOR2BX2M)               0.16       1.41 r
  U0_UART/U0_UART_RX/E_B_c/U16/Y (OAI32X1M)               0.10       1.52 f
  U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[2]/D (SDFFRQX2M)
                                                          0.00       1.52 f
  data arrival time                                                  1.52

  clock RX_CLK (rise edge)                             1085.20    1085.20
  clock network delay (ideal)                             0.00    1085.20
  clock uncertainty                                      -0.20    1085.00
  U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[2]/CK (SDFFRQX2M)
                                                          0.00    1085.00 r
  library setup time                                     -0.41    1084.59
  data required time                                              1084.59
  --------------------------------------------------------------------------
  data required time                                              1084.59
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                     1083.08


  Startpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/DSR0/cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/Q (SDFFRX1M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/RX0/U12/Y (NOR2X2M)                  0.20       0.68 r
  U0_UART/U0_UART_RX/RX0/U7/Y (NAND2X2M)                  0.11       0.79 f
  U0_UART/U0_UART_RX/RX0/U11/Y (INVX2M)                   0.10       0.89 r
  U0_UART/U0_UART_RX/RX0/deser_en (RX_controller_test_1)
                                                          0.00       0.89 r
  U0_UART/U0_UART_RX/DSR0/enable (deserializer_test_1)
                                                          0.00       0.89 r
  U0_UART/U0_UART_RX/DSR0/U10/Y (NAND4BX1M)               0.32       1.20 f
  U0_UART/U0_UART_RX/DSR0/U4/Y (INVX2M)                   0.18       1.38 r
  U0_UART/U0_UART_RX/DSR0/U8/Y (XNOR2X2M)                 0.11       1.49 f
  U0_UART/U0_UART_RX/DSR0/cnt_reg[0]/D (SDFFRQX2M)        0.00       1.49 f
  data arrival time                                                  1.49

  clock RX_CLK (rise edge)                             1085.20    1085.20
  clock network delay (ideal)                             0.00    1085.20
  clock uncertainty                                      -0.20    1085.00
  U0_UART/U0_UART_RX/DSR0/cnt_reg[0]/CK (SDFFRQX2M)       0.00    1085.00 r
  library setup time                                     -0.40    1084.60
  data required time                                              1084.60
  --------------------------------------------------------------------------
  data required time                                              1084.60
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                     1083.11


  Startpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/Par0/par_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[5]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[5]/Q (SDFFRQX2M)     0.46       0.46 f
  U0_UART/U0_UART_RX/DSR0/P_DATA[5] (deserializer_test_1)
                                                          0.00       0.46 f
  U0_UART/U0_UART_RX/Par0/P_DATA[5] (parity_check_test_1)
                                                          0.00       0.46 f
  U0_UART/U0_UART_RX/Par0/U6/Y (XOR3XLM)                  0.50       0.96 f
  U0_UART/U0_UART_RX/Par0/U4/Y (XOR3XLM)                  0.48       1.44 f
  U0_UART/U0_UART_RX/Par0/par_bit_reg/D (SDFFRQX2M)       0.00       1.44 f
  data arrival time                                                  1.44

  clock RX_CLK (rise edge)                             1085.20    1085.20
  clock network delay (ideal)                             0.00    1085.20
  clock uncertainty                                      -0.20    1085.00
  U0_UART/U0_UART_RX/Par0/par_bit_reg/CK (SDFFRQX2M)      0.00    1085.00 r
  library setup time                                     -0.41    1084.59
  data required time                                              1084.59
  --------------------------------------------------------------------------
  data required time                                              1084.59
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                     1083.14


  Startpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/E_B_c/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/Q (SDFFRX1M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/RX0/U12/Y (NOR2X2M)                  0.20       0.68 r
  U0_UART/U0_UART_RX/RX0/U7/Y (NAND2X2M)                  0.11       0.79 f
  U0_UART/U0_UART_RX/RX0/U10/Y (NAND2X2M)                 0.09       0.88 r
  U0_UART/U0_UART_RX/RX0/cnt_en (RX_controller_test_1)
                                                          0.00       0.88 r
  U0_UART/U0_UART_RX/E_B_c/enable (edge_bit_counter_test_1)
                                                          0.00       0.88 r
  U0_UART/U0_UART_RX/E_B_c/U10/Y (OAI21X2M)               0.10       0.98 f
  U0_UART/U0_UART_RX/E_B_c/U23/Y (NOR2BX2M)               0.14       1.12 r
  U0_UART/U0_UART_RX/E_B_c/U26/Y (OAI2B1X2M)              0.23       1.35 r
  U0_UART/U0_UART_RX/E_B_c/U25/Y (OAI21X2M)               0.08       1.43 f
  U0_UART/U0_UART_RX/E_B_c/edge_cnt_reg[2]/D (SDFFRQX2M)
                                                          0.00       1.43 f
  data arrival time                                                  1.43

  clock RX_CLK (rise edge)                             1085.20    1085.20
  clock network delay (ideal)                             0.00    1085.20
  clock uncertainty                                      -0.20    1085.00
  U0_UART/U0_UART_RX/E_B_c/edge_cnt_reg[2]/CK (SDFFRQX2M)
                                                          0.00    1085.00 r
  library setup time                                     -0.40    1084.60
  data required time                                              1084.60
  --------------------------------------------------------------------------
  data required time                                              1084.60
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                     1083.18


  Startpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/Q (SDFFRX1M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/RX0/U12/Y (NOR2X2M)                  0.20       0.68 r
  U0_UART/U0_UART_RX/RX0/U7/Y (NAND2X2M)                  0.11       0.79 f
  U0_UART/U0_UART_RX/RX0/U10/Y (NAND2X2M)                 0.09       0.88 r
  U0_UART/U0_UART_RX/RX0/cnt_en (RX_controller_test_1)
                                                          0.00       0.88 r
  U0_UART/U0_UART_RX/E_B_c/enable (edge_bit_counter_test_1)
                                                          0.00       0.88 r
  U0_UART/U0_UART_RX/E_B_c/U11/Y (NOR2BX2M)               0.20       1.08 r
  U0_UART/U0_UART_RX/E_B_c/U30/Y (CLKXOR2X2M)             0.31       1.40 f
  U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[0]/D (SDFFRQX2M)
                                                          0.00       1.40 f
  data arrival time                                                  1.40

  clock RX_CLK (rise edge)                             1085.20    1085.20
  clock network delay (ideal)                             0.00    1085.20
  clock uncertainty                                      -0.20    1085.00
  U0_UART/U0_UART_RX/E_B_c/bit_cnt_reg[0]/CK (SDFFRQX2M)
                                                          0.00    1085.00 r
  library setup time                                     -0.40    1084.60
  data required time                                              1084.60
  --------------------------------------------------------------------------
  data required time                                              1084.60
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                     1083.20


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/count_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U16/Y (INVXLM)                                          0.13      20.62 f
  U12/Y (INVXLM)                                          0.10      20.72 r
  U18/Y (INVXLM)                                          0.09      20.80 f
  U20/Y (INVXLM)                                          0.14      20.94 r
  U13/Y (DLY1X1M)                                         1.02      21.97 r
  U0_UART/test_se (UART_test_1)                           0.00      21.97 r
  U0_UART/U0_UART_TX/test_se (UART_TX_test_1)             0.00      21.97 r
  U0_UART/U0_UART_TX/S1/test_se (Serializer_test_1)       0.00      21.97 r
  U0_UART/U0_UART_TX/S1/U51/Y (INVXLM)                    0.10      22.06 f
  U0_UART/U0_UART_TX/S1/U52/Y (INVXLM)                    0.51      22.57 r
  U0_UART/U0_UART_TX/S1/count_reg[3]/SE (SDFFRX1M)        0.00      22.57 r
  data arrival time                                                 22.57

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_UART/U0_UART_TX/S1/count_reg[3]/CK (SDFFRX1M)        0.00     100.00 r
  library setup time                                     -0.63      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                -22.57
  --------------------------------------------------------------------------
  slack (MET)                                                       76.80


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U16/Y (INVXLM)                                          0.13      20.62 f
  U12/Y (INVXLM)                                          0.10      20.72 r
  U18/Y (INVXLM)                                          0.09      20.80 f
  U20/Y (INVXLM)                                          0.14      20.94 r
  U13/Y (DLY1X1M)                                         1.02      21.97 r
  U0_UART/test_se (UART_test_1)                           0.00      21.97 r
  U0_UART/U0_UART_TX/test_se (UART_TX_test_1)             0.00      21.97 r
  U0_UART/U0_UART_TX/S1/test_se (Serializer_test_1)       0.00      21.97 r
  U0_UART/U0_UART_TX/S1/U51/Y (INVXLM)                    0.10      22.06 f
  U0_UART/U0_UART_TX/S1/U52/Y (INVXLM)                    0.51      22.57 r
  U0_UART/U0_UART_TX/S1/temp_data_reg[6]/SE (SDFFRQX2M)
                                                          0.00      22.57 r
  data arrival time                                                 22.57

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_UART/U0_UART_TX/S1/temp_data_reg[6]/CK (SDFFRQX2M)
                                                          0.00     100.00 r
  library setup time                                     -0.60      99.40
  data required time                                                99.40
  --------------------------------------------------------------------------
  data required time                                                99.40
  data arrival time                                                -22.57
  --------------------------------------------------------------------------
  slack (MET)                                                       76.84


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U16/Y (INVXLM)                                          0.13      20.62 f
  U12/Y (INVXLM)                                          0.10      20.72 r
  U18/Y (INVXLM)                                          0.09      20.80 f
  U20/Y (INVXLM)                                          0.14      20.94 r
  U13/Y (DLY1X1M)                                         1.02      21.97 r
  U0_UART/test_se (UART_test_1)                           0.00      21.97 r
  U0_UART/U0_UART_TX/test_se (UART_TX_test_1)             0.00      21.97 r
  U0_UART/U0_UART_TX/S1/test_se (Serializer_test_1)       0.00      21.97 r
  U0_UART/U0_UART_TX/S1/U51/Y (INVXLM)                    0.10      22.06 f
  U0_UART/U0_UART_TX/S1/U52/Y (INVXLM)                    0.51      22.57 r
  U0_UART/U0_UART_TX/S1/temp_data_reg[5]/SE (SDFFRQX2M)
                                                          0.00      22.57 r
  data arrival time                                                 22.57

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_UART/U0_UART_TX/S1/temp_data_reg[5]/CK (SDFFRQX2M)
                                                          0.00     100.00 r
  library setup time                                     -0.60      99.40
  data required time                                                99.40
  --------------------------------------------------------------------------
  data required time                                                99.40
  data arrival time                                                -22.57
  --------------------------------------------------------------------------
  slack (MET)                                                       76.84


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U16/Y (INVXLM)                                          0.13      20.62 f
  U12/Y (INVXLM)                                          0.10      20.72 r
  U18/Y (INVXLM)                                          0.09      20.80 f
  U20/Y (INVXLM)                                          0.14      20.94 r
  U13/Y (DLY1X1M)                                         1.02      21.97 r
  U0_UART/test_se (UART_test_1)                           0.00      21.97 r
  U0_UART/U0_UART_TX/test_se (UART_TX_test_1)             0.00      21.97 r
  U0_UART/U0_UART_TX/S1/test_se (Serializer_test_1)       0.00      21.97 r
  U0_UART/U0_UART_TX/S1/U51/Y (INVXLM)                    0.10      22.06 f
  U0_UART/U0_UART_TX/S1/U52/Y (INVXLM)                    0.51      22.57 r
  U0_UART/U0_UART_TX/S1/temp_data_reg[4]/SE (SDFFRQX2M)
                                                          0.00      22.57 r
  data arrival time                                                 22.57

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_UART/U0_UART_TX/S1/temp_data_reg[4]/CK (SDFFRQX2M)
                                                          0.00     100.00 r
  library setup time                                     -0.60      99.40
  data required time                                                99.40
  --------------------------------------------------------------------------
  data required time                                                99.40
  data arrival time                                                -22.57
  --------------------------------------------------------------------------
  slack (MET)                                                       76.84


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U16/Y (INVXLM)                                          0.13      20.62 f
  U12/Y (INVXLM)                                          0.10      20.72 r
  U18/Y (INVXLM)                                          0.09      20.80 f
  U20/Y (INVXLM)                                          0.14      20.94 r
  U13/Y (DLY1X1M)                                         1.02      21.97 r
  U0_UART/test_se (UART_test_1)                           0.00      21.97 r
  U0_UART/U0_UART_TX/test_se (UART_TX_test_1)             0.00      21.97 r
  U0_UART/U0_UART_TX/S1/test_se (Serializer_test_1)       0.00      21.97 r
  U0_UART/U0_UART_TX/S1/U51/Y (INVXLM)                    0.10      22.06 f
  U0_UART/U0_UART_TX/S1/U52/Y (INVXLM)                    0.51      22.57 r
  U0_UART/U0_UART_TX/S1/temp_data_reg[3]/SE (SDFFRQX2M)
                                                          0.00      22.57 r
  data arrival time                                                 22.57

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_UART/U0_UART_TX/S1/temp_data_reg[3]/CK (SDFFRQX2M)
                                                          0.00     100.00 r
  library setup time                                     -0.60      99.40
  data required time                                                99.40
  --------------------------------------------------------------------------
  data required time                                                99.40
  data arrival time                                                -22.57
  --------------------------------------------------------------------------
  slack (MET)                                                       76.84


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U16/Y (INVXLM)                                          0.13      20.62 f
  U12/Y (INVXLM)                                          0.10      20.72 r
  U18/Y (INVXLM)                                          0.09      20.80 f
  U20/Y (INVXLM)                                          0.14      20.94 r
  U13/Y (DLY1X1M)                                         1.02      21.97 r
  U0_UART/test_se (UART_test_1)                           0.00      21.97 r
  U0_UART/U0_UART_TX/test_se (UART_TX_test_1)             0.00      21.97 r
  U0_UART/U0_UART_TX/S1/test_se (Serializer_test_1)       0.00      21.97 r
  U0_UART/U0_UART_TX/S1/U51/Y (INVXLM)                    0.10      22.06 f
  U0_UART/U0_UART_TX/S1/U52/Y (INVXLM)                    0.51      22.57 r
  U0_UART/U0_UART_TX/S1/temp_data_reg[2]/SE (SDFFRQX2M)
                                                          0.00      22.57 r
  data arrival time                                                 22.57

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_UART/U0_UART_TX/S1/temp_data_reg[2]/CK (SDFFRQX2M)
                                                          0.00     100.00 r
  library setup time                                     -0.60      99.40
  data required time                                                99.40
  --------------------------------------------------------------------------
  data required time                                                99.40
  data arrival time                                                -22.57
  --------------------------------------------------------------------------
  slack (MET)                                                       76.84


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U16/Y (INVXLM)                                          0.13      20.62 f
  U12/Y (INVXLM)                                          0.10      20.72 r
  U18/Y (INVXLM)                                          0.09      20.80 f
  U20/Y (INVXLM)                                          0.14      20.94 r
  U13/Y (DLY1X1M)                                         1.02      21.97 r
  U0_UART/test_se (UART_test_1)                           0.00      21.97 r
  U0_UART/U0_UART_TX/test_se (UART_TX_test_1)             0.00      21.97 r
  U0_UART/U0_UART_TX/S1/test_se (Serializer_test_1)       0.00      21.97 r
  U0_UART/U0_UART_TX/S1/U51/Y (INVXLM)                    0.10      22.06 f
  U0_UART/U0_UART_TX/S1/U52/Y (INVXLM)                    0.51      22.57 r
  U0_UART/U0_UART_TX/S1/temp_data_reg[1]/SE (SDFFRQX2M)
                                                          0.00      22.57 r
  data arrival time                                                 22.57

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_UART/U0_UART_TX/S1/temp_data_reg[1]/CK (SDFFRQX2M)
                                                          0.00     100.00 r
  library setup time                                     -0.60      99.40
  data required time                                                99.40
  --------------------------------------------------------------------------
  data required time                                                99.40
  data arrival time                                                -22.57
  --------------------------------------------------------------------------
  slack (MET)                                                       76.84


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U16/Y (INVXLM)                                          0.13      20.62 f
  U12/Y (INVXLM)                                          0.10      20.72 r
  U18/Y (INVXLM)                                          0.09      20.80 f
  U20/Y (INVXLM)                                          0.14      20.94 r
  U13/Y (DLY1X1M)                                         1.02      21.97 r
  U0_UART/test_se (UART_test_1)                           0.00      21.97 r
  U0_UART/U0_UART_TX/test_se (UART_TX_test_1)             0.00      21.97 r
  U0_UART/U0_UART_TX/S1/test_se (Serializer_test_1)       0.00      21.97 r
  U0_UART/U0_UART_TX/S1/U51/Y (INVXLM)                    0.10      22.06 f
  U0_UART/U0_UART_TX/S1/U52/Y (INVXLM)                    0.51      22.57 r
  U0_UART/U0_UART_TX/S1/temp_data_reg[0]/SE (SDFFRQX2M)
                                                          0.00      22.57 r
  data arrival time                                                 22.57

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_UART/U0_UART_TX/S1/temp_data_reg[0]/CK (SDFFRQX2M)
                                                          0.00     100.00 r
  library setup time                                     -0.60      99.40
  data required time                                                99.40
  --------------------------------------------------------------------------
  data required time                                                99.40
  data arrival time                                                -22.57
  --------------------------------------------------------------------------
  slack (MET)                                                       76.84


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/ser_data_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U16/Y (INVXLM)                                          0.13      20.62 f
  U12/Y (INVXLM)                                          0.10      20.72 r
  U18/Y (INVXLM)                                          0.09      20.80 f
  U20/Y (INVXLM)                                          0.14      20.94 r
  U13/Y (DLY1X1M)                                         1.02      21.97 r
  U0_UART/test_se (UART_test_1)                           0.00      21.97 r
  U0_UART/U0_UART_TX/test_se (UART_TX_test_1)             0.00      21.97 r
  U0_UART/U0_UART_TX/S1/test_se (Serializer_test_1)       0.00      21.97 r
  U0_UART/U0_UART_TX/S1/U51/Y (INVXLM)                    0.10      22.06 f
  U0_UART/U0_UART_TX/S1/U52/Y (INVXLM)                    0.51      22.57 r
  U0_UART/U0_UART_TX/S1/ser_data_reg/SE (SDFFRQX2M)       0.00      22.57 r
  data arrival time                                                 22.57

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_UART/U0_UART_TX/S1/ser_data_reg/CK (SDFFRQX2M)       0.00     100.00 r
  library setup time                                     -0.60      99.40
  data required time                                                99.40
  --------------------------------------------------------------------------
  data required time                                                99.40
  data arrival time                                                -22.57
  --------------------------------------------------------------------------
  slack (MET)                                                       76.84


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U16/Y (INVXLM)                                          0.13      20.62 f
  U12/Y (INVXLM)                                          0.10      20.72 r
  U18/Y (INVXLM)                                          0.09      20.80 f
  U20/Y (INVXLM)                                          0.14      20.94 r
  U13/Y (DLY1X1M)                                         1.02      21.97 r
  U0_UART/test_se (UART_test_1)                           0.00      21.97 r
  U0_UART/U0_UART_TX/test_se (UART_TX_test_1)             0.00      21.97 r
  U0_UART/U0_UART_TX/S1/test_se (Serializer_test_1)       0.00      21.97 r
  U0_UART/U0_UART_TX/S1/U51/Y (INVXLM)                    0.10      22.06 f
  U0_UART/U0_UART_TX/S1/U52/Y (INVXLM)                    0.51      22.57 r
  U0_UART/U0_UART_TX/S1/temp_data_reg[7]/SE (SDFFRQX2M)
                                                          0.00      22.57 r
  data arrival time                                                 22.57

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_UART/U0_UART_TX/S1/temp_data_reg[7]/CK (SDFFRQX2M)
                                                          0.00     100.00 r
  library setup time                                     -0.60      99.40
  data required time                                                99.40
  --------------------------------------------------------------------------
  data required time                                                99.40
  data arrival time                                                -22.57
  --------------------------------------------------------------------------
  slack (MET)                                                       76.84


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/count_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U16/Y (INVXLM)                                          0.13      20.62 f
  U12/Y (INVXLM)                                          0.10      20.72 r
  U18/Y (INVXLM)                                          0.09      20.80 f
  U20/Y (INVXLM)                                          0.14      20.94 r
  U13/Y (DLY1X1M)                                         1.02      21.97 r
  U0_UART/test_se (UART_test_1)                           0.00      21.97 r
  U0_UART/U0_UART_TX/test_se (UART_TX_test_1)             0.00      21.97 r
  U0_UART/U0_UART_TX/S1/test_se (Serializer_test_1)       0.00      21.97 r
  U0_UART/U0_UART_TX/S1/U51/Y (INVXLM)                    0.10      22.06 f
  U0_UART/U0_UART_TX/S1/U52/Y (INVXLM)                    0.51      22.57 r
  U0_UART/U0_UART_TX/S1/count_reg[2]/SE (SDFFRQX2M)       0.00      22.57 r
  data arrival time                                                 22.57

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_UART/U0_UART_TX/S1/count_reg[2]/CK (SDFFRQX2M)       0.00     100.00 r
  library setup time                                     -0.60      99.40
  data required time                                                99.40
  --------------------------------------------------------------------------
  data required time                                                99.40
  data arrival time                                                -22.57
  --------------------------------------------------------------------------
  slack (MET)                                                       76.84


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/count_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U16/Y (INVXLM)                                          0.13      20.62 f
  U12/Y (INVXLM)                                          0.10      20.72 r
  U18/Y (INVXLM)                                          0.09      20.80 f
  U20/Y (INVXLM)                                          0.14      20.94 r
  U13/Y (DLY1X1M)                                         1.02      21.97 r
  U0_UART/test_se (UART_test_1)                           0.00      21.97 r
  U0_UART/U0_UART_TX/test_se (UART_TX_test_1)             0.00      21.97 r
  U0_UART/U0_UART_TX/S1/test_se (Serializer_test_1)       0.00      21.97 r
  U0_UART/U0_UART_TX/S1/U51/Y (INVXLM)                    0.10      22.06 f
  U0_UART/U0_UART_TX/S1/U52/Y (INVXLM)                    0.51      22.57 r
  U0_UART/U0_UART_TX/S1/count_reg[0]/SE (SDFFRQX2M)       0.00      22.57 r
  data arrival time                                                 22.57

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_UART/U0_UART_TX/S1/count_reg[0]/CK (SDFFRQX2M)       0.00     100.00 r
  library setup time                                     -0.60      99.40
  data required time                                                99.40
  --------------------------------------------------------------------------
  data required time                                                99.40
  data arrival time                                                -22.57
  --------------------------------------------------------------------------
  slack (MET)                                                       76.84


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/count_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U16/Y (INVXLM)                                          0.13      20.62 f
  U12/Y (INVXLM)                                          0.10      20.72 r
  U18/Y (INVXLM)                                          0.09      20.80 f
  U20/Y (INVXLM)                                          0.14      20.94 r
  U13/Y (DLY1X1M)                                         1.02      21.97 r
  U0_UART/test_se (UART_test_1)                           0.00      21.97 r
  U0_UART/U0_UART_TX/test_se (UART_TX_test_1)             0.00      21.97 r
  U0_UART/U0_UART_TX/S1/test_se (Serializer_test_1)       0.00      21.97 r
  U0_UART/U0_UART_TX/S1/U51/Y (INVXLM)                    0.10      22.06 f
  U0_UART/U0_UART_TX/S1/U52/Y (INVXLM)                    0.51      22.57 r
  U0_UART/U0_UART_TX/S1/count_reg[1]/SE (SDFFRQX2M)       0.00      22.57 r
  data arrival time                                                 22.57

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_UART/U0_UART_TX/S1/count_reg[1]/CK (SDFFRQX2M)       0.00     100.00 r
  library setup time                                     -0.60      99.40
  data required time                                                99.40
  --------------------------------------------------------------------------
  data required time                                                99.40
  data arrival time                                                -22.57
  --------------------------------------------------------------------------
  slack (MET)                                                       76.84


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_RX/D0/sample_test_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U16/Y (INVXLM)                                          0.13      20.62 f
  U12/Y (INVXLM)                                          0.10      20.72 r
  U18/Y (INVXLM)                                          0.09      20.80 f
  U20/Y (INVXLM)                                          0.14      20.94 r
  U13/Y (DLY1X1M)                                         1.02      21.97 r
  U0_UART/test_se (UART_test_1)                           0.00      21.97 r
  U0_UART/U0_UART_RX/test_se (UART_RX_test_1)             0.00      21.97 r
  U0_UART/U0_UART_RX/D0/test_se (data_sampling_test_1)
                                                          0.00      21.97 r
  U0_UART/U0_UART_RX/D0/sample_test_reg[0]/SE (SDFFRX1M)
                                                          0.00      21.97 r
  data arrival time                                                 21.97

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_UART/U0_UART_RX/D0/sample_test_reg[0]/CK (SDFFRX1M)
                                                          0.00     100.00 r
  library setup time                                     -0.64      99.36
  data required time                                                99.36
  --------------------------------------------------------------------------
  data required time                                                99.36
  data arrival time                                                -21.97
  --------------------------------------------------------------------------
  slack (MET)                                                       77.39


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_RX/D0/sample_test_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U16/Y (INVXLM)                                          0.13      20.62 f
  U12/Y (INVXLM)                                          0.10      20.72 r
  U18/Y (INVXLM)                                          0.09      20.80 f
  U20/Y (INVXLM)                                          0.14      20.94 r
  U13/Y (DLY1X1M)                                         1.02      21.97 r
  U0_UART/test_se (UART_test_1)                           0.00      21.97 r
  U0_UART/U0_UART_RX/test_se (UART_RX_test_1)             0.00      21.97 r
  U0_UART/U0_UART_RX/D0/test_se (data_sampling_test_1)
                                                          0.00      21.97 r
  U0_UART/U0_UART_RX/D0/sample_test_reg[1]/SE (SDFFRX1M)
                                                          0.00      21.97 r
  data arrival time                                                 21.97

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_UART/U0_UART_RX/D0/sample_test_reg[1]/CK (SDFFRX1M)
                                                          0.00     100.00 r
  library setup time                                     -0.64      99.36
  data required time                                                99.36
  --------------------------------------------------------------------------
  data required time                                                99.36
  data arrival time                                                -21.97
  --------------------------------------------------------------------------
  slack (MET)                                                       77.39


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_RX/D0/sample_test_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U16/Y (INVXLM)                                          0.13      20.62 f
  U12/Y (INVXLM)                                          0.10      20.72 r
  U18/Y (INVXLM)                                          0.09      20.80 f
  U20/Y (INVXLM)                                          0.14      20.94 r
  U13/Y (DLY1X1M)                                         1.02      21.97 r
  U0_UART/test_se (UART_test_1)                           0.00      21.97 r
  U0_UART/U0_UART_RX/test_se (UART_RX_test_1)             0.00      21.97 r
  U0_UART/U0_UART_RX/D0/test_se (data_sampling_test_1)
                                                          0.00      21.97 r
  U0_UART/U0_UART_RX/D0/sample_test_reg[2]/SE (SDFFRX1M)
                                                          0.00      21.97 r
  data arrival time                                                 21.97

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_UART/U0_UART_RX/D0/sample_test_reg[2]/CK (SDFFRX1M)
                                                          0.00     100.00 r
  library setup time                                     -0.64      99.36
  data required time                                                99.36
  --------------------------------------------------------------------------
  data required time                                                99.36
  data arrival time                                                -21.97
  --------------------------------------------------------------------------
  slack (MET)                                                       77.39


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U16/Y (INVXLM)                                          0.13      20.62 f
  U12/Y (INVXLM)                                          0.10      20.72 r
  U18/Y (INVXLM)                                          0.09      20.80 f
  U20/Y (INVXLM)                                          0.14      20.94 r
  U13/Y (DLY1X1M)                                         1.02      21.97 r
  U0_UART/test_se (UART_test_1)                           0.00      21.97 r
  U0_UART/U0_UART_RX/test_se (UART_RX_test_1)             0.00      21.97 r
  U0_UART/U0_UART_RX/RX0/test_se (RX_controller_test_1)
                                                          0.00      21.97 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/SE (SDFFRX1M)
                                                          0.00      21.97 r
  data arrival time                                                 21.97

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_UART/U0_UART_RX/RX0/current_state_reg[2]/CK (SDFFRX1M)
                                                          0.00     100.00 r
  library setup time                                     -0.64      99.36
  data required time                                                99.36
  --------------------------------------------------------------------------
  data required time                                                99.36
  data arrival time                                                -21.97
  --------------------------------------------------------------------------
  slack (MET)                                                       77.39


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_RX/RX0/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U16/Y (INVXLM)                                          0.13      20.62 f
  U12/Y (INVXLM)                                          0.10      20.72 r
  U18/Y (INVXLM)                                          0.09      20.80 f
  U20/Y (INVXLM)                                          0.14      20.94 r
  U13/Y (DLY1X1M)                                         1.02      21.97 r
  U0_UART/test_se (UART_test_1)                           0.00      21.97 r
  U0_UART/U0_UART_RX/test_se (UART_RX_test_1)             0.00      21.97 r
  U0_UART/U0_UART_RX/RX0/test_se (RX_controller_test_1)
                                                          0.00      21.97 r
  U0_UART/U0_UART_RX/RX0/current_state_reg[1]/SE (SDFFRX1M)
                                                          0.00      21.97 r
  data arrival time                                                 21.97

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_UART/U0_UART_RX/RX0/current_state_reg[1]/CK (SDFFRX1M)
                                                          0.00     100.00 r
  library setup time                                     -0.64      99.36
  data required time                                                99.36
  --------------------------------------------------------------------------
  data required time                                                99.36
  data arrival time                                                -21.97
  --------------------------------------------------------------------------
  slack (MET)                                                       77.39


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U16/Y (INVXLM)                                          0.13      20.62 f
  U12/Y (INVXLM)                                          0.10      20.72 r
  U18/Y (INVXLM)                                          0.09      20.80 f
  U20/Y (INVXLM)                                          0.14      20.94 r
  U13/Y (DLY1X1M)                                         1.02      21.97 r
  U0_UART/test_se (UART_test_1)                           0.00      21.97 r
  U0_UART/U0_UART_RX/test_se (UART_RX_test_1)             0.00      21.97 r
  U0_UART/U0_UART_RX/DSR0/test_se (deserializer_test_1)
                                                          0.00      21.97 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[1]/SE (SDFFRQX2M)
                                                          0.00      21.97 r
  data arrival time                                                 21.97

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[1]/CK (SDFFRQX2M)
                                                          0.00     100.00 r
  library setup time                                     -0.61      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                -21.97
  --------------------------------------------------------------------------
  slack (MET)                                                       77.42


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_RX/DSR0/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U16/Y (INVXLM)                                          0.13      20.62 f
  U12/Y (INVXLM)                                          0.10      20.72 r
  U18/Y (INVXLM)                                          0.09      20.80 f
  U20/Y (INVXLM)                                          0.14      20.94 r
  U13/Y (DLY1X1M)                                         1.02      21.97 r
  U0_UART/test_se (UART_test_1)                           0.00      21.97 r
  U0_UART/U0_UART_RX/test_se (UART_RX_test_1)             0.00      21.97 r
  U0_UART/U0_UART_RX/DSR0/test_se (deserializer_test_1)
                                                          0.00      21.97 r
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[0]/SE (SDFFRQX2M)
                                                          0.00      21.97 r
  data arrival time                                                 21.97

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_UART/U0_UART_RX/DSR0/P_DATA_reg[0]/CK (SDFFRQX2M)
                                                          0.00     100.00 r
  library setup time                                     -0.61      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                -21.97
  --------------------------------------------------------------------------
  slack (MET)                                                       77.42


  Startpoint: U0_UART/U0_UART_RX/STR0/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_TX/P1/par_bit_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             7596.40    7596.40
  clock network delay (ideal)                             0.00    7596.40
  U0_UART/U0_UART_RX/STR0/strt_glitch_reg/CK (SDFFRQX2M)
                                                          0.00    7596.40 r
  U0_UART/U0_UART_RX/STR0/strt_glitch_reg/Q (SDFFRQX2M)
                                                          0.45    7596.85 f
  U0_UART/U0_UART_RX/STR0/strt_glitch (strt_check_test_1)
                                                          0.00    7596.85 f
  U0_UART/U0_UART_RX/test_so (UART_RX_test_1)             0.00    7596.85 f
  U0_UART/U0_UART_TX/test_si (UART_TX_test_1)             0.00    7596.85 f
  U0_UART/U0_UART_TX/P1/test_si (Parity_Calc_test_1)      0.00    7596.85 f
  U0_UART/U0_UART_TX/P1/par_bit_reg/SI (SDFFRQX2M)        0.00    7596.85 f
  data arrival time                                               7596.85

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/P1/par_bit_reg/CK (SDFFRQX2M)        0.00    8681.40 r
  library setup time                                     -0.51    8680.89
  data required time                                              8680.89
  --------------------------------------------------------------------------
  data required time                                              8680.89
  data arrival time                                              -7596.85
  --------------------------------------------------------------------------
  slack (MET)                                                     1084.03


  Startpoint: U0_UART/U0_UART_TX/U1/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_OUT
            (output port clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U1/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U1/current_state_reg[0]/Q (SDFFRQX2M)
                                                          0.50       0.50 f
  U0_UART/U0_UART_TX/U1/U10/Y (INVX2M)                    0.13       0.63 r
  U0_UART/U0_UART_TX/U1/U7/Y (NAND2X2M)                   0.10       0.73 f
  U0_UART/U0_UART_TX/U1/U21/Y (OAI21X2M)                  0.10       0.83 r
  U0_UART/U0_UART_TX/U1/mux_sel[0] (tx_controller_test_1)
                                                          0.00       0.83 r
  U0_UART/U0_UART_TX/M1/sel[0] (mux_4_1)                  0.00       0.83 r
  U0_UART/U0_UART_TX/M1/U8/Y (INVX2M)                     0.08       0.91 f
  U0_UART/U0_UART_TX/M1/U7/Y (AOI22X1M)                   0.15       1.06 r
  U0_UART/U0_UART_TX/M1/U4/Y (NOR2X1M)                    0.06       1.12 f
  U0_UART/U0_UART_TX/M1/U5/Y (NOR2XLM)                    0.43       1.55 r
  U0_UART/U0_UART_TX/M1/U1/Y (INVX8M)                     0.53       2.08 f
  U0_UART/U0_UART_TX/M1/out (mux_4_1)                     0.00       2.08 f
  U0_UART/U0_UART_TX/TX_OUT (UART_TX_test_1)              0.00       2.08 f
  U0_UART/TX_OUT_S (UART_test_1)                          0.00       2.08 f
  UART_TX_OUT (out)                                       0.00       2.08 f
  data arrival time                                                  2.08

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  output external delay                               -1736.32    6945.08
  data required time                                              6945.08
  --------------------------------------------------------------------------
  data required time                                              6945.08
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                     6943.00


  Startpoint: F1_fifo/rptr_empty/bn_rptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/P1/par_bit_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/rptr_empty/bn_rptr_reg[0]/CK (SDFFRQX2M)        0.00       0.00 r
  F1_fifo/rptr_empty/bn_rptr_reg[0]/Q (SDFFRQX2M)         0.44       0.44 r
  F1_fifo/rptr_empty/raddr[0] (r_empty_P_SIZE4_test_1)
                                                          0.00       0.44 r
  F1_fifo/fifomem/raddr[0] (FIFO_mem_Data_Width8_DEPTH8_POI_SIZE4_test_1)
                                                          0.00       0.44 r
  F1_fifo/fifomem/U188/Y (BUFX2M)                         0.55       0.99 r
  F1_fifo/fifomem/U181/Y (MX4X1M)                         0.45       1.43 f
  F1_fifo/fifomem/U179/Y (MX2X2M)                         0.25       1.68 f
  F1_fifo/fifomem/rdata[5] (FIFO_mem_Data_Width8_DEPTH8_POI_SIZE4_test_1)
                                                          0.00       1.68 f
  F1_fifo/rdata[5] (Asynch_FIFO_test_1)                   0.00       1.68 f
  U0_UART/TX_IN_P[5] (UART_test_1)                        0.00       1.68 f
  U0_UART/U0_UART_TX/P_DATA[5] (UART_TX_test_1)           0.00       1.68 f
  U0_UART/U0_UART_TX/P1/P_DATA[5] (Parity_Calc_test_1)
                                                          0.00       1.68 f
  U0_UART/U0_UART_TX/P1/U3/Y (XOR3XLM)                    0.49       2.17 f
  U0_UART/U0_UART_TX/P1/U7/Y (XOR3XLM)                    0.51       2.68 f
  U0_UART/U0_UART_TX/P1/U5/Y (OAI2BB2X1M)                 0.14       2.82 r
  U0_UART/U0_UART_TX/P1/par_bit_reg/D (SDFFRQX2M)         0.00       2.82 r
  data arrival time                                                  2.82

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/P1/par_bit_reg/CK (SDFFRQX2M)        0.00    8681.40 r
  library setup time                                     -0.28    8681.12
  data required time                                              8681.12
  --------------------------------------------------------------------------
  data required time                                              8681.12
  data arrival time                                                 -2.82
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.29


  Startpoint: U0_UART/U0_UART_TX/U1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/ser_data_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U1/current_state_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U1/current_state_reg[2]/Q (SDFFRQX2M)
                                                          0.49       0.49 f
  U0_UART/U0_UART_TX/U1/U11/Y (INVX2M)                    0.09       0.58 r
  U0_UART/U0_UART_TX/U1/U9/Y (NAND2X2M)                   0.12       0.70 f
  U0_UART/U0_UART_TX/U1/U8/Y (OAI33X2M)                   0.40       1.09 r
  U0_UART/U0_UART_TX/U1/ser_en (tx_controller_test_1)     0.00       1.09 r
  U0_UART/U0_UART_TX/S1/ser_en (Serializer_test_1)        0.00       1.09 r
  U0_UART/U0_UART_TX/S1/U21/Y (NOR2BX2M)                  0.29       1.38 r
  U0_UART/U0_UART_TX/S1/U20/Y (INVX2M)                    0.11       1.49 f
  U0_UART/U0_UART_TX/S1/U18/Y (NOR2X2M)                   0.30       1.80 r
  U0_UART/U0_UART_TX/S1/U19/Y (NOR2X2M)                   0.16       1.96 f
  U0_UART/U0_UART_TX/S1/U48/Y (AO22X1M)                   0.42       2.37 f
  U0_UART/U0_UART_TX/S1/ser_data_reg/D (SDFFRQX2M)        0.00       2.37 f
  data arrival time                                                  2.37

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/S1/ser_data_reg/CK (SDFFRQX2M)       0.00    8681.40 r
  library setup time                                     -0.41    8680.99
  data required time                                              8680.99
  --------------------------------------------------------------------------
  data required time                                              8680.99
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.62


  Startpoint: U0_UART/U0_UART_TX/U1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U1/current_state_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U1/current_state_reg[2]/Q (SDFFRQX2M)
                                                          0.49       0.49 f
  U0_UART/U0_UART_TX/U1/U11/Y (INVX2M)                    0.09       0.58 r
  U0_UART/U0_UART_TX/U1/U9/Y (NAND2X2M)                   0.12       0.70 f
  U0_UART/U0_UART_TX/U1/U8/Y (OAI33X2M)                   0.40       1.09 r
  U0_UART/U0_UART_TX/U1/ser_en (tx_controller_test_1)     0.00       1.09 r
  U0_UART/U0_UART_TX/S1/ser_en (Serializer_test_1)        0.00       1.09 r
  U0_UART/U0_UART_TX/S1/U21/Y (NOR2BX2M)                  0.29       1.38 r
  U0_UART/U0_UART_TX/S1/U20/Y (INVX2M)                    0.11       1.49 f
  U0_UART/U0_UART_TX/S1/U18/Y (NOR2X2M)                   0.30       1.80 r
  U0_UART/U0_UART_TX/S1/U19/Y (NOR2X2M)                   0.16       1.96 f
  U0_UART/U0_UART_TX/S1/U49/Y (AO22X1M)                   0.33       2.29 f
  U0_UART/U0_UART_TX/S1/temp_data_reg[7]/D (SDFFRQX2M)
                                                          0.00       2.29 f
  data arrival time                                                  2.29

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/S1/temp_data_reg[7]/CK (SDFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.41    8680.99
  data required time                                              8680.99
  --------------------------------------------------------------------------
  data required time                                              8680.99
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.71


  Startpoint: U0_UART/U0_UART_TX/S1/count_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/count_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/S1/count_reg[1]/CK (SDFFRQX2M)       0.00       0.00 r
  U0_UART/U0_UART_TX/S1/count_reg[1]/Q (SDFFRQX2M)        0.49       0.49 f
  U0_UART/U0_UART_TX/S1/U17/Y (NOR4X1M)                   0.48       0.97 r
  U0_UART/U0_UART_TX/S1/ser_done (Serializer_test_1)      0.00       0.97 r
  U0_UART/U0_UART_TX/U1/ser_done (tx_controller_test_1)
                                                          0.00       0.97 r
  U0_UART/U0_UART_TX/U1/U8/Y (OAI33X2M)                   0.23       1.20 f
  U0_UART/U0_UART_TX/U1/ser_en (tx_controller_test_1)     0.00       1.20 f
  U0_UART/U0_UART_TX/S1/ser_en (Serializer_test_1)        0.00       1.20 f
  U0_UART/U0_UART_TX/S1/U21/Y (NOR2BX2M)                  0.20       1.40 f
  U0_UART/U0_UART_TX/S1/U20/Y (INVX2M)                    0.14       1.54 r
  U0_UART/U0_UART_TX/S1/U24/Y (AOI2BB2XLM)                0.32       1.86 r
  U0_UART/U0_UART_TX/S1/U26/Y (OAI21X2M)                  0.14       2.00 f
  U0_UART/U0_UART_TX/S1/U29/Y (AOI21X2M)                  0.14       2.14 r
  U0_UART/U0_UART_TX/S1/U27/Y (OAI21X2M)                  0.07       2.22 f
  U0_UART/U0_UART_TX/S1/count_reg[3]/D (SDFFRX1M)         0.00       2.22 f
  data arrival time                                                  2.22

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/S1/count_reg[3]/CK (SDFFRX1M)        0.00    8681.40 r
  library setup time                                     -0.42    8680.98
  data required time                                              8680.98
  --------------------------------------------------------------------------
  data required time                                              8680.98
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.76


  Startpoint: U0_UART/U0_UART_TX/S1/count_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/count_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/S1/count_reg[1]/CK (SDFFRQX2M)       0.00       0.00 r
  U0_UART/U0_UART_TX/S1/count_reg[1]/Q (SDFFRQX2M)        0.49       0.49 f
  U0_UART/U0_UART_TX/S1/U17/Y (NOR4X1M)                   0.48       0.97 r
  U0_UART/U0_UART_TX/S1/ser_done (Serializer_test_1)      0.00       0.97 r
  U0_UART/U0_UART_TX/U1/ser_done (tx_controller_test_1)
                                                          0.00       0.97 r
  U0_UART/U0_UART_TX/U1/U8/Y (OAI33X2M)                   0.23       1.20 f
  U0_UART/U0_UART_TX/U1/ser_en (tx_controller_test_1)     0.00       1.20 f
  U0_UART/U0_UART_TX/S1/ser_en (Serializer_test_1)        0.00       1.20 f
  U0_UART/U0_UART_TX/S1/U21/Y (NOR2BX2M)                  0.20       1.40 f
  U0_UART/U0_UART_TX/S1/U20/Y (INVX2M)                    0.14       1.54 r
  U0_UART/U0_UART_TX/S1/U24/Y (AOI2BB2XLM)                0.32       1.86 r
  U0_UART/U0_UART_TX/S1/U26/Y (OAI21X2M)                  0.14       2.00 f
  U0_UART/U0_UART_TX/S1/U33/Y (AOI32X1M)                  0.18       2.19 r
  U0_UART/U0_UART_TX/S1/U32/Y (INVX2M)                    0.05       2.24 f
  U0_UART/U0_UART_TX/S1/count_reg[2]/D (SDFFRQX2M)        0.00       2.24 f
  data arrival time                                                  2.24

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/S1/count_reg[2]/CK (SDFFRQX2M)       0.00    8681.40 r
  library setup time                                     -0.40    8681.00
  data required time                                              8681.00
  --------------------------------------------------------------------------
  data required time                                              8681.00
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.77


  Startpoint: U0_UART/U0_UART_TX/U1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U1/current_state_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U1/current_state_reg[2]/Q (SDFFRQX2M)
                                                          0.49       0.49 f
  U0_UART/U0_UART_TX/U1/U11/Y (INVX2M)                    0.09       0.58 r
  U0_UART/U0_UART_TX/U1/U9/Y (NAND2X2M)                   0.12       0.70 f
  U0_UART/U0_UART_TX/U1/U8/Y (OAI33X2M)                   0.40       1.09 r
  U0_UART/U0_UART_TX/U1/ser_en (tx_controller_test_1)     0.00       1.09 r
  U0_UART/U0_UART_TX/S1/ser_en (Serializer_test_1)        0.00       1.09 r
  U0_UART/U0_UART_TX/S1/U21/Y (NOR2BX2M)                  0.29       1.38 r
  U0_UART/U0_UART_TX/S1/U20/Y (INVX2M)                    0.11       1.49 f
  U0_UART/U0_UART_TX/S1/U18/Y (NOR2X2M)                   0.30       1.80 r
  U0_UART/U0_UART_TX/S1/U19/Y (NOR2X2M)                   0.16       1.96 f
  U0_UART/U0_UART_TX/S1/U46/Y (OAI2BB1X2M)                0.19       2.15 f
  U0_UART/U0_UART_TX/S1/temp_data_reg[6]/D (SDFFRQX2M)
                                                          0.00       2.15 f
  data arrival time                                                  2.15

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/S1/temp_data_reg[6]/CK (SDFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.40    8681.00
  data required time                                              8681.00
  --------------------------------------------------------------------------
  data required time                                              8681.00
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.85


  Startpoint: U0_UART/U0_UART_TX/U1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U1/current_state_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U1/current_state_reg[2]/Q (SDFFRQX2M)
                                                          0.49       0.49 f
  U0_UART/U0_UART_TX/U1/U11/Y (INVX2M)                    0.09       0.58 r
  U0_UART/U0_UART_TX/U1/U9/Y (NAND2X2M)                   0.12       0.70 f
  U0_UART/U0_UART_TX/U1/U8/Y (OAI33X2M)                   0.40       1.09 r
  U0_UART/U0_UART_TX/U1/ser_en (tx_controller_test_1)     0.00       1.09 r
  U0_UART/U0_UART_TX/S1/ser_en (Serializer_test_1)        0.00       1.09 r
  U0_UART/U0_UART_TX/S1/U21/Y (NOR2BX2M)                  0.29       1.38 r
  U0_UART/U0_UART_TX/S1/U20/Y (INVX2M)                    0.11       1.49 f
  U0_UART/U0_UART_TX/S1/U18/Y (NOR2X2M)                   0.30       1.80 r
  U0_UART/U0_UART_TX/S1/U19/Y (NOR2X2M)                   0.16       1.96 f
  U0_UART/U0_UART_TX/S1/U44/Y (OAI2BB1X2M)                0.19       2.15 f
  U0_UART/U0_UART_TX/S1/temp_data_reg[5]/D (SDFFRQX2M)
                                                          0.00       2.15 f
  data arrival time                                                  2.15

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/S1/temp_data_reg[5]/CK (SDFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.40    8681.00
  data required time                                              8681.00
  --------------------------------------------------------------------------
  data required time                                              8681.00
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.85


  Startpoint: U0_UART/U0_UART_TX/U1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U1/current_state_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U1/current_state_reg[2]/Q (SDFFRQX2M)
                                                          0.49       0.49 f
  U0_UART/U0_UART_TX/U1/U11/Y (INVX2M)                    0.09       0.58 r
  U0_UART/U0_UART_TX/U1/U9/Y (NAND2X2M)                   0.12       0.70 f
  U0_UART/U0_UART_TX/U1/U8/Y (OAI33X2M)                   0.40       1.09 r
  U0_UART/U0_UART_TX/U1/ser_en (tx_controller_test_1)     0.00       1.09 r
  U0_UART/U0_UART_TX/S1/ser_en (Serializer_test_1)        0.00       1.09 r
  U0_UART/U0_UART_TX/S1/U21/Y (NOR2BX2M)                  0.29       1.38 r
  U0_UART/U0_UART_TX/S1/U20/Y (INVX2M)                    0.11       1.49 f
  U0_UART/U0_UART_TX/S1/U18/Y (NOR2X2M)                   0.30       1.80 r
  U0_UART/U0_UART_TX/S1/U19/Y (NOR2X2M)                   0.16       1.96 f
  U0_UART/U0_UART_TX/S1/U42/Y (OAI2BB1X2M)                0.19       2.15 f
  U0_UART/U0_UART_TX/S1/temp_data_reg[4]/D (SDFFRQX2M)
                                                          0.00       2.15 f
  data arrival time                                                  2.15

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/S1/temp_data_reg[4]/CK (SDFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.40    8681.00
  data required time                                              8681.00
  --------------------------------------------------------------------------
  data required time                                              8681.00
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.85


  Startpoint: U0_UART/U0_UART_TX/U1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U1/current_state_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U1/current_state_reg[2]/Q (SDFFRQX2M)
                                                          0.49       0.49 f
  U0_UART/U0_UART_TX/U1/U11/Y (INVX2M)                    0.09       0.58 r
  U0_UART/U0_UART_TX/U1/U9/Y (NAND2X2M)                   0.12       0.70 f
  U0_UART/U0_UART_TX/U1/U8/Y (OAI33X2M)                   0.40       1.09 r
  U0_UART/U0_UART_TX/U1/ser_en (tx_controller_test_1)     0.00       1.09 r
  U0_UART/U0_UART_TX/S1/ser_en (Serializer_test_1)        0.00       1.09 r
  U0_UART/U0_UART_TX/S1/U21/Y (NOR2BX2M)                  0.29       1.38 r
  U0_UART/U0_UART_TX/S1/U20/Y (INVX2M)                    0.11       1.49 f
  U0_UART/U0_UART_TX/S1/U18/Y (NOR2X2M)                   0.30       1.80 r
  U0_UART/U0_UART_TX/S1/U19/Y (NOR2X2M)                   0.16       1.96 f
  U0_UART/U0_UART_TX/S1/U40/Y (OAI2BB1X2M)                0.19       2.15 f
  U0_UART/U0_UART_TX/S1/temp_data_reg[3]/D (SDFFRQX2M)
                                                          0.00       2.15 f
  data arrival time                                                  2.15

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/S1/temp_data_reg[3]/CK (SDFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.40    8681.00
  data required time                                              8681.00
  --------------------------------------------------------------------------
  data required time                                              8681.00
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.85


  Startpoint: U0_UART/U0_UART_TX/U1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U1/current_state_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U1/current_state_reg[2]/Q (SDFFRQX2M)
                                                          0.49       0.49 f
  U0_UART/U0_UART_TX/U1/U11/Y (INVX2M)                    0.09       0.58 r
  U0_UART/U0_UART_TX/U1/U9/Y (NAND2X2M)                   0.12       0.70 f
  U0_UART/U0_UART_TX/U1/U8/Y (OAI33X2M)                   0.40       1.09 r
  U0_UART/U0_UART_TX/U1/ser_en (tx_controller_test_1)     0.00       1.09 r
  U0_UART/U0_UART_TX/S1/ser_en (Serializer_test_1)        0.00       1.09 r
  U0_UART/U0_UART_TX/S1/U21/Y (NOR2BX2M)                  0.29       1.38 r
  U0_UART/U0_UART_TX/S1/U20/Y (INVX2M)                    0.11       1.49 f
  U0_UART/U0_UART_TX/S1/U18/Y (NOR2X2M)                   0.30       1.80 r
  U0_UART/U0_UART_TX/S1/U19/Y (NOR2X2M)                   0.16       1.96 f
  U0_UART/U0_UART_TX/S1/U38/Y (OAI2BB1X2M)                0.19       2.15 f
  U0_UART/U0_UART_TX/S1/temp_data_reg[2]/D (SDFFRQX2M)
                                                          0.00       2.15 f
  data arrival time                                                  2.15

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/S1/temp_data_reg[2]/CK (SDFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.40    8681.00
  data required time                                              8681.00
  --------------------------------------------------------------------------
  data required time                                              8681.00
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.85


  Startpoint: U0_UART/U0_UART_TX/U1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U1/current_state_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U1/current_state_reg[2]/Q (SDFFRQX2M)
                                                          0.49       0.49 f
  U0_UART/U0_UART_TX/U1/U11/Y (INVX2M)                    0.09       0.58 r
  U0_UART/U0_UART_TX/U1/U9/Y (NAND2X2M)                   0.12       0.70 f
  U0_UART/U0_UART_TX/U1/U8/Y (OAI33X2M)                   0.40       1.09 r
  U0_UART/U0_UART_TX/U1/ser_en (tx_controller_test_1)     0.00       1.09 r
  U0_UART/U0_UART_TX/S1/ser_en (Serializer_test_1)        0.00       1.09 r
  U0_UART/U0_UART_TX/S1/U21/Y (NOR2BX2M)                  0.29       1.38 r
  U0_UART/U0_UART_TX/S1/U20/Y (INVX2M)                    0.11       1.49 f
  U0_UART/U0_UART_TX/S1/U18/Y (NOR2X2M)                   0.30       1.80 r
  U0_UART/U0_UART_TX/S1/U19/Y (NOR2X2M)                   0.16       1.96 f
  U0_UART/U0_UART_TX/S1/U36/Y (OAI2BB1X2M)                0.19       2.15 f
  U0_UART/U0_UART_TX/S1/temp_data_reg[1]/D (SDFFRQX2M)
                                                          0.00       2.15 f
  data arrival time                                                  2.15

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/S1/temp_data_reg[1]/CK (SDFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.40    8681.00
  data required time                                              8681.00
  --------------------------------------------------------------------------
  data required time                                              8681.00
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.85


  Startpoint: U0_UART/U0_UART_TX/U1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/temp_data_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U1/current_state_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U1/current_state_reg[2]/Q (SDFFRQX2M)
                                                          0.49       0.49 f
  U0_UART/U0_UART_TX/U1/U11/Y (INVX2M)                    0.09       0.58 r
  U0_UART/U0_UART_TX/U1/U9/Y (NAND2X2M)                   0.12       0.70 f
  U0_UART/U0_UART_TX/U1/U8/Y (OAI33X2M)                   0.40       1.09 r
  U0_UART/U0_UART_TX/U1/ser_en (tx_controller_test_1)     0.00       1.09 r
  U0_UART/U0_UART_TX/S1/ser_en (Serializer_test_1)        0.00       1.09 r
  U0_UART/U0_UART_TX/S1/U21/Y (NOR2BX2M)                  0.29       1.38 r
  U0_UART/U0_UART_TX/S1/U20/Y (INVX2M)                    0.11       1.49 f
  U0_UART/U0_UART_TX/S1/U18/Y (NOR2X2M)                   0.30       1.80 r
  U0_UART/U0_UART_TX/S1/U19/Y (NOR2X2M)                   0.16       1.96 f
  U0_UART/U0_UART_TX/S1/U34/Y (OAI2BB1X2M)                0.17       2.13 f
  U0_UART/U0_UART_TX/S1/temp_data_reg[0]/D (SDFFRQX2M)
                                                          0.00       2.13 f
  data arrival time                                                  2.13

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/S1/temp_data_reg[0]/CK (SDFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.40    8681.00
  data required time                                              8681.00
  --------------------------------------------------------------------------
  data required time                                              8681.00
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.87


  Startpoint: U0_UART/U0_UART_TX/S1/count_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/count_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/S1/count_reg[1]/CK (SDFFRQX2M)       0.00       0.00 r
  U0_UART/U0_UART_TX/S1/count_reg[1]/Q (SDFFRQX2M)        0.49       0.49 f
  U0_UART/U0_UART_TX/S1/U17/Y (NOR4X1M)                   0.48       0.97 r
  U0_UART/U0_UART_TX/S1/ser_done (Serializer_test_1)      0.00       0.97 r
  U0_UART/U0_UART_TX/U1/ser_done (tx_controller_test_1)
                                                          0.00       0.97 r
  U0_UART/U0_UART_TX/U1/U8/Y (OAI33X2M)                   0.23       1.20 f
  U0_UART/U0_UART_TX/U1/ser_en (tx_controller_test_1)     0.00       1.20 f
  U0_UART/U0_UART_TX/S1/ser_en (Serializer_test_1)        0.00       1.20 f
  U0_UART/U0_UART_TX/S1/U21/Y (NOR2BX2M)                  0.20       1.40 f
  U0_UART/U0_UART_TX/S1/U20/Y (INVX2M)                    0.14       1.54 r
  U0_UART/U0_UART_TX/S1/U24/Y (AOI2BB2XLM)                0.32       1.86 r
  U0_UART/U0_UART_TX/S1/U25/Y (OAI2B2X1M)                 0.13       2.00 f
  U0_UART/U0_UART_TX/S1/count_reg[1]/D (SDFFRQX2M)        0.00       2.00 f
  data arrival time                                                  2.00

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/S1/count_reg[1]/CK (SDFFRQX2M)       0.00    8681.40 r
  library setup time                                     -0.41    8680.99
  data required time                                              8680.99
  --------------------------------------------------------------------------
  data required time                                              8680.99
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.99


  Startpoint: F1_fifo/rptr_empty/bn_rptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: F1_fifo/rptr_empty/g_rptr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/rptr_empty/bn_rptr_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  F1_fifo/rptr_empty/bn_rptr_reg[1]/Q (SDFFRQX2M)         0.84       0.84 r
  F1_fifo/rptr_empty/U31/Y (NOR2X2M)                      0.13       0.97 f
  F1_fifo/rptr_empty/U39/Y (NAND2X2M)                     0.11       1.09 r
  F1_fifo/rptr_empty/U16/Y (OAI211X2M)                    0.11       1.20 f
  F1_fifo/rptr_empty/U11/Y (NOR3BX2M)                     0.33       1.52 r
  F1_fifo/rptr_empty/U28/Y (AOI21X2M)                     0.13       1.65 f
  F1_fifo/rptr_empty/U27/Y (OAI211X2M)                    0.09       1.74 r
  F1_fifo/rptr_empty/g_rptr_reg[2]/D (SDFFRQX2M)          0.00       1.74 r
  data arrival time                                                  1.74

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  F1_fifo/rptr_empty/g_rptr_reg[2]/CK (SDFFRQX2M)         0.00    8681.40 r
  library setup time                                     -0.29    8681.11
  data required time                                              8681.11
  --------------------------------------------------------------------------
  data required time                                              8681.11
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.36


  Startpoint: F1_fifo/rptr_empty/bn_rptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: F1_fifo/rptr_empty/g_rptr_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/rptr_empty/bn_rptr_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  F1_fifo/rptr_empty/bn_rptr_reg[1]/Q (SDFFRQX2M)         0.84       0.84 r
  F1_fifo/rptr_empty/U31/Y (NOR2X2M)                      0.13       0.97 f
  F1_fifo/rptr_empty/U39/Y (NAND2X2M)                     0.11       1.09 r
  F1_fifo/rptr_empty/U16/Y (OAI211X2M)                    0.11       1.20 f
  F1_fifo/rptr_empty/U11/Y (NOR3BX2M)                     0.33       1.52 r
  F1_fifo/rptr_empty/U30/Y (AOI21X2M)                     0.13       1.65 f
  F1_fifo/rptr_empty/U29/Y (OAI211X2M)                    0.09       1.74 r
  F1_fifo/rptr_empty/g_rptr_reg[1]/D (SDFFRQX2M)          0.00       1.74 r
  data arrival time                                                  1.74

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  F1_fifo/rptr_empty/g_rptr_reg[1]/CK (SDFFRQX2M)         0.00    8681.40 r
  library setup time                                     -0.29    8681.11
  data required time                                              8681.11
  --------------------------------------------------------------------------
  data required time                                              8681.11
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.36


  Startpoint: F1_fifo/rptr_empty/bn_rptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: F1_fifo/rptr_empty/g_rptr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/rptr_empty/bn_rptr_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  F1_fifo/rptr_empty/bn_rptr_reg[1]/Q (SDFFRQX2M)         0.84       0.84 r
  F1_fifo/rptr_empty/U31/Y (NOR2X2M)                      0.13       0.97 f
  F1_fifo/rptr_empty/U39/Y (NAND2X2M)                     0.11       1.09 r
  F1_fifo/rptr_empty/U16/Y (OAI211X2M)                    0.11       1.20 f
  F1_fifo/rptr_empty/U11/Y (NOR3BX2M)                     0.33       1.52 r
  F1_fifo/rptr_empty/U42/Y (AO21XLM)                      0.20       1.73 r
  F1_fifo/rptr_empty/g_rptr_reg[3]/D (SDFFRQX2M)          0.00       1.73 r
  data arrival time                                                  1.73

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  F1_fifo/rptr_empty/g_rptr_reg[3]/CK (SDFFRQX2M)         0.00    8681.40 r
  library setup time                                     -0.27    8681.13
  data required time                                              8681.13
  --------------------------------------------------------------------------
  data required time                                              8681.13
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.40


  Startpoint: U0_UART/U0_UART_TX/S1/count_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/S1/count_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/S1/count_reg[1]/CK (SDFFRQX2M)       0.00       0.00 r
  U0_UART/U0_UART_TX/S1/count_reg[1]/Q (SDFFRQX2M)        0.49       0.49 f
  U0_UART/U0_UART_TX/S1/U17/Y (NOR4X1M)                   0.48       0.97 r
  U0_UART/U0_UART_TX/S1/ser_done (Serializer_test_1)      0.00       0.97 r
  U0_UART/U0_UART_TX/U1/ser_done (tx_controller_test_1)
                                                          0.00       0.97 r
  U0_UART/U0_UART_TX/U1/U8/Y (OAI33X2M)                   0.23       1.20 f
  U0_UART/U0_UART_TX/U1/ser_en (tx_controller_test_1)     0.00       1.20 f
  U0_UART/U0_UART_TX/S1/ser_en (Serializer_test_1)        0.00       1.20 f
  U0_UART/U0_UART_TX/S1/U21/Y (NOR2BX2M)                  0.20       1.40 f
  U0_UART/U0_UART_TX/S1/U20/Y (INVX2M)                    0.14       1.54 r
  U0_UART/U0_UART_TX/S1/U31/Y (NOR2X2M)                   0.05       1.59 f
  U0_UART/U0_UART_TX/S1/count_reg[0]/D (SDFFRQX2M)        0.00       1.59 f
  data arrival time                                                  1.59

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/S1/count_reg[0]/CK (SDFFRQX2M)       0.00    8681.40 r
  library setup time                                     -0.39    8681.00
  data required time                                              8681.00
  --------------------------------------------------------------------------
  data required time                                              8681.00
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.41


  Startpoint: F1_fifo/rptr_empty/bn_rptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: F1_fifo/rptr_empty/g_rptr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1_fifo/rptr_empty/bn_rptr_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  F1_fifo/rptr_empty/bn_rptr_reg[1]/Q (SDFFRQX2M)         0.84       0.84 r
  F1_fifo/rptr_empty/U31/Y (NOR2X2M)                      0.13       0.97 f
  F1_fifo/rptr_empty/U39/Y (NAND2X2M)                     0.11       1.09 r
  F1_fifo/rptr_empty/U16/Y (OAI211X2M)                    0.11       1.20 f
  F1_fifo/rptr_empty/U11/Y (NOR3BX2M)                     0.33       1.52 r
  F1_fifo/rptr_empty/U40/Y (OAI2BB1X2M)                   0.18       1.70 r
  F1_fifo/rptr_empty/g_rptr_reg[0]/D (SDFFRQX2M)          0.00       1.70 r
  data arrival time                                                  1.70

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  F1_fifo/rptr_empty/g_rptr_reg[0]/CK (SDFFRQX2M)         0.00    8681.40 r
  library setup time                                     -0.27    8681.13
  data required time                                              8681.13
  --------------------------------------------------------------------------
  data required time                                              8681.13
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.42


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U0_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (SDFFRQX2M)                    0.41       0.41 r
  U0_ClkDiv/U46/Y (CLKXOR2X2M)                            0.31       0.72 f
  U0_ClkDiv/U45/Y (NOR4X1M)                               0.26       0.97 r
  U0_ClkDiv/U44/Y (NAND4X1M)                              0.20       1.18 f
  U0_ClkDiv/U43/Y (MXI2X1M)                               0.18       1.35 r
  U0_ClkDiv/U42/Y (CLKNAND2X2M)                           0.13       1.49 f
  U0_ClkDiv/U36/Y (AND3X1M)                               0.30       1.78 f
  U0_ClkDiv/U35/Y (AO22X1M)                               0.41       2.20 f
  U0_ClkDiv/count_reg[6]/D (SDFFRQX2M)                    0.00       2.20 f
  data arrival time                                                  2.20

  clock UARTCLK (rise edge)                             271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/count_reg[6]/CK (SDFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.41     270.69
  data required time                                               270.69
  --------------------------------------------------------------------------
  data required time                                               270.69
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                      268.50


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U0_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (SDFFRQX2M)                    0.41       0.41 r
  U0_ClkDiv/U46/Y (CLKXOR2X2M)                            0.31       0.72 f
  U0_ClkDiv/U45/Y (NOR4X1M)                               0.26       0.97 r
  U0_ClkDiv/U44/Y (NAND4X1M)                              0.20       1.18 f
  U0_ClkDiv/U43/Y (MXI2X1M)                               0.18       1.35 r
  U0_ClkDiv/U42/Y (CLKNAND2X2M)                           0.13       1.49 f
  U0_ClkDiv/U36/Y (AND3X1M)                               0.30       1.78 f
  U0_ClkDiv/U29/Y (AO22X1M)                               0.41       2.20 f
  U0_ClkDiv/count_reg[0]/D (SDFFRQX2M)                    0.00       2.20 f
  data arrival time                                                  2.20

  clock UARTCLK (rise edge)                             271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/count_reg[0]/CK (SDFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.41     270.69
  data required time                                               270.69
  --------------------------------------------------------------------------
  data required time                                               270.69
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                      268.50


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U0_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (SDFFRQX2M)                    0.41       0.41 r
  U0_ClkDiv/U46/Y (CLKXOR2X2M)                            0.31       0.72 f
  U0_ClkDiv/U45/Y (NOR4X1M)                               0.26       0.97 r
  U0_ClkDiv/U44/Y (NAND4X1M)                              0.20       1.18 f
  U0_ClkDiv/U43/Y (MXI2X1M)                               0.18       1.35 r
  U0_ClkDiv/U42/Y (CLKNAND2X2M)                           0.13       1.49 f
  U0_ClkDiv/U36/Y (AND3X1M)                               0.30       1.78 f
  U0_ClkDiv/U34/Y (AO22X1M)                               0.41       2.20 f
  U0_ClkDiv/count_reg[5]/D (SDFFRQX2M)                    0.00       2.20 f
  data arrival time                                                  2.20

  clock UARTCLK (rise edge)                             271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/count_reg[5]/CK (SDFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.41     270.69
  data required time                                               270.69
  --------------------------------------------------------------------------
  data required time                                               270.69
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                      268.50


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U0_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (SDFFRQX2M)                    0.41       0.41 r
  U0_ClkDiv/U46/Y (CLKXOR2X2M)                            0.31       0.72 f
  U0_ClkDiv/U45/Y (NOR4X1M)                               0.26       0.97 r
  U0_ClkDiv/U44/Y (NAND4X1M)                              0.20       1.18 f
  U0_ClkDiv/U43/Y (MXI2X1M)                               0.18       1.35 r
  U0_ClkDiv/U42/Y (CLKNAND2X2M)                           0.13       1.49 f
  U0_ClkDiv/U36/Y (AND3X1M)                               0.30       1.78 f
  U0_ClkDiv/U33/Y (AO22X1M)                               0.41       2.20 f
  U0_ClkDiv/count_reg[4]/D (SDFFRQX2M)                    0.00       2.20 f
  data arrival time                                                  2.20

  clock UARTCLK (rise edge)                             271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/count_reg[4]/CK (SDFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.41     270.69
  data required time                                               270.69
  --------------------------------------------------------------------------
  data required time                                               270.69
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                      268.50


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U0_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (SDFFRQX2M)                    0.41       0.41 r
  U0_ClkDiv/U46/Y (CLKXOR2X2M)                            0.31       0.72 f
  U0_ClkDiv/U45/Y (NOR4X1M)                               0.26       0.97 r
  U0_ClkDiv/U44/Y (NAND4X1M)                              0.20       1.18 f
  U0_ClkDiv/U43/Y (MXI2X1M)                               0.18       1.35 r
  U0_ClkDiv/U42/Y (CLKNAND2X2M)                           0.13       1.49 f
  U0_ClkDiv/U36/Y (AND3X1M)                               0.30       1.78 f
  U0_ClkDiv/U32/Y (AO22X1M)                               0.41       2.20 f
  U0_ClkDiv/count_reg[3]/D (SDFFRQX2M)                    0.00       2.20 f
  data arrival time                                                  2.20

  clock UARTCLK (rise edge)                             271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/count_reg[3]/CK (SDFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.41     270.69
  data required time                                               270.69
  --------------------------------------------------------------------------
  data required time                                               270.69
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                      268.50


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U0_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (SDFFRQX2M)                    0.41       0.41 r
  U0_ClkDiv/U46/Y (CLKXOR2X2M)                            0.31       0.72 f
  U0_ClkDiv/U45/Y (NOR4X1M)                               0.26       0.97 r
  U0_ClkDiv/U44/Y (NAND4X1M)                              0.20       1.18 f
  U0_ClkDiv/U43/Y (MXI2X1M)                               0.18       1.35 r
  U0_ClkDiv/U42/Y (CLKNAND2X2M)                           0.13       1.49 f
  U0_ClkDiv/U36/Y (AND3X1M)                               0.30       1.78 f
  U0_ClkDiv/U31/Y (AO22X1M)                               0.41       2.20 f
  U0_ClkDiv/count_reg[2]/D (SDFFRQX2M)                    0.00       2.20 f
  data arrival time                                                  2.20

  clock UARTCLK (rise edge)                             271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/count_reg[2]/CK (SDFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.41     270.69
  data required time                                               270.69
  --------------------------------------------------------------------------
  data required time                                               270.69
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                      268.50


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U0_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (SDFFRQX2M)                    0.41       0.41 r
  U0_ClkDiv/U46/Y (CLKXOR2X2M)                            0.31       0.72 f
  U0_ClkDiv/U45/Y (NOR4X1M)                               0.26       0.97 r
  U0_ClkDiv/U44/Y (NAND4X1M)                              0.20       1.18 f
  U0_ClkDiv/U43/Y (MXI2X1M)                               0.18       1.35 r
  U0_ClkDiv/U42/Y (CLKNAND2X2M)                           0.13       1.49 f
  U0_ClkDiv/U36/Y (AND3X1M)                               0.30       1.78 f
  U0_ClkDiv/U30/Y (AO22X1M)                               0.41       2.20 f
  U0_ClkDiv/count_reg[1]/D (SDFFRQX2M)                    0.00       2.20 f
  data arrival time                                                  2.20

  clock UARTCLK (rise edge)                             271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/count_reg[1]/CK (SDFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.41     270.69
  data required time                                               270.69
  --------------------------------------------------------------------------
  data required time                                               270.69
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                      268.50


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U1_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (SDFFRQX2M)                   0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (SDFFRQX2M)                    0.47       0.47 f
  U1_ClkDiv/U46/Y (CLKXOR2X2M)                            0.23       0.70 f
  U1_ClkDiv/U45/Y (NOR4X1M)                               0.26       0.96 r
  U1_ClkDiv/U44/Y (NAND4X1M)                              0.20       1.16 f
  U1_ClkDiv/U39/Y (OR2X1M)                                0.27       1.43 f
  U1_ClkDiv/U36/Y (AND3X1M)                               0.26       1.69 f
  U1_ClkDiv/U34/Y (AO22X1M)                               0.38       2.07 f
  U1_ClkDiv/count_reg[5]/D (SDFFRQX2M)                    0.00       2.07 f
  data arrival time                                                  2.07

  clock UARTCLK (rise edge)                             271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/count_reg[5]/CK (SDFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.40     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                      268.63


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U1_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (SDFFRQX2M)                   0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (SDFFRQX2M)                    0.47       0.47 f
  U1_ClkDiv/U46/Y (CLKXOR2X2M)                            0.23       0.70 f
  U1_ClkDiv/U45/Y (NOR4X1M)                               0.26       0.96 r
  U1_ClkDiv/U44/Y (NAND4X1M)                              0.20       1.16 f
  U1_ClkDiv/U39/Y (OR2X1M)                                0.27       1.43 f
  U1_ClkDiv/U36/Y (AND3X1M)                               0.26       1.69 f
  U1_ClkDiv/U33/Y (AO22X1M)                               0.38       2.07 f
  U1_ClkDiv/count_reg[4]/D (SDFFRQX2M)                    0.00       2.07 f
  data arrival time                                                  2.07

  clock UARTCLK (rise edge)                             271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/count_reg[4]/CK (SDFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.40     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                      268.63


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U1_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (SDFFRQX2M)                   0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (SDFFRQX2M)                    0.47       0.47 f
  U1_ClkDiv/U46/Y (CLKXOR2X2M)                            0.23       0.70 f
  U1_ClkDiv/U45/Y (NOR4X1M)                               0.26       0.96 r
  U1_ClkDiv/U44/Y (NAND4X1M)                              0.20       1.16 f
  U1_ClkDiv/U39/Y (OR2X1M)                                0.27       1.43 f
  U1_ClkDiv/U36/Y (AND3X1M)                               0.26       1.69 f
  U1_ClkDiv/U32/Y (AO22X1M)                               0.38       2.07 f
  U1_ClkDiv/count_reg[3]/D (SDFFRQX2M)                    0.00       2.07 f
  data arrival time                                                  2.07

  clock UARTCLK (rise edge)                             271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/count_reg[3]/CK (SDFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.40     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                      268.63


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U1_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (SDFFRQX2M)                   0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (SDFFRQX2M)                    0.47       0.47 f
  U1_ClkDiv/U46/Y (CLKXOR2X2M)                            0.23       0.70 f
  U1_ClkDiv/U45/Y (NOR4X1M)                               0.26       0.96 r
  U1_ClkDiv/U44/Y (NAND4X1M)                              0.20       1.16 f
  U1_ClkDiv/U39/Y (OR2X1M)                                0.27       1.43 f
  U1_ClkDiv/U36/Y (AND3X1M)                               0.26       1.69 f
  U1_ClkDiv/U35/Y (AO22X1M)                               0.38       2.07 f
  U1_ClkDiv/count_reg[6]/D (SDFFRQX2M)                    0.00       2.07 f
  data arrival time                                                  2.07

  clock UARTCLK (rise edge)                             271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/count_reg[6]/CK (SDFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.40     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                      268.63


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U1_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (SDFFRQX2M)                   0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (SDFFRQX2M)                    0.47       0.47 f
  U1_ClkDiv/U46/Y (CLKXOR2X2M)                            0.23       0.70 f
  U1_ClkDiv/U45/Y (NOR4X1M)                               0.26       0.96 r
  U1_ClkDiv/U44/Y (NAND4X1M)                              0.20       1.16 f
  U1_ClkDiv/U39/Y (OR2X1M)                                0.27       1.43 f
  U1_ClkDiv/U36/Y (AND3X1M)                               0.26       1.69 f
  U1_ClkDiv/U29/Y (AO22X1M)                               0.38       2.07 f
  U1_ClkDiv/count_reg[0]/D (SDFFRQX2M)                    0.00       2.07 f
  data arrival time                                                  2.07

  clock UARTCLK (rise edge)                             271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/count_reg[0]/CK (SDFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.40     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                      268.63


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U1_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (SDFFRQX2M)                   0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (SDFFRQX2M)                    0.47       0.47 f
  U1_ClkDiv/U46/Y (CLKXOR2X2M)                            0.23       0.70 f
  U1_ClkDiv/U45/Y (NOR4X1M)                               0.26       0.96 r
  U1_ClkDiv/U44/Y (NAND4X1M)                              0.20       1.16 f
  U1_ClkDiv/U39/Y (OR2X1M)                                0.27       1.43 f
  U1_ClkDiv/U36/Y (AND3X1M)                               0.26       1.69 f
  U1_ClkDiv/U31/Y (AO22X1M)                               0.38       2.07 f
  U1_ClkDiv/count_reg[2]/D (SDFFRQX2M)                    0.00       2.07 f
  data arrival time                                                  2.07

  clock UARTCLK (rise edge)                             271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/count_reg[2]/CK (SDFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.40     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                      268.63


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U1_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (SDFFRQX2M)                   0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (SDFFRQX2M)                    0.47       0.47 f
  U1_ClkDiv/U46/Y (CLKXOR2X2M)                            0.23       0.70 f
  U1_ClkDiv/U45/Y (NOR4X1M)                               0.26       0.96 r
  U1_ClkDiv/U44/Y (NAND4X1M)                              0.20       1.16 f
  U1_ClkDiv/U39/Y (OR2X1M)                                0.27       1.43 f
  U1_ClkDiv/U36/Y (AND3X1M)                               0.26       1.69 f
  U1_ClkDiv/U30/Y (AO22X1M)                               0.38       2.07 f
  U1_ClkDiv/count_reg[1]/D (SDFFRQX2M)                    0.00       2.07 f
  data arrival time                                                  2.07

  clock UARTCLK (rise edge)                             271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/count_reg[1]/CK (SDFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.40     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                      268.63


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (SDFFRQX2M)                    0.41       0.41 r
  U0_ClkDiv/U46/Y (CLKXOR2X2M)                            0.31       0.72 f
  U0_ClkDiv/U45/Y (NOR4X1M)                               0.26       0.97 r
  U0_ClkDiv/U44/Y (NAND4X1M)                              0.20       1.18 f
  U0_ClkDiv/U43/Y (MXI2X1M)                               0.18       1.35 r
  U0_ClkDiv/U42/Y (CLKNAND2X2M)                           0.13       1.49 f
  U0_ClkDiv/U38/Y (AOI21X1M)                              0.15       1.64 r
  U0_ClkDiv/U37/Y (CLKXOR2X2M)                            0.30       1.94 f
  U0_ClkDiv/div_clk_reg/D (SDFFRQX1M)                     0.00       1.94 f
  data arrival time                                                  1.94

  clock UARTCLK (rise edge)                             271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/div_clk_reg/CK (SDFFRQX1M)                    0.00     271.10 r
  library setup time                                     -0.40     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                      268.76


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U0_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (SDFFRQX2M)                    0.41       0.41 r
  U0_ClkDiv/U46/Y (CLKXOR2X2M)                            0.31       0.72 f
  U0_ClkDiv/U45/Y (NOR4X1M)                               0.26       0.97 r
  U0_ClkDiv/U44/Y (NAND4X1M)                              0.20       1.18 f
  U0_ClkDiv/U43/Y (MXI2X1M)                               0.18       1.35 r
  U0_ClkDiv/U42/Y (CLKNAND2X2M)                           0.13       1.49 f
  U0_ClkDiv/U41/Y (OR2X1M)                                0.23       1.72 f
  U0_ClkDiv/U40/Y (XNOR2X1M)                              0.18       1.90 f
  U0_ClkDiv/odd_edge_tog_reg/D (SDFFSQX1M)                0.00       1.90 f
  data arrival time                                                  1.90

  clock UARTCLK (rise edge)                             271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/odd_edge_tog_reg/CK (SDFFSQX1M)               0.00     271.10 r
  library setup time                                     -0.43     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                      268.77


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U1_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (SDFFRQX2M)                   0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (SDFFRQX2M)                    0.47       0.47 f
  U1_ClkDiv/U46/Y (CLKXOR2X2M)                            0.23       0.70 f
  U1_ClkDiv/U45/Y (NOR4X1M)                               0.26       0.96 r
  U1_ClkDiv/U44/Y (NAND4X1M)                              0.20       1.16 f
  U1_ClkDiv/U39/Y (OR2X1M)                                0.27       1.43 f
  U1_ClkDiv/U38/Y (AOI21X1M)                              0.16       1.58 r
  U1_ClkDiv/U37/Y (CLKXOR2X2M)                            0.30       1.88 f
  U1_ClkDiv/div_clk_reg/D (SDFFRQX1M)                     0.00       1.88 f
  data arrival time                                                  1.88

  clock UARTCLK (rise edge)                             271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/div_clk_reg/CK (SDFFRQX1M)                    0.00     271.10 r
  library setup time                                     -0.40     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (MET)                                                      268.82


  Startpoint: U1_ClkDiv/odd_edge_tog_reg
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U1_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/odd_edge_tog_reg/CK (SDFFSX2M)                0.00       0.00 r
  U1_ClkDiv/odd_edge_tog_reg/QN (SDFFSX2M)                0.29       0.29 r
  U1_ClkDiv/U66/Y (INVXLM)                                0.05       0.34 f
  U1_ClkDiv/U67/Y (DLY1X1M)                               0.34       0.68 f
  U1_ClkDiv/U40/Y (XNOR2X1M)                              0.14       0.82 f
  U1_ClkDiv/odd_edge_tog_reg/D (SDFFSX2M)                 0.00       0.82 f
  data arrival time                                                  0.82

  clock UARTCLK (rise edge)                             271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/odd_edge_tog_reg/CK (SDFFSX2M)                0.00     271.10 r
  library setup time                                     -0.42     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                      269.86


  Startpoint: U0_ClkDiv/div_clk_reg
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U0_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/div_clk_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ClkDiv/div_clk_reg/Q (SDFFRQX1M)                     0.46       0.46 f
  U0_ClkDiv/odd_edge_tog_reg/SI (SDFFSQX1M)               0.00       0.46 f
  data arrival time                                                  0.46

  clock UARTCLK (rise edge)                             271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/odd_edge_tog_reg/CK (SDFFSQX1M)               0.00     271.10 r
  library setup time                                     -0.54     270.56
  data required time                                               270.56
  --------------------------------------------------------------------------
  data required time                                               270.56
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                      270.10


  Startpoint: U1_ClkDiv/div_clk_reg
              (rising edge-triggered flip-flop clocked by UARTCLK)
  Endpoint: U1_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UARTCLK)
  Path Group: UARTCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UARTCLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/div_clk_reg/CK (SDFFRQX1M)                    0.00       0.00 r
  U1_ClkDiv/div_clk_reg/Q (SDFFRQX1M)                     0.46       0.46 f
  U1_ClkDiv/odd_edge_tog_reg/SI (SDFFSX2M)                0.00       0.46 f
  data arrival time                                                  0.46

  clock UARTCLK (rise edge)                             271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/odd_edge_tog_reg/CK (SDFFSX2M)                0.00     271.10 r
  library setup time                                     -0.54     270.56
  data required time                                               270.56
  --------------------------------------------------------------------------
  data required time                                               270.56
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                      270.10


1
