$date
	Sun May  7 00:51:28 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module add_test $end
$var wire 16 ! out [15:0] $end
$var wire 1 " cout $end
$var reg 1 # cin $end
$var reg 16 $ x [15:0] $end
$var reg 16 % y [15:0] $end
$scope module G $end
$var wire 16 & a [15:0] $end
$var wire 16 ' b [15:0] $end
$var wire 1 # carry_in $end
$var wire 16 ( sum [15:0] $end
$var wire 1 " carry_out $end
$var wire 17 ) carry [16:0] $end
$scope begin fa_loop[0] $end
$var wire 1 * t1 $end
$var wire 1 + t2 $end
$var wire 1 , t3 $end
$upscope $end
$scope begin fa_loop[1] $end
$var wire 1 - t1 $end
$var wire 1 . t2 $end
$var wire 1 / t3 $end
$upscope $end
$scope begin fa_loop[2] $end
$var wire 1 0 t1 $end
$var wire 1 1 t2 $end
$var wire 1 2 t3 $end
$upscope $end
$scope begin fa_loop[3] $end
$var wire 1 3 t1 $end
$var wire 1 4 t2 $end
$var wire 1 5 t3 $end
$upscope $end
$scope begin fa_loop[4] $end
$var wire 1 6 t1 $end
$var wire 1 7 t2 $end
$var wire 1 8 t3 $end
$upscope $end
$scope begin fa_loop[5] $end
$var wire 1 9 t1 $end
$var wire 1 : t2 $end
$var wire 1 ; t3 $end
$upscope $end
$scope begin fa_loop[6] $end
$var wire 1 < t1 $end
$var wire 1 = t2 $end
$var wire 1 > t3 $end
$upscope $end
$scope begin fa_loop[7] $end
$var wire 1 ? t1 $end
$var wire 1 @ t2 $end
$var wire 1 A t3 $end
$upscope $end
$scope begin fa_loop[8] $end
$var wire 1 B t1 $end
$var wire 1 C t2 $end
$var wire 1 D t3 $end
$upscope $end
$scope begin fa_loop[9] $end
$var wire 1 E t1 $end
$var wire 1 F t2 $end
$var wire 1 G t3 $end
$upscope $end
$scope begin fa_loop[10] $end
$var wire 1 H t1 $end
$var wire 1 I t2 $end
$var wire 1 J t3 $end
$upscope $end
$scope begin fa_loop[11] $end
$var wire 1 K t1 $end
$var wire 1 L t2 $end
$var wire 1 M t3 $end
$upscope $end
$scope begin fa_loop[12] $end
$var wire 1 N t1 $end
$var wire 1 O t2 $end
$var wire 1 P t3 $end
$upscope $end
$scope begin fa_loop[13] $end
$var wire 1 Q t1 $end
$var wire 1 R t2 $end
$var wire 1 S t3 $end
$upscope $end
$scope begin fa_loop[14] $end
$var wire 1 T t1 $end
$var wire 1 U t2 $end
$var wire 1 V t3 $end
$upscope $end
$scope begin fa_loop[15] $end
$var wire 1 W t1 $end
$var wire 1 X t2 $end
$var wire 1 Y t3 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
1N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
1B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
16
05
04
03
02
01
00
0/
0.
0-
0,
0+
1*
b0 )
b1000100010001 (
b1000100010001 '
b0 &
b1000100010001 %
b0 $
0#
0"
b1000100010001 !
$end
#10
1;
1S
18
1P
15
1M
12
1J
b111111001111110 )
b100001001000010 !
b100001001000010 (
19
1Q
0*
1+
1.
10
13
0B
1C
1F
1H
1K
b11001100110011 %
b11001100110011 '
b111100001111 $
b111100001111 &
#30
1"
02
05
0J
0M
08
0;
0P
b1111111111111110 !
b1111111111111110 (
0S
b11111111111111110 )
00
11
03
14
0H
1I
0K
1L
06
17
09
1:
1=
1@
0N
1O
0Q
1R
1U
1X
b1111111111111111 %
b1111111111111111 '
b1111111111111111 $
b1111111111111111 &
#60
