Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Tue Apr  1 22:07:11 2025
| Host         : razgo-Latitude-7400 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file scrambler_axi_v1_0_control_sets_placed.rpt
| Design       : scrambler_axi_v1_0
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    30 |
|    Minimum number of control sets                        |    30 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    66 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    30 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    17 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              14 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             179 |           40 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|        Clock Signal        |                                              Enable Signal                                              |                                             Set/Reset Signal                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  s_axi_intr_aclk_IBUF_BUFG | scrambler_axi_v1_0_S_AXI_INTR_inst/reg_intr_en0                                                         | scrambler_axi_v1_0_S_AXI_INTR_inst/clear                                                                |                1 |              1 |         1.00 |
|  s_axi_intr_aclk_IBUF_BUFG | scrambler_axi_v1_0_S_AXI_INTR_inst/reg_intr_ack0                                                        | scrambler_axi_v1_0_S_AXI_INTR_inst/gen_intr_reg[0].reg_intr_ack[0]_i_1_n_0                              |                1 |              1 |         1.00 |
|  s_axi_intr_aclk_IBUF_BUFG | scrambler_axi_v1_0_S_AXI_INTR_inst/reg_global_intr_en0                                                  | scrambler_axi_v1_0_S_AXI_INTR_inst/clear                                                                |                1 |              1 |         1.00 |
|  s_axi_intr_aclk_IBUF_BUFG | scrambler_axi_v1_0_S_AXI_INTR_inst/intr_reg_rden                                                        | scrambler_axi_v1_0_S_AXI_INTR_inst/clear                                                                |                1 |              1 |         1.00 |
|  s_axi_intr_aclk_IBUF_BUFG | scrambler_axi_v1_0_S_AXI_INTR_inst/gen_intr_detection[0].gen_irq_level.irq_level_high.s_irq_lvl_i_2_n_0 | scrambler_axi_v1_0_S_AXI_INTR_inst/gen_intr_detection[0].gen_irq_level.irq_level_high.s_irq_lvl_i_1_n_0 |                1 |              1 |         1.00 |
|  s00_axi_aclk_IBUF_BUFG    | scrambler_axi_v1_0_S00_AXI_inst/axi_arready0                                                            | scrambler_axi_v1_0_S00_AXI_inst/rst                                                                     |                1 |              2 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG    | scrambler_axi_v1_0_S00_AXI_inst/axi_awready0                                                            | scrambler_axi_v1_0_S00_AXI_inst/rst                                                                     |                1 |              2 |         2.00 |
|  s_axi_intr_aclk_IBUF_BUFG | scrambler_axi_v1_0_S_AXI_INTR_inst/axi_awready0                                                         | scrambler_axi_v1_0_S_AXI_INTR_inst/clear                                                                |                1 |              3 |         3.00 |
|  s_axi_intr_aclk_IBUF_BUFG | scrambler_axi_v1_0_S_AXI_INTR_inst/axi_arready0                                                         | scrambler_axi_v1_0_S_AXI_INTR_inst/clear                                                                |                1 |              3 |         3.00 |
|  s_axi_intr_aclk_IBUF_BUFG | scrambler_axi_v1_0_S_AXI_INTR_inst/sel                                                                  | scrambler_axi_v1_0_S_AXI_INTR_inst/clear                                                                |                1 |              4 |         4.00 |
|  s_axi_intr_aclk_IBUF_BUFG |                                                                                                         |                                                                                                         |                2 |              5 |         2.50 |
|  s00_axi_aclk_IBUF_BUFG    |                                                                                                         | scrambler_axi_v1_0_S00_AXI_inst/rst                                                                     |                2 |              6 |         3.00 |
|  s_axi_intr_aclk_IBUF_BUFG |                                                                                                         | scrambler_axi_v1_0_S_AXI_INTR_inst/clear                                                                |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG    | scrambler_axi_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                    | scrambler_axi_v1_0_S00_AXI_inst/rst                                                                     |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG    | scrambler_axi_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                    | scrambler_axi_v1_0_S00_AXI_inst/rst                                                                     |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG    | scrambler_axi_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                    | scrambler_axi_v1_0_S00_AXI_inst/rst                                                                     |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG    | scrambler_axi_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                    | scrambler_axi_v1_0_S00_AXI_inst/rst                                                                     |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG    | scrambler_axi_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                     | scrambler_axi_v1_0_S00_AXI_inst/rst                                                                     |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG    | scrambler_axi_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                    | scrambler_axi_v1_0_S00_AXI_inst/rst                                                                     |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG    | scrambler_axi_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                    | scrambler_axi_v1_0_S00_AXI_inst/rst                                                                     |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG    | scrambler_axi_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                    | scrambler_axi_v1_0_S00_AXI_inst/rst                                                                     |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG    | scrambler_axi_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                     | scrambler_axi_v1_0_S00_AXI_inst/rst                                                                     |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG    | scrambler_axi_v1_0_S00_AXI_inst/p_1_in[15]                                                              | scrambler_axi_v1_0_S00_AXI_inst/rst                                                                     |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG    | scrambler_axi_v1_0_S00_AXI_inst/p_1_in[7]                                                               | scrambler_axi_v1_0_S00_AXI_inst/rst                                                                     |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG    | scrambler_axi_v1_0_S00_AXI_inst/p_1_in[31]                                                              | scrambler_axi_v1_0_S00_AXI_inst/rst                                                                     |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG    | scrambler_axi_v1_0_S00_AXI_inst/p_1_in[23]                                                              | scrambler_axi_v1_0_S00_AXI_inst/rst                                                                     |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG    | scrambler_axi_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                     | scrambler_axi_v1_0_S00_AXI_inst/rst                                                                     |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG    | scrambler_axi_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                    | scrambler_axi_v1_0_S00_AXI_inst/rst                                                                     |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG    | scrambler_axi_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                    | scrambler_axi_v1_0_S00_AXI_inst/rst                                                                     |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG    | scrambler_axi_v1_0_S00_AXI_inst/slv_reg_rden                                                            | scrambler_axi_v1_0_S00_AXI_inst/rst                                                                     |                8 |             32 |         4.00 |
+----------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


