{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642771030420 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642771030426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 21 14:17:10 2022 " "Processing started: Fri Jan 21 14:17:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642771030426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771030426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Lab7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771030426 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642771031066 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642771031067 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Lab7.qsys " "Elaborating Qsys system entity \"Lab7.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771038403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:21 Progress: Loading Lab7/Lab7.qsys " "2022.01.21.14:17:21 Progress: Loading Lab7/Lab7.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771041427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:21 Progress: Reading input file " "2022.01.21.14:17:21 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771041873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:21 Progress: Adding Hex_1_2 \[altera_avalon_pio 17.0\] " "2022.01.21.14:17:21 Progress: Adding Hex_1_2 \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771041967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:22 Progress: Parameterizing module Hex_1_2 " "2022.01.21.14:17:22 Progress: Parameterizing module Hex_1_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771042020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:22 Progress: Adding Hex_3_4 \[altera_avalon_pio 17.0\] " "2022.01.21.14:17:22 Progress: Adding Hex_3_4 \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771042022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:22 Progress: Parameterizing module Hex_3_4 " "2022.01.21.14:17:22 Progress: Parameterizing module Hex_3_4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771042023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:22 Progress: Adding Hex_5_6 \[altera_avalon_pio 17.0\] " "2022.01.21.14:17:22 Progress: Adding Hex_5_6 \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771042023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:22 Progress: Parameterizing module Hex_5_6 " "2022.01.21.14:17:22 Progress: Parameterizing module Hex_5_6" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771042023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:22 Progress: Adding JTAG_UART \[altera_avalon_jtag_uart 17.0\] " "2022.01.21.14:17:22 Progress: Adding JTAG_UART \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771042024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:22 Progress: Parameterizing module JTAG_UART " "2022.01.21.14:17:22 Progress: Parameterizing module JTAG_UART" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771042044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:22 Progress: Adding MUTEX \[altera_avalon_mutex 17.0\] " "2022.01.21.14:17:22 Progress: Adding MUTEX \[altera_avalon_mutex 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771042044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:22 Progress: Parameterizing module MUTEX " "2022.01.21.14:17:22 Progress: Parameterizing module MUTEX" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771042059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:22 Progress: Adding Processor1 \[altera_nios2_gen2 17.0\] " "2022.01.21.14:17:22 Progress: Adding Processor1 \[altera_nios2_gen2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771042059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:22 Progress: Parameterizing module Processor1 " "2022.01.21.14:17:22 Progress: Parameterizing module Processor1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771042798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:22 Progress: Adding Processor2 \[altera_nios2_gen2 17.0\] " "2022.01.21.14:17:22 Progress: Adding Processor2 \[altera_nios2_gen2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771042802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:22 Progress: Parameterizing module Processor2 " "2022.01.21.14:17:22 Progress: Parameterizing module Processor2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771042803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:22 Progress: Adding RAM1 \[altera_avalon_onchip_memory2 17.0\] " "2022.01.21.14:17:22 Progress: Adding RAM1 \[altera_avalon_onchip_memory2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771042805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:22 Progress: Parameterizing module RAM1 " "2022.01.21.14:17:22 Progress: Parameterizing module RAM1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771042826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:22 Progress: Adding RAM2 \[altera_avalon_onchip_memory2 17.0\] " "2022.01.21.14:17:22 Progress: Adding RAM2 \[altera_avalon_onchip_memory2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771042827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:22 Progress: Parameterizing module RAM2 " "2022.01.21.14:17:22 Progress: Parameterizing module RAM2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771042829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:22 Progress: Adding SHARED_MEMORY \[altera_avalon_onchip_memory2 17.0\] " "2022.01.21.14:17:22 Progress: Adding SHARED_MEMORY \[altera_avalon_onchip_memory2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771042830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:22 Progress: Parameterizing module SHARED_MEMORY " "2022.01.21.14:17:22 Progress: Parameterizing module SHARED_MEMORY" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771042830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:22 Progress: Adding Timer1 \[altera_avalon_timer 17.0\] " "2022.01.21.14:17:22 Progress: Adding Timer1 \[altera_avalon_timer 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771042830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:22 Progress: Parameterizing module Timer1 " "2022.01.21.14:17:22 Progress: Parameterizing module Timer1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771042867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:22 Progress: Adding Timer2 \[altera_avalon_timer 17.0\] " "2022.01.21.14:17:22 Progress: Adding Timer2 \[altera_avalon_timer 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771042868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:22 Progress: Parameterizing module Timer2 " "2022.01.21.14:17:22 Progress: Parameterizing module Timer2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771042868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:22 Progress: Adding clk_0 \[clock_source 17.0\] " "2022.01.21.14:17:22 Progress: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771042868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:22 Progress: Parameterizing module clk_0 " "2022.01.21.14:17:22 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771042981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:22 Progress: Adding leds \[altera_avalon_pio 17.0\] " "2022.01.21.14:17:22 Progress: Adding leds \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771042981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:22 Progress: Parameterizing module leds " "2022.01.21.14:17:22 Progress: Parameterizing module leds" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771042982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:22 Progress: Adding pushbutton \[altera_avalon_pio 17.0\] " "2022.01.21.14:17:22 Progress: Adding pushbutton \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771042982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:22 Progress: Parameterizing module pushbutton " "2022.01.21.14:17:22 Progress: Parameterizing module pushbutton" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771042982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:22 Progress: Adding rooms_manager_0 \[rooms_manager 1.0\] " "2022.01.21.14:17:22 Progress: Adding rooms_manager_0 \[rooms_manager 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771042982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:23 Progress: Parameterizing module rooms_manager_0 " "2022.01.21.14:17:23 Progress: Parameterizing module rooms_manager_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771043294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:23 Progress: Adding sw_sliders \[altera_avalon_pio 17.0\] " "2022.01.21.14:17:23 Progress: Adding sw_sliders \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771043294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:23 Progress: Parameterizing module sw_sliders " "2022.01.21.14:17:23 Progress: Parameterizing module sw_sliders" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771043295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:23 Progress: Building connections " "2022.01.21.14:17:23 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771043295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:23 Progress: Parameterizing connections " "2022.01.21.14:17:23 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771043328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:23 Progress: Validating " "2022.01.21.14:17:23 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771043331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.21.14:17:24 Progress: Done reading input file " "2022.01.21.14:17:24 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771044271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab7.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Lab7.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771045268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab7.MUTEX: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab. " "Lab7.MUTEX: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771045269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab7.pushbutton: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab7.pushbutton: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771045269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab7.sw_sliders: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab7.sw_sliders: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771045270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab7: Generating Lab7 \"Lab7\" for QUARTUS_SYNTH " "Lab7: Generating Lab7 \"Lab7\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771045898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_1_2: Starting RTL generation for module 'Lab7_Hex_1_2' " "Hex_1_2: Starting RTL generation for module 'Lab7_Hex_1_2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771051480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_1_2:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab7_Hex_1_2 --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0001_Hex_1_2_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0001_Hex_1_2_gen//Lab7_Hex_1_2_component_configuration.pl  --do_build_sim=0  \] " "Hex_1_2:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab7_Hex_1_2 --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0001_Hex_1_2_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0001_Hex_1_2_gen//Lab7_Hex_1_2_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771051480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_1_2: Done RTL generation for module 'Lab7_Hex_1_2' " "Hex_1_2: Done RTL generation for module 'Lab7_Hex_1_2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771051682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_1_2: \"Lab7\" instantiated altera_avalon_pio \"Hex_1_2\" " "Hex_1_2: \"Lab7\" instantiated altera_avalon_pio \"Hex_1_2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771051689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: Starting RTL generation for module 'Lab7_JTAG_UART' " "JTAG_UART: Starting RTL generation for module 'Lab7_JTAG_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771051697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Lab7_JTAG_UART --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0002_JTAG_UART_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0002_JTAG_UART_gen//Lab7_JTAG_UART_component_configuration.pl  --do_build_sim=0  \] " "JTAG_UART:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Lab7_JTAG_UART --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0002_JTAG_UART_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0002_JTAG_UART_gen//Lab7_JTAG_UART_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771051697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: Done RTL generation for module 'Lab7_JTAG_UART' " "JTAG_UART: Done RTL generation for module 'Lab7_JTAG_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771051956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: \"Lab7\" instantiated altera_avalon_jtag_uart \"JTAG_UART\" " "JTAG_UART: \"Lab7\" instantiated altera_avalon_jtag_uart \"JTAG_UART\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771051963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MUTEX: Starting RTL generation for module 'Lab7_MUTEX' " "MUTEX: Starting RTL generation for module 'Lab7_MUTEX'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771051969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MUTEX:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex/generate_rtl.pl --name=Lab7_MUTEX --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0003_MUTEX_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0003_MUTEX_gen//Lab7_MUTEX_component_configuration.pl  --do_build_sim=0  \] " "MUTEX:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex/generate_rtl.pl --name=Lab7_MUTEX --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0003_MUTEX_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0003_MUTEX_gen//Lab7_MUTEX_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771051969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MUTEX: Done RTL generation for module 'Lab7_MUTEX' " "MUTEX: Done RTL generation for module 'Lab7_MUTEX'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771052175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MUTEX: \"Lab7\" instantiated altera_avalon_mutex \"MUTEX\" " "MUTEX: \"Lab7\" instantiated altera_avalon_mutex \"MUTEX\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771052180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processor1: \"Lab7\" instantiated altera_nios2_gen2 \"Processor1\" " "Processor1: \"Lab7\" instantiated altera_nios2_gen2 \"Processor1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771052567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processor2: \"Lab7\" instantiated altera_nios2_gen2 \"Processor2\" " "Processor2: \"Lab7\" instantiated altera_nios2_gen2 \"Processor2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771052946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM1: Starting RTL generation for module 'Lab7_RAM1' " "RAM1: Starting RTL generation for module 'Lab7_RAM1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771052954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM1:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Lab7_RAM1 --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0004_RAM1_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0004_RAM1_gen//Lab7_RAM1_component_configuration.pl  --do_build_sim=0  \] " "RAM1:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Lab7_RAM1 --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0004_RAM1_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0004_RAM1_gen//Lab7_RAM1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771052954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM1: Done RTL generation for module 'Lab7_RAM1' " "RAM1: Done RTL generation for module 'Lab7_RAM1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771053899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM1: \"Lab7\" instantiated altera_avalon_onchip_memory2 \"RAM1\" " "RAM1: \"Lab7\" instantiated altera_avalon_onchip_memory2 \"RAM1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771053916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM2: Starting RTL generation for module 'Lab7_RAM2' " "RAM2: Starting RTL generation for module 'Lab7_RAM2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771053925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM2:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Lab7_RAM2 --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0005_RAM2_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0005_RAM2_gen//Lab7_RAM2_component_configuration.pl  --do_build_sim=0  \] " "RAM2:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Lab7_RAM2 --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0005_RAM2_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0005_RAM2_gen//Lab7_RAM2_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771053925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM2: Done RTL generation for module 'Lab7_RAM2' " "RAM2: Done RTL generation for module 'Lab7_RAM2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771054341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM2: \"Lab7\" instantiated altera_avalon_onchip_memory2 \"RAM2\" " "RAM2: \"Lab7\" instantiated altera_avalon_onchip_memory2 \"RAM2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771054353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SHARED_MEMORY: Starting RTL generation for module 'Lab7_SHARED_MEMORY' " "SHARED_MEMORY: Starting RTL generation for module 'Lab7_SHARED_MEMORY'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771054361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SHARED_MEMORY:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Lab7_SHARED_MEMORY --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0006_SHARED_MEMORY_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0006_SHARED_MEMORY_gen//Lab7_SHARED_MEMORY_component_configuration.pl  --do_build_sim=0  \] " "SHARED_MEMORY:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Lab7_SHARED_MEMORY --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0006_SHARED_MEMORY_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0006_SHARED_MEMORY_gen//Lab7_SHARED_MEMORY_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771054362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SHARED_MEMORY: Done RTL generation for module 'Lab7_SHARED_MEMORY' " "SHARED_MEMORY: Done RTL generation for module 'Lab7_SHARED_MEMORY'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771054580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SHARED_MEMORY: \"Lab7\" instantiated altera_avalon_onchip_memory2 \"SHARED_MEMORY\" " "SHARED_MEMORY: \"Lab7\" instantiated altera_avalon_onchip_memory2 \"SHARED_MEMORY\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771054590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer1: Starting RTL generation for module 'Lab7_Timer1' " "Timer1: Starting RTL generation for module 'Lab7_Timer1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771054595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer1:   Generation command is \[exec C:/intelFPGA_lite/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Lab7_Timer1 --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0007_Timer1_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0007_Timer1_gen//Lab7_Timer1_component_configuration.pl  --do_build_sim=0  \] " "Timer1:   Generation command is \[exec C:/intelFPGA_lite/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Lab7_Timer1 --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0007_Timer1_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0007_Timer1_gen//Lab7_Timer1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771054595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer1: Done RTL generation for module 'Lab7_Timer1' " "Timer1: Done RTL generation for module 'Lab7_Timer1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771054828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer1: \"Lab7\" instantiated altera_avalon_timer \"Timer1\" " "Timer1: \"Lab7\" instantiated altera_avalon_timer \"Timer1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771054834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Starting RTL generation for module 'Lab7_leds' " "Leds: Starting RTL generation for module 'Lab7_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771054840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab7_leds --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0008_leds_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0008_leds_gen//Lab7_leds_component_configuration.pl  --do_build_sim=0  \] " "Leds:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab7_leds --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0008_leds_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0008_leds_gen//Lab7_leds_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771054841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Done RTL generation for module 'Lab7_leds' " "Leds: Done RTL generation for module 'Lab7_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771055031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: \"Lab7\" instantiated altera_avalon_pio \"leds\" " "Leds: \"Lab7\" instantiated altera_avalon_pio \"leds\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771055036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbutton: Starting RTL generation for module 'Lab7_pushbutton' " "Pushbutton: Starting RTL generation for module 'Lab7_pushbutton'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771055044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbutton:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab7_pushbutton --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0009_pushbutton_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0009_pushbutton_gen//Lab7_pushbutton_component_configuration.pl  --do_build_sim=0  \] " "Pushbutton:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab7_pushbutton --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0009_pushbutton_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0009_pushbutton_gen//Lab7_pushbutton_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771055044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbutton: Done RTL generation for module 'Lab7_pushbutton' " "Pushbutton: Done RTL generation for module 'Lab7_pushbutton'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771055260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbutton: \"Lab7\" instantiated altera_avalon_pio \"pushbutton\" " "Pushbutton: \"Lab7\" instantiated altera_avalon_pio \"pushbutton\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771055265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rooms_manager_0: \"Lab7\" instantiated rooms_manager \"rooms_manager_0\" " "Rooms_manager_0: \"Lab7\" instantiated rooms_manager \"rooms_manager_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771055267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw_sliders: Starting RTL generation for module 'Lab7_sw_sliders' " "Sw_sliders: Starting RTL generation for module 'Lab7_sw_sliders'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771055273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw_sliders:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab7_sw_sliders --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0011_sw_sliders_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0011_sw_sliders_gen//Lab7_sw_sliders_component_configuration.pl  --do_build_sim=0  \] " "Sw_sliders:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab7_sw_sliders --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0011_sw_sliders_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0011_sw_sliders_gen//Lab7_sw_sliders_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771055274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw_sliders: Done RTL generation for module 'Lab7_sw_sliders' " "Sw_sliders: Done RTL generation for module 'Lab7_sw_sliders'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771055518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw_sliders: \"Lab7\" instantiated altera_avalon_pio \"sw_sliders\" " "Sw_sliders: \"Lab7\" instantiated altera_avalon_pio \"sw_sliders\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771055523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771060243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771060451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771060658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771060880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771061087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771061292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771061498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771061703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771061910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771062115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771062321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771062528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771062748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771062956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771063162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771063366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"Lab7\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"Lab7\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771066987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"Lab7\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"Lab7\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771066994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper_001: \"Lab7\" instantiated altera_irq_mapper \"irq_mapper_001\" " "Irq_mapper_001: \"Lab7\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771066998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"Lab7\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"Lab7\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771067003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'Lab7_Processor1_cpu' " "Cpu: Starting RTL generation for module 'Lab7_Processor1_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771067017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Lab7_Processor1_cpu --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0015_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0015_cpu_gen//Lab7_Processor1_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Lab7_Processor1_cpu --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0015_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0015_cpu_gen//Lab7_Processor1_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771067017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.21 14:17:47 (*) Starting Nios II generation " "Cpu: # 2022.01.21 14:17:47 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771069496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.21 14:17:47 (*)   Checking for plaintext license. " "Cpu: # 2022.01.21 14:17:47 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771069496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.21 14:17:48 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/ " "Cpu: # 2022.01.21 14:17:48 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771069496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.21 14:17:48 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.01.21 14:17:48 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771069496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.21 14:17:48 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.01.21 14:17:48 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771069496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.21 14:17:48 (*)   Plaintext license not found. " "Cpu: # 2022.01.21 14:17:48 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771069496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.21 14:17:48 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2022.01.21 14:17:48 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771069497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.21 14:17:48 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.01.21 14:17:48 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771069497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.21 14:17:48 (*)   Creating all objects for CPU " "Cpu: # 2022.01.21 14:17:48 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771069497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.21 14:17:48 (*)   Generating RTL from CPU objects " "Cpu: # 2022.01.21 14:17:48 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771069497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.21 14:17:48 (*)   Creating plain-text RTL " "Cpu: # 2022.01.21 14:17:48 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771069497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.21 14:17:49 (*) Done Nios II generation " "Cpu: # 2022.01.21 14:17:49 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771069497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'Lab7_Processor1_cpu' " "Cpu: Done RTL generation for module 'Lab7_Processor1_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771069497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"Processor1\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"Processor1\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771069514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'Lab7_Processor2_cpu' " "Cpu: Starting RTL generation for module 'Lab7_Processor2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771069531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Lab7_Processor2_cpu --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0016_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0016_cpu_gen//Lab7_Processor2_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Lab7_Processor2_cpu --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0016_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0016_cpu_gen//Lab7_Processor2_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771069531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.21 14:17:50 (*) Starting Nios II generation " "Cpu: # 2022.01.21 14:17:50 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771071981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.21 14:17:50 (*)   Checking for plaintext license. " "Cpu: # 2022.01.21 14:17:50 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771071981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.21 14:17:50 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/ " "Cpu: # 2022.01.21 14:17:50 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771071981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.21 14:17:50 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.01.21 14:17:50 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771071982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.21 14:17:50 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.01.21 14:17:50 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771071982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.21 14:17:50 (*)   Plaintext license not found. " "Cpu: # 2022.01.21 14:17:50 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771071982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.21 14:17:50 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2022.01.21 14:17:50 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771071982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.21 14:17:50 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.01.21 14:17:50 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771071982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.21 14:17:50 (*)   Creating all objects for CPU " "Cpu: # 2022.01.21 14:17:50 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771071982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.21 14:17:51 (*)   Generating RTL from CPU objects " "Cpu: # 2022.01.21 14:17:51 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771071982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.21 14:17:51 (*)   Creating plain-text RTL " "Cpu: # 2022.01.21 14:17:51 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771071982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.21 14:17:51 (*) Done Nios II generation " "Cpu: # 2022.01.21 14:17:51 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771071982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'Lab7_Processor2_cpu' " "Cpu: Done RTL generation for module 'Lab7_Processor2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771071982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"Processor2\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"Processor2\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771071999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processor1_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"Processor1_data_master_translator\" " "Processor1_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"Processor1_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JTAG_UART_avalon_jtag_slave_translator\" " "JTAG_UART_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JTAG_UART_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processor1_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"Processor1_data_master_agent\" " "Processor1_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"Processor1_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JTAG_UART_avalon_jtag_slave_agent\" " "JTAG_UART_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JTAG_UART_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"JTAG_UART_avalon_jtag_slave_agent_rsp_fifo\" " "JTAG_UART_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"JTAG_UART_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\" " "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_012: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_012\" " "Router_012: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_012\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_019: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_019\" " "Router_019: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_019\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rooms_manager_0_avalon_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"rooms_manager_0_avalon_slave_0_burst_adapter\" " "Rooms_manager_0_avalon_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"rooms_manager_0_avalon_slave_0_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\" " "Cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/17.0/Lab7/db/ip/Lab7/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/17.0/Lab7/db/ip/Lab7/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\" " "Cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/17.0/Lab7/db/ip/Lab7/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/17.0/Lab7/db/ip/Lab7/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\" " "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/17.0/Lab7/db/ip/Lab7/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/17.0/Lab7/db/ip/Lab7/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/17.0/Lab7/db/ip/Lab7/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/17.0/Lab7/db/ip/Lab7/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/17.0/Lab7/db/ip/Lab7/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/17.0/Lab7/db/ip/Lab7/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\" " "Rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/17.0/Lab7/db/ip/Lab7/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/17.0/Lab7/db/ip/Lab7/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rooms_manager_0_avalon_slave_0_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"rooms_manager_0_avalon_slave_0_rsp_width_adapter\" " "Rooms_manager_0_avalon_slave_0_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"rooms_manager_0_avalon_slave_0_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/17.0/Lab7/db/ip/Lab7/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/intelFPGA_lite/17.0/Lab7/db/ip/Lab7/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/17.0/Lab7/db/ip/Lab7/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/intelFPGA_lite/17.0/Lab7/db/ip/Lab7/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_015\" " "Avalon_st_adapter_015: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_015\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_015\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_015\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab7: Done \"Lab7\" with 54 modules, 86 files " "Lab7: Done \"Lab7\" with 54 modules, 86 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771072991 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "Lab7.qsys " "Finished elaborating Qsys system entity \"Lab7.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771074188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab6-rtl " "Found design unit 1: Lab6-rtl" {  } { { "Lab7.vhd" "" { Text "C:/intelFPGA_lite/17.0/Lab7/Lab7.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074903 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab6 " "Found entity 1: Lab6" {  } { { "Lab7.vhd" "" { Text "C:/intelFPGA_lite/17.0/Lab7/Lab7.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771074903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/lab7.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/lab7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7 " "Found entity 1: Lab7" {  } { { "db/ip/lab7/lab7.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771074912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab6-rtl " "Found design unit 1: Lab6-rtl" {  } { { "db/ip/lab7/submodules/lab7.vhd" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074914 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab6 " "Found entity 1: Lab6" {  } { { "db/ip/lab7/submodules/lab7.vhd" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771074914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_hex_1_2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_hex_1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_Hex_1_2 " "Found entity 1: Lab7_Hex_1_2" {  } { { "db/ip/lab7/submodules/lab7_hex_1_2.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_hex_1_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771074915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/lab7/submodules/lab7_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_JTAG_UART_sim_scfifo_w " "Found entity 1: Lab7_JTAG_UART_sim_scfifo_w" {  } { { "db/ip/lab7/submodules/lab7_jtag_uart.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074918 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab7_JTAG_UART_scfifo_w " "Found entity 2: Lab7_JTAG_UART_scfifo_w" {  } { { "db/ip/lab7/submodules/lab7_jtag_uart.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074918 ""} { "Info" "ISGN_ENTITY_NAME" "3 Lab7_JTAG_UART_sim_scfifo_r " "Found entity 3: Lab7_JTAG_UART_sim_scfifo_r" {  } { { "db/ip/lab7/submodules/lab7_jtag_uart.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074918 ""} { "Info" "ISGN_ENTITY_NAME" "4 Lab7_JTAG_UART_scfifo_r " "Found entity 4: Lab7_JTAG_UART_scfifo_r" {  } { { "db/ip/lab7/submodules/lab7_jtag_uart.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074918 ""} { "Info" "ISGN_ENTITY_NAME" "5 Lab7_JTAG_UART " "Found entity 5: Lab7_JTAG_UART" {  } { { "db/ip/lab7/submodules/lab7_jtag_uart.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771074918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mutex.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mutex.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_MUTEX " "Found entity 1: Lab7_MUTEX" {  } { { "db/ip/lab7/submodules/lab7_mutex.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mutex.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771074920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_processor1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_processor1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_Processor1 " "Found entity 1: Lab7_Processor1" {  } { { "db/ip/lab7/submodules/lab7_processor1.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771074922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_processor1_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/lab7/submodules/lab7_processor1_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_Processor1_cpu_register_bank_a_module " "Found entity 1: Lab7_Processor1_cpu_register_bank_a_module" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074935 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab7_Processor1_cpu_register_bank_b_module " "Found entity 2: Lab7_Processor1_cpu_register_bank_b_module" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074935 ""} { "Info" "ISGN_ENTITY_NAME" "3 Lab7_Processor1_cpu_nios2_oci_debug " "Found entity 3: Lab7_Processor1_cpu_nios2_oci_debug" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074935 ""} { "Info" "ISGN_ENTITY_NAME" "4 Lab7_Processor1_cpu_nios2_oci_break " "Found entity 4: Lab7_Processor1_cpu_nios2_oci_break" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074935 ""} { "Info" "ISGN_ENTITY_NAME" "5 Lab7_Processor1_cpu_nios2_oci_xbrk " "Found entity 5: Lab7_Processor1_cpu_nios2_oci_xbrk" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074935 ""} { "Info" "ISGN_ENTITY_NAME" "6 Lab7_Processor1_cpu_nios2_oci_dbrk " "Found entity 6: Lab7_Processor1_cpu_nios2_oci_dbrk" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074935 ""} { "Info" "ISGN_ENTITY_NAME" "7 Lab7_Processor1_cpu_nios2_oci_itrace " "Found entity 7: Lab7_Processor1_cpu_nios2_oci_itrace" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074935 ""} { "Info" "ISGN_ENTITY_NAME" "8 Lab7_Processor1_cpu_nios2_oci_td_mode " "Found entity 8: Lab7_Processor1_cpu_nios2_oci_td_mode" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074935 ""} { "Info" "ISGN_ENTITY_NAME" "9 Lab7_Processor1_cpu_nios2_oci_dtrace " "Found entity 9: Lab7_Processor1_cpu_nios2_oci_dtrace" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074935 ""} { "Info" "ISGN_ENTITY_NAME" "10 Lab7_Processor1_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Lab7_Processor1_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074935 ""} { "Info" "ISGN_ENTITY_NAME" "11 Lab7_Processor1_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Lab7_Processor1_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074935 ""} { "Info" "ISGN_ENTITY_NAME" "12 Lab7_Processor1_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Lab7_Processor1_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074935 ""} { "Info" "ISGN_ENTITY_NAME" "13 Lab7_Processor1_cpu_nios2_oci_fifo " "Found entity 13: Lab7_Processor1_cpu_nios2_oci_fifo" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074935 ""} { "Info" "ISGN_ENTITY_NAME" "14 Lab7_Processor1_cpu_nios2_oci_pib " "Found entity 14: Lab7_Processor1_cpu_nios2_oci_pib" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074935 ""} { "Info" "ISGN_ENTITY_NAME" "15 Lab7_Processor1_cpu_nios2_oci_im " "Found entity 15: Lab7_Processor1_cpu_nios2_oci_im" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074935 ""} { "Info" "ISGN_ENTITY_NAME" "16 Lab7_Processor1_cpu_nios2_performance_monitors " "Found entity 16: Lab7_Processor1_cpu_nios2_performance_monitors" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074935 ""} { "Info" "ISGN_ENTITY_NAME" "17 Lab7_Processor1_cpu_nios2_avalon_reg " "Found entity 17: Lab7_Processor1_cpu_nios2_avalon_reg" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074935 ""} { "Info" "ISGN_ENTITY_NAME" "18 Lab7_Processor1_cpu_ociram_sp_ram_module " "Found entity 18: Lab7_Processor1_cpu_ociram_sp_ram_module" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074935 ""} { "Info" "ISGN_ENTITY_NAME" "19 Lab7_Processor1_cpu_nios2_ocimem " "Found entity 19: Lab7_Processor1_cpu_nios2_ocimem" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074935 ""} { "Info" "ISGN_ENTITY_NAME" "20 Lab7_Processor1_cpu_nios2_oci " "Found entity 20: Lab7_Processor1_cpu_nios2_oci" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074935 ""} { "Info" "ISGN_ENTITY_NAME" "21 Lab7_Processor1_cpu " "Found entity 21: Lab7_Processor1_cpu" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771074935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_Processor1_cpu_debug_slave_sysclk " "Found entity 1: Lab7_Processor1_cpu_debug_slave_sysclk" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771074937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_Processor1_cpu_debug_slave_tck " "Found entity 1: Lab7_Processor1_cpu_debug_slave_tck" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771074939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_Processor1_cpu_debug_slave_wrapper " "Found entity 1: Lab7_Processor1_cpu_debug_slave_wrapper" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771074941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_processor1_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_processor1_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_Processor1_cpu_test_bench " "Found entity 1: Lab7_Processor1_cpu_test_bench" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771074944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_processor2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_processor2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_Processor2 " "Found entity 1: Lab7_Processor2" {  } { { "db/ip/lab7/submodules/lab7_processor2.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771074945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_processor2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/lab7/submodules/lab7_processor2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_Processor2_cpu_register_bank_a_module " "Found entity 1: Lab7_Processor2_cpu_register_bank_a_module" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074958 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab7_Processor2_cpu_register_bank_b_module " "Found entity 2: Lab7_Processor2_cpu_register_bank_b_module" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074958 ""} { "Info" "ISGN_ENTITY_NAME" "3 Lab7_Processor2_cpu_nios2_oci_debug " "Found entity 3: Lab7_Processor2_cpu_nios2_oci_debug" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074958 ""} { "Info" "ISGN_ENTITY_NAME" "4 Lab7_Processor2_cpu_nios2_oci_break " "Found entity 4: Lab7_Processor2_cpu_nios2_oci_break" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074958 ""} { "Info" "ISGN_ENTITY_NAME" "5 Lab7_Processor2_cpu_nios2_oci_xbrk " "Found entity 5: Lab7_Processor2_cpu_nios2_oci_xbrk" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074958 ""} { "Info" "ISGN_ENTITY_NAME" "6 Lab7_Processor2_cpu_nios2_oci_dbrk " "Found entity 6: Lab7_Processor2_cpu_nios2_oci_dbrk" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074958 ""} { "Info" "ISGN_ENTITY_NAME" "7 Lab7_Processor2_cpu_nios2_oci_itrace " "Found entity 7: Lab7_Processor2_cpu_nios2_oci_itrace" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074958 ""} { "Info" "ISGN_ENTITY_NAME" "8 Lab7_Processor2_cpu_nios2_oci_td_mode " "Found entity 8: Lab7_Processor2_cpu_nios2_oci_td_mode" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074958 ""} { "Info" "ISGN_ENTITY_NAME" "9 Lab7_Processor2_cpu_nios2_oci_dtrace " "Found entity 9: Lab7_Processor2_cpu_nios2_oci_dtrace" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074958 ""} { "Info" "ISGN_ENTITY_NAME" "10 Lab7_Processor2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Lab7_Processor2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074958 ""} { "Info" "ISGN_ENTITY_NAME" "11 Lab7_Processor2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Lab7_Processor2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074958 ""} { "Info" "ISGN_ENTITY_NAME" "12 Lab7_Processor2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Lab7_Processor2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074958 ""} { "Info" "ISGN_ENTITY_NAME" "13 Lab7_Processor2_cpu_nios2_oci_fifo " "Found entity 13: Lab7_Processor2_cpu_nios2_oci_fifo" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074958 ""} { "Info" "ISGN_ENTITY_NAME" "14 Lab7_Processor2_cpu_nios2_oci_pib " "Found entity 14: Lab7_Processor2_cpu_nios2_oci_pib" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074958 ""} { "Info" "ISGN_ENTITY_NAME" "15 Lab7_Processor2_cpu_nios2_oci_im " "Found entity 15: Lab7_Processor2_cpu_nios2_oci_im" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074958 ""} { "Info" "ISGN_ENTITY_NAME" "16 Lab7_Processor2_cpu_nios2_performance_monitors " "Found entity 16: Lab7_Processor2_cpu_nios2_performance_monitors" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074958 ""} { "Info" "ISGN_ENTITY_NAME" "17 Lab7_Processor2_cpu_nios2_avalon_reg " "Found entity 17: Lab7_Processor2_cpu_nios2_avalon_reg" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074958 ""} { "Info" "ISGN_ENTITY_NAME" "18 Lab7_Processor2_cpu_ociram_sp_ram_module " "Found entity 18: Lab7_Processor2_cpu_ociram_sp_ram_module" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074958 ""} { "Info" "ISGN_ENTITY_NAME" "19 Lab7_Processor2_cpu_nios2_ocimem " "Found entity 19: Lab7_Processor2_cpu_nios2_ocimem" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074958 ""} { "Info" "ISGN_ENTITY_NAME" "20 Lab7_Processor2_cpu_nios2_oci " "Found entity 20: Lab7_Processor2_cpu_nios2_oci" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074958 ""} { "Info" "ISGN_ENTITY_NAME" "21 Lab7_Processor2_cpu " "Found entity 21: Lab7_Processor2_cpu" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771074958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_processor2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_processor2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_Processor2_cpu_debug_slave_sysclk " "Found entity 1: Lab7_Processor2_cpu_debug_slave_sysclk" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771074961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_processor2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_processor2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_Processor2_cpu_debug_slave_tck " "Found entity 1: Lab7_Processor2_cpu_debug_slave_tck" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771074963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_processor2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_processor2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_Processor2_cpu_debug_slave_wrapper " "Found entity 1: Lab7_Processor2_cpu_debug_slave_wrapper" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771074965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_processor2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_processor2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_Processor2_cpu_test_bench " "Found entity 1: Lab7_Processor2_cpu_test_bench" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771074967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_RAM1 " "Found entity 1: Lab7_RAM1" {  } { { "db/ip/lab7/submodules/lab7_ram1.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_ram1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771074968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_RAM2 " "Found entity 1: Lab7_RAM2" {  } { { "db/ip/lab7/submodules/lab7_ram2.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_ram2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771074970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_shared_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_shared_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_SHARED_MEMORY " "Found entity 1: Lab7_SHARED_MEMORY" {  } { { "db/ip/lab7/submodules/lab7_shared_memory.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_shared_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771074972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_timer1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_timer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_Timer1 " "Found entity 1: Lab7_Timer1" {  } { { "db/ip/lab7/submodules/lab7_timer1.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_timer1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771074974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_irq_mapper " "Found entity 1: Lab7_irq_mapper" {  } { { "db/ip/lab7/submodules/lab7_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771074975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_irq_mapper_001 " "Found entity 1: Lab7_irq_mapper_001" {  } { { "db/ip/lab7/submodules/lab7_irq_mapper_001.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771074976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_leds " "Found entity 1: Lab7_leds" {  } { { "db/ip/lab7/submodules/lab7_leds.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771074978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0 " "Found entity 1: Lab7_mm_interconnect_0" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771074992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Lab7_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771074994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_015.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_015.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_avalon_st_adapter_015 " "Found entity 1: Lab7_mm_interconnect_0_avalon_st_adapter_015" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_015.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_015.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771074996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_015_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_015_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_avalon_st_adapter_015_error_adapter_0 " "Found entity 1: Lab7_mm_interconnect_0_avalon_st_adapter_015_error_adapter_0" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_015_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_015_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771074998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771074999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771074999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_cmd_demux " "Found entity 1: Lab7_mm_interconnect_0_cmd_demux" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Lab7_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_cmd_demux_002 " "Found entity 1: Lab7_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_cmd_demux_003 " "Found entity 1: Lab7_mm_interconnect_0_cmd_demux_003" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux_003.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_cmd_mux " "Found entity 1: Lab7_mm_interconnect_0_cmd_mux" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_cmd_mux_001 " "Found entity 1: Lab7_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_cmd_mux_005 " "Found entity 1: Lab7_mm_interconnect_0_cmd_mux_005" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux_005.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075012 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab7_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642771075014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab7_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642771075014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_router_default_decode " "Found entity 1: Lab7_mm_interconnect_0_router_default_decode" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075015 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab7_mm_interconnect_0_router " "Found entity 2: Lab7_mm_interconnect_0_router" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075015 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab7_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642771075016 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab7_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642771075016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_router_001_default_decode " "Found entity 1: Lab7_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075017 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab7_mm_interconnect_0_router_001 " "Found entity 2: Lab7_mm_interconnect_0_router_001" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab7_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642771075018 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab7_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642771075018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_router_002_default_decode " "Found entity 1: Lab7_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075019 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab7_mm_interconnect_0_router_002 " "Found entity 2: Lab7_mm_interconnect_0_router_002" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at lab7_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642771075020 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at lab7_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642771075021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_router_003_default_decode " "Found entity 1: Lab7_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075021 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab7_mm_interconnect_0_router_003 " "Found entity 2: Lab7_mm_interconnect_0_router_003" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075021 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at lab7_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642771075023 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at lab7_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642771075023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_router_004_default_decode " "Found entity 1: Lab7_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075023 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab7_mm_interconnect_0_router_004 " "Found entity 2: Lab7_mm_interconnect_0_router_004" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075023 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at lab7_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_005.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642771075026 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at lab7_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_005.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642771075026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_router_005_default_decode " "Found entity 1: Lab7_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_005.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075027 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab7_mm_interconnect_0_router_005 " "Found entity 2: Lab7_mm_interconnect_0_router_005" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_005.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075027 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at lab7_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_009.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642771075028 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at lab7_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_009.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642771075028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_router_009_default_decode " "Found entity 1: Lab7_mm_interconnect_0_router_009_default_decode" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_009.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075029 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab7_mm_interconnect_0_router_009 " "Found entity 2: Lab7_mm_interconnect_0_router_009" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_009.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7_mm_interconnect_0_router_012.sv(48) " "Verilog HDL Declaration information at lab7_mm_interconnect_0_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_012.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642771075030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7_mm_interconnect_0_router_012.sv(49) " "Verilog HDL Declaration information at lab7_mm_interconnect_0_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_012.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642771075030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_router_012_default_decode " "Found entity 1: Lab7_mm_interconnect_0_router_012_default_decode" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_012.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075031 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab7_mm_interconnect_0_router_012 " "Found entity 2: Lab7_mm_interconnect_0_router_012" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_012.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_012.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075031 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7_mm_interconnect_0_router_019.sv(48) " "Verilog HDL Declaration information at lab7_mm_interconnect_0_router_019.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_019.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_019.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642771075032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7_mm_interconnect_0_router_019.sv(49) " "Verilog HDL Declaration information at lab7_mm_interconnect_0_router_019.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_019.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_019.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642771075032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_019.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_router_019.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_router_019_default_decode " "Found entity 1: Lab7_mm_interconnect_0_router_019_default_decode" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_019.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_019.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075033 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab7_mm_interconnect_0_router_019 " "Found entity 2: Lab7_mm_interconnect_0_router_019" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_019.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_019.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_rsp_demux " "Found entity 1: Lab7_mm_interconnect_0_rsp_demux" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_rsp_demux_001 " "Found entity 1: Lab7_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_rsp_demux_005 " "Found entity 1: Lab7_mm_interconnect_0_rsp_demux_005" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_demux_005.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_rsp_mux " "Found entity 1: Lab7_mm_interconnect_0_rsp_mux" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Lab7_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_rsp_mux_002 " "Found entity 1: Lab7_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_mm_interconnect_0_rsp_mux_003 " "Found entity 1: Lab7_mm_interconnect_0_rsp_mux_003" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux_003.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_pushbutton.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_pushbutton.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_pushbutton " "Found entity 1: Lab7_pushbutton" {  } { { "db/ip/lab7/submodules/lab7_pushbutton.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_pushbutton.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/lab7_sw_sliders.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_sw_sliders.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_sw_sliders " "Found entity 1: Lab7_sw_sliders" {  } { { "db/ip/lab7/submodules/lab7_sw_sliders.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_sw_sliders.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/lab7/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/lab7/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/lab7/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/lab7/submodules/altera_default_burst_converter.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/lab7/submodules/altera_incr_burst_converter.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/lab7/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab7/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/lab7/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075064 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/lab7/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/lab7/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/lab7/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/lab7/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075070 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/lab7/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075070 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/lab7/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075070 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/lab7/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075070 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/lab7/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/lab7/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642771075075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/lab7/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/lab7/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/lab7/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/lab7/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/lab7/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/lab7/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/lab7/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/lab7/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/lab7/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/lab7/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075096 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/lab7/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642771075097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab7/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/lab7/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075098 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab7 " "Elaborating entity \"Lab7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642771075271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Hex_1_2 Lab7_Hex_1_2:hex_1_2 " "Elaborating entity \"Lab7_Hex_1_2\" for hierarchy \"Lab7_Hex_1_2:hex_1_2\"" {  } { { "db/ip/lab7/lab7.v" "hex_1_2" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771075336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_JTAG_UART Lab7_JTAG_UART:jtag_uart " "Elaborating entity \"Lab7_JTAG_UART\" for hierarchy \"Lab7_JTAG_UART:jtag_uart\"" {  } { { "db/ip/lab7/lab7.v" "jtag_uart" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771075347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_JTAG_UART_scfifo_w Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w " "Elaborating entity \"Lab7_JTAG_UART_scfifo_w\" for hierarchy \"Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\"" {  } { { "db/ip/lab7/submodules/lab7_jtag_uart.v" "the_Lab7_JTAG_UART_scfifo_w" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771075357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/lab7/submodules/lab7_jtag_uart.v" "wfifo" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771075583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/lab7/submodules/lab7_jtag_uart.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771075590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771075591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771075591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771075591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771075591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771075591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771075591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771075591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771075591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771075591 ""}  } { { "db/ip/lab7/submodules/lab7_jtag_uart.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642771075591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771075639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/intelFPGA_lite/17.0/Lab7/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771075657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/intelFPGA_lite/17.0/Lab7/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771075674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/17.0/Lab7/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771075721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/intelFPGA_lite/17.0/Lab7/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771075781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771075833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771075833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/17.0/Lab7/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771075834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_JTAG_UART_scfifo_r Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_r:the_Lab7_JTAG_UART_scfifo_r " "Elaborating entity \"Lab7_JTAG_UART_scfifo_r\" for hierarchy \"Lab7_JTAG_UART:jtag_uart\|Lab7_JTAG_UART_scfifo_r:the_Lab7_JTAG_UART_scfifo_r\"" {  } { { "db/ip/lab7/submodules/lab7_jtag_uart.v" "the_Lab7_JTAG_UART_scfifo_r" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771075842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Lab7_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Lab7_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic\"" {  } { { "db/ip/lab7/submodules/lab7_jtag_uart.v" "Lab7_JTAG_UART_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab7_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Lab7_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic\"" {  } { { "db/ip/lab7/submodules/lab7_jtag_uart.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076124 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab7_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"Lab7_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076124 ""}  } { { "db/ip/lab7/submodules/lab7_jtag_uart.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642771076124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint Lab7_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"Lab7_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076168 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab7_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst Lab7_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Lab7_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"Lab7_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/lab7/submodules/lab7_jtag_uart.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint Lab7_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"Lab7_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076196 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab7_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep Lab7_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Lab7_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"Lab7_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "db/ip/lab7/submodules/lab7_jtag_uart.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_MUTEX Lab7_MUTEX:mutex " "Elaborating entity \"Lab7_MUTEX\" for hierarchy \"Lab7_MUTEX:mutex\"" {  } { { "db/ip/lab7/lab7.v" "mutex" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor1 Lab7_Processor1:processor1 " "Elaborating entity \"Lab7_Processor1\" for hierarchy \"Lab7_Processor1:processor1\"" {  } { { "db/ip/lab7/lab7.v" "processor1" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor1_cpu Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu " "Elaborating entity \"Lab7_Processor1_cpu\" for hierarchy \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\"" {  } { { "db/ip/lab7/submodules/lab7_processor1.v" "cpu" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor1_cpu_test_bench Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_test_bench:the_Lab7_Processor1_cpu_test_bench " "Elaborating entity \"Lab7_Processor1_cpu_test_bench\" for hierarchy \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_test_bench:the_Lab7_Processor1_cpu_test_bench\"" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "the_Lab7_Processor1_cpu_test_bench" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor1_cpu_register_bank_a_module Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_register_bank_a_module:Lab7_Processor1_cpu_register_bank_a " "Elaborating entity \"Lab7_Processor1_cpu_register_bank_a_module\" for hierarchy \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_register_bank_a_module:Lab7_Processor1_cpu_register_bank_a\"" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "Lab7_Processor1_cpu_register_bank_a" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_register_bank_a_module:Lab7_Processor1_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_register_bank_a_module:Lab7_Processor1_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_register_bank_a_module:Lab7_Processor1_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_register_bank_a_module:Lab7_Processor1_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_register_bank_a_module:Lab7_Processor1_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_register_bank_a_module:Lab7_Processor1_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076398 ""}  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642771076398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771076446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771076446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_register_bank_a_module:Lab7_Processor1_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_register_bank_a_module:Lab7_Processor1_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor1_cpu_register_bank_b_module Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_register_bank_b_module:Lab7_Processor1_cpu_register_bank_b " "Elaborating entity \"Lab7_Processor1_cpu_register_bank_b_module\" for hierarchy \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_register_bank_b_module:Lab7_Processor1_cpu_register_bank_b\"" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "Lab7_Processor1_cpu_register_bank_b" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor1_cpu_nios2_oci Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci " "Elaborating entity \"Lab7_Processor1_cpu_nios2_oci\" for hierarchy \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\"" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "the_Lab7_Processor1_cpu_nios2_oci" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor1_cpu_nios2_oci_debug Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_oci_debug:the_Lab7_Processor1_cpu_nios2_oci_debug " "Elaborating entity \"Lab7_Processor1_cpu_nios2_oci_debug\" for hierarchy \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_oci_debug:the_Lab7_Processor1_cpu_nios2_oci_debug\"" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "the_Lab7_Processor1_cpu_nios2_oci_debug" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_oci_debug:the_Lab7_Processor1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_oci_debug:the_Lab7_Processor1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_oci_debug:the_Lab7_Processor1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_oci_debug:the_Lab7_Processor1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_oci_debug:the_Lab7_Processor1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_oci_debug:the_Lab7_Processor1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076548 ""}  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642771076548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor1_cpu_nios2_oci_break Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_oci_break:the_Lab7_Processor1_cpu_nios2_oci_break " "Elaborating entity \"Lab7_Processor1_cpu_nios2_oci_break\" for hierarchy \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_oci_break:the_Lab7_Processor1_cpu_nios2_oci_break\"" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "the_Lab7_Processor1_cpu_nios2_oci_break" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor1_cpu_nios2_oci_xbrk Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_oci_xbrk:the_Lab7_Processor1_cpu_nios2_oci_xbrk " "Elaborating entity \"Lab7_Processor1_cpu_nios2_oci_xbrk\" for hierarchy \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_oci_xbrk:the_Lab7_Processor1_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "the_Lab7_Processor1_cpu_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor1_cpu_nios2_oci_dbrk Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_oci_dbrk:the_Lab7_Processor1_cpu_nios2_oci_dbrk " "Elaborating entity \"Lab7_Processor1_cpu_nios2_oci_dbrk\" for hierarchy \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_oci_dbrk:the_Lab7_Processor1_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "the_Lab7_Processor1_cpu_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor1_cpu_nios2_oci_itrace Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_oci_itrace:the_Lab7_Processor1_cpu_nios2_oci_itrace " "Elaborating entity \"Lab7_Processor1_cpu_nios2_oci_itrace\" for hierarchy \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_oci_itrace:the_Lab7_Processor1_cpu_nios2_oci_itrace\"" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "the_Lab7_Processor1_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor1_cpu_nios2_oci_dtrace Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_oci_dtrace:the_Lab7_Processor1_cpu_nios2_oci_dtrace " "Elaborating entity \"Lab7_Processor1_cpu_nios2_oci_dtrace\" for hierarchy \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_oci_dtrace:the_Lab7_Processor1_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "the_Lab7_Processor1_cpu_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor1_cpu_nios2_oci_td_mode Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_oci_dtrace:the_Lab7_Processor1_cpu_nios2_oci_dtrace\|Lab7_Processor1_cpu_nios2_oci_td_mode:Lab7_Processor1_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Lab7_Processor1_cpu_nios2_oci_td_mode\" for hierarchy \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_oci_dtrace:the_Lab7_Processor1_cpu_nios2_oci_dtrace\|Lab7_Processor1_cpu_nios2_oci_td_mode:Lab7_Processor1_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "Lab7_Processor1_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor1_cpu_nios2_oci_fifo Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_oci_fifo:the_Lab7_Processor1_cpu_nios2_oci_fifo " "Elaborating entity \"Lab7_Processor1_cpu_nios2_oci_fifo\" for hierarchy \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_oci_fifo:the_Lab7_Processor1_cpu_nios2_oci_fifo\"" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "the_Lab7_Processor1_cpu_nios2_oci_fifo" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor1_cpu_nios2_oci_compute_input_tm_cnt Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_oci_fifo:the_Lab7_Processor1_cpu_nios2_oci_fifo\|Lab7_Processor1_cpu_nios2_oci_compute_input_tm_cnt:the_Lab7_Processor1_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Lab7_Processor1_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_oci_fifo:the_Lab7_Processor1_cpu_nios2_oci_fifo\|Lab7_Processor1_cpu_nios2_oci_compute_input_tm_cnt:the_Lab7_Processor1_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "the_Lab7_Processor1_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor1_cpu_nios2_oci_fifo_wrptr_inc Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_oci_fifo:the_Lab7_Processor1_cpu_nios2_oci_fifo\|Lab7_Processor1_cpu_nios2_oci_fifo_wrptr_inc:the_Lab7_Processor1_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Lab7_Processor1_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_oci_fifo:the_Lab7_Processor1_cpu_nios2_oci_fifo\|Lab7_Processor1_cpu_nios2_oci_fifo_wrptr_inc:the_Lab7_Processor1_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "the_Lab7_Processor1_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor1_cpu_nios2_oci_fifo_cnt_inc Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_oci_fifo:the_Lab7_Processor1_cpu_nios2_oci_fifo\|Lab7_Processor1_cpu_nios2_oci_fifo_cnt_inc:the_Lab7_Processor1_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Lab7_Processor1_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_oci_fifo:the_Lab7_Processor1_cpu_nios2_oci_fifo\|Lab7_Processor1_cpu_nios2_oci_fifo_cnt_inc:the_Lab7_Processor1_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "the_Lab7_Processor1_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor1_cpu_nios2_oci_pib Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_oci_pib:the_Lab7_Processor1_cpu_nios2_oci_pib " "Elaborating entity \"Lab7_Processor1_cpu_nios2_oci_pib\" for hierarchy \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_oci_pib:the_Lab7_Processor1_cpu_nios2_oci_pib\"" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "the_Lab7_Processor1_cpu_nios2_oci_pib" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor1_cpu_nios2_oci_im Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_oci_im:the_Lab7_Processor1_cpu_nios2_oci_im " "Elaborating entity \"Lab7_Processor1_cpu_nios2_oci_im\" for hierarchy \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_oci_im:the_Lab7_Processor1_cpu_nios2_oci_im\"" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "the_Lab7_Processor1_cpu_nios2_oci_im" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor1_cpu_nios2_avalon_reg Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg " "Elaborating entity \"Lab7_Processor1_cpu_nios2_avalon_reg\" for hierarchy \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg\"" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "the_Lab7_Processor1_cpu_nios2_avalon_reg" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor1_cpu_nios2_ocimem Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_ocimem:the_Lab7_Processor1_cpu_nios2_ocimem " "Elaborating entity \"Lab7_Processor1_cpu_nios2_ocimem\" for hierarchy \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_ocimem:the_Lab7_Processor1_cpu_nios2_ocimem\"" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "the_Lab7_Processor1_cpu_nios2_ocimem" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor1_cpu_ociram_sp_ram_module Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_ocimem:the_Lab7_Processor1_cpu_nios2_ocimem\|Lab7_Processor1_cpu_ociram_sp_ram_module:Lab7_Processor1_cpu_ociram_sp_ram " "Elaborating entity \"Lab7_Processor1_cpu_ociram_sp_ram_module\" for hierarchy \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_ocimem:the_Lab7_Processor1_cpu_nios2_ocimem\|Lab7_Processor1_cpu_ociram_sp_ram_module:Lab7_Processor1_cpu_ociram_sp_ram\"" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "Lab7_Processor1_cpu_ociram_sp_ram" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_ocimem:the_Lab7_Processor1_cpu_nios2_ocimem\|Lab7_Processor1_cpu_ociram_sp_ram_module:Lab7_Processor1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_ocimem:the_Lab7_Processor1_cpu_nios2_ocimem\|Lab7_Processor1_cpu_ociram_sp_ram_module:Lab7_Processor1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_ocimem:the_Lab7_Processor1_cpu_nios2_ocimem\|Lab7_Processor1_cpu_ociram_sp_ram_module:Lab7_Processor1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_ocimem:the_Lab7_Processor1_cpu_nios2_ocimem\|Lab7_Processor1_cpu_ociram_sp_ram_module:Lab7_Processor1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_ocimem:the_Lab7_Processor1_cpu_nios2_ocimem\|Lab7_Processor1_cpu_ociram_sp_ram_module:Lab7_Processor1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_ocimem:the_Lab7_Processor1_cpu_nios2_ocimem\|Lab7_Processor1_cpu_ociram_sp_ram_module:Lab7_Processor1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076766 ""}  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642771076766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771076812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771076812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_ocimem:the_Lab7_Processor1_cpu_nios2_ocimem\|Lab7_Processor1_cpu_ociram_sp_ram_module:Lab7_Processor1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_nios2_ocimem:the_Lab7_Processor1_cpu_nios2_ocimem\|Lab7_Processor1_cpu_ociram_sp_ram_module:Lab7_Processor1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor1_cpu_debug_slave_wrapper Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper " "Elaborating entity \"Lab7_Processor1_cpu_debug_slave_wrapper\" for hierarchy \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper\"" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu.v" "the_Lab7_Processor1_cpu_debug_slave_wrapper" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor1_cpu_debug_slave_tck Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper\|Lab7_Processor1_cpu_debug_slave_tck:the_Lab7_Processor1_cpu_debug_slave_tck " "Elaborating entity \"Lab7_Processor1_cpu_debug_slave_tck\" for hierarchy \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper\|Lab7_Processor1_cpu_debug_slave_tck:the_Lab7_Processor1_cpu_debug_slave_tck\"" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_wrapper.v" "the_Lab7_Processor1_cpu_debug_slave_tck" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor1_cpu_debug_slave_sysclk Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper\|Lab7_Processor1_cpu_debug_slave_sysclk:the_Lab7_Processor1_cpu_debug_slave_sysclk " "Elaborating entity \"Lab7_Processor1_cpu_debug_slave_sysclk\" for hierarchy \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper\|Lab7_Processor1_cpu_debug_slave_sysclk:the_Lab7_Processor1_cpu_debug_slave_sysclk\"" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_wrapper.v" "the_Lab7_Processor1_cpu_debug_slave_sysclk" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab7_Processor1_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab7_Processor1_cpu_debug_slave_phy\"" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_wrapper.v" "Lab7_Processor1_cpu_debug_slave_phy" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab7_Processor1_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab7_Processor1_cpu_debug_slave_phy\"" {  } { { "db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab7_Processor1_cpu_debug_slave_phy " "Instantiated megafunction \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab7_Processor1_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771076930 ""}  } { { "db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642771076930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab7_Processor1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab7_Processor1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076932 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab7_Processor1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab7_Processor1_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab7_Processor1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab7_Processor1_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771076938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab7_Processor1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab7_Processor1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771077037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab7_Processor1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Lab7_Processor1:processor1\|Lab7_Processor1_cpu:cpu\|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci\|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab7_Processor1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771077153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor2 Lab7_Processor2:processor2 " "Elaborating entity \"Lab7_Processor2\" for hierarchy \"Lab7_Processor2:processor2\"" {  } { { "db/ip/lab7/lab7.v" "processor2" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771077190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor2_cpu Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu " "Elaborating entity \"Lab7_Processor2_cpu\" for hierarchy \"Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\"" {  } { { "db/ip/lab7/submodules/lab7_processor2.v" "cpu" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771077198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor2_cpu_test_bench Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_test_bench:the_Lab7_Processor2_cpu_test_bench " "Elaborating entity \"Lab7_Processor2_cpu_test_bench\" for hierarchy \"Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_test_bench:the_Lab7_Processor2_cpu_test_bench\"" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "the_Lab7_Processor2_cpu_test_bench" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771077290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor2_cpu_register_bank_a_module Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_register_bank_a_module:Lab7_Processor2_cpu_register_bank_a " "Elaborating entity \"Lab7_Processor2_cpu_register_bank_a_module\" for hierarchy \"Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_register_bank_a_module:Lab7_Processor2_cpu_register_bank_a\"" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "Lab7_Processor2_cpu_register_bank_a" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771077303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor2_cpu_register_bank_b_module Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_register_bank_b_module:Lab7_Processor2_cpu_register_bank_b " "Elaborating entity \"Lab7_Processor2_cpu_register_bank_b_module\" for hierarchy \"Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_register_bank_b_module:Lab7_Processor2_cpu_register_bank_b\"" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "Lab7_Processor2_cpu_register_bank_b" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771077317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor2_cpu_nios2_oci Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci " "Elaborating entity \"Lab7_Processor2_cpu_nios2_oci\" for hierarchy \"Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\"" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "the_Lab7_Processor2_cpu_nios2_oci" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771077331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor2_cpu_nios2_oci_debug Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_nios2_oci_debug:the_Lab7_Processor2_cpu_nios2_oci_debug " "Elaborating entity \"Lab7_Processor2_cpu_nios2_oci_debug\" for hierarchy \"Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_nios2_oci_debug:the_Lab7_Processor2_cpu_nios2_oci_debug\"" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "the_Lab7_Processor2_cpu_nios2_oci_debug" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771077354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor2_cpu_nios2_oci_break Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_nios2_oci_break:the_Lab7_Processor2_cpu_nios2_oci_break " "Elaborating entity \"Lab7_Processor2_cpu_nios2_oci_break\" for hierarchy \"Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_nios2_oci_break:the_Lab7_Processor2_cpu_nios2_oci_break\"" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "the_Lab7_Processor2_cpu_nios2_oci_break" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771077365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor2_cpu_nios2_oci_xbrk Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_nios2_oci_xbrk:the_Lab7_Processor2_cpu_nios2_oci_xbrk " "Elaborating entity \"Lab7_Processor2_cpu_nios2_oci_xbrk\" for hierarchy \"Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_nios2_oci_xbrk:the_Lab7_Processor2_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "the_Lab7_Processor2_cpu_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771077406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor2_cpu_nios2_oci_dbrk Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_nios2_oci_dbrk:the_Lab7_Processor2_cpu_nios2_oci_dbrk " "Elaborating entity \"Lab7_Processor2_cpu_nios2_oci_dbrk\" for hierarchy \"Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_nios2_oci_dbrk:the_Lab7_Processor2_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "the_Lab7_Processor2_cpu_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771077413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor2_cpu_nios2_oci_itrace Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_nios2_oci_itrace:the_Lab7_Processor2_cpu_nios2_oci_itrace " "Elaborating entity \"Lab7_Processor2_cpu_nios2_oci_itrace\" for hierarchy \"Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_nios2_oci_itrace:the_Lab7_Processor2_cpu_nios2_oci_itrace\"" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "the_Lab7_Processor2_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771077420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor2_cpu_nios2_oci_dtrace Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_nios2_oci_dtrace:the_Lab7_Processor2_cpu_nios2_oci_dtrace " "Elaborating entity \"Lab7_Processor2_cpu_nios2_oci_dtrace\" for hierarchy \"Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_nios2_oci_dtrace:the_Lab7_Processor2_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "the_Lab7_Processor2_cpu_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771077428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor2_cpu_nios2_oci_td_mode Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_nios2_oci_dtrace:the_Lab7_Processor2_cpu_nios2_oci_dtrace\|Lab7_Processor2_cpu_nios2_oci_td_mode:Lab7_Processor2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Lab7_Processor2_cpu_nios2_oci_td_mode\" for hierarchy \"Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_nios2_oci_dtrace:the_Lab7_Processor2_cpu_nios2_oci_dtrace\|Lab7_Processor2_cpu_nios2_oci_td_mode:Lab7_Processor2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "Lab7_Processor2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771077475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor2_cpu_nios2_oci_fifo Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_nios2_oci_fifo:the_Lab7_Processor2_cpu_nios2_oci_fifo " "Elaborating entity \"Lab7_Processor2_cpu_nios2_oci_fifo\" for hierarchy \"Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_nios2_oci_fifo:the_Lab7_Processor2_cpu_nios2_oci_fifo\"" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "the_Lab7_Processor2_cpu_nios2_oci_fifo" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771077481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor2_cpu_nios2_oci_compute_input_tm_cnt Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_nios2_oci_fifo:the_Lab7_Processor2_cpu_nios2_oci_fifo\|Lab7_Processor2_cpu_nios2_oci_compute_input_tm_cnt:the_Lab7_Processor2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Lab7_Processor2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_nios2_oci_fifo:the_Lab7_Processor2_cpu_nios2_oci_fifo\|Lab7_Processor2_cpu_nios2_oci_compute_input_tm_cnt:the_Lab7_Processor2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "the_Lab7_Processor2_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771077512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor2_cpu_nios2_oci_fifo_wrptr_inc Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_nios2_oci_fifo:the_Lab7_Processor2_cpu_nios2_oci_fifo\|Lab7_Processor2_cpu_nios2_oci_fifo_wrptr_inc:the_Lab7_Processor2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Lab7_Processor2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_nios2_oci_fifo:the_Lab7_Processor2_cpu_nios2_oci_fifo\|Lab7_Processor2_cpu_nios2_oci_fifo_wrptr_inc:the_Lab7_Processor2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "the_Lab7_Processor2_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771077517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor2_cpu_nios2_oci_fifo_cnt_inc Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_nios2_oci_fifo:the_Lab7_Processor2_cpu_nios2_oci_fifo\|Lab7_Processor2_cpu_nios2_oci_fifo_cnt_inc:the_Lab7_Processor2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Lab7_Processor2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_nios2_oci_fifo:the_Lab7_Processor2_cpu_nios2_oci_fifo\|Lab7_Processor2_cpu_nios2_oci_fifo_cnt_inc:the_Lab7_Processor2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "the_Lab7_Processor2_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771077522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor2_cpu_nios2_oci_pib Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_nios2_oci_pib:the_Lab7_Processor2_cpu_nios2_oci_pib " "Elaborating entity \"Lab7_Processor2_cpu_nios2_oci_pib\" for hierarchy \"Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_nios2_oci_pib:the_Lab7_Processor2_cpu_nios2_oci_pib\"" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "the_Lab7_Processor2_cpu_nios2_oci_pib" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771077528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor2_cpu_nios2_oci_im Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_nios2_oci_im:the_Lab7_Processor2_cpu_nios2_oci_im " "Elaborating entity \"Lab7_Processor2_cpu_nios2_oci_im\" for hierarchy \"Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_nios2_oci_im:the_Lab7_Processor2_cpu_nios2_oci_im\"" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "the_Lab7_Processor2_cpu_nios2_oci_im" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771077532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor2_cpu_nios2_avalon_reg Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg " "Elaborating entity \"Lab7_Processor2_cpu_nios2_avalon_reg\" for hierarchy \"Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg\"" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "the_Lab7_Processor2_cpu_nios2_avalon_reg" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771077543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor2_cpu_nios2_ocimem Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_nios2_ocimem:the_Lab7_Processor2_cpu_nios2_ocimem " "Elaborating entity \"Lab7_Processor2_cpu_nios2_ocimem\" for hierarchy \"Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_nios2_ocimem:the_Lab7_Processor2_cpu_nios2_ocimem\"" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "the_Lab7_Processor2_cpu_nios2_ocimem" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771077550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor2_cpu_ociram_sp_ram_module Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_nios2_ocimem:the_Lab7_Processor2_cpu_nios2_ocimem\|Lab7_Processor2_cpu_ociram_sp_ram_module:Lab7_Processor2_cpu_ociram_sp_ram " "Elaborating entity \"Lab7_Processor2_cpu_ociram_sp_ram_module\" for hierarchy \"Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_nios2_ocimem:the_Lab7_Processor2_cpu_nios2_ocimem\|Lab7_Processor2_cpu_ociram_sp_ram_module:Lab7_Processor2_cpu_ociram_sp_ram\"" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "Lab7_Processor2_cpu_ociram_sp_ram" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771077589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor2_cpu_debug_slave_wrapper Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper " "Elaborating entity \"Lab7_Processor2_cpu_debug_slave_wrapper\" for hierarchy \"Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper\"" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu.v" "the_Lab7_Processor2_cpu_debug_slave_wrapper" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771077604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor2_cpu_debug_slave_tck Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper\|Lab7_Processor2_cpu_debug_slave_tck:the_Lab7_Processor2_cpu_debug_slave_tck " "Elaborating entity \"Lab7_Processor2_cpu_debug_slave_tck\" for hierarchy \"Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper\|Lab7_Processor2_cpu_debug_slave_tck:the_Lab7_Processor2_cpu_debug_slave_tck\"" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu_debug_slave_wrapper.v" "the_Lab7_Processor2_cpu_debug_slave_tck" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771077612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Processor2_cpu_debug_slave_sysclk Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper\|Lab7_Processor2_cpu_debug_slave_sysclk:the_Lab7_Processor2_cpu_debug_slave_sysclk " "Elaborating entity \"Lab7_Processor2_cpu_debug_slave_sysclk\" for hierarchy \"Lab7_Processor2:processor2\|Lab7_Processor2_cpu:cpu\|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci\|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper\|Lab7_Processor2_cpu_debug_slave_sysclk:the_Lab7_Processor2_cpu_debug_slave_sysclk\"" {  } { { "db/ip/lab7/submodules/lab7_processor2_cpu_debug_slave_wrapper.v" "the_Lab7_Processor2_cpu_debug_slave_sysclk" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771077651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_RAM1 Lab7_RAM1:ram1 " "Elaborating entity \"Lab7_RAM1\" for hierarchy \"Lab7_RAM1:ram1\"" {  } { { "db/ip/lab7/lab7.v" "ram1" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771077696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab7_RAM1:ram1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Lab7_RAM1:ram1\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab7/submodules/lab7_ram1.v" "the_altsyncram" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_ram1.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771077859 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab7_RAM1:ram1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Lab7_RAM1:ram1\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab7/submodules/lab7_ram1.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_ram1.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771077870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab7_RAM1:ram1\|altsyncram:the_altsyncram " "Instantiated megafunction \"Lab7_RAM1:ram1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771077870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Lab7_RAM1.hex " "Parameter \"init_file\" = \"Lab7_RAM1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771077870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771077870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 62500 " "Parameter \"maximum_depth\" = \"62500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771077870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 62500 " "Parameter \"numwords_a\" = \"62500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771077870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771077870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771077870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771077870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771077870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771077870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771077870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771077870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771077870 ""}  } { { "db/ip/lab7/submodules/lab7_ram1.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_ram1.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642771077870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5sl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5sl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5sl1 " "Found entity 1: altsyncram_5sl1" {  } { { "db/altsyncram_5sl1.tdf" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/altsyncram_5sl1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771077948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771077948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5sl1 Lab7_RAM1:ram1\|altsyncram:the_altsyncram\|altsyncram_5sl1:auto_generated " "Elaborating entity \"altsyncram_5sl1\" for hierarchy \"Lab7_RAM1:ram1\|altsyncram:the_altsyncram\|altsyncram_5sl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771077949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771079292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771079292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla Lab7_RAM1:ram1\|altsyncram:the_altsyncram\|altsyncram_5sl1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"Lab7_RAM1:ram1\|altsyncram:the_altsyncram\|altsyncram_5sl1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_5sl1.tdf" "decode3" { Text "C:/intelFPGA_lite/17.0/Lab7/db/altsyncram_5sl1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771079293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771079342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771079342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb Lab7_RAM1:ram1\|altsyncram:the_altsyncram\|altsyncram_5sl1:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"Lab7_RAM1:ram1\|altsyncram:the_altsyncram\|altsyncram_5sl1:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_5sl1.tdf" "mux2" { Text "C:/intelFPGA_lite/17.0/Lab7/db/altsyncram_5sl1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771079343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_RAM2 Lab7_RAM2:ram2 " "Elaborating entity \"Lab7_RAM2\" for hierarchy \"Lab7_RAM2:ram2\"" {  } { { "db/ip/lab7/lab7.v" "ram2" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771079687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab7_RAM2:ram2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Lab7_RAM2:ram2\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab7/submodules/lab7_ram2.v" "the_altsyncram" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_ram2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771079789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab7_RAM2:ram2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Lab7_RAM2:ram2\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab7/submodules/lab7_ram2.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_ram2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771079800 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab7_RAM2:ram2\|altsyncram:the_altsyncram " "Instantiated megafunction \"Lab7_RAM2:ram2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771079800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Lab7_RAM2.hex " "Parameter \"init_file\" = \"Lab7_RAM2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771079800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771079800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 25000 " "Parameter \"maximum_depth\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771079800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 25000 " "Parameter \"numwords_a\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771079800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771079800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771079800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771079800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771079800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771079800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771079800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771079800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771079800 ""}  } { { "db/ip/lab7/submodules/lab7_ram2.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_ram2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642771079800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_prl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_prl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_prl1 " "Found entity 1: altsyncram_prl1" {  } { { "db/altsyncram_prl1.tdf" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/altsyncram_prl1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771079861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771079861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_prl1 Lab7_RAM2:ram2\|altsyncram:the_altsyncram\|altsyncram_prl1:auto_generated " "Elaborating entity \"altsyncram_prl1\" for hierarchy \"Lab7_RAM2:ram2\|altsyncram:the_altsyncram\|altsyncram_prl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771079862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771080467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771080467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la Lab7_RAM2:ram2\|altsyncram:the_altsyncram\|altsyncram_prl1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"Lab7_RAM2:ram2\|altsyncram:the_altsyncram\|altsyncram_prl1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_prl1.tdf" "decode3" { Text "C:/intelFPGA_lite/17.0/Lab7/db/altsyncram_prl1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771080468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771080514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771080514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb Lab7_RAM2:ram2\|altsyncram:the_altsyncram\|altsyncram_prl1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"Lab7_RAM2:ram2\|altsyncram:the_altsyncram\|altsyncram_prl1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_prl1.tdf" "mux2" { Text "C:/intelFPGA_lite/17.0/Lab7/db/altsyncram_prl1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771080515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_SHARED_MEMORY Lab7_SHARED_MEMORY:shared_memory " "Elaborating entity \"Lab7_SHARED_MEMORY\" for hierarchy \"Lab7_SHARED_MEMORY:shared_memory\"" {  } { { "db/ip/lab7/lab7.v" "shared_memory" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771080692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab7_SHARED_MEMORY:shared_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Lab7_SHARED_MEMORY:shared_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab7/submodules/lab7_shared_memory.v" "the_altsyncram" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_shared_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771080720 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab7_SHARED_MEMORY:shared_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Lab7_SHARED_MEMORY:shared_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab7/submodules/lab7_shared_memory.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_shared_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771080732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab7_SHARED_MEMORY:shared_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"Lab7_SHARED_MEMORY:shared_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771080732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Lab7_SHARED_MEMORY.hex " "Parameter \"init_file\" = \"Lab7_SHARED_MEMORY.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771080732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771080732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771080732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771080732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771080732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771080732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771080732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771080732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771080732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771080732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771080732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642771080732 ""}  } { { "db/ip/lab7/submodules/lab7_shared_memory.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_shared_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642771080732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hom1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hom1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hom1 " "Found entity 1: altsyncram_hom1" {  } { { "db/altsyncram_hom1.tdf" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/altsyncram_hom1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771080779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771080779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hom1 Lab7_SHARED_MEMORY:shared_memory\|altsyncram:the_altsyncram\|altsyncram_hom1:auto_generated " "Elaborating entity \"altsyncram_hom1\" for hierarchy \"Lab7_SHARED_MEMORY:shared_memory\|altsyncram:the_altsyncram\|altsyncram_hom1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771080780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_Timer1 Lab7_Timer1:timer1 " "Elaborating entity \"Lab7_Timer1\" for hierarchy \"Lab7_Timer1:timer1\"" {  } { { "db/ip/lab7/lab7.v" "timer1" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771080900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_leds Lab7_leds:leds " "Elaborating entity \"Lab7_leds\" for hierarchy \"Lab7_leds:leds\"" {  } { { "db/ip/lab7/lab7.v" "leds" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771080917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_pushbutton Lab7_pushbutton:pushbutton " "Elaborating entity \"Lab7_pushbutton\" for hierarchy \"Lab7_pushbutton:pushbutton\"" {  } { { "db/ip/lab7/lab7.v" "pushbutton" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771080923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab6 Lab6:rooms_manager_0 " "Elaborating entity \"Lab6\" for hierarchy \"Lab6:rooms_manager_0\"" {  } { { "db/ip/lab7/lab7.v" "rooms_manager_0" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771080932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_sw_sliders Lab7_sw_sliders:sw_sliders " "Elaborating entity \"Lab7_sw_sliders\" for hierarchy \"Lab7_sw_sliders:sw_sliders\"" {  } { { "db/ip/lab7/lab7.v" "sw_sliders" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771080949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0 Lab7_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Lab7_mm_interconnect_0\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/lab7/lab7.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771080961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processor1_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processor1_data_master_translator\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "processor1_data_master_translator" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 1427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processor2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processor2_instruction_master_translator\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "processor2_instruction_master_translator" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 1547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 1671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:processor1_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:processor1_debug_mem_slave_translator\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "processor1_debug_mem_slave_translator" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 1735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram1_s1_translator\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "ram1_s1_translator" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 1799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sw_sliders_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sw_sliders_s1_translator\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "sw_sliders_s1_translator" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 1863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer1_s1_translator\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "timer1_s1_translator" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 1927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:shared_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:shared_memory_s1_translator\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "shared_memory_s1_translator" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 1991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mutex_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mutex_s1_translator\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "mutex_s1_translator" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 2055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram2_s1_translator\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "ram2_s1_translator" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 2247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rooms_manager_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rooms_manager_0_avalon_slave_0_translator\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "rooms_manager_0_avalon_slave_0_translator" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 2631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor1_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor1_data_master_agent\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "processor1_data_master_agent" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor2_data_master_agent\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "processor2_data_master_agent" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 2793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor2_instruction_master_agent\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "processor2_instruction_master_agent" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 2874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor1_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor1_instruction_master_agent\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "processor1_instruction_master_agent" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/lab7/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Lab7_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 3080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "rooms_manager_0_avalon_slave_0_agent" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 4914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/lab7/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Lab7_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "rooms_manager_0_avalon_slave_0_agent_rsp_fifo" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 4955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_router Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router:router " "Elaborating entity \"Lab7_mm_interconnect_0_router\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router:router\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 4971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_router_default_decode Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router:router\|Lab7_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Lab7_mm_interconnect_0_router_default_decode\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router:router\|Lab7_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_router_001 Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Lab7_mm_interconnect_0_router_001\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "router_001" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 4987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_router_001_default_decode Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router_001:router_001\|Lab7_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Lab7_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router_001:router_001\|Lab7_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_001.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_router_002 Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Lab7_mm_interconnect_0_router_002\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 5003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_router_002_default_decode Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router_002:router_002\|Lab7_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Lab7_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router_002:router_002\|Lab7_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_002.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_router_003 Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"Lab7_mm_interconnect_0_router_003\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "router_003" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 5019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_router_003_default_decode Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router_003:router_003\|Lab7_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"Lab7_mm_interconnect_0_router_003_default_decode\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router_003:router_003\|Lab7_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_003.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_router_004 Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"Lab7_mm_interconnect_0_router_004\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "router_004" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 5035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_router_004_default_decode Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router_004:router_004\|Lab7_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"Lab7_mm_interconnect_0_router_004_default_decode\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router_004:router_004\|Lab7_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_router_005 Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"Lab7_mm_interconnect_0_router_005\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "router_005" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 5051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_router_005_default_decode Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router_005:router_005\|Lab7_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"Lab7_mm_interconnect_0_router_005_default_decode\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router_005:router_005\|Lab7_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_router_009 Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"Lab7_mm_interconnect_0_router_009\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router_009:router_009\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "router_009" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 5115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_router_009_default_decode Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router_009:router_009\|Lab7_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"Lab7_mm_interconnect_0_router_009_default_decode\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router_009:router_009\|Lab7_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_router_012 Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router_012:router_012 " "Elaborating entity \"Lab7_mm_interconnect_0_router_012\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router_012:router_012\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "router_012" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 5163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_router_012_default_decode Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router_012:router_012\|Lab7_mm_interconnect_0_router_012_default_decode:the_default_decode " "Elaborating entity \"Lab7_mm_interconnect_0_router_012_default_decode\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router_012:router_012\|Lab7_mm_interconnect_0_router_012_default_decode:the_default_decode\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_012.sv" "the_default_decode" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_012.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_router_019 Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router_019:router_019 " "Elaborating entity \"Lab7_mm_interconnect_0_router_019\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router_019:router_019\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "router_019" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 5275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_router_019_default_decode Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router_019:router_019\|Lab7_mm_interconnect_0_router_019_default_decode:the_default_decode " "Elaborating entity \"Lab7_mm_interconnect_0_router_019_default_decode\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_router_019:router_019\|Lab7_mm_interconnect_0_router_019_default_decode:the_default_decode\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_router_019.sv" "the_default_decode" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_019.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:rooms_manager_0_avalon_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:rooms_manager_0_avalon_slave_0_burst_adapter\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "rooms_manager_0_avalon_slave_0_burst_adapter" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 5325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:rooms_manager_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:rooms_manager_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/lab7/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771081992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_cmd_demux Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Lab7_mm_interconnect_0_cmd_demux\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 5384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_cmd_demux_001 Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"Lab7_mm_interconnect_0_cmd_demux_001\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 5455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_cmd_demux_002 Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"Lab7_mm_interconnect_0_cmd_demux_002\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 5520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_cmd_demux_003 Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"Lab7_mm_interconnect_0_cmd_demux_003\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "cmd_demux_003" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 5561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_cmd_mux Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Lab7_mm_interconnect_0_cmd_mux\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 5578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_cmd_mux_001 Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"Lab7_mm_interconnect_0_cmd_mux_001\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 5601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/lab7/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_cmd_mux_005 Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_005 " "Elaborating entity \"Lab7_mm_interconnect_0_cmd_mux_005\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_005\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "cmd_mux_005" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 5699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux_005.sv" "arb" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux_005.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/lab7/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_rsp_demux Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Lab7_mm_interconnect_0_rsp_demux\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 5946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_rsp_demux_001 Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"Lab7_mm_interconnect_0_rsp_demux_001\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 5969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_rsp_demux_005 Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"Lab7_mm_interconnect_0_rsp_demux_005\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "rsp_demux_005" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 6067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_rsp_mux Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Lab7_mm_interconnect_0_rsp_mux\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 6356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/lab7/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_rsp_mux_001 Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"Lab7_mm_interconnect_0_rsp_mux_001\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 6427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux_001.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/lab7/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_rsp_mux_002 Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"Lab7_mm_interconnect_0_rsp_mux_002\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 6492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux_002.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/lab7/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_rsp_mux_003 Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"Lab7_mm_interconnect_0_rsp_mux_003\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "rsp_mux_003" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 6533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux_003.sv" "arb" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux_003.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/lab7/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "rooms_manager_0_avalon_slave_0_rsp_width_adapter" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 6599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082380 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/lab7/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642771082388 "|Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/lab7/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642771082389 "|Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/lab7/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642771082389 "|Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "rooms_manager_0_avalon_slave_0_cmd_width_adapter" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 6665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_avalon_st_adapter Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Lab7_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 6694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_avalon_st_adapter_015 Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_avalon_st_adapter_015:avalon_st_adapter_015 " "Elaborating entity \"Lab7_mm_interconnect_0_avalon_st_adapter_015\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_avalon_st_adapter_015:avalon_st_adapter_015\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0.v" "avalon_st_adapter_015" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v" 7129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_mm_interconnect_0_avalon_st_adapter_015_error_adapter_0 Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_avalon_st_adapter_015:avalon_st_adapter_015\|Lab7_mm_interconnect_0_avalon_st_adapter_015_error_adapter_0:error_adapter_0 " "Elaborating entity \"Lab7_mm_interconnect_0_avalon_st_adapter_015_error_adapter_0\" for hierarchy \"Lab7_mm_interconnect_0:mm_interconnect_0\|Lab7_mm_interconnect_0_avalon_st_adapter_015:avalon_st_adapter_015\|Lab7_mm_interconnect_0_avalon_st_adapter_015_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_015.v" "error_adapter_0" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_015.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_irq_mapper Lab7_irq_mapper:irq_mapper " "Elaborating entity \"Lab7_irq_mapper\" for hierarchy \"Lab7_irq_mapper:irq_mapper\"" {  } { { "db/ip/lab7/lab7.v" "irq_mapper" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_irq_mapper_001 Lab7_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"Lab7_irq_mapper_001\" for hierarchy \"Lab7_irq_mapper_001:irq_mapper_001\"" {  } { { "db/ip/lab7/lab7.v" "irq_mapper_001" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "db/ip/lab7/lab7.v" "rst_controller" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/lab7/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/lab7/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/lab7/lab7.v" "rst_controller_001" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_002\"" {  } { { "db/ip/lab7/lab7.v" "rst_controller_002" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771082534 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1642771084898 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.01.21.14:18:07 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl " "2022.01.21.14:18:07 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771087742 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771089585 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771089727 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771091626 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771091735 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771091845 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771091974 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771091980 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771091981 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1642771092694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7bb2859b/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/sld7bb2859b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771092913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771092913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771093005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771093005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771093007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771093007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771093064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771093064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771093143 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771093143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771093143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/17.0/Lab7/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642771093206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771093206 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1642771098018 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771100635 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "212 " "212 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1642771103739 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771104216 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/17.0/Lab7/output_files/Lab7.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/17.0/Lab7/output_files/Lab7.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771105361 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642771106701 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642771106701 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5086 " "Implemented 5086 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642771107250 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642771107250 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4368 " "Implemented 4368 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1642771107250 ""} { "Info" "ICUT_CUT_TM_RAMS" "624 " "Implemented 624 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1642771107250 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642771107250 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5137 " "Peak virtual memory: 5137 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642771107337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 21 14:18:27 2022 " "Processing ended: Fri Jan 21 14:18:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642771107337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:17 " "Elapsed time: 00:01:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642771107337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:53 " "Total CPU time (on all processors): 00:01:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642771107337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642771107337 ""}
