// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matmul_hw,hls_ip_2016_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.436600,HLS_SYN_LAT=4167,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=5,HLS_SYN_FF=1216,HLS_SYN_LUT=1508}" *)

module matmul_hw (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_Addr_A,
        a_EN_A,
        a_WEN_A,
        a_Din_A,
        a_Dout_A,
        a_Clk_A,
        a_Rst_A,
        b_Addr_A,
        b_EN_A,
        b_WEN_A,
        b_Din_A,
        b_Dout_A,
        b_Clk_A,
        b_Rst_A,
        c_Addr_A,
        c_EN_A,
        c_WEN_A,
        c_Din_A,
        c_Dout_A,
        c_Clk_A,
        c_Rst_A
);

parameter    ap_ST_fsm_state1 = 18'b1;
parameter    ap_ST_fsm_pp0_stage0 = 18'b10;
parameter    ap_ST_fsm_pp0_stage1 = 18'b100;
parameter    ap_ST_fsm_pp0_stage2 = 18'b1000;
parameter    ap_ST_fsm_pp0_stage3 = 18'b10000;
parameter    ap_ST_fsm_pp0_stage4 = 18'b100000;
parameter    ap_ST_fsm_pp0_stage5 = 18'b1000000;
parameter    ap_ST_fsm_pp0_stage6 = 18'b10000000;
parameter    ap_ST_fsm_pp0_stage7 = 18'b100000000;
parameter    ap_ST_fsm_pp0_stage8 = 18'b1000000000;
parameter    ap_ST_fsm_pp0_stage9 = 18'b10000000000;
parameter    ap_ST_fsm_pp0_stage10 = 18'b100000000000;
parameter    ap_ST_fsm_pp0_stage11 = 18'b1000000000000;
parameter    ap_ST_fsm_pp0_stage12 = 18'b10000000000000;
parameter    ap_ST_fsm_pp0_stage13 = 18'b100000000000000;
parameter    ap_ST_fsm_pp0_stage14 = 18'b1000000000000000;
parameter    ap_ST_fsm_pp0_stage15 = 18'b10000000000000000;
parameter    ap_ST_fsm_state88 = 18'b100000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv9_100 = 9'b100000000;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_const_lv55_0 = 55'b0000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv6_10 = 6'b10000;
parameter    ap_const_lv9_2 = 9'b10;
parameter    ap_const_lv59_1 = 59'b1;
parameter    ap_const_lv9_3 = 9'b11;
parameter    ap_const_lv7_30 = 7'b110000;
parameter    ap_const_lv9_4 = 9'b100;
parameter    ap_const_lv59_2 = 59'b10;
parameter    ap_const_lv9_5 = 9'b101;
parameter    ap_const_lv7_50 = 7'b1010000;
parameter    ap_const_lv9_6 = 9'b110;
parameter    ap_const_lv59_3 = 59'b11;
parameter    ap_const_lv9_7 = 9'b111;
parameter    ap_const_lv8_70 = 8'b1110000;
parameter    ap_const_lv9_8 = 9'b1000;
parameter    ap_const_lv59_4 = 59'b100;
parameter    ap_const_lv9_9 = 9'b1001;
parameter    ap_const_lv8_90 = 8'b10010000;
parameter    ap_const_lv9_A = 9'b1010;
parameter    ap_const_lv59_5 = 59'b101;
parameter    ap_const_lv9_B = 9'b1011;
parameter    ap_const_lv8_B0 = 8'b10110000;
parameter    ap_const_lv9_C = 9'b1100;
parameter    ap_const_lv59_6 = 59'b110;
parameter    ap_const_lv9_D = 9'b1101;
parameter    ap_const_lv9_E = 9'b1110;
parameter    ap_const_lv59_7 = 59'b111;
parameter    ap_const_lv9_F = 9'b1111;
parameter    ap_const_lv9_F0 = 9'b11110000;
parameter    ap_const_lv32_11 = 32'b10001;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] a_Addr_A;
output   a_EN_A;
output  [3:0] a_WEN_A;
output  [31:0] a_Din_A;
input  [31:0] a_Dout_A;
output   a_Clk_A;
output   a_Rst_A;
output  [31:0] b_Addr_A;
output   b_EN_A;
output  [3:0] b_WEN_A;
output  [31:0] b_Din_A;
input  [31:0] b_Dout_A;
output   b_Clk_A;
output   b_Rst_A;
output  [31:0] c_Addr_A;
output   c_EN_A;
output  [3:0] c_WEN_A;
output  [31:0] c_Din_A;
input  [31:0] c_Dout_A;
output   c_Clk_A;
output   c_Rst_A;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg a_EN_A;
reg b_EN_A;
reg c_EN_A;
reg[3:0] c_WEN_A;

(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [8:0] indvar_flatten_reg_404;
reg   [4:0] i_reg_415;
reg   [4:0] j_reg_426;
wire   [0:0] ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
reg   [0:0] exitcond_flatten_reg_943;
wire   [0:0] ap_CS_fsm_pp0_stage4;
wire   [0:0] ap_CS_fsm_pp0_stage7;
wire   [0:0] ap_CS_fsm_pp0_stage10;
wire   [0:0] ap_CS_fsm_pp0_stage13;
wire   [0:0] ap_CS_fsm_pp0_stage2;
wire   [0:0] ap_CS_fsm_pp0_stage5;
wire   [0:0] ap_CS_fsm_pp0_stage8;
wire   [0:0] ap_CS_fsm_pp0_stage11;
wire   [0:0] ap_CS_fsm_pp0_stage14;
wire   [0:0] ap_CS_fsm_pp0_stage3;
wire   [0:0] ap_CS_fsm_pp0_stage6;
wire   [0:0] ap_CS_fsm_pp0_stage9;
wire   [0:0] ap_CS_fsm_pp0_stage12;
wire   [0:0] ap_CS_fsm_pp0_stage15;
wire   [31:0] grp_fu_437_p2;
reg   [31:0] reg_478;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_943;
reg   [31:0] reg_483;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_943;
reg   [31:0] reg_488;
reg    ap_enable_reg_pp0_iter3;
reg   [0:0] ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_943;
reg   [31:0] reg_493;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter4;
reg   [31:0] reg_498;
reg   [0:0] ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_943;
reg    ap_enable_reg_pp0_iter5;
reg   [0:0] ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_943;
wire   [0:0] exitcond_flatten_fu_504_p2;
wire   [8:0] indvar_flatten_next_fu_510_p2;
reg   [8:0] indvar_flatten_next_reg_947;
wire   [4:0] j_mid2_fu_528_p3;
reg   [4:0] j_mid2_reg_952;
wire   [4:0] tmp_mid2_v_fu_536_p3;
reg   [4:0] tmp_mid2_v_reg_969;
wire   [8:0] tmp_fu_544_p3;
reg   [8:0] tmp_reg_974;
wire   [6:0] tmp_2_cast4_cast_fu_626_p1;
reg   [6:0] tmp_2_cast4_cast_reg_1029;
wire   [31:0] grp_fu_442_p2;
reg   [31:0] tmp_6_reg_1049;
wire   [6:0] tmp_39_fu_676_p2;
reg   [6:0] tmp_39_reg_1059;
reg   [31:0] tmp_6_1_reg_1069;
reg   [31:0] tmp_6_2_reg_1084;
wire   [7:0] tmp_2_cast4_fu_722_p1;
reg   [7:0] tmp_2_cast4_reg_1094;
reg   [31:0] tmp_6_3_reg_1105;
reg   [31:0] tmp_6_4_reg_1120;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_4_reg_1120;
reg   [31:0] tmp_6_5_reg_1135;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_5_reg_1135;
reg   [31:0] tmp_6_6_reg_1150;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_6_reg_1150;
reg   [31:0] tmp_6_7_reg_1165;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_7_reg_1165;
reg   [31:0] tmp_6_8_reg_1180;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_1180;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_8_reg_1180;
reg   [31:0] tmp_6_9_reg_1195;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_1195;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_9_reg_1195;
reg   [31:0] tmp_6_s_reg_1210;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_1210;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_s_reg_1210;
wire   [9:0] tmp_49_fu_928_p2;
reg   [9:0] tmp_49_reg_1225;
reg   [9:0] ap_pipeline_reg_pp0_iter1_tmp_49_reg_1225;
reg   [9:0] ap_pipeline_reg_pp0_iter2_tmp_49_reg_1225;
reg   [9:0] ap_pipeline_reg_pp0_iter3_tmp_49_reg_1225;
reg   [9:0] ap_pipeline_reg_pp0_iter4_tmp_49_reg_1225;
reg   [31:0] tmp_6_10_reg_1230;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_1230;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_10_reg_1230;
wire   [4:0] j_1_fu_934_p2;
reg   [4:0] j_1_reg_1235;
reg   [31:0] tmp_6_11_reg_1240;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_11_reg_1240;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_11_reg_1240;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_11_reg_1240;
reg   [31:0] tmp_6_12_reg_1255;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_12_reg_1255;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_12_reg_1255;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_12_reg_1255;
reg   [31:0] tmp_6_13_reg_1260;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_13_reg_1260;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_13_reg_1260;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_13_reg_1260;
reg   [31:0] tmp_6_14_reg_1265;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_14_reg_1265;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_14_reg_1265;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_14_reg_1265;
reg   [8:0] indvar_flatten_phi_fu_408_p4;
reg   [4:0] i_phi_fu_419_p4;
reg   [4:0] j_phi_fu_430_p4;
wire   [63:0] tmp_3_fu_552_p1;
wire   [63:0] tmp_2_fu_557_p1;
wire   [63:0] tmp_5_fu_567_p3;
wire   [63:0] tmp_35_cast_fu_585_p1;
wire   [63:0] tmp_8_fu_595_p3;
wire   [63:0] tmp_36_fu_604_p3;
wire   [63:0] tmp_10_fu_617_p3;
wire   [63:0] tmp_37_cast_fu_635_p1;
wire   [63:0] tmp_12_fu_645_p3;
wire   [63:0] tmp_38_fu_654_p3;
wire   [63:0] tmp_14_fu_667_p3;
wire   [63:0] tmp_39_cast_fu_681_p1;
wire   [63:0] tmp_16_fu_691_p3;
wire   [63:0] tmp_40_fu_700_p3;
wire   [63:0] tmp_18_fu_713_p3;
wire   [63:0] tmp_41_cast_fu_731_p1;
wire   [63:0] tmp_20_fu_741_p3;
wire   [63:0] tmp_42_fu_750_p3;
wire   [63:0] tmp_22_fu_763_p3;
wire   [63:0] tmp_43_cast_fu_777_p1;
wire   [63:0] tmp_24_fu_787_p3;
wire   [63:0] tmp_44_fu_796_p3;
wire   [63:0] tmp_26_fu_809_p3;
wire   [63:0] tmp_45_cast_fu_823_p1;
wire   [63:0] tmp_28_fu_833_p3;
wire   [63:0] tmp_46_fu_842_p3;
wire   [63:0] tmp_30_fu_855_p3;
wire   [63:0] tmp_47_cast_fu_867_p1;
wire   [63:0] tmp_32_fu_877_p3;
wire   [63:0] tmp_47_fu_886_p3;
wire   [63:0] tmp_34_fu_902_p3;
wire   [63:0] tmp_49_cast_fu_923_p1;
wire   [63:0] tmp_50_cast_fu_939_p1;
reg   [31:0] a_Addr_A_orig;
reg   [31:0] b_Addr_A_orig;
wire   [31:0] c_Addr_A_orig;
reg   [31:0] grp_fu_437_p0;
reg   [31:0] grp_fu_437_p1;
wire   [0:0] exitcond_fu_522_p2;
wire   [4:0] i_1_fu_516_p2;
wire   [8:0] tmp_4_fu_562_p2;
wire   [5:0] tmp_2_cast_fu_576_p1;
wire   [5:0] tmp_35_fu_579_p2;
wire   [8:0] tmp_7_fu_590_p2;
wire   [8:0] tmp_9_fu_612_p2;
wire   [6:0] tmp_37_fu_629_p2;
wire   [8:0] tmp_11_fu_640_p2;
wire   [8:0] tmp_13_fu_662_p2;
wire   [8:0] tmp_15_fu_686_p2;
wire   [8:0] tmp_17_fu_708_p2;
wire   [7:0] tmp_41_fu_725_p2;
wire   [8:0] tmp_19_fu_736_p2;
wire   [8:0] tmp_21_fu_758_p2;
wire   [7:0] tmp_43_fu_772_p2;
wire   [8:0] tmp_23_fu_782_p2;
wire   [8:0] tmp_25_fu_804_p2;
wire   [7:0] tmp_45_fu_818_p2;
wire   [8:0] tmp_27_fu_828_p2;
wire   [8:0] tmp_29_fu_850_p2;
wire  signed [7:0] tmp_47_cast7_fu_864_p1;
wire   [8:0] tmp_31_fu_872_p2;
wire   [8:0] tmp_33_fu_897_p2;
wire   [8:0] tmp_2_cast5_fu_914_p1;
wire   [8:0] tmp_48_fu_917_p2;
wire   [9:0] tmp_3_cast_fu_894_p1;
wire   [9:0] tmp_2_cast6_fu_911_p1;
wire   [0:0] ap_CS_fsm_state88;
reg   [17:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 18'b1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
end

matmul_hw_fadd_32bkb #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fadd_32bkb_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_437_p0),
    .din1(grp_fu_437_p1),
    .ce(1'b1),
    .dout(grp_fu_437_p2)
);

matmul_hw_fmul_32cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fmul_32cud_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_Dout_A),
    .din1(b_Dout_A),
    .ce(1'b1),
    .dout(grp_fu_442_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == exitcond_flatten_fu_504_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((exitcond_flatten_reg_943 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & ~(exitcond_flatten_reg_943 == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_943 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_415 <= tmp_mid2_v_reg_969;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        i_reg_415 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_943 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_404 <= indvar_flatten_next_reg_947;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        indvar_flatten_reg_404 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_943 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_reg_426 <= j_1_reg_1235;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        j_reg_426 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_943 <= exitcond_flatten_reg_943;
        ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_943 <= ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_943;
        ap_pipeline_reg_pp0_iter2_tmp_6_11_reg_1240 <= tmp_6_11_reg_1240;
        ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_943 <= ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_943;
        ap_pipeline_reg_pp0_iter3_tmp_6_11_reg_1240 <= ap_pipeline_reg_pp0_iter2_tmp_6_11_reg_1240;
        ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_943 <= ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_943;
        ap_pipeline_reg_pp0_iter4_tmp_6_11_reg_1240 <= ap_pipeline_reg_pp0_iter3_tmp_6_11_reg_1240;
        ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_943 <= ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_943;
        exitcond_flatten_reg_943 <= exitcond_flatten_fu_504_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
        ap_pipeline_reg_pp0_iter1_tmp_49_reg_1225 <= tmp_49_reg_1225;
        ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_1230 <= tmp_6_10_reg_1230;
        ap_pipeline_reg_pp0_iter2_tmp_49_reg_1225 <= ap_pipeline_reg_pp0_iter1_tmp_49_reg_1225;
        ap_pipeline_reg_pp0_iter2_tmp_6_10_reg_1230 <= ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_1230;
        ap_pipeline_reg_pp0_iter3_tmp_49_reg_1225 <= ap_pipeline_reg_pp0_iter2_tmp_49_reg_1225;
        ap_pipeline_reg_pp0_iter4_tmp_49_reg_1225 <= ap_pipeline_reg_pp0_iter3_tmp_49_reg_1225;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_4_reg_1120 <= tmp_6_4_reg_1120;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_5_reg_1135 <= tmp_6_5_reg_1135;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_6_reg_1150 <= tmp_6_6_reg_1150;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_7_reg_1165 <= tmp_6_7_reg_1165;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_1180 <= tmp_6_8_reg_1180;
        ap_pipeline_reg_pp0_iter2_tmp_6_8_reg_1180 <= ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_1180;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_1195 <= tmp_6_9_reg_1195;
        ap_pipeline_reg_pp0_iter2_tmp_6_9_reg_1195 <= ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_1195;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_1210 <= tmp_6_s_reg_1210;
        ap_pipeline_reg_pp0_iter2_tmp_6_s_reg_1210 <= ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_1210;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
        ap_pipeline_reg_pp0_iter2_tmp_6_12_reg_1255 <= tmp_6_12_reg_1255;
        ap_pipeline_reg_pp0_iter3_tmp_6_12_reg_1255 <= ap_pipeline_reg_pp0_iter2_tmp_6_12_reg_1255;
        ap_pipeline_reg_pp0_iter4_tmp_6_12_reg_1255 <= ap_pipeline_reg_pp0_iter3_tmp_6_12_reg_1255;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
        ap_pipeline_reg_pp0_iter2_tmp_6_13_reg_1260 <= tmp_6_13_reg_1260;
        ap_pipeline_reg_pp0_iter3_tmp_6_13_reg_1260 <= ap_pipeline_reg_pp0_iter2_tmp_6_13_reg_1260;
        ap_pipeline_reg_pp0_iter4_tmp_6_13_reg_1260 <= ap_pipeline_reg_pp0_iter3_tmp_6_13_reg_1260;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
        ap_pipeline_reg_pp0_iter2_tmp_6_14_reg_1265 <= tmp_6_14_reg_1265;
        ap_pipeline_reg_pp0_iter3_tmp_6_14_reg_1265 <= ap_pipeline_reg_pp0_iter2_tmp_6_14_reg_1265;
        ap_pipeline_reg_pp0_iter4_tmp_6_14_reg_1265 <= ap_pipeline_reg_pp0_iter3_tmp_6_14_reg_1265;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_next_reg_947 <= indvar_flatten_next_fu_510_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_943 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        j_1_reg_1235 <= j_1_fu_934_p2;
        tmp_6_10_reg_1230 <= grp_fu_442_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_504_p2))) begin
        j_mid2_reg_952 <= j_mid2_fu_528_p3;
        tmp_reg_974[8 : 4] <= tmp_fu_544_p3[8 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_943 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_943 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_943)))) begin
        reg_478 <= grp_fu_437_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_943)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_943)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_943)))) begin
        reg_483 <= grp_fu_437_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_943)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_943)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_943)))) begin
        reg_488 <= grp_fu_437_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_943)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_943)) | ((1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_943) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter4)))) begin
        reg_493 <= grp_fu_437_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_943)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_943)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_943)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_943)))) begin
        reg_498 <= grp_fu_437_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_943 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_2_cast4_cast_reg_1029[4 : 0] <= tmp_2_cast4_cast_fu_626_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_943 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_2_cast4_reg_1094[4 : 0] <= tmp_2_cast4_fu_722_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_943 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_39_reg_1059 <= tmp_39_fu_676_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_943 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        tmp_49_reg_1225 <= tmp_49_fu_928_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_943 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_6_11_reg_1240 <= grp_fu_442_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_943))) begin
        tmp_6_12_reg_1255 <= grp_fu_442_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_943))) begin
        tmp_6_13_reg_1260 <= grp_fu_442_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_943))) begin
        tmp_6_14_reg_1265 <= grp_fu_442_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_943 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_6_1_reg_1069 <= grp_fu_442_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_943 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_6_2_reg_1084 <= grp_fu_442_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_943 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_6_3_reg_1105 <= grp_fu_442_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_943 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        tmp_6_4_reg_1120 <= grp_fu_442_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_943 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        tmp_6_5_reg_1135 <= grp_fu_442_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_943 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        tmp_6_6_reg_1150 <= grp_fu_442_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_943 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        tmp_6_7_reg_1165 <= grp_fu_442_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_943 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        tmp_6_8_reg_1180 <= grp_fu_442_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_943 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        tmp_6_9_reg_1195 <= grp_fu_442_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_943 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_6_reg_1049 <= grp_fu_442_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_943 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        tmp_6_s_reg_1210 <= grp_fu_442_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_504_p2))) begin
        tmp_mid2_v_reg_969 <= tmp_mid2_v_fu_536_p3;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            a_Addr_A_orig = tmp_34_fu_902_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            a_Addr_A_orig = tmp_32_fu_877_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            a_Addr_A_orig = tmp_30_fu_855_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            a_Addr_A_orig = tmp_28_fu_833_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            a_Addr_A_orig = tmp_26_fu_809_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            a_Addr_A_orig = tmp_24_fu_787_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            a_Addr_A_orig = tmp_22_fu_763_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            a_Addr_A_orig = tmp_20_fu_741_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            a_Addr_A_orig = tmp_18_fu_713_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            a_Addr_A_orig = tmp_16_fu_691_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_Addr_A_orig = tmp_14_fu_667_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_Addr_A_orig = tmp_12_fu_645_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_Addr_A_orig = tmp_10_fu_617_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_Addr_A_orig = tmp_8_fu_595_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_Addr_A_orig = tmp_5_fu_567_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_Addr_A_orig = tmp_3_fu_552_p1;
        end else begin
            a_Addr_A_orig = 'bx;
        end
    end else begin
        a_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_EN_A = 1'b1;
    end else begin
        a_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state88)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state88)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            b_Addr_A_orig = tmp_49_cast_fu_923_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            b_Addr_A_orig = tmp_47_fu_886_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            b_Addr_A_orig = tmp_47_cast_fu_867_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            b_Addr_A_orig = tmp_46_fu_842_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            b_Addr_A_orig = tmp_45_cast_fu_823_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            b_Addr_A_orig = tmp_44_fu_796_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            b_Addr_A_orig = tmp_43_cast_fu_777_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            b_Addr_A_orig = tmp_42_fu_750_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_Addr_A_orig = tmp_41_cast_fu_731_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_Addr_A_orig = tmp_40_fu_700_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_Addr_A_orig = tmp_39_cast_fu_681_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_Addr_A_orig = tmp_38_fu_654_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_Addr_A_orig = tmp_37_cast_fu_635_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_Addr_A_orig = tmp_36_fu_604_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_Addr_A_orig = tmp_35_cast_fu_585_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_Addr_A_orig = tmp_2_fu_557_p1;
        end else begin
            b_Addr_A_orig = 'bx;
        end
    end else begin
        b_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        b_EN_A = 1'b1;
    end else begin
        b_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        c_EN_A = 1'b1;
    end else begin
        c_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_943))) begin
        c_WEN_A = ap_const_lv4_F;
    end else begin
        c_WEN_A = ap_const_lv4_0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter4)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter4)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        grp_fu_437_p0 = reg_498;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter3)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_enable_reg_pp0_iter3)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter4)))) begin
        grp_fu_437_p0 = reg_493;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        grp_fu_437_p0 = reg_488;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter2)))) begin
        grp_fu_437_p0 = reg_483;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        grp_fu_437_p0 = reg_478;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_437_p0 = tmp_6_reg_1049;
    end else begin
        grp_fu_437_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_437_p1 = ap_pipeline_reg_pp0_iter4_tmp_6_14_reg_1265;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_437_p1 = ap_pipeline_reg_pp0_iter4_tmp_6_13_reg_1260;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_437_p1 = ap_pipeline_reg_pp0_iter4_tmp_6_12_reg_1255;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_437_p1 = ap_pipeline_reg_pp0_iter4_tmp_6_11_reg_1240;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_437_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_10_reg_1230;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_437_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_s_reg_1210;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_437_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_9_reg_1195;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_437_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_8_reg_1180;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_437_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_7_reg_1165;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_437_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_6_reg_1150;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_437_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_5_reg_1135;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_437_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_4_reg_1120;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_437_p1 = tmp_6_3_reg_1105;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_437_p1 = tmp_6_2_reg_1084;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_437_p1 = tmp_6_1_reg_1069;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_437_p1 = ap_const_lv32_0;
    end else begin
        grp_fu_437_p1 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_943 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_phi_fu_419_p4 = tmp_mid2_v_reg_969;
    end else begin
        i_phi_fu_419_p4 = i_reg_415;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_943 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_phi_fu_408_p4 = indvar_flatten_next_reg_947;
    end else begin
        indvar_flatten_phi_fu_408_p4 = indvar_flatten_reg_404;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_943 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_phi_fu_430_p4 = j_1_reg_1235;
    end else begin
        j_phi_fu_430_p4 = j_reg_426;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond_flatten_fu_504_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage2;
        end
        ap_ST_fsm_pp0_stage2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage3;
        end
        ap_ST_fsm_pp0_stage3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage4;
        end
        ap_ST_fsm_pp0_stage4 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage5;
        end
        ap_ST_fsm_pp0_stage5 : begin
            if (~((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b1 == ap_enable_reg_pp0_iter4))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage7;
        end
        ap_ST_fsm_pp0_stage7 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage8;
        end
        ap_ST_fsm_pp0_stage8 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage9;
        end
        ap_ST_fsm_pp0_stage9 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage10;
        end
        ap_ST_fsm_pp0_stage10 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage11;
        end
        ap_ST_fsm_pp0_stage11 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage12;
        end
        ap_ST_fsm_pp0_stage12 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage13;
        end
        ap_ST_fsm_pp0_stage13 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage14;
        end
        ap_ST_fsm_pp0_stage14 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage15;
        end
        ap_ST_fsm_pp0_stage15 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_Addr_A = a_Addr_A_orig << ap_const_lv32_2;

assign a_Clk_A = ap_clk;

assign a_Din_A = ap_const_lv32_0;

assign a_Rst_A = ap_rst;

assign a_WEN_A = ap_const_lv4_0;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[ap_const_lv32_B];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[ap_const_lv32_C];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[ap_const_lv32_D];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[ap_const_lv32_E];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[ap_const_lv32_F];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[ap_const_lv32_10];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[ap_const_lv32_8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[ap_const_lv32_9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[ap_const_lv32_A];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state88 = ap_CS_fsm[ap_const_lv32_11];

assign b_Addr_A = b_Addr_A_orig << ap_const_lv32_2;

assign b_Clk_A = ap_clk;

assign b_Din_A = ap_const_lv32_0;

assign b_Rst_A = ap_rst;

assign b_WEN_A = ap_const_lv4_0;

assign c_Addr_A = c_Addr_A_orig << ap_const_lv32_2;

assign c_Addr_A_orig = tmp_50_cast_fu_939_p1;

assign c_Clk_A = ap_clk;

assign c_Din_A = reg_498;

assign c_Rst_A = ap_rst;

assign exitcond_flatten_fu_504_p2 = ((indvar_flatten_phi_fu_408_p4 == ap_const_lv9_100) ? 1'b1 : 1'b0);

assign exitcond_fu_522_p2 = ((j_phi_fu_430_p4 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign i_1_fu_516_p2 = (i_phi_fu_419_p4 + ap_const_lv5_1);

assign indvar_flatten_next_fu_510_p2 = (indvar_flatten_phi_fu_408_p4 + ap_const_lv9_1);

assign j_1_fu_934_p2 = (j_mid2_reg_952 + ap_const_lv5_1);

assign j_mid2_fu_528_p3 = ((exitcond_fu_522_p2[0:0] === 1'b1) ? ap_const_lv5_0 : j_phi_fu_430_p4);

assign tmp_10_fu_617_p3 = {{ap_const_lv55_0}, {tmp_9_fu_612_p2}};

assign tmp_11_fu_640_p2 = (tmp_reg_974 | ap_const_lv9_4);

assign tmp_12_fu_645_p3 = {{ap_const_lv55_0}, {tmp_11_fu_640_p2}};

assign tmp_13_fu_662_p2 = (tmp_reg_974 | ap_const_lv9_5);

assign tmp_14_fu_667_p3 = {{ap_const_lv55_0}, {tmp_13_fu_662_p2}};

assign tmp_15_fu_686_p2 = (tmp_reg_974 | ap_const_lv9_6);

assign tmp_16_fu_691_p3 = {{ap_const_lv55_0}, {tmp_15_fu_686_p2}};

assign tmp_17_fu_708_p2 = (tmp_reg_974 | ap_const_lv9_7);

assign tmp_18_fu_713_p3 = {{ap_const_lv55_0}, {tmp_17_fu_708_p2}};

assign tmp_19_fu_736_p2 = (tmp_reg_974 | ap_const_lv9_8);

assign tmp_20_fu_741_p3 = {{ap_const_lv55_0}, {tmp_19_fu_736_p2}};

assign tmp_21_fu_758_p2 = (tmp_reg_974 | ap_const_lv9_9);

assign tmp_22_fu_763_p3 = {{ap_const_lv55_0}, {tmp_21_fu_758_p2}};

assign tmp_23_fu_782_p2 = (tmp_reg_974 | ap_const_lv9_A);

assign tmp_24_fu_787_p3 = {{ap_const_lv55_0}, {tmp_23_fu_782_p2}};

assign tmp_25_fu_804_p2 = (tmp_reg_974 | ap_const_lv9_B);

assign tmp_26_fu_809_p3 = {{ap_const_lv55_0}, {tmp_25_fu_804_p2}};

assign tmp_27_fu_828_p2 = (tmp_reg_974 | ap_const_lv9_C);

assign tmp_28_fu_833_p3 = {{ap_const_lv55_0}, {tmp_27_fu_828_p2}};

assign tmp_29_fu_850_p2 = (tmp_reg_974 | ap_const_lv9_D);

assign tmp_2_cast4_cast_fu_626_p1 = j_mid2_reg_952;

assign tmp_2_cast4_fu_722_p1 = j_mid2_reg_952;

assign tmp_2_cast5_fu_914_p1 = j_mid2_reg_952;

assign tmp_2_cast6_fu_911_p1 = j_mid2_reg_952;

assign tmp_2_cast_fu_576_p1 = j_mid2_reg_952;

assign tmp_2_fu_557_p1 = j_mid2_fu_528_p3;

assign tmp_30_fu_855_p3 = {{ap_const_lv55_0}, {tmp_29_fu_850_p2}};

assign tmp_31_fu_872_p2 = (tmp_reg_974 | ap_const_lv9_E);

assign tmp_32_fu_877_p3 = {{ap_const_lv55_0}, {tmp_31_fu_872_p2}};

assign tmp_33_fu_897_p2 = (tmp_reg_974 | ap_const_lv9_F);

assign tmp_34_fu_902_p3 = {{ap_const_lv55_0}, {tmp_33_fu_897_p2}};

assign tmp_35_cast_fu_585_p1 = tmp_35_fu_579_p2;

assign tmp_35_fu_579_p2 = (tmp_2_cast_fu_576_p1 + ap_const_lv6_10);

assign tmp_36_fu_604_p3 = {{ap_const_lv59_1}, {j_mid2_reg_952}};

assign tmp_37_cast_fu_635_p1 = tmp_37_fu_629_p2;

assign tmp_37_fu_629_p2 = (tmp_2_cast4_cast_fu_626_p1 + ap_const_lv7_30);

assign tmp_38_fu_654_p3 = {{ap_const_lv59_2}, {j_mid2_reg_952}};

assign tmp_39_cast_fu_681_p1 = tmp_39_fu_676_p2;

assign tmp_39_fu_676_p2 = ($signed(tmp_2_cast4_cast_reg_1029) + $signed(ap_const_lv7_50));

assign tmp_3_cast_fu_894_p1 = tmp_reg_974;

assign tmp_3_fu_552_p1 = tmp_fu_544_p3;

assign tmp_40_fu_700_p3 = {{ap_const_lv59_3}, {j_mid2_reg_952}};

assign tmp_41_cast_fu_731_p1 = tmp_41_fu_725_p2;

assign tmp_41_fu_725_p2 = (tmp_2_cast4_fu_722_p1 + ap_const_lv8_70);

assign tmp_42_fu_750_p3 = {{ap_const_lv59_4}, {j_mid2_reg_952}};

assign tmp_43_cast_fu_777_p1 = tmp_43_fu_772_p2;

assign tmp_43_fu_772_p2 = ($signed(tmp_2_cast4_reg_1094) + $signed(ap_const_lv8_90));

assign tmp_44_fu_796_p3 = {{ap_const_lv59_5}, {j_mid2_reg_952}};

assign tmp_45_cast_fu_823_p1 = tmp_45_fu_818_p2;

assign tmp_45_fu_818_p2 = ($signed(tmp_2_cast4_reg_1094) + $signed(ap_const_lv8_B0));

assign tmp_46_fu_842_p3 = {{ap_const_lv59_6}, {j_mid2_reg_952}};

assign tmp_47_cast7_fu_864_p1 = $signed(tmp_39_reg_1059);

assign tmp_47_cast_fu_867_p1 = $unsigned(tmp_47_cast7_fu_864_p1);

assign tmp_47_fu_886_p3 = {{ap_const_lv59_7}, {j_mid2_reg_952}};

assign tmp_48_fu_917_p2 = (tmp_2_cast5_fu_914_p1 + ap_const_lv9_F0);

assign tmp_49_cast_fu_923_p1 = tmp_48_fu_917_p2;

assign tmp_49_fu_928_p2 = (tmp_3_cast_fu_894_p1 + tmp_2_cast6_fu_911_p1);

assign tmp_4_fu_562_p2 = (tmp_reg_974 | ap_const_lv9_1);

assign tmp_50_cast_fu_939_p1 = ap_pipeline_reg_pp0_iter4_tmp_49_reg_1225;

assign tmp_5_fu_567_p3 = {{ap_const_lv55_0}, {tmp_4_fu_562_p2}};

assign tmp_7_fu_590_p2 = (tmp_reg_974 | ap_const_lv9_2);

assign tmp_8_fu_595_p3 = {{ap_const_lv55_0}, {tmp_7_fu_590_p2}};

assign tmp_9_fu_612_p2 = (tmp_reg_974 | ap_const_lv9_3);

assign tmp_fu_544_p3 = {{tmp_mid2_v_fu_536_p3}, {ap_const_lv4_0}};

assign tmp_mid2_v_fu_536_p3 = ((exitcond_fu_522_p2[0:0] === 1'b1) ? i_1_fu_516_p2 : i_phi_fu_419_p4);

always @ (posedge ap_clk) begin
    tmp_reg_974[3:0] <= 4'b0000;
    tmp_2_cast4_cast_reg_1029[6:5] <= 2'b00;
    tmp_2_cast4_reg_1094[7:5] <= 3'b000;
end

endmodule //matmul_hw
