{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527634306676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527634306684 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 29 18:51:46 2018 " "Processing started: Tue May 29 18:51:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527634306684 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634306684 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADC_Test -c ADC_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADC_Test -c ADC_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634306684 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634308401 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527634308510 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527634308510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oklibrary.vhd 5 2 " "Found 5 design units, including 2 entities, in source file oklibrary.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 okHost-archHost " "Found design unit 1: okHost-archHost" {  } { { "okLibrary.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okLibrary.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634332064 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 okWireOR-archWireOR " "Found design unit 2: okWireOR-archWireOR" {  } { { "okLibrary.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okLibrary.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634332064 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 FRONTPANEL " "Found design unit 3: FRONTPANEL" {  } { { "okLibrary.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okLibrary.vhd" 155 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634332064 ""} { "Info" "ISGN_ENTITY_NAME" "1 okHost " "Found entity 1: okHost" {  } { { "okLibrary.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okLibrary.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634332064 ""} { "Info" "ISGN_ENTITY_NAME" "2 okWireOR " "Found entity 2: okWireOR" {  } { { "okLibrary.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okLibrary.vhd" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634332064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634332064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "okhost.v 32 32 " "Found 32 design units, including 32 entities, in source file okhost.v" { { "Info" "ISGN_ENTITY_NAME" "1 okCore " "Found entity 1: okCore" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634333720 ""} { "Info" "ISGN_ENTITY_NAME" "2 okCoreHarness " "Found entity 2: okCoreHarness" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634333720 ""} { "Info" "ISGN_ENTITY_NAME" "3 ok_altera_pll " "Found entity 3: ok_altera_pll" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 630 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634333720 ""} { "Info" "ISGN_ENTITY_NAME" "4 ramb32x512 " "Found entity 4: ramb32x512" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 755 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634333720 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_w8_64_r8_64 " "Found entity 5: fifo_w8_64_r8_64" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 929 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634333720 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_chipid " "Found entity 6: altera_chipid" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 1059 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634333720 ""} { "Info" "ISGN_ENTITY_NAME" "7 altchip_id " "Found entity 7: altchip_id" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 1144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634333720 ""} { "Info" "ISGN_ENTITY_NAME" "8 okAuthenticate " "Found entity 8: okAuthenticate" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 1338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634333720 ""} { "Info" "ISGN_ENTITY_NAME" "9 crypto_tok " "Found entity 9: crypto_tok" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 1646 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634333720 ""} { "Info" "ISGN_ENTITY_NAME" "10 crp " "Found entity 10: crp" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 1964 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634333720 ""} { "Info" "ISGN_ENTITY_NAME" "11 crypto_des " "Found entity 11: crypto_des" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 2034 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634333720 ""} { "Info" "ISGN_ENTITY_NAME" "12 key_selh " "Found entity 12: key_selh" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 2138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634333720 ""} { "Info" "ISGN_ENTITY_NAME" "13 sbox1 " "Found entity 13: sbox1" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 2595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634333720 ""} { "Info" "ISGN_ENTITY_NAME" "14 sbox2 " "Found entity 14: sbox2" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 2709 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634333720 ""} { "Info" "ISGN_ENTITY_NAME" "15 sbox3 " "Found entity 15: sbox3" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 2823 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634333720 ""} { "Info" "ISGN_ENTITY_NAME" "16 sbox4 " "Found entity 16: sbox4" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 2937 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634333720 ""} { "Info" "ISGN_ENTITY_NAME" "17 sbox5 " "Found entity 17: sbox5" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 3051 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634333720 ""} { "Info" "ISGN_ENTITY_NAME" "18 sbox6 " "Found entity 18: sbox6" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 3165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634333720 ""} { "Info" "ISGN_ENTITY_NAME" "19 sbox7 " "Found entity 19: sbox7" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 3279 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634333720 ""} { "Info" "ISGN_ENTITY_NAME" "20 sbox8 " "Found entity 20: sbox8" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 3393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634333720 ""} { "Info" "ISGN_ENTITY_NAME" "21 okNios_small " "Found entity 21: okNios_small" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 3477 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634333720 ""} { "Info" "ISGN_ENTITY_NAME" "22 altera_reset_controller " "Found entity 22: altera_reset_controller" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 3748 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634333720 ""} { "Info" "ISGN_ENTITY_NAME" "23 altera_reset_synchronizer " "Found entity 23: altera_reset_synchronizer" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 4049 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634333720 ""} { "Info" "ISGN_ENTITY_NAME" "24 okNios_small_mm_interconnect_0 " "Found entity 24: okNios_small_mm_interconnect_0" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 4121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634333720 ""} { "Info" "ISGN_ENTITY_NAME" "25 altera_avalon_sc_fifo " "Found entity 25: altera_avalon_sc_fifo" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 6308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634333720 ""} { "Info" "ISGN_ENTITY_NAME" "26 okNios_small_nios_in_port " "Found entity 26: okNios_small_nios_in_port" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 7223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634333720 ""} { "Info" "ISGN_ENTITY_NAME" "27 okNios_small_onchip_memory2_0 " "Found entity 27: okNios_small_onchip_memory2_0" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 7281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634333720 ""} { "Info" "ISGN_ENTITY_NAME" "28 okNios_small_nios_out_port " "Found entity 28: okNios_small_nios_out_port" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 7366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634333720 ""} { "Info" "ISGN_ENTITY_NAME" "29 okNios_small_nios2_qsys_0_register_bank_a_module " "Found entity 29: okNios_small_nios2_qsys_0_register_bank_a_module" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 7432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634333720 ""} { "Info" "ISGN_ENTITY_NAME" "30 okNios_small_nios2_qsys_0_register_bank_b_module " "Found entity 30: okNios_small_nios2_qsys_0_register_bank_b_module" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 7497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634333720 ""} { "Info" "ISGN_ENTITY_NAME" "31 okNios_small_nios2_qsys_0 " "Found entity 31: okNios_small_nios2_qsys_0" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 7562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634333720 ""} { "Info" "ISGN_ENTITY_NAME" "32 okNios_small_nios2_qsys_0_test_bench " "Found entity 32: okNios_small_nios2_qsys_0_test_bench" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 10035 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634333720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634333720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "okhost.sv 16 16 " "Found 16 design units, including 16 entities, in source file okhost.sv" { { "Info" "ISGN_ENTITY_NAME" "1 okNios_small_irq_mapper " "Found entity 1: okNios_small_irq_mapper" {  } { { "okHost.sv" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334330 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arbitrator " "Found entity 2: altera_merlin_arbitrator" {  } { { "okHost.sv" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.sv" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334330 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_arb_adder " "Found entity 3: altera_merlin_arb_adder" {  } { { "okHost.sv" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.sv" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334330 ""} { "Info" "ISGN_ENTITY_NAME" "4 okNios_small_mm_interconnect_0_rsp_mux " "Found entity 4: okNios_small_mm_interconnect_0_rsp_mux" {  } { { "okHost.sv" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.sv" 368 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334330 ""} { "Info" "ISGN_ENTITY_NAME" "5 okNios_small_mm_interconnect_0_rsp_demux " "Found entity 5: okNios_small_mm_interconnect_0_rsp_demux" {  } { { "okHost.sv" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.sv" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334330 ""} { "Info" "ISGN_ENTITY_NAME" "6 okNios_small_mm_interconnect_0_cmd_mux " "Found entity 6: okNios_small_mm_interconnect_0_cmd_mux" {  } { { "okHost.sv" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.sv" 874 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334330 ""} { "Info" "ISGN_ENTITY_NAME" "7 okNios_small_mm_interconnect_0_cmd_demux " "Found entity 7: okNios_small_mm_interconnect_0_cmd_demux" {  } { { "okHost.sv" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.sv" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334330 ""} { "Info" "ISGN_ENTITY_NAME" "8 okNios_small_mm_interconnect_0_router_002_default_decode " "Found entity 8: okNios_small_mm_interconnect_0_router_002_default_decode" {  } { { "okHost.sv" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.sv" 1349 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334330 ""} { "Info" "ISGN_ENTITY_NAME" "9 okNios_small_mm_interconnect_0_router_002 " "Found entity 9: okNios_small_mm_interconnect_0_router_002" {  } { { "okHost.sv" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.sv" 1390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334330 ""} { "Info" "ISGN_ENTITY_NAME" "10 okNios_small_mm_interconnect_0_router_default_decode " "Found entity 10: okNios_small_mm_interconnect_0_router_default_decode" {  } { { "okHost.sv" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.sv" 1575 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334330 ""} { "Info" "ISGN_ENTITY_NAME" "11 okNios_small_mm_interconnect_0_router " "Found entity 11: okNios_small_mm_interconnect_0_router" {  } { { "okHost.sv" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.sv" 1616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334330 ""} { "Info" "ISGN_ENTITY_NAME" "12 altera_merlin_slave_agent " "Found entity 12: altera_merlin_slave_agent" {  } { { "okHost.sv" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.sv" 1819 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334330 ""} { "Info" "ISGN_ENTITY_NAME" "13 altera_merlin_burst_uncompressor " "Found entity 13: altera_merlin_burst_uncompressor" {  } { { "okHost.sv" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.sv" 2435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334330 ""} { "Info" "ISGN_ENTITY_NAME" "14 altera_merlin_master_agent " "Found entity 14: altera_merlin_master_agent" {  } { { "okHost.sv" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.sv" 2719 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334330 ""} { "Info" "ISGN_ENTITY_NAME" "15 altera_merlin_slave_translator " "Found entity 15: altera_merlin_slave_translator" {  } { { "okHost.sv" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.sv" 3039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334330 ""} { "Info" "ISGN_ENTITY_NAME" "16 altera_merlin_master_translator " "Found entity 16: altera_merlin_master_translator" {  } { { "okHost.sv" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.sv" 3566 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634334330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "okendpoints.v 10 10 " "Found 10 design units, including 10 entities, in source file okendpoints.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_reset " "Found entity 1: sync_reset" {  } { { "okEndpoints.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okEndpoints.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334564 ""} { "Info" "ISGN_ENTITY_NAME" "2 okWireOut " "Found entity 2: okWireOut" {  } { { "okEndpoints.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okEndpoints.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334564 ""} { "Info" "ISGN_ENTITY_NAME" "3 okWireIn " "Found entity 3: okWireIn" {  } { { "okEndpoints.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okEndpoints.v" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334564 ""} { "Info" "ISGN_ENTITY_NAME" "4 okTriggerOut " "Found entity 4: okTriggerOut" {  } { { "okEndpoints.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okEndpoints.v" 212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334564 ""} { "Info" "ISGN_ENTITY_NAME" "5 okTriggerIn " "Found entity 5: okTriggerIn" {  } { { "okEndpoints.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okEndpoints.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334564 ""} { "Info" "ISGN_ENTITY_NAME" "6 okRegisterBridge " "Found entity 6: okRegisterBridge" {  } { { "okEndpoints.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okEndpoints.v" 432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334564 ""} { "Info" "ISGN_ENTITY_NAME" "7 okPipeOut " "Found entity 7: okPipeOut" {  } { { "okEndpoints.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okEndpoints.v" 522 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334564 ""} { "Info" "ISGN_ENTITY_NAME" "8 okPipeIn " "Found entity 8: okPipeIn" {  } { { "okEndpoints.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okEndpoints.v" 603 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334564 ""} { "Info" "ISGN_ENTITY_NAME" "9 okBTPipeOut " "Found entity 9: okBTPipeOut" {  } { { "okEndpoints.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okEndpoints.v" 695 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334564 ""} { "Info" "ISGN_ENTITY_NAME" "10 okBTPipeIn " "Found entity 10: okBTPipeIn" {  } { { "okEndpoints.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okEndpoints.v" 779 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634334564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_Test-arch " "Found design unit 1: ADC_Test-arch" {  } { { "ADC_Test.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/ADC_Test.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334580 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_Test " "Found entity 1: ADC_Test" {  } { { "ADC_Test.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/ADC_Test.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634334580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockpll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockpll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockPLL-rtl " "Found design unit 1: clockPLL-rtl" {  } { { "clockPLL.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/clockPLL.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334580 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockPLL " "Found entity 1: clockPLL" {  } { { "clockPLL.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/clockPLL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634334580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockpll/clockpll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clockpll/clockpll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockPLL_0002 " "Found entity 1: clockPLL_0002" {  } { { "clockPLL/clockPLL_0002.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/clockPLL/clockPLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634334595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Found design unit 1: fifo-SYN" {  } { { "fifo.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/fifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334611 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634334611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_master_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_master_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_master_pll-rtl " "Found design unit 1: adc_master_pll-rtl" {  } { { "adc_master_pll.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/adc_master_pll.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334611 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_master_pll " "Found entity 1: adc_master_pll" {  } { { "adc_master_pll.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/adc_master_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634334611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_master_pll/adc_master_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_master_pll/adc_master_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_master_pll_0002 " "Found entity 1: adc_master_pll_0002" {  } { { "adc_master_pll/adc_master_pll_0002.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/adc_master_pll/adc_master_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634334627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file master_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 master_pll-rtl " "Found design unit 1: master_pll-rtl" {  } { { "master_pll.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/master_pll.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334627 ""} { "Info" "ISGN_ENTITY_NAME" "1 master_pll " "Found entity 1: master_pll" {  } { { "master_pll.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/master_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634334627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_pll/master_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file master_pll/master_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_pll_0002 " "Found entity 1: master_pll_0002" {  } { { "master_pll/master_pll_0002.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/master_pll/master_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634334642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634334642 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADC_Test " "Elaborating entity \"ADC_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1527634335142 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "test_out ADC_Test.vhd(25) " "VHDL Signal Declaration warning at ADC_Test.vhd(25): used implicit default value for signal \"test_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ADC_Test.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/ADC_Test.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1527634335158 "|ADC_Test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bs_out ADC_Test.vhd(46) " "Verilog HDL or VHDL warning at ADC_Test.vhd(46): object \"bs_out\" assigned a value but never read" {  } { { "ADC_Test.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/ADC_Test.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527634335158 "|ADC_Test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty_sa ADC_Test.vhd(70) " "Verilog HDL or VHDL warning at ADC_Test.vhd(70): object \"empty_sa\" assigned a value but never read" {  } { { "ADC_Test.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/ADC_Test.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527634335158 "|ADC_Test"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "pipe_out_data\[31..24\] ADC_Test.vhd(49) " "Using initial value X (don't care) for net \"pipe_out_data\[31..24\]\" at ADC_Test.vhd(49)" {  } { { "ADC_Test.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/ADC_Test.vhd" 49 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634335174 "|ADC_Test"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "led_state\[3..2\] ADC_Test.vhd(77) " "Using initial value X (don't care) for net \"led_state\[3..2\]\" at ADC_Test.vhd(77)" {  } { { "ADC_Test.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/ADC_Test.vhd" 77 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634335174 "|ADC_Test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_pll master_pll:pll " "Elaborating entity \"master_pll\" for hierarchy \"master_pll:pll\"" {  } { { "ADC_Test.vhd" "pll" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/ADC_Test.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634335252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_pll_0002 master_pll:pll\|master_pll_0002:master_pll_inst " "Elaborating entity \"master_pll_0002\" for hierarchy \"master_pll:pll\|master_pll_0002:master_pll_inst\"" {  } { { "master_pll.vhd" "master_pll_inst" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/master_pll.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634335268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll master_pll:pll\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"master_pll:pll\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "master_pll/master_pll_0002.v" "altera_pll_i" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/master_pll/master_pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634335361 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1527634335361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "master_pll:pll\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"master_pll:pll\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "master_pll/master_pll_0002.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/master_pll/master_pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634335361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "master_pll:pll\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"master_pll:pll\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 100.0 MHz " "Parameter \"reference_clock_frequency\" = \"100.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 16.384180 MHz " "Parameter \"output_clock_frequency0\" = \"16.384180 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634335361 ""}  } { { "master_pll/master_pll_0002.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/master_pll/master_pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527634335361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:fifo_pf " "Elaborating entity \"fifo\" for hierarchy \"fifo:fifo_pf\"" {  } { { "ADC_Test.vhd" "fifo_pf" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/ADC_Test.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634335392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo:fifo_pf\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo:fifo_pf\|dcfifo:dcfifo_component\"" {  } { { "fifo.vhd" "dcfifo_component" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/fifo.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634336064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:fifo_pf\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo:fifo_pf\|dcfifo:dcfifo_component\"" {  } { { "fifo.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/fifo.vhd" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634336064 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:fifo_pf\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo:fifo_pf\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634336064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634336064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634336064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634336064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634336064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634336064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634336064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634336064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634336064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634336064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634336064 ""}  } { { "fifo.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/fifo.vhd" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527634336064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ikl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ikl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ikl1 " "Found entity 1: dcfifo_ikl1" {  } { { "db/dcfifo_ikl1.tdf" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/dcfifo_ikl1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634336174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634336174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ikl1 fifo:fifo_pf\|dcfifo:dcfifo_component\|dcfifo_ikl1:auto_generated " "Elaborating entity \"dcfifo_ikl1\" for hierarchy \"fifo:fifo_pf\|dcfifo:dcfifo_component\|dcfifo_ikl1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634336174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_dg6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_dg6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_dg6 " "Found entity 1: a_graycounter_dg6" {  } { { "db/a_graycounter_dg6.tdf" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/a_graycounter_dg6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634336299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634336299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_dg6 fifo:fifo_pf\|dcfifo:dcfifo_component\|dcfifo_ikl1:auto_generated\|a_graycounter_dg6:rdptr_g1p " "Elaborating entity \"a_graycounter_dg6\" for hierarchy \"fifo:fifo_pf\|dcfifo:dcfifo_component\|dcfifo_ikl1:auto_generated\|a_graycounter_dg6:rdptr_g1p\"" {  } { { "db/dcfifo_ikl1.tdf" "rdptr_g1p" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/dcfifo_ikl1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634336299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_9ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_9ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_9ub " "Found entity 1: a_graycounter_9ub" {  } { { "db/a_graycounter_9ub.tdf" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/a_graycounter_9ub.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634336408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634336408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_9ub fifo:fifo_pf\|dcfifo:dcfifo_component\|dcfifo_ikl1:auto_generated\|a_graycounter_9ub:wrptr_g1p " "Elaborating entity \"a_graycounter_9ub\" for hierarchy \"fifo:fifo_pf\|dcfifo:dcfifo_component\|dcfifo_ikl1:auto_generated\|a_graycounter_9ub:wrptr_g1p\"" {  } { { "db/dcfifo_ikl1.tdf" "wrptr_g1p" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/dcfifo_ikl1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634336408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gia1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gia1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gia1 " "Found entity 1: altsyncram_gia1" {  } { { "db/altsyncram_gia1.tdf" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/altsyncram_gia1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634336533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634336533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gia1 fifo:fifo_pf\|dcfifo:dcfifo_component\|dcfifo_ikl1:auto_generated\|altsyncram_gia1:fifo_ram " "Elaborating entity \"altsyncram_gia1\" for hierarchy \"fifo:fifo_pf\|dcfifo:dcfifo_component\|dcfifo_ikl1:auto_generated\|altsyncram_gia1:fifo_ram\"" {  } { { "db/dcfifo_ikl1.tdf" "fifo_ram" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/dcfifo_ikl1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634336533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_t9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_t9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_t9l " "Found entity 1: alt_synch_pipe_t9l" {  } { { "db/alt_synch_pipe_t9l.tdf" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/alt_synch_pipe_t9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634336580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634336580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_t9l fifo:fifo_pf\|dcfifo:dcfifo_component\|dcfifo_ikl1:auto_generated\|alt_synch_pipe_t9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_t9l\" for hierarchy \"fifo:fifo_pf\|dcfifo:dcfifo_component\|dcfifo_ikl1:auto_generated\|alt_synch_pipe_t9l:rs_dgwp\"" {  } { { "db/dcfifo_ikl1.tdf" "rs_dgwp" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/dcfifo_ikl1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634336580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ev8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ev8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ev8 " "Found entity 1: dffpipe_ev8" {  } { { "db/dffpipe_ev8.tdf" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/dffpipe_ev8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634336627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634336627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ev8 fifo:fifo_pf\|dcfifo:dcfifo_component\|dcfifo_ikl1:auto_generated\|alt_synch_pipe_t9l:rs_dgwp\|dffpipe_ev8:dffpipe5 " "Elaborating entity \"dffpipe_ev8\" for hierarchy \"fifo:fifo_pf\|dcfifo:dcfifo_component\|dcfifo_ikl1:auto_generated\|alt_synch_pipe_t9l:rs_dgwp\|dffpipe_ev8:dffpipe5\"" {  } { { "db/alt_synch_pipe_t9l.tdf" "dffpipe5" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/alt_synch_pipe_t9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634336643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_u9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_u9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_u9l " "Found entity 1: alt_synch_pipe_u9l" {  } { { "db/alt_synch_pipe_u9l.tdf" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/alt_synch_pipe_u9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634336689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634336689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_u9l fifo:fifo_pf\|dcfifo:dcfifo_component\|dcfifo_ikl1:auto_generated\|alt_synch_pipe_u9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_u9l\" for hierarchy \"fifo:fifo_pf\|dcfifo:dcfifo_component\|dcfifo_ikl1:auto_generated\|alt_synch_pipe_u9l:ws_dgrp\"" {  } { { "db/dcfifo_ikl1.tdf" "ws_dgrp" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/dcfifo_ikl1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634336689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fv8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_fv8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fv8 " "Found entity 1: dffpipe_fv8" {  } { { "db/dffpipe_fv8.tdf" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/dffpipe_fv8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634336736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634336736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fv8 fifo:fifo_pf\|dcfifo:dcfifo_component\|dcfifo_ikl1:auto_generated\|alt_synch_pipe_u9l:ws_dgrp\|dffpipe_fv8:dffpipe8 " "Elaborating entity \"dffpipe_fv8\" for hierarchy \"fifo:fifo_pf\|dcfifo:dcfifo_component\|dcfifo_ikl1:auto_generated\|alt_synch_pipe_u9l:ws_dgrp\|dffpipe_fv8:dffpipe8\"" {  } { { "db/alt_synch_pipe_u9l.tdf" "dffpipe8" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/alt_synch_pipe_u9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634336736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tu5 " "Found entity 1: cmpr_tu5" {  } { { "db/cmpr_tu5.tdf" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/cmpr_tu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634336846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634336846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tu5 fifo:fifo_pf\|dcfifo:dcfifo_component\|dcfifo_ikl1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_tu5\" for hierarchy \"fifo:fifo_pf\|dcfifo:dcfifo_component\|dcfifo_ikl1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_ikl1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/dcfifo_ikl1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634336861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_su5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_su5 " "Found entity 1: cmpr_su5" {  } { { "db/cmpr_su5.tdf" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/cmpr_su5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634336955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634336955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_su5 fifo:fifo_pf\|dcfifo:dcfifo_component\|dcfifo_ikl1:auto_generated\|cmpr_su5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_su5\" for hierarchy \"fifo:fifo_pf\|dcfifo:dcfifo_component\|dcfifo_ikl1:auto_generated\|cmpr_su5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_ikl1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/dcfifo_ikl1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634336955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/mux_5r7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634337111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634337111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 fifo:fifo_pf\|dcfifo:dcfifo_component\|dcfifo_ikl1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"fifo:fifo_pf\|dcfifo:dcfifo_component\|dcfifo_ikl1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_ikl1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/dcfifo_ikl1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634337111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okHost okHost:okHI " "Elaborating entity \"okHost\" for hierarchy \"okHost:okHI\"" {  } { { "ADC_Test.vhd" "okHI" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/ADC_Test.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634339284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ok_altera_pll okHost:okHI\|ok_altera_pll:ok_altera_pll0 " "Elaborating entity \"ok_altera_pll\" for hierarchy \"okHost:okHI\|ok_altera_pll:ok_altera_pll0\"" {  } { { "okLibrary.vhd" "ok_altera_pll0" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okLibrary.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634339362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i\"" {  } { { "okHost.v" "altera_pll_i" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634339424 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1527634339440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i\"" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 714 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634339440 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i " "Instantiated megafunction \"okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 100.81 MHz " "Parameter \"reference_clock_frequency\" = \"100.81 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode source synchronous " "Parameter \"operation_mode\" = \"source synchronous\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.810000 MHz " "Parameter \"output_clock_frequency0\" = \"100.810000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 -2014 ps " "Parameter \"phase_shift0\" = \"-2014 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339440 ""}  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 714 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527634339440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okCoreHarness okHost:okHI\|okCoreHarness:core0 " "Elaborating entity \"okCoreHarness\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\"" {  } { { "okLibrary.vhd" "core0" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okLibrary.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634339518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okCore okHost:okHI\|okCoreHarness:core0\|okCore:core0 " "Elaborating entity \"okCore\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\"" {  } { { "okHost.v" "core0" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634339581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okAuthenticate okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0 " "Elaborating entity \"okAuthenticate\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\"" {  } { { "okHost.v" "a0" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634339674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_chipid okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id " "Elaborating entity \"altera_chipid\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\"" {  } { { "okHost.v" "chip_id" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 1579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634339737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altchip_id okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst " "Elaborating entity \"altchip_id\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\"" {  } { { "okHost.v" "altera_chipid_inst" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 1074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634339815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|a_graycounter:gen_cntr " "Elaborating entity \"a_graycounter\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|a_graycounter:gen_cntr\"" {  } { { "okHost.v" "gen_cntr" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 1207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634339877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|a_graycounter:gen_cntr " "Elaborated megafunction instantiation \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|a_graycounter:gen_cntr\"" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 1207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634339877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|a_graycounter:gen_cntr " "Instantiated megafunction \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|a_graycounter:gen_cntr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 7 " "Parameter \"width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type a_graycounter " "Parameter \"lpm_type\" = \"a_graycounter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634339877 ""}  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 1207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527634339877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_vng.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_vng.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_vng " "Found entity 1: a_graycounter_vng" {  } { { "db/a_graycounter_vng.tdf" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/a_graycounter_vng.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634339987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634339987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_vng okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|a_graycounter:gen_cntr\|a_graycounter_vng:auto_generated " "Elaborating entity \"a_graycounter_vng\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|a_graycounter:gen_cntr\|a_graycounter_vng:auto_generated\"" {  } { { "a_graycounter.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_graycounter.tdf" 50 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634339987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|lpm_shiftreg:shift_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|lpm_shiftreg:shift_reg\"" {  } { { "okHost.v" "shift_reg" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 1300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634340081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|lpm_shiftreg:shift_reg " "Elaborated megafunction instantiation \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|lpm_shiftreg:shift_reg\"" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 1300 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634340081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|lpm_shiftreg:shift_reg " "Instantiated megafunction \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|lpm_shiftreg:shift_reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634340081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634340081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634340081 ""}  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 1300 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527634340081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crypto_des okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0 " "Elaborating entity \"crypto_des\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\"" {  } { { "okHost.v" "des0" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 1587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634340174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crp okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0 " "Elaborating entity \"crp\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\"" {  } { { "okHost.v" "u0" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 2054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634340253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox1 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox1:u0 " "Elaborating entity \"sbox1\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox1:u0\"" {  } { { "okHost.v" "u0" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 1983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634340331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox2 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox2:u1 " "Elaborating entity \"sbox2\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox2:u1\"" {  } { { "okHost.v" "u1" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 1984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634340409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox3 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox3:u2 " "Elaborating entity \"sbox3\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox3:u2\"" {  } { { "okHost.v" "u2" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634340471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox4 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox4:u3 " "Elaborating entity \"sbox4\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox4:u3\"" {  } { { "okHost.v" "u3" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 1986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634340549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox5 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox5:u4 " "Elaborating entity \"sbox5\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox5:u4\"" {  } { { "okHost.v" "u4" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 1987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634340643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox6 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox6:u5 " "Elaborating entity \"sbox6\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox6:u5\"" {  } { { "okHost.v" "u5" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 1988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634340706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox7 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox7:u6 " "Elaborating entity \"sbox7\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox7:u6\"" {  } { { "okHost.v" "u6" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634340784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox8 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox8:u7 " "Elaborating entity \"sbox8\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox8:u7\"" {  } { { "okHost.v" "u7" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 1990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634340862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_selh okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|key_selh:u1 " "Elaborating entity \"key_selh\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|key_selh:u1\"" {  } { { "okHost.v" "u1" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 2068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634340924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_w8_64_r8_64 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0 " "Elaborating entity \"fifo_w8_64_r8_64\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\"" {  } { { "okHost.v" "cb0" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 1598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634341003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\"" {  } { { "okHost.v" "scfifo_component" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634341456 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\"" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 967 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634341456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component " "Instantiated megafunction \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634341456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634341456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634341456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634341456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634341456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634341456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634341456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634341456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634341456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634341456 ""}  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 967 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527634341456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2n91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2n91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2n91 " "Found entity 1: scfifo_2n91" {  } { { "db/scfifo_2n91.tdf" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/scfifo_2n91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634341565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634341565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2n91 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\|scfifo_2n91:auto_generated " "Elaborating entity \"scfifo_2n91\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\|scfifo_2n91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634341565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_9t91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_9t91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_9t91 " "Found entity 1: a_dpfifo_9t91" {  } { { "db/a_dpfifo_9t91.tdf" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/a_dpfifo_9t91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634341612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634341612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_9t91 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\|scfifo_2n91:auto_generated\|a_dpfifo_9t91:dpfifo " "Elaborating entity \"a_dpfifo_9t91\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\|scfifo_2n91:auto_generated\|a_dpfifo_9t91:dpfifo\"" {  } { { "db/scfifo_2n91.tdf" "dpfifo" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/scfifo_2n91.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634341628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/a_fefifo_c6e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634341675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634341675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\|scfifo_2n91:auto_generated\|a_dpfifo_9t91:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\|scfifo_2n91:auto_generated\|a_dpfifo_9t91:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_9t91.tdf" "fifo_state" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/a_dpfifo_9t91.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634341690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634341784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634341784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\|scfifo_2n91:auto_generated\|a_dpfifo_9t91:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\|scfifo_2n91:auto_generated\|a_dpfifo_9t91:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/a_fefifo_c6e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634341800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2os1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2os1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2os1 " "Found entity 1: altsyncram_2os1" {  } { { "db/altsyncram_2os1.tdf" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/altsyncram_2os1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634341940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634341940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2os1 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\|scfifo_2n91:auto_generated\|a_dpfifo_9t91:dpfifo\|altsyncram_2os1:FIFOram " "Elaborating entity \"altsyncram_2os1\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\|scfifo_2n91:auto_generated\|a_dpfifo_9t91:dpfifo\|altsyncram_2os1:FIFOram\"" {  } { { "db/a_dpfifo_9t91.tdf" "FIFOram" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/a_dpfifo_9t91.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634341940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634342050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634342050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\|scfifo_2n91:auto_generated\|a_dpfifo_9t91:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\|scfifo_2n91:auto_generated\|a_dpfifo_9t91:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_9t91.tdf" "rd_ptr_count" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/a_dpfifo_9t91.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634342065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crypto_tok okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_tok:c0 " "Elaborating entity \"crypto_tok\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_tok:c0\"" {  } { { "okHost.v" "c0" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 1614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634342175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0 " "Elaborating entity \"okNios_small\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\"" {  } { { "okHost.v" "oknios0" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 1624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634342253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_nios2_qsys_0 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"okNios_small_nios2_qsys_0\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\"" {  } { { "okHost.v" "nios2_qsys_0" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 3541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634342331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_nios2_qsys_0_test_bench okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_test_bench:the_okNios_small_nios2_qsys_0_test_bench " "Elaborating entity \"okNios_small_nios2_qsys_0_test_bench\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_test_bench:the_okNios_small_nios2_qsys_0_test_bench\"" {  } { { "okHost.v" "the_okNios_small_nios2_qsys_0_test_bench" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 8193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634342425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_nios2_qsys_0_register_bank_a_module okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a " "Elaborating entity \"okNios_small_nios2_qsys_0_register_bank_a_module\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a\"" {  } { { "okHost.v" "okNios_small_nios2_qsys_0_register_bank_a" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 8656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634342503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "okHost.v" "the_altsyncram" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 7468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634342659 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 7468 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634342659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634342659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file okNios_small_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"okNios_small_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634342659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634342659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634342659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634342659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634342659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634342659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634342659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634342659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634342659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634342659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634342659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634342659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634342659 ""}  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 7468 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527634342659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tnn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tnn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tnn1 " "Found entity 1: altsyncram_tnn1" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/altsyncram_tnn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634342800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634342800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tnn1 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_tnn1:auto_generated " "Elaborating entity \"altsyncram_tnn1\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_tnn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634342800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_nios2_qsys_0_register_bank_b_module okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b " "Elaborating entity \"okNios_small_nios2_qsys_0_register_bank_b_module\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b\"" {  } { { "okHost.v" "okNios_small_nios2_qsys_0_register_bank_b" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 8677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634342987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "okHost.v" "the_altsyncram" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 7533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634343019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 7533 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634343019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634343019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file okNios_small_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"okNios_small_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634343019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634343019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634343019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634343019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634343019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634343019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634343019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634343019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634343019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634343019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634343019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634343019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634343019 ""}  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 7533 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527634343019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_unn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_unn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_unn1 " "Found entity 1: altsyncram_unn1" {  } { { "db/altsyncram_unn1.tdf" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/altsyncram_unn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634343144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634343144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_unn1 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_unn1:auto_generated " "Elaborating entity \"altsyncram_unn1\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_unn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634343159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_nios_out_port okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios_out_port:nios_out_port " "Elaborating entity \"okNios_small_nios_out_port\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios_out_port:nios_out_port\"" {  } { { "okHost.v" "nios_out_port" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 3552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634343347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_onchip_memory2_0 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"okNios_small_onchip_memory2_0\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_onchip_memory2_0:onchip_memory2_0\"" {  } { { "okHost.v" "onchip_memory2_0" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 3565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634343425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "okHost.v" "the_altsyncram" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 7326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634343456 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 7326 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634343456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634343456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file okHostMicrocode.hex " "Parameter \"init_file\" = \"okHostMicrocode.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634343456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634343456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2560 " "Parameter \"maximum_depth\" = \"2560\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634343456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2560 " "Parameter \"numwords_a\" = \"2560\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634343456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634343456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634343456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634343456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634343456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634343456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634343456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634343456 ""}  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 7326 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527634343456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ifi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ifi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ifi1 " "Found entity 1: altsyncram_ifi1" {  } { { "db/altsyncram_ifi1.tdf" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/altsyncram_ifi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634343581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634343581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ifi1 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ifi1:auto_generated " "Elaborating entity \"altsyncram_ifi1\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ifi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634343597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_nios_in_port okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios_in_port:nios_in_port " "Elaborating entity \"okNios_small_nios_in_port\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios_in_port:nios_in_port\"" {  } { { "okHost.v" "nios_in_port" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 3573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634343831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_mm_interconnect_0 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"okNios_small_mm_interconnect_0\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\"" {  } { { "okHost.v" "mm_interconnect_0" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 3635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634344034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "okHost.v" "nios2_qsys_0_data_master_translator" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 4603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634344144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "okHost.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 4665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634344300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_out_port_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_out_port_s1_translator\"" {  } { { "okHost.v" "nios_out_port_s1_translator" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 4731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634344363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "okHost.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 4797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634344441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "okHost.v" "nios2_qsys_0_data_master_agent" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 5077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634344738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "okHost.v" "nios2_qsys_0_instruction_master_agent" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 5159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634344816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_out_port_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_out_port_s1_agent\"" {  } { { "okHost.v" "nios_out_port_s1_agent" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 5242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634344878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_out_port_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_out_port_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "okHost.sv" "uncompressor" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.sv" 2381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634344956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo\"" {  } { { "okHost.v" "nios_out_port_s1_agent_rsp_fifo" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 5283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634345035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_mm_interconnect_0_router okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_router:router " "Elaborating entity \"okNios_small_mm_interconnect_0_router\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_router:router\"" {  } { { "okHost.v" "router" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 5795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634345956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_mm_interconnect_0_router_default_decode okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_router:router\|okNios_small_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"okNios_small_mm_interconnect_0_router_default_decode\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_router:router\|okNios_small_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "okHost.sv" "the_default_decode" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.sv" 1720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634346019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_mm_interconnect_0_router_002 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"okNios_small_mm_interconnect_0_router_002\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_router_002:router_002\"" {  } { { "okHost.v" "router_002" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 5827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634346253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_mm_interconnect_0_router_002_default_decode okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_router_002:router_002\|okNios_small_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"okNios_small_mm_interconnect_0_router_002_default_decode\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_router_002:router_002\|okNios_small_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "okHost.sv" "the_default_decode" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.sv" 1484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634346316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_mm_interconnect_0_cmd_demux okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"okNios_small_mm_interconnect_0_cmd_demux\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "okHost.v" "cmd_demux" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 5932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634346957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_mm_interconnect_0_cmd_mux okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"okNios_small_mm_interconnect_0_cmd_mux\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "okHost.v" "cmd_mux" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 5996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634347097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "okHost.sv" "arb" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.sv" 1109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634347175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "okHost.sv" "adder" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634347254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_mm_interconnect_0_rsp_demux okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"okNios_small_mm_interconnect_0_rsp_demux\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "okHost.v" "rsp_demux" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 6111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634348176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_mm_interconnect_0_rsp_mux okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"okNios_small_mm_interconnect_0_rsp_mux\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "okHost.v" "rsp_mux" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 6244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634348535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "okHost.sv" "arb" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.sv" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634348613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "okHost.sv" "adder" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634348691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_irq_mapper okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_irq_mapper:irq_mapper " "Elaborating entity \"okNios_small_irq_mapper\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_irq_mapper:irq_mapper\"" {  } { { "okHost.v" "irq_mapper" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 3641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634348973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|altera_reset_controller:rst_controller\"" {  } { { "okHost.v" "rst_controller" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 3704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634349035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "okHost.v" "alt_rst_sync_uq1" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 3914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634349113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "okHost.v" "alt_rst_req_sync_uq1" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 3926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634349191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramb32x512 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|ramb32x512:r0 " "Elaborating entity \"ramb32x512\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|ramb32x512:r0\"" {  } { { "okHost.v" "r0" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634349269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram okHost:okHI\|okCoreHarness:core0\|okCore:core0\|ramb32x512:r0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|ramb32x512:r0\|altsyncram:altsyncram_component\"" {  } { { "okHost.v" "altsyncram_component" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634349301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|ramb32x512:r0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|ramb32x512:r0\|altsyncram:altsyncram_component\"" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 801 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634349301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|ramb32x512:r0\|altsyncram:altsyncram_component " "Instantiated megafunction \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|ramb32x512:r0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634349301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634349301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634349301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634349301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634349301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634349301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634349301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634349301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634349301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634349301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634349301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634349301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634349301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634349301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527634349301 ""}  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 801 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527634349301 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M9K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M9K blocks -- using available memory blocks" {  } { { "db/altsyncram_t8o1.tdf" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/altsyncram_t8o1.tdf" 781 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634349426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t8o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t8o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t8o1 " "Found entity 1: altsyncram_t8o1" {  } { { "db/altsyncram_t8o1.tdf" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/db/altsyncram_t8o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527634349426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634349426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t8o1 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|ramb32x512:r0\|altsyncram:altsyncram_component\|altsyncram_t8o1:auto_generated " "Elaborating entity \"altsyncram_t8o1\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|ramb32x512:r0\|altsyncram:altsyncram_component\|altsyncram_t8o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634349426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okWireOR okWireOR:okWO " "Elaborating entity \"okWireOR\" for hierarchy \"okWireOR:okWO\"" {  } { { "ADC_Test.vhd" "okWO" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/ADC_Test.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634349457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okTriggerIn okTriggerIn:trigger_in " "Elaborating entity \"okTriggerIn\" for hierarchy \"okTriggerIn:trigger_in\"" {  } { { "ADC_Test.vhd" "trigger_in" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/ADC_Test.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634349535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okBTPipeOut okBTPipeOut:pipe_out " "Elaborating entity \"okBTPipeOut\" for hierarchy \"okBTPipeOut:pipe_out\"" {  } { { "ADC_Test.vhd" "pipe_out" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/ADC_Test.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634349691 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "8 " "Ignored 8 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "8 " "Ignored 8 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1527634352576 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1527634352576 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "8 " "Found 8 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox8:u7\|Ram0 " "RAM logic \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox8:u7\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "okHost.v" "Ram0" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 3399 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1527634353388 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox7:u6\|Ram0 " "RAM logic \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox7:u6\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "okHost.v" "Ram0" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 3285 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1527634353388 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox6:u5\|Ram0 " "RAM logic \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox6:u5\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "okHost.v" "Ram0" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 3171 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1527634353388 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox5:u4\|Ram0 " "RAM logic \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox5:u4\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "okHost.v" "Ram0" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 3057 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1527634353388 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox4:u3\|Ram0 " "RAM logic \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox4:u3\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "okHost.v" "Ram0" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 2943 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1527634353388 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox3:u2\|Ram0 " "RAM logic \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox3:u2\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "okHost.v" "Ram0" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 2829 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1527634353388 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox2:u1\|Ram0 " "RAM logic \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox2:u1\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "okHost.v" "Ram0" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 2715 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1527634353388 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox1:u0\|Ram0 " "RAM logic \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox1:u0\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "okHost.v" "Ram0" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/okHost.v" 2601 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1527634353388 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1527634353388 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "okHU\[1\] GND " "Pin \"okHU\[1\]\" is stuck at GND" {  } { { "ADC_Test.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/ADC_Test.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527634361467 "|ADC_Test|okHU[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out GND " "Pin \"test_out\" is stuck at GND" {  } { { "ADC_Test.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/ADC_Test.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527634361467 "|ADC_Test|test_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "ADC_Test.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/ADC_Test.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527634361467 "|ADC_Test|led[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1527634361467 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1527634361952 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "68 " "68 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1527634365626 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "adc_master_pll 16 " "Ignored 16 assignments for entity \"adc_master_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity adc_master_pll -sip adc_master_pll.sip -library lib_adc_master_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity adc_master_pll -sip adc_master_pll.sip -library lib_adc_master_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1527634365892 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.1 -entity adc_master_pll -sip adc_master_pll.sip -library lib_adc_master_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity adc_master_pll -sip adc_master_pll.sip -library lib_adc_master_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1527634365892 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity adc_master_pll -sip adc_master_pll.sip -library lib_adc_master_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity adc_master_pll -sip adc_master_pll.sip -library lib_adc_master_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1527634365892 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1527634365892 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "adc_master_pll_0002 317 " "Ignored 317 assignments for entity \"adc_master_pll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1527634365892 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clockPLL 16 " "Ignored 16 assignments for entity \"clockPLL\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clockPLL -sip clockPLL.sip -library lib_clockPLL " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clockPLL -sip clockPLL.sip -library lib_clockPLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1527634365892 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.1 -entity clockPLL -sip clockPLL.sip -library lib_clockPLL " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity clockPLL -sip clockPLL.sip -library lib_clockPLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1527634365892 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clockPLL -sip clockPLL.sip -library lib_clockPLL " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clockPLL -sip clockPLL.sip -library lib_clockPLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1527634365892 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1527634365892 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clockPLL_0002 317 " "Ignored 317 assignments for entity \"clockPLL_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1527634365892 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "10 0 2 0 0 " "Adding 10 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1527634368074 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527634368074 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST master_pll:pll\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance master_pll:pll\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1527634368433 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1527634368433 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1527634368464 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1527634368464 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "miso_sf_in " "No output dependent on input pin \"miso_sf_in\"" {  } { { "ADC_Test.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/ADC_Test.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527634369011 "|ADC_Test|miso_sf_in"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1527634369011 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2803 " "Implemented 2803 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1527634369043 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1527634369043 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1527634369043 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2513 " "Implemented 2513 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1527634369043 ""} { "Info" "ICUT_CUT_TM_RAMS" "232 " "Implemented 232 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1527634369043 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1527634369043 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1527634369043 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "913 " "Peak virtual memory: 913 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527634369199 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 29 18:52:49 2018 " "Processing ended: Tue May 29 18:52:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527634369199 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527634369199 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527634369199 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527634369199 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1527634371541 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527634371557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 29 18:52:50 2018 " "Processing started: Tue May 29 18:52:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527634371557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1527634371557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ADC_Test -c ADC_Test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ADC_Test -c ADC_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1527634371557 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1527634371870 ""}
{ "Info" "0" "" "Project  = ADC_Test" {  } {  } 0 0 "Project  = ADC_Test" 0 0 "Fitter" 0 0 1527634371870 ""}
{ "Info" "0" "" "Revision = ADC_Test" {  } {  } 0 0 "Revision = ADC_Test" 0 0 "Fitter" 0 0 1527634371870 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1527634372307 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1527634372339 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1527634372339 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ADC_Test 5CEFA2U19C8 " "Selected device 5CEFA2U19C8 for design \"ADC_Test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1527634372401 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527634372510 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527634372510 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST master_pll:pll\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance master_pll:pll\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1527634372698 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1527634372698 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK master_pll:pll\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"master_pll:pll\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1527634372729 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1527634372760 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1527634372760 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1527634373350 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1527634373412 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1527634374381 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1527634374584 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1527634384320 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X54_Y38_N0 " "PLL(s) placed in location FRACTIONALPLL_X54_Y38_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "master_pll:pll\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL master_pll:pll\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1527634384570 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1527634384570 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "master_pll:pll\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 397 global CLKCTRL_G10 " "master_pll:pll\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 397 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1527634384782 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1636 global CLKCTRL_G4 " "okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1636 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1527634384782 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1527634384782 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527634384782 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ikl1 " "Entity dcfifo_ikl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fv8:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fv8:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527634387517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ev8:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ev8:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527634387517 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1527634387517 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1527634387517 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ADC_Test.sdc " "Synopsys Design Constraints File file not found: 'ADC_Test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1527634387564 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1527634387564 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1527634387564 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527634387611 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527634387611 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527634387611 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527634387611 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527634387611 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527634387611 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1527634387611 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1527634387673 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1527634387673 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1527634387689 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1527634387689 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527634387689 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527634387689 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000      drdy_in " "   1.000      drdy_in" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527634387689 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.239 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.239 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527634387689 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.919 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   9.919 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527634387689 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 okTriggerIn:trigger_in\|ep_trigger\[0\] " "   1.000 okTriggerIn:trigger_in\|ep_trigger\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527634387689 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.919      okUH\[0\] " "   9.919      okUH\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527634387689 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.034 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.034 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527634387689 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  61.034 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  61.034 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527634387689 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000    sys_clk_p " "  10.000    sys_clk_p" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527634387689 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1527634387689 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1527634387892 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1527634387908 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "okUHU\[19\]~input " "Can't pack node okUHU\[19\]~input to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_COMBOUT_FANOUT" "okUHU\[19\]~input " "Can't pack I/O cell okUHU\[19\]~input -- no fan-out from combinational output port" {  } { { "ADC_Test.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/ADC_Test.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/" { { 0 { 0 ""} 0 10550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176264 "Can't pack I/O cell %1!s! -- no fan-out from combinational output port" 0 0 "Design Software" 0 -1 1527634387986 ""}  } { { "ADC_Test.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/ADC_Test.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/" { { 0 { 0 ""} 0 10550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1527634387986 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "okUHU\[21\]~input " "Can't pack node okUHU\[21\]~input to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_COMBOUT_FANOUT" "okUHU\[21\]~input " "Can't pack I/O cell okUHU\[21\]~input -- no fan-out from combinational output port" {  } { { "ADC_Test.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/ADC_Test.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/" { { 0 { 0 ""} 0 10552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176264 "Can't pack I/O cell %1!s! -- no fan-out from combinational output port" 0 0 "Design Software" 0 -1 1527634387986 ""}  } { { "ADC_Test.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/ADC_Test.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/" { { 0 { 0 ""} 0 10552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1527634387986 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "okUHU\[25\]~input " "Can't pack node okUHU\[25\]~input to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_COMBOUT_FANOUT" "okUHU\[25\]~input " "Can't pack I/O cell okUHU\[25\]~input -- no fan-out from combinational output port" {  } { { "ADC_Test.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/ADC_Test.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/" { { 0 { 0 ""} 0 10556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176264 "Can't pack I/O cell %1!s! -- no fan-out from combinational output port" 0 0 "Design Software" 0 -1 1527634387986 ""}  } { { "ADC_Test.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/ADC_Test.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/" { { 0 { 0 ""} 0 10556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1527634387986 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "okUHU\[27\]~input " "Can't pack node okUHU\[27\]~input to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_COMBOUT_FANOUT" "okUHU\[27\]~input " "Can't pack I/O cell okUHU\[27\]~input -- no fan-out from combinational output port" {  } { { "ADC_Test.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/ADC_Test.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/" { { 0 { 0 ""} 0 10558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176264 "Can't pack I/O cell %1!s! -- no fan-out from combinational output port" 0 0 "Design Software" 0 -1 1527634387986 ""}  } { { "ADC_Test.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/ADC_Test.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/" { { 0 { 0 ""} 0 10558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1527634387986 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "okUHU\[31\]~input " "Can't pack node okUHU\[31\]~input to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_COMBOUT_FANOUT" "okUHU\[31\]~input " "Can't pack I/O cell okUHU\[31\]~input -- no fan-out from combinational output port" {  } { { "ADC_Test.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/ADC_Test.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/" { { 0 { 0 ""} 0 10562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176264 "Can't pack I/O cell %1!s! -- no fan-out from combinational output port" 0 0 "Design Software" 0 -1 1527634387986 ""}  } { { "ADC_Test.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/ADC_Test.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/" { { 0 { 0 ""} 0 10562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1527634387986 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON okUHU\[*\] " "Wildcard assignment \"Fast Input Register=ON\" to \"okUHU\[*\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1527634388002 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1527634388002 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1527634388002 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1527634388033 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1527634388033 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1527634388033 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1527634389236 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "20 I/O input buffer " "Packed 20 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1527634389252 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O output buffer " "Packed 32 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1527634389252 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1527634389252 ""}
{ "Warning" "WFSAC_FSAC_DELAY_CHAIN_NOT_USED_SET_TO_ZERO" "D1 Delay Chain 5 okUHU\[19\] 0 " "Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU\[19\] -- changed to 0" {  } {  } 0 176437 "Can't set option %1!s! to %2!d! -- option is not used in pin %3!s! -- changed to %4!d!" 0 0 "Fitter" 0 -1 1527634389299 ""}
{ "Warning" "WFSAC_FSAC_DELAY_CHAIN_NOT_USED_SET_TO_ZERO" "D1 Delay Chain 5 okUHU\[21\] 0 " "Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU\[21\] -- changed to 0" {  } {  } 0 176437 "Can't set option %1!s! to %2!d! -- option is not used in pin %3!s! -- changed to %4!d!" 0 0 "Fitter" 0 -1 1527634389299 ""}
{ "Warning" "WFSAC_FSAC_DELAY_CHAIN_NOT_USED_SET_TO_ZERO" "D1 Delay Chain 5 okUHU\[25\] 0 " "Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU\[25\] -- changed to 0" {  } {  } 0 176437 "Can't set option %1!s! to %2!d! -- option is not used in pin %3!s! -- changed to %4!d!" 0 0 "Fitter" 0 -1 1527634389299 ""}
{ "Warning" "WFSAC_FSAC_DELAY_CHAIN_NOT_USED_SET_TO_ZERO" "D1 Delay Chain 5 okUHU\[27\] 0 " "Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU\[27\] -- changed to 0" {  } {  } 0 176437 "Can't set option %1!s! to %2!d! -- option is not used in pin %3!s! -- changed to %4!d!" 0 0 "Fitter" 0 -1 1527634389299 ""}
{ "Warning" "WFSAC_FSAC_DELAY_CHAIN_NOT_USED_SET_TO_ZERO" "D1 Delay Chain 5 okUHU\[31\] 0 " "Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU\[31\] -- changed to 0" {  } {  } 0 176437 "Can't set option %1!s! to %2!d! -- option is not used in pin %3!s! -- changed to %4!d!" 0 0 "Fitter" 0 -1 1527634389299 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1527634389471 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1527634390830 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1527634391611 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1527634391611 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1527634391815 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1527634391830 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1527634392612 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1527634392627 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1527634392830 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:05 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:05" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1527634394831 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1527634395268 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1527634395300 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1527634395300 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1527634395315 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1527634399472 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1527634399488 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1527634399488 ""}
{ "Warning" "WFSAC_FSAC_DELAY_CHAIN_NOT_USED_SET_TO_ZERO" "D1 Delay Chain 5 okUHU\[19\] 0 " "Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU\[19\] -- changed to 0" {  } {  } 0 176437 "Can't set option %1!s! to %2!d! -- option is not used in pin %3!s! -- changed to %4!d!" 0 0 "Fitter" 0 -1 1527634399597 ""}
{ "Warning" "WFSAC_FSAC_DELAY_CHAIN_NOT_USED_SET_TO_ZERO" "D1 Delay Chain 5 okUHU\[21\] 0 " "Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU\[21\] -- changed to 0" {  } {  } 0 176437 "Can't set option %1!s! to %2!d! -- option is not used in pin %3!s! -- changed to %4!d!" 0 0 "Fitter" 0 -1 1527634399597 ""}
{ "Warning" "WFSAC_FSAC_DELAY_CHAIN_NOT_USED_SET_TO_ZERO" "D1 Delay Chain 5 okUHU\[25\] 0 " "Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU\[25\] -- changed to 0" {  } {  } 0 176437 "Can't set option %1!s! to %2!d! -- option is not used in pin %3!s! -- changed to %4!d!" 0 0 "Fitter" 0 -1 1527634399597 ""}
{ "Warning" "WFSAC_FSAC_DELAY_CHAIN_NOT_USED_SET_TO_ZERO" "D1 Delay Chain 5 okUHU\[27\] 0 " "Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU\[27\] -- changed to 0" {  } {  } 0 176437 "Can't set option %1!s! to %2!d! -- option is not used in pin %3!s! -- changed to %4!d!" 0 0 "Fitter" 0 -1 1527634399597 ""}
{ "Warning" "WFSAC_FSAC_DELAY_CHAIN_NOT_USED_SET_TO_ZERO" "D1 Delay Chain 5 okUHU\[31\] 0 " "Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU\[31\] -- changed to 0" {  } {  } 0 176437 "Can't set option %1!s! to %2!d! -- option is not used in pin %3!s! -- changed to %4!d!" 0 0 "Fitter" 0 -1 1527634399597 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:25 " "Fitter preparation operations ending: elapsed time is 00:00:25" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527634399910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1527634405269 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1527634407535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:31 " "Fitter placement preparation operations ending: elapsed time is 00:00:31" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527634436300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1527634464629 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1527634477585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527634477585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1527634483836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1527634502771 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1527634502771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:36 " "Fitter routing operations ending: elapsed time is 00:00:36" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527634524815 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 22.19 " "Total time spent on timing analysis during the Fitter is 22.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1527634533129 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1527634533238 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1527634536676 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1527634536676 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1527634544302 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:24 " "Fitter post-fit operations ending: elapsed time is 00:00:24" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527634557814 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1527634558455 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/output_files/ADC_Test.fit.smsg " "Generated suppressed messages file C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/ADC_Test/output_files/ADC_Test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1527634559002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 30 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2633 " "Peak virtual memory: 2633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527634562315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 29 18:56:02 2018 " "Processing ended: Tue May 29 18:56:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527634562315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:12 " "Elapsed time: 00:03:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527634562315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:30 " "Total CPU time (on all processors): 00:05:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527634562315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1527634562315 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1527634564831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527634564847 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 29 18:56:04 2018 " "Processing started: Tue May 29 18:56:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527634564847 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1527634564847 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ADC_Test -c ADC_Test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ADC_Test -c ADC_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1527634564847 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1527634567284 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1527634574953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "768 " "Peak virtual memory: 768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527634575641 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 29 18:56:15 2018 " "Processing ended: Tue May 29 18:56:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527634575641 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527634575641 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527634575641 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1527634575641 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1527634576485 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1527634577934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527634577949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 29 18:56:17 2018 " "Processing started: Tue May 29 18:56:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527634577949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634577949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ADC_Test -c ADC_Test " "Command: quartus_sta ADC_Test -c ADC_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634577949 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1527634578293 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "adc_master_pll 16 " "Ignored 16 assignments for entity \"adc_master_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity adc_master_pll -sip adc_master_pll.sip -library lib_adc_master_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity adc_master_pll -sip adc_master_pll.sip -library lib_adc_master_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1527634580215 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.1 -entity adc_master_pll -sip adc_master_pll.sip -library lib_adc_master_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity adc_master_pll -sip adc_master_pll.sip -library lib_adc_master_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1527634580215 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity adc_master_pll -sip adc_master_pll.sip -library lib_adc_master_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity adc_master_pll -sip adc_master_pll.sip -library lib_adc_master_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1527634580215 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634580215 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "adc_master_pll_0002 317 " "Ignored 317 assignments for entity \"adc_master_pll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634580215 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clockPLL 16 " "Ignored 16 assignments for entity \"clockPLL\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clockPLL -sip clockPLL.sip -library lib_clockPLL " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clockPLL -sip clockPLL.sip -library lib_clockPLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1527634580215 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.1 -entity clockPLL -sip clockPLL.sip -library lib_clockPLL " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity clockPLL -sip clockPLL.sip -library lib_clockPLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1527634580215 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clockPLL -sip clockPLL.sip -library lib_clockPLL " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clockPLL -sip clockPLL.sip -library lib_clockPLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1527634580215 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634580215 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clockPLL_0002 317 " "Ignored 317 assignments for entity \"clockPLL_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634580215 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634581028 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634581028 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634581106 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634581106 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ikl1 " "Entity dcfifo_ikl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fv8:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fv8:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527634582310 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ev8:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ev8:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527634582310 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1527634582310 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634582310 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ADC_Test.sdc " "Synopsys Design Constraints File file not found: 'ADC_Test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634582357 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634582357 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 9.919 -waveform \{0.000 4.959\} -name okUH\[0\] okUH\[0\] " "create_clock -period 9.919 -waveform \{0.000 4.959\} -name okUH\[0\] okUH\[0\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1527634582357 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 10.000 -waveform \{0.000 5.000\} -name sys_clk_p sys_clk_p " "create_clock -period 10.000 -waveform \{0.000 5.000\} -name sys_clk_p sys_clk_p" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1527634582357 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 6 -multiply_by 58 -duty_cycle 50.00 -name \{pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 6 -multiply_by 58 -duty_cycle 50.00 -name \{pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1527634582357 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1527634582357 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 16 -duty_cycle 50.00 -name \{okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 16 -duty_cycle 50.00 -name \{okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1527634582357 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -phase -73.10 -duty_cycle 50.00 -name \{okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -phase -73.10 -duty_cycle 50.00 -name \{okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1527634582357 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634582357 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634582357 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name drdy_in drdy_in " "create_clock -period 1.000 -name drdy_in drdy_in" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1527634582373 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name okTriggerIn:trigger_in\|ep_trigger\[0\] okTriggerIn:trigger_in\|ep_trigger\[0\] " "create_clock -period 1.000 -name okTriggerIn:trigger_in\|ep_trigger\[0\] okTriggerIn:trigger_in\|ep_trigger\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1527634582373 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634582373 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527634582404 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527634582404 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527634582404 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527634582404 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527634582404 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527634582404 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634582404 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634582435 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634582482 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1527634582482 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527634582514 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1527634582732 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634582732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.196 " "Worst-case setup slack is -7.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634582748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634582748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.196            -700.629 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -7.196            -700.629 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634582748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.880            -141.381 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.880            -141.381 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634582748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.427              -4.427 drdy_in  " "   -4.427              -4.427 drdy_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634582748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634582748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634582795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634582795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.215               0.000 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634582795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.385               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634582795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.073               0.000 drdy_in  " "    1.073               0.000 drdy_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634582795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634582795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.661 " "Worst-case recovery slack is -7.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634582810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634582810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.661              -7.661 drdy_in  " "   -7.661              -7.661 drdy_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634582810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.333              -3.333 okTriggerIn:trigger_in\|ep_trigger\[0\]  " "   -3.333              -3.333 okTriggerIn:trigger_in\|ep_trigger\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634582810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.863               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.863               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634582810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634582810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.156 " "Worst-case removal slack is 1.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634582826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634582826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.156               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.156               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634582826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.659               0.000 okTriggerIn:trigger_in\|ep_trigger\[0\]  " "    1.659               0.000 okTriggerIn:trigger_in\|ep_trigger\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634582826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.423               0.000 drdy_in  " "    2.423               0.000 drdy_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634582826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634582826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634582842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634582842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -1.235 drdy_in  " "   -0.724              -1.235 drdy_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634582842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -1.102 okTriggerIn:trigger_in\|ep_trigger\[0\]  " "   -0.724              -1.102 okTriggerIn:trigger_in\|ep_trigger\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634582842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517               0.000 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.517               0.000 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634582842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.619               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.619               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634582842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.385               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.385               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634582842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.925               0.000 okUH\[0\]  " "    4.925               0.000 okUH\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634582842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.973               0.000 sys_clk_p  " "    4.973               0.000 sys_clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634582842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.960               0.000 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   28.960               0.000 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634582842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634582842 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 73 synchronizer chains. " "Report Metastability: Found 73 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527634582935 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634582935 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527634582951 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634583029 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634595031 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527634595672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527634595672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527634595672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527634595672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527634595672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527634595672 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634595672 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634595703 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1527634595812 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634595812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.219 " "Worst-case setup slack is -7.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634595828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634595828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.219            -680.488 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -7.219            -680.488 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634595828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.634            -133.954 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.634            -133.954 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634595828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.189              -4.189 drdy_in  " "   -4.189              -4.189 drdy_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634595828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634595828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.160 " "Worst-case hold slack is 0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634595875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634595875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.160               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634595875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.319               0.000 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634595875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.498               0.000 drdy_in  " "    0.498               0.000 drdy_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634595875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634595875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.102 " "Worst-case recovery slack is -7.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634595906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634595906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.102              -7.102 drdy_in  " "   -7.102              -7.102 drdy_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634595906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.242              -3.242 okTriggerIn:trigger_in\|ep_trigger\[0\]  " "   -3.242              -3.242 okTriggerIn:trigger_in\|ep_trigger\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634595906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.037               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.037               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634595906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634595906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.104 " "Worst-case removal slack is 1.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634595953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634595953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.104               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.104               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634595953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.647               0.000 okTriggerIn:trigger_in\|ep_trigger\[0\]  " "    1.647               0.000 okTriggerIn:trigger_in\|ep_trigger\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634595953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.815               0.000 drdy_in  " "    1.815               0.000 drdy_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634595953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634595953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634595969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634595969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -1.443 drdy_in  " "   -0.724              -1.443 drdy_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634595969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -1.104 okTriggerIn:trigger_in\|ep_trigger\[0\]  " "   -0.724              -1.104 okTriggerIn:trigger_in\|ep_trigger\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634595969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517               0.000 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.517               0.000 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634595969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.619               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.619               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634595969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.306               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.306               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634595969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.893               0.000 okUH\[0\]  " "    4.893               0.000 okUH\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634595969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.972               0.000 sys_clk_p  " "    4.972               0.000 sys_clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634595969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.871               0.000 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   28.871               0.000 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634595969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634595969 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 73 synchronizer chains. " "Report Metastability: Found 73 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527634596031 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634596031 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527634596047 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634596875 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634603554 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527634603976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527634603976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527634603976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527634603976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527634603976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527634603976 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634603976 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634604007 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1527634604038 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634604038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.350 " "Worst-case setup slack is -3.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634604070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634604070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.350            -313.629 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.350            -313.629 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634604070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.087             -73.619 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.087             -73.619 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634604070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.847              -1.847 drdy_in  " "   -1.847              -1.847 drdy_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634604070 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634604070 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.010 " "Worst-case hold slack is -0.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634604117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634604117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.010              -0.010 drdy_in  " "   -0.010              -0.010 drdy_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634604117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.066               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.066               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634604117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.162               0.000 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634604117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634604117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.690 " "Worst-case recovery slack is -3.690" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634604148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634604148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.690              -3.690 drdy_in  " "   -3.690              -3.690 drdy_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634604148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.957              -0.957 okTriggerIn:trigger_in\|ep_trigger\[0\]  " "   -0.957              -0.957 okTriggerIn:trigger_in\|ep_trigger\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634604148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.760               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.760               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634604148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634604148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.458 " "Worst-case removal slack is 0.458" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634604163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634604163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.458               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634604163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.542               0.000 okTriggerIn:trigger_in\|ep_trigger\[0\]  " "    0.542               0.000 okTriggerIn:trigger_in\|ep_trigger\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634604163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.845               0.000 drdy_in  " "    0.845               0.000 drdy_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634604163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634604163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.786 " "Worst-case minimum pulse width slack is -0.786" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634604210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634604210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.786              -1.413 drdy_in  " "   -0.786              -1.413 drdy_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634604210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 okTriggerIn:trigger_in\|ep_trigger\[0\]  " "    0.142               0.000 okTriggerIn:trigger_in\|ep_trigger\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634604210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517               0.000 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.517               0.000 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634604210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.619               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.619               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634604210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.839               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.839               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634604210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.603               0.000 okUH\[0\]  " "    4.603               0.000 okUH\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634604210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.975               0.000 sys_clk_p  " "    4.975               0.000 sys_clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634604210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.413               0.000 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   29.413               0.000 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634604210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634604210 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 73 synchronizer chains. " "Report Metastability: Found 73 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527634604257 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634604257 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527634604273 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527634604927 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527634604927 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527634604927 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527634604927 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527634604927 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527634604927 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634604927 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634604942 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1527634604989 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634604989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.067 " "Worst-case setup slack is -3.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634605020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634605020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.067            -288.984 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.067            -288.984 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634605020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.653             -63.100 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.653             -63.100 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634605020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.344              -1.344 drdy_in  " "   -1.344              -1.344 drdy_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634605020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634605020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.289 " "Worst-case hold slack is -0.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634605052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634605052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.289              -0.289 drdy_in  " "   -0.289              -0.289 drdy_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634605052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.083              -0.428 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.083              -0.428 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634605052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.145               0.000 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634605052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634605052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.900 " "Worst-case recovery slack is -2.900" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634605083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634605083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.900              -2.900 drdy_in  " "   -2.900              -2.900 drdy_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634605083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.862              -0.862 okTriggerIn:trigger_in\|ep_trigger\[0\]  " "   -0.862              -0.862 okTriggerIn:trigger_in\|ep_trigger\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634605083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.021               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.021               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634605083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634605083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.412 " "Worst-case removal slack is 0.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634605114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634605114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.412               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634605114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.476               0.000 okTriggerIn:trigger_in\|ep_trigger\[0\]  " "    0.476               0.000 okTriggerIn:trigger_in\|ep_trigger\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634605114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.508               0.000 drdy_in  " "    0.508               0.000 drdy_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634605114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634605114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.857 " "Worst-case minimum pulse width slack is -0.857" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634605146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634605146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.857              -1.589 drdy_in  " "   -0.857              -1.589 drdy_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634605146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 okTriggerIn:trigger_in\|ep_trigger\[0\]  " "    0.145               0.000 okTriggerIn:trigger_in\|ep_trigger\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634605146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517               0.000 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.517               0.000 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634605146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.619               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.619               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634605146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.843               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.843               0.000 okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634605146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.592               0.000 okUH\[0\]  " "    4.592               0.000 okUH\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634605146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.983               0.000 sys_clk_p  " "    4.983               0.000 sys_clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634605146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.414               0.000 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   29.414               0.000 pll\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527634605146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634605146 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 73 synchronizer chains. " "Report Metastability: Found 73 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527634605209 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634605209 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634608881 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634608881 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 16 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1402 " "Peak virtual memory: 1402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527634609225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 29 18:56:49 2018 " "Processing ended: Tue May 29 18:56:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527634609225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527634609225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527634609225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634609225 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 72 s " "Quartus Prime Full Compilation was successful. 0 errors, 72 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527634610304 ""}
