{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 08:00:31 2017 " "Info: Processing started: Fri Jun 09 08:00:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off action2 -c action2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off action2 -c action2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "baud:bd\|bclk " "Info: Detected ripple clock \"baud:bd\|bclk\" as buffer" {  } { { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 10 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "baud:bd\|bclk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register transfer:tran\|txd_done register cnt\[31\] 90.58 MHz 11.04 ns Internal " "Info: Clock \"clk\" has Internal fmax of 90.58 MHz between source register \"transfer:tran\|txd_done\" and destination register \"cnt\[31\]\" (period= 11.04 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.230 ns + Longest register register " "Info: + Longest register to register delay is 5.230 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns transfer:tran\|txd_done 1 REG LCFF_X74_Y22_N5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X74_Y22_N5; Fanout = 8; REG Node = 'transfer:tran\|txd_done'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { transfer:tran|txd_done } "NODE_NAME" } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.596 ns) 1.739 ns cnt\[0\]~65 2 COMB LCCOMB_X75_Y21_N0 2 " "Info: 2: + IC(1.143 ns) + CELL(0.596 ns) = 1.739 ns; Loc. = LCCOMB_X75_Y21_N0; Fanout = 2; COMB Node = 'cnt\[0\]~65'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { transfer:tran|txd_done cnt[0]~65 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.825 ns cnt\[1\]~67 3 COMB LCCOMB_X75_Y21_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.825 ns; Loc. = LCCOMB_X75_Y21_N2; Fanout = 2; COMB Node = 'cnt\[1\]~67'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[0]~65 cnt[1]~67 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.911 ns cnt\[2\]~69 4 COMB LCCOMB_X75_Y21_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.911 ns; Loc. = LCCOMB_X75_Y21_N4; Fanout = 2; COMB Node = 'cnt\[2\]~69'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[1]~67 cnt[2]~69 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.997 ns cnt\[3\]~71 5 COMB LCCOMB_X75_Y21_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.997 ns; Loc. = LCCOMB_X75_Y21_N6; Fanout = 2; COMB Node = 'cnt\[3\]~71'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[2]~69 cnt[3]~71 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.083 ns cnt\[4\]~73 6 COMB LCCOMB_X75_Y21_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.083 ns; Loc. = LCCOMB_X75_Y21_N8; Fanout = 2; COMB Node = 'cnt\[4\]~73'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[3]~71 cnt[4]~73 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.169 ns cnt\[5\]~75 7 COMB LCCOMB_X75_Y21_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.169 ns; Loc. = LCCOMB_X75_Y21_N10; Fanout = 2; COMB Node = 'cnt\[5\]~75'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[4]~73 cnt[5]~75 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.255 ns cnt\[6\]~77 8 COMB LCCOMB_X75_Y21_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.255 ns; Loc. = LCCOMB_X75_Y21_N12; Fanout = 2; COMB Node = 'cnt\[6\]~77'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[5]~75 cnt[6]~77 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.445 ns cnt\[7\]~79 9 COMB LCCOMB_X75_Y21_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 2.445 ns; Loc. = LCCOMB_X75_Y21_N14; Fanout = 2; COMB Node = 'cnt\[7\]~79'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { cnt[6]~77 cnt[7]~79 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.531 ns cnt\[8\]~81 10 COMB LCCOMB_X75_Y21_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.531 ns; Loc. = LCCOMB_X75_Y21_N16; Fanout = 2; COMB Node = 'cnt\[8\]~81'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[7]~79 cnt[8]~81 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.617 ns cnt\[9\]~83 11 COMB LCCOMB_X75_Y21_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.617 ns; Loc. = LCCOMB_X75_Y21_N18; Fanout = 2; COMB Node = 'cnt\[9\]~83'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[8]~81 cnt[9]~83 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.703 ns cnt\[10\]~85 12 COMB LCCOMB_X75_Y21_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.703 ns; Loc. = LCCOMB_X75_Y21_N20; Fanout = 2; COMB Node = 'cnt\[10\]~85'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[9]~83 cnt[10]~85 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.789 ns cnt\[11\]~87 13 COMB LCCOMB_X75_Y21_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.789 ns; Loc. = LCCOMB_X75_Y21_N22; Fanout = 2; COMB Node = 'cnt\[11\]~87'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[10]~85 cnt[11]~87 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.875 ns cnt\[12\]~89 14 COMB LCCOMB_X75_Y21_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.875 ns; Loc. = LCCOMB_X75_Y21_N24; Fanout = 2; COMB Node = 'cnt\[12\]~89'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[11]~87 cnt[12]~89 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.961 ns cnt\[13\]~91 15 COMB LCCOMB_X75_Y21_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.961 ns; Loc. = LCCOMB_X75_Y21_N26; Fanout = 2; COMB Node = 'cnt\[13\]~91'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[12]~89 cnt[13]~91 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.047 ns cnt\[14\]~93 16 COMB LCCOMB_X75_Y21_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 3.047 ns; Loc. = LCCOMB_X75_Y21_N28; Fanout = 2; COMB Node = 'cnt\[14\]~93'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[13]~91 cnt[14]~93 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 3.222 ns cnt\[15\]~95 17 COMB LCCOMB_X75_Y21_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.175 ns) = 3.222 ns; Loc. = LCCOMB_X75_Y21_N30; Fanout = 2; COMB Node = 'cnt\[15\]~95'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { cnt[14]~93 cnt[15]~95 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.308 ns cnt\[16\]~97 18 COMB LCCOMB_X75_Y20_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 3.308 ns; Loc. = LCCOMB_X75_Y20_N0; Fanout = 2; COMB Node = 'cnt\[16\]~97'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[15]~95 cnt[16]~97 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.394 ns cnt\[17\]~99 19 COMB LCCOMB_X75_Y20_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.394 ns; Loc. = LCCOMB_X75_Y20_N2; Fanout = 2; COMB Node = 'cnt\[17\]~99'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[16]~97 cnt[17]~99 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.480 ns cnt\[18\]~101 20 COMB LCCOMB_X75_Y20_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 3.480 ns; Loc. = LCCOMB_X75_Y20_N4; Fanout = 2; COMB Node = 'cnt\[18\]~101'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[17]~99 cnt[18]~101 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.566 ns cnt\[19\]~103 21 COMB LCCOMB_X75_Y20_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.566 ns; Loc. = LCCOMB_X75_Y20_N6; Fanout = 2; COMB Node = 'cnt\[19\]~103'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[18]~101 cnt[19]~103 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.652 ns cnt\[20\]~105 22 COMB LCCOMB_X75_Y20_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 3.652 ns; Loc. = LCCOMB_X75_Y20_N8; Fanout = 2; COMB Node = 'cnt\[20\]~105'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[19]~103 cnt[20]~105 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.738 ns cnt\[21\]~107 23 COMB LCCOMB_X75_Y20_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.738 ns; Loc. = LCCOMB_X75_Y20_N10; Fanout = 2; COMB Node = 'cnt\[21\]~107'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[20]~105 cnt[21]~107 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.824 ns cnt\[22\]~109 24 COMB LCCOMB_X75_Y20_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 3.824 ns; Loc. = LCCOMB_X75_Y20_N12; Fanout = 2; COMB Node = 'cnt\[22\]~109'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[21]~107 cnt[22]~109 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 4.014 ns cnt\[23\]~111 25 COMB LCCOMB_X75_Y20_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.190 ns) = 4.014 ns; Loc. = LCCOMB_X75_Y20_N14; Fanout = 2; COMB Node = 'cnt\[23\]~111'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { cnt[22]~109 cnt[23]~111 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.100 ns cnt\[24\]~113 26 COMB LCCOMB_X75_Y20_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 4.100 ns; Loc. = LCCOMB_X75_Y20_N16; Fanout = 2; COMB Node = 'cnt\[24\]~113'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[23]~111 cnt[24]~113 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.186 ns cnt\[25\]~115 27 COMB LCCOMB_X75_Y20_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 4.186 ns; Loc. = LCCOMB_X75_Y20_N18; Fanout = 2; COMB Node = 'cnt\[25\]~115'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[24]~113 cnt[25]~115 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.272 ns cnt\[26\]~117 28 COMB LCCOMB_X75_Y20_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 4.272 ns; Loc. = LCCOMB_X75_Y20_N20; Fanout = 2; COMB Node = 'cnt\[26\]~117'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[25]~115 cnt[26]~117 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.358 ns cnt\[27\]~119 29 COMB LCCOMB_X75_Y20_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 4.358 ns; Loc. = LCCOMB_X75_Y20_N22; Fanout = 2; COMB Node = 'cnt\[27\]~119'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[26]~117 cnt[27]~119 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.444 ns cnt\[28\]~121 30 COMB LCCOMB_X75_Y20_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 4.444 ns; Loc. = LCCOMB_X75_Y20_N24; Fanout = 2; COMB Node = 'cnt\[28\]~121'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[27]~119 cnt[28]~121 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.530 ns cnt\[29\]~123 31 COMB LCCOMB_X75_Y20_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 4.530 ns; Loc. = LCCOMB_X75_Y20_N26; Fanout = 2; COMB Node = 'cnt\[29\]~123'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[28]~121 cnt[29]~123 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.616 ns cnt\[30\]~125 32 COMB LCCOMB_X75_Y20_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 4.616 ns; Loc. = LCCOMB_X75_Y20_N28; Fanout = 1; COMB Node = 'cnt\[30\]~125'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[29]~123 cnt[30]~125 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.122 ns cnt\[31\]~126 33 COMB LCCOMB_X75_Y20_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 5.122 ns; Loc. = LCCOMB_X75_Y20_N30; Fanout = 1; COMB Node = 'cnt\[31\]~126'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { cnt[30]~125 cnt[31]~126 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.230 ns cnt\[31\] 34 REG LCFF_X75_Y20_N31 12 " "Info: 34: + IC(0.000 ns) + CELL(0.108 ns) = 5.230 ns; Loc. = LCFF_X75_Y20_N31; Fanout = 12; REG Node = 'cnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cnt[31]~126 cnt[31] } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.087 ns ( 78.15 % ) " "Info: Total cell delay = 4.087 ns ( 78.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 21.85 % ) " "Info: Total interconnect delay = 1.143 ns ( 21.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.230 ns" { transfer:tran|txd_done cnt[0]~65 cnt[1]~67 cnt[2]~69 cnt[3]~71 cnt[4]~73 cnt[5]~75 cnt[6]~77 cnt[7]~79 cnt[8]~81 cnt[9]~83 cnt[10]~85 cnt[11]~87 cnt[12]~89 cnt[13]~91 cnt[14]~93 cnt[15]~95 cnt[16]~97 cnt[17]~99 cnt[18]~101 cnt[19]~103 cnt[20]~105 cnt[21]~107 cnt[22]~109 cnt[23]~111 cnt[24]~113 cnt[25]~115 cnt[26]~117 cnt[27]~119 cnt[28]~121 cnt[29]~123 cnt[30]~125 cnt[31]~126 cnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.230 ns" { transfer:tran|txd_done {} cnt[0]~65 {} cnt[1]~67 {} cnt[2]~69 {} cnt[3]~71 {} cnt[4]~73 {} cnt[5]~75 {} cnt[6]~77 {} cnt[7]~79 {} cnt[8]~81 {} cnt[9]~83 {} cnt[10]~85 {} cnt[11]~87 {} cnt[12]~89 {} cnt[13]~91 {} cnt[14]~93 {} cnt[15]~95 {} cnt[16]~97 {} cnt[17]~99 {} cnt[18]~101 {} cnt[19]~103 {} cnt[20]~105 {} cnt[21]~107 {} cnt[22]~109 {} cnt[23]~111 {} cnt[24]~113 {} cnt[25]~115 {} cnt[26]~117 {} cnt[27]~119 {} cnt[28]~121 {} cnt[29]~123 {} cnt[30]~125 {} cnt[31]~126 {} cnt[31] {} } { 0.000ns 1.143ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.546 ns - Smallest " "Info: - Smallest clock skew is -5.546 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.332 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G2 110 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 110; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.666 ns) 3.332 ns cnt\[31\] 3 REG LCFF_X75_Y20_N31 12 " "Info: 3: + IC(1.431 ns) + CELL(0.666 ns) = 3.332 ns; Loc. = LCFF_X75_Y20_N31; Fanout = 12; REG Node = 'cnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { clk~clkctrl cnt[31] } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.00 % ) " "Info: Total cell delay = 1.766 ns ( 53.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 47.00 % ) " "Info: Total interconnect delay = 1.566 ns ( 47.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.332 ns" { clk clk~clkctrl cnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.332 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[31] {} } { 0.000ns 0.000ns 0.135ns 1.431ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.878 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 8.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.970 ns) 4.021 ns baud:bd\|bclk 2 REG LCFF_X14_Y18_N17 1 " "Info: 2: + IC(1.951 ns) + CELL(0.970 ns) = 4.021 ns; Loc. = LCFF_X14_Y18_N17; Fanout = 1; REG Node = 'baud:bd\|bclk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.921 ns" { clk baud:bd|bclk } "NODE_NAME" } } { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.752 ns) + CELL(0.000 ns) 6.773 ns baud:bd\|bclk~clkctrl 3 COMB CLKCTRL_G0 84 " "Info: 3: + IC(2.752 ns) + CELL(0.000 ns) = 6.773 ns; Loc. = CLKCTRL_G0; Fanout = 84; COMB Node = 'baud:bd\|bclk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { baud:bd|bclk baud:bd|bclk~clkctrl } "NODE_NAME" } } { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.439 ns) + CELL(0.666 ns) 8.878 ns transfer:tran\|txd_done 4 REG LCFF_X74_Y22_N5 8 " "Info: 4: + IC(1.439 ns) + CELL(0.666 ns) = 8.878 ns; Loc. = LCFF_X74_Y22_N5; Fanout = 8; REG Node = 'transfer:tran\|txd_done'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.105 ns" { baud:bd|bclk~clkctrl transfer:tran|txd_done } "NODE_NAME" } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 30.82 % ) " "Info: Total cell delay = 2.736 ns ( 30.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.142 ns ( 69.18 % ) " "Info: Total interconnect delay = 6.142 ns ( 69.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.878 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|txd_done } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.878 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|txd_done {} } { 0.000ns 0.000ns 1.951ns 2.752ns 1.439ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.332 ns" { clk clk~clkctrl cnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.332 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[31] {} } { 0.000ns 0.000ns 0.135ns 1.431ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.878 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|txd_done } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.878 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|txd_done {} } { 0.000ns 0.000ns 1.951ns 2.752ns 1.439ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.230 ns" { transfer:tran|txd_done cnt[0]~65 cnt[1]~67 cnt[2]~69 cnt[3]~71 cnt[4]~73 cnt[5]~75 cnt[6]~77 cnt[7]~79 cnt[8]~81 cnt[9]~83 cnt[10]~85 cnt[11]~87 cnt[12]~89 cnt[13]~91 cnt[14]~93 cnt[15]~95 cnt[16]~97 cnt[17]~99 cnt[18]~101 cnt[19]~103 cnt[20]~105 cnt[21]~107 cnt[22]~109 cnt[23]~111 cnt[24]~113 cnt[25]~115 cnt[26]~117 cnt[27]~119 cnt[28]~121 cnt[29]~123 cnt[30]~125 cnt[31]~126 cnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.230 ns" { transfer:tran|txd_done {} cnt[0]~65 {} cnt[1]~67 {} cnt[2]~69 {} cnt[3]~71 {} cnt[4]~73 {} cnt[5]~75 {} cnt[6]~77 {} cnt[7]~79 {} cnt[8]~81 {} cnt[9]~83 {} cnt[10]~85 {} cnt[11]~87 {} cnt[12]~89 {} cnt[13]~91 {} cnt[14]~93 {} cnt[15]~95 {} cnt[16]~97 {} cnt[17]~99 {} cnt[18]~101 {} cnt[19]~103 {} cnt[20]~105 {} cnt[21]~107 {} cnt[22]~109 {} cnt[23]~111 {} cnt[24]~113 {} cnt[25]~115 {} cnt[26]~117 {} cnt[27]~119 {} cnt[28]~121 {} cnt[29]~123 {} cnt[30]~125 {} cnt[31]~126 {} cnt[31] {} } { 0.000ns 1.143ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.332 ns" { clk clk~clkctrl cnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.332 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[31] {} } { 0.000ns 0.000ns 0.135ns 1.431ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.878 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|txd_done } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.878 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|txd_done {} } { 0.000ns 0.000ns 1.951ns 2.752ns 1.439ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 47 " "Warning: Circuit may not operate. Detected 47 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "cmd transfer:tran\|state.x_start clk 3.868 ns " "Info: Found hold time violation between source  pin or register \"cmd\" and destination pin or register \"transfer:tran\|state.x_start\" for clock \"clk\" (Hold time is 3.868 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.559 ns + Largest " "Info: + Largest clock skew is 5.559 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.878 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.970 ns) 4.021 ns baud:bd\|bclk 2 REG LCFF_X14_Y18_N17 1 " "Info: 2: + IC(1.951 ns) + CELL(0.970 ns) = 4.021 ns; Loc. = LCFF_X14_Y18_N17; Fanout = 1; REG Node = 'baud:bd\|bclk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.921 ns" { clk baud:bd|bclk } "NODE_NAME" } } { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.752 ns) + CELL(0.000 ns) 6.773 ns baud:bd\|bclk~clkctrl 3 COMB CLKCTRL_G0 84 " "Info: 3: + IC(2.752 ns) + CELL(0.000 ns) = 6.773 ns; Loc. = CLKCTRL_G0; Fanout = 84; COMB Node = 'baud:bd\|bclk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { baud:bd|bclk baud:bd|bclk~clkctrl } "NODE_NAME" } } { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.439 ns) + CELL(0.666 ns) 8.878 ns transfer:tran\|state.x_start 4 REG LCFF_X74_Y22_N3 7 " "Info: 4: + IC(1.439 ns) + CELL(0.666 ns) = 8.878 ns; Loc. = LCFF_X74_Y22_N3; Fanout = 7; REG Node = 'transfer:tran\|state.x_start'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.105 ns" { baud:bd|bclk~clkctrl transfer:tran|state.x_start } "NODE_NAME" } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 30.82 % ) " "Info: Total cell delay = 2.736 ns ( 30.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.142 ns ( 69.18 % ) " "Info: Total interconnect delay = 6.142 ns ( 69.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.878 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|state.x_start } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.878 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|state.x_start {} } { 0.000ns 0.000ns 1.951ns 2.752ns 1.439ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.319 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G2 110 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 110; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.666 ns) 3.319 ns cmd 3 REG LCFF_X75_Y18_N11 6 " "Info: 3: + IC(1.418 ns) + CELL(0.666 ns) = 3.319 ns; Loc. = LCFF_X75_Y18_N11; Fanout = 6; REG Node = 'cmd'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.084 ns" { clk~clkctrl cmd } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.21 % ) " "Info: Total cell delay = 1.766 ns ( 53.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.553 ns ( 46.79 % ) " "Info: Total interconnect delay = 1.553 ns ( 46.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.319 ns" { clk clk~clkctrl cmd } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.319 ns" { clk {} clk~combout {} clk~clkctrl {} cmd {} } { 0.000ns 0.000ns 0.135ns 1.418ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.878 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|state.x_start } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.878 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|state.x_start {} } { 0.000ns 0.000ns 1.951ns 2.752ns 1.439ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.319 ns" { clk clk~clkctrl cmd } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.319 ns" { clk {} clk~combout {} clk~clkctrl {} cmd {} } { 0.000ns 0.000ns 0.135ns 1.418ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.693 ns - Shortest register register " "Info: - Shortest register to register delay is 1.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cmd 1 REG LCFF_X75_Y18_N11 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X75_Y18_N11; Fanout = 6; REG Node = 'cmd'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.370 ns) 1.585 ns transfer:tran\|Selector10~1 2 COMB LCCOMB_X74_Y22_N2 1 " "Info: 2: + IC(1.215 ns) + CELL(0.370 ns) = 1.585 ns; Loc. = LCCOMB_X74_Y22_N2; Fanout = 1; COMB Node = 'transfer:tran\|Selector10~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { cmd transfer:tran|Selector10~1 } "NODE_NAME" } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.693 ns transfer:tran\|state.x_start 3 REG LCFF_X74_Y22_N3 7 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.693 ns; Loc. = LCFF_X74_Y22_N3; Fanout = 7; REG Node = 'transfer:tran\|state.x_start'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { transfer:tran|Selector10~1 transfer:tran|state.x_start } "NODE_NAME" } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.478 ns ( 28.23 % ) " "Info: Total cell delay = 0.478 ns ( 28.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.215 ns ( 71.77 % ) " "Info: Total interconnect delay = 1.215 ns ( 71.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { cmd transfer:tran|Selector10~1 transfer:tran|state.x_start } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.693 ns" { cmd {} transfer:tran|Selector10~1 {} transfer:tran|state.x_start {} } { 0.000ns 1.215ns 0.000ns } { 0.000ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.878 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|state.x_start } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.878 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|state.x_start {} } { 0.000ns 0.000ns 1.951ns 2.752ns 1.439ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.319 ns" { clk clk~clkctrl cmd } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.319 ns" { clk {} clk~combout {} clk~clkctrl {} cmd {} } { 0.000ns 0.000ns 0.135ns 1.418ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { cmd transfer:tran|Selector10~1 transfer:tran|state.x_start } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.693 ns" { cmd {} transfer:tran|Selector10~1 {} transfer:tran|state.x_start {} } { 0.000ns 1.215ns 0.000ns } { 0.000ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "wait_time\[26\] reset clk 9.881 ns register " "Info: tsu for register \"wait_time\[26\]\" (data pin = \"reset\", clock pin = \"clk\") is 9.881 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.250 ns + Longest pin register " "Info: + Longest pin to register delay is 13.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns reset 1 PIN PIN_AE5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AE5; Fanout = 7; PIN Node = 'reset'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.295 ns) + CELL(0.366 ns) 10.605 ns wait_time\[16\]~69 2 COMB LCCOMB_X76_Y21_N22 32 " "Info: 2: + IC(9.295 ns) + CELL(0.366 ns) = 10.605 ns; Loc. = LCCOMB_X76_Y21_N22; Fanout = 32; COMB Node = 'wait_time\[16\]~69'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.661 ns" { reset wait_time[16]~69 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(0.855 ns) 13.250 ns wait_time\[26\] 3 REG LCFF_X80_Y18_N7 2 " "Info: 3: + IC(1.790 ns) + CELL(0.855 ns) = 13.250 ns; Loc. = LCFF_X80_Y18_N7; Fanout = 2; REG Node = 'wait_time\[26\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { wait_time[16]~69 wait_time[26] } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.165 ns ( 16.34 % ) " "Info: Total cell delay = 2.165 ns ( 16.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.085 ns ( 83.66 % ) " "Info: Total interconnect delay = 11.085 ns ( 83.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.250 ns" { reset wait_time[16]~69 wait_time[26] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.250 ns" { reset {} reset~combout {} wait_time[16]~69 {} wait_time[26] {} } { 0.000ns 0.000ns 9.295ns 1.790ns } { 0.000ns 0.944ns 0.366ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.329 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G2 110 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 110; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.428 ns) + CELL(0.666 ns) 3.329 ns wait_time\[26\] 3 REG LCFF_X80_Y18_N7 2 " "Info: 3: + IC(1.428 ns) + CELL(0.666 ns) = 3.329 ns; Loc. = LCFF_X80_Y18_N7; Fanout = 2; REG Node = 'wait_time\[26\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.094 ns" { clk~clkctrl wait_time[26] } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.05 % ) " "Info: Total cell delay = 1.766 ns ( 53.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.563 ns ( 46.95 % ) " "Info: Total interconnect delay = 1.563 ns ( 46.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.329 ns" { clk clk~clkctrl wait_time[26] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.329 ns" { clk {} clk~combout {} clk~clkctrl {} wait_time[26] {} } { 0.000ns 0.000ns 0.135ns 1.428ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.250 ns" { reset wait_time[16]~69 wait_time[26] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.250 ns" { reset {} reset~combout {} wait_time[16]~69 {} wait_time[26] {} } { 0.000ns 0.000ns 9.295ns 1.790ns } { 0.000ns 0.944ns 0.366ns 0.855ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.329 ns" { clk clk~clkctrl wait_time[26] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.329 ns" { clk {} clk~combout {} clk~clkctrl {} wait_time[26] {} } { 0.000ns 0.000ns 0.135ns 1.428ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk txd transfer:tran\|txds 16.674 ns register " "Info: tco from clock \"clk\" to destination pin \"txd\" through register \"transfer:tran\|txds\" is 16.674 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.878 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.970 ns) 4.021 ns baud:bd\|bclk 2 REG LCFF_X14_Y18_N17 1 " "Info: 2: + IC(1.951 ns) + CELL(0.970 ns) = 4.021 ns; Loc. = LCFF_X14_Y18_N17; Fanout = 1; REG Node = 'baud:bd\|bclk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.921 ns" { clk baud:bd|bclk } "NODE_NAME" } } { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.752 ns) + CELL(0.000 ns) 6.773 ns baud:bd\|bclk~clkctrl 3 COMB CLKCTRL_G0 84 " "Info: 3: + IC(2.752 ns) + CELL(0.000 ns) = 6.773 ns; Loc. = CLKCTRL_G0; Fanout = 84; COMB Node = 'baud:bd\|bclk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { baud:bd|bclk baud:bd|bclk~clkctrl } "NODE_NAME" } } { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.439 ns) + CELL(0.666 ns) 8.878 ns transfer:tran\|txds 4 REG LCFF_X74_Y22_N25 2 " "Info: 4: + IC(1.439 ns) + CELL(0.666 ns) = 8.878 ns; Loc. = LCFF_X74_Y22_N25; Fanout = 2; REG Node = 'transfer:tran\|txds'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.105 ns" { baud:bd|bclk~clkctrl transfer:tran|txds } "NODE_NAME" } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 30.82 % ) " "Info: Total cell delay = 2.736 ns ( 30.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.142 ns ( 69.18 % ) " "Info: Total interconnect delay = 6.142 ns ( 69.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.878 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|txds } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.878 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|txds {} } { 0.000ns 0.000ns 1.951ns 2.752ns 1.439ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.492 ns + Longest register pin " "Info: + Longest register to pin delay is 7.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns transfer:tran\|txds 1 REG LCFF_X74_Y22_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X74_Y22_N25; Fanout = 2; REG Node = 'transfer:tran\|txds'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { transfer:tran|txds } "NODE_NAME" } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.286 ns) + CELL(3.206 ns) 7.492 ns txd 2 PIN PIN_C17 0 " "Info: 2: + IC(4.286 ns) + CELL(3.206 ns) = 7.492 ns; Loc. = PIN_C17; Fanout = 0; PIN Node = 'txd'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.492 ns" { transfer:tran|txds txd } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.206 ns ( 42.79 % ) " "Info: Total cell delay = 3.206 ns ( 42.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.286 ns ( 57.21 % ) " "Info: Total interconnect delay = 4.286 ns ( 57.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.492 ns" { transfer:tran|txds txd } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.492 ns" { transfer:tran|txds {} txd {} } { 0.000ns 4.286ns } { 0.000ns 3.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.878 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|txds } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.878 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|txds {} } { 0.000ns 0.000ns 1.951ns 2.752ns 1.439ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.492 ns" { transfer:tran|txds txd } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.492 ns" { transfer:tran|txds {} txd {} } { 0.000ns 4.286ns } { 0.000ns 3.206ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "transfer:tran\|xcnt16\[4\] reset clk -3.035 ns register " "Info: th for register \"transfer:tran\|xcnt16\[4\]\" (data pin = \"reset\", clock pin = \"clk\") is -3.035 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.902 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.970 ns) 4.021 ns baud:bd\|bclk 2 REG LCFF_X14_Y18_N17 1 " "Info: 2: + IC(1.951 ns) + CELL(0.970 ns) = 4.021 ns; Loc. = LCFF_X14_Y18_N17; Fanout = 1; REG Node = 'baud:bd\|bclk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.921 ns" { clk baud:bd|bclk } "NODE_NAME" } } { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.752 ns) + CELL(0.000 ns) 6.773 ns baud:bd\|bclk~clkctrl 3 COMB CLKCTRL_G0 84 " "Info: 3: + IC(2.752 ns) + CELL(0.000 ns) = 6.773 ns; Loc. = CLKCTRL_G0; Fanout = 84; COMB Node = 'baud:bd\|bclk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { baud:bd|bclk baud:bd|bclk~clkctrl } "NODE_NAME" } } { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.666 ns) 8.902 ns transfer:tran\|xcnt16\[4\] 4 REG LCFF_X70_Y22_N17 6 " "Info: 4: + IC(1.463 ns) + CELL(0.666 ns) = 8.902 ns; Loc. = LCFF_X70_Y22_N17; Fanout = 6; REG Node = 'transfer:tran\|xcnt16\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.129 ns" { baud:bd|bclk~clkctrl transfer:tran|xcnt16[4] } "NODE_NAME" } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 30.73 % ) " "Info: Total cell delay = 2.736 ns ( 30.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.166 ns ( 69.27 % ) " "Info: Total interconnect delay = 6.166 ns ( 69.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.902 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|xcnt16[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.902 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|xcnt16[4] {} } { 0.000ns 0.000ns 1.951ns 2.752ns 1.463ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.243 ns - Shortest pin register " "Info: - Shortest pin to register delay is 12.243 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns reset 1 PIN PIN_AE5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AE5; Fanout = 7; PIN Node = 'reset'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.935 ns) + CELL(0.646 ns) 10.525 ns transfer:tran\|xcnt16\[4\]~17 2 COMB LCCOMB_X74_Y22_N0 5 " "Info: 2: + IC(8.935 ns) + CELL(0.646 ns) = 10.525 ns; Loc. = LCCOMB_X74_Y22_N0; Fanout = 5; COMB Node = 'transfer:tran\|xcnt16\[4\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.581 ns" { reset transfer:tran|xcnt16[4]~17 } "NODE_NAME" } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.206 ns) 12.135 ns transfer:tran\|xcnt16\[4\]~19 3 COMB LCCOMB_X70_Y22_N16 1 " "Info: 3: + IC(1.404 ns) + CELL(0.206 ns) = 12.135 ns; Loc. = LCCOMB_X70_Y22_N16; Fanout = 1; COMB Node = 'transfer:tran\|xcnt16\[4\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { transfer:tran|xcnt16[4]~17 transfer:tran|xcnt16[4]~19 } "NODE_NAME" } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 12.243 ns transfer:tran\|xcnt16\[4\] 4 REG LCFF_X70_Y22_N17 6 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 12.243 ns; Loc. = LCFF_X70_Y22_N17; Fanout = 6; REG Node = 'transfer:tran\|xcnt16\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { transfer:tran|xcnt16[4]~19 transfer:tran|xcnt16[4] } "NODE_NAME" } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.904 ns ( 15.55 % ) " "Info: Total cell delay = 1.904 ns ( 15.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.339 ns ( 84.45 % ) " "Info: Total interconnect delay = 10.339 ns ( 84.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.243 ns" { reset transfer:tran|xcnt16[4]~17 transfer:tran|xcnt16[4]~19 transfer:tran|xcnt16[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.243 ns" { reset {} reset~combout {} transfer:tran|xcnt16[4]~17 {} transfer:tran|xcnt16[4]~19 {} transfer:tran|xcnt16[4] {} } { 0.000ns 0.000ns 8.935ns 1.404ns 0.000ns } { 0.000ns 0.944ns 0.646ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.902 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|xcnt16[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.902 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|xcnt16[4] {} } { 0.000ns 0.000ns 1.951ns 2.752ns 1.463ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.243 ns" { reset transfer:tran|xcnt16[4]~17 transfer:tran|xcnt16[4]~19 transfer:tran|xcnt16[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.243 ns" { reset {} reset~combout {} transfer:tran|xcnt16[4]~17 {} transfer:tran|xcnt16[4]~19 {} transfer:tran|xcnt16[4] {} } { 0.000ns 0.000ns 8.935ns 1.404ns 0.000ns } { 0.000ns 0.944ns 0.646ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 09 08:00:31 2017 " "Info: Processing ended: Fri Jun 09 08:00:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
